# Generated by Yosys 0.9+36 (git sha1 4a7bc8c7, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model hardware
.inputs clk_16mhz pin_2 flash_io0 flash_io1 flash_io2 flash_io3
.outputs pin_pu pin_usbp pin_usbn pin_1 user_led pin_20 flash_csb flash_clk flash_io0 flash_io1 flash_io2 flash_io3
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=reset_cnt[4] I2=reset_cnt[5] I3=$abc$64360$new_n4209_ O=resetn
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=reset_cnt[0] I1=reset_cnt[1] I2=reset_cnt[2] I3=reset_cnt[3] O=$abc$64360$new_n4209_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62934 O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62933
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=soc.cpu.mem_16bit_buffer[1] I2=$abc$64360$new_n4242_ I3=$abc$64360$new_n4336_ O=$abc$64360$auto$rtlil.cc:1981:NotGate$63110
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[17] I3=soc.cpu.mem_rdata_q[17] O=$abc$64360$new_n4242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n4303_ I1=soc.cpu.mem_valid I2=$abc$64360$new_n4244_ I3=$abc$64360$new_n4268_ O=soc.cpu.mem_xfer
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$64360$new_n4259_ I1=$abc$64360$new_n4245_ I2=$abc$64360$new_n4264_ I3=$abc$64360$new_n4266_ O=$abc$64360$new_n4244_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_valid I3=$abc$64360$new_n4246_ O=$abc$64360$new_n4245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[3]_new_ I1=$abc$64360$new_n4253_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[3]_new_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_ O=$abc$64360$new_n4246_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[4]_new_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[5]_new_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=soc.cpu.mem_addr[10] I2=soc.cpu.mem_addr[9] I3=soc.cpu.mem_addr[8] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[15] I1=soc.cpu.mem_addr[14] I2=soc.cpu.mem_addr[13] I3=soc.cpu.mem_addr[12] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[6]_new_ I2=$abc$64360$new_n4252_ I3=soc.cpu.mem_addr[3] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[7] I1=soc.cpu.mem_addr[6] I2=soc.cpu.mem_addr[5] I3=soc.cpu.mem_addr[4] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[2] I2=soc.cpu.mem_addr[1] I3=soc.cpu.mem_addr[0] O=$abc$64360$new_n4252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[3]_new_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[2]_new_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[2]_new_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[0]_new_ O=$abc$64360$new_n4253_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[31] I1=soc.cpu.mem_addr[30] I2=soc.cpu.mem_addr[29] I3=soc.cpu.mem_addr[28] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[27] I3=soc.cpu.mem_addr[26] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.mem_addr[23] I1=soc.cpu.mem_addr[22] I2=soc.cpu.mem_addr[21] I3=soc.cpu.mem_addr[20] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[19] I1=soc.cpu.mem_addr[18] I2=soc.cpu.mem_addr[17] I3=soc.cpu.mem_addr[16] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[25] I3=soc.cpu.mem_addr[24] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.ram_ready I2=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[3]_new_ I1=$abc$64360$new_n4261_ I2=$abc$64360$new_n4253_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_ O=$abc$64360$new_n4260_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[2] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[6]_new_ I2=$abc$64360$new_n4262_ I3=soc.cpu.mem_addr[3] O=$abc$64360$new_n4261_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid I2=soc.cpu.mem_addr[1] I3=soc.cpu.mem_addr[0] O=$abc$64360$new_n4262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=iomem_ready I2=soc.cpu.mem_valid I3=$abc$64360$auto$alumacc.cc:491:replace_alu$7247[7] O=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[3]_new_ I1=$abc$64360$new_n4265_ I2=$abc$64360$new_n4253_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_ O=$abc$64360$new_n4264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=soc.cpu.mem_addr[3] I2=$abc$64360$new_n4252_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[6]_new_ O=$abc$64360$new_n4265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=$abc$64360$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$151_Y_new_ I3=soc.simpleuart.send_dummy O=$abc$64360$new_n4266_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.simpleuart.send_bitcnt[3] I1=soc.simpleuart.send_bitcnt[2] I2=soc.simpleuart.send_bitcnt[1] I3=soc.simpleuart.send_bitcnt[0] O=$abc$64360$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$151_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4273_ I3=soc.spimemio.valid O=$abc$64360$new_n4268_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$auto$alumacc.cc:491:replace_alu$7236[31] I1=soc.cpu.mem_valid I2=$abc$64360$auto$rtlil.cc:1844:Not$7262_new_ I3=$abc$64360$new_n4246_ O=soc.spimemio.valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$64360$auto$alumacc.cc:491:replace_alu$7252[31] I1=$abc$64360$new_n4271_ I2=$abc$64360$new_n4253_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[3]_new_ O=$abc$64360$auto$rtlil.cc:1844:Not$7262_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12925[4]_new_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[5]_new_ I2=soc.cpu.mem_addr[25] I3=soc.cpu.mem_addr[24] O=$abc$64360$new_n4271_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_addr[13] I1=soc.cpu.mem_addr[15] I2=soc.cpu.mem_addr[14] I3=soc.cpu.mem_addr[12] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12925[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$64360$new_n4300_ I1=$abc$64360$new_n4285_ I2=$abc$64360$new_n4277_ I3=$abc$64360$new_n4274_ O=$abc$64360$new_n4273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4275_ I2=soc.spimemio.rd_addr[19] I3=soc.cpu.mem_addr[19] O=$abc$64360$new_n4274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[2]_new_inv_ I2=soc.spimemio.rd_addr[14] I3=soc.cpu.mem_addr[14] O=$abc$64360$new_n4275_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[2] I3=soc.cpu.mem_addr[2] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$abc$64360$new_n4284_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$21541[0]_new_inv_ I2=$abc$64360$new_n4281_ I3=$abc$64360$new_n4278_ O=$abc$64360$new_n4277_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4280_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[6]_new_inv_ O=$abc$64360$new_n4278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[6] I3=soc.cpu.mem_addr[6] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.cpu.mem_addr[4] I1=soc.spimemio.rd_addr[4] I2=soc.spimemio.rd_addr[8] I3=soc.cpu.mem_addr[8] O=$abc$64360$new_n4280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4322_ I2=soc.spimemio.rd_addr[21] I3=soc.cpu.mem_addr[21] O=$abc$64360$new_n4281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.spimemio.rd_addr[1] I1=soc.cpu.mem_addr[1] I2=soc.spimemio.rd_addr[0] I3=soc.cpu.mem_addr[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$21541[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.spimemio.rd_addr[10] I1=soc.cpu.mem_addr[10] I2=soc.cpu.mem_addr[15] I3=soc.spimemio.rd_addr[15] O=$abc$64360$new_n4284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$64360$new_n4295_ I1=$abc$64360$new_n4292_ I2=$abc$64360$new_n4289_ I3=$abc$64360$new_n4286_ O=$abc$64360$new_n4285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4288_ I1=$abc$64360$new_n4287_ I2=soc.cpu.mem_addr[3] I3=soc.spimemio.rd_addr[3] O=$abc$64360$new_n4286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_addr[12] I3=soc.spimemio.rd_addr[12] O=$abc$64360$new_n4287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[4] I3=soc.cpu.mem_addr[4] O=$abc$64360$new_n4288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n4791_ I1=$abc$64360$new_n4290_ I2=soc.cpu.mem_addr[22] I3=soc.spimemio.rd_addr[22] O=$abc$64360$new_n4289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[3] I1=soc.cpu.mem_addr[3] I2=soc.cpu.mem_addr[20] I3=soc.spimemio.rd_addr[20] O=$abc$64360$new_n4290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.spimemio.rd_addr[5] I1=soc.cpu.mem_addr[5] I2=$abc$64360$new_n4294_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[17]_new_ O=$abc$64360$new_n4292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[17] I3=soc.cpu.mem_addr[17] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[15] I3=soc.cpu.mem_addr[15] O=$abc$64360$new_n4294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n4299_ I1=$abc$64360$new_n4298_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[23]_new_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[9]_new_ O=$abc$64360$new_n4295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[9] I3=soc.cpu.mem_addr[9] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[23] I3=soc.cpu.mem_addr[23] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.mem_addr[10] I1=soc.spimemio.rd_addr[10] I2=soc.spimemio.rd_addr[20] I3=soc.cpu.mem_addr[20] O=$abc$64360$new_n4298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.mem_addr[8] I1=soc.spimemio.rd_addr[8] I2=soc.spimemio.rd_addr[12] I3=soc.cpu.mem_addr[12] O=$abc$64360$new_n4299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$64360$new_n4302_ I1=$abc$64360$new_n4301_ I2=soc.spimemio.rd_addr[18] I3=soc.cpu.mem_addr[18] O=$abc$64360$new_n4300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_valid I2=soc.cpu.mem_addr[16] I3=soc.spimemio.rd_addr[16] O=$abc$64360$new_n4301_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.spimemio.rd_addr[11] I1=soc.cpu.mem_addr[11] I2=soc.spimemio.rd_addr[7] I3=soc.cpu.mem_addr[7] O=$abc$64360$new_n4302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.prefetched_high_word I1=soc.cpu.mem_do_rinst I2=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I3=soc.cpu.clear_prefetched_high_word O=$abc$64360$new_n4303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1277$2390_Y O=soc.cpu.clear_prefetched_high_word
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y I3=soc.cpu.latched_branch O=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1277$2390_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[0] I3=soc.cpu.irq_state[1] O=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.clear_prefetched_high_word_q I3=soc.cpu.prefetched_high_word O=$abc$64360$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.next_pc[1]_new_ I2=soc.cpu.mem_la_secondword I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ O=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[1] I3=soc.cpu.reg_next_pc[1] O=$abc$64360$soc.cpu.next_pc[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_do_rinst I3=soc.cpu.mem_do_prefetch O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$64360$new_n4335_ I1=$abc$64360$new_n4334_ I2=$abc$64360$new_n4313_ I3=$abc$64360$new_n4330_ O=soc.cpu.mem_rdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[17] I3=soc.ram_ready O=$abc$64360$new_n4313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.spimemio.rd_valid I1=$abc$64360$new_n4288_ I2=soc.cpu.mem_addr[3] I3=soc.spimemio.rd_addr[3] O=$abc$64360$new_n4318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$21541[0]_new_inv_ I1=$abc$64360$new_n4321_ I2=soc.spimemio.rd_addr[7] I3=soc.cpu.mem_addr[7] O=$abc$64360$new_n4320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$64360$new_n4322_ I1=$abc$64360$new_n4299_ I2=soc.spimemio.rd_addr[21] I3=soc.cpu.mem_addr[21] O=$abc$64360$new_n4321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[13] I1=soc.cpu.mem_addr[13] I2=soc.cpu.mem_addr[22] I3=soc.spimemio.rd_addr[22] O=$abc$64360$new_n4322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4325_ I2=$abc$64360$new_n4324_ I3=$abc$64360$new_n4278_ O=$abc$64360$new_n4323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_addr[11] I2=soc.cpu.mem_addr[11] I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[9]_new_ O=$abc$64360$new_n4324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4326_ I2=soc.spimemio.rd_addr[14] I3=soc.cpu.mem_addr[14] O=$abc$64360$new_n4325_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.spimemio.rd_addr[23] I1=soc.cpu.mem_addr[23] I2=soc.spimemio.rd_addr[20] I3=soc.cpu.mem_addr[20] O=$abc$64360$new_n4326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[2]_new_inv_ I1=$abc$64360$new_n4328_ I2=soc.spimemio.rd_addr[10] I3=soc.cpu.mem_addr[10] O=$abc$64360$new_n4327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$64360$new_n4329_ I1=soc.spimemio.rd_addr[19] I2=soc.cpu.mem_addr[19] I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[17]_new_ O=$abc$64360$new_n4328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=soc.spimemio.rd_addr[15] I1=soc.cpu.mem_addr[15] I2=soc.spimemio.rd_addr[5] I3=soc.cpu.mem_addr[5] O=$abc$64360$new_n4329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4331_ I2=soc.spimemio.config_dummy[1] I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[17] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=soc.simpleuart.recv_buf_valid O=$abc$64360$new_n4331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$64360$new_n4265_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12241[3]_new_ I2=$abc$64360$new_n4253_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_ O=$abc$64360$new_n4332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[17] O=$abc$64360$new_n4334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[17] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4335_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata[1]_new_inv_ I3=soc.cpu.mem_rdata_q[1] O=$abc$64360$new_n4336_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$64360$new_n4343_ I1=$abc$64360$new_n4342_ I2=$abc$64360$new_n4338_ I3=$abc$64360$new_n4339_ O=$abc$64360$soc.cpu.mem_rdata[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[1] I3=soc.ram_ready O=$abc$64360$new_n4338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4340_ I2=flash_io1_di I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[1] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=$abc$64360$soc.simpleuart_reg_dat_do[1]_new_inv_ O=$abc$64360$new_n4340_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[1] O=$abc$64360$soc.simpleuart_reg_dat_do[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=soc.spimem_rdata[1] O=$abc$64360$new_n4342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[1] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_la_secondword I3=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:363$1984_Y_new_inv_ O=$abc$64360$new_n4344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.prefetched_high_word I2=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I3=soc.cpu.clear_prefetched_high_word O=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:363$1984_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4347_ I3=$abc$64360$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0] O=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_ I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.is_sb_sh_sw O=$abc$64360$new_n4347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.instr_jalr O=$abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_auipc I2=soc.cpu.instr_lui I3=soc.cpu.instr_jal O=$abc$64360$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1] I3=$abc$64360$auto$rtlil.cc:1981:NotGate$63110 O=$abc$64360$auto$rtlil.cc:1981:NotGate$63174
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=soc.cpu.mem_16bit_buffer[0] I2=$abc$64360$new_n4352_ I3=$abc$64360$new_n4359_ O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[16] I3=soc.cpu.mem_rdata_q[16] O=$abc$64360$new_n4352_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n4358_ I1=$abc$64360$new_n4357_ I2=$abc$64360$new_n4354_ I3=$abc$64360$new_n4355_ O=soc.cpu.mem_rdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[16] I3=soc.ram_ready O=$abc$64360$new_n4354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4356_ I2=soc.spimemio.config_dummy[0] I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[16] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=soc.simpleuart.recv_buf_valid O=$abc$64360$new_n4356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[16] O=$abc$64360$new_n4357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[16] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4358_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata[0]_new_inv_ I3=soc.cpu.mem_rdata_q[0] O=$abc$64360$new_n4359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$64360$new_n4366_ I1=$abc$64360$new_n4365_ I2=$abc$64360$new_n4361_ I3=$abc$64360$new_n4362_ O=$abc$64360$soc.cpu.mem_rdata[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[0] I3=soc.ram_ready O=$abc$64360$new_n4361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4363_ I2=flash_io0_di I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[0] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=$abc$64360$soc.simpleuart_reg_dat_do[0]_new_inv_ O=$abc$64360$new_n4363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[0] O=$abc$64360$soc.simpleuart_reg_dat_do[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=soc.spimem_rdata[0] O=$abc$64360$new_n4365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[0] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_valid I1=resetn I2=soc.cpu.pcpi_div.pcpi_wait I3=soc.cpu.pcpi_mul.pcpi_wait O=$abc$64360$auto$rtlil.cc:1981:NotGate$63220
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$64360$auto$rtlil.cc:1981:NotGate$64172 O=$abc$64360$auto$rtlil.cc:1981:NotGate$64160
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_valid I2=resetn I3=$abc$64360$new_n4370_ O=$abc$64360$auto$rtlil.cc:1981:NotGate$64172
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4374_ I2=$abc$64360$new_n4373_ I3=$abc$64360$new_n4371_ O=$abc$64360$new_n4370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4372_ I2=soc.cpu.pcpi_insn[27] I3=soc.cpu.pcpi_insn[26] O=$abc$64360$new_n4371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[31] I1=soc.cpu.pcpi_insn[30] I2=soc.cpu.pcpi_insn[29] I3=soc.cpu.pcpi_insn[28] O=$abc$64360$new_n4372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[5] I1=soc.cpu.pcpi_insn[4] I2=soc.cpu.pcpi_insn[1] I3=soc.cpu.pcpi_insn[0] O=$abc$64360$new_n4373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[25] I1=soc.cpu.pcpi_insn[6] I2=soc.cpu.pcpi_insn[3] I3=soc.cpu.pcpi_insn[2] O=$abc$64360$new_n4374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.pcpi_wait I3=soc.cpu.pcpi_div.pcpi_wait_q O=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n4377_ I1=$abc$64360$new_n4418_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10282[4]_new_ I3=$abc$64360$new_n4384_ O=$abc$64360$auto$fsm_map.cc:170:map_fsm$7412[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101110
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=$abc$64360$new_n4384_ I2=$abc$64360$new_n4378_ I3=soc.cpu.mem_do_prefetch O=$abc$64360$new_n4377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:359$1973_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:360$1979_Y_new_inv_ O=$abc$64360$new_n4378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I1=soc.cpu.mem_xfer I2=$abc$64360$auto$rtlil.cc:1981:NotGate$63110 I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1] O=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:360$1979_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state[1] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$36870[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4385_ I3=$abc$64360$new_n4398_ O=$abc$64360$new_n4384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4386_ I2=$abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_ I3=$abc$64360$new_n4395_ O=$abc$64360$new_n4385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7420_new_ I2=$abc$64360$new_n4393_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_ O=$abc$64360$new_n4386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$10204[1]_new_inv_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$10081[0]_new_inv_ O=$abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7420_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_do_rdata I3=soc.cpu.mem_do_wdata O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_rinst I2=soc.cpu.reg_pc[0] I3=resetn O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$10081[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[4]_new_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[2]_new_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$10204[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.mem_wordsize[1] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[2]_new_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_ O=$abc$64360$new_n4393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[2] I3=soc.cpu.irq_active O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4396_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$10204[1]_new_inv_ O=$abc$64360$new_n4395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$10081[0]_new_inv_ O=$abc$64360$new_n4396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=resetn I1=soc.cpu.mem_do_wdata I2=soc.cpu.mem_do_rdata I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$10081[0]_new_inv_ O=$abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[4]_new_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_ O=$abc$64360$new_n4398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$19730_new_inv_ O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10282[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I3=$abc$64360$new_n4401_ O=$abc$64360$auto$simplemap.cc:168:logic_reduce$19730_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4413_ I1=$abc$64360$new_n4412_ I2=$abc$64360$new_n4408_ I3=$abc$64360$new_n4402_ O=$abc$64360$new_n4401_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4407_ I2=$abc$64360$new_n4406_ I3=$abc$64360$new_n4403_ O=$abc$64360$new_n4402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4405_ I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_ I2=soc.cpu.instr_slt I3=soc.cpu.instr_jalr O=$abc$64360$new_n4403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_slli I3=soc.cpu.instr_sll O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.instr_slti I1=soc.cpu.instr_sltiu I2=soc.cpu.instr_bltu I3=soc.cpu.instr_sltu O=$abc$64360$new_n4405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_add I1=soc.cpu.instr_sub I2=soc.cpu.instr_xor I3=soc.cpu.instr_or O=$abc$64360$new_n4406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_and I1=soc.cpu.instr_waitirq I2=soc.cpu.instr_bne I3=soc.cpu.instr_blt O=$abc$64360$new_n4407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4005.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17352_Y[1]_new_ I1=$abc$64360$new_n4410_ I2=$abc$64360$new_n4409_ I3=$abc$64360$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0] O=$abc$64360$new_n4408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.instr_beq I1=soc.cpu.instr_lb I2=soc.cpu.instr_lbu I3=soc.cpu.instr_sb O=$abc$64360$new_n4409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_addi I1=soc.cpu.instr_xori I2=soc.cpu.instr_ori I3=soc.cpu.instr_andi O=$abc$64360$new_n4410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_lh I2=soc.cpu.instr_lhu I3=soc.cpu.instr_lw O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4005.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17352_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.instr_srli I1=soc.cpu.instr_srai I2=soc.cpu.instr_bge I3=soc.cpu.instr_bgeu O=$abc$64360$new_n4412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_srl I1=soc.cpu.instr_sra I2=soc.cpu.instr_sh I3=soc.cpu.instr_sw O=$abc$64360$new_n4413_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I1=$abc$64360$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_ I2=soc.cpu.instr_maskirq I3=soc.cpu.instr_timer O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=soc.cpu.instr_rdcycle O=$abc$64360$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstr I3=soc.cpu.instr_rdinstrh O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_getq I2=soc.cpu.instr_setq I3=soc.cpu.instr_retirq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.is_sb_sh_sw I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ O=$abc$64360$new_n4418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi I3=soc.cpu.is_slli_srli_srai O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I3=$abc$64360$new_n4401_ O=$abc$64360$new_n4428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=$abc$64360$new_n4385_ O=$abc$64360$new_n4430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=$abc$64360$new_n4398_ O=$abc$64360$new_n4431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4384_ I1=$abc$64360$new_n4433_ I2=$abc$64360$techmap\soc.cpu.$procmux$4275_Y I3=$abc$64360$new_n4475_ O=$abc$64360$auto$fsm_map.cc:170:map_fsm$7412[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.decoder_trigger I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$11022[2]_new_inv_ I3=soc.cpu.instr_jal O=$abc$64360$new_n4433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$11022[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y I2=$abc$64360$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2470_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1516$2467_Y_new_ O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$64360$new_n4468_ I1=$abc$64360$new_n4463_ I2=$abc$64360$new_n4444_ I3=$abc$64360$new_n4437_ O=$abc$64360$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2470_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4443_ I1=$abc$64360$new_n4438_ I2=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[16]_new_ I3=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[28]_new_ O=$abc$64360$new_n4437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$64360$new_n4440_ I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[12]_new_ I2=soc.cpu.irq_pending[11] I3=soc.cpu.irq_mask[11] O=$abc$64360$new_n4438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[12] I3=soc.cpu.irq_mask[12] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=soc.cpu.irq_mask[24] I2=soc.cpu.irq_pending[27] I3=soc.cpu.irq_mask[27] O=$abc$64360$new_n4440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[28] I3=soc.cpu.irq_mask[28] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[16] I3=soc.cpu.irq_mask[16] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[5] I1=soc.cpu.irq_mask[5] I2=soc.cpu.irq_pending[22] I3=soc.cpu.irq_mask[22] O=$abc$64360$new_n4443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$64360$new_n4458_ I1=$abc$64360$new_n4455_ I2=$abc$64360$new_n4450_ I3=$abc$64360$new_n4445_ O=$abc$64360$new_n4444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[29]_new_ I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[1]_new_ I2=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[14]_new_ I3=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[7]_new_ O=$abc$64360$new_n4445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[7] I3=soc.cpu.irq_mask[7] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[14] I3=soc.cpu.irq_mask[14] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[1] I3=soc.cpu.irq_mask[1] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[29] I3=soc.cpu.irq_mask[29] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[26]_new_ I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[10]_new_ I2=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[17]_new_ I3=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[23]_new_ O=$abc$64360$new_n4450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[23] I3=soc.cpu.irq_mask[23] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[17] I3=soc.cpu.irq_mask[17] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[10] I3=soc.cpu.irq_mask[10] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[26] I3=soc.cpu.irq_mask[26] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n4457_ I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[3]_new_ I2=soc.cpu.irq_pending[0] I3=soc.cpu.irq_mask[0] O=$abc$64360$new_n4455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[3] I3=soc.cpu.irq_mask[3] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.irq_pending[8] I1=soc.cpu.irq_mask[8] I2=soc.cpu.irq_pending[15] I3=soc.cpu.irq_mask[15] O=$abc$64360$new_n4457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[21]_new_ I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[31]_new_ I2=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[19]_new_ I3=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[6]_new_ O=$abc$64360$new_n4458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[6] I3=soc.cpu.irq_mask[6] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[19] I3=soc.cpu.irq_mask[19] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[31] I3=soc.cpu.irq_mask[31] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[21] I3=soc.cpu.irq_mask[21] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[2]_new_ I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[4]_new_ I2=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[18]_new_ I3=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[13]_new_ O=$abc$64360$new_n4463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[13] I3=soc.cpu.irq_mask[13] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[18] I3=soc.cpu.irq_mask[18] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[4] I3=soc.cpu.irq_mask[4] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[2] I3=soc.cpu.irq_mask[2] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[20]_new_ I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[25]_new_ I2=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[30]_new_ I3=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[9]_new_ O=$abc$64360$new_n4468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[9] I3=soc.cpu.irq_mask[9] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[30] I3=soc.cpu.irq_mask[30] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[25] I3=soc.cpu.irq_mask[25] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_pending[20] I3=soc.cpu.irq_mask[20] O=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.irq_active I3=soc.cpu.irq_delay O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1516$2467_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_waitirq I2=soc.cpu.decoder_trigger I3=soc.cpu.do_waitirq O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$19730_new_inv_ O=$abc$64360$new_n4475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11565[5]_new_ I3=$abc$64360$techmap\soc.cpu.$procmux$4272_Y_new_ O=$abc$64360$techmap\soc.cpu.$procmux$4275_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_ecall_ebreak I3=soc.cpu.pcpi_timeout O=$abc$64360$techmap\soc.cpu.$procmux$4272_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.pcpi_wr I3=soc.cpu.pcpi_mul.pcpi_wr O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11565[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_ I2=$abc$64360$new_n4486_ I3=$abc$64360$new_n4487_ O=$abc$64360$new_n4485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$19730_new_inv_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11565[5]_new_ O=$abc$64360$new_n4486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11034[4]_new_ I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11565[5]_new_ I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$19730_new_inv_ I3=$abc$64360$techmap\soc.cpu.$procmux$4272_Y_new_ O=$abc$64360$new_n4487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[1] I3=soc.cpu.irq_active O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11034[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=resetn O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I3=$abc$64360$new_n4486_ O=$abc$64360$new_n4490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4396_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_ O=$abc$64360$new_n4491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4493_ I2=$abc$64360$new_n4494_ I3=$abc$64360$new_n4495_ O=$abc$64360$new_n4492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$64360$new_n4491_ I1=$abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_ I2=$abc$64360$new_n4393_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_ O=$abc$64360$new_n4493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[1] I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_ O=$abc$64360$new_n4494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$64360$new_n4495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=$abc$64360$new_n4487_ O=$abc$64360$new_n4500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.decoder_trigger I2=soc.cpu.instr_jal I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$11022[2]_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[1] I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_ I2=soc.cpu.instr_jal I3=soc.cpu.decoder_trigger O=$abc$64360$new_n4504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$10204[1]_new_inv_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[5]_new_inv_ I3=$abc$64360$new_n4396_ O=$abc$64360$new_n4505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4507_ I1=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ I2=$abc$64360$new_n4386_ I3=$abc$64360$new_n4491_ O=$abc$64360$new_n4506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$64360$new_n4509_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$11655[2]_new_inv_ I2=$abc$64360$new_n4386_ I3=$abc$64360$new_n4395_ O=$abc$64360$new_n4507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$11655[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_ I2=$abc$64360$new_n4505_ I3=$abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7420_new_ O=$abc$64360$new_n4509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$64360$new_n4505_ I1=$abc$64360$new_n4490_ I2=$abc$64360$new_n4398_ I3=$abc$64360$new_n4495_ O=$abc$64360$new_n4511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101000110010
.gate SB_LUT4 I0=resetn I1=$abc$64360$new_n4513_ I2=$abc$64360$new_n4500_ I3=$abc$64360$new_n4395_ O=$abc$64360$new_n4512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$new_n4514_ I1=$abc$64360$new_n4516_ I2=$abc$64360$new_n4495_ I3=$abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7420_new_ O=$abc$64360$new_n4513_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$abc$64360$new_n4386_ I1=$abc$64360$new_n4515_ I2=$abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_ I3=$abc$64360$new_n4491_ O=$abc$64360$new_n4514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y I2=soc.cpu.decoder_trigger I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_ O=$abc$64360$new_n4515_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4515_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$new_n4398_ I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_ I3=$abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_ O=$abc$64360$new_n4517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001110101011101
.gate SB_LUT4 I0=$abc$64360$new_n4378_ I1=soc.cpu.mem_do_prefetch I2=soc.cpu.cpu_state[5] I3=soc.cpu.cpu_state[4] O=$abc$64360$techmap\soc.cpu.$procmux$3249_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$abc$64360$new_n4384_ I1=resetn I2=soc.cpu.cpu_state[0] I3=$abc$64360$new_n4522_ O=$abc$64360$auto$fsm_map.cc:170:map_fsm$7412[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=$abc$64360$new_n4475_ I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11565[5]_new_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11034[4]_new_ I3=$abc$64360$techmap\soc.cpu.$procmux$4272_Y_new_ O=$abc$64360$new_n4522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[12] I2=$abc$64360$new_n4532_ I3=$abc$64360$new_n4527_ O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$64360$new_n4528_ I1=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7071[12] I3=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[12]_new_ O=$abc$64360$new_n4527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n8536_ I3=soc.spimemio.valid O=$abc$64360$new_n4528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4530_ I1=$abc$64360$new_n4531_ I2=soc.ram_ready I3=soc.memory.rdata[12] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=soc.ram_ready I2=$abc$64360$new_n4332_ I3=soc.simpleuart.recv_buf_valid O=$abc$64360$new_n4530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[12] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I3=iomem_rdata[12] O=$abc$64360$new_n4532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[28] I2=$abc$64360$new_n4538_ I3=$abc$64360$new_n4535_ O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$64360$new_n4528_ I1=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7071[28] I3=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[28]_new_ O=$abc$64360$new_n4535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$64360$new_n4530_ I1=$abc$64360$new_n4537_ I2=soc.ram_ready I3=soc.memory.rdata[28] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[28] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I3=iomem_rdata[28] O=$abc$64360$new_n4538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=soc.cpu.mem_16bit_buffer[6] I2=$abc$64360$new_n4540_ I3=$abc$64360$new_n4546_ O=soc.cpu.mem_rdata_latched[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata[6]_new_ I3=soc.cpu.mem_rdata_q[6] O=$abc$64360$new_n4540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$64360$new_n4543_ I1=$abc$64360$new_n4530_ I2=soc.ram_ready I3=soc.memory.rdata[6] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[6] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=soc.simpleuart.recv_buf_data[6] O=$abc$64360$new_n4543_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[22] I3=soc.cpu.mem_rdata_q[22] O=$abc$64360$new_n4546_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n4552_ I1=$abc$64360$new_n4551_ I2=$abc$64360$new_n4548_ I3=$abc$64360$new_n4549_ O=soc.cpu.mem_rdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[22] I3=soc.ram_ready O=$abc$64360$new_n4548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4550_ I2=soc.spimemio.config_ddr I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[22] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=soc.simpleuart.recv_buf_valid O=$abc$64360$new_n4550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[22] O=$abc$64360$new_n4551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[22] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=soc.cpu.mem_16bit_buffer[2] I2=$abc$64360$new_n4554_ I3=$abc$64360$new_n4561_ O=soc.cpu.mem_rdata_latched[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[18] I3=soc.cpu.mem_rdata_q[18] O=$abc$64360$new_n4554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n4560_ I1=$abc$64360$new_n4559_ I2=$abc$64360$new_n4556_ I3=$abc$64360$new_n4557_ O=soc.cpu.mem_rdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[18] I3=soc.ram_ready O=$abc$64360$new_n4556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4558_ I2=soc.spimemio.config_dummy[2] I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[18] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=soc.simpleuart.recv_buf_valid O=$abc$64360$new_n4558_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[18] O=$abc$64360$new_n4559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[18] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata[2]_new_inv_ I3=soc.cpu.mem_rdata_q[2] O=$abc$64360$new_n4561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$64360$new_n4568_ I1=$abc$64360$new_n4567_ I2=$abc$64360$new_n4563_ I3=$abc$64360$new_n4564_ O=$abc$64360$soc.cpu.mem_rdata[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[2] I3=soc.ram_ready O=$abc$64360$new_n4563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4565_ I2=flash_io2_di I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[2] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=$abc$64360$soc.simpleuart_reg_dat_do[2]_new_inv_ O=$abc$64360$new_n4565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[2] O=$abc$64360$soc.simpleuart_reg_dat_do[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[2] O=$abc$64360$new_n4567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[2] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=soc.cpu.mem_16bit_buffer[4] I2=$abc$64360$new_n4570_ I3=$abc$64360$new_n4577_ O=soc.cpu.mem_rdata_latched[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[20] I3=soc.cpu.mem_rdata_q[20] O=$abc$64360$new_n4570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n4576_ I1=$abc$64360$new_n4575_ I2=$abc$64360$new_n4572_ I3=$abc$64360$new_n4573_ O=soc.cpu.mem_rdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[20] I3=soc.ram_ready O=$abc$64360$new_n4572_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4574_ I2=soc.spimemio.config_cont I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[20] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=soc.simpleuart.recv_buf_valid O=$abc$64360$new_n4574_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[20] O=$abc$64360$new_n4575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[20] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata[4]_new_inv_ I3=soc.cpu.mem_rdata_q[4] O=$abc$64360$new_n4577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$64360$new_n4585_ I1=$abc$64360$new_n4584_ I2=$abc$64360$new_n4579_ I3=$abc$64360$new_n4580_ O=$abc$64360$soc.cpu.mem_rdata[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[4] I3=soc.ram_ready O=$abc$64360$new_n4579_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4581_ I2=flash_clk I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[4] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=$abc$64360$soc.simpleuart_reg_dat_do[4]_new_inv_ O=$abc$64360$new_n4581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[4] O=$abc$64360$soc.simpleuart_reg_dat_do[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.config_clk O=flash_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[4] O=$abc$64360$new_n4584_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[4] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=soc.cpu.mem_16bit_buffer[5] I2=$abc$64360$new_n4587_ I3=$abc$64360$new_n4596_ O=soc.cpu.mem_rdata_latched[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata[5]_new_inv_ I3=soc.cpu.mem_rdata_q[5] O=$abc$64360$new_n4587_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$64360$new_n4595_ I1=$abc$64360$new_n4594_ I2=$abc$64360$new_n4589_ I3=$abc$64360$new_n4590_ O=$abc$64360$soc.cpu.mem_rdata[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[5] I3=soc.ram_ready O=$abc$64360$new_n4589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4591_ I2=flash_csb I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[5] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=$abc$64360$soc.simpleuart_reg_dat_do[5]_new_inv_ O=$abc$64360$new_n4591_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[5] O=$abc$64360$soc.simpleuart_reg_dat_do[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=soc.spimemio.xfer.flash_csb I3=soc.spimemio.config_csb O=flash_csb
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[5] O=$abc$64360$new_n4594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[5] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[21] I3=soc.cpu.mem_rdata_q[21] O=$abc$64360$new_n4596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n4602_ I1=$abc$64360$new_n4601_ I2=$abc$64360$new_n4598_ I3=$abc$64360$new_n4599_ O=soc.cpu.mem_rdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[21] I3=soc.ram_ready O=$abc$64360$new_n4598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4600_ I2=soc.spimemio.config_qspi I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[21] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=soc.simpleuart.recv_buf_valid O=$abc$64360$new_n4600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[21] O=$abc$64360$new_n4601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[21] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=soc.cpu.mem_16bit_buffer[3] I2=$abc$64360$new_n4604_ I3=$abc$64360$new_n4611_ O=soc.cpu.mem_rdata_latched[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[19] I3=soc.cpu.mem_rdata_q[19] O=$abc$64360$new_n4604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n4610_ I1=$abc$64360$new_n4609_ I2=$abc$64360$new_n4606_ I3=$abc$64360$new_n4607_ O=soc.cpu.mem_rdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[19] I3=soc.ram_ready O=$abc$64360$new_n4606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4608_ I2=soc.spimemio.config_dummy[3] I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[19] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=soc.simpleuart.recv_buf_valid O=$abc$64360$new_n4608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[19] O=$abc$64360$new_n4609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[19] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata[3]_new_inv_ I3=soc.cpu.mem_rdata_q[3] O=$abc$64360$new_n4611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$64360$new_n4618_ I1=$abc$64360$new_n4617_ I2=$abc$64360$new_n4613_ I3=$abc$64360$new_n4614_ O=$abc$64360$soc.cpu.mem_rdata[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[3] I3=soc.ram_ready O=$abc$64360$new_n4613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4615_ I2=flash_io3_di I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[3] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=$abc$64360$soc.simpleuart_reg_dat_do[3]_new_inv_ O=$abc$64360$new_n4615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_buf_valid I3=soc.simpleuart.recv_buf_data[3] O=$abc$64360$soc.simpleuart_reg_dat_do[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[3] O=$abc$64360$new_n4617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[3] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4618_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_sltiu I2=soc.cpu.instr_bltu I3=soc.cpu.instr_sltu O=$abc$64360$techmap\soc.cpu.$0\is_sltiu_bltu_sltu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_slti I2=soc.cpu.instr_blt I3=soc.cpu.instr_slt O=$abc$64360$techmap\soc.cpu.$0\is_slti_blt_slt[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$20744[0]_new_inv_ I1=$abc$64360$new_n4751_ I2=$abc$64360$new_n4712_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$20744[4]_new_inv_ O=$abc$64360$auto$simplemap.cc:256:simplemap_eqne$20751
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_rd[4] I3=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$20744[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4686_ I2=$abc$64360$new_n4625_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ O=$abc$64360$new_n4624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$new_n4625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_ O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4642_ I1=$abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_ I2=$abc$64360$new_n4344_ I3=soc.cpu.mem_16bit_buffer[13] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=soc.cpu.mem_16bit_buffer[15] I2=$abc$64360$new_n4629_ I3=$abc$64360$new_n4635_ O=$abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata[15]_new_ I3=soc.cpu.mem_rdata_q[15] O=$abc$64360$new_n4629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$64360$new_n4634_ I1=$abc$64360$new_n4633_ I2=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[15]_new_ I3=$abc$64360$new_n4528_ O=$abc$64360$soc.cpu.mem_rdata[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$64360$new_n4530_ I1=$abc$64360$new_n4632_ I2=soc.ram_ready I3=soc.memory.rdata[15] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[15] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=soc.spimemio.valid I2=$abc$64360$new_n4273_ I3=$abc$64360$auto$wreduce.cc:454:run$7071[15] O=$abc$64360$new_n4633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I3=iomem_rdata[15] O=$abc$64360$new_n4634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[31] I3=soc.cpu.mem_rdata_q[31] O=$abc$64360$new_n4635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n4641_ I1=$abc$64360$new_n4640_ I2=$abc$64360$new_n4637_ I3=$abc$64360$new_n4638_ O=soc.cpu.mem_rdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[31] I3=soc.ram_ready O=$abc$64360$new_n4637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4639_ I2=soc.spimemio.config_en I3=$abc$64360$new_n4245_ O=$abc$64360$new_n4638_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[31] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=soc.simpleuart.recv_buf_valid O=$abc$64360$new_n4639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[31] O=$abc$64360$new_n4640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[31] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[13]_new_inv_ O=$abc$64360$new_n4642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[29] I3=soc.cpu.mem_rdata_q[29] O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$new_n4530_ I1=$abc$64360$new_n4646_ I2=soc.ram_ready I3=soc.memory.rdata[29] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[29] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[13] I2=$abc$64360$new_n4653_ I3=$abc$64360$new_n4650_ O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$64360$new_n4528_ I1=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7071[13] I3=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[13]_new_ O=$abc$64360$new_n4650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$64360$new_n4530_ I1=$abc$64360$new_n4652_ I2=soc.ram_ready I3=soc.memory.rdata[13] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[13] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I3=iomem_rdata[13] O=$abc$64360$new_n4653_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[14] I2=$abc$64360$new_n4660_ I3=$abc$64360$new_n4657_ O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$64360$new_n4528_ I1=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7071[14] I3=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[14]_new_ O=$abc$64360$new_n4657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$64360$new_n4530_ I1=$abc$64360$new_n4659_ I2=soc.ram_ready I3=soc.memory.rdata[14] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[14] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I3=iomem_rdata[14] O=$abc$64360$new_n4660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[30] I2=$abc$64360$new_n4666_ I3=$abc$64360$new_n4663_ O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$64360$new_n4528_ I1=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7071[30] I3=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[30]_new_ O=$abc$64360$new_n4663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$64360$new_n4530_ I1=$abc$64360$new_n4665_ I2=soc.ram_ready I3=soc.memory.rdata[30] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[30] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I3=iomem_rdata[30] O=$abc$64360$new_n4666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=soc.cpu.mem_16bit_buffer[11] I2=$abc$64360$new_n4668_ I3=$abc$64360$new_n4674_ O=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[27] I3=soc.cpu.mem_rdata_q[27] O=$abc$64360$new_n4668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n4530_ I1=$abc$64360$new_n4671_ I2=soc.ram_ready I3=soc.memory.rdata[27] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[27] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata[11]_new_inv_ I3=soc.cpu.mem_rdata_q[11] O=$abc$64360$new_n4674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$64360$new_n4685_ I1=$abc$64360$new_n4684_ I2=$abc$64360$new_n4676_ I3=$abc$64360$new_n4677_ O=$abc$64360$soc.cpu.mem_rdata[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[11] I3=soc.ram_ready O=$abc$64360$new_n4676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4683_ I2=$abc$64360$new_n4679_ I3=$abc$64360$new_n4678_ O=$abc$64360$new_n4677_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4332_ I3=soc.simpleuart.recv_buf_valid O=$abc$64360$new_n4678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid I2=flash_io3_oe I3=$abc$64360$new_n4246_ O=$abc$64360$new_n4679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4681_ I2=soc.spimemio.config_oe[3] I3=soc.spimemio.config_en O=flash_io3_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.config_en I2=soc.spimemio.xfer.xfer_rd I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 O=$abc$64360$new_n4681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.spimemio.xfer.dummy_count[3] I1=soc.spimemio.xfer.dummy_count[2] I2=soc.spimemio.xfer.dummy_count[1] I3=soc.spimemio.xfer.dummy_count[0] O=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[11] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[11] O=$abc$64360$new_n4684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[11] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4530.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ O=$abc$64360$new_n4686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_ I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ I2=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4530.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1] I3=$abc$64360$auto$rtlil.cc:1981:NotGate$63110 O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_ I1=$abc$64360$new_n4642_ I2=$abc$64360$new_n4344_ I3=soc.cpu.mem_16bit_buffer[13] O=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$rtlil.cc:1981:NotGate$63110 I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=resetn I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:359$1973_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:360$1979_Y_new_inv_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_rdata_q[24] I2=$abc$64360$new_n4699_ I3=$abc$64360$new_n4696_ O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$64360$new_n4528_ I1=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7071[24] I3=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[24]_new_ O=$abc$64360$new_n4696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$64360$new_n4530_ I1=$abc$64360$new_n4698_ I2=soc.ram_ready I3=soc.memory.rdata[24] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[24] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I3=iomem_rdata[24] O=$abc$64360$new_n4699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata[8]_new_inv_ I3=soc.cpu.mem_rdata_q[8] O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$64360$new_n4711_ I1=$abc$64360$new_n4710_ I2=$abc$64360$new_n4702_ I3=$abc$64360$new_n4703_ O=$abc$64360$soc.cpu.mem_rdata[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[8] I3=soc.ram_ready O=$abc$64360$new_n4702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4709_ I2=$abc$64360$new_n4704_ I3=$abc$64360$new_n4678_ O=$abc$64360$new_n4703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid I2=flash_io0_oe I3=$abc$64360$new_n4246_ O=$abc$64360$new_n4704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.spimemio.config_en I1=$abc$64360$new_n4706_ I2=$abc$64360$new_n4708_ I3=soc.spimemio.config_oe[0] O=flash_io0_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=soc.spimemio.config_en I1=soc.spimemio.xfer.xfer_rd I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$24449_new_inv_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 O=$abc$64360$new_n4706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=soc.spimemio.xfer.xfer_dspi O=$abc$64360$auto$simplemap.cc:168:logic_reduce$24449_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$24449_new_inv_ I2=soc.spimemio.xfer.xfer_ddr I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 O=$abc$64360$new_n4708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[8] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[8] O=$abc$64360$new_n4710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[8] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.latched_rd[1] I1=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1] I2=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2] I3=soc.cpu.latched_rd[2] O=$abc$64360$new_n4712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 I1=soc.cpu.decoded_rs2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y[2]_new_ I3=$abc$64360$new_n4741_ O=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[4] I2=$abc$64360$new_n4721_ I3=$abc$64360$new_n4715_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20829[1]_new_ I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:506$2041_Y_new_ O=$abc$64360$new_n4715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_ O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20829[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4642_ I2=$abc$64360$new_n4344_ I3=soc.cpu.mem_16bit_buffer[13] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19340[0]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_ O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:506$2041_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[3] I3=soc.cpu.mem_rdata_latched[2] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19340[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[5] I2=soc.cpu.mem_rdata_latched[4] I3=soc.cpu.mem_rdata_latched[6] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ I1=$abc$64360$new_n4740_ I2=$abc$64360$new_n4722_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$new_n4721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_ I2=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12575_new_ O=$abc$64360$new_n4722_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12575_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=soc.cpu.mem_16bit_buffer[10] I2=$abc$64360$new_n4725_ I3=$abc$64360$new_n4731_ O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[26] I3=soc.cpu.mem_rdata_q[26] O=$abc$64360$new_n4725_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n4530_ I1=$abc$64360$new_n4728_ I2=soc.ram_ready I3=soc.memory.rdata[26] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[26] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata[10]_new_inv_ I3=soc.cpu.mem_rdata_q[10] O=$abc$64360$new_n4731_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$64360$new_n4739_ I1=$abc$64360$new_n4738_ I2=$abc$64360$new_n4733_ I3=$abc$64360$new_n4734_ O=$abc$64360$soc.cpu.mem_rdata[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[10] I3=soc.ram_ready O=$abc$64360$new_n4733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4737_ I2=$abc$64360$new_n4735_ I3=$abc$64360$new_n4678_ O=$abc$64360$new_n4734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid I2=flash_io2_oe I3=$abc$64360$new_n4246_ O=$abc$64360$new_n4735_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4681_ I2=soc.spimemio.config_oe[2] I3=soc.spimemio.config_en O=flash_io2_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[10] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[10] O=$abc$64360$new_n4738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[10] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4739_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1] I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_ I3=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$64360$new_n4740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I3=$abc$64360$soc.cpu.mem_rdata_latched[22]_new_inv_ O=$abc$64360$new_n4741_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$new_n4540_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[22] I3=soc.cpu.mem_rdata_q[22] O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 I1=soc.cpu.decoded_rs2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y[1]_new_ I3=$abc$64360$new_n4747_ O=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[3] I2=$abc$64360$new_n4721_ I3=$abc$64360$new_n4715_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I3=$abc$64360$soc.cpu.mem_rdata_latched[21]_new_inv_ O=$abc$64360$new_n4747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$new_n4587_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[21] I3=soc.cpu.mem_rdata_q[21] O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.latched_rd[3] I1=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3] I2=soc.cpu.latched_rd[2] I3=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2] O=$abc$64360$new_n4751_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 I1=soc.cpu.decoded_rs2[3] I2=$abc$64360$new_n4754_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y[3]_new_ O=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[5] I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ I3=$abc$64360$new_n4715_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$64360$new_n4756_ I1=$abc$64360$new_n4755_ I2=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ I3=soc.cpu.mem_rdata_latched[5] O=$abc$64360$new_n4754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4722_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$new_n4755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_ I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$24203_new_ I2=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I3=$abc$64360$soc.cpu.mem_rdata_latched[23]_new_inv_ O=$abc$64360$new_n4756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_ I3=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$24203_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1] I3=$abc$64360$auto$rtlil.cc:1981:NotGate$63110 O=$abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4530_ I1=$abc$64360$new_n4763_ I2=soc.ram_ready I3=soc.memory.rdata[23] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[23] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4763_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4769_ I1=$abc$64360$new_n4530_ I2=soc.ram_ready I3=soc.memory.rdata[7] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[7] I1=$abc$64360$new_n4260_ I2=$abc$64360$new_n4332_ I3=soc.simpleuart.recv_buf_data[7] O=$abc$64360$new_n4769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.spimemio.rd_addr[13] I1=soc.cpu.mem_addr[13] I2=soc.spimemio.rd_addr[16] I3=soc.cpu.mem_addr[16] O=$abc$64360$new_n4791_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_rd[0] I3=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$20744[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 I1=soc.cpu.decoded_rs2[0] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y[0]_new_ I3=$abc$64360$new_n4797_ O=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[2] I2=$abc$64360$new_n4721_ I3=$abc$64360$new_n4715_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4631.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I3=$abc$64360$soc.cpu.mem_rdata_latched[20]_new_inv_ O=$abc$64360$new_n4797_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$new_n4577_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[20] I3=soc.cpu.mem_rdata_q[20] O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$new_n4802_ I1=soc.cpu.cpu_state[2] I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10282[4]_new_ I3=$abc$64360$new_n4384_ O=$abc$64360$auto$fsm_map.cc:170:map_fsm$7412[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101011101010
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$new_n4384_ I2=$abc$64360$new_n4378_ I3=soc.cpu.mem_do_prefetch O=$abc$64360$new_n4802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I3=soc.cpu.pcpi_mul.instr_mul O=soc.cpu.pcpi_mul.instr_any_mul
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.instr_mulhu I2=soc.cpu.pcpi_mul.instr_mulhsu I3=soc.cpu.pcpi_mul.instr_mulh O=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 I1=soc.cpu.decoded_rs1[3] I2=$abc$64360$new_n4836_ I3=$abc$64360$new_n4808_ O=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_ I2=$abc$64360$new_n4809_ I3=$abc$64360$new_n4811_ O=$abc$64360$new_n4808_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$15015_new_inv_ O=$abc$64360$new_n4809_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_ I3=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$64360$auto$simplemap.cc:168:logic_reduce$15015_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4530.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_ I1=$abc$64360$new_n4835_ I2=$abc$64360$new_n4812_ I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:506$2041_Y_new_ O=$abc$64360$new_n4811_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$abc$64360$new_n4815_ I1=$abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19340[0]_new_inv_ O=$abc$64360$new_n4812_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4814_ I2=$abc$64360$new_n4344_ I3=soc.cpu.mem_16bit_buffer[8] O=$abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_ O=$abc$64360$new_n4814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_ I1=$abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ O=$abc$64360$new_n4815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=soc.cpu.mem_16bit_buffer[7] I2=$abc$64360$new_n4817_ I3=$abc$64360$new_n4818_ O=$abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[23] I3=soc.cpu.mem_rdata_q[23] O=$abc$64360$new_n4817_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata[7]_new_ I3=soc.cpu.mem_rdata_q[7] O=$abc$64360$new_n4818_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$64360$new_n4344_ I1=soc.cpu.mem_16bit_buffer[9] I2=$abc$64360$new_n4820_ I3=$abc$64360$new_n4826_ O=$abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[25] I3=soc.cpu.mem_rdata_q[25] O=$abc$64360$new_n4820_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n4530_ I1=$abc$64360$new_n4823_ I2=soc.ram_ready I3=soc.memory.rdata[25] O=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[25] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata[9]_new_inv_ I3=soc.cpu.mem_rdata_q[9] O=$abc$64360$new_n4826_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$64360$new_n4834_ I1=$abc$64360$new_n4833_ I2=$abc$64360$new_n4828_ I3=$abc$64360$new_n4829_ O=$abc$64360$soc.cpu.mem_rdata[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$abc$64360$new_n8536_ I1=soc.spimemio.valid I2=soc.memory.rdata[9] I3=soc.ram_ready O=$abc$64360$new_n4828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$64360$new_n4832_ I2=$abc$64360$new_n4830_ I3=$abc$64360$new_n4678_ O=$abc$64360$new_n4829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid I2=flash_io1_oe I3=$abc$64360$new_n4246_ O=$abc$64360$new_n4830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4706_ I2=soc.spimemio.config_oe[1] I3=soc.spimemio.config_en O=flash_io1_oe
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.cfg_divider[9] I3=$abc$64360$new_n4260_ O=$abc$64360$new_n4832_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=$abc$64360$new_n8536_ I2=soc.spimemio.valid I3=$abc$64360$auto$wreduce.cc:454:run$7071[9] O=$abc$64360$new_n4833_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=iomem_rdata[9] I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ O=$abc$64360$new_n4834_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ I2=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_ O=$abc$64360$new_n4835_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4863_ I2=$abc$64360$new_n4839_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_ O=$abc$64360$new_n4836_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20028[0]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_ I3=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20028[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n4856_ I1=$abc$64360$new_n4851_ I2=$abc$64360$new_n4840_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_ O=$abc$64360$new_n4839_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$soc.cpu.mem_rdata_latched[27]_new_inv_ I3=$abc$64360$new_n4841_ O=$abc$64360$new_n4840_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$soc.cpu.mem_rdata_latched[28]_new_inv_ I1=$abc$64360$soc.cpu.mem_rdata_latched[30]_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata_latched[29]_new_inv_ I3=$abc$64360$soc.cpu.mem_rdata_latched[31]_new_inv_ O=$abc$64360$new_n4841_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$new_n4629_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[31]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[31] I3=soc.cpu.mem_rdata_q[31] O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[13]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$new_n4674_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[27] I3=soc.cpu.mem_rdata_q[27] O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$soc.cpu.mem_rdata_latched[25]_new_inv_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19551[1]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_ I3=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 O=$abc$64360$new_n4851_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[3] I3=soc.cpu.mem_rdata_latched[2] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19551[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I3=$abc$64360$soc.cpu.mem_rdata_latched[18]_new_inv_ O=$abc$64360$new_n4856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$new_n4561_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[18] I3=soc.cpu.mem_rdata_q[18] O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$new_n4731_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_ O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[26] I3=soc.cpu.mem_rdata_q[26] O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4864_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4473.$and$/usr/local/bin/../share/yosys/techmap.v:434$14745_Y[3]_new_inv_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ O=$abc$64360$new_n4863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I2=$abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$64360$new_n4864_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25010_new_ I1=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12575_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4473.$and$/usr/local/bin/../share/yosys/techmap.v:434$14745_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011111110111
.gate SB_LUT4 I0=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 I1=soc.cpu.decoded_rs1[2] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14254_Y[2]_new_ I3=$abc$64360$new_n4869_ O=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_ I1=$abc$64360$new_n4811_ I2=$abc$64360$new_n4868_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14254_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$64360$new_n4864_ I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4473.$and$/usr/local/bin/../share/yosys/techmap.v:434$14745_Y[3]_new_inv_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$15015_new_inv_ O=$abc$64360$new_n4868_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4871_ I2=$abc$64360$techmap\soc.cpu.$procmux$4377_Y I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_ O=$abc$64360$new_n4869_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4851_ I3=$abc$64360$new_n4840_ O=$abc$64360$techmap\soc.cpu.$procmux$4377_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I3=$abc$64360$soc.cpu.mem_rdata_latched[17]_new_inv_ O=$abc$64360$new_n4871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$new_n4336_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[17] I3=soc.cpu.mem_rdata_q[17] O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 I1=soc.cpu.decoded_rs1[0] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14254_Y[0]_new_ I3=$abc$64360$new_n4878_ O=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_ I1=$abc$64360$new_n4811_ I2=$abc$64360$new_n4868_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14254_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I1=$abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_ I2=$abc$64360$techmap\soc.cpu.$procmux$4377_Y I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_ O=$abc$64360$new_n4878_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=soc.cpu.latched_rd[4] I1=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4] I2=soc.cpu.latched_rd[1] I3=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1] O=$abc$64360$new_n4879_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n4882_ I1=$abc$64360$new_n4881_ I2=soc.cpu.decoded_rs1[1] I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 O=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010000
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_ I1=$abc$64360$new_n4811_ I2=$abc$64360$new_n4863_ I3=$abc$64360$new_n4809_ O=$abc$64360$new_n4881_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$64360$new_n4893_ I1=$abc$64360$new_n4892_ I2=$abc$64360$new_n4888_ I3=$abc$64360$new_n4883_ O=$abc$64360$new_n4882_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$64360$new_n4884_ I1=$abc$64360$new_n4851_ I2=$abc$64360$new_n4840_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_ O=$abc$64360$new_n4883_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I3=$abc$64360$soc.cpu.mem_rdata_latched[16]_new_inv_ O=$abc$64360$new_n4884_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$new_n4359_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[16] I3=soc.cpu.mem_rdata_q[16] O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20046_new_ I2=$abc$64360$techmap\soc.cpu.$procmux$4484_Y[1]_new_ I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:502$2038_Y_new_ O=$abc$64360$new_n4888_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19340[0]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:502$2038_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4815_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4484_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_ O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20046_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$24203_new_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ O=$abc$64360$new_n4892_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$64360$new_n4895_ I1=$abc$64360$auto$wreduce.cc:454:run$7024[1]_new_inv_ I2=$abc$64360$new_n4897_ I3=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6950_new_inv_ O=$abc$64360$new_n4893_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4815_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_ O=$abc$64360$auto$wreduce.cc:454:run$7024[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ I3=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$64360$new_n4895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_ I3=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6950_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_ O=$abc$64360$new_n4897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$64360$new_n4910_ I1=$abc$64360$new_n4907_ I2=$abc$64360$new_n4899_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14255_Y[4]_new_ O=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4900_ I2=$abc$64360$techmap\soc.cpu.$procmux$4377_Y I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_ O=$abc$64360$new_n4899_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I3=$abc$64360$soc.cpu.mem_rdata_latched[19]_new_inv_ O=$abc$64360$new_n4900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$new_n4611_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata[19] I3=soc.cpu.mem_rdata_q[19] O=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$new_n4906_ I1=$abc$64360$new_n4905_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_ I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:506$2041_Y_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14255_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$15015_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$new_n4905_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ O=$abc$64360$new_n4906_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4908_ I2=$abc$64360$new_n4809_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ O=$abc$64360$new_n4907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_rinst I2=$abc$64360$new_n4909_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:359$1973_Y_new_inv_ O=$abc$64360$new_n4908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:360$1979_Y_new_inv_ O=$abc$64360$new_n4909_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoded_rs1[4] I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 O=$abc$64360$new_n4910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$24770_new_ I1=soc.cpu.cpu_state[1] I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_ I3=soc.cpu.decoded_rd[5] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3485.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14076_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.latched_rd[5] I2=$abc$64360$new_n4495_ I3=soc.cpu.instr_setq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$24770_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101011001000
.gate SB_LUT4 I0=soc.cpu.decoded_rd[4] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_ I2=soc.cpu.latched_rd[4] I3=$abc$64360$new_n4914_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3485.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14075_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=$abc$64360$new_n4495_ O=$abc$64360$new_n4914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.decoded_rd[3] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_ I2=soc.cpu.latched_rd[3] I3=$abc$64360$new_n4914_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3485.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14074_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=soc.cpu.decoded_rd[2] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_ I2=soc.cpu.latched_rd[2] I3=$abc$64360$new_n4914_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3485.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14073_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=soc.cpu.decoded_rd[1] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_ I2=soc.cpu.latched_rd[1] I3=$abc$64360$new_n4914_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3485.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14072_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011111000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4919_ I2=soc.cpu.decoded_rd[0] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3485.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14071_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=soc.cpu.latched_rd[0] I1=$abc$64360$new_n4914_ I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_state[0] O=$abc$64360$new_n4919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4921_ I2=soc.cpu.reg_op1[31] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16232_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4922_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[31]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[31] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4922_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[5] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ O=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_rdata I2=$abc$64360$new_n4378_ I3=soc.cpu.mem_do_prefetch O=$abc$64360$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_do_wdata I2=$abc$64360$new_n4378_ I3=soc.cpu.mem_do_prefetch O=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[31] I2=soc.cpu.reg_pc[31] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[15] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[15] O=soc.cpu.cpuregs_rs1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4929_ I2=soc.cpu.decoded_rs1[1] I3=soc.cpu.decoded_rs1[0] O=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.decoded_rs1[5] I1=soc.cpu.decoded_rs1[4] I2=soc.cpu.decoded_rs1[3] I3=soc.cpu.decoded_rs1[2] O=$abc$64360$new_n4929_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4932_ I2=soc.cpu.reg_op1[30] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16231_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4933_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[30]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[30] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4933_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[30] I2=soc.cpu.reg_pc[30] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[14] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[14] O=soc.cpu.cpuregs_rs1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4937_ I2=soc.cpu.reg_op1[29] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16230_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4938_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[29]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4937_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[29] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[29] I2=soc.cpu.reg_pc[29] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[13] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[13] O=soc.cpu.cpuregs_rs1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4942_ I2=soc.cpu.reg_op1[28] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16229_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4943_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[28]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[28] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4943_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[28] I2=soc.cpu.reg_pc[28] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[12] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[12] O=soc.cpu.cpuregs_rs1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4947_ I2=soc.cpu.reg_op1[27] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16228_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4948_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[27]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4947_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[27] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4948_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[27] I2=soc.cpu.reg_pc[27] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[11] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[11] O=soc.cpu.cpuregs_rs1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4952_ I2=soc.cpu.reg_op1[26] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16227_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4953_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[26]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4952_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[26] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4953_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[26] I2=soc.cpu.reg_pc[26] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[10] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[10] O=soc.cpu.cpuregs_rs1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4957_ I2=soc.cpu.reg_op1[25] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16226_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4958_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[25]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4957_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[25] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[25] I2=soc.cpu.reg_pc[25] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[9] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[9] O=soc.cpu.cpuregs_rs1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4962_ I2=soc.cpu.reg_op1[24] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16225_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4963_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[24]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[24] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[24] I2=soc.cpu.reg_pc[24] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[8] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[8] O=soc.cpu.cpuregs_rs1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4967_ I2=soc.cpu.reg_op1[23] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16224_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4968_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[23]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[23] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4968_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[23] I2=soc.cpu.reg_pc[23] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[7] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[7] O=soc.cpu.cpuregs_rs1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4972_ I2=soc.cpu.reg_op1[22] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16223_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4973_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[22]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[22] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[22] I2=soc.cpu.reg_pc[22] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[6] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[6] O=soc.cpu.cpuregs_rs1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4977_ I2=soc.cpu.reg_op1[21] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16222_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4978_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[21]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4977_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[21] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4978_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[21] I2=soc.cpu.reg_pc[21] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[5] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[5] O=soc.cpu.cpuregs_rs1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4982_ I2=soc.cpu.reg_op1[20] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16221_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4983_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[20]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[20] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4983_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[20] I2=soc.cpu.reg_pc[20] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[4] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[4] O=soc.cpu.cpuregs_rs1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4987_ I2=soc.cpu.reg_op1[19] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16220_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4988_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[19]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4987_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[19] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4988_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[19] I2=soc.cpu.reg_pc[19] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[3] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[3] O=soc.cpu.cpuregs_rs1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4992_ I2=soc.cpu.reg_op1[18] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16219_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4993_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[18]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4992_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[18] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[18] I2=soc.cpu.reg_pc[18] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[2] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[2] O=soc.cpu.cpuregs_rs1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4997_ I2=soc.cpu.reg_op1[17] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16218_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4998_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[17]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n4997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[17] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n4998_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[17] I2=soc.cpu.reg_pc[17] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[1] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[1] O=soc.cpu.cpuregs_rs1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5002_ I2=soc.cpu.reg_op1[16] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16217_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5003_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[16]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5002_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[16] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[16] I2=soc.cpu.reg_pc[16] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[0] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[0] O=soc.cpu.cpuregs_rs1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5007_ I2=soc.cpu.reg_op1[15] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16216_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5008_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[15]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[15] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[15] I2=soc.cpu.reg_pc[15] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[15] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[15] O=soc.cpu.cpuregs_rs1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5012_ I2=soc.cpu.reg_op1[14] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16215_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5013_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[14]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5012_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[14] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5013_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[14] I2=soc.cpu.reg_pc[14] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[14] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[14] O=soc.cpu.cpuregs_rs1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5017_ I2=soc.cpu.reg_op1[13] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16214_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5018_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[13]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[13] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5018_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[13] I2=soc.cpu.reg_pc[13] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[13] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[13] O=soc.cpu.cpuregs_rs1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5022_ I2=soc.cpu.reg_op1[12] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16213_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5023_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[12]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[12] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5023_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[12] I2=soc.cpu.reg_pc[12] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[12] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[12] O=soc.cpu.cpuregs_rs1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5027_ I2=soc.cpu.reg_op1[11] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16212_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5028_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[11]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5027_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[11] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5028_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[11] I2=soc.cpu.reg_pc[11] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[11] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[11] O=soc.cpu.cpuregs_rs1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5032_ I2=soc.cpu.reg_op1[10] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16211_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5033_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[10]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[10] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5033_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[10] I2=soc.cpu.reg_pc[10] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[10] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[10] O=soc.cpu.cpuregs_rs1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5037_ I2=soc.cpu.reg_op1[9] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16210_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5038_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[9]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5037_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[9] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[9] I2=soc.cpu.reg_pc[9] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[9] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[9] O=soc.cpu.cpuregs_rs1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5042_ I2=soc.cpu.reg_op1[8] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16209_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5043_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[8]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[8] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5043_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[8] I2=soc.cpu.reg_pc[8] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[8] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[8] O=soc.cpu.cpuregs_rs1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5047_ I2=soc.cpu.reg_op1[7] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16208_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5048_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[7]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5047_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[7] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[7] I2=soc.cpu.reg_pc[7] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[7] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[7] O=soc.cpu.cpuregs_rs1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5052_ I2=soc.cpu.reg_op1[6] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16207_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5053_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[6]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5052_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[6] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5053_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[6] I2=soc.cpu.reg_pc[6] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[6] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[6] O=soc.cpu.cpuregs_rs1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5057_ I2=soc.cpu.reg_op1[5] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16206_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5058_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[5]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5057_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[5] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[5] I2=soc.cpu.reg_pc[5] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[5] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[5] O=soc.cpu.cpuregs_rs1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5062_ I2=soc.cpu.reg_op1[4] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16205_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5063_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[4]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5062_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[4] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5063_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[4] I2=soc.cpu.reg_pc[4] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[4] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[4] O=soc.cpu.cpuregs_rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5067_ I2=soc.cpu.reg_op1[3] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16204_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5068_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[3]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5067_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[3] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[3] I2=soc.cpu.reg_pc[3] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[3] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[3] O=soc.cpu.cpuregs_rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5072_ I2=soc.cpu.reg_op1[2] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16203_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5073_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[2]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5072_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[2] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[2] I2=soc.cpu.reg_pc[2] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[2] I3=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[2] O=soc.cpu.cpuregs_rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5077_ I2=soc.cpu.reg_op1[1] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16202_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5078_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[1]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5077_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[1] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5078_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[1] I2=soc.cpu.reg_pc[1] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[1] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[1] O=soc.cpu.cpuregs_rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5082_ I2=soc.cpu.reg_op1[0] I3=$abc$64360$new_n4930_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16201_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5083_ I2=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[0]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$new_n5082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[0] I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.cpuregs_rs1[0] I2=soc.cpu.reg_pc[0] I3=soc.cpu.instr_lui O=$abc$64360$techmap\soc.cpu.$procmux$4170_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] I1=$abc$64360$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2409_Y_new_inv_ I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[0] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[0] O=soc.cpu.cpuregs_rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25549_new_ I2=soc.cpu.decoded_imm_uj[31] I3=soc.cpu.instr_jal O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14909_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=$abc$64360$new_n4347_ I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25549_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$abc$64360$new_n5090_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[30] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14908_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[31] I3=$abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[30] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5090_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[31] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$64360$new_n5093_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[29] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14907_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[29] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5093_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5095_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[28] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14906_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[28] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5097_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[27] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14905_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[27] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5097_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5099_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[26] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14904_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[26] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5099_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5101_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[25] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14903_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5103_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[24] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14902_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[24] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5103_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5105_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[23] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14901_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[23] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5107_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[22] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14900_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[22] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5107_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5109_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[21] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14899_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[21] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5111_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[20] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14898_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[20] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5111_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5113_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[19] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14897_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[19] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5113_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5115_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[18] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14896_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[18] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5117_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[17] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14895_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[17] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5119_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[16] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14894_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[16] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5121_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[15] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14893_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[15] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5121_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5123_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[14] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14892_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5123_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5125_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[13] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14891_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5127_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25686[1]_new_ I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[12] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14890_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25546[0]_new_ I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.instr_auipc I3=soc.cpu.instr_lui O=$abc$64360$new_n5127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$new_n5129_ I1=soc.cpu.mem_rdata_q[31] I2=$abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_ I3=soc.cpu.is_sb_sh_sw O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14889_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[11] I1=soc.cpu.instr_jal I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.mem_rdata_q[7] O=$abc$64360$new_n5129_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=$abc$64360$new_n4347_ I2=soc.cpu.decoded_imm_uj[10] I3=soc.cpu.instr_jal O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14888_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=$abc$64360$new_n4347_ I2=soc.cpu.decoded_imm_uj[9] I3=soc.cpu.instr_jal O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14887_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=$abc$64360$new_n4347_ I2=soc.cpu.decoded_imm_uj[8] I3=soc.cpu.instr_jal O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14886_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=$abc$64360$new_n4347_ I2=soc.cpu.decoded_imm_uj[7] I3=soc.cpu.instr_jal O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14885_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=$abc$64360$new_n4347_ I2=soc.cpu.decoded_imm_uj[6] I3=soc.cpu.instr_jal O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14884_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[25] I1=$abc$64360$new_n4347_ I2=soc.cpu.decoded_imm_uj[5] I3=soc.cpu.instr_jal O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14883_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$abc$64360$new_n5137_ I1=soc.cpu.mem_rdata_q[11] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.is_sb_sh_sw O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14882_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[24] I1=$abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_ I2=soc.cpu.decoded_imm_uj[4] I3=soc.cpu.instr_jal O=$abc$64360$new_n5137_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25745_new_inv_ I2=soc.cpu.decoded_imm_uj[3] I3=soc.cpu.instr_jal O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14881_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25742[0]_new_ I2=$abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_ I3=soc.cpu.mem_rdata_q[23] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25745_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[10] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$25742[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$64360$new_n5142_ I1=soc.cpu.mem_rdata_q[9] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.is_sb_sh_sw O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14880_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[22] I1=$abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_ I2=soc.cpu.decoded_imm_uj[2] I3=soc.cpu.instr_jal O=$abc$64360$new_n5142_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$64360$new_n5144_ I1=soc.cpu.mem_rdata_q[8] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.is_sb_sh_sw O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14879_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_ I2=soc.cpu.decoded_imm_uj[1] I3=soc.cpu.instr_jal O=$abc$64360$new_n5144_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5146_ I2=soc.cpu.mem_rdata_q[20] I3=$abc$64360$techmap\soc.cpu.$procmux$4616_CMP_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14878_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[7] I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.decoded_imm_uj[0] I3=soc.cpu.instr_jal O=$abc$64360$new_n5146_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n5156_ I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[5]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$34079[1]_new_inv_ I3=$abc$64360$techmap\soc.cpu.$procmux$5214_Y_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$5216.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14303_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_xfer I3=soc.cpu.mem_la_read O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$34079[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:364$1998_Y_new_inv_ O=soc.cpu.mem_la_read
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:364$1997_Y_new_ I2=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:363$1984_Y_new_inv_ I3=$abc$64360$new_n5154_ O=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:364$1998_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=soc.cpu.mem_la_firstword_xfer I3=soc.cpu.mem_la_secondword O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:364$1997_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.cpu.$procmux$5484_Y I3=soc.cpu.mem_xfer O=soc.cpu.mem_la_firstword_xfer
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.last_mem_valid I2=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I3=soc.cpu.mem_la_firstword_reg O=$abc$64360$techmap\soc.cpu.$procmux$5484_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_state[0] I2=soc.cpu.mem_state[1] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:363$1988_Y_new_inv_ O=$abc$64360$new_n5154_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I3=soc.cpu.mem_do_rdata O=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:363$1988_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_state[0] I2=$abc$64360$techmap\soc.cpu.$procmux$5214_Y_new_ I3=$abc$64360$techmap\soc.cpu.$procmux$5226_Y_new_inv_ O=$abc$64360$new_n5156_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.$logic_and$picosoc.v:189$1177_Y I3=$abc$64360$new_n4303_ O=$abc$64360$techmap\soc.cpu.$procmux$5214_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_valid I3=$abc$64360$techmap\soc.$logic_not$picosoc.v:189$1176_Y_new_ O=$abc$64360$techmap\soc.$logic_and$picosoc.v:189$1177_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4244_ I3=$abc$64360$new_n4268_ O=$abc$64360$techmap\soc.$logic_not$picosoc.v:189$1176_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:363$1988_Y_new_inv_ I1=soc.cpu.mem_do_wdata I2=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:363$1984_Y_new_inv_ I3=soc.cpu.mem_valid O=$abc$64360$techmap\soc.cpu.$procmux$5226_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000110010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state[1] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n5168_ I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[5]_new_inv_ I2=$abc$64360$techmap\soc.cpu.$procmux$5164_Y[0]_new_inv_ I3=soc.cpu.mem_xfer O=$abc$64360$techmap$techmap\soc.cpu.$procmux$5158.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14480_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110111011101
.gate SB_LUT4 I0=soc.cpu.mem_la_read I1=soc.cpu.mem_state[0] I2=soc.cpu.mem_do_rinst I3=soc.cpu.mem_do_rdata O=$abc$64360$techmap\soc.cpu.$procmux$5164_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=$abc$64360$new_n5154_ I1=soc.cpu.mem_do_wdata I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$36870[0]_new_inv_ I3=soc.cpu.mem_do_rinst O=$abc$64360$new_n5168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3582.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3582.$and$/usr/local/bin/../share/yosys/techmap.v:434$14301_Y_new_ I2=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ I3=soc.cpu.cpu_state[1] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3582.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14303_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3625.$and$/usr/local/bin/../share/yosys/techmap.v:434$17386_Y_new_ I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.instr_jalr O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3582.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=$abc$64360$soc.cpu.alu_out_0_new_inv_ I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3625.$and$/usr/local/bin/../share/yosys/techmap.v:434$17386_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$64360$new_n5197_ I1=$abc$64360$new_n5194_ I2=$abc$64360$new_n5187_ I3=$abc$64360$new_n5174_ O=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1234$2364_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5184_ I1=$abc$64360$new_n5181_ I2=$abc$64360$new_n5178_ I3=$abc$64360$new_n5175_ O=$abc$64360$new_n5174_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5177_ I1=soc.cpu.reg_op1[30] I2=soc.cpu.reg_op2[30] I3=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[22]_new_ O=$abc$64360$new_n5175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op2[22] O=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op1[23] I3=soc.cpu.reg_op2[23] O=$abc$64360$new_n5177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5180_ I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op2[6] I3=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[19]_new_ O=$abc$64360$new_n5178_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[19] I3=soc.cpu.reg_op2[19] O=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[17] I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op1[21] I3=soc.cpu.reg_op2[21] O=$abc$64360$new_n5180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5183_ I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op2[8] I3=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[20]_new_ O=$abc$64360$new_n5181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[20] I3=soc.cpu.reg_op2[20] O=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[16] I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op1[25] I3=soc.cpu.reg_op2[25] O=$abc$64360$new_n5183_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5186_ I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op2[12] I3=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[2]_new_ O=$abc$64360$new_n5184_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[2] I3=soc.cpu.reg_op2[2] O=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op2[28] I2=soc.cpu.reg_op2[0] I3=soc.cpu.reg_op1[0] O=$abc$64360$new_n5186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5193_ I1=$abc$64360$new_n5188_ I2=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[10]_new_ I3=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[4]_new_ O=$abc$64360$new_n5187_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$64360$new_n5189_ I1=soc.cpu.reg_op2[1] I2=soc.cpu.reg_op1[1] I3=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[27]_new_ O=$abc$64360$new_n5188_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=soc.cpu.reg_op2[13] I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op2[14] O=$abc$64360$new_n5189_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op2[27] O=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op2[4] O=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[10] I3=soc.cpu.reg_op2[10] O=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[11] I1=soc.cpu.reg_op1[11] I2=soc.cpu.reg_op1[29] I3=soc.cpu.reg_op2[29] O=$abc$64360$new_n5193_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5196_ I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op2[26] I3=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[31]_new_ O=$abc$64360$new_n5194_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[31] I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[18] I1=soc.cpu.reg_op1[18] I2=soc.cpu.reg_op1[24] I3=soc.cpu.reg_op2[24] O=$abc$64360$new_n5196_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5199_ I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[7] I3=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[9]_new_ O=$abc$64360$new_n5197_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op2[9] O=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[5] I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op1[15] I3=soc.cpu.reg_op2[15] O=$abc$64360$new_n5199_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5204_ I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1236$2365_Y_new_inv_ I2=soc.cpu.is_slti_blt_slt I3=soc.cpu.instr_bge O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27347_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:491:replace_alu$7338[31] I2=soc.cpu.is_sltiu_bltu_sltu I3=soc.cpu.instr_bgeu O=$abc$64360$new_n5204_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=soc.cpu.latched_branch I3=soc.cpu.instr_retirq O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3582.$and$/usr/local/bin/../share/yosys/techmap.v:434$14301_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$64360$new_n5207_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3625.$and$/usr/local/bin/../share/yosys/techmap.v:434$17386_Y_new_ I2=$abc$64360$techmap\soc.cpu.$procmux$3667_Y_new_ I3=soc.cpu.cpu_state[1] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3625.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17389_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$new_n4490_ I1=soc.cpu.cpu_state[5] I2=soc.cpu.cpu_state[2] I3=soc.cpu.latched_store O=$abc$64360$new_n5207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$11655[2]_new_inv_ I3=$abc$64360$techmap\soc.cpu.$procmux$3231_Y_new_ O=$abc$64360$techmap\soc.cpu.$procmux$3667_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18070[0]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18070[1]_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$3231_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[6]_new_inv_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[7]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[4]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[5]_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18070[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[23] I1=soc.cpu.irq_pending[22] I2=soc.cpu.irq_pending[21] I3=soc.cpu.irq_pending[20] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[19] I1=soc.cpu.irq_pending[18] I2=soc.cpu.irq_pending[17] I3=soc.cpu.irq_pending[16] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[31] I1=soc.cpu.irq_pending[30] I2=soc.cpu.irq_pending[29] I3=soc.cpu.irq_pending[28] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[27] I1=soc.cpu.irq_pending[26] I2=soc.cpu.irq_pending[25] I3=soc.cpu.irq_pending[24] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[0]_new_inv_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[1]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[3]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[2]_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18070[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[11] I1=soc.cpu.irq_pending[10] I2=soc.cpu.irq_pending[9] I3=soc.cpu.irq_pending[8] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[15] I1=soc.cpu.irq_pending[14] I2=soc.cpu.irq_pending[13] I3=soc.cpu.irq_pending[12] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=soc.cpu.irq_pending[6] I2=soc.cpu.irq_pending[5] I3=soc.cpu.irq_pending[4] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[3] I1=soc.cpu.irq_pending[2] I2=soc.cpu.irq_pending[1] I3=soc.cpu.irq_pending[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18056[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5221_ I2=soc.cpu.mem_wordsize[0] I3=$abc$64360$new_n4930_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27496
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$64360$new_n5222_ I1=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] I2=soc.cpu.instr_lh I3=soc.cpu.instr_lhu O=$abc$64360$new_n5221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_sh I2=soc.cpu.cpu_state[4] I3=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ O=$abc$64360$new_n5222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5224_ I1=$abc$64360$new_n5225_ I2=$abc$64360$new_n4930_ I3=soc.cpu.mem_wordsize[1] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27500
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111111101110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4005.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17352_Y[1]_new_ I3=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] O=$abc$64360$new_n5224_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ I2=soc.cpu.instr_sh I3=soc.cpu.instr_sw O=$abc$64360$new_n5225_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.irq_active I2=$abc$64360$new_n5227_ I3=soc.cpu.irq_state[0] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4082.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14289_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101011001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=soc.cpu.instr_retirq O=$abc$64360$new_n5227_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n5252_ I1=$abc$64360$new_n5229_ I2=$abc$64360$new_n5258_ I3=soc.cpu.mem_addr[23] O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21138_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$64360$new_n5247_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32341[0]_new_ I2=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_ I3=soc.cpu.mem_addr[15] O=$abc$64360$new_n5229_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_ I3=$abc$64360$new_n5231_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32341[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.din_valid I1=soc.spimemio.xfer_resetn I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I3=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6031.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14299_Y_new_inv_ O=$abc$64360$new_n5231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_ I1=$abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_ I2=$abc$64360$new_n5235_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6031.$and$/usr/local/bin/../share/yosys/techmap.v:434$14302_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$24449_new_inv_ I3=soc.spimemio.xfer.xfer_ddr O=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[1] I3=$abc$64360$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$95_Y[1] O=$abc$64360$new_n5235_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=soc.spimemio.xfer.count[0] I2=soc.spimemio.xfer.count[2] I3=$abc$64360$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$114_Y[2] O=$abc$64360$new_n5245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=soc.spimemio.state[3] I1=soc.spimemio.state[2] I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$17770[2]_new_ I1=$abc$64360$techmap\soc.spimemio.$procmux$6273_Y I2=soc.spimemio.config_ddr I3=soc.spimemio.config_qspi O=$abc$64360$new_n5247_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5249_ I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$64360$techmap\soc.spimemio.$procmux$6273_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.state[2] I3=soc.spimemio.state[3] O=$abc$64360$new_n5249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[3] I2=soc.spimemio.state[2] I3=soc.spimemio.state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$17770[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[1] I2=$abc$64360$new_n5249_ I3=soc.spimemio.state[0] O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.spimemio.din_data[7] I1=$abc$64360$new_n5253_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_ I3=soc.cpu.mem_addr[7] O=$abc$64360$new_n5252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n5249_ I1=soc.spimemio.state[0] I2=soc.spimemio.state[1] I3=$abc$64360$techmap\soc.spimemio.$logic_and$spimemio.v:282$77_Y_new_ O=$abc$64360$new_n5253_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.valid I3=$abc$64360$new_n8536_ O=$abc$64360$techmap\soc.spimemio.$logic_and$spimemio.v:282$77_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$13027_new_ I3=$abc$64360$new_n5231_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12311[0]_new_ I3=$abc$64360$new_n5249_ O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$13027_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12311[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.spimemio.$logic_and$spimemio.v:282$77_Y_new_ I1=soc.spimemio.state[0] I2=$abc$64360$new_n5249_ I3=soc.spimemio.state[1] O=$abc$64360$new_n5258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[6]_new_inv_ I1=$abc$64360$new_n5260_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_ I3=soc.cpu.mem_addr[6] O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21137_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$64360$new_n5262_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32351[0]_new_ I2=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_ I3=soc.cpu.mem_addr[14] O=$abc$64360$new_n5260_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32341[0]_new_ I3=soc.spimemio.config_cont O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32351[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$21250_new_inv_ I2=$abc$64360$techmap\soc.spimemio.$procmux$6273_Y I3=soc.spimemio.config_qspi O=$abc$64360$new_n5262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$17770[2]_new_ I3=soc.spimemio.state[1] O=$abc$64360$auto$simplemap.cc:168:logic_reduce$21250_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_addr[22] I1=$abc$64360$new_n5258_ I2=soc.spimemio.din_data[6] I3=$abc$64360$new_n5253_ O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n5267_ I1=$abc$64360$new_n5266_ I2=$abc$64360$new_n5258_ I3=soc.cpu.mem_addr[21] O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21136_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$64360$new_n5247_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32341[0]_new_ I2=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_ I3=soc.cpu.mem_addr[13] O=$abc$64360$new_n5266_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.spimemio.din_data[5] I1=$abc$64360$new_n5253_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_ I3=soc.cpu.mem_addr[5] O=$abc$64360$new_n5267_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[4]_new_inv_ I1=$abc$64360$new_n5269_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_ I3=soc.cpu.mem_addr[4] O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21135_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$64360$new_n5270_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32351[0]_new_ I2=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_ I3=soc.cpu.mem_addr[12] O=$abc$64360$new_n5269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$21250_new_inv_ I1=soc.spimemio.config_ddr I2=soc.spimemio.config_qspi I3=$abc$64360$techmap\soc.spimemio.$procmux$6273_Y O=$abc$64360$new_n5270_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=soc.cpu.mem_addr[20] I1=$abc$64360$new_n5258_ I2=soc.spimemio.din_data[4] I3=$abc$64360$new_n5253_ O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.mem_addr[19] I1=$abc$64360$new_n5258_ I2=soc.spimemio.din_data[3] I3=$abc$64360$new_n5253_ O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[2]_new_inv_ I1=$abc$64360$new_n5278_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_ I3=soc.cpu.mem_addr[2] O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21133_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$64360$new_n5280_ I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$21250_new_inv_ I2=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21128_Y[2]_new_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32341[0]_new_ O=$abc$64360$new_n5278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_ddr I2=soc.spimemio.config_qspi I3=$abc$64360$techmap\soc.spimemio.$procmux$6273_Y O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21128_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[10] I1=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_ I2=soc.spimemio.config_dummy[2] I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_ O=$abc$64360$new_n5280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.mem_addr[18] I1=$abc$64360$new_n5258_ I2=soc.spimemio.din_data[2] I3=$abc$64360$new_n5253_ O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n5286_ I1=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[1]_new_inv_ I2=$abc$64360$new_n5283_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32351[0]_new_ O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21132_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111101111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5284_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_ I3=soc.cpu.mem_addr[1] O=$abc$64360$new_n5283_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_dummy[1] I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_ I3=$abc$64360$new_n5231_ O=$abc$64360$new_n5284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[17] I1=$abc$64360$new_n5258_ I2=soc.spimemio.din_data[1] I3=$abc$64360$new_n5253_ O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5287_ I2=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_ I3=soc.cpu.mem_addr[9] O=$abc$64360$new_n5286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$17770[2]_new_ I1=$abc$64360$techmap\soc.spimemio.$procmux$6273_Y I2=soc.spimemio.config_ddr I3=soc.spimemio.config_qspi O=$abc$64360$new_n5287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$abc$64360$new_n5291_ I1=$abc$64360$new_n5289_ I2=$abc$64360$new_n5253_ I3=soc.spimemio.din_data[0] O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21131_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$64360$new_n5290_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32341[0]_new_ I2=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_ I3=soc.cpu.mem_addr[8] O=$abc$64360$new_n5289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$techmap\soc.spimemio.$procmux$6273_Y I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$17770[2]_new_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_ I3=soc.spimemio.config_dummy[0] O=$abc$64360$new_n5290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.mem_addr[16] I1=$abc$64360$new_n5258_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_ I3=soc.cpu.mem_addr[0] O=$abc$64360$new_n5291_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_tag[3] I3=$abc$64360$new_n5293_ O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21158_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5253_ I2=$abc$64360$techmap\soc.spimemio.$logic_or$spimemio.v:350$82_Y_new_inv_ I3=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21372_Y[3]_new_ O=$abc$64360$new_n5293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_wait I3=soc.spimemio.valid O=$abc$64360$techmap\soc.spimemio.$logic_or$spimemio.v:350$82_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5296_ I2=soc.spimemio.state[1] I3=soc.spimemio.state[0] O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21372_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.state[3] I3=soc.spimemio.state[2] O=$abc$64360$new_n5296_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21372_Y[3]_new_ I1=$abc$64360$new_n5253_ I2=soc.spimemio.din_tag[2] I3=$abc$64360$new_n5298_ O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21157_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21372_Y[3]_new_ I3=$abc$64360$techmap\soc.spimemio.$logic_or$spimemio.v:350$82_Y_new_inv_ O=$abc$64360$new_n5298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$17723[0]_new_ I2=soc.spimemio.din_tag[1] I3=$abc$64360$new_n5293_ O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21156_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[3] I2=soc.spimemio.state[1] I3=soc.spimemio.state[2] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$17723[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5302_ I2=soc.spimemio.din_tag[0] I3=$abc$64360$new_n5293_ O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21155_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=soc.spimemio.state[3] I2=soc.spimemio.state[0] I3=soc.spimemio.state[2] O=$abc$64360$new_n5302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5304_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$34079[1]_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:363$1984_Y_new_inv_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$34132[2]_new_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$34079[1]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$34061[1]_new_inv_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[0]_new_inv_ O=$abc$64360$new_n5304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_xfer I3=soc.cpu.mem_do_rdata O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$34061[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_secondword I2=$abc$64360$soc.cpu.mem_rdata[0]_new_inv_ I3=$abc$64360$soc.cpu.mem_rdata[1]_new_inv_ O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[5]_new_inv_ I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124 O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$34132[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=soc.cpu.trap O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.clear_prefetched_high_word I3=$abc$64360$new_n5311_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35552
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124 I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[5]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$34061[1]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$34079[1]_new_inv_ O=$abc$64360$new_n5311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111010101
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124 I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[5]_new_inv_ I3=soc.cpu.mem_xfer O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35580
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.trap I3=resetn O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35602
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5315_ I3=soc.cpu.trap O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_do_wdata I1=resetn I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state[1] O=$abc$64360$new_n5315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124 I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$36262[0]_new_inv_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5315_ I3=soc.cpu.mem_la_read O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$36262[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=resetn I1=soc.cpu.trap I2=$abc$64360$techmap\soc.$logic_not$picosoc.v:189$1176_Y_new_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$36870[0]_new_inv_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36886
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101111111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36902
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.decoder_trigger I3=soc.cpu.decoder_pseudo_trigger O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1401$2428_Y I3=$abc$64360$auto$rtlil.cc:1981:NotGate$63220 O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37829
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.pcpi_timeout_counter[3] I1=soc.cpu.pcpi_timeout_counter[2] I2=soc.cpu.pcpi_timeout_counter[1] I3=soc.cpu.pcpi_timeout_counter[0] O=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1401$2428_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[5] I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37919
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=soc.cpu.cpu_state[1] O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$37964
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37979 O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37865
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[3] I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37979
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[5] I2=soc.cpu.cpu_state[3] I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$39772 O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37988
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$39772
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$new_n4494_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38018
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$new_n4378_ O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$38049[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$38049[0] I3=$abc$64360$techmap\soc.cpu.$2\set_mem_do_wdata[0:0] O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$38047
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I1=$abc$64360$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_ I2=soc.cpu.cpu_state[1] I3=soc.cpu.cpu_state[0] O=$abc$64360$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[5] I2=soc.cpu.cpu_state[2] I3=soc.cpu.cpu_state[3] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$38049[0] I3=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$38056
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5338_ I2=soc.cpu.cpu_state[0] I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$39772 O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$38067[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[5] I3=$abc$64360$soc.cpu.alu_out_0_new_inv_ O=$abc$64360$new_n5338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$39772 I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$38067[2] I3=$abc$64360$new_n4378_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38091
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5341_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$38049[0] O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_ I1=resetn I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_ I3=$abc$64360$new_n4504_ O=$abc$64360$new_n5341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=resetn I1=soc.cpu.cpu_state[5] I2=soc.cpu.cpu_state[1] I3=soc.cpu.cpu_state[4] O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38212
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$38261[1]_new_ I3=soc.cpu.irq_state[1] O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$38235
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=soc.cpu.cpu_state[4] I3=soc.cpu.cpu_state[0] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$38261[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$new_n5346_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[1] I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$38261[1]_new_ O=$abc$64360$new_n5346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.instr_maskirq I3=soc.cpu.cpu_state[2] O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=resetn I1=soc.cpu.cpu_state[5] I2=soc.cpu.cpu_state[2] I3=soc.cpu.cpu_state[4] O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=resetn I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$39807[1]_new_inv_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11645[4]_new_inv_ I3=$abc$64360$new_n4515_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101011101
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$new_n4475_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45429
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[0] I3=$abc$64360$new_n4260_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[1] I3=$abc$64360$new_n4260_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[2] I3=$abc$64360$new_n4260_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[3] I3=$abc$64360$new_n4260_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45649
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$new_n5356_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$45732[1]_new_inv_ I3=$abc$64360$auto$rtlil.cc:1875:Or$7194_new_inv_ O=$abc$64360$new_n5356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5368_ I1=$abc$64360$new_n5367_ I2=$abc$64360$new_n5364_ I3=$abc$64360$new_n5360_ O=$abc$64360$new_n5359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5363_ I1=$abc$64360$new_n5361_ I2=soc.simpleuart.recv_divcnt[22] I3=soc.simpleuart.cfg_divider[22] O=$abc$64360$new_n5360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5362_ I2=soc.simpleuart.cfg_divider[23] I3=soc.simpleuart.recv_divcnt[23] O=$abc$64360$new_n5361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[16] I1=soc.simpleuart.cfg_divider[16] I2=soc.simpleuart.cfg_divider[21] I3=soc.simpleuart.recv_divcnt[21] O=$abc$64360$new_n5362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[17] I1=soc.simpleuart.cfg_divider[17] I2=soc.simpleuart.cfg_divider[20] I3=soc.simpleuart.recv_divcnt[20] O=$abc$64360$new_n5363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5365_ I2=soc.simpleuart.recv_divcnt[1] I3=soc.simpleuart.cfg_divider[1] O=$abc$64360$new_n5364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5366_ I2=soc.simpleuart.cfg_divider[9] I3=soc.simpleuart.recv_divcnt[9] O=$abc$64360$new_n5365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[21] I1=soc.simpleuart.cfg_divider[21] I2=soc.simpleuart.cfg_divider[23] I3=soc.simpleuart.recv_divcnt[23] O=$abc$64360$new_n5366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[12] I1=soc.simpleuart.cfg_divider[12] I2=soc.simpleuart.recv_divcnt[6] I3=soc.simpleuart.cfg_divider[6] O=$abc$64360$new_n5367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[8] I1=soc.simpleuart.cfg_divider[8] I2=soc.simpleuart.recv_divcnt[2] I3=soc.simpleuart.cfg_divider[2] O=$abc$64360$new_n5368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5372_ I1=$abc$64360$auto$alumacc.cc:490:replace_alu$7186[28]_new_ I2=soc.simpleuart.recv_divcnt[30] I3=soc.simpleuart.cfg_divider[30] O=$abc$64360$new_n5370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[28] I3=soc.simpleuart.cfg_divider[28] O=$abc$64360$auto$alumacc.cc:490:replace_alu$7186[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[5] I1=soc.simpleuart.cfg_divider[5] I2=soc.simpleuart.recv_divcnt[20] I3=soc.simpleuart.cfg_divider[20] O=$abc$64360$new_n5372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[10] I1=soc.simpleuart.cfg_divider[10] I2=soc.simpleuart.recv_divcnt[11] I3=soc.simpleuart.cfg_divider[11] O=$abc$64360$new_n5376_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[7] I1=soc.simpleuart.cfg_divider[7] I2=soc.simpleuart.recv_divcnt[0] I3=soc.simpleuart.cfg_divider[0] O=$abc$64360$new_n5377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5381_ I1=$abc$64360$new_n5379_ I2=soc.simpleuart.recv_divcnt[19] I3=soc.simpleuart.cfg_divider[19] O=$abc$64360$new_n5378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5380_ I2=soc.simpleuart.recv_divcnt[31] I3=soc.simpleuart.cfg_divider[31] O=$abc$64360$new_n5379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[29] I1=soc.simpleuart.cfg_divider[29] I2=soc.simpleuart.recv_divcnt[24] I3=soc.simpleuart.cfg_divider[24] O=$abc$64360$new_n5380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[18] I1=soc.simpleuart.cfg_divider[18] I2=soc.simpleuart.cfg_divider[16] I3=soc.simpleuart.recv_divcnt[16] O=$abc$64360$new_n5381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[13] I1=soc.simpleuart.cfg_divider[13] I2=soc.simpleuart.recv_divcnt[25] I3=soc.simpleuart.cfg_divider[25] O=$abc$64360$new_n5385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[9] I1=soc.simpleuart.recv_divcnt[9] I2=soc.simpleuart.cfg_divider[11] I3=soc.simpleuart.recv_divcnt[11] O=$abc$64360$new_n5386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[4] I1=soc.simpleuart.cfg_divider[4] I2=soc.simpleuart.recv_divcnt[3] I3=soc.simpleuart.cfg_divider[3] O=$abc$64360$new_n5387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.recv_state[3] I1=soc.simpleuart.recv_state[1] I2=soc.simpleuart.recv_state[2] I3=soc.simpleuart.recv_state[0] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$45732[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$new_n5390_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45921
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_ I3=$abc$64360$auto$rtlil.cc:1875:Or$7194_new_inv_ O=$abc$64360$new_n5390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$45732[1]_new_inv_ I2=$abc$64360$new_n5392_ I3=soc.simpleuart.recv_state[2] O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[3] I3=soc.simpleuart.recv_state[1] O=$abc$64360$new_n5392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_ I3=$abc$64360$auto$rtlil.cc:1875:Or$7194_new_inv_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I2=$abc$64360$new_n5395_ I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433 O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46169
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$64360$new_n4260_ I1=soc.cpu.mem_wstrb[2] I2=soc.cpu.mem_wstrb[1] I3=soc.cpu.mem_wstrb[3] O=$abc$64360$new_n5395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_dummy I3=$abc$64360$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$151_Y_new_ O=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$new_n8680_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5403_ I2=soc.simpleuart.send_divcnt[2] I3=soc.simpleuart.cfg_divider[2] O=$abc$64360$new_n5402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[26] I1=soc.simpleuart.send_divcnt[26] I2=soc.simpleuart.send_divcnt[27] I3=soc.simpleuart.cfg_divider[27] O=$abc$64360$new_n5403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[22] I1=soc.simpleuart.cfg_divider[22] I2=soc.simpleuart.send_divcnt[5] I3=soc.simpleuart.cfg_divider[5] O=$abc$64360$new_n5408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[30] I1=soc.simpleuart.cfg_divider[30] I2=soc.simpleuart.send_divcnt[29] I3=soc.simpleuart.cfg_divider[29] O=$abc$64360$new_n5411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5418_ I2=soc.simpleuart.send_divcnt[31] I3=soc.simpleuart.cfg_divider[31] O=$abc$64360$new_n5417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[7] I1=soc.simpleuart.cfg_divider[7] I2=soc.simpleuart.send_divcnt[3] I3=soc.simpleuart.cfg_divider[3] O=$abc$64360$new_n5418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[19] I3=soc.simpleuart.cfg_divider[19] O=$abc$64360$auto$alumacc.cc:490:replace_alu$7202[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[28] I1=soc.simpleuart.cfg_divider[28] I2=soc.simpleuart.send_divcnt[1] I3=soc.simpleuart.cfg_divider[1] O=$abc$64360$new_n5427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[23] I1=soc.simpleuart.cfg_divider[23] I2=soc.simpleuart.send_divcnt[6] I3=soc.simpleuart.cfg_divider[6] O=$abc$64360$new_n5428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[12] I1=soc.simpleuart.cfg_divider[12] I2=soc.simpleuart.send_divcnt[8] I3=soc.simpleuart.cfg_divider[8] O=$abc$64360$new_n5429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=$abc$64360$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$151_Y_new_ I3=$abc$64360$new_n4264_ O=$abc$64360$new_n5430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:491:replace_alu$7203[31] I3=$abc$64360$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$151_Y_new_ O=$abc$64360$new_n5431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[0] I3=$abc$64360$new_n4245_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46377
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[1] I3=$abc$64360$new_n4245_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46431
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[2] I3=$abc$64360$new_n4245_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46467
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[3] I3=$abc$64360$new_n4245_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46530
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=soc.spimemio.softreset O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.spimemio.rd_valid I1=$abc$64360$techmap\soc.spimemio.$logic_and$spimemio.v:282$77_Y_new_ I2=$abc$64360$new_n5438_ I3=$abc$64360$new_n5449_ O=soc.spimemio.jump
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$64360$new_n5447_ I1=$abc$64360$new_n5445_ I2=$abc$64360$new_n5442_ I3=$abc$64360$new_n5439_ O=$abc$64360$new_n5438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5440_ I2=$abc$64360$auto$wreduce.cc:454:run$7061[15] I3=soc.cpu.mem_addr[15] O=$abc$64360$new_n5439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5441_ I2=$abc$64360$auto$wreduce.cc:454:run$7061[14] I3=soc.cpu.mem_addr[14] O=$abc$64360$new_n5440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.cpu.mem_addr[12] I1=$abc$64360$auto$wreduce.cc:454:run$7061[12] I2=$abc$64360$auto$wreduce.cc:454:run$7061[16] I3=soc.cpu.mem_addr[16] O=$abc$64360$new_n5441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5443_ I2=$abc$64360$auto$wreduce.cc:454:run$7061[11] I3=soc.cpu.mem_addr[11] O=$abc$64360$new_n5442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5444_ I2=$abc$64360$auto$wreduce.cc:454:run$7061[6] I3=soc.cpu.mem_addr[6] O=$abc$64360$new_n5443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.cpu.mem_addr[4] I1=$abc$64360$auto$wreduce.cc:454:run$7061[4] I2=$abc$64360$auto$wreduce.cc:454:run$7061[8] I3=soc.cpu.mem_addr[8] O=$abc$64360$new_n5444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5446_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$21541[0]_new_inv_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$21572[2]_new_inv_ O=$abc$64360$new_n5445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7061[3] I1=soc.cpu.mem_addr[3] I2=$abc$64360$auto$wreduce.cc:454:run$7061[4] I3=soc.cpu.mem_addr[4] O=$abc$64360$new_n5446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5448_ I2=soc.cpu.mem_addr[22] I3=$abc$64360$auto$wreduce.cc:454:run$7061[22] O=$abc$64360$new_n5447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7061[7] I1=soc.cpu.mem_addr[7] I2=soc.cpu.mem_addr[5] I3=$abc$64360$auto$wreduce.cc:454:run$7061[5] O=$abc$64360$new_n5448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$64360$new_n5459_ I1=$abc$64360$new_n5458_ I2=$abc$64360$new_n5455_ I3=$abc$64360$new_n5450_ O=$abc$64360$new_n5449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5454_ I1=$abc$64360$new_n5451_ I2=$abc$64360$auto$wreduce.cc:454:run$7061[9] I3=soc.cpu.mem_addr[9] O=$abc$64360$new_n5450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$64360$new_n5453_ I1=$abc$64360$new_n5452_ I2=$abc$64360$auto$wreduce.cc:454:run$7061[21] I3=soc.cpu.mem_addr[21] O=$abc$64360$new_n5451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7061[13] I1=soc.cpu.mem_addr[13] I2=soc.cpu.mem_addr[22] I3=$abc$64360$auto$wreduce.cc:454:run$7061[22] O=$abc$64360$new_n5452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.cpu.mem_addr[3] I1=$abc$64360$auto$wreduce.cc:454:run$7061[3] I2=$abc$64360$auto$wreduce.cc:454:run$7061[5] I3=soc.cpu.mem_addr[5] O=$abc$64360$new_n5453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7061[19] I1=soc.cpu.mem_addr[19] I2=$abc$64360$auto$wreduce.cc:454:run$7061[17] I3=soc.cpu.mem_addr[17] O=$abc$64360$new_n5454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5457_ I1=$abc$64360$new_n5456_ I2=soc.cpu.mem_addr[20] I3=$abc$64360$auto$wreduce.cc:454:run$7061[20] O=$abc$64360$new_n5455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7061[18] I1=soc.cpu.mem_addr[18] I2=soc.cpu.mem_addr[16] I3=$abc$64360$auto$wreduce.cc:454:run$7061[16] O=$abc$64360$new_n5456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7382.C[22] I2=soc.cpu.mem_addr[12] I3=$abc$64360$auto$wreduce.cc:454:run$7061[12] O=$abc$64360$new_n5457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7061[10] I1=soc.cpu.mem_addr[10] I2=soc.cpu.mem_addr[8] I3=$abc$64360$auto$wreduce.cc:454:run$7061[8] O=$abc$64360$new_n5458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7061[23] I1=soc.cpu.mem_addr[23] I2=$abc$64360$auto$wreduce.cc:454:run$7061[20] I3=soc.cpu.mem_addr[20] O=$abc$64360$new_n5459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$64360$new_n5296_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$46547_new_inv_ I2=soc.spimemio.state[0] I3=soc.spimemio.state[1] O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46539
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0] I3=soc.spimemio.jump O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$46547_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0] I2=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46633 I3=$abc$64360$techmap\soc.spimemio.$procmux$6273_Y O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46607
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$46547_new_inv_ I3=$abc$64360$new_n5464_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46633
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$64360$new_n5465_ I1=soc.spimemio.xfer.xfer_tag_q[2] I2=soc.spimemio.xfer.xfer_tag_q[3] I3=soc.spimemio.xfer.xfer_tag_q[1] O=$abc$64360$new_n5464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.spimemio.$procmux$6199_Y_new_inv_ I3=soc.spimemio.xfer.xfer_tag_q[0] O=$abc$64360$new_n5465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n5468_ I1=soc.spimemio.xfer.xfer_ddr_q I2=soc.spimemio.xfer.next_fetch I3=soc.spimemio.xfer.fetch O=$abc$64360$techmap\soc.spimemio.$procmux$6199_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I3=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6031.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14299_Y_new_inv_ O=soc.spimemio.xfer.next_fetch
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.spimemio.xfer_resetn I1=soc.spimemio.xfer.xfer_ddr_q I2=soc.spimemio.xfer.fetch I3=soc.spimemio.xfer.last_fetch O=$abc$64360$new_n5468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0] I2=$abc$64360$new_n5464_ I3=soc.spimemio.valid O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46629
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 I3=soc.spimemio.rd_inc O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46672
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5464_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0] O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_tag_q[0] I2=$abc$64360$new_n5473_ I3=$abc$64360$techmap\soc.spimemio.$procmux$6199_Y_new_inv_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_tag_q[3] I1=soc.spimemio.xfer.xfer_tag_q[2] I2=soc.spimemio.xfer.xfer_tag_q[1] I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0] O=$abc$64360$new_n5473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5475_ I3=$abc$64360$new_n5465_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_tag_q[1] I1=soc.spimemio.xfer.xfer_tag_q[3] I2=soc.spimemio.xfer.xfer_tag_q[2] I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0] O=$abc$64360$new_n5475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_tag_q[0] I2=$abc$64360$new_n5475_ I3=$abc$64360$techmap\soc.spimemio.$procmux$6199_Y_new_inv_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$46547_new_inv_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_ I3=$abc$64360$new_n5231_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47611
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32590[0]_new_inv_ I2=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666 I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0] O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$47615
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$17723[0]_new_ I2=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21375_Y[3]_new_ I3=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21372_Y[3]_new_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32590[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5302_ I3=soc.spimemio.state[1] O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21375_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.spimemio.state[2] I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0] I2=soc.spimemio.state[0] I3=soc.spimemio.state[3] O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.start I3=resetn O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48426
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.pcpi_div.start I3=$abc$64360$new_n5485_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$48430
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$64360$new_n5496_ I1=$abc$64360$new_n5495_ I2=$abc$64360$new_n5494_ I3=$abc$64360$new_n5486_ O=$abc$64360$new_n5485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5493_ I1=$abc$64360$new_n5492_ I2=$abc$64360$new_n5489_ I3=$abc$64360$new_n5487_ O=$abc$64360$new_n5486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5488_ I2=soc.cpu.pcpi_div.quotient_msk[1] I3=soc.cpu.pcpi_div.quotient_msk[0] O=$abc$64360$new_n5487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[5] I1=soc.cpu.pcpi_div.quotient_msk[4] I2=soc.cpu.pcpi_div.quotient_msk[3] I3=soc.cpu.pcpi_div.quotient_msk[2] O=$abc$64360$new_n5488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$64360$new_n5491_ I1=$abc$64360$new_n5490_ I2=soc.cpu.pcpi_div.quotient_msk[17] I3=soc.cpu.pcpi_div.quotient_msk[14] O=$abc$64360$new_n5489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[21] I1=soc.cpu.pcpi_div.quotient_msk[20] I2=soc.cpu.pcpi_div.quotient_msk[19] I3=soc.cpu.pcpi_div.quotient_msk[18] O=$abc$64360$new_n5490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient_msk[16] I3=soc.cpu.pcpi_div.quotient_msk[15] O=$abc$64360$new_n5491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[13] I1=soc.cpu.pcpi_div.quotient_msk[12] I2=soc.cpu.pcpi_div.quotient_msk[11] I3=soc.cpu.pcpi_div.quotient_msk[10] O=$abc$64360$new_n5492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[9] I1=soc.cpu.pcpi_div.quotient_msk[8] I2=soc.cpu.pcpi_div.quotient_msk[7] I3=soc.cpu.pcpi_div.quotient_msk[6] O=$abc$64360$new_n5493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.running I2=soc.cpu.pcpi_div.quotient_msk[31] I3=soc.cpu.pcpi_div.quotient_msk[30] O=$abc$64360$new_n5494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[29] I1=soc.cpu.pcpi_div.quotient_msk[28] I2=soc.cpu.pcpi_div.quotient_msk[27] I3=soc.cpu.pcpi_div.quotient_msk[26] O=$abc$64360$new_n5495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[25] I1=soc.cpu.pcpi_div.quotient_msk[24] I2=soc.cpu.pcpi_div.quotient_msk[23] I3=soc.cpu.pcpi_div.quotient_msk[22] O=$abc$64360$new_n5496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5538_Y O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5485_ I3=soc.cpu.pcpi_div.start O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5538_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 I1=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$48430 I2=$abc$64360$auto$rtlil.cc:1847:ReduceAnd$7220_new_ I3=$abc$64360$auto$alumacc.cc:491:replace_alu$7214[62] O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$64360$new_n5512_ I1=$abc$64360$new_n5511_ I2=$abc$64360$new_n5508_ I3=$abc$64360$new_n5502_ O=$abc$64360$new_n5501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5506_ I1=$abc$64360$new_n5503_ I2=soc.cpu.pcpi_div.divisor[52] I3=soc.cpu.pcpi_div.divisor[50] O=$abc$64360$new_n5502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5504_ I2=soc.cpu.pcpi_div.divisor[27] I3=soc.cpu.pcpi_div.dividend[27] O=$abc$64360$new_n5503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5505_ I2=soc.cpu.pcpi_div.divisor[58] I3=soc.cpu.pcpi_div.divisor[53] O=$abc$64360$new_n5504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.divisor[54] I2=soc.cpu.pcpi_div.divisor[51] I3=soc.cpu.pcpi_div.divisor[48] O=$abc$64360$new_n5505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5507_ I2=soc.cpu.pcpi_div.divisor[55] I3=soc.cpu.pcpi_div.divisor[49] O=$abc$64360$new_n5506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[39] I1=soc.cpu.pcpi_div.divisor[38] I2=soc.cpu.pcpi_div.divisor[37] I3=soc.cpu.pcpi_div.divisor[36] O=$abc$64360$new_n5507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5509_ I2=soc.cpu.pcpi_div.divisor[14] I3=soc.cpu.pcpi_div.dividend[14] O=$abc$64360$new_n5508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5510_ I2=soc.cpu.pcpi_div.divisor[2] I3=soc.cpu.pcpi_div.dividend[2] O=$abc$64360$new_n5509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[12] I1=soc.cpu.pcpi_div.dividend[12] I2=soc.cpu.pcpi_div.divisor[15] I3=soc.cpu.pcpi_div.dividend[15] O=$abc$64360$new_n5510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[3] I1=soc.cpu.pcpi_div.dividend[3] I2=soc.cpu.pcpi_div.dividend[13] I3=soc.cpu.pcpi_div.divisor[13] O=$abc$64360$new_n5511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[28] I1=soc.cpu.pcpi_div.dividend[28] I2=soc.cpu.pcpi_div.divisor[25] I3=soc.cpu.pcpi_div.dividend[25] O=$abc$64360$new_n5512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[8] I1=soc.cpu.pcpi_div.divisor[8] I2=soc.cpu.pcpi_div.divisor[0] I3=soc.cpu.pcpi_div.dividend[0] O=$abc$64360$new_n5517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5520_ I1=$abc$64360$auto$alumacc.cc:490:replace_alu$7213[31]_new_ I2=soc.cpu.pcpi_div.dividend[29] I3=soc.cpu.pcpi_div.divisor[29] O=$abc$64360$new_n5518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.divisor[31] I3=soc.cpu.pcpi_div.dividend[31] O=$abc$64360$auto$alumacc.cc:490:replace_alu$7213[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[30] I1=soc.cpu.pcpi_div.dividend[30] I2=soc.cpu.pcpi_div.divisor[17] I3=soc.cpu.pcpi_div.dividend[17] O=$abc$64360$new_n5520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[19] I1=soc.cpu.pcpi_div.dividend[19] I2=soc.cpu.pcpi_div.divisor[18] I3=soc.cpu.pcpi_div.dividend[18] O=$abc$64360$new_n5521_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[24] I1=soc.cpu.pcpi_div.dividend[24] I2=soc.cpu.pcpi_div.dividend[29] I3=soc.cpu.pcpi_div.divisor[29] O=$abc$64360$new_n5522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5526_ I2=soc.cpu.pcpi_div.divisor[7] I3=soc.cpu.pcpi_div.dividend[7] O=$abc$64360$new_n5525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[13] I1=soc.cpu.pcpi_div.dividend[13] I2=soc.cpu.pcpi_div.dividend[15] I3=soc.cpu.pcpi_div.divisor[15] O=$abc$64360$new_n5526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$64360$new_n5532_ I1=$abc$64360$new_n5529_ I2=soc.cpu.pcpi_div.divisor[11] I3=soc.cpu.pcpi_div.dividend[11] O=$abc$64360$new_n5528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$64360$new_n5531_ I1=$abc$64360$new_n5530_ I2=soc.cpu.pcpi_div.divisor[1] I3=soc.cpu.pcpi_div.dividend[1] O=$abc$64360$new_n5529_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[62] I1=soc.cpu.pcpi_div.divisor[56] I2=soc.cpu.pcpi_div.divisor[42] I3=soc.cpu.pcpi_div.divisor[32] O=$abc$64360$new_n5530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[16] I1=soc.cpu.pcpi_div.dividend[16] I2=soc.cpu.pcpi_div.dividend[23] I3=soc.cpu.pcpi_div.divisor[23] O=$abc$64360$new_n5531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[10] I1=soc.cpu.pcpi_div.dividend[10] I2=soc.cpu.pcpi_div.dividend[5] I3=soc.cpu.pcpi_div.divisor[5] O=$abc$64360$new_n5532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5537_ I2=$abc$64360$new_n5536_ I3=$abc$64360$new_n5535_ O=$abc$64360$new_n5534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.divisor[47] I2=soc.cpu.pcpi_div.divisor[43] I3=soc.cpu.pcpi_div.divisor[40] O=$abc$64360$new_n5535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[45] I1=soc.cpu.pcpi_div.divisor[44] I2=soc.cpu.pcpi_div.divisor[34] I3=soc.cpu.pcpi_div.divisor[33] O=$abc$64360$new_n5536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[61] I1=soc.cpu.pcpi_div.divisor[60] I2=soc.cpu.pcpi_div.divisor[57] I3=soc.cpu.pcpi_div.divisor[46] O=$abc$64360$new_n5537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$64360$new_n5539_ I1=soc.cpu.pcpi_div.divisor[9] I2=soc.cpu.pcpi_div.dividend[9] I3=$abc$64360$new_n5541_ O=$abc$64360$new_n5538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5540_ I2=soc.cpu.pcpi_div.dividend[21] I3=soc.cpu.pcpi_div.divisor[21] O=$abc$64360$new_n5539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.divisor[59] I2=soc.cpu.pcpi_div.divisor[41] I3=soc.cpu.pcpi_div.divisor[35] O=$abc$64360$new_n5540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.dividend[12] I3=soc.cpu.pcpi_div.divisor[12] O=$abc$64360$new_n5541_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$auto$alumacc.cc:490:replace_alu$7213[26]_new_ I1=soc.cpu.pcpi_div.divisor[20] I2=soc.cpu.pcpi_div.dividend[20] I3=$abc$64360$new_n5544_ O=$abc$64360$new_n5542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.divisor[26] I3=soc.cpu.pcpi_div.dividend[26] O=$abc$64360$auto$alumacc.cc:490:replace_alu$7213[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.dividend[21] I3=soc.cpu.pcpi_div.divisor[21] O=$abc$64360$new_n5544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer_resetn I3=$abc$64360$new_n5231_ O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734 O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54788
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0] I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54788 O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54853
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.spimemio.xfer.count[0] I1=soc.spimemio.xfer.count[1] I2=soc.spimemio.xfer.count[2] I3=soc.spimemio.xfer.count[3] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$55625[1]_new_inv_ I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54836_new_inv_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$54879
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0] I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54788 O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54836_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734 I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I3=$abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$55625[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$55625[1]_new_inv_ I2=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54836_new_inv_ I3=soc.spimemio.xfer.xfer_dspi O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$54930
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5555_ I2=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54836_new_inv_ I3=soc.spimemio.xfer.xfer_dspi O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55082
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer_resetn I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 O=$abc$64360$new_n5555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55082 I2=soc.spimemio.xfer.flash_clk I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55203
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer_resetn I3=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$54930 O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55623
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55623 I2=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54836_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55760
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=clock.counterI[10] O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$8635[0]_new_inv_ I2=$abc$64360$logic_and$hardware.v:111$9_Y_new_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[0]_new_ O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_valid I2=$abc$64360$auto$alumacc.cc:491:replace_alu$7247[7] I3=iomem_ready O=$abc$64360$logic_and$hardware.v:111$9_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.mem_addr[26] I1=soc.cpu.mem_addr[25] I2=soc.cpu.mem_addr[27] I3=soc.cpu.mem_addr[24] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$8635[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$64360$procmux$6622_Y I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5] O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$64360$new_n5569_ I1=$abc$64360$new_n5566_ I2=$abc$64360$new_n5568_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_ O=$abc$64360$procmux$6622_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=soc.cpu.mem_addr[9] I1=$abc$64360$new_n5567_ I2=soc.cpu.mem_addr[11] I3=soc.cpu.mem_addr[10] O=$abc$64360$new_n5566_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[4]_new_ I3=$abc$64360$new_n5568_ O=$abc$64360$new_n5567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[25] I1=soc.cpu.mem_addr[24] I2=$abc$64360$logic_and$hardware.v:111$9_Y_new_ I3=$abc$64360$new_n4253_ O=$abc$64360$new_n5568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[8] I2=$abc$64360$new_n5570_ I3=$abc$64360$new_n5567_ O=$abc$64360$new_n5569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_addr[11] I2=soc.cpu.mem_addr[10] I3=soc.cpu.mem_addr[9] O=$abc$64360$new_n5570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[0] I3=$abc$64360$new_n5572_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12267[2]_new_ I3=$abc$64360$new_n5573_ O=$abc$64360$new_n5572_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$logic_and$hardware.v:111$9_Y_new_ I1=$abc$64360$new_n4253_ I2=soc.cpu.mem_addr[25] I3=soc.cpu.mem_addr[24] O=$abc$64360$new_n5573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[1] I3=$abc$64360$new_n5572_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[2] I3=$abc$64360$new_n5572_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=resetn I2=soc.cpu.mem_wstrb[3] I3=$abc$64360$new_n5572_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[0] I2=resetn I3=$abc$64360$new_n5569_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[1] I2=resetn I3=$abc$64360$new_n5569_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58528
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[2] I2=resetn I3=$abc$64360$new_n5569_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58792
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_wstrb[3] I2=resetn I3=$abc$64360$new_n5569_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59056
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[0] I1=soc.cpu.mem_addr[8] I2=resetn I3=$abc$64360$new_n5566_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[1] I1=soc.cpu.mem_addr[8] I2=resetn I3=$abc$64360$new_n5566_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[2] I1=soc.cpu.mem_addr[8] I2=resetn I3=$abc$64360$new_n5566_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59848
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[3] I1=soc.cpu.mem_addr[8] I2=resetn I3=$abc$64360$new_n5566_ O=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=resetn I2=pwm.counterI[6] I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=pwm.count_temp[8] I2=$abc$64360$auto$alumacc.cc:491:replace_alu$7265[31] I3=$abc$64360$techmap\pwm.$2\state[0:0]_new_inv_ O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$rtlil.cc:1848:ReduceOr$7280_new_inv_ I3=pwm.state O=$abc$64360$techmap\pwm.$2\state[0:0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n5601_ I1=$abc$64360$new_n5600_ I2=$abc$64360$new_n5599_ I3=$abc$64360$new_n5598_ O=$abc$64360$new_n5597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm_connector[18] I1=pwm_connector[17] I2=pwm_connector[16] I3=pwm_connector[15] O=$abc$64360$new_n5598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connector[22] I1=pwm_connector[21] I2=pwm_connector[20] I3=pwm_connector[19] O=$abc$64360$new_n5599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connector[26] I1=pwm_connector[25] I2=pwm_connector[24] I3=pwm_connector[23] O=$abc$64360$new_n5600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connector[30] I1=pwm_connector[29] I2=pwm_connector[28] I3=pwm_connector[27] O=$abc$64360$new_n5601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm_connector[14] I1=pwm_connector[13] I2=pwm_connector[12] I3=pwm_connector[11] O=$abc$64360$new_n5604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pwm.count_temp[7] I1=pwm_connector[7] I2=pwm.count_temp[1] I3=pwm_connector[1] O=$abc$64360$new_n5607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=resetn I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] I2=$abc$64360$auto$rtlil.cc:1848:ReduceOr$7280_new_inv_ I3=pwm.state O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60469
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[4] I2=$abc$64360$techmap\soc.cpu.$procmux$5372_Y[2]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19583[0]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\instr_auipc[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5612_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19583[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[2] I3=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 O=$abc$64360$new_n5612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[5] I3=soc.cpu.mem_rdata_latched[6] O=$abc$64360$techmap\soc.cpu.$procmux$5372_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$64360$techmap\soc.cpu.pcpi_mul.$procmux$5705_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_retirq I3=soc.cpu.instr_jalr O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1551$2491_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[1] I2=resetn I3=$abc$64360$new_n5617_ O=soc.cpu.cpuregs.wen
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$18468_new_inv_ I1=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=$abc$64360$new_n5617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5619_ I2=soc.cpu.latched_rd[1] I3=soc.cpu.latched_rd[0] O=$abc$64360$auto$simplemap.cc:168:logic_reduce$18468_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.latched_rd[5] I1=soc.cpu.latched_rd[4] I2=soc.cpu.latched_rd[3] I3=soc.cpu.latched_rd[2] O=$abc$64360$new_n5619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=soc.cpu.instr_jalr I2=soc.cpu.is_alu_reg_imm I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ O=$abc$64360$techmap\soc.cpu.$0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$0\instr_srai[0:0] I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ I3=$abc$64360$new_n5623_ O=$abc$64360$techmap\soc.cpu.$0\is_slli_srli_srai[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_imm I3=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1045$2213_Y_new_ O=$abc$64360$new_n5623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19291[0]_new_inv_ I1=soc.cpu.mem_rdata_q[30] I2=soc.cpu.mem_rdata_q[31] I3=soc.cpu.mem_rdata_q[29] O=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1045$2213_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19003[7]_new_inv_ I2=soc.cpu.mem_rdata_q[25] I3=soc.cpu.mem_rdata_q[28] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19291[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[27] I3=soc.cpu.mem_rdata_q[26] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19003[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19291[0]_new_inv_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19287[2]_new_inv_ I2=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1046$2216_Y_new_ I3=soc.cpu.mem_rdata_q[31] O=$abc$64360$techmap\soc.cpu.$0\instr_srai[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_alu_reg_imm I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1046$2216_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[30] I3=soc.cpu.mem_rdata_q[29] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19287[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[27] I2=$abc$64360$new_n5631_ I3=soc.cpu.mem_rdata_q[26] O=$abc$64360$techmap\soc.cpu.$0\instr_timer[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[25] I2=$abc$64360$new_n5632_ I3=soc.cpu.mem_rdata_q[28] O=$abc$64360$new_n5631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$64360$new_n5633_ I1=soc.cpu.mem_rdata_q[5] I2=soc.cpu.mem_rdata_q[4] I3=soc.cpu.mem_rdata_q[6] O=$abc$64360$new_n5632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18844[0]_new_inv_ I1=soc.cpu.mem_rdata_q[30] I2=soc.cpu.mem_rdata_q[31] I3=soc.cpu.mem_rdata_q[29] O=$abc$64360$new_n5633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[1] I1=soc.cpu.mem_rdata_q[3] I2=soc.cpu.mem_rdata_q[0] I3=soc.cpu.mem_rdata_q[2] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18844[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5631_ I2=soc.cpu.mem_rdata_q[26] I3=soc.cpu.mem_rdata_q[27] O=$abc$64360$techmap\soc.cpu.$0\instr_maskirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19003[7]_new_inv_ I3=$abc$64360$new_n5631_ O=$abc$64360$techmap\soc.cpu.$0\instr_setq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19291[0]_new_inv_ I3=$abc$64360$new_n5632_ O=$abc$64360$techmap\soc.cpu.$0\instr_getq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5652_ I1=$abc$64360$new_n5639_ I2=$abc$64360$new_n5650_ I3=$abc$64360$new_n5648_ O=$abc$64360$techmap\soc.cpu.$0\instr_ecall_ebreak[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$18905[1]_new_inv_ I1=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1060$2263_Y_new_ I2=$abc$64360$new_n5640_ I3=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1045$2213_Y_new_ O=$abc$64360$new_n5639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5641_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18952[5]_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$64360$new_n5640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_ I1=soc.cpu.mem_rdata_q[24] I2=soc.cpu.mem_rdata_q[11] I3=soc.cpu.mem_rdata_q[10] O=$abc$64360$new_n5641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[14] I3=soc.cpu.mem_rdata_q[13] O=$abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_q[23] I3=soc.cpu.mem_rdata_q[22] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18952[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[5] I1=soc.cpu.mem_rdata_q[4] I2=soc.cpu.mem_rdata_q[6] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19250[0]_new_inv_ O=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1060$2263_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[1] I1=soc.cpu.mem_rdata_q[0] I2=soc.cpu.mem_rdata_q[3] I3=soc.cpu.mem_rdata_q[2] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19250[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5647_ I2=soc.cpu.mem_rdata_q[16] I3=soc.cpu.mem_rdata_q[15] O=$abc$64360$auto$simplemap.cc:168:logic_reduce$18905[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[19] I2=soc.cpu.mem_rdata_q[18] I3=soc.cpu.mem_rdata_q[17] O=$abc$64360$new_n5647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5649_ I2=soc.cpu.mem_rdata_q[3] I3=soc.cpu.mem_rdata_q[2] O=$abc$64360$new_n5648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ I2=soc.cpu.mem_rdata_q[10] I3=soc.cpu.mem_rdata_q[0] O=$abc$64360$new_n5649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$64360$new_n5651_ I1=soc.cpu.mem_rdata_q[5] I2=soc.cpu.mem_rdata_q[4] I3=soc.cpu.mem_rdata_q[6] O=$abc$64360$new_n5650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[1] I1=soc.cpu.mem_rdata_q[15] I2=soc.cpu.mem_rdata_q[14] I3=soc.cpu.mem_rdata_q[11] O=$abc$64360$new_n5651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[9] I2=soc.cpu.mem_rdata_q[8] I3=soc.cpu.mem_rdata_q[7] O=$abc$64360$new_n5652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$64360$new_n5654_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18952[5]_new_inv_ I3=soc.cpu.mem_rdata_q[20] O=$abc$64360$techmap\soc.cpu.$0\instr_rdinstrh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18963[3]_new_inv_ I3=$abc$64360$new_n5655_ O=$abc$64360$new_n5654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5656_ I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$18905[1]_new_inv_ I3=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1060$2263_Y_new_ O=$abc$64360$new_n5655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19287[2]_new_inv_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12848_new_ I3=soc.cpu.mem_rdata_q[28] O=$abc$64360$new_n5656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[14] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12848_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.mem_rdata_q[24] I3=soc.cpu.mem_rdata_q[26] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18963[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$64360$new_n5660_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18952[5]_new_inv_ I3=soc.cpu.mem_rdata_q[20] O=$abc$64360$techmap\soc.cpu.$0\instr_rdinstr[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19003[7]_new_inv_ I1=$abc$64360$new_n5655_ I2=soc.cpu.mem_rdata_q[25] I3=soc.cpu.mem_rdata_q[24] O=$abc$64360$new_n5660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5654_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18952[5]_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$64360$techmap\soc.cpu.$0\instr_rdcycleh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5660_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$18952[5]_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$64360$techmap\soc.cpu.$0\instr_rdcycle[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=$abc$64360$new_n5664_ O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1058$2262_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_reg I3=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1045$2213_Y_new_ O=$abc$64360$new_n5664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5664_ I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1057$2258_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ I3=$abc$64360$new_n5667_ O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1056$2254_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.is_alu_reg_reg I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19291[0]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19287[2]_new_inv_ I3=soc.cpu.mem_rdata_q[31] O=$abc$64360$new_n5667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ I3=$abc$64360$new_n5664_ O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1055$2250_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5664_ I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1054$2246_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=$abc$64360$new_n5664_ I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[14] O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1053$2242_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12848_new_ I3=$abc$64360$new_n5664_ O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1052$2238_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5664_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ I3=soc.cpu.mem_rdata_q[14] O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1051$2234_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_ I3=$abc$64360$new_n5667_ O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1050$2230_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_ I3=$abc$64360$new_n5664_ O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1049$2226_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ I3=$abc$64360$new_n5623_ O=$abc$64360$techmap\soc.cpu.$0\instr_srli[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5623_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ I3=soc.cpu.mem_rdata_q[14] O=$abc$64360$techmap\soc.cpu.$0\instr_slli[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_alu_reg_imm O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1043$2210_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.is_alu_reg_imm I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1042$2208_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.cpu.is_alu_reg_imm I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1041$2206_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[14] O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1040$2204_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_imm I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12848_new_ O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1039$2202_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_alu_reg_imm I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_ O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1038$2200_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_sb_sh_sw I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12848_new_ O=$abc$64360$techmap\soc.cpu.$0\instr_sw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.mem_rdata_q[14] O=$abc$64360$techmap\soc.cpu.$0\instr_sh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_sb_sh_sw I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\instr_sb[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ O=$abc$64360$techmap\soc.cpu.$0\instr_lhu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.is_lb_lh_lw_lbu_lhu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$64360$techmap\soc.cpu.$0\instr_lbu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12848_new_ O=$abc$64360$techmap\soc.cpu.$0\instr_lw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.mem_rdata_q[14] O=$abc$64360$techmap\soc.cpu.$0\instr_lh[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\instr_lb[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1026$2182_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.mem_rdata_q[12] O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1025$2180_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1024$2178_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1023$2176_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12675[0]_new_ I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.mem_rdata_q[14] O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1022$2174_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$19334_new_inv_ O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1021$2172_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4851_ I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_ I2=$abc$64360$new_n4841_ I3=$abc$64360$soc.cpu.mem_rdata_latched[27]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\instr_waitirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.cpu.$procmux$4377_Y I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_ O=$abc$64360$techmap\soc.cpu.$0\instr_retirq[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_ddr I3=soc.spimemio.din_qspi O=soc.spimemio.xfer.din_ddr
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.din_ddr I3=soc.spimemio.din_qspi O=soc.spimemio.xfer.din_dspi
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$64360$new_n4245_ I3=$abc$64360$techmap\soc.$logic_not$picosoc.v:182$1173_Y_new_ O=$abc$64360$techmap\soc.spimemio.$logic_or$spimemio.v:100$42_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[3] I1=soc.cpu.mem_wstrb[2] I2=soc.cpu.mem_wstrb[1] I3=soc.cpu.mem_wstrb[0] O=$abc$64360$techmap\soc.$logic_not$picosoc.v:182$1173_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1064_Y_new_ I2=soc.cpu.reg_op1[31] I3=soc.cpu.pcpi_div.instr_rem O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\outsign[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[31]_new_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1063_Y_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1064_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[1]_new_inv_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[2]_new_inv_ I2=$abc$64360$new_n5711_ I3=$abc$64360$new_n5706_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1063_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[5]_new_inv_ I1=$abc$64360$new_n5709_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[3]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[4]_new_inv_ O=$abc$64360$new_n5706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[12] I1=soc.cpu.reg_op2[13] I2=soc.cpu.reg_op2[14] I3=soc.cpu.reg_op2[15] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[16] I1=soc.cpu.reg_op2[17] I2=soc.cpu.reg_op2[18] I3=soc.cpu.reg_op2[19] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op2[5] I2=soc.cpu.reg_op2[6] I3=soc.cpu.reg_op2[7] O=$abc$64360$new_n5709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[8] I1=soc.cpu.reg_op2[9] I2=soc.cpu.reg_op2[10] I3=soc.cpu.reg_op2[11] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5714_ I2=$abc$64360$new_n5713_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[0]_new_inv_ O=$abc$64360$new_n5711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[28] I1=soc.cpu.reg_op2[29] I2=soc.cpu.reg_op2[30] I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[2] O=$abc$64360$new_n5713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op2[4] O=$abc$64360$new_n5714_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[20] I1=soc.cpu.reg_op2[21] I2=soc.cpu.reg_op2[22] I3=soc.cpu.reg_op2[23] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[24] I1=soc.cpu.reg_op2[25] I2=soc.cpu.reg_op2[26] I3=soc.cpu.reg_op2[27] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$22638[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.pcpi_wait I3=resetn O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_wait_q[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=resetn I3=$abc$64360$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_wait[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_remu I1=soc.cpu.pcpi_div.instr_rem I2=soc.cpu.pcpi_div.instr_divu I3=soc.cpu.pcpi_div.instr_div O=$abc$64360$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_mul.mul_finish I3=resetn O=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$rtlil.cc:1844:Not$7262_new_ I3=$abc$64360$techmap\soc.$logic_and$picosoc.v:189$1177_Y O=$abc$64360$techmap\soc.$0\ram_ready[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4699_ I3=$abc$64360$new_n4696_ O=soc.cpu.mem_rdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4538_ I3=$abc$64360$new_n4535_ O=soc.cpu.mem_rdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4666_ I3=$abc$64360$new_n4663_ O=soc.cpu.mem_rdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[12] I3=$abc$64360$new_n5729_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$5307.$and$/usr/local/bin/../share/yosys/techmap.v:434$14256_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20046_new_ I3=$abc$64360$techmap\soc.cpu.$procmux$4484_Y[1]_new_ O=$abc$64360$new_n5729_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5732_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_ O=$abc$64360$new_n5731_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[12] I3=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ O=$abc$64360$new_n5732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[25]_new_inv_ I3=soc.cpu.mem_rdata_q[25] O=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5735_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_ O=$abc$64360$new_n5734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I2=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_ O=$abc$64360$new_n5735_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6932_new_ I3=$abc$64360$new_n5737_ O=$abc$64360$new_n5736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20046_new_ I3=$abc$64360$techmap\soc.cpu.$procmux$4484_Y[1]_new_ O=$abc$64360$new_n5737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6932_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$64360$new_n5743_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5421.$and$/usr/local/bin/../share/yosys/techmap.v:434$14070_Y[0]_new_inv_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$5408.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14055_Y[0]_new_inv_ O=$abc$64360$new_n5739_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$64360$new_n5741_ I2=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$5408.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14055_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20028[0]_new_ I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_ I2=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_ I3=$abc$64360$new_n5742_ O=$abc$64360$new_n5741_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4812_ I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:506$2041_Y_new_ O=$abc$64360$new_n5742_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4378_ I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ O=$abc$64360$new_n5743_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_ I1=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6950_new_inv_ I2=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$5421.$and$/usr/local/bin/../share/yosys/techmap.v:434$14070_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5743_ I3=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 O=$abc$64360$new_n5746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I3=$abc$64360$new_n5743_ O=$abc$64360$new_n5747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5749_ I1=$abc$64360$new_n5743_ I2=$abc$64360$new_n5756_ I3=$abc$64360$new_n5764_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[1]_new_inv_ I1=$abc$64360$new_n5750_ I2=$abc$64360$new_n5746_ I3=$abc$64360$new_n5754_ O=$abc$64360$new_n5749_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5751_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20028[0]_new_ I3=$abc$64360$new_n5753_ O=$abc$64360$new_n5750_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_ I2=$abc$64360$new_n5752_ I3=$abc$64360$new_n4812_ O=$abc$64360$new_n5751_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[12] I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_ O=$abc$64360$new_n5752_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_ I3=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_ O=$abc$64360$new_n5753_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I1=$abc$64360$new_n5731_ I2=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_ O=$abc$64360$new_n5754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_ I3=soc.cpu.mem_rdata_q[26] O=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$64360$new_n5760_ I1=$abc$64360$new_n5757_ I2=$abc$64360$new_n4895_ I3=soc.cpu.mem_rdata_latched[2] O=$abc$64360$new_n5756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I3=$abc$64360$new_n5758_ O=$abc$64360$new_n5757_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$64360$new_n5759_ I3=$abc$64360$new_n5729_ O=$abc$64360$new_n5758_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12575_new_ O=$abc$64360$new_n5759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_ I2=$abc$64360$new_n5761_ I3=$abc$64360$new_n5762_ O=$abc$64360$new_n5760_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$24203_new_ O=$abc$64360$new_n5761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_ O=$abc$64360$new_n5762_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4471.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I3=$abc$64360$new_n5736_ O=$abc$64360$new_n5764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[2]_new_inv_ I1=$abc$64360$new_n5766_ I2=$abc$64360$new_n5743_ I3=$abc$64360$new_n5768_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000111110001
.gate SB_LUT4 I0=$abc$64360$new_n5750_ I1=$abc$64360$new_n5767_ I2=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I3=$abc$64360$new_n5754_ O=$abc$64360$new_n5766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4909_ I2=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:359$1973_Y_new_inv_ O=$abc$64360$new_n5767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$64360$new_n5769_ I1=$abc$64360$new_n5757_ I2=$abc$64360$new_n4864_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$64360$new_n5768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$new_n5770_ I1=$abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_ I2=$abc$64360$new_n5762_ I3=$abc$64360$new_n5761_ O=$abc$64360$new_n5769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$64360$new_n4895_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I3=$abc$64360$new_n5737_ O=$abc$64360$new_n5770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[27]_new_inv_ I3=soc.cpu.mem_rdata_q[27] O=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5776_ I2=$abc$64360$new_n5775_ I3=$abc$64360$new_n5773_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[3]_new_inv_ I1=$abc$64360$new_n5750_ I2=$abc$64360$new_n5746_ I3=$abc$64360$new_n5754_ O=$abc$64360$new_n5773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[28]_new_inv_ I3=soc.cpu.mem_rdata_q[28] O=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$64360$new_n5747_ I1=$abc$64360$new_n5758_ I2=soc.cpu.mem_rdata_latched[4] I3=$abc$64360$new_n5737_ O=$abc$64360$new_n5775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$64360$new_n5777_ I1=$abc$64360$new_n5743_ I2=$abc$64360$new_n5762_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_ O=$abc$64360$new_n5776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[12] I2=$abc$64360$new_n4864_ I3=$abc$64360$new_n5743_ O=$abc$64360$new_n5777_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5782_ I2=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[4]_new_inv_ I3=$abc$64360$new_n5779_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5750_ I2=$abc$64360$new_n5746_ I3=$abc$64360$new_n5780_ O=$abc$64360$new_n5779_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5781_ I3=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6932_new_ O=$abc$64360$new_n5780_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I1=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_ I3=$abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_ O=$abc$64360$new_n5781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n5743_ I1=$abc$64360$new_n5783_ I2=$abc$64360$new_n5762_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_ O=$abc$64360$new_n5782_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$64360$new_n5786_ I1=$abc$64360$new_n5784_ I2=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[4]_new_inv_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_ O=$abc$64360$new_n5783_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5732_ I3=$abc$64360$new_n5785_ O=$abc$64360$new_n5784_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_ O=$abc$64360$new_n5785_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I2=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_ O=$abc$64360$new_n5786_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[29]_new_inv_ I3=soc.cpu.mem_rdata_q[29] O=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5789_ I2=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[5]_new_inv_ I3=$abc$64360$new_n5779_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$abc$64360$new_n5743_ I1=$abc$64360$new_n5786_ I2=$abc$64360$new_n5785_ I3=$abc$64360$techmap\soc.cpu.$procmux$5432_Y[5]_new_inv_ O=$abc$64360$new_n5789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$abc$64360$new_n5791_ I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_ I2=$abc$64360$new_n5732_ I3=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[5]_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$5432_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010111000001110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ I3=$abc$64360$new_n5792_ O=$abc$64360$new_n5791_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.cpu.$procmux$5372_Y[2]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$new_n5792_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[30]_new_inv_ I3=soc.cpu.mem_rdata_q[30] O=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5797_ I2=$abc$64360$techmap\soc.cpu.$procmux$5391_Y[0]_new_inv_ I3=$abc$64360$new_n5795_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5796_ I3=$abc$64360$new_n5746_ O=$abc$64360$new_n5795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1] I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$24203_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I3=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6932_new_ O=$abc$64360$new_n5796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[3] I2=$abc$64360$new_n4864_ I3=$abc$64360$new_n5743_ O=$abc$64360$new_n5797_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_ I3=soc.cpu.mem_rdata_q[8] O=$abc$64360$techmap\soc.cpu.$procmux$5391_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$64360$new_n5743_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5395.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14125_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$procmux$5391_Y[1]_new_inv_ I3=$abc$64360$new_n5746_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5801_ I2=$abc$64360$new_n5796_ I3=$abc$64360$techmap\soc.cpu.$procmux$5391_Y[1]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$5395.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14125_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$64360$new_n5802_ I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$24203_new_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$64360$new_n5801_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$abc$64360$new_n5761_ I1=$abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_ I2=$abc$64360$new_n4864_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$64360$new_n5802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_ I3=soc.cpu.mem_rdata_q[9] O=$abc$64360$techmap\soc.cpu.$procmux$5391_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$new_n5795_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_ I3=soc.cpu.mem_rdata_q[10] O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001111100001110
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$new_n5795_ I2=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ I3=soc.cpu.mem_rdata_q[11] O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001111100001110
.gate SB_LUT4 I0=$abc$64360$new_n8628_ I1=$abc$64360$new_n5816_ I2=$abc$64360$new_n5779_ I3=$abc$64360$techmap\soc.cpu.$procmux$5340_Y[0]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011101111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12583[0]_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12586_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12583[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$15015_new_inv_ O=$abc$64360$new_n5813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=soc.cpu.mem_rdata_latched[12] I3=soc.cpu.mem_rdata_q[12] O=$abc$64360$techmap\soc.cpu.$procmux$5340_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$new_n5747_ I1=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_ I3=$abc$64360$new_n5817_ O=$abc$64360$new_n5816_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_ I2=$abc$64360$techmap\soc.cpu.$procmux$4484_Y[1]_new_ I3=soc.cpu.mem_rdata_latched[2] O=$abc$64360$new_n5817_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5822_ I2=$abc$64360$new_n5743_ I3=$abc$64360$new_n8631_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$procmux$5340_Y[1]_new_inv_ I1=$abc$64360$new_n5823_ I2=$abc$64360$new_n5784_ I3=$abc$64360$new_n5751_ O=$abc$64360$new_n5822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$abc$64360$new_n5743_ I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$new_n5824_ I3=$abc$64360$new_n5780_ O=$abc$64360$new_n5823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$15015_new_inv_ O=$abc$64360$new_n5824_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_ I3=soc.cpu.mem_rdata_q[13] O=$abc$64360$techmap\soc.cpu.$procmux$5340_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$64360$new_n5827_ I1=$abc$64360$techmap\soc.cpu.$procmux$5340_Y[2]_new_inv_ I2=$abc$64360$new_n5779_ I3=$abc$64360$new_n5831_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$abc$64360$new_n5829_ I1=$abc$64360$new_n5830_ I2=$abc$64360$new_n5828_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$64360$new_n5827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5729_ I3=$abc$64360$new_n5747_ O=$abc$64360$new_n5828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_ I1=$abc$64360$new_n5747_ I2=$abc$64360$techmap\soc.cpu.$procmux$5372_Y[2]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$new_n5829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5785_ I2=$abc$64360$new_n5743_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12583[0]_new_ O=$abc$64360$new_n5830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I3=$abc$64360$new_n5752_ O=$abc$64360$new_n5831_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=soc.cpu.mem_rdata_q[14] O=$abc$64360$techmap\soc.cpu.$procmux$5340_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5828_ I2=soc.cpu.mem_rdata_latched[5] I3=$abc$64360$techmap\soc.cpu.$procmux$5323_Y[0]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=soc.cpu.mem_rdata_q[15] O=$abc$64360$techmap\soc.cpu.$procmux$5323_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5828_ I2=soc.cpu.mem_rdata_latched[6] I3=$abc$64360$techmap\soc.cpu.$procmux$5323_Y[1]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[16]_new_inv_ I3=soc.cpu.mem_rdata_q[16] O=$abc$64360$techmap\soc.cpu.$procmux$5323_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5838_ I2=$abc$64360$new_n5743_ I3=$abc$64360$new_n5839_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$new_n5828_ I2=$abc$64360$soc.cpu.mem_rdata_latched[17]_new_inv_ I3=soc.cpu.mem_rdata_q[17] O=$abc$64360$new_n5838_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$5307.$and$/usr/local/bin/../share/yosys/techmap.v:434$14256_Y[3]_new_ O=$abc$64360$new_n5839_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5841_ I2=$abc$64360$new_n5743_ I3=$abc$64360$new_n5839_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$new_n5828_ I2=$abc$64360$soc.cpu.mem_rdata_latched[18]_new_inv_ I3=soc.cpu.mem_rdata_q[18] O=$abc$64360$new_n5841_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5843_ I2=$abc$64360$new_n5743_ I3=$abc$64360$new_n5839_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$64360$new_n5828_ I2=$abc$64360$soc.cpu.mem_rdata_latched[19]_new_inv_ I3=soc.cpu.mem_rdata_q[19] O=$abc$64360$new_n5843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5853_ I2=$abc$64360$techmap\soc.cpu.$procmux$5291_Y[0]_new_inv_ I3=$abc$64360$new_n5845_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5746_ I3=$abc$64360$new_n5846_ O=$abc$64360$new_n5845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5850_ I1=$abc$64360$new_n5753_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_ I3=$abc$64360$new_n5847_ O=$abc$64360$new_n5846_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ I3=$abc$64360$new_n5848_ O=$abc$64360$new_n5847_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_ I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20031_new_ I2=soc.cpu.mem_rdata_latched[12] I3=$abc$64360$auto$wreduce.cc:454:run$7024[1]_new_inv_ O=$abc$64360$new_n5848_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100111011101110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_ I3=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20031_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5781_ I3=$abc$64360$new_n4722_ O=$abc$64360$new_n5850_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4835_ I3=$abc$64360$techmap\soc.cpu.$procmux$4505_Y_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19340[0]_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4505_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5743_ I1=$abc$64360$new_n5839_ I2=soc.cpu.mem_rdata_latched[2] I3=$abc$64360$new_n5854_ O=$abc$64360$new_n5853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I3=$abc$64360$new_n5759_ O=$abc$64360$new_n5854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[20]_new_inv_ I3=soc.cpu.mem_rdata_q[20] O=$abc$64360$techmap\soc.cpu.$procmux$5291_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5857_ I2=$abc$64360$techmap\soc.cpu.$procmux$5291_Y[1]_new_inv_ I3=$abc$64360$new_n5845_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$abc$64360$new_n5743_ I1=$abc$64360$new_n5839_ I2=soc.cpu.mem_rdata_latched[3] I3=$abc$64360$new_n5854_ O=$abc$64360$new_n5857_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[21]_new_inv_ I3=soc.cpu.mem_rdata_q[21] O=$abc$64360$techmap\soc.cpu.$procmux$5291_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5860_ I2=$abc$64360$techmap\soc.cpu.$procmux$5291_Y[2]_new_inv_ I3=$abc$64360$new_n5845_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$abc$64360$new_n5743_ I1=$abc$64360$new_n5839_ I2=$abc$64360$new_n5861_ I3=$abc$64360$new_n5862_ O=$abc$64360$new_n5860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[4] I2=$abc$64360$new_n5854_ I3=$abc$64360$new_n4895_ O=$abc$64360$new_n5861_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[6] I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_ O=$abc$64360$new_n5862_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[22]_new_inv_ I3=soc.cpu.mem_rdata_q[22] O=$abc$64360$techmap\soc.cpu.$procmux$5291_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[23]_new_inv_ I3=soc.cpu.mem_rdata_q[23] O=$abc$64360$techmap\soc.cpu.$procmux$5291_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$15087_new_inv_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20031_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4594.$and$/usr/local/bin/../share/yosys/techmap.v:434$14288_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5746_ I1=$abc$64360$new_n5850_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_ I3=$abc$64360$new_n5847_ O=$abc$64360$new_n5871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$procmux$5291_Y[4]_new_inv_ I1=$abc$64360$new_n5845_ I2=$abc$64360$new_n5743_ I3=$abc$64360$new_n5873_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000111110001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5874_ I3=$abc$64360$new_n5839_ O=$abc$64360$new_n5873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=$abc$64360$new_n5875_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ O=$abc$64360$new_n5874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$64360$new_n4895_ I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I2=$abc$64360$new_n5759_ I3=$abc$64360$new_n5737_ O=$abc$64360$new_n5875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[24]_new_inv_ I3=soc.cpu.mem_rdata_q[24] O=$abc$64360$techmap\soc.cpu.$procmux$5291_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5777_ I2=$abc$64360$techmap\soc.cpu.$procmux$5276_Y_new_inv_ I3=$abc$64360$new_n5795_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_ I3=soc.cpu.mem_rdata_q[7] O=$abc$64360$techmap\soc.cpu.$procmux$5276_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5880_ I2=$abc$64360$techmap\soc.cpu.$procmux$5234_Y_new_inv_ I3=$abc$64360$new_n5766_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011001111
.gate SB_LUT4 I0=$abc$64360$new_n5747_ I1=soc.cpu.mem_rdata_latched[12] I2=$abc$64360$new_n5759_ I3=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ O=$abc$64360$new_n5880_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_xfer I2=$abc$64360$soc.cpu.mem_rdata_latched[31]_new_inv_ I3=soc.cpu.mem_rdata_q[31] O=$abc$64360$techmap\soc.cpu.$procmux$5234_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5154_ I3=$abc$64360$techmap\soc.cpu.$procmux$5179_Y[0]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\mem_wstrb[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$64360$new_n5315_ I1=$abc$64360$soc.cpu.mem_la_wstrb[0]_new_ I2=soc.cpu.mem_wstrb[0] I3=soc.cpu.mem_la_read O=$abc$64360$techmap\soc.cpu.$procmux$5179_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5885_ I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$64360$soc.cpu.mem_la_wstrb[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ O=$abc$64360$new_n5885_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wordsize[0] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.mem_wordsize[1] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5154_ I3=$abc$64360$techmap\soc.cpu.$procmux$5179_Y[1]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\mem_wstrb[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$64360$new_n5315_ I1=$abc$64360$soc.cpu.mem_la_wstrb[1]_new_inv_ I2=soc.cpu.mem_wstrb[1] I3=soc.cpu.mem_la_read O=$abc$64360$techmap\soc.cpu.$procmux$5179_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$64360$soc.cpu.mem_la_wstrb[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110000001100010
.gate SB_LUT4 I0=$abc$64360$new_n5154_ I1=$abc$64360$new_n5892_ I2=soc.cpu.mem_wstrb[2] I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$36262[0]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\mem_wstrb[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5315_ I3=$abc$64360$soc.cpu.mem_la_wstrb[2]_new_inv_ O=$abc$64360$new_n5892_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[1] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$64360$soc.cpu.mem_la_wstrb[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011000000110
.gate SB_LUT4 I0=$abc$64360$new_n5154_ I1=$abc$64360$new_n5895_ I2=soc.cpu.mem_wstrb[3] I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$36262[0]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\mem_wstrb[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$abc$64360$new_n5315_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12300_new_ O=$abc$64360$new_n5895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wordsize[1] I3=soc.cpu.mem_wordsize[0] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12300_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124 I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[0]_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$5140_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5900_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[1]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19583[0]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\instr_lui[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I2=$abc$64360$new_n5729_ I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:502$2038_Y_new_ O=$abc$64360$new_n5900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[5] I2=soc.cpu.mem_rdata_latched[4] I3=soc.cpu.mem_rdata_latched[6] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$64360$new_n5780_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19487[1]_new_inv_ I2=$abc$64360$new_n5612_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$64360$techmap\soc.cpu.$0\instr_jal[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[6] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19439[2]_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19487[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[5] I3=soc.cpu.mem_rdata_latched[4] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19439[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:851$2103_Y_new_ I2=$abc$64360$techmap\soc.cpu.$procmux$4505_Y_new_inv_ I3=$abc$64360$new_n5907_ O=$abc$64360$techmap\soc.cpu.$0\instr_jalr[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19583[0]_new_inv_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19487[1]_new_inv_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20829[1]_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:851$2103_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4835_ I3=$abc$64360$auto$wreduce.cc:454:run$7024[1]_new_inv_ O=$abc$64360$new_n5907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5913_ I2=$abc$64360$new_n5912_ I3=$abc$64360$new_n5911_ O=$abc$64360$new_n5910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4473.$and$/usr/local/bin/../share/yosys/techmap.v:434$14745_Y[3]_new_inv_ O=$abc$64360$new_n5911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I1=$abc$64360$auto$opt_reduce.cc:132:opt_mux$6940_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20046_new_ I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:502$2038_Y_new_ O=$abc$64360$new_n5912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$new_n4895_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4530.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_ O=$abc$64360$new_n5913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=$abc$64360$new_n5781_ O=$abc$64360$new_n5916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_ I1=$abc$64360$new_n5918_ I2=soc.cpu.mem_rdata_latched[3] I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_ O=$abc$64360$techmap\soc.cpu.$0\decoded_rd[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5910_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_ O=$abc$64360$new_n5918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_ I1=$abc$64360$new_n5918_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$64360$techmap\soc.cpu.$0\decoded_rd[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_ I1=$abc$64360$new_n5918_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_ I3=$abc$64360$new_n5911_ O=$abc$64360$techmap\soc.cpu.$0\decoded_rd[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110101011
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ I1=$abc$64360$new_n5913_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_ I3=$abc$64360$new_n5912_ O=$abc$64360$techmap\soc.cpu.$0\decoded_rd[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20023[1]_new_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$soc.cpu.mem_rdata_latched[15]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5926_ I3=$abc$64360$new_n4884_ O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata_latched[12] I3=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 O=$abc$64360$new_n5926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5926_ I3=$abc$64360$new_n4871_ O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5926_ I3=$abc$64360$new_n4856_ O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5926_ I3=$abc$64360$new_n4900_ O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 I2=$abc$64360$new_n5931_ I3=soc.cpu.instr_slt O=$abc$64360$techmap\soc.cpu.$procmux$4608_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.cpu.instr_slti I1=soc.cpu.instr_sltiu I2=soc.cpu.instr_sltu I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$64360$new_n5931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5933_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4594.$and$/usr/local/bin/../share/yosys/techmap.v:434$14288_Y_new_ O=$abc$64360$techmap\soc.cpu.$0\is_lb_lh_lw_lbu_lhu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$64360$new_n4895_ I1=$abc$64360$auto$wreduce.cc:454:run$7024[1]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19465[1]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[0]_new_inv_ O=$abc$64360$new_n5933_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19340[0]_new_inv_ I3=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4740_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[0]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19439[2]_new_inv_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$64360$techmap\soc.cpu.$0\is_sb_sh_sw[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101011101010
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4864_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[0]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19487[1]_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4565_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5939_ I2=$abc$64360$new_n4888_ I3=$abc$64360$new_n5938_ O=$abc$64360$techmap\soc.cpu.$0\is_alu_reg_imm[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ I2=$abc$64360$new_n4625_ I3=$abc$64360$new_n5759_ O=$abc$64360$new_n5938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$64360$new_n5940_ I1=$abc$64360$new_n5762_ I2=$abc$64360$new_n5792_ I3=$abc$64360$auto$wreduce.cc:454:run$7024[1]_new_inv_ O=$abc$64360$new_n5939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4530.$and$/usr/local/bin/../share/yosys/techmap.v:434$14300_Y_new_ I1=$abc$64360$techmap\soc.cpu.$procmux$5372_Y[2]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[0]_new_inv_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$64360$new_n5940_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5942_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12586_new_ I3=$abc$64360$new_n5785_ O=$abc$64360$techmap\soc.cpu.$0\is_alu_reg_reg[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[0]_new_inv_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19399[1]_new_inv_ O=$abc$64360$new_n5942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5926_ I3=$abc$64360$new_n4797_ O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$soc.cpu.mem_rdata_latched[24]_new_inv_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$soc.cpu.mem_rdata_latched[31]_new_inv_ I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$soc.cpu.mem_rdata_latched[28]_new_inv_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[2]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$soc.cpu.mem_rdata_latched[29]_new_inv_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_ O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$soc.cpu.mem_rdata_latched[25]_new_inv_ I3=soc.cpu.mem_rdata_latched[2] O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$soc.cpu.mem_rdata_latched[21]_new_inv_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$soc.cpu.mem_rdata_latched[22]_new_inv_ I3=soc.cpu.mem_rdata_latched[4] O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$soc.cpu.mem_rdata_latched[23]_new_inv_ I3=soc.cpu.mem_rdata_latched[5] O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$19518[1]_new_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$soc.cpu.mem_rdata_latched[27]_new_inv_ I3=soc.cpu.mem_rdata_latched[6] O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I2=$abc$64360$soc.cpu.mem_rdata_latched[30]_new_inv_ I3=$abc$64360$auto$wreduce.cc:454:run$7028[1]_new_inv_ O=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_next_pc[0] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7308.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5957_ I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ O=$abc$64360$new_n5956_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[0] I3=soc.cpu.latched_branch O=$abc$64360$new_n5957_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=$abc$64360$new_n5957_ I2=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[0]_new_inv_ I3=soc.cpu.reg_next_pc[1] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[1] I3=soc.cpu.reg_out[1] O=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5962_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[0] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[1] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[1] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n5962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5964_ I2=soc.cpu.instr_jal I3=$abc$64360$techmap\soc.cpu.$procmux$3667_Y_new_ O=$abc$64360$new_n5963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$procmux$3667_Y_new_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$11022[2]_new_inv_ I3=soc.cpu.decoder_trigger O=$abc$64360$new_n5964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5966_ I2=soc.cpu.reg_next_pc[2] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[2] I3=soc.cpu.reg_out[2] O=$abc$64360$new_n5966_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5968_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[1] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[2] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[2] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n5968_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5970_ I2=soc.cpu.reg_next_pc[3] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[3] I3=soc.cpu.reg_out[3] O=$abc$64360$new_n5970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5972_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[2] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[3] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[3] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n5972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.irq_state[0] I2=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[3]_new_inv_ I3=soc.cpu.reg_next_pc[4] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[4] I3=soc.cpu.reg_out[4] O=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5976_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[3] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[4] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[4] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n5976_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5978_ I2=soc.cpu.reg_next_pc[5] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[5] I3=soc.cpu.reg_out[5] O=$abc$64360$new_n5978_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5980_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[4] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[5] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[5] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n5980_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5982_ I2=soc.cpu.reg_next_pc[6] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[6] I3=soc.cpu.reg_out[6] O=$abc$64360$new_n5982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5984_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[5] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[6] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[6] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n5984_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5986_ I2=soc.cpu.reg_next_pc[7] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[7] I3=soc.cpu.reg_out[7] O=$abc$64360$new_n5986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5988_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[6] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[7] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[7] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n5988_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5990_ I2=soc.cpu.reg_next_pc[8] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[8] I3=soc.cpu.reg_out[8] O=$abc$64360$new_n5990_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5992_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[7] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[8] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[8] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n5992_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5994_ I2=soc.cpu.reg_next_pc[9] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[9] I3=soc.cpu.reg_out[9] O=$abc$64360$new_n5994_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5996_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[8] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[9] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[9] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n5996_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5998_ I2=soc.cpu.reg_next_pc[10] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[10] I3=soc.cpu.reg_out[10] O=$abc$64360$new_n5998_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6000_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[9] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[10] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[10] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6002_ I2=soc.cpu.reg_next_pc[11] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[11] I3=soc.cpu.reg_out[11] O=$abc$64360$new_n6002_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6004_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[10] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[11] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[11] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6006_ I2=soc.cpu.reg_next_pc[12] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[12] I3=soc.cpu.reg_out[12] O=$abc$64360$new_n6006_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6008_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[11] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[12] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[12] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6010_ I2=soc.cpu.reg_next_pc[13] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[13] I3=soc.cpu.reg_out[13] O=$abc$64360$new_n6010_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6012_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[12] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[13] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[13] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6012_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6014_ I2=soc.cpu.reg_next_pc[14] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[14] I3=soc.cpu.reg_out[14] O=$abc$64360$new_n6014_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6016_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[13] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[14] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[14] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6018_ I2=soc.cpu.reg_next_pc[15] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[15] I3=soc.cpu.reg_out[15] O=$abc$64360$new_n6018_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6020_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[14] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[15] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[15] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.irq_state[0] I2=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[15]_new_inv_ I3=soc.cpu.reg_next_pc[16] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[16] I3=soc.cpu.reg_out[16] O=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6024_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[15] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[16] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[16] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6024_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6026_ I2=soc.cpu.reg_next_pc[17] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[17] I3=soc.cpu.reg_out[17] O=$abc$64360$new_n6026_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6028_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[16] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[17] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[17] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6028_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.irq_state[0] I2=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[17]_new_inv_ I3=soc.cpu.reg_next_pc[18] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=$false I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[18] I3=soc.cpu.reg_out[18] O=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6032_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[17] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[18] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[18] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6034_ I2=soc.cpu.reg_next_pc[19] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[19] I3=soc.cpu.reg_out[19] O=$abc$64360$new_n6034_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6036_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[18] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[19] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[19] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6038_ I2=soc.cpu.reg_next_pc[20] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[20] I3=soc.cpu.reg_out[20] O=$abc$64360$new_n6038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6040_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[19] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[20] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[20] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6042_ I2=soc.cpu.reg_next_pc[21] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[21] I3=soc.cpu.reg_out[21] O=$abc$64360$new_n6042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6044_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[20] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[21] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[21] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6044_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6046_ I2=soc.cpu.reg_next_pc[22] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[22] I3=soc.cpu.reg_out[22] O=$abc$64360$new_n6046_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6048_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[21] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[22] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[22] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6050_ I2=soc.cpu.reg_next_pc[23] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[23] I3=soc.cpu.reg_out[23] O=$abc$64360$new_n6050_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6052_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[22] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[23] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[23] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6052_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6054_ I2=soc.cpu.reg_next_pc[24] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[24] I3=soc.cpu.reg_out[24] O=$abc$64360$new_n6054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6056_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[23] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[24] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[24] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6056_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6058_ I2=soc.cpu.reg_next_pc[25] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[25] I3=soc.cpu.reg_out[25] O=$abc$64360$new_n6058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6060_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[24] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[25] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[25] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6060_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6062_ I2=soc.cpu.reg_next_pc[26] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[26] I3=soc.cpu.reg_out[26] O=$abc$64360$new_n6062_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6064_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[25] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[26] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[26] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6064_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6066_ I2=soc.cpu.reg_next_pc[27] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[27] I3=soc.cpu.reg_out[27] O=$abc$64360$new_n6066_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6068_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[26] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[27] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[27] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6070_ I2=soc.cpu.reg_next_pc[28] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[28] I3=soc.cpu.reg_out[28] O=$abc$64360$new_n6070_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6072_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[27] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[28] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[28] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6072_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6074_ I2=soc.cpu.reg_next_pc[29] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[29] I3=soc.cpu.reg_out[29] O=$abc$64360$new_n6074_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6076_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[28] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[29] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[29] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6076_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6078_ I2=soc.cpu.reg_next_pc[30] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[30] I3=soc.cpu.reg_out[30] O=$abc$64360$new_n6078_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6080_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[29] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[30] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[30] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6080_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6082_ I2=soc.cpu.reg_next_pc[31] I3=$abc$64360$new_n5956_ O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[31] I3=soc.cpu.reg_out[31] O=$abc$64360$new_n6082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6084_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[30] I3=$abc$64360$new_n5964_ O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[31] I1=$abc$64360$new_n5963_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[31] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n6084_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[0] I2=soc.cpu.timer[0] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[2]_new_inv_ I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[3]_new_inv_ I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$18258[0]_new_inv_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18263[1]_new_inv_ O=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[6]_new_inv_ I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[7]_new_inv_ I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[4]_new_inv_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[5]_new_inv_ O=$abc$64360$auto$simplemap.cc:168:logic_reduce$18263[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.timer[23] I1=soc.cpu.timer[22] I2=soc.cpu.timer[21] I3=soc.cpu.timer[20] O=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[19] I1=soc.cpu.timer[18] I2=soc.cpu.timer[17] I3=soc.cpu.timer[16] O=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[31] I1=soc.cpu.timer[30] I2=soc.cpu.timer[29] I3=soc.cpu.timer[28] O=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[27] I1=soc.cpu.timer[26] I2=soc.cpu.timer[25] I3=soc.cpu.timer[24] O=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[0]_new_inv_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[1]_new_inv_ O=$abc$64360$auto$simplemap.cc:168:logic_reduce$18258[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.cpu.timer[7] I1=soc.cpu.timer[6] I2=soc.cpu.timer[5] I3=soc.cpu.timer[4] O=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[3] I1=soc.cpu.timer[2] I2=soc.cpu.timer[1] I3=soc.cpu.timer[0] O=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[15] I1=soc.cpu.timer[14] I2=soc.cpu.timer[13] I3=soc.cpu.timer[12] O=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[11] I1=soc.cpu.timer[10] I2=soc.cpu.timer[9] I3=soc.cpu.timer[8] O=$abc$64360$auto$simplemap.cc:168:logic_reduce$18249[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.cpu_state[2] I3=soc.cpu.instr_timer O=$abc$64360$new_n6097_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[1] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[1] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[2] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[2] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[3] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[3] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[4] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[4] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[5] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[5] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[6] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[6] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[7] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[7] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[8] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[8] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[9] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[9] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[10] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[10] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[11] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[11] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[12] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[12] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[13] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[13] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[14] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[14] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[15] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[15] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[16] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[16] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[17] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[17] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[18] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[18] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[19] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[19] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[20] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[20] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[21] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[21] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[22] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[22] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[23] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[23] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[24] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[24] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[25] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[25] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[26] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[26] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[27] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[27] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[28] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[28] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[29] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[29] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[30] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[30] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$new_n6097_ I1=soc.cpu.cpuregs_rs1[31] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[31] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$18266_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$38049[0] I1=$abc$64360$new_n6130_ I2=soc.cpu.cpu_state[1] I3=$abc$64360$new_n6134_ O=$abc$64360$techmap\soc.cpu.$procmux$3973_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3909.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_ I2=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ I3=soc.cpu.cpu_state[1] O=$abc$64360$new_n6130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$64360$new_n6133_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10282[4]_new_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27467[1]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3909.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4428_ I2=$abc$64360$new_n4486_ I3=soc.cpu.mem_do_rinst O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27467[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I1=$abc$64360$new_n4428_ I2=soc.cpu.mem_do_prefetch I3=soc.cpu.is_sb_sh_sw O=$abc$64360$new_n6133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100011010000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$procmux$3667_Y_new_ I1=soc.cpu.irq_state[0] I2=soc.cpu.decoder_trigger I3=soc.cpu.do_waitirq O=$abc$64360$new_n6134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$procmux$3249_Y I1=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 I2=soc.cpu.cpu_state[3] I3=$abc$64360$new_n5338_ O=$abc$64360$techmap\soc.cpu.$0\decoder_trigger[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111011101110
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[1] I2=$abc$64360$techmap\soc.cpu.$procmux$3231_Y_new_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$11655[2]_new_inv_ O=$abc$64360$techmap\soc.cpu.$procmux$3238_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$1\next_irq_pending[0:0]_new_inv_ I2=$abc$64360$new_n5346_ I3=soc.cpu.irq_mask[0] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[0] I2=$abc$64360$new_n6139_ I3=$abc$64360$new_n6144_ O=$abc$64360$techmap\soc.cpu.$1\next_irq_pending[0:0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$new_n6143_ I1=$abc$64360$new_n6142_ I2=$abc$64360$new_n6141_ I3=$abc$64360$new_n6140_ O=$abc$64360$new_n6139_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[24] I1=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[23] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[22] I3=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[21] O=$abc$64360$new_n6140_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[20] I1=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[19] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[18] I3=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[17] O=$abc$64360$new_n6141_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[31] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[30] I3=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[29] O=$abc$64360$new_n6142_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[28] I1=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[27] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[26] I3=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[25] O=$abc$64360$new_n6143_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$64360$new_n6148_ I1=$abc$64360$new_n6147_ I2=$abc$64360$new_n6146_ I3=$abc$64360$new_n6145_ O=$abc$64360$new_n6144_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[8] I1=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[7] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[6] I3=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[5] O=$abc$64360$new_n6145_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[4] I1=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[3] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[2] I3=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[1] O=$abc$64360$new_n6146_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[16] I1=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[15] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[14] I3=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[13] O=$abc$64360$new_n6147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[12] I1=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[11] I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[10] I3=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[9] O=$abc$64360$new_n6148_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$4\next_irq_pending[31:0][2]_new_ I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_ I2=$abc$64360$new_n6150_ I3=$abc$64360$new_n4393_ O=$abc$64360$techmap\soc.cpu.$0\irq_pending[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$10081[0]_new_inv_ I3=$abc$64360$new_n4398_ O=$abc$64360$new_n6150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=resetn I1=soc.cpu.irq_pending[2] I2=$abc$64360$new_n5346_ I3=soc.cpu.irq_mask[2] O=$abc$64360$techmap\soc.cpu.$4\next_irq_pending[31:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_state[0] I3=soc.cpu.irq_state[1] O=$abc$64360$techmap\soc.cpu.$procmux$3681_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[2] I3=soc.cpu.reg_next_pc[2] O=soc.cpu.next_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[3] I3=soc.cpu.reg_next_pc[3] O=soc.cpu.next_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[4] I3=soc.cpu.reg_next_pc[4] O=soc.cpu.next_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[5] I3=soc.cpu.reg_next_pc[5] O=soc.cpu.next_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[6] I3=soc.cpu.reg_next_pc[6] O=soc.cpu.next_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[7] I3=soc.cpu.reg_next_pc[7] O=soc.cpu.next_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[8] I3=soc.cpu.reg_next_pc[8] O=soc.cpu.next_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[9] I3=soc.cpu.reg_next_pc[9] O=soc.cpu.next_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[10] I3=soc.cpu.reg_next_pc[10] O=soc.cpu.next_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[11] I3=soc.cpu.reg_next_pc[11] O=soc.cpu.next_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[12] I3=soc.cpu.reg_next_pc[12] O=soc.cpu.next_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[13] I3=soc.cpu.reg_next_pc[13] O=soc.cpu.next_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[14] I3=soc.cpu.reg_next_pc[14] O=soc.cpu.next_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[15] I3=soc.cpu.reg_next_pc[15] O=soc.cpu.next_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[16] I3=soc.cpu.reg_next_pc[16] O=soc.cpu.next_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[17] I3=soc.cpu.reg_next_pc[17] O=soc.cpu.next_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[18] I3=soc.cpu.reg_next_pc[18] O=soc.cpu.next_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[19] I3=soc.cpu.reg_next_pc[19] O=soc.cpu.next_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[20] I3=soc.cpu.reg_next_pc[20] O=soc.cpu.next_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[21] I3=soc.cpu.reg_next_pc[21] O=soc.cpu.next_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[22] I3=soc.cpu.reg_next_pc[22] O=soc.cpu.next_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[23] I3=soc.cpu.reg_next_pc[23] O=soc.cpu.next_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[24] I3=soc.cpu.reg_next_pc[24] O=soc.cpu.next_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[25] I3=soc.cpu.reg_next_pc[25] O=soc.cpu.next_pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[26] I3=soc.cpu.reg_next_pc[26] O=soc.cpu.next_pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[27] I3=soc.cpu.reg_next_pc[27] O=soc.cpu.next_pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[28] I3=soc.cpu.reg_next_pc[28] O=soc.cpu.next_pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[29] I3=soc.cpu.reg_next_pc[29] O=soc.cpu.next_pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[30] I3=soc.cpu.reg_next_pc[30] O=soc.cpu.next_pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1191$2360_Y_new_ I2=soc.cpu.reg_out[31] I3=soc.cpu.reg_next_pc[31] O=soc.cpu.next_pc[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[2] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[0] O=soc.cpu.mem_la_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[3] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[1] O=soc.cpu.mem_la_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[4] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[2] O=soc.cpu.mem_la_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[5] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[3] O=soc.cpu.mem_la_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[6] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[4] O=soc.cpu.mem_la_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[7] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[5] O=soc.cpu.mem_la_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[8] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[6] O=soc.cpu.mem_la_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[9] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[7] O=soc.cpu.mem_la_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[10] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[8] O=soc.cpu.mem_la_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[11] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[9] O=soc.cpu.mem_la_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[12] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[10] O=soc.cpu.mem_la_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[13] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[11] O=soc.cpu.mem_la_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[14] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[12] O=soc.cpu.mem_la_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[15] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[13] O=soc.cpu.mem_la_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[16] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[14] O=soc.cpu.mem_la_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[17] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[15] O=soc.cpu.mem_la_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[18] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[16] O=soc.cpu.mem_la_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[19] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[17] O=soc.cpu.mem_la_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[20] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[18] O=soc.cpu.mem_la_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[21] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[19] O=soc.cpu.mem_la_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[22] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[20] O=soc.cpu.mem_la_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[23] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[21] O=soc.cpu.mem_la_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[24] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[22] O=soc.cpu.mem_la_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[25] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[23] O=soc.cpu.mem_la_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[26] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[24] O=soc.cpu.mem_la_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[27] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[25] O=soc.cpu.mem_la_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[28] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[26] O=soc.cpu.mem_la_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[29] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[27] O=soc.cpu.mem_la_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I2=soc.cpu.reg_op1[30] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[28] O=soc.cpu.mem_la_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$64360$new_n5356_ I1=soc.simpleuart.recv_buf_valid I2=$abc$64360$techmap\soc.$logic_not$picosoc.v:182$1173_Y_new_ I3=$abc$64360$new_n4264_ O=$abc$64360$techmap\soc.simpleuart.$procmux$5773_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111011101110
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I2=soc.simpleuart.send_pattern[1] I3=$abc$64360$new_n5430_ O=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I1=$abc$64360$new_n5430_ I2=soc.cpu.mem_wdata[0] I3=soc.simpleuart.send_pattern[2] O=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I1=$abc$64360$new_n5430_ I2=soc.cpu.mem_wdata[1] I3=soc.simpleuart.send_pattern[3] O=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I1=$abc$64360$new_n5430_ I2=soc.cpu.mem_wdata[2] I3=soc.simpleuart.send_pattern[4] O=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I1=$abc$64360$new_n5430_ I2=soc.cpu.mem_wdata[3] I3=soc.simpleuart.send_pattern[5] O=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I1=$abc$64360$new_n5430_ I2=soc.cpu.mem_wdata[4] I3=soc.simpleuart.send_pattern[6] O=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I1=$abc$64360$new_n5430_ I2=soc.cpu.mem_wdata[5] I3=soc.simpleuart.send_pattern[7] O=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I1=$abc$64360$new_n5430_ I2=soc.cpu.mem_wdata[6] I3=soc.simpleuart.send_pattern[8] O=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I1=$abc$64360$new_n5430_ I2=soc.cpu.mem_wdata[7] I3=soc.simpleuart.send_pattern[9] O=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I2=soc.simpleuart.send_bitcnt[0] I3=$abc$64360$new_n5430_ O=$abc$64360$techmap\soc.simpleuart.$procmux$5740_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I2=$abc$64360$auto$wreduce.cc:454:run$7060[1] I3=$abc$64360$new_n5430_ O=$abc$64360$techmap\soc.simpleuart.$procmux$5740_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I2=$abc$64360$auto$wreduce.cc:454:run$7060[2] I3=$abc$64360$new_n5430_ O=$abc$64360$techmap\soc.simpleuart.$procmux$5740_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n8680_ I3=soc.simpleuart.send_divcnt[0] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n5258_ I1=$abc$64360$new_n6261_ I2=soc.spimemio.config_qspi I3=soc.spimemio.din_qspi O=$abc$64360$techmap\soc.spimemio.$procmux$6386_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.jump I3=soc.spimemio.config_cont O=$abc$64360$new_n6261_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n5258_ I1=$abc$64360$new_n6261_ I2=soc.spimemio.config_ddr I3=soc.spimemio.din_ddr O=$abc$64360$techmap\soc.spimemio.$procmux$6367_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$13027_new_ I2=soc.spimemio.config_ddr I3=soc.spimemio.config_qspi O=$abc$64360$new_n6267_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.spimemio.state[0] I1=soc.spimemio.state[3] I2=soc.spimemio.state[2] I3=$abc$64360$techmap\soc.spimemio.$procmux$6199_Y_new_inv_ O=$abc$64360$new_n6268_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=soc.spimemio.jump I1=$abc$64360$new_n6272_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12311[0]_new_ I3=$abc$64360$new_n6268_ O=$abc$64360$techmap\soc.spimemio.$procmux$6258_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$abc$64360$new_n6274_ I1=$abc$64360$new_n6275_ I2=$abc$64360$techmap\soc.spimemio.$procmux$6201_Y_new_inv_ I3=soc.spimemio.state[1] O=$abc$64360$new_n6272_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=soc.spimemio.state[0] I1=$abc$64360$techmap\soc.spimemio.$procmux$6199_Y_new_inv_ I2=soc.spimemio.state[3] I3=soc.spimemio.state[2] O=$abc$64360$techmap\soc.spimemio.$procmux$6201_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_ I1=soc.spimemio.state[1] I2=soc.spimemio.state[0] I3=$abc$64360$new_n5296_ O=$abc$64360$new_n6274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$abc$64360$new_n5231_ I1=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21373_Y[3]_new_ I2=$abc$64360$new_n5258_ I3=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21375_Y[3]_new_ O=$abc$64360$new_n6275_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.state[0] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$17723[0]_new_ O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21373_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n6278_ I1=soc.spimemio.jump I2=$abc$64360$techmap\soc.spimemio.$procmux$6201_Y_new_inv_ I3=soc.spimemio.state[1] O=$abc$64360$techmap\soc.spimemio.$procmux$6258_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32606[0]_new_inv_ I1=$abc$64360$new_n5249_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12311[0]_new_ I3=$abc$64360$new_n5231_ O=$abc$64360$new_n6278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$64360$new_n5231_ I1=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21373_Y[3]_new_ I2=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21372_Y[3]_new_ I3=$abc$64360$techmap\soc.spimemio.$logic_or$spimemio.v:350$82_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32606[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011100100111
.gate SB_LUT4 I0=$false I1=soc.spimemio.jump I2=$abc$64360$new_n6281_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_ O=$abc$64360$techmap\soc.spimemio.$procmux$6258_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32590[0]_new_inv_ I2=$abc$64360$new_n5231_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$13027_new_ O=$abc$64360$new_n6281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.jump I3=$abc$64360$techmap\soc.spimemio.$procmux$6201_Y_new_inv_ O=$abc$64360$techmap\soc.spimemio.$procmux$6206_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[2] I3=soc.spimemio.rd_addr[2] O=$abc$64360$auto$wreduce.cc:454:run$7063[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[3] I3=$abc$64360$auto$wreduce.cc:454:run$7061[3] O=$abc$64360$auto$wreduce.cc:454:run$7063[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[4] I3=$abc$64360$auto$wreduce.cc:454:run$7061[4] O=$abc$64360$auto$wreduce.cc:454:run$7063[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[5] I3=$abc$64360$auto$wreduce.cc:454:run$7061[5] O=$abc$64360$auto$wreduce.cc:454:run$7063[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[6] I3=$abc$64360$auto$wreduce.cc:454:run$7061[6] O=$abc$64360$auto$wreduce.cc:454:run$7063[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[7] I3=$abc$64360$auto$wreduce.cc:454:run$7061[7] O=$abc$64360$auto$wreduce.cc:454:run$7063[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[8] I3=$abc$64360$auto$wreduce.cc:454:run$7061[8] O=$abc$64360$auto$wreduce.cc:454:run$7063[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[9] I3=$abc$64360$auto$wreduce.cc:454:run$7061[9] O=$abc$64360$auto$wreduce.cc:454:run$7063[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[10] I3=$abc$64360$auto$wreduce.cc:454:run$7061[10] O=$abc$64360$auto$wreduce.cc:454:run$7063[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[11] I3=$abc$64360$auto$wreduce.cc:454:run$7061[11] O=$abc$64360$auto$wreduce.cc:454:run$7063[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[12] I3=$abc$64360$auto$wreduce.cc:454:run$7061[12] O=$abc$64360$auto$wreduce.cc:454:run$7063[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[13] I3=$abc$64360$auto$wreduce.cc:454:run$7061[13] O=$abc$64360$auto$wreduce.cc:454:run$7063[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[14] I3=$abc$64360$auto$wreduce.cc:454:run$7061[14] O=$abc$64360$auto$wreduce.cc:454:run$7063[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[15] I3=$abc$64360$auto$wreduce.cc:454:run$7061[15] O=$abc$64360$auto$wreduce.cc:454:run$7063[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[16] I3=$abc$64360$auto$wreduce.cc:454:run$7061[16] O=$abc$64360$auto$wreduce.cc:454:run$7063[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[17] I3=$abc$64360$auto$wreduce.cc:454:run$7061[17] O=$abc$64360$auto$wreduce.cc:454:run$7063[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[18] I3=$abc$64360$auto$wreduce.cc:454:run$7061[18] O=$abc$64360$auto$wreduce.cc:454:run$7063[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[19] I3=$abc$64360$auto$wreduce.cc:454:run$7061[19] O=$abc$64360$auto$wreduce.cc:454:run$7063[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[20] I3=$abc$64360$auto$wreduce.cc:454:run$7061[20] O=$abc$64360$auto$wreduce.cc:454:run$7063[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[21] I3=$abc$64360$auto$wreduce.cc:454:run$7061[21] O=$abc$64360$auto$wreduce.cc:454:run$7063[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[22] I3=$abc$64360$auto$wreduce.cc:454:run$7061[22] O=$abc$64360$auto$wreduce.cc:454:run$7063[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.rd_inc I2=soc.cpu.mem_addr[23] I3=$abc$64360$auto$wreduce.cc:454:run$7061[23] O=$abc$64360$auto$wreduce.cc:454:run$7063[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:169$57_Y_new_inv_ I3=soc.spimemio.config_do[3] O=flash_io3_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io3_90 I2=$abc$64360$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 O=$abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:169$57_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.obuffer[7] I3=soc.spimemio.xfer.xfer_qspi O=$abc$64360$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:168$55_Y_new_inv_ I3=soc.spimemio.config_do[2] O=flash_io2_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io2_90 I2=$abc$64360$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 O=$abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:168$55_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.obuffer[6] I3=soc.spimemio.xfer.xfer_qspi O=$abc$64360$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:167$53_Y_new_inv_ I3=soc.spimemio.config_do[1] O=flash_io1_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io1_90 I2=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6123.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 O=$abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:167$53_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.obuffer[5] I2=soc.spimemio.xfer.obuffer[7] I3=soc.spimemio.xfer.xfer_dspi O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6123.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=soc.spimemio.config_en I2=$abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:166$51_Y_new_inv_ I3=soc.spimemio.config_do[0] O=flash_io0_do
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.xfer_io0_90 I2=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6071.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 O=$abc$64360$techmap\soc.spimemio.$ternary$spimemio.v:166$51_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6317_ I2=soc.spimemio.xfer.obuffer[7] I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6071.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110011
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.obuffer[4] I2=soc.spimemio.xfer.obuffer[6] I3=soc.spimemio.xfer.xfer_dspi O=$abc$64360$new_n6317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011101110111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=soc.cpu.reg_op1[0] I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[0] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[1]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[1] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[1] I3=soc.cpu.reg_op1[1] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.pcpi_div.instr_div I3=soc.cpu.pcpi_div.instr_rem O=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[2]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[2] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[2] I3=soc.cpu.reg_op1[2] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[3]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[3] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[3] I3=soc.cpu.reg_op1[3] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[4]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[4] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[4] I3=soc.cpu.reg_op1[4] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[5]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[5] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[5] I3=soc.cpu.reg_op1[5] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[6]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[6] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[6] I3=soc.cpu.reg_op1[6] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[7]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[7] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[7] I3=soc.cpu.reg_op1[7] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[8]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[8] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[8] I3=soc.cpu.reg_op1[8] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[9]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[9] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[9] I3=soc.cpu.reg_op1[9] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[10]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[10] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[10] I3=soc.cpu.reg_op1[10] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[11]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[11] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[11] I3=soc.cpu.reg_op1[11] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[12]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[12] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[12] I3=soc.cpu.reg_op1[12] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[13]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[13] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[13] I3=soc.cpu.reg_op1[13] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[14]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[14] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[14] I3=soc.cpu.reg_op1[14] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[15]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[15] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[15] I3=soc.cpu.reg_op1[15] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[16]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[16] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[16] I3=soc.cpu.reg_op1[16] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[17]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[17] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[17] I3=soc.cpu.reg_op1[17] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[18]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[18] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[18] I3=soc.cpu.reg_op1[18] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[19]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[19] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[19] I3=soc.cpu.reg_op1[19] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[20]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[20] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[20] I3=soc.cpu.reg_op1[20] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[21]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[21] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[21] I3=soc.cpu.reg_op1[21] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[22]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[22] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[22] I3=soc.cpu.reg_op1[22] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[23]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[23] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[23] I3=soc.cpu.reg_op1[23] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[24]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[24] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[24] I3=soc.cpu.reg_op1[24] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[25]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[25] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[25] I3=soc.cpu.reg_op1[25] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[26]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[26] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[26] I3=soc.cpu.reg_op1[26] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[27]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[27] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[27] I3=soc.cpu.reg_op1[27] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[28]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[28] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[28] I3=soc.cpu.reg_op1[28] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[29]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[29] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[29] I3=soc.cpu.reg_op1[29] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[30]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[30] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1051_Y_new_ I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[30] I3=soc.cpu.reg_op1[30] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[31]_new_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[31] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=soc.cpu.reg_op2[0] I3=soc.cpu.pcpi_div.divisor[32] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[32]_new_inv_ I3=soc.cpu.pcpi_div.divisor[33] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[1] I3=soc.cpu.reg_op2[1] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[32]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[31] I2=soc.cpu.pcpi_div.instr_div I3=soc.cpu.pcpi_div.instr_rem O=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[33]_new_inv_ I3=soc.cpu.pcpi_div.divisor[34] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[2] I3=soc.cpu.reg_op2[2] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[33]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[34]_new_inv_ I3=soc.cpu.pcpi_div.divisor[35] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[3] I3=soc.cpu.reg_op2[3] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[34]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[35]_new_inv_ I3=soc.cpu.pcpi_div.divisor[36] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[4] I3=soc.cpu.reg_op2[4] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[35]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[36]_new_inv_ I3=soc.cpu.pcpi_div.divisor[37] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[5] I3=soc.cpu.reg_op2[5] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[36]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[37]_new_inv_ I3=soc.cpu.pcpi_div.divisor[38] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[6] I3=soc.cpu.reg_op2[6] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[37]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[38]_new_inv_ I3=soc.cpu.pcpi_div.divisor[39] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[7] I3=soc.cpu.reg_op2[7] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[38]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[39]_new_inv_ I3=soc.cpu.pcpi_div.divisor[40] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[8] I3=soc.cpu.reg_op2[8] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[39]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[40]_new_inv_ I3=soc.cpu.pcpi_div.divisor[41] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[9] I3=soc.cpu.reg_op2[9] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[40]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[41]_new_inv_ I3=soc.cpu.pcpi_div.divisor[42] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[10] I3=soc.cpu.reg_op2[10] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[41]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[42]_new_inv_ I3=soc.cpu.pcpi_div.divisor[43] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[11] I3=soc.cpu.reg_op2[11] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[42]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[43]_new_inv_ I3=soc.cpu.pcpi_div.divisor[44] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[12] I3=soc.cpu.reg_op2[12] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[43]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[44]_new_inv_ I3=soc.cpu.pcpi_div.divisor[45] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[13] I3=soc.cpu.reg_op2[13] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[44]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[45]_new_inv_ I3=soc.cpu.pcpi_div.divisor[46] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[14] I3=soc.cpu.reg_op2[14] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[45]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[46]_new_inv_ I3=soc.cpu.pcpi_div.divisor[47] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[15] I3=soc.cpu.reg_op2[15] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[46]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[47]_new_inv_ I3=soc.cpu.pcpi_div.divisor[48] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[16] I3=soc.cpu.reg_op2[16] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[47]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[48]_new_inv_ I3=soc.cpu.pcpi_div.divisor[49] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[17] I3=soc.cpu.reg_op2[17] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[48]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[49]_new_inv_ I3=soc.cpu.pcpi_div.divisor[50] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[18] I3=soc.cpu.reg_op2[18] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[49]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[50]_new_inv_ I3=soc.cpu.pcpi_div.divisor[51] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[19] I3=soc.cpu.reg_op2[19] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[50]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[51]_new_inv_ I3=soc.cpu.pcpi_div.divisor[52] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[20] I3=soc.cpu.reg_op2[20] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[51]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[52]_new_inv_ I3=soc.cpu.pcpi_div.divisor[53] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[21] I3=soc.cpu.reg_op2[21] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[52]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[53]_new_inv_ I3=soc.cpu.pcpi_div.divisor[54] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[22] I3=soc.cpu.reg_op2[22] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[53]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[54]_new_inv_ I3=soc.cpu.pcpi_div.divisor[55] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[23] I3=soc.cpu.reg_op2[23] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[54]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[55]_new_inv_ I3=soc.cpu.pcpi_div.divisor[56] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[24] I3=soc.cpu.reg_op2[24] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[55]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[56]_new_inv_ I3=soc.cpu.pcpi_div.divisor[57] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[25] I3=soc.cpu.reg_op2[25] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[56]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[57]_new_inv_ I3=soc.cpu.pcpi_div.divisor[58] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[26] I3=soc.cpu.reg_op2[26] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[57]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[58]_new_inv_ I3=soc.cpu.pcpi_div.divisor[59] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[27] I3=soc.cpu.reg_op2[27] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[58]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[59]_new_inv_ I3=soc.cpu.pcpi_div.divisor[60] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[28] I3=soc.cpu.reg_op2[28] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[59]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[60]_new_inv_ I3=soc.cpu.pcpi_div.divisor[61] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[29] I3=soc.cpu.reg_op2[29] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[60]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.start I2=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[61]_new_inv_ I3=soc.cpu.pcpi_div.divisor[62] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1055_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7037[30] I3=soc.cpu.reg_op2[30] O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[61]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=soc.cpu.pcpi_div.quotient[0] I3=soc.cpu.pcpi_div.dividend[0] O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000111100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[1]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[1]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=soc.cpu.pcpi_div.dividend[1] I3=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[1] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[1] I3=soc.cpu.pcpi_div.quotient[1] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[2]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[2]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[2] I3=soc.cpu.pcpi_div.dividend[2] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[2] I3=soc.cpu.pcpi_div.quotient[2] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[3]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[3]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[3] I3=soc.cpu.pcpi_div.dividend[3] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[3] I3=soc.cpu.pcpi_div.quotient[3] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[4]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[4]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[4] I3=soc.cpu.pcpi_div.dividend[4] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[4] I3=soc.cpu.pcpi_div.quotient[4] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[5]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[5]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[5] I3=soc.cpu.pcpi_div.dividend[5] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[5] I3=soc.cpu.pcpi_div.quotient[5] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[6]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[6]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[6] I3=soc.cpu.pcpi_div.dividend[6] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[6] I3=soc.cpu.pcpi_div.quotient[6] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[7]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[7]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[7] I3=soc.cpu.pcpi_div.dividend[7] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[7] I3=soc.cpu.pcpi_div.quotient[7] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[8]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[8]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[8] I3=soc.cpu.pcpi_div.dividend[8] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[8] I3=soc.cpu.pcpi_div.quotient[8] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[9]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[9]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[9] I3=soc.cpu.pcpi_div.dividend[9] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[9] I3=soc.cpu.pcpi_div.quotient[9] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[10]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[10]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[10] I3=soc.cpu.pcpi_div.dividend[10] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[10] I3=soc.cpu.pcpi_div.quotient[10] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[11]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[11]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[11] I3=soc.cpu.pcpi_div.dividend[11] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[11] I3=soc.cpu.pcpi_div.quotient[11] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[12]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[12]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[12] I3=soc.cpu.pcpi_div.dividend[12] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[12] I3=soc.cpu.pcpi_div.quotient[12] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[13]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[13]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[13] I3=soc.cpu.pcpi_div.dividend[13] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[13] I3=soc.cpu.pcpi_div.quotient[13] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[14]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[14]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[14] I3=soc.cpu.pcpi_div.dividend[14] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[14] I3=soc.cpu.pcpi_div.quotient[14] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[15]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[15]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[15] I3=soc.cpu.pcpi_div.dividend[15] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[15] I3=soc.cpu.pcpi_div.quotient[15] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[16]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[16]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[16] I3=soc.cpu.pcpi_div.dividend[16] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[16] I3=soc.cpu.pcpi_div.quotient[16] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[17]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[17]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[17] I3=soc.cpu.pcpi_div.dividend[17] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[17] I3=soc.cpu.pcpi_div.quotient[17] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[18]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[18]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[18] I3=soc.cpu.pcpi_div.dividend[18] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[18] I3=soc.cpu.pcpi_div.quotient[18] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[19]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[19]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[19] I3=soc.cpu.pcpi_div.dividend[19] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[19] I3=soc.cpu.pcpi_div.quotient[19] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[20]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[20]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[20] I3=soc.cpu.pcpi_div.dividend[20] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[20] I3=soc.cpu.pcpi_div.quotient[20] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[21]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[21]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[21] I3=soc.cpu.pcpi_div.dividend[21] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[21] I3=soc.cpu.pcpi_div.quotient[21] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[22]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[22]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[22] I3=soc.cpu.pcpi_div.dividend[22] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[22] I3=soc.cpu.pcpi_div.quotient[22] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[23]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[23]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[23] I3=soc.cpu.pcpi_div.dividend[23] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[23] I3=soc.cpu.pcpi_div.quotient[23] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[24]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[24]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[24] I3=soc.cpu.pcpi_div.dividend[24] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[24] I3=soc.cpu.pcpi_div.quotient[24] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[25]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[25]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[25] I3=soc.cpu.pcpi_div.dividend[25] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[25] I3=soc.cpu.pcpi_div.quotient[25] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[26]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[26]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[26] I3=soc.cpu.pcpi_div.dividend[26] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[26] I3=soc.cpu.pcpi_div.quotient[26] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[27]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[27]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[27] I3=soc.cpu.pcpi_div.dividend[27] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[27] I3=soc.cpu.pcpi_div.quotient[27] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[28]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[28]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[28] I3=soc.cpu.pcpi_div.dividend[28] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[28] I3=soc.cpu.pcpi_div.quotient[28] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[29]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[29]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[29] I3=soc.cpu.pcpi_div.dividend[29] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[29] I3=soc.cpu.pcpi_div.quotient[29] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[30]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[30]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[30] I3=soc.cpu.pcpi_div.dividend[30] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.outsign I2=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[30] I3=soc.cpu.pcpi_div.quotient[30] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_divu I1=soc.cpu.pcpi_div.instr_div I2=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[31]_new_inv_ I3=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[31]_new_inv_ O=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111000011111
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=$abc$64360$auto$wreduce.cc:454:run$7037[31] I2=soc.cpu.pcpi_div.instr_rem I3=soc.cpu.pcpi_div.instr_div O=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[0] I3=soc.cpu.pcpi_mul.rs1[1] O=$abc$64360$auto$wreduce.cc:454:run$7044[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[1] I3=soc.cpu.pcpi_mul.rs1[2] O=$abc$64360$auto$wreduce.cc:454:run$7044[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[2] I3=soc.cpu.pcpi_mul.rs1[3] O=$abc$64360$auto$wreduce.cc:454:run$7044[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[3] I3=soc.cpu.pcpi_mul.rs1[4] O=$abc$64360$auto$wreduce.cc:454:run$7044[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[4] I3=soc.cpu.pcpi_mul.rs1[5] O=$abc$64360$auto$wreduce.cc:454:run$7044[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[5] I3=soc.cpu.pcpi_mul.rs1[6] O=$abc$64360$auto$wreduce.cc:454:run$7044[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[6] I3=soc.cpu.pcpi_mul.rs1[7] O=$abc$64360$auto$wreduce.cc:454:run$7044[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[7] I3=soc.cpu.pcpi_mul.rs1[8] O=$abc$64360$auto$wreduce.cc:454:run$7044[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[8] I3=soc.cpu.pcpi_mul.rs1[9] O=$abc$64360$auto$wreduce.cc:454:run$7044[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[9] I3=soc.cpu.pcpi_mul.rs1[10] O=$abc$64360$auto$wreduce.cc:454:run$7044[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[10] I3=soc.cpu.pcpi_mul.rs1[11] O=$abc$64360$auto$wreduce.cc:454:run$7044[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[11] I3=soc.cpu.pcpi_mul.rs1[12] O=$abc$64360$auto$wreduce.cc:454:run$7044[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[12] I3=soc.cpu.pcpi_mul.rs1[13] O=$abc$64360$auto$wreduce.cc:454:run$7044[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[13] I3=soc.cpu.pcpi_mul.rs1[14] O=$abc$64360$auto$wreduce.cc:454:run$7044[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[14] I3=soc.cpu.pcpi_mul.rs1[15] O=$abc$64360$auto$wreduce.cc:454:run$7044[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[15] I3=soc.cpu.pcpi_mul.rs1[16] O=$abc$64360$auto$wreduce.cc:454:run$7044[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[16] I3=soc.cpu.pcpi_mul.rs1[17] O=$abc$64360$auto$wreduce.cc:454:run$7044[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[17] I3=soc.cpu.pcpi_mul.rs1[18] O=$abc$64360$auto$wreduce.cc:454:run$7044[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[18] I3=soc.cpu.pcpi_mul.rs1[19] O=$abc$64360$auto$wreduce.cc:454:run$7044[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[19] I3=soc.cpu.pcpi_mul.rs1[20] O=$abc$64360$auto$wreduce.cc:454:run$7044[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[20] I3=soc.cpu.pcpi_mul.rs1[21] O=$abc$64360$auto$wreduce.cc:454:run$7044[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[21] I3=soc.cpu.pcpi_mul.rs1[22] O=$abc$64360$auto$wreduce.cc:454:run$7044[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[22] I3=soc.cpu.pcpi_mul.rs1[23] O=$abc$64360$auto$wreduce.cc:454:run$7044[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[23] I3=soc.cpu.pcpi_mul.rs1[24] O=$abc$64360$auto$wreduce.cc:454:run$7044[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[24] I3=soc.cpu.pcpi_mul.rs1[25] O=$abc$64360$auto$wreduce.cc:454:run$7044[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[25] I3=soc.cpu.pcpi_mul.rs1[26] O=$abc$64360$auto$wreduce.cc:454:run$7044[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[26] I3=soc.cpu.pcpi_mul.rs1[27] O=$abc$64360$auto$wreduce.cc:454:run$7044[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[27] I3=soc.cpu.pcpi_mul.rs1[28] O=$abc$64360$auto$wreduce.cc:454:run$7044[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[28] I3=soc.cpu.pcpi_mul.rs1[29] O=$abc$64360$auto$wreduce.cc:454:run$7044[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[29] I3=soc.cpu.pcpi_mul.rs1[30] O=$abc$64360$auto$wreduce.cc:454:run$7044[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[30] I3=soc.cpu.pcpi_mul.rs1[31] O=$abc$64360$auto$wreduce.cc:454:run$7044[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op1[31] I3=soc.cpu.pcpi_mul.rs1[32] O=$abc$64360$auto$wreduce.cc:454:run$7044[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.pcpi_mul.instr_mulhsu O=$abc$64360$auto$wreduce.cc:454:run$7043[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[33] O=$abc$64360$auto$wreduce.cc:454:run$7044[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[34] O=$abc$64360$auto$wreduce.cc:454:run$7044[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[35] O=$abc$64360$auto$wreduce.cc:454:run$7044[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[36] O=$abc$64360$auto$wreduce.cc:454:run$7044[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[37] O=$abc$64360$auto$wreduce.cc:454:run$7044[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[38] O=$abc$64360$auto$wreduce.cc:454:run$7044[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[39] O=$abc$64360$auto$wreduce.cc:454:run$7044[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[40] O=$abc$64360$auto$wreduce.cc:454:run$7044[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[41] O=$abc$64360$auto$wreduce.cc:454:run$7044[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[42] O=$abc$64360$auto$wreduce.cc:454:run$7044[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[43] O=$abc$64360$auto$wreduce.cc:454:run$7044[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[44] O=$abc$64360$auto$wreduce.cc:454:run$7044[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[45] O=$abc$64360$auto$wreduce.cc:454:run$7044[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[46] O=$abc$64360$auto$wreduce.cc:454:run$7044[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[47] O=$abc$64360$auto$wreduce.cc:454:run$7044[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[48] O=$abc$64360$auto$wreduce.cc:454:run$7044[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[49] O=$abc$64360$auto$wreduce.cc:454:run$7044[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[50] O=$abc$64360$auto$wreduce.cc:454:run$7044[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[51] O=$abc$64360$auto$wreduce.cc:454:run$7044[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[52] O=$abc$64360$auto$wreduce.cc:454:run$7044[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[53] O=$abc$64360$auto$wreduce.cc:454:run$7044[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[54] O=$abc$64360$auto$wreduce.cc:454:run$7044[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[55] O=$abc$64360$auto$wreduce.cc:454:run$7044[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[56] O=$abc$64360$auto$wreduce.cc:454:run$7044[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[57] O=$abc$64360$auto$wreduce.cc:454:run$7044[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[58] O=$abc$64360$auto$wreduce.cc:454:run$7044[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[59] O=$abc$64360$auto$wreduce.cc:454:run$7044[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[60] O=$abc$64360$auto$wreduce.cc:454:run$7044[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[61] O=$abc$64360$auto$wreduce.cc:454:run$7044[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[62] O=$abc$64360$auto$wreduce.cc:454:run$7044[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$auto$wreduce.cc:454:run$7043[63] I3=soc.cpu.pcpi_mul.rs1[63] O=$abc$64360$auto$wreduce.cc:454:run$7044[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[1] I3=soc.cpu.pcpi_mul.rs2[0] O=$abc$64360$auto$wreduce.cc:454:run$7042[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[2] I3=soc.cpu.pcpi_mul.rs2[1] O=$abc$64360$auto$wreduce.cc:454:run$7042[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[3] I3=soc.cpu.pcpi_mul.rs2[2] O=$abc$64360$auto$wreduce.cc:454:run$7042[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[4] I3=soc.cpu.pcpi_mul.rs2[3] O=$abc$64360$auto$wreduce.cc:454:run$7042[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[5] I3=soc.cpu.pcpi_mul.rs2[4] O=$abc$64360$auto$wreduce.cc:454:run$7042[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[6] I3=soc.cpu.pcpi_mul.rs2[5] O=$abc$64360$auto$wreduce.cc:454:run$7042[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[7] I3=soc.cpu.pcpi_mul.rs2[6] O=$abc$64360$auto$wreduce.cc:454:run$7042[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[8] I3=soc.cpu.pcpi_mul.rs2[7] O=$abc$64360$auto$wreduce.cc:454:run$7042[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[9] I3=soc.cpu.pcpi_mul.rs2[8] O=$abc$64360$auto$wreduce.cc:454:run$7042[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[10] I3=soc.cpu.pcpi_mul.rs2[9] O=$abc$64360$auto$wreduce.cc:454:run$7042[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[11] I3=soc.cpu.pcpi_mul.rs2[10] O=$abc$64360$auto$wreduce.cc:454:run$7042[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[12] I3=soc.cpu.pcpi_mul.rs2[11] O=$abc$64360$auto$wreduce.cc:454:run$7042[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[13] I3=soc.cpu.pcpi_mul.rs2[12] O=$abc$64360$auto$wreduce.cc:454:run$7042[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[14] I3=soc.cpu.pcpi_mul.rs2[13] O=$abc$64360$auto$wreduce.cc:454:run$7042[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[15] I3=soc.cpu.pcpi_mul.rs2[14] O=$abc$64360$auto$wreduce.cc:454:run$7042[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[16] I3=soc.cpu.pcpi_mul.rs2[15] O=$abc$64360$auto$wreduce.cc:454:run$7042[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[17] I3=soc.cpu.pcpi_mul.rs2[16] O=$abc$64360$auto$wreduce.cc:454:run$7042[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[18] I3=soc.cpu.pcpi_mul.rs2[17] O=$abc$64360$auto$wreduce.cc:454:run$7042[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[19] I3=soc.cpu.pcpi_mul.rs2[18] O=$abc$64360$auto$wreduce.cc:454:run$7042[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[20] I3=soc.cpu.pcpi_mul.rs2[19] O=$abc$64360$auto$wreduce.cc:454:run$7042[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[21] I3=soc.cpu.pcpi_mul.rs2[20] O=$abc$64360$auto$wreduce.cc:454:run$7042[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[22] I3=soc.cpu.pcpi_mul.rs2[21] O=$abc$64360$auto$wreduce.cc:454:run$7042[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[23] I3=soc.cpu.pcpi_mul.rs2[22] O=$abc$64360$auto$wreduce.cc:454:run$7042[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[24] I3=soc.cpu.pcpi_mul.rs2[23] O=$abc$64360$auto$wreduce.cc:454:run$7042[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[25] I3=soc.cpu.pcpi_mul.rs2[24] O=$abc$64360$auto$wreduce.cc:454:run$7042[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[26] I3=soc.cpu.pcpi_mul.rs2[25] O=$abc$64360$auto$wreduce.cc:454:run$7042[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[27] I3=soc.cpu.pcpi_mul.rs2[26] O=$abc$64360$auto$wreduce.cc:454:run$7042[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[28] I3=soc.cpu.pcpi_mul.rs2[27] O=$abc$64360$auto$wreduce.cc:454:run$7042[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[29] I3=soc.cpu.pcpi_mul.rs2[28] O=$abc$64360$auto$wreduce.cc:454:run$7042[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[30] I3=soc.cpu.pcpi_mul.rs2[29] O=$abc$64360$auto$wreduce.cc:454:run$7042[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=soc.cpu.reg_op2[31] I3=soc.cpu.pcpi_mul.rs2[30] O=$abc$64360$auto$wreduce.cc:454:run$7042[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[31] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[32] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[33] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[34] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[35] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[36] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[37] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[38] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[39] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[40] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[41] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[42] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[43] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[44] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[45] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[46] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[47] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[48] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[49] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[50] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[51] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[52] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[53] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[54] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[55] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[56] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[57] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[58] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[59] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[60] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[61] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.rs2[62] I2=soc.cpu.pcpi_mul.instr_mulh I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$wreduce.cc:454:run$7042[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_waiting I2=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I3=$abc$64360$auto$wreduce.cc:454:run$7045[5] O=$abc$64360$techmap\soc.cpu.pcpi_mul.$0\mul_counter[6:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.mul_counter[6] I2=soc.cpu.pcpi_mul.pcpi_wait I3=soc.cpu.pcpi_mul.pcpi_wait_q O=$abc$64360$techmap\soc.cpu.pcpi_mul.$procmux$5646_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_mul.mul_counter[6] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$64360$techmap\soc.cpu.pcpi_mul.$procmux$5638_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[0] I3=soc.cpu.pcpi_mul.rd[32] O=$abc$64360$auto$wreduce.cc:454:run$7047[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[1] I3=soc.cpu.pcpi_mul.rd[33] O=$abc$64360$auto$wreduce.cc:454:run$7047[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[2] I3=soc.cpu.pcpi_mul.rd[34] O=$abc$64360$auto$wreduce.cc:454:run$7047[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[3] I3=soc.cpu.pcpi_mul.rd[35] O=$abc$64360$auto$wreduce.cc:454:run$7047[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[4] I3=soc.cpu.pcpi_mul.rd[36] O=$abc$64360$auto$wreduce.cc:454:run$7047[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[5] I3=soc.cpu.pcpi_mul.rd[37] O=$abc$64360$auto$wreduce.cc:454:run$7047[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[6] I3=soc.cpu.pcpi_mul.rd[38] O=$abc$64360$auto$wreduce.cc:454:run$7047[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[7] I3=soc.cpu.pcpi_mul.rd[39] O=$abc$64360$auto$wreduce.cc:454:run$7047[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[8] I3=soc.cpu.pcpi_mul.rd[40] O=$abc$64360$auto$wreduce.cc:454:run$7047[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[9] I3=soc.cpu.pcpi_mul.rd[41] O=$abc$64360$auto$wreduce.cc:454:run$7047[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[10] I3=soc.cpu.pcpi_mul.rd[42] O=$abc$64360$auto$wreduce.cc:454:run$7047[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[11] I3=soc.cpu.pcpi_mul.rd[43] O=$abc$64360$auto$wreduce.cc:454:run$7047[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[12] I3=soc.cpu.pcpi_mul.rd[44] O=$abc$64360$auto$wreduce.cc:454:run$7047[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[13] I3=soc.cpu.pcpi_mul.rd[45] O=$abc$64360$auto$wreduce.cc:454:run$7047[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[14] I3=soc.cpu.pcpi_mul.rd[46] O=$abc$64360$auto$wreduce.cc:454:run$7047[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[15] I3=soc.cpu.pcpi_mul.rd[47] O=$abc$64360$auto$wreduce.cc:454:run$7047[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[16] I3=soc.cpu.pcpi_mul.rd[48] O=$abc$64360$auto$wreduce.cc:454:run$7047[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[17] I3=soc.cpu.pcpi_mul.rd[49] O=$abc$64360$auto$wreduce.cc:454:run$7047[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[18] I3=soc.cpu.pcpi_mul.rd[50] O=$abc$64360$auto$wreduce.cc:454:run$7047[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[19] I3=soc.cpu.pcpi_mul.rd[51] O=$abc$64360$auto$wreduce.cc:454:run$7047[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[20] I3=soc.cpu.pcpi_mul.rd[52] O=$abc$64360$auto$wreduce.cc:454:run$7047[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[21] I3=soc.cpu.pcpi_mul.rd[53] O=$abc$64360$auto$wreduce.cc:454:run$7047[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[22] I3=soc.cpu.pcpi_mul.rd[54] O=$abc$64360$auto$wreduce.cc:454:run$7047[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[23] I3=soc.cpu.pcpi_mul.rd[55] O=$abc$64360$auto$wreduce.cc:454:run$7047[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[24] I3=soc.cpu.pcpi_mul.rd[56] O=$abc$64360$auto$wreduce.cc:454:run$7047[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[25] I3=soc.cpu.pcpi_mul.rd[57] O=$abc$64360$auto$wreduce.cc:454:run$7047[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[26] I3=soc.cpu.pcpi_mul.rd[58] O=$abc$64360$auto$wreduce.cc:454:run$7047[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[27] I3=soc.cpu.pcpi_mul.rd[59] O=$abc$64360$auto$wreduce.cc:454:run$7047[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[28] I3=soc.cpu.pcpi_mul.rd[60] O=$abc$64360$auto$wreduce.cc:454:run$7047[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[29] I3=soc.cpu.pcpi_mul.rd[61] O=$abc$64360$auto$wreduce.cc:454:run$7047[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[30] I3=soc.cpu.pcpi_mul.rd[62] O=$abc$64360$auto$wreduce.cc:454:run$7047[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_ I2=soc.cpu.pcpi_mul.rd[31] I3=soc.cpu.pcpi_mul.rd[63] O=$abc$64360$auto$wreduce.cc:454:run$7047[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I2=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13946_Y[0]_new_inv_ I3=soc.spimemio.xfer.ibuffer[0] O=soc.spimemio.xfer.next_ibuffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[0]_new_ I1=$abc$64360$new_n6703_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_ I3=flash_io0_di O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13946_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=$abc$64360$new_n6704_ I2=soc.spimemio.xfer.ibuffer[0] I3=flash_io0_di O=$abc$64360$new_n6703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ O=$abc$64360$new_n6704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=soc.spimemio.xfer.xfer_ddr O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[0] I3=flash_io1_di O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.xfer_qspi O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6710_ I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I3=$abc$64360$new_n6709_ O=soc.spimemio.xfer.next_ibuffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=flash_io1_di I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_ I2=soc.spimemio.xfer.flash_clk I3=$abc$64360$new_n6704_ O=$abc$64360$new_n6709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110101
.gate SB_LUT4 I0=$abc$64360$new_n6711_ I1=soc.spimemio.xfer.ibuffer[0] I2=$abc$64360$new_n4708_ I3=soc.spimemio.xfer.flash_clk O=$abc$64360$new_n6710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[1] I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I2=soc.spimemio.xfer.flash_clk I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_ O=$abc$64360$new_n6711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[2] I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I2=$abc$64360$new_n6713_ I3=$abc$64360$new_n6716_ O=soc.spimemio.xfer.next_ibuffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6714_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[0] O=$abc$64360$new_n6713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$64360$new_n6715_ I1=soc.spimemio.xfer.ibuffer[1] I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$64360$new_n6714_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=flash_io2_di I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.xfer.xfer_ddr O=$abc$64360$new_n6715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.flash_clk I3=$abc$64360$new_n6717_ O=$abc$64360$new_n6716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_ddr I2=soc.spimemio.xfer.xfer_dspi I3=soc.spimemio.xfer.xfer_qspi O=$abc$64360$new_n6717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[3] I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I2=$abc$64360$new_n6719_ I3=$abc$64360$new_n6716_ O=soc.spimemio.xfer.next_ibuffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6720_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[1] O=$abc$64360$new_n6719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$64360$new_n6721_ I1=soc.spimemio.xfer.ibuffer[2] I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$64360$new_n6720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=flash_io3_di I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.xfer.xfer_ddr O=$abc$64360$new_n6721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I1=soc.spimemio.xfer.ibuffer[4] I2=$abc$64360$new_n6723_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33266_new_inv_ O=soc.spimemio.xfer.next_ibuffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[4]_new_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[2] O=$abc$64360$new_n6723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[4] I3=soc.spimemio.xfer.ibuffer[3] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[4]_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_ I3=soc.spimemio.xfer.ibuffer[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33266_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[4] I3=soc.spimemio.xfer.ibuffer[0] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I1=soc.spimemio.xfer.ibuffer[5] I2=$abc$64360$new_n6728_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33270_new_inv_ O=soc.spimemio.xfer.next_ibuffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[5]_new_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[3] O=$abc$64360$new_n6728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[5] I3=soc.spimemio.xfer.ibuffer[4] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[5]_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_ I3=soc.spimemio.xfer.ibuffer[1] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33270_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[5] I3=soc.spimemio.xfer.ibuffer[1] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$new_n6733_ I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[6]_new_ I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I3=soc.spimemio.xfer.ibuffer[6] O=soc.spimemio.xfer.next_ibuffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33274_new_inv_ I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[4] O=$abc$64360$new_n6733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.xfer_ddr I2=$abc$64360$techmap\soc.spimemio.xfer.$4\next_ibuffer[7:0][6]_new_inv_ I3=soc.spimemio.xfer.ibuffer[2] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33274_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111010111111101
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[6] I3=soc.spimemio.xfer.ibuffer[2] O=$abc$64360$techmap\soc.spimemio.xfer.$4\next_ibuffer[7:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[6] I3=soc.spimemio.xfer.ibuffer[5] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I1=soc.spimemio.xfer.ibuffer[7] I2=$abc$64360$new_n6738_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33278_new_inv_ O=soc.spimemio.xfer.next_ibuffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[7]_new_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I3=soc.spimemio.xfer.ibuffer[5] O=$abc$64360$new_n6738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[7] I3=soc.spimemio.xfer.ibuffer[6] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[7]_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_ I3=soc.spimemio.xfer.ibuffer[3] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33278_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.ibuffer[7] I3=soc.spimemio.xfer.ibuffer[3] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6051.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.flash_csb I2=soc.spimemio.xfer.flash_clk I3=$abc$64360$new_n5231_ O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5909_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$64360$new_n5231_ I1=soc.spimemio.din_data[0] I2=soc.spimemio.xfer.obuffer[0] I3=$abc$64360$new_n6744_ O=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_ I3=soc.spimemio.xfer.flash_clk O=$abc$64360$new_n6744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$64360$new_n5231_ I1=soc.spimemio.din_data[1] I2=$abc$64360$new_n6747_ I3=$abc$64360$new_n6746_ O=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.obuffer[1] I3=$abc$64360$new_n6744_ O=$abc$64360$new_n6746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.obuffer[0] I2=soc.spimemio.xfer.flash_clk I3=$abc$64360$new_n4708_ O=$abc$64360$new_n6747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5231_ I1=soc.spimemio.din_data[2] I2=$abc$64360$new_n6750_ I3=$abc$64360$new_n6749_ O=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.obuffer[1] I2=soc.spimemio.xfer.flash_clk I3=$abc$64360$new_n4708_ O=$abc$64360$new_n6749_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$64360$new_n6752_ I1=soc.spimemio.xfer.obuffer[0] I2=$abc$64360$new_n6751_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ O=$abc$64360$new_n6750_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_qspi I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 O=$abc$64360$new_n6751_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[2] I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I2=$abc$64360$new_n6717_ I3=soc.spimemio.xfer.flash_clk O=$abc$64360$new_n6752_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5231_ I2=soc.spimemio.din_data[3] I3=$abc$64360$soc.spimemio.xfer.next_obuffer[3]_new_inv_ O=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011110011
.gate SB_LUT4 I0=$abc$64360$new_n6755_ I1=soc.spimemio.xfer.obuffer[1] I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 O=$abc$64360$soc.spimemio.xfer.next_obuffer[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$abc$64360$new_n6756_ I1=soc.spimemio.xfer.flash_clk I2=$abc$64360$new_n4708_ I3=soc.spimemio.xfer.obuffer[2] O=$abc$64360$new_n6755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[3] I1=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I2=$abc$64360$new_n6717_ I3=soc.spimemio.xfer.flash_clk O=$abc$64360$new_n6756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5231_ I2=soc.spimemio.din_data[4] I3=$abc$64360$soc.spimemio.xfer.next_obuffer[4]_new_ O=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I1=soc.spimemio.xfer.obuffer[4] I2=$abc$64360$new_n6759_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33198_new_inv_ O=$abc$64360$soc.spimemio.xfer.next_obuffer[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[4]_new_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[2] O=$abc$64360$new_n6759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[3] I3=soc.spimemio.xfer.obuffer[4] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[4]_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_ I3=soc.spimemio.xfer.obuffer[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33198_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[0] I3=soc.spimemio.xfer.obuffer[4] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5231_ I2=soc.spimemio.din_data[5] I3=$abc$64360$soc.spimemio.xfer.next_obuffer[5]_new_ O=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I1=soc.spimemio.xfer.obuffer[5] I2=$abc$64360$new_n6765_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33202_new_inv_ O=$abc$64360$soc.spimemio.xfer.next_obuffer[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[5]_new_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[3] O=$abc$64360$new_n6765_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[4] I3=soc.spimemio.xfer.obuffer[5] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[5]_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_ I3=soc.spimemio.xfer.obuffer[1] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33202_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[1] I3=soc.spimemio.xfer.obuffer[5] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5231_ I2=soc.spimemio.din_data[6] I3=$abc$64360$soc.spimemio.xfer.next_obuffer[6]_new_ O=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I1=soc.spimemio.xfer.obuffer[6] I2=$abc$64360$new_n6771_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33206_new_inv_ O=$abc$64360$soc.spimemio.xfer.next_obuffer[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[6]_new_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[4] O=$abc$64360$new_n6771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[5] I3=soc.spimemio.xfer.obuffer[6] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[6]_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_ I3=soc.spimemio.xfer.obuffer[2] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33206_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[2] I3=soc.spimemio.xfer.obuffer[6] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5231_ I2=soc.spimemio.din_data[7] I3=$abc$64360$soc.spimemio.xfer.next_obuffer[7]_new_ O=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I1=soc.spimemio.xfer.obuffer[7] I2=$abc$64360$new_n6777_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33210_new_inv_ O=$abc$64360$soc.spimemio.xfer.next_obuffer[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[7]_new_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I3=soc.spimemio.xfer.obuffer[5] O=$abc$64360$new_n6777_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[6] I3=soc.spimemio.xfer.obuffer[7] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[7]_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12101_new_ I3=soc.spimemio.xfer.obuffer[3] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$33210_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.obuffer[3] I3=soc.spimemio.xfer.obuffer[7] O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6061.$and$/usr/local/bin/../share/yosys/techmap.v:434$13948_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$new_n4708_ I1=$abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_ I2=soc.spimemio.xfer.count[0] I3=$abc$64360$new_n6751_ O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5871_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$abc$64360$new_n6751_ I1=$abc$64360$new_n6784_ I2=$abc$64360$new_n6783_ I3=soc.spimemio.xfer.count[1] O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5871_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ O=$abc$64360$new_n6783_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$64360$new_n4708_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[1] I3=$abc$64360$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$95_Y[1] O=$abc$64360$new_n6784_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I1=soc.spimemio.xfer.count[2] I2=$abc$64360$new_n6786_ I3=$abc$64360$new_n6789_ O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5871_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$abc$64360$new_n6787_ I1=$abc$64360$new_n6788_ I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ I3=$abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_ O=$abc$64360$new_n6786_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.count[2] I3=$abc$64360$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$114_Y[2] O=$abc$64360$new_n6787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_ I2=soc.spimemio.xfer.count[2] I3=soc.spimemio.xfer.flash_clk O=$abc$64360$new_n6788_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n6791_ I3=$abc$64360$auto$alumacc.cc:474:replace_alu$7376.lcu.g[0]_new_inv_ O=$abc$64360$new_n6789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.count[2] I1=soc.spimemio.xfer.count[1] I2=soc.spimemio.xfer.count[3] I3=soc.spimemio.xfer.count[0] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7376.lcu.g[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.xfer_qspi I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.xfer.xfer_ddr O=$abc$64360$new_n6791_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$54838[3]_new_inv_ I1=$abc$64360$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_ I2=$abc$64360$new_n6795_ I3=$abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_ O=$abc$64360$new_n6794_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12114_new_ I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$24451_new_inv_ I3=soc.spimemio.xfer.flash_clk O=$abc$64360$new_n6795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$64360$new_n5231_ I1=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[0] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[0] O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5861_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$abc$64360$new_n5231_ I1=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[1] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[1] O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5861_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$abc$64360$new_n5231_ I1=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[2] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[2] O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5861_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$abc$64360$new_n5231_ I1=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[3] I2=soc.spimemio.din_rd I3=soc.spimemio.din_data[3] O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5861_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.fetch O=$abc$64360$auto$wreduce.cc:454:run$7066[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I2=soc.cpu.reg_op2[0] I3=soc.cpu.reg_op2[8] O=soc.cpu.mem_la_wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[9] O=soc.cpu.mem_la_wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I2=soc.cpu.reg_op2[2] I3=soc.cpu.reg_op2[10] O=soc.cpu.mem_la_wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op2[11] O=soc.cpu.mem_la_wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I2=soc.cpu.reg_op2[4] I3=soc.cpu.reg_op2[12] O=soc.cpu.mem_la_wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I2=soc.cpu.reg_op2[5] I3=soc.cpu.reg_op2[13] O=soc.cpu.mem_la_wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I2=soc.cpu.reg_op2[6] I3=soc.cpu.reg_op2[14] O=soc.cpu.mem_la_wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I2=soc.cpu.reg_op2[7] I3=soc.cpu.reg_op2[15] O=soc.cpu.mem_la_wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.reg_op2[16] I3=soc.cpu.reg_op2[0] O=soc.cpu.mem_la_wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.reg_op2[17] I3=soc.cpu.reg_op2[1] O=soc.cpu.mem_la_wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.reg_op2[18] I3=soc.cpu.reg_op2[2] O=soc.cpu.mem_la_wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.reg_op2[19] I3=soc.cpu.reg_op2[3] O=soc.cpu.mem_la_wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.reg_op2[20] I3=soc.cpu.reg_op2[4] O=soc.cpu.mem_la_wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.reg_op2[21] I3=soc.cpu.reg_op2[5] O=soc.cpu.mem_la_wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.reg_op2[22] I3=soc.cpu.reg_op2[6] O=soc.cpu.mem_la_wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.reg_op2[23] I3=soc.cpu.reg_op2[7] O=soc.cpu.mem_la_wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.mem_la_wdata[8] I3=soc.cpu.reg_op2[24] O=soc.cpu.mem_la_wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.mem_la_wdata[9] I3=soc.cpu.reg_op2[25] O=soc.cpu.mem_la_wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.mem_la_wdata[10] I3=soc.cpu.reg_op2[26] O=soc.cpu.mem_la_wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.mem_la_wdata[11] I3=soc.cpu.reg_op2[27] O=soc.cpu.mem_la_wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.mem_la_wdata[12] I3=soc.cpu.reg_op2[28] O=soc.cpu.mem_la_wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.mem_la_wdata[13] I3=soc.cpu.reg_op2[29] O=soc.cpu.mem_la_wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.mem_la_wdata[14] I3=soc.cpu.reg_op2[30] O=soc.cpu.mem_la_wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.mem_la_wdata[15] I3=soc.cpu.reg_op2[31] O=soc.cpu.mem_la_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6835_ I2=soc.cpu.is_compare I3=$abc$64360$soc.cpu.alu_out_0_new_inv_ O=soc.cpu.alu_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$64360$new_n6879_ I1=$abc$64360$new_n6875_ I2=$abc$64360$new_n6869_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[0]_new_ O=$abc$64360$new_n6835_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][8]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][16]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][16]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][20]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][16]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][18]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[17] I3=soc.cpu.reg_op1[16] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[19] I3=soc.cpu.reg_op1[18] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][20]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][22]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[21] I3=soc.cpu.reg_op1[20] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[23] I3=soc.cpu.reg_op1[22] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][24]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][28]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][24]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][26]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[25] I3=soc.cpu.reg_op1[24] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op1[26] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][28]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][30]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[29] I3=soc.cpu.reg_op1[28] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[31] I3=soc.cpu.reg_op1[30] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][8]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][12]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][8]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][10]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op1[8] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[11] I3=soc.cpu.reg_op1[10] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][12]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][14]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[13] I3=soc.cpu.reg_op1[12] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[15] I3=soc.cpu.reg_op1[14] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][4]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][6]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[5] I3=soc.cpu.reg_op1[4] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op1[6] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[3] I3=soc.cpu.reg_op1[2] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.reg_op2[0] I3=soc.cpu.reg_op2[1] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.instr_srli I1=soc.cpu.instr_srai I2=soc.cpu.instr_srl I3=soc.cpu.instr_sra O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[0] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[0] O=$abc$64360$new_n6869_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_ I3=$abc$64360$new_n6871_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I1=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ I3=soc.cpu.is_compare O=$abc$64360$new_n6871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_ori I3=soc.cpu.instr_or O=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_xori I3=soc.cpu.instr_xor O=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.instr_andi I3=soc.cpu.instr_and O=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16157_Y[0]_new_ I1=$abc$64360$new_n6877_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][0]_new_ I3=soc.cpu.reg_op2[3] O=$abc$64360$new_n6875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][0]_new_ I3=soc.cpu.reg_op2[2] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[4] I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_ O=$abc$64360$new_n6877_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[0] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16157_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op1[0] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n6879_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000110010001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6914_ I2=$abc$64360$new_n6913_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[1]_new_ O=soc.cpu.alu_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][17]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][1]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][9]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][17]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][17]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][21]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][17]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][19]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[18] I3=soc.cpu.reg_op1[17] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[20] I3=soc.cpu.reg_op1[19] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][21]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][23]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op1[21] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[24] I3=soc.cpu.reg_op1[23] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][25]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][29]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][25]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][27]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op1[25] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op1[27] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][29]_new_inv_ I2=$abc$64360$new_n6895_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[31] I3=soc.cpu.reg_op2[0] O=$abc$64360$new_n6895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.instr_sra I3=soc.cpu.instr_srai O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op1[29] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][1]_new_inv_ I2=$abc$64360$new_n6906_ I3=$abc$64360$new_n6912_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][9]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][13]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][9]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][11]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[10] I3=soc.cpu.reg_op1[9] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[12] I3=soc.cpu.reg_op1[11] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][13]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][15]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op1[13] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[16] I3=soc.cpu.reg_op1[15] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6910_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][5]_new_inv_ I3=soc.cpu.reg_op2[2] O=$abc$64360$new_n6906_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][5]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][7]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[6] I3=soc.cpu.reg_op1[5] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[8] I3=soc.cpu.reg_op1[7] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$new_n6911_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op1[3] O=$abc$64360$new_n6910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[2] O=$abc$64360$new_n6911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n5713_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[2] O=$abc$64360$new_n6912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[1] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[1] O=$abc$64360$new_n6913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$new_n6915_ I1=$abc$64360$new_n6877_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][1]_new_ I3=soc.cpu.reg_op2[3] O=$abc$64360$new_n6914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$abc$64360$new_n6916_ I1=soc.cpu.reg_op2[1] I2=soc.cpu.reg_op1[1] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$new_n6915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op1[1] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n6916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000110010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5713_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][1]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6935_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[2]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[2]_new_ O=soc.cpu.alu_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][18]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][2]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][10]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][18]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][18]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][22]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][18]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][20]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][22]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][24]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][26]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][30]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][26]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][28]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][30]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][2]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][2]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][10]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][14]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][10]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][12]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][16]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][14]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6934_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][6]_new_inv_ I3=soc.cpu.reg_op2[2] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][8]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][6]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][4]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][2]_new_inv_ O=$abc$64360$new_n6934_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26415[1]_new_inv_ I1=$abc$64360$new_n6936_ I2=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[2]_new_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n6935_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[2] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[2] O=$abc$64360$new_n6936_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26415[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][2]_new_ I2=$abc$64360$new_n6877_ I3=soc.cpu.reg_op2[3] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[2] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][2]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][2]_new_inv_ I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op2[0] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[2] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][9]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][7]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$64360$new_n5713_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op1[3] O=$abc$64360$new_n6948_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][11]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][15]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][11]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][13]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][17]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][15]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][11]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][19]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][19]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][23]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][19]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][21]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][23]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][25]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][27]_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ I3=$abc$64360$new_n6958_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][27]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][29]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n6895_ I3=soc.cpu.reg_op2[1] O=$abc$64360$new_n6958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][3]_new_ I2=$abc$64360$new_n6877_ I3=soc.cpu.reg_op2[3] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[2] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][3]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][1]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][3]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[2] I3=soc.cpu.reg_op1[3] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[3] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[3] O=$abc$64360$new_n6963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$new_n6965_ I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op2[3] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$new_n6964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n6965_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000110010001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6974_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[4]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[4]_new_ O=soc.cpu.alu_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][20]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][4]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][12]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][20]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][20]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][24]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][28]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][4]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][4]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][8]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][4]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][16]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][12]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26399[1]_new_inv_ I1=$abc$64360$new_n6975_ I2=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[4]_new_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n6974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[4] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[4] O=$abc$64360$new_n6975_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=soc.cpu.reg_op2[4] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26399[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6877_ I2=soc.cpu.reg_op2[3] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][4]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][4]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][0]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][2]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][4]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[3] I3=soc.cpu.reg_op1[4] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$new_n6994_ I1=$abc$64360$new_n6993_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[5]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[5]_new_ O=soc.cpu.alu_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][21]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][5]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001100000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][13]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][21]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][21]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][25]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][29]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][5]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][5]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001111001111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][9]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][5]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][17]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][13]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6877_ I2=soc.cpu.reg_op2[3] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][5]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][5]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][1]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][3]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][5]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op1[5] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[5] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[5] O=$abc$64360$new_n6993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27355[1]_new_inv_ I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op2[5] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n6994_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=soc.cpu.reg_op2[5] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27355[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7004_ I2=$abc$64360$new_n7011_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[6]_new_ O=soc.cpu.alu_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][22]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][6]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][14]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][22]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][22]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][26]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][30]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7003_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][6]_new_inv_ I3=soc.cpu.reg_op2[3] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][18]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][14]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][10]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][6]_new_inv_ O=$abc$64360$new_n7003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26951[1]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26951[2]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[6]_new_ O=$abc$64360$new_n7004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6877_ I2=soc.cpu.reg_op2[3] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][6]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][2]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][6]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][4]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][6]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[5] I3=soc.cpu.reg_op1[6] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op2[6] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26951[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op2[6] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26951[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[6] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[6] O=$abc$64360$new_n7011_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7020_ I2=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I3=$abc$64360$soc.cpu.alu_shr[7]_new_inv_ O=soc.cpu.alu_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[4] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][23]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][7]_new_inv_ O=$abc$64360$soc.cpu.alu_shr[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][23]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][15]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ I2=$abc$64360$new_n6958_ I3=soc.cpu.reg_op2[2] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][23]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][27]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7019_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][7]_new_inv_ I3=soc.cpu.reg_op2[3] O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][19]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][15]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][11]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][7]_new_inv_ O=$abc$64360$new_n7019_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26900[1]_new_inv_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26900[2]_new_ I2=$abc$64360$new_n7025_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[7]_new_ O=$abc$64360$new_n7020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n6877_ I2=soc.cpu.reg_op2[3] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][7]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][3]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][7]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][5]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][7]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[6] I3=soc.cpu.reg_op1[7] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[7] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[7] O=$abc$64360$new_n7025_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[7] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26900[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=soc.cpu.reg_op2[7] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26900[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$64360$new_n7037_ I1=$abc$64360$new_n7036_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[8]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[8]_new_ O=soc.cpu.alu_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][24]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][8]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][16]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][8]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][0]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$new_n6877_ I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][8]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][0]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][4]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][8]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][6]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][8]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op1[8] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[8] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[8] O=$abc$64360$new_n7036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26892[1]_new_inv_ I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op2[8] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7037_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=soc.cpu.reg_op2[8] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26892[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$64360$new_n7048_ I1=$abc$64360$new_n7047_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[9]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[9]_new_ O=soc.cpu.alu_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][25]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][9]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][17]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][9]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][1]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$new_n6877_ I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][9]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][1]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][5]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][9]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][7]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][9]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[8] I3=soc.cpu.reg_op1[9] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[9] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[9] O=$abc$64360$new_n7047_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26781[1]_new_inv_ I2=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[9]_new_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=soc.cpu.reg_op2[9] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26781[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7054_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[10]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[10]_new_ O=soc.cpu.alu_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I1=$abc$64360$new_n7053_ I2=soc.cpu.reg_op2[4] I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][26]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][18]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][10]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][2]_new_inv_ O=$abc$64360$new_n7053_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26773[1]_new_inv_ I1=$abc$64360$new_n7055_ I2=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[10]_new_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[10] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[10] O=$abc$64360$new_n7055_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=soc.cpu.reg_op2[10] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26773[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$64360$new_n6877_ I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][2]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][10]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][6]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][10]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][8]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][10]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op1[10] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7065_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[11]_new_ O=soc.cpu.alu_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I1=$abc$64360$new_n7064_ I2=soc.cpu.reg_op2[4] I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][27]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][19]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][11]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][3]_new_inv_ O=$abc$64360$new_n7064_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$64360$new_n7071_ I1=$abc$64360$new_n7070_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][27]_new_inv_ I3=$abc$64360$new_n6877_ O=$abc$64360$new_n7065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][3]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][11]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][7]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][11]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][9]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][11]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[10] I3=soc.cpu.reg_op1[11] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[11] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[11] O=$abc$64360$new_n7070_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26740[1]_new_inv_ I1=soc.cpu.reg_op1[11] I2=soc.cpu.reg_op2[11] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7071_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=soc.cpu.reg_op2[11] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26740[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7077_ I2=$abc$64360$new_n7084_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[12]_new_ O=soc.cpu.alu_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][28]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][12]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][20]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][12]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][4]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$new_n7083_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16157_Y[12]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][28]_new_inv_ I3=$abc$64360$new_n6877_ O=$abc$64360$new_n7077_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][4]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][12]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][8]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][12]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][10]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][12]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[11] I3=soc.cpu.reg_op1[12] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op2[12] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16157_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=soc.cpu.reg_op2[12] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000110010001
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[12] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[12] O=$abc$64360$new_n7084_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7089_ I2=$abc$64360$new_n7096_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[13]_new_ O=soc.cpu.alu_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I1=$abc$64360$new_n7088_ I2=soc.cpu.reg_op2[4] I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][29]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][21]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][13]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][5]_new_inv_ O=$abc$64360$new_n7088_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$64360$new_n7095_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16157_Y[13]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][29]_new_inv_ I3=$abc$64360$new_n6877_ O=$abc$64360$new_n7089_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][5]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][13]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][9]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][13]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][11]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][13]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[12] I3=soc.cpu.reg_op1[13] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op2[13] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16157_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op2[13] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000110010001
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[13] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[13] O=$abc$64360$new_n7096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7101_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16158_Y[14]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[14]_new_ O=soc.cpu.alu_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I1=$abc$64360$new_n7100_ I2=soc.cpu.reg_op2[4] I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][30]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][22]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][14]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][6]_new_inv_ O=$abc$64360$new_n7100_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$64360$new_n7107_ I1=$abc$64360$new_n7106_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][30]_new_inv_ I3=$abc$64360$new_n6877_ O=$abc$64360$new_n7101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][6]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][14]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][10]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][14]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][12]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][14]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[13] I3=soc.cpu.reg_op1[14] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[14] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[14] O=$abc$64360$new_n7106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=soc.cpu.reg_op2[14] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$new_n7107_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101110001
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I2=soc.cpu.reg_op2[14] I3=soc.cpu.reg_op1[14] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16158_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7110_ I2=$abc$64360$new_n7118_ I3=$abc$64360$new_n7120_ O=soc.cpu.alu_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$64360$new_n7116_ I1=$abc$64360$new_n7115_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][31]_new_inv_ I3=$abc$64360$new_n6877_ O=$abc$64360$new_n7110_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][7]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][15]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][11]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][15]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][13]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][15]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op1[15] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[15] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[15] O=$abc$64360$new_n7115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27631[1]_new_inv_ I1=soc.cpu.reg_op1[15] I2=soc.cpu.reg_op2[15] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7116_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=soc.cpu.reg_op2[15] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27631[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I1=soc.cpu.reg_op2[4] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][23]_new_inv_ I3=$abc$64360$new_n7119_ O=$abc$64360$new_n7118_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[3] I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ O=$abc$64360$new_n7119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][15]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][7]_new_inv_ O=$abc$64360$new_n7120_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][32]_new_ I3=soc.cpu.reg_op2[4] O=$abc$64360$new_n7123_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][12]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][16]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][14]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][16]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[15] I3=soc.cpu.reg_op1[16] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[16] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[16] O=$abc$64360$new_n7130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27639[1]_new_inv_ I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[16] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7131_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=soc.cpu.reg_op2[16] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27639[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7134_ I2=$abc$64360$new_n7143_ I3=$abc$64360$new_n7139_ O=soc.cpu.alu_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=$abc$64360$new_n7135_ I1=$abc$64360$new_n7123_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][17]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$64360$new_n7134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$64360$new_n7136_ I1=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][1]_new_ I2=$abc$64360$new_n7138_ I3=soc.cpu.reg_op2[3] O=$abc$64360$new_n7135_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27647[1]_new_inv_ I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op2[17] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7136_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=soc.cpu.reg_op2[17] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27647[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op2[4] I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_ O=$abc$64360$new_n7138_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n6877_ I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][9]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][17]_new_inv_ O=$abc$64360$new_n7139_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][13]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][17]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][15]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][17]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[16] I3=soc.cpu.reg_op1[17] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[17] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[17] O=$abc$64360$new_n7143_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$new_n7152_ I1=$abc$64360$new_n7151_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[18]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[18]_new_ O=soc.cpu.alu_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7123_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][18]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7147_ I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][18]_new_inv_ I3=$abc$64360$new_n5714_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][2]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][10]_new_inv_ O=$abc$64360$new_n7147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000101110101
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][14]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][18]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][16]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][18]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[17] I3=soc.cpu.reg_op1[18] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][18]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[18] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[18] O=$abc$64360$new_n7151_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27655[1]_new_inv_ I1=soc.cpu.reg_op1[18] I2=soc.cpu.reg_op2[18] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=soc.cpu.reg_op2[18] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27655[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7155_ I2=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[19]_new_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=soc.cpu.alu_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$64360$new_n7156_ I1=$abc$64360$new_n7123_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][19]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$64360$new_n7155_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27663[1]_new_inv_ I1=$abc$64360$new_n7162_ I2=$abc$64360$new_n7161_ I3=$abc$64360$new_n7157_ O=$abc$64360$new_n7156_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$64360$new_n6877_ I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][11]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][19]_new_inv_ O=$abc$64360$new_n7157_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][15]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][19]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][17]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][19]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[18] I3=soc.cpu.reg_op1[19] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][3]_new_ I2=$abc$64360$new_n7138_ I3=soc.cpu.reg_op2[3] O=$abc$64360$new_n7161_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[19] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[19] O=$abc$64360$new_n7162_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=soc.cpu.reg_op2[19] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27663[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7165_ I2=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[20]_new_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=soc.cpu.alu_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$64360$new_n7166_ I1=$abc$64360$new_n7123_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][20]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$64360$new_n7165_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27671[1]_new_inv_ I1=$abc$64360$new_n7172_ I2=$abc$64360$new_n7171_ I3=$abc$64360$new_n7167_ O=$abc$64360$new_n7166_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$64360$new_n6877_ I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][12]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][20]_new_inv_ O=$abc$64360$new_n7167_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][16]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][20]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][18]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][20]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[19] I3=soc.cpu.reg_op1[20] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][20]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7138_ I2=soc.cpu.reg_op2[3] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][4]_new_inv_ O=$abc$64360$new_n7171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[20] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[20] O=$abc$64360$new_n7172_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=soc.cpu.reg_op2[20] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27671[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$64360$new_n7175_ I1=$abc$64360$new_n7123_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][21]_new_inv_ I3=soc.cpu.reg_op2[4] O=soc.cpu.alu_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$abc$64360$new_n7182_ I1=$abc$64360$new_n7181_ I2=$abc$64360$new_n7176_ I3=$abc$64360$new_n7180_ O=$abc$64360$new_n7175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][13]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][21]_new_inv_ O=$abc$64360$new_n7176_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][17]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][21]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][19]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][21]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[20] I3=soc.cpu.reg_op1[21] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][21]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_ I1=soc.cpu.reg_op2[4] I2=soc.cpu.reg_op2[3] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][5]_new_inv_ O=$abc$64360$new_n7180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[21] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[21] O=$abc$64360$new_n7181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27679[1]_new_inv_ I1=soc.cpu.reg_op1[21] I2=soc.cpu.reg_op2[21] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=soc.cpu.reg_op2[21] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27679[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7185_ I2=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[22]_new_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=soc.cpu.alu_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$abc$64360$new_n7186_ I1=$abc$64360$new_n7123_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][22]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$64360$new_n7185_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27687[1]_new_inv_ I1=$abc$64360$new_n7192_ I2=$abc$64360$new_n7191_ I3=$abc$64360$new_n7187_ O=$abc$64360$new_n7186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$64360$new_n6877_ I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][14]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][22]_new_inv_ O=$abc$64360$new_n7187_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][18]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][22]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][20]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][22]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[21] I3=soc.cpu.reg_op1[22] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][22]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7138_ I2=soc.cpu.reg_op2[3] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][6]_new_inv_ O=$abc$64360$new_n7191_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[22] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[22] O=$abc$64360$new_n7192_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=soc.cpu.reg_op2[22] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27687[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[23] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[23] O=$abc$64360$new_n7198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=soc.cpu.reg_op2[23] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$new_n7199_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101110001
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][19]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][23]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][21]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][23]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op1[23] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$new_n7206_ I1=$abc$64360$new_n7123_ I2=soc.cpu.reg_op2[4] I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][24]_new_ O=soc.cpu.alu_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$64360$new_n7207_ I1=$abc$64360$new_n7211_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][24]_new_inv_ I3=$abc$64360$new_n6877_ O=$abc$64360$new_n7206_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27703[1]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27703[2]_new_ I3=$abc$64360$new_n7208_ O=$abc$64360$new_n7207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[24] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[24] O=$abc$64360$new_n7208_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op2[24] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27703[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=soc.cpu.reg_op2[24] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27703[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$64360$new_n7138_ I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][8]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][0]_new_ O=$abc$64360$new_n7211_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101000000010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][16]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][24]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][20]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][24]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][22]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][24]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[23] I3=soc.cpu.reg_op1[24] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$new_n7220_ I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op2[25] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$new_n7219_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[25] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[25] O=$abc$64360$new_n7220_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op2[25] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000110010001
.gate SB_LUT4 I0=$abc$64360$new_n6877_ I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][17]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][25]_new_inv_ O=$abc$64360$new_n7223_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][21]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][25]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][23]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][25]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[24] I3=soc.cpu.reg_op1[25] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7231_ I2=$abc$64360$new_n7229_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[26]_new_ O=soc.cpu.alu_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7123_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][26]_new_ I3=soc.cpu.reg_op2[4] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$abc$64360$new_n7230_ I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op2[26] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$new_n7229_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$64360$new_n7138_ I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][2]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][10]_new_inv_ O=$abc$64360$new_n7230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000010100010
.gate SB_LUT4 I0=$abc$64360$new_n7237_ I1=$abc$64360$new_n7236_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][26]_new_inv_ I3=$abc$64360$new_n6877_ O=$abc$64360$new_n7231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][18]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][26]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][22]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][26]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][24]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][26]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[25] I3=soc.cpu.reg_op1[26] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][26]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[26] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[26] O=$abc$64360$new_n7236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=soc.cpu.reg_op2[26] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000110010001
.gate SB_LUT4 I0=$abc$64360$new_n7239_ I1=$abc$64360$new_n7123_ I2=soc.cpu.reg_op2[4] I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][27]_new_ O=soc.cpu.alu_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$64360$new_n7240_ I1=$abc$64360$new_n7243_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][27]_new_inv_ I3=$abc$64360$new_n7138_ O=$abc$64360$new_n7239_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27727[1]_new_inv_ I1=$abc$64360$new_n7241_ I2=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[27]_new_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7240_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[27] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[27] O=$abc$64360$new_n7241_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=soc.cpu.reg_op2[27] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27727[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$64360$new_n6877_ I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][19]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][27]_new_inv_ O=$abc$64360$new_n7243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][23]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][27]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][25]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][27]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op1[27] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][27]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$64360$new_n7249_ I1=$abc$64360$new_n7123_ I2=soc.cpu.reg_op2[4] I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][28]_new_ O=$abc$64360$new_n7248_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$abc$64360$new_n7250_ I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op2[28] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$new_n7249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[28] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[28] O=$abc$64360$new_n7250_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][24]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][26]_new_inv_ O=$abc$64360$new_n7254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$abc$64360$new_n5713_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op1[28] O=$abc$64360$new_n7255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op2[28] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000110010001
.gate SB_LUT4 I0=$abc$64360$new_n8672_ I1=$abc$64360$new_n7123_ I2=soc.cpu.reg_op2[4] I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][29]_new_ O=soc.cpu.alu_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$64360$new_n5713_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op1[29] O=$abc$64360$new_n7262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[29] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[29] O=$abc$64360$new_n7264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27743[1]_new_inv_ I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op2[29] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010000010
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=soc.cpu.reg_op2[29] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27743[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$abc$64360$new_n7268_ I1=$abc$64360$new_n7123_ I2=soc.cpu.reg_op2[4] I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][30]_new_ O=soc.cpu.alu_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$abc$64360$new_n7275_ I1=$abc$64360$new_n7274_ I2=$abc$64360$new_n7270_ I3=$abc$64360$new_n7269_ O=$abc$64360$new_n7268_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7138_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][30]_new_inv_ O=$abc$64360$new_n7269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n6877_ I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][22]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][30]_new_inv_ O=$abc$64360$new_n7270_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n7272_ I1=$abc$64360$new_n7273_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][26]_new_inv_ I3=soc.cpu.reg_op2[2] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][30]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$abc$64360$new_n6911_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op1[28] O=$abc$64360$new_n7272_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$new_n5713_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[29] I3=soc.cpu.reg_op1[30] O=$abc$64360$new_n7273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[30] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[30] O=$abc$64360$new_n7274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$new_n7276_ I1=soc.cpu.reg_op1[30] I2=soc.cpu.reg_op2[30] I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$new_n7275_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=soc.cpu.reg_op2[30] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000110010001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7278_ I3=$abc$64360$new_n7283_ O=soc.cpu.alu_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$64360$new_n7279_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[31]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][31]_new_inv_ I3=$abc$64360$new_n7138_ O=$abc$64360$new_n7278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27759[1]_new_inv_ I1=$abc$64360$new_n7280_ I2=$abc$64360$auto$alumacc.cc:490:replace_alu$7334[31]_new_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1252$2373_Y_new_inv_ O=$abc$64360$new_n7279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16153_Y_new_inv_ I1=soc.cpu.instr_sub I2=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[31] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[31] O=$abc$64360$new_n7280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=soc.cpu.reg_op2[31] I2=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1256$2377_Y_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27759[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000101110001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7123_ I2=$abc$64360$new_n7119_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][23]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$64360$new_n6877_ I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][23]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][31]_new_inv_ O=$abc$64360$new_n7283_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$64360$new_n7285_ I1=$abc$64360$new_n7286_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][27]_new_inv_ I3=soc.cpu.reg_op2[2] O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$abc$64360$new_n6911_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op1[29] O=$abc$64360$new_n7285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$new_n5713_ I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op1[31] O=$abc$64360$new_n7286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27104_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[0]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=soc.cpu.reg_pc[0] O=soc.cpu.cpuregs.wdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[0] I3=soc.cpu.reg_out[0] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_store I3=soc.cpu.latched_branch O=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y I3=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16199_Y[0]_new_ I1=soc.cpu.irq_pending[0] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27104_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_state[0] I2=soc.cpu.reg_next_pc[0] I3=soc.cpu.latched_compr O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16199_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7295_ I3=$abc$64360$new_n7294_ O=soc.cpu.cpuregs.wdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[1] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[1] O=$abc$64360$new_n7294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[1]_new_ I2=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I3=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[0]_new_inv_ O=$abc$64360$new_n7295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27088_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[2]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[2] O=soc.cpu.cpuregs.wdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[2]_new_ I2=soc.cpu.reg_next_pc[2] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27088_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[2] I3=soc.cpu.reg_out[2] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27080_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[3]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[3] O=soc.cpu.cpuregs.wdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[3] I3=soc.cpu.reg_out[3] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[3]_new_ I2=soc.cpu.reg_next_pc[3] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27080_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7304_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27076_new_inv_ O=soc.cpu.cpuregs.wdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[4]_new_ I2=soc.cpu.reg_next_pc[4] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27076_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[3]_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[4] I3=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y O=$abc$64360$new_n7304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27072_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[5]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[5] O=soc.cpu.cpuregs.wdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[5] I3=soc.cpu.reg_out[5] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[5]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[5] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27072_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[5] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[5] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27068_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[6]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[6] O=soc.cpu.cpuregs.wdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[6] I3=soc.cpu.reg_out[6] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[6]_new_ I2=soc.cpu.reg_next_pc[6] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27068_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27064_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[7]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[7] O=soc.cpu.cpuregs.wdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[7] I3=soc.cpu.reg_out[7] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[7]_new_ I2=soc.cpu.reg_next_pc[7] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27064_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7317_ I3=$abc$64360$new_n7316_ O=soc.cpu.cpuregs.wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[8] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[8] O=$abc$64360$new_n7316_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[8]_new_ I1=soc.cpu.irq_pending[8] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[8] O=$abc$64360$new_n7317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[8] I3=soc.cpu.reg_out[8] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27056_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[9]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[9] O=soc.cpu.cpuregs.wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[9]_new_ I2=soc.cpu.reg_next_pc[9] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27056_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[9] I3=soc.cpu.reg_out[9] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27052_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[10]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[10] O=soc.cpu.cpuregs.wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[10] I3=soc.cpu.reg_out[10] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[10]_new_ I2=soc.cpu.reg_next_pc[10] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27052_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7328_ I3=$abc$64360$new_n7326_ O=soc.cpu.cpuregs.wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[11]_new_ I1=soc.cpu.irq_pending[11] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[11] O=$abc$64360$new_n7326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[11] I3=soc.cpu.reg_out[11] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[11] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[11] O=$abc$64360$new_n7328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27044_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[12]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[12] O=soc.cpu.cpuregs.wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[12] I3=soc.cpu.reg_out[12] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[12]_new_ I2=soc.cpu.reg_next_pc[12] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27044_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27040_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[13]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[13] O=soc.cpu.cpuregs.wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[13] I3=soc.cpu.reg_out[13] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[13]_new_ I2=soc.cpu.reg_next_pc[13] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27040_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27036_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[14]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[14] O=soc.cpu.cpuregs.wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[14]_new_ I2=soc.cpu.reg_next_pc[14] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27036_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[14] I3=soc.cpu.reg_out[14] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7341_ I3=$abc$64360$new_n7339_ O=soc.cpu.cpuregs.wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[15]_new_ I1=soc.cpu.irq_pending[15] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[15] O=$abc$64360$new_n7339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[15] I3=soc.cpu.reg_out[15] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[15] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[15] O=$abc$64360$new_n7341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7344_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27028_new_inv_ O=soc.cpu.cpuregs.wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[16]_new_ I2=soc.cpu.reg_next_pc[16] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27028_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[15]_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[16] I3=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y O=$abc$64360$new_n7344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27024_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[17]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[17] O=soc.cpu.cpuregs.wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[17] I3=soc.cpu.reg_out[17] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[17]_new_ I2=soc.cpu.reg_next_pc[17] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27024_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7350_ I3=$abc$64360$new_n7349_ O=soc.cpu.cpuregs.wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[18] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[18] O=$abc$64360$new_n7349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[18]_new_ I2=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I3=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8243[17]_new_inv_ O=$abc$64360$new_n7350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27016_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[19]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[19] O=soc.cpu.cpuregs.wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[19] I3=soc.cpu.reg_out[19] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[19]_new_ I2=soc.cpu.reg_next_pc[19] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27016_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27012_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[20]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[20] O=soc.cpu.cpuregs.wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[20] I3=soc.cpu.reg_out[20] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[20]_new_ I2=soc.cpu.reg_next_pc[20] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27012_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27008_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[21]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[21] O=soc.cpu.cpuregs.wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[21] I3=soc.cpu.reg_out[21] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[21]_new_ I2=soc.cpu.reg_next_pc[21] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27008_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27004_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[22]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[22] O=soc.cpu.cpuregs.wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[22] I3=soc.cpu.reg_out[22] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[22]_new_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[22] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27004_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.irq_pending[22] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[22] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27000_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[23]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[23] O=soc.cpu.cpuregs.wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[23] I3=soc.cpu.reg_out[23] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[23]_new_ I2=soc.cpu.reg_next_pc[23] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27000_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7370_ I3=$abc$64360$new_n7368_ O=soc.cpu.cpuregs.wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[24]_new_ I1=soc.cpu.irq_pending[24] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[24] O=$abc$64360$new_n7368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[24] I3=soc.cpu.reg_out[24] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[24] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[24] O=$abc$64360$new_n7370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26981_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[25]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[25] O=soc.cpu.cpuregs.wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[25] I3=soc.cpu.reg_out[25] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[25]_new_ I2=soc.cpu.reg_next_pc[25] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26981_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26973_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[26]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[26] O=soc.cpu.cpuregs.wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[26] I3=soc.cpu.reg_out[26] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[26]_new_ I2=soc.cpu.reg_next_pc[26] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26973_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7379_ I3=$abc$64360$new_n7378_ O=soc.cpu.cpuregs.wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[27] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=soc.cpu.irq_state[0] I3=soc.cpu.reg_next_pc[27] O=$abc$64360$new_n7378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[27]_new_ I1=soc.cpu.irq_pending[27] I2=soc.cpu.irq_state[1] I3=soc.cpu.irq_mask[27] O=$abc$64360$new_n7379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010100010101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[27] I3=soc.cpu.reg_out[27] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26947_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[28]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[28] O=soc.cpu.cpuregs.wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[28] I3=soc.cpu.reg_out[28] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[28]_new_ I2=soc.cpu.reg_next_pc[28] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26947_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26936_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[29]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[29] O=soc.cpu.cpuregs.wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[29] I3=soc.cpu.reg_out[29] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[29]_new_ I2=soc.cpu.reg_next_pc[29] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26936_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26922_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[30]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[30] O=soc.cpu.cpuregs.wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[30]_new_ I2=soc.cpu.reg_next_pc[30] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26922_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[30] I3=soc.cpu.reg_out[30] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26914_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[31]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[31] O=soc.cpu.cpuregs.wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1298$2396_Y_new_ I1=soc.cpu.latched_stalu I2=soc.cpu.alu_out_q[31] I3=soc.cpu.reg_out[31] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4315.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$64360$techmap\soc.cpu.$and$picorv32.v:1307$2402_Y[31]_new_ I2=soc.cpu.reg_next_pc[31] I3=soc.cpu.irq_state[0] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$26914_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13962_Y_new_inv_ I3=$abc$64360$new_n7394_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[0] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[0] O=$abc$64360$new_n7394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I1=$abc$64360$new_n7396_ I2=soc.cpu.decoded_rs2[1] I3=soc.cpu.decoded_rs2[0] O=$abc$64360$new_n7395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[5] I1=soc.cpu.decoded_rs2[4] I2=soc.cpu.decoded_rs2[3] I3=soc.cpu.decoded_rs2[2] O=$abc$64360$new_n7396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.decoded_imm[0] I1=$abc$64360$new_n7398_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[0] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13962_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=soc.cpu.is_lui_auipc_jal I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi O=$abc$64360$new_n7398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13963_Y_new_inv_ I3=$abc$64360$new_n7400_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[1] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[1] O=$abc$64360$new_n7400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[1] I1=$abc$64360$new_n7398_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[1] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13963_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13964_Y_new_inv_ I3=$abc$64360$new_n7403_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[2] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[2] O=$abc$64360$new_n7403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[2] I1=$abc$64360$new_n7398_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[2] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13964_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13965_Y_new_inv_ I3=$abc$64360$new_n7406_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[3] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[3] O=$abc$64360$new_n7406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[3] I1=$abc$64360$new_n7398_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[3] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13965_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13966_Y_new_inv_ I3=$abc$64360$new_n7409_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[4] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[4] O=$abc$64360$new_n7409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[4] I1=$abc$64360$new_n7398_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[4] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13966_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13967_Y_new_inv_ I3=$abc$64360$new_n7412_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[5] I3=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[5] O=$abc$64360$new_n7412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=soc.cpu.decoded_imm[5] I1=$abc$64360$new_n7398_ I2=soc.cpu.is_slli_srli_srai I3=soc.cpu.decoded_rs2[5] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13967_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7415_ I2=soc.cpu.decoded_imm[6] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[6] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[6] O=$abc$64360$new_n7415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7417_ I2=soc.cpu.decoded_imm[7] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[7] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[7] O=$abc$64360$new_n7417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7419_ I2=soc.cpu.decoded_imm[8] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[8] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[8] O=$abc$64360$new_n7419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7421_ I2=soc.cpu.decoded_imm[9] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[9] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[9] O=$abc$64360$new_n7421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7423_ I2=soc.cpu.decoded_imm[10] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[10] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[10] O=$abc$64360$new_n7423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7425_ I2=soc.cpu.decoded_imm[11] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[11] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[11] O=$abc$64360$new_n7425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7427_ I2=soc.cpu.decoded_imm[12] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[12] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[12] O=$abc$64360$new_n7427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7429_ I2=soc.cpu.decoded_imm[13] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[13] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[13] O=$abc$64360$new_n7429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7431_ I2=soc.cpu.decoded_imm[14] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[14] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[14] O=$abc$64360$new_n7431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7433_ I2=soc.cpu.decoded_imm[15] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[15] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[15] O=$abc$64360$new_n7433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7435_ I2=soc.cpu.decoded_imm[16] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[0] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[0] O=$abc$64360$new_n7435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7437_ I2=soc.cpu.decoded_imm[17] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[1] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[1] O=$abc$64360$new_n7437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7439_ I2=soc.cpu.decoded_imm[18] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[2] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[2] O=$abc$64360$new_n7439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7441_ I2=soc.cpu.decoded_imm[19] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[3] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[3] O=$abc$64360$new_n7441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7443_ I2=soc.cpu.decoded_imm[20] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[4] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[4] O=$abc$64360$new_n7443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7445_ I2=soc.cpu.decoded_imm[21] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[5] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[5] O=$abc$64360$new_n7445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7447_ I2=soc.cpu.decoded_imm[22] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[6] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[6] O=$abc$64360$new_n7447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7449_ I2=soc.cpu.decoded_imm[23] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[7] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[7] O=$abc$64360$new_n7449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7451_ I2=soc.cpu.decoded_imm[24] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[8] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[8] O=$abc$64360$new_n7451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7453_ I2=soc.cpu.decoded_imm[25] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[9] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[9] O=$abc$64360$new_n7453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7455_ I2=soc.cpu.decoded_imm[26] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[10] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[10] O=$abc$64360$new_n7455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7457_ I2=soc.cpu.decoded_imm[27] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[11] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[11] O=$abc$64360$new_n7457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7459_ I2=soc.cpu.decoded_imm[28] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[12] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[12] O=$abc$64360$new_n7459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7461_ I2=soc.cpu.decoded_imm[29] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[13] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[13] O=$abc$64360$new_n7461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7463_ I2=soc.cpu.decoded_imm[30] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[14] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[14] O=$abc$64360$new_n7463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7465_ I2=soc.cpu.decoded_imm[31] I3=$abc$64360$new_n7398_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$abc$64360$new_n7395_ I1=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] I2=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[15] I3=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[15] O=$abc$64360$new_n7465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$new_n7479_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[0]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[0]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$new_n7470_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I3=$abc$64360$new_n7468_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12300_new_ I1=soc.cpu.mem_rdata[24] I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$10495_new_ I3=$abc$64360$soc.cpu.mem_rdata[8]_new_inv_ O=$abc$64360$new_n7468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op1[1] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$10495_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[16] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_la_wstrb[0]_new_ I3=$abc$64360$soc.cpu.mem_rdata[0]_new_inv_ O=$abc$64360$new_n7470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.mem_wordsize[1] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op1[0] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111010111
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29230[0]_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[0]_new_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29230[1]_new_ I3=$abc$64360$new_n7473_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[0] I3=soc.cpu.pcpi_mul.pcpi_rd[0] O=$abc$64360$new_n7473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpuregs_rs1[0] I2=soc.cpu.instr_setq I3=soc.cpu.instr_getq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29230[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16201_Y_new_inv_ I3=soc.cpu.count_cycle[0] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7477_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[0] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16201_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[32] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[32] O=$abc$64360$new_n7477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[0] I3=soc.cpu.instr_maskirq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29230[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[0] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[0] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n7491_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[1]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[1]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$new_n7483_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I3=$abc$64360$new_n7482_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[25] I3=$abc$64360$soc.cpu.mem_rdata[9]_new_inv_ O=$abc$64360$new_n7482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101011101
.gate SB_LUT4 I0=soc.cpu.mem_rdata[17] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_la_wstrb[0]_new_ I3=$abc$64360$soc.cpu.mem_rdata[1]_new_inv_ O=$abc$64360$new_n7483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7485_ I2=soc.cpu.cpuregs_rs1[1] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29237[0]_new_inv_ I1=$abc$64360$new_n7486_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[1]_new_inv_ I3=$abc$64360$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_ O=$abc$64360$new_n7485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[1] I3=soc.cpu.pcpi_mul.pcpi_rd[1] O=$abc$64360$new_n7486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16202_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=soc.cpu.count_cycle[1] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28930_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[33] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16202_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[33] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[1] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28930_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[1] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[1] I3=soc.cpu.instr_maskirq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29237[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[1] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[1] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n7504_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[2]_new_ I2=$abc$64360$soc.cpu.mem_rdata_word[2]_new_inv_ I3=soc.cpu.cpu_state[5] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$abc$64360$new_n7496_ I1=$abc$64360$new_n7494_ I2=$abc$64360$soc.cpu.mem_rdata[2]_new_inv_ I3=$abc$64360$soc.cpu.mem_la_wstrb[0]_new_ O=$abc$64360$soc.cpu.mem_rdata_word[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000000010001
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5452.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[2]_new_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12300_new_ I3=soc.cpu.mem_rdata[26] O=$abc$64360$new_n7494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$10495_new_ I3=$abc$64360$soc.cpu.mem_rdata[10]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$5452.$and$/usr/local/bin/../share/yosys/techmap.v:434$13949_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata[18] I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_ O=$abc$64360$new_n7496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7498_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14880_Y_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[2] I3=soc.cpu.pcpi_mul.pcpi_rd[2] O=$abc$64360$new_n7498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29244[0]_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[2]_new_ I2=soc.cpu.cpuregs_rs1[2] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14880_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16203_Y_new_inv_ I3=soc.cpu.count_cycle[2] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28926_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[34] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16203_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[34] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[2] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28926_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[2] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[2] I3=soc.cpu.instr_maskirq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29244[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[2] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[2] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n7509_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[3]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=soc.cpu.irq_pending[3] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$new_n7508_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I3=$abc$64360$new_n7507_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[27] I3=$abc$64360$soc.cpu.mem_rdata[11]_new_inv_ O=$abc$64360$new_n7507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101011101
.gate SB_LUT4 I0=soc.cpu.mem_rdata[19] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_la_wstrb[0]_new_ I3=$abc$64360$soc.cpu.mem_rdata[3]_new_inv_ O=$abc$64360$new_n7508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[3]_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[3] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7511_ I2=soc.cpu.cpuregs_rs1[3] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29251[0]_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[3]_new_ I3=$abc$64360$new_n7512_ O=$abc$64360$new_n7511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[3] I3=soc.cpu.pcpi_mul.pcpi_rd[3] O=$abc$64360$new_n7512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16204_Y_new_inv_ I3=soc.cpu.count_cycle[3] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28922_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[35] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16204_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[35] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[3] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28922_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[3] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[3] I3=soc.cpu.instr_maskirq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29251[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n7530_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[4]_new_ I2=$abc$64360$soc.cpu.mem_rdata_word[4]_new_inv_ I3=soc.cpu.cpu_state[5] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7519_ I2=$abc$64360$soc.cpu.mem_rdata[4]_new_inv_ I3=$abc$64360$soc.cpu.mem_la_wstrb[0]_new_ O=$abc$64360$soc.cpu.mem_rdata_word[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7522_ I2=$abc$64360$new_n7520_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ O=$abc$64360$new_n7519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=$abc$64360$soc.cpu.mem_rdata[12]_new_ I3=soc.cpu.mem_rdata[28] O=$abc$64360$new_n7520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011111011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4532_ I3=$abc$64360$new_n4527_ O=$abc$64360$soc.cpu.mem_rdata[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata[20] I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_ O=$abc$64360$new_n7522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7524_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[4]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7526_ I1=$abc$64360$new_n7525_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[4] O=$abc$64360$new_n7524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[4] I3=soc.cpu.pcpi_mul.pcpi_rd[4] O=$abc$64360$new_n7525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[4] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[4] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16205_Y_new_inv_ I3=soc.cpu.count_cycle[4] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28918_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[36] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16205_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[36] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[4] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28918_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[4] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[4] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7537_ I2=soc.cpu.cpu_state[5] I3=$abc$64360$soc.cpu.mem_rdata_word[5]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7533_ I2=$abc$64360$soc.cpu.mem_rdata[5]_new_inv_ I3=$abc$64360$soc.cpu.mem_la_wstrb[0]_new_ O=$abc$64360$soc.cpu.mem_rdata_word[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7536_ I2=$abc$64360$new_n7534_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ O=$abc$64360$new_n7533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=$abc$64360$soc.cpu.mem_rdata[13]_new_ I3=soc.cpu.mem_rdata[29] O=$abc$64360$new_n7534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011111011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4653_ I3=$abc$64360$new_n4650_ O=$abc$64360$soc.cpu.mem_rdata[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_rdata[21] I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_ O=$abc$64360$new_n7536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n7544_ I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7538_ I3=$abc$64360$new_n7543_ O=$abc$64360$new_n7537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[5]_new_ I1=$abc$64360$new_n7539_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[5] O=$abc$64360$new_n7538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[5] I3=soc.cpu.pcpi_mul.pcpi_rd[5] O=$abc$64360$new_n7539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16206_Y_new_inv_ I3=soc.cpu.count_cycle[5] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28914_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[37] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16206_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[37] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[5] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28914_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[5] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[5] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7543_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[5] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7557_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[6]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[6]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$new_n7549_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I3=$abc$64360$new_n7547_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=$abc$64360$soc.cpu.mem_rdata[14]_new_ I3=soc.cpu.mem_rdata[30] O=$abc$64360$new_n7547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011111011111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n4660_ I3=$abc$64360$new_n4657_ O=$abc$64360$soc.cpu.mem_rdata[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$abc$64360$soc.cpu.mem_la_wstrb[0]_new_ I1=$abc$64360$soc.cpu.mem_rdata[6]_new_ I2=soc.cpu.mem_rdata[22] I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_ O=$abc$64360$new_n7549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7551_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[6]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7553_ I1=$abc$64360$new_n7552_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[6] O=$abc$64360$new_n7551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[6] I3=soc.cpu.pcpi_mul.pcpi_rd[6] O=$abc$64360$new_n7552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[6] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[6] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16207_Y_new_inv_ I3=soc.cpu.count_cycle[6] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28910_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[38] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16207_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[38] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[6] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28910_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[6] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[6] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n7570_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[7]_new_ I2=$abc$64360$soc.cpu.mem_rdata_word[7]_new_inv_ I3=soc.cpu.cpu_state[5] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=soc.cpu.mem_rdata[23] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13943_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata[7]_new_ I3=$abc$64360$soc.cpu.mem_la_wstrb[0]_new_ O=$abc$64360$new_n7562_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$64360$new_n7564_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29279[0]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[7]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7565_ I2=soc.cpu.cpuregs_rs1[7] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ O=$abc$64360$new_n7564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[7] I3=soc.cpu.pcpi_mul.pcpi_rd[7] O=$abc$64360$new_n7565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16208_Y_new_inv_ I3=soc.cpu.count_cycle[7] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7568_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[39] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16208_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[7] I1=soc.cpu.instr_rdinstr I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[39] O=$abc$64360$new_n7568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[7] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[7] I3=soc.cpu.instr_maskirq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29279[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[7] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n7576_ I1=soc.cpu.cpu_state[5] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_ I3=$abc$64360$new_n7573_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111010101
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_is_lb I3=$abc$64360$soc.cpu.mem_rdata_word[7]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n7575_ I1=$abc$64360$new_n7574_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_ I3=soc.cpu.mem_rdata[24] O=$abc$64360$new_n7573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5885_ I3=$abc$64360$soc.cpu.mem_rdata[8]_new_inv_ O=$abc$64360$new_n7574_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.latched_is_lb I3=soc.cpu.latched_is_lh O=$abc$64360$new_n7575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$new_n7583_ I1=soc.cpu.cpu_state[2] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14886_Y_new_inv_ I3=$abc$64360$new_n7582_ O=$abc$64360$new_n7576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$64360$new_n7578_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[8]_new_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[8] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14886_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[8] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.timer[8] I3=soc.cpu.instr_timer O=$abc$64360$new_n7578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16209_Y_new_inv_ I3=soc.cpu.count_cycle[8] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7581_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[40] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16209_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[8] I1=soc.cpu.instr_rdinstr I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[40] O=$abc$64360$new_n7581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[8] I3=soc.cpu.pcpi_mul.pcpi_rd[8] O=$abc$64360$new_n7582_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[8] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[8] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7583_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7594_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[9]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[9]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_ I2=$abc$64360$new_n7575_ I3=$abc$64360$soc.cpu.mem_rdata_word[9]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_ I1=soc.cpu.mem_rdata[25] I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I3=$abc$64360$soc.cpu.mem_rdata[9]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_word[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7588_ I3=$abc$64360$new_n7593_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[9]_new_ I1=$abc$64360$new_n7589_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[9] O=$abc$64360$new_n7588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[9] I3=soc.cpu.pcpi_mul.pcpi_rd[9] O=$abc$64360$new_n7589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16210_Y_new_inv_ I3=soc.cpu.count_cycle[9] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7592_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[9] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16210_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[41] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[41] O=$abc$64360$new_n7592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[9] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.timer[9] I3=soc.cpu.instr_timer O=$abc$64360$new_n7593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[9] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[9] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[10]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=soc.cpu.irq_pending[10] O=$abc$64360$new_n7599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7601_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14888_Y_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[10] I3=soc.cpu.pcpi_mul.pcpi_rd[10] O=$abc$64360$new_n7601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29300[0]_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[10]_new_ I2=soc.cpu.cpuregs_rs1[10] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14888_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16211_Y_new_inv_ I3=soc.cpu.count_cycle[10] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28894_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[42] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16211_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[42] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[10] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28894_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[10] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[10] I3=soc.cpu.instr_maskirq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29300[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7610_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[11]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_ I2=$abc$64360$new_n7575_ I3=$abc$64360$soc.cpu.mem_rdata_word[11]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_ I1=soc.cpu.mem_rdata[27] I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I3=$abc$64360$soc.cpu.mem_rdata[11]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_word[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=$abc$64360$new_n7617_ I1=soc.cpu.cpu_state[2] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14889_Y_new_inv_ I3=$abc$64360$new_n7616_ O=$abc$64360$new_n7610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$64360$new_n7612_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[11]_new_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[11] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14889_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[11] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[11] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16212_Y_new_inv_ I3=soc.cpu.count_cycle[11] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7615_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[43] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16212_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[11] I1=soc.cpu.instr_rdinstr I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[43] O=$abc$64360$new_n7615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[11] I3=soc.cpu.pcpi_mul.pcpi_rd[11] O=$abc$64360$new_n7616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[11] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[11] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7628_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[12]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[12]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_ I2=$abc$64360$new_n7575_ I3=$abc$64360$soc.cpu.mem_rdata_word[12]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_ I1=soc.cpu.mem_rdata[28] I2=$abc$64360$soc.cpu.mem_rdata[12]_new_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ O=$abc$64360$soc.cpu.mem_rdata_word[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7622_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[12]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7623_ I1=$abc$64360$new_n7624_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[12] O=$abc$64360$new_n7622_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[12] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[12] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[12] I3=soc.cpu.pcpi_mul.pcpi_rd[12] O=$abc$64360$new_n7624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16213_Y_new_inv_ I3=soc.cpu.count_cycle[12] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7627_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[44] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16213_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[12] I1=soc.cpu.instr_rdinstr I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[44] O=$abc$64360$new_n7627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[12] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[12] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7628_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7639_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[13]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[13]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_ I2=$abc$64360$new_n7575_ I3=$abc$64360$soc.cpu.mem_rdata_word[13]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_ I1=soc.cpu.mem_rdata[29] I2=$abc$64360$soc.cpu.mem_rdata[13]_new_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ O=$abc$64360$soc.cpu.mem_rdata_word[13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7633_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[13]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7635_ I1=$abc$64360$new_n7634_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[13] O=$abc$64360$new_n7633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[13] I3=soc.cpu.pcpi_mul.pcpi_rd[13] O=$abc$64360$new_n7634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[13] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[13] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16214_Y_new_inv_ I3=soc.cpu.count_cycle[13] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28882_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[45] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16214_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[45] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[13] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28882_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[13] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[13] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7650_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[14]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[14]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_ I2=$abc$64360$new_n7575_ I3=$abc$64360$soc.cpu.mem_rdata_word[14]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_ I1=soc.cpu.mem_rdata[30] I2=$abc$64360$soc.cpu.mem_rdata[14]_new_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ O=$abc$64360$soc.cpu.mem_rdata_word[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7644_ I3=$abc$64360$new_n7649_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[14]_new_ I1=$abc$64360$new_n7645_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[14] O=$abc$64360$new_n7644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100010001
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[14] I3=soc.cpu.pcpi_mul.pcpi_rd[14] O=$abc$64360$new_n7645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16215_Y_new_inv_ I3=soc.cpu.count_cycle[14] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7648_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[14] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16215_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[46] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[46] O=$abc$64360$new_n7648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[14] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.timer[14] I3=soc.cpu.instr_timer O=$abc$64360$new_n7649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.irq_pending[14] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[14] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7654_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[15]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_ I2=$abc$64360$new_n7575_ I3=$abc$64360$soc.cpu.mem_rdata_word[15]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=$abc$64360$soc.cpu.mem_rdata[15]_new_ I1=$abc$64360$new_n5885_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_ I3=soc.cpu.mem_rdata[31] O=$abc$64360$soc.cpu.mem_rdata_word[15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$abc$64360$new_n7661_ I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7655_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[15]_new_ O=$abc$64360$new_n7654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$64360$new_n7657_ I1=$abc$64360$new_n7656_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[15] O=$abc$64360$new_n7655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[15] I3=soc.cpu.pcpi_mul.pcpi_rd[15] O=$abc$64360$new_n7656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[15] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[15] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16216_Y_new_inv_ I3=soc.cpu.count_cycle[15] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28810_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[47] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16216_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[47] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[15] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28810_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[15] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[15] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n7666_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[16]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=soc.cpu.irq_pending[16] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[16] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_ I2=$abc$64360$soc.cpu.mem_rdata_word[15]_new_inv_ I3=soc.cpu.latched_is_lh O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5467.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I2=soc.cpu.latched_is_lh I3=soc.cpu.latched_is_lb O=$abc$64360$new_n7665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[16]_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[16] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29345_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[16]_new_ I3=$abc$64360$new_n7670_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29342[0]_new_inv_ I2=soc.cpu.cpuregs_rs1[16] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29345_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.timer[16] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[16] I3=soc.cpu.instr_maskirq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29342[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[16] I3=soc.cpu.pcpi_mul.pcpi_rd[16] O=$abc$64360$new_n7670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16217_Y_new_inv_ I3=soc.cpu.count_cycle[16] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7673_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[16] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16217_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[48] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[48] O=$abc$64360$new_n7673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7683_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[17]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[17]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[17] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14895_Y_new_inv_ I3=$abc$64360$new_n7682_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7678_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[17]_new_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[17] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14895_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[17] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[17] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16218_Y_new_inv_ I3=soc.cpu.count_cycle[17] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28870_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[49] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16218_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[49] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[17] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28870_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[17] I3=soc.cpu.pcpi_mul.pcpi_rd[17] O=$abc$64360$new_n7682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[17] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[17] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7693_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[18]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[18]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[18] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14896_Y_new_inv_ I3=$abc$64360$new_n7692_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7688_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[18]_new_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[18] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14896_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[18] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.timer[18] I3=soc.cpu.instr_timer O=$abc$64360$new_n7688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16219_Y_new_inv_ I3=soc.cpu.count_cycle[18] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28866_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[50] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16219_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[50] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[18] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28866_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[18] I3=soc.cpu.pcpi_mul.pcpi_rd[18] O=$abc$64360$new_n7692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[18] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[18] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n7696_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[19]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I3=soc.cpu.irq_pending[19] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[19] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[19]_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[19] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29366_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[19]_new_ I3=$abc$64360$new_n7700_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29363[0]_new_inv_ I2=soc.cpu.cpuregs_rs1[19] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29366_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.timer[19] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[19] I3=soc.cpu.instr_maskirq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29363[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[19] I3=soc.cpu.pcpi_mul.pcpi_rd[19] O=$abc$64360$new_n7700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16220_Y_new_inv_ I3=soc.cpu.count_cycle[19] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7703_ I2=soc.cpu.instr_rdinstrh I3=soc.cpu.count_instr[51] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16220_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[19] I1=soc.cpu.instr_rdinstr I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[51] O=$abc$64360$new_n7703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7713_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[20]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[20]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[20] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7707_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[20]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7709_ I1=$abc$64360$new_n7708_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[20] O=$abc$64360$new_n7707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[20] I3=soc.cpu.pcpi_mul.pcpi_rd[20] O=$abc$64360$new_n7708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[20] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[20] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16221_Y_new_inv_ I3=soc.cpu.count_cycle[20] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28858_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[52] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16221_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[52] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[20] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28858_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[20] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[20] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7723_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[21]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[21]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[21] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7717_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[21]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7719_ I1=$abc$64360$new_n7718_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[21] O=$abc$64360$new_n7717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[21] I3=soc.cpu.pcpi_mul.pcpi_rd[21] O=$abc$64360$new_n7718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[21] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[21] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16222_Y_new_inv_ I3=soc.cpu.count_cycle[21] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28854_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[53] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16222_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[53] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[21] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28854_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[21] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[21] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7733_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[22]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[22]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[22] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14900_Y_new_inv_ I3=$abc$64360$new_n7732_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7728_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[22]_new_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[22] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14900_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[22] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[22] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16223_Y_new_inv_ I3=soc.cpu.count_cycle[22] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28850_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[54] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16223_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[54] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[22] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28850_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[22] I3=soc.cpu.pcpi_mul.pcpi_rd[22] O=$abc$64360$new_n7732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[22] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[22] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7743_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[23]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[23]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[23] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$64360$new_n7737_ I2=soc.cpu.cpuregs_rs1[23] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29391[0]_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[23]_new_ I3=$abc$64360$new_n7738_ O=$abc$64360$new_n7737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[23] I3=soc.cpu.pcpi_mul.pcpi_rd[23] O=$abc$64360$new_n7738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16224_Y_new_inv_ I3=soc.cpu.count_cycle[23] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7741_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[23] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16224_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[55] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[55] O=$abc$64360$new_n7741_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[23] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[23] I3=soc.cpu.instr_maskirq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29391[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[23] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[23] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7743_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7753_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[24]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[24]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[24] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$64360$new_n7747_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29398[0]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[24]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7748_ I2=soc.cpu.cpuregs_rs1[24] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ O=$abc$64360$new_n7747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[24] I3=soc.cpu.pcpi_mul.pcpi_rd[24] O=$abc$64360$new_n7748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16225_Y_new_inv_ I3=soc.cpu.count_cycle[24] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28842_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[56] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16225_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[56] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[24] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28842_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[24] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[24] I3=soc.cpu.instr_maskirq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29398[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[24] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7753_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n7763_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[25]_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[25]_new_inv_ I3=soc.cpu.cpu_state[2] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111011101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[25] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14903_Y_new_inv_ I3=$abc$64360$new_n7757_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14872_Y[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[25] I3=soc.cpu.pcpi_mul.pcpi_rd[25] O=$abc$64360$new_n7757_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29405[0]_new_inv_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[25]_new_ I2=soc.cpu.cpuregs_rs1[25] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14903_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16226_Y_new_inv_ I3=soc.cpu.count_cycle[25] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7761_ I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[25] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16226_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[57] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[57] O=$abc$64360$new_n7761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.timer[25] I1=soc.cpu.instr_timer I2=soc.cpu.irq_mask[25] I3=soc.cpu.instr_maskirq O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29405[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[25] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[25] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7763_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7773_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[26]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[26]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[26] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7767_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[26]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7769_ I1=$abc$64360$new_n7768_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[26] O=$abc$64360$new_n7767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[26] I3=soc.cpu.pcpi_mul.pcpi_rd[26] O=$abc$64360$new_n7768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[26] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[26] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16227_Y_new_inv_ I3=soc.cpu.count_cycle[26] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28834_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[58] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16227_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[58] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[26] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28834_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[26] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[26] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n7776_ I1=soc.cpu.cpu_state[5] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I3=$abc$64360$new_n7775_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[27] O=$abc$64360$new_n7775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$new_n7783_ I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7777_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[27]_new_ O=$abc$64360$new_n7776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$abc$64360$new_n7779_ I1=$abc$64360$new_n7778_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[27] O=$abc$64360$new_n7777_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[27] I3=soc.cpu.pcpi_mul.pcpi_rd[27] O=$abc$64360$new_n7778_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[27] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[27] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7779_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16228_Y_new_inv_ I3=soc.cpu.count_cycle[27] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28830_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[59] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16228_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[59] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[27] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28830_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[27] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[27] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7783_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7793_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[28]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[28]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[28] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7787_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[28]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7789_ I1=$abc$64360$new_n7788_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[28] O=$abc$64360$new_n7787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[28] I3=soc.cpu.pcpi_mul.pcpi_rd[28] O=$abc$64360$new_n7788_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[28] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[28] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16229_Y_new_inv_ I3=soc.cpu.count_cycle[28] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28826_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[60] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16229_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[60] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[28] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28826_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[28] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[28] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7803_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[29]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[29]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[29] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$new_n7797_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[29]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7799_ I1=$abc$64360$new_n7798_ I2=soc.cpu.instr_timer I3=soc.cpu.timer[29] O=$abc$64360$new_n7797_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[29] I3=soc.cpu.pcpi_mul.pcpi_rd[29] O=$abc$64360$new_n7798_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[29] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.irq_mask[29] I3=soc.cpu.instr_maskirq O=$abc$64360$new_n7799_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16230_Y_new_inv_ I3=soc.cpu.count_cycle[29] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28822_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[61] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16230_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[61] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[29] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28822_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[29] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[29] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7803_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7813_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[30]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[30]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[30] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14908_Y_new_inv_ I3=$abc$64360$new_n7812_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7808_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[30]_new_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[30] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14908_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[30] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.timer[30] I3=soc.cpu.instr_timer O=$abc$64360$new_n7808_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16231_Y_new_inv_ I3=soc.cpu.count_cycle[30] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28818_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[62] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16231_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[62] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[30] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28818_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[30] I3=soc.cpu.pcpi_mul.pcpi_rd[30] O=$abc$64360$new_n7812_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[30] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[30] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7823_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[31]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[31]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110011
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13882_Y_new_inv_ I2=$abc$64360$new_n7665_ I3=soc.cpu.mem_rdata[31] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[2] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14909_Y_new_inv_ I3=$abc$64360$new_n7822_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16200_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=$abc$64360$new_n7818_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[31]_new_ I2=soc.cpu.instr_maskirq I3=soc.cpu.irq_mask[31] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14909_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[31] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$29454[1]_new_inv_ I2=soc.cpu.timer[31] I3=soc.cpu.instr_timer O=$abc$64360$new_n7818_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110111011101
.gate SB_LUT4 I0=soc.cpu.instr_rdcycle I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16232_Y_new_inv_ I3=soc.cpu.count_cycle[31] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$and$/usr/local/bin/../share/yosys/techmap.v:434$14877_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101100001011
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28814_new_inv_ I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[63] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3404.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16232_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=soc.cpu.count_instr[63] I1=soc.cpu.instr_rdinstrh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[31] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$28814_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$3398.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14871_Y_new_inv_ I1=soc.cpu.pcpi_div.pcpi_wr I2=soc.cpu.pcpi_div.pcpi_rd[31] I3=soc.cpu.pcpi_mul.pcpi_rd[31] O=$abc$64360$new_n7822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[31] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16196_Y_new_inv_ I2=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[31] I3=soc.cpu.cpu_state[3] O=$abc$64360$new_n7823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n4500_ I1=soc.cpu.irq_pending[1] I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$38261[1]_new_ I3=soc.cpu.irq_mask[1] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$2731.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111010101110
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$31410_new_ I1=$abc$64360$new_n7827_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_ I3=soc.simpleuart.recv_state[0] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14120_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011111110
.gate SB_LUT4 I0=$abc$64360$auto$alumacc.cc:491:replace_alu$7198[31] I1=$abc$64360$new_n5392_ I2=soc.simpleuart.recv_state[0] I3=soc.simpleuart.recv_state[2] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$31410_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5392_ I2=pin_2 I3=soc.simpleuart.recv_state[0] O=$abc$64360$new_n7827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14127_Y_new_ I1=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$and$/usr/local/bin/../share/yosys/techmap.v:434$14122_Y[1]_new_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_ I3=$abc$64360$auto$wreduce.cc:454:run$7059[1] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14120_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$45732[1]_new_inv_ I3=$abc$64360$auto$rtlil.cc:1875:Or$7194_new_inv_ O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14127_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=soc.simpleuart.recv_state[0] I1=$abc$64360$new_n5392_ I2=$abc$64360$auto$alumacc.cc:491:replace_alu$7198[31] I3=soc.simpleuart.recv_state[2] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$and$/usr/local/bin/../share/yosys/techmap.v:434$14122_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[0] I3=$abc$64360$new_n7834_ O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$45732[1]_new_inv_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$31410_new_ I3=$abc$64360$new_n5390_ O=$abc$64360$new_n7834_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$64360$new_n5231_ I1=$abc$64360$new_n5258_ I2=$abc$64360$new_n5298_ I3=$abc$64360$auto$opt_reduce.cc:132:opt_mux$7014_new_ O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14299_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=soc.spimemio.state[3] I1=soc.spimemio.state[2] I2=soc.spimemio.state[0] I3=soc.spimemio.state[1] O=$abc$64360$auto$opt_reduce.cc:132:opt_mux$7014_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011100100111
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[0] I3=clock.counterI[10] O=$abc$64360$techmap\clock.$procmux$2656_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62934 I3=$abc$64360$procmux$6605_Y[0]_new_ O=$abc$64360$procmux$6609_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[0] I3=gpio[0] O=$abc$64360$procmux$6605_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[8] I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$12258[4]_new_ I2=$abc$64360$new_n5570_ I3=$abc$64360$new_n5573_ O=$abc$64360$new_n7881_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62930 I3=$abc$64360$procmux$6605_Y[1]_new_ O=$abc$64360$procmux$6609_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[1] I3=gpio[1] O=$abc$64360$procmux$6605_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62938 I3=$abc$64360$procmux$6605_Y[2]_new_ O=$abc$64360$procmux$6609_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[2] I3=gpio[2] O=$abc$64360$procmux$6605_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62942 I3=$abc$64360$procmux$6605_Y[3]_new_ O=$abc$64360$procmux$6609_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[3] I3=gpio[3] O=$abc$64360$procmux$6605_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62946 I3=$abc$64360$procmux$6605_Y[4]_new_ O=$abc$64360$procmux$6609_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[4] I3=gpio[4] O=$abc$64360$procmux$6605_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62950 I3=$abc$64360$procmux$6605_Y[5]_new_ O=$abc$64360$procmux$6609_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[5] I3=gpio[5] O=$abc$64360$procmux$6605_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62954 I3=$abc$64360$procmux$6605_Y[6]_new_ O=$abc$64360$procmux$6609_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[6] I3=gpio[6] O=$abc$64360$procmux$6605_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62958 I3=$abc$64360$procmux$6605_Y[7]_new_ O=$abc$64360$procmux$6609_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[7] I3=gpio[7] O=$abc$64360$procmux$6605_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62962 I3=$abc$64360$procmux$6605_Y[8]_new_ O=$abc$64360$procmux$6609_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[8] I3=gpio[8] O=$abc$64360$procmux$6605_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62966 I3=$abc$64360$procmux$6605_Y[9]_new_ O=$abc$64360$procmux$6609_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[9] I3=gpio[9] O=$abc$64360$procmux$6605_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62970 I3=$abc$64360$procmux$6605_Y[10]_new_ O=$abc$64360$procmux$6609_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[10] I3=gpio[10] O=$abc$64360$procmux$6605_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62974 I3=$abc$64360$procmux$6605_Y[11]_new_ O=$abc$64360$procmux$6609_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[11] I3=gpio[11] O=$abc$64360$procmux$6605_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62978 I3=$abc$64360$procmux$6605_Y[12]_new_ O=$abc$64360$procmux$6609_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[12] I3=gpio[12] O=$abc$64360$procmux$6605_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62982 I3=$abc$64360$procmux$6605_Y[13]_new_ O=$abc$64360$procmux$6609_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[13] I3=gpio[13] O=$abc$64360$procmux$6605_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62986 I3=$abc$64360$procmux$6605_Y[14]_new_ O=$abc$64360$procmux$6609_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[14] I3=gpio[14] O=$abc$64360$procmux$6605_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62990 I3=$abc$64360$procmux$6605_Y[15]_new_ O=$abc$64360$procmux$6609_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[15] I3=gpio[15] O=$abc$64360$procmux$6605_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62994 I3=$abc$64360$procmux$6605_Y[16]_new_ O=$abc$64360$procmux$6609_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[16] I3=gpio[16] O=$abc$64360$procmux$6605_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$62998 I3=$abc$64360$procmux$6605_Y[17]_new_ O=$abc$64360$procmux$6609_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[17] I3=gpio[17] O=$abc$64360$procmux$6605_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63002 I3=$abc$64360$procmux$6605_Y[18]_new_ O=$abc$64360$procmux$6609_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[18] I3=gpio[18] O=$abc$64360$procmux$6605_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63006 I3=$abc$64360$procmux$6605_Y[19]_new_ O=$abc$64360$procmux$6609_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[19] I3=gpio[19] O=$abc$64360$procmux$6605_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63010 I3=$abc$64360$procmux$6605_Y[20]_new_ O=$abc$64360$procmux$6609_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[20] I3=gpio[20] O=$abc$64360$procmux$6605_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63014 I3=$abc$64360$procmux$6605_Y[21]_new_ O=$abc$64360$procmux$6609_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[21] I3=gpio[21] O=$abc$64360$procmux$6605_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63022 I3=$abc$64360$procmux$6605_Y[22]_new_ O=$abc$64360$procmux$6609_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[22] I3=gpio[22] O=$abc$64360$procmux$6605_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63026 I3=$abc$64360$procmux$6605_Y[23]_new_ O=$abc$64360$procmux$6609_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[23] I3=gpio[23] O=$abc$64360$procmux$6605_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63018 I3=$abc$64360$procmux$6605_Y[24]_new_ O=$abc$64360$procmux$6609_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[24] I3=gpio[24] O=$abc$64360$procmux$6605_Y[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63030 I3=$abc$64360$procmux$6605_Y[25]_new_ O=$abc$64360$procmux$6609_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[25] I3=gpio[25] O=$abc$64360$procmux$6605_Y[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63034 I3=$abc$64360$procmux$6605_Y[26]_new_ O=$abc$64360$procmux$6609_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[26] I3=gpio[26] O=$abc$64360$procmux$6605_Y[26]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63054 I3=$abc$64360$procmux$6605_Y[27]_new_ O=$abc$64360$procmux$6609_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[27] I3=gpio[27] O=$abc$64360$procmux$6605_Y[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63038 I3=$abc$64360$procmux$6605_Y[28]_new_ O=$abc$64360$procmux$6609_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[28] I3=gpio[28] O=$abc$64360$procmux$6605_Y[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63042 I3=$abc$64360$procmux$6605_Y[29]_new_ O=$abc$64360$procmux$6609_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[29] I3=gpio[29] O=$abc$64360$procmux$6605_Y[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63046 I3=$abc$64360$procmux$6605_Y[30]_new_ O=$abc$64360$procmux$6609_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[30] I3=gpio[30] O=$abc$64360$procmux$6605_Y[30]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5566_ I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63050 I3=$abc$64360$procmux$6605_Y[31]_new_ O=$abc$64360$procmux$6609_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7881_ I2=leds[31] I3=gpio[31] O=$abc$64360$procmux$6605_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$false I2=pwm.count_temp[0] I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] O=$abc$64360$techmap\pwm.$procmux$2642_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=pwm.counterI[0] I3=pwm.counterI[6] O=$abc$64360$techmap\pwm.$procmux$2634_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$techmap\pwm.$2\state[0:0]_new_inv_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] O=$abc$64360$techmap\pwm.$3\state[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[0] I3=$abc$64360$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[1] I3=$abc$64360$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[2] I3=$abc$64360$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.mem_wstrb[3] I3=$abc$64360$techmap\soc.$0\ram_ready[0:0] O=soc.memory.wen[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[12] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[14] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12124
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[13] I2=soc.cpu.pcpi_insn[14] I3=soc.cpu.pcpi_insn[12] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12134
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[12] I2=soc.cpu.pcpi_insn[14] I3=soc.cpu.pcpi_insn[13] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12144
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12157
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12168
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[12] I3=soc.cpu.pcpi_insn[13] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12181
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=soc.cpu.pcpi_insn[12] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[3] I3=soc.cpu.irq_pending[3] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[4] I3=soc.cpu.irq_pending[4] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[5] I3=soc.cpu.irq_pending[5] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[6] I3=soc.cpu.irq_pending[6] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[7] I3=soc.cpu.irq_pending[7] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[8] I3=soc.cpu.irq_pending[8] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[9] I3=soc.cpu.irq_pending[9] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[10] I3=soc.cpu.irq_pending[10] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[11] I3=soc.cpu.irq_pending[11] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[12] I3=soc.cpu.irq_pending[12] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[13] I3=soc.cpu.irq_pending[13] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[14] I3=soc.cpu.irq_pending[14] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[15] I3=soc.cpu.irq_pending[15] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[16] I3=soc.cpu.irq_pending[16] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[17] I3=soc.cpu.irq_pending[17] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[18] I3=soc.cpu.irq_pending[18] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[19] I3=soc.cpu.irq_pending[19] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[20] I3=soc.cpu.irq_pending[20] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[21] I3=soc.cpu.irq_pending[21] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[22] I3=soc.cpu.irq_pending[22] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[23] I3=soc.cpu.irq_pending[23] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[24] I3=soc.cpu.irq_pending[24] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[25] I3=soc.cpu.irq_pending[25] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[26] I3=soc.cpu.irq_pending[26] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[27] I3=soc.cpu.irq_pending[27] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[28] I3=soc.cpu.irq_pending[28] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[29] I3=soc.cpu.irq_pending[29] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[30] I3=soc.cpu.irq_pending[30] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.irq_mask[31] I3=soc.cpu.irq_pending[31] O=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[0] I3=soc.cpu.pcpi_div.quotient_msk[0] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[1] I3=soc.cpu.pcpi_div.quotient_msk[1] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[2] I3=soc.cpu.pcpi_div.quotient_msk[2] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[3] I3=soc.cpu.pcpi_div.quotient_msk[3] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[4] I3=soc.cpu.pcpi_div.quotient_msk[4] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[5] I3=soc.cpu.pcpi_div.quotient_msk[5] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[6] I3=soc.cpu.pcpi_div.quotient_msk[6] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[7] I3=soc.cpu.pcpi_div.quotient_msk[7] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[8] I3=soc.cpu.pcpi_div.quotient_msk[8] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[9] I3=soc.cpu.pcpi_div.quotient_msk[9] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[10] I3=soc.cpu.pcpi_div.quotient_msk[10] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[11] I3=soc.cpu.pcpi_div.quotient_msk[11] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[12] I3=soc.cpu.pcpi_div.quotient_msk[12] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[13] I3=soc.cpu.pcpi_div.quotient_msk[13] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[14] I3=soc.cpu.pcpi_div.quotient_msk[14] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[15] I3=soc.cpu.pcpi_div.quotient_msk[15] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[16] I3=soc.cpu.pcpi_div.quotient_msk[16] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[17] I3=soc.cpu.pcpi_div.quotient_msk[17] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[18] I3=soc.cpu.pcpi_div.quotient_msk[18] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[19] I3=soc.cpu.pcpi_div.quotient_msk[19] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[20] I3=soc.cpu.pcpi_div.quotient_msk[20] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[21] I3=soc.cpu.pcpi_div.quotient_msk[21] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[22] I3=soc.cpu.pcpi_div.quotient_msk[22] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[23] I3=soc.cpu.pcpi_div.quotient_msk[23] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[24] I3=soc.cpu.pcpi_div.quotient_msk[24] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[25] I3=soc.cpu.pcpi_div.quotient_msk[25] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[26] I3=soc.cpu.pcpi_div.quotient_msk[26] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[27] I3=soc.cpu.pcpi_div.quotient_msk[27] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[28] I3=soc.cpu.pcpi_div.quotient_msk[28] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[29] I3=soc.cpu.pcpi_div.quotient_msk[29] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[30] I3=soc.cpu.pcpi_div.quotient_msk[30] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.pcpi_div.quotient[31] I3=soc.cpu.pcpi_div.quotient_msk[31] O=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.instr_lb I3=soc.cpu.latched_is_lb O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3511.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_ I2=soc.cpu.instr_lh I3=soc.cpu.latched_is_lh O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3524.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=soc.cpu.cpu_state[3] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.latched_stalu O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3618.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[8] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[8] I3=soc.cpu.pcpi_mul.rd[8] O=$abc$64360$auto$maccmap.cc:112:fulladd$12104[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[9] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[9] I3=soc.cpu.pcpi_mul.rd[9] O=$abc$64360$auto$maccmap.cc:112:fulladd$12104[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[10] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[10] I3=soc.cpu.pcpi_mul.rd[10] O=$abc$64360$auto$maccmap.cc:112:fulladd$12104[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[11] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[11] I3=soc.cpu.pcpi_mul.rd[11] O=$abc$64360$auto$maccmap.cc:112:fulladd$12104[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[8] I1=soc.cpu.pcpi_mul.rd[8] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[8] O=soc.cpu.pcpi_mul.next_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[9] I1=soc.cpu.pcpi_mul.rd[9] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[9] O=$abc$64360$auto$maccmap.cc:111:fulladd$12103[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[10] I1=soc.cpu.pcpi_mul.rd[10] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[10] O=$abc$64360$auto$maccmap.cc:111:fulladd$12103[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[11] I1=soc.cpu.pcpi_mul.rd[11] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[11] O=$abc$64360$auto$maccmap.cc:111:fulladd$12103[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[40] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[40] I3=soc.cpu.pcpi_mul.rd[40] O=$abc$64360$auto$maccmap.cc:112:fulladd$23829[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[41] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[41] I3=soc.cpu.pcpi_mul.rd[41] O=$abc$64360$auto$maccmap.cc:112:fulladd$23829[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[42] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[42] I3=soc.cpu.pcpi_mul.rd[42] O=$abc$64360$auto$maccmap.cc:112:fulladd$23829[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[43] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[43] I3=soc.cpu.pcpi_mul.rd[43] O=$abc$64360$auto$maccmap.cc:112:fulladd$23829[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[40] I1=soc.cpu.pcpi_mul.rd[40] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[40] O=soc.cpu.pcpi_mul.next_rd[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[41] I1=soc.cpu.pcpi_mul.rd[41] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[41] O=$abc$64360$auto$maccmap.cc:111:fulladd$23828[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[42] I1=soc.cpu.pcpi_mul.rd[42] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[42] O=$abc$64360$auto$maccmap.cc:111:fulladd$23828[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[43] I1=soc.cpu.pcpi_mul.rd[43] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[43] O=$abc$64360$auto$maccmap.cc:111:fulladd$23828[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[48] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[48] I3=soc.cpu.pcpi_mul.rd[48] O=$abc$64360$auto$maccmap.cc:112:fulladd$23836[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[49] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[49] I3=soc.cpu.pcpi_mul.rd[49] O=$abc$64360$auto$maccmap.cc:112:fulladd$23836[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[50] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[50] I3=soc.cpu.pcpi_mul.rd[50] O=$abc$64360$auto$maccmap.cc:112:fulladd$23836[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[51] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[51] I3=soc.cpu.pcpi_mul.rd[51] O=$abc$64360$auto$maccmap.cc:112:fulladd$23836[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[48] I1=soc.cpu.pcpi_mul.rd[48] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[48] O=soc.cpu.pcpi_mul.next_rd[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[49] I1=soc.cpu.pcpi_mul.rd[49] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[49] O=$abc$64360$auto$maccmap.cc:111:fulladd$23835[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[50] I1=soc.cpu.pcpi_mul.rd[50] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[50] O=$abc$64360$auto$maccmap.cc:111:fulladd$23835[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[51] I1=soc.cpu.pcpi_mul.rd[51] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[51] O=$abc$64360$auto$maccmap.cc:111:fulladd$23835[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[44] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[44] I3=soc.cpu.pcpi_mul.rd[44] O=$abc$64360$auto$maccmap.cc:112:fulladd$23844[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[45] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[45] I3=soc.cpu.pcpi_mul.rd[45] O=$abc$64360$auto$maccmap.cc:112:fulladd$23844[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[46] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[46] I3=soc.cpu.pcpi_mul.rd[46] O=$abc$64360$auto$maccmap.cc:112:fulladd$23844[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[47] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[47] I3=soc.cpu.pcpi_mul.rd[47] O=$abc$64360$auto$maccmap.cc:112:fulladd$23844[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[44] I1=soc.cpu.pcpi_mul.rd[44] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[44] O=soc.cpu.pcpi_mul.next_rd[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[45] I1=soc.cpu.pcpi_mul.rd[45] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[45] O=$abc$64360$auto$maccmap.cc:111:fulladd$23843[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[46] I1=soc.cpu.pcpi_mul.rd[46] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[46] O=$abc$64360$auto$maccmap.cc:111:fulladd$23843[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[47] I1=soc.cpu.pcpi_mul.rd[47] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[47] O=$abc$64360$auto$maccmap.cc:111:fulladd$23843[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[56] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[56] I3=soc.cpu.pcpi_mul.rd[56] O=$abc$64360$auto$maccmap.cc:112:fulladd$23871[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[57] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[57] I3=soc.cpu.pcpi_mul.rd[57] O=$abc$64360$auto$maccmap.cc:112:fulladd$23871[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[58] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[58] I3=soc.cpu.pcpi_mul.rd[58] O=$abc$64360$auto$maccmap.cc:112:fulladd$23871[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[59] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[59] I3=soc.cpu.pcpi_mul.rd[59] O=$abc$64360$auto$maccmap.cc:112:fulladd$23871[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[56] I1=soc.cpu.pcpi_mul.rd[56] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[56] O=soc.cpu.pcpi_mul.next_rd[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[57] I1=soc.cpu.pcpi_mul.rd[57] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[57] O=$abc$64360$auto$maccmap.cc:111:fulladd$23870[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[58] I1=soc.cpu.pcpi_mul.rd[58] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[58] O=$abc$64360$auto$maccmap.cc:111:fulladd$23870[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[59] I1=soc.cpu.pcpi_mul.rd[59] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[59] O=$abc$64360$auto$maccmap.cc:111:fulladd$23870[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[52] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[52] I3=soc.cpu.pcpi_mul.rd[52] O=$abc$64360$auto$maccmap.cc:112:fulladd$23878[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[53] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[53] I3=soc.cpu.pcpi_mul.rd[53] O=$abc$64360$auto$maccmap.cc:112:fulladd$23878[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[54] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[54] I3=soc.cpu.pcpi_mul.rd[54] O=$abc$64360$auto$maccmap.cc:112:fulladd$23878[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[55] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[55] I3=soc.cpu.pcpi_mul.rd[55] O=$abc$64360$auto$maccmap.cc:112:fulladd$23878[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[52] I1=soc.cpu.pcpi_mul.rd[52] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[52] O=soc.cpu.pcpi_mul.next_rd[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[53] I1=soc.cpu.pcpi_mul.rd[53] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[53] O=$abc$64360$auto$maccmap.cc:111:fulladd$23877[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[54] I1=soc.cpu.pcpi_mul.rd[54] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[54] O=$abc$64360$auto$maccmap.cc:111:fulladd$23877[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[55] I1=soc.cpu.pcpi_mul.rd[55] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[55] O=$abc$64360$auto$maccmap.cc:111:fulladd$23877[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[60] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[60] I3=soc.cpu.pcpi_mul.rd[60] O=$abc$64360$auto$maccmap.cc:112:fulladd$23886[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[61] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[61] I3=soc.cpu.pcpi_mul.rd[61] O=$abc$64360$auto$maccmap.cc:112:fulladd$23886[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[62] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[62] I3=soc.cpu.pcpi_mul.rd[62] O=$abc$64360$auto$maccmap.cc:112:fulladd$23886[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[60] I1=soc.cpu.pcpi_mul.rd[60] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[60] O=soc.cpu.pcpi_mul.next_rd[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[61] I1=soc.cpu.pcpi_mul.rd[61] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[61] O=$abc$64360$auto$maccmap.cc:111:fulladd$23885[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[62] I1=soc.cpu.pcpi_mul.rd[62] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[62] O=$abc$64360$auto$maccmap.cc:111:fulladd$23885[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[63] I1=soc.cpu.pcpi_mul.rd[63] I2=soc.cpu.pcpi_mul.rs2[63] I3=soc.cpu.pcpi_mul.rs1[0] O=$abc$64360$auto$maccmap.cc:111:fulladd$23885[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[16] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[16] I3=soc.cpu.pcpi_mul.rd[16] O=$abc$64360$auto$maccmap.cc:112:fulladd$23893[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[17] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[17] I3=soc.cpu.pcpi_mul.rd[17] O=$abc$64360$auto$maccmap.cc:112:fulladd$23893[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[18] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[18] I3=soc.cpu.pcpi_mul.rd[18] O=$abc$64360$auto$maccmap.cc:112:fulladd$23893[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[19] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[19] I3=soc.cpu.pcpi_mul.rd[19] O=$abc$64360$auto$maccmap.cc:112:fulladd$23893[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[16] I1=soc.cpu.pcpi_mul.rd[16] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[16] O=soc.cpu.pcpi_mul.next_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[17] I1=soc.cpu.pcpi_mul.rd[17] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[17] O=$abc$64360$auto$maccmap.cc:111:fulladd$23892[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[18] I1=soc.cpu.pcpi_mul.rd[18] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[18] O=$abc$64360$auto$maccmap.cc:111:fulladd$23892[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[19] I1=soc.cpu.pcpi_mul.rd[19] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[19] O=$abc$64360$auto$maccmap.cc:111:fulladd$23892[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[0] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[0] I3=soc.cpu.pcpi_mul.rd[0] O=$abc$64360$auto$maccmap.cc:112:fulladd$23920[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[1] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[1] I3=soc.cpu.pcpi_mul.rd[1] O=$abc$64360$auto$maccmap.cc:112:fulladd$23920[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[2] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[2] I3=soc.cpu.pcpi_mul.rd[2] O=$abc$64360$auto$maccmap.cc:112:fulladd$23920[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[3] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[3] I3=soc.cpu.pcpi_mul.rd[3] O=$abc$64360$auto$maccmap.cc:112:fulladd$23920[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[0] I1=soc.cpu.pcpi_mul.rd[0] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[0] O=soc.cpu.pcpi_mul.next_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[1] I1=soc.cpu.pcpi_mul.rd[1] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[1] O=$abc$64360$auto$maccmap.cc:111:fulladd$23919[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[2] I1=soc.cpu.pcpi_mul.rd[2] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[2] O=$abc$64360$auto$maccmap.cc:111:fulladd$23919[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[3] I1=soc.cpu.pcpi_mul.rd[3] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[3] O=$abc$64360$auto$maccmap.cc:111:fulladd$23919[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[12] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[12] I3=soc.cpu.pcpi_mul.rd[12] O=$abc$64360$auto$maccmap.cc:112:fulladd$23927[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[13] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[13] I3=soc.cpu.pcpi_mul.rd[13] O=$abc$64360$auto$maccmap.cc:112:fulladd$23927[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[14] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[14] I3=soc.cpu.pcpi_mul.rd[14] O=$abc$64360$auto$maccmap.cc:112:fulladd$23927[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[15] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[15] I3=soc.cpu.pcpi_mul.rd[15] O=$abc$64360$auto$maccmap.cc:112:fulladd$23927[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[12] I1=soc.cpu.pcpi_mul.rd[12] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[12] O=soc.cpu.pcpi_mul.next_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[13] I1=soc.cpu.pcpi_mul.rd[13] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[13] O=$abc$64360$auto$maccmap.cc:111:fulladd$23926[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[14] I1=soc.cpu.pcpi_mul.rd[14] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[14] O=$abc$64360$auto$maccmap.cc:111:fulladd$23926[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[15] I1=soc.cpu.pcpi_mul.rd[15] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[15] O=$abc$64360$auto$maccmap.cc:111:fulladd$23926[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[4] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[4] I3=soc.cpu.pcpi_mul.rd[4] O=$abc$64360$auto$maccmap.cc:112:fulladd$23935[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[5] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[5] I3=soc.cpu.pcpi_mul.rd[5] O=$abc$64360$auto$maccmap.cc:112:fulladd$23935[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[6] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[6] I3=soc.cpu.pcpi_mul.rd[6] O=$abc$64360$auto$maccmap.cc:112:fulladd$23935[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[7] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[7] I3=soc.cpu.pcpi_mul.rd[7] O=$abc$64360$auto$maccmap.cc:112:fulladd$23935[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[4] I1=soc.cpu.pcpi_mul.rd[4] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[4] O=soc.cpu.pcpi_mul.next_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[5] I1=soc.cpu.pcpi_mul.rd[5] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[5] O=$abc$64360$auto$maccmap.cc:111:fulladd$23934[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[6] I1=soc.cpu.pcpi_mul.rd[6] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[6] O=$abc$64360$auto$maccmap.cc:111:fulladd$23934[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[7] I1=soc.cpu.pcpi_mul.rd[7] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[7] O=$abc$64360$auto$maccmap.cc:111:fulladd$23934[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[36] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[36] I3=soc.cpu.pcpi_mul.rd[36] O=$abc$64360$auto$maccmap.cc:112:fulladd$23942[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[37] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[37] I3=soc.cpu.pcpi_mul.rd[37] O=$abc$64360$auto$maccmap.cc:112:fulladd$23942[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[38] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[38] I3=soc.cpu.pcpi_mul.rd[38] O=$abc$64360$auto$maccmap.cc:112:fulladd$23942[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[39] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[39] I3=soc.cpu.pcpi_mul.rd[39] O=$abc$64360$auto$maccmap.cc:112:fulladd$23942[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[36] I1=soc.cpu.pcpi_mul.rd[36] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[36] O=soc.cpu.pcpi_mul.next_rd[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[37] I1=soc.cpu.pcpi_mul.rd[37] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[37] O=$abc$64360$auto$maccmap.cc:111:fulladd$23941[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[38] I1=soc.cpu.pcpi_mul.rd[38] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[38] O=$abc$64360$auto$maccmap.cc:111:fulladd$23941[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[39] I1=soc.cpu.pcpi_mul.rd[39] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[39] O=$abc$64360$auto$maccmap.cc:111:fulladd$23941[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[28] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[28] I3=soc.cpu.pcpi_mul.rd[28] O=$abc$64360$auto$maccmap.cc:112:fulladd$23971[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[29] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[29] I3=soc.cpu.pcpi_mul.rd[29] O=$abc$64360$auto$maccmap.cc:112:fulladd$23971[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[30] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[30] I3=soc.cpu.pcpi_mul.rd[30] O=$abc$64360$auto$maccmap.cc:112:fulladd$23971[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[31] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[31] I3=soc.cpu.pcpi_mul.rd[31] O=$abc$64360$auto$maccmap.cc:112:fulladd$23971[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[28] I1=soc.cpu.pcpi_mul.rd[28] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[28] O=soc.cpu.pcpi_mul.next_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[29] I1=soc.cpu.pcpi_mul.rd[29] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[29] O=$abc$64360$auto$maccmap.cc:111:fulladd$23970[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[30] I1=soc.cpu.pcpi_mul.rd[30] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[30] O=$abc$64360$auto$maccmap.cc:111:fulladd$23970[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[31] I1=soc.cpu.pcpi_mul.rd[31] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[31] O=$abc$64360$auto$maccmap.cc:111:fulladd$23970[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[20] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[20] I3=soc.cpu.pcpi_mul.rd[20] O=$abc$64360$auto$maccmap.cc:112:fulladd$23978[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[21] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[21] I3=soc.cpu.pcpi_mul.rd[21] O=$abc$64360$auto$maccmap.cc:112:fulladd$23978[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[22] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[22] I3=soc.cpu.pcpi_mul.rd[22] O=$abc$64360$auto$maccmap.cc:112:fulladd$23978[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[23] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[23] I3=soc.cpu.pcpi_mul.rd[23] O=$abc$64360$auto$maccmap.cc:112:fulladd$23978[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[20] I1=soc.cpu.pcpi_mul.rd[20] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[20] O=soc.cpu.pcpi_mul.next_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[21] I1=soc.cpu.pcpi_mul.rd[21] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[21] O=$abc$64360$auto$maccmap.cc:111:fulladd$23977[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[22] I1=soc.cpu.pcpi_mul.rd[22] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[22] O=$abc$64360$auto$maccmap.cc:111:fulladd$23977[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[23] I1=soc.cpu.pcpi_mul.rd[23] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[23] O=$abc$64360$auto$maccmap.cc:111:fulladd$23977[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[24] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[24] I3=soc.cpu.pcpi_mul.rd[24] O=$abc$64360$auto$maccmap.cc:112:fulladd$23986[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[25] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[25] I3=soc.cpu.pcpi_mul.rd[25] O=$abc$64360$auto$maccmap.cc:112:fulladd$23986[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[26] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[26] I3=soc.cpu.pcpi_mul.rd[26] O=$abc$64360$auto$maccmap.cc:112:fulladd$23986[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[27] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[27] I3=soc.cpu.pcpi_mul.rd[27] O=$abc$64360$auto$maccmap.cc:112:fulladd$23986[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[24] I1=soc.cpu.pcpi_mul.rd[24] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[24] O=soc.cpu.pcpi_mul.next_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[25] I1=soc.cpu.pcpi_mul.rd[25] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[25] O=$abc$64360$auto$maccmap.cc:111:fulladd$23985[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[26] I1=soc.cpu.pcpi_mul.rd[26] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[26] O=$abc$64360$auto$maccmap.cc:111:fulladd$23985[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[27] I1=soc.cpu.pcpi_mul.rd[27] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[27] O=$abc$64360$auto$maccmap.cc:111:fulladd$23985[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[32] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[32] I3=soc.cpu.pcpi_mul.rd[32] O=$abc$64360$auto$maccmap.cc:112:fulladd$23993[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[33] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[33] I3=soc.cpu.pcpi_mul.rd[33] O=$abc$64360$auto$maccmap.cc:112:fulladd$23993[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[34] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[34] I3=soc.cpu.pcpi_mul.rd[34] O=$abc$64360$auto$maccmap.cc:112:fulladd$23993[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[35] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rdx[35] I3=soc.cpu.pcpi_mul.rd[35] O=$abc$64360$auto$maccmap.cc:112:fulladd$23993[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[32] I1=soc.cpu.pcpi_mul.rd[32] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[32] O=soc.cpu.pcpi_mul.next_rd[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[33] I1=soc.cpu.pcpi_mul.rd[33] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[33] O=$abc$64360$auto$maccmap.cc:111:fulladd$23992[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[34] I1=soc.cpu.pcpi_mul.rd[34] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[34] O=$abc$64360$auto$maccmap.cc:111:fulladd$23992[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rdx[35] I1=soc.cpu.pcpi_mul.rd[35] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[35] O=$abc$64360$auto$maccmap.cc:111:fulladd$23992[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011001100110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62930 O=clock.counterO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62934 O=clock.counterO[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62938 O=clock.counterO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62942 O=clock.counterO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62946 O=clock.counterO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62950 O=clock.counterO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62954 O=clock.counterO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62958 O=clock.counterO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62962 O=clock.counterO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62966 O=clock.counterO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62970 O=clock.counterO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62974 O=clock.counterO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62978 O=clock.counterO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62982 O=clock.counterO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62986 O=clock.counterO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62990 O=clock.counterO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62994 O=clock.counterO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$62998 O=clock.counterO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$63002 O=clock.counterO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$63006 O=clock.counterO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$63010 O=clock.counterO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$63014 O=clock.counterO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$63018 O=clock.counterO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$63022 O=clock.counterO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$63026 O=clock.counterO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$63030 O=clock.counterO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$63034 O=clock.counterO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$63038 O=clock.counterO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$63042 O=clock.counterO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$63046 O=clock.counterO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$ice40_ffinit.cc:141:execute$63054 O=clock.counterO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$rtlil.cc:1981:NotGate$63110 O=soc.cpu.mem_rdata_latched[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12667
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=resetn O=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.start O=$abc$64360$auto$rtlil.cc:1981:NotGate$64170
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$64360$auto$rtlil.cc:1981:NotGate$64186
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.spimemio.xfer_resetn O=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[24] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[13] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[12] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[31] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[30] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[29] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[28] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[27] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[26] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[25] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[23] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[22] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[21] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[20] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[19] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[18] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[17] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[16] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[15] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[14] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[11] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[10] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[9] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[8] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[7] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[6] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[5] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[4] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[3] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[2] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[1] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.mem_addr[0] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[31] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[30] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[29] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[28] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[27] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[26] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[25] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[24] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[23] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[22] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[21] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[20] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[19] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[18] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[17] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[16] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[15] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[14] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[13] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[12] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[11] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[10] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1] O=soc.cpu.mem_rdata_latched[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[62] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[61] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[60] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[59] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[58] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[57] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[56] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[55] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[54] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[53] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[52] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[51] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[50] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[49] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[48] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[47] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[46] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[45] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[44] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[43] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[42] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[41] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[40] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[39] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[38] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[37] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[36] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[35] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[34] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[33] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[32] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124 O=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm.pwm_counter O=user_led
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.spimemio.xfer.flash_clk O=$abc$64360$auto$alumacc.cc:474:replace_alu$7370.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[0] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.spimemio.jump O=$abc$64360$techmap\soc.spimemio.$procmux$6289_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.count_cycle[0] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$62349[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.count_instr[0] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$62368[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_timeout_counter[0] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$62392[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[0] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[0] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[0] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[0] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_mul.mul_counter[0] O=$abc$64360$auto$simplemap.cc:309:simplemap_lut$62620[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.cpuregs.wen O=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[29] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[0] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[1] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[2] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[3] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[4] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[5] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[6] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[7] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[8] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[9] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[10] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[11] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[12] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[13] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[14] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[15] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[16] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[17] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[18] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[19] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[20] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[21] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[22] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[23] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[24] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[25] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[26] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[27] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[28] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[29] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[30] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.latched_compr O=$abc$64360$auto$alumacc.cc:474:replace_alu$7296.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[0] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[1] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[2] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[3] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[4] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[5] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[6] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[7] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[8] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=pwm_connector[9] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[30] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[6] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[7] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[8] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[11] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[12] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[13] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[15] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[16] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[17] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[18] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[19] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[20] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[21] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[22] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[23] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[24] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[25] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[26] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[27] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[28] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[1] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[2] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[3] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[4] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[5] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[9] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[10] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[14] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[29] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op1[30] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.compressed_instr O=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[1] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[2] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[3] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[4] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[5] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[6] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[7] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[8] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[9] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[10] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[11] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[12] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[13] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[14] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[15] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[16] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[17] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[18] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[20] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[21] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[22] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[23] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[24] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[25] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[27] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[28] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[1] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[2] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[3] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[4] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[5] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[6] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[7] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[8] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[9] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[10] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[11] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[12] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[13] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[15] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[16] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[17] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[18] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[19] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[20] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[21] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[22] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[23] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[24] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[25] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[26] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[27] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[28] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[29] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[30] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[1] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[2] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[3] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[5] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[7] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[8] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[9] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[10] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[11] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[12] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[13] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[14] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[15] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[16] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[17] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[18] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[19] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[20] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[21] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[22] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[23] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[24] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[25] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[26] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[27] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[28] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[29] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[30] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[31] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.recv_divcnt[14] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.simpleuart.cfg_divider[31] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[0] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[4] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.divisor[6] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[1] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[2] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[3] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[4] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[5] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[6] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[7] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[8] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[9] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[10] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[11] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[12] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[13] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[14] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[15] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[16] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[17] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[18] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[19] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[20] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[21] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[22] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[23] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[24] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[25] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[26] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[27] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[28] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[29] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.dividend[30] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[1] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[2] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[3] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[4] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[5] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[6] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[7] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[8] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[9] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[10] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[11] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[12] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[13] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[14] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[15] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[16] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[17] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[18] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[19] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[20] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[21] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[22] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[23] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[24] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[25] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[26] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[27] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[28] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[29] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.pcpi_div.quotient[30] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[19] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[26] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=soc.cpu.reg_op2[31] O=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=soc.spimemio.rd_addr[16] I1=soc.cpu.mem_addr[16] I2=soc.cpu.mem_addr[12] I3=soc.spimemio.rd_addr[12] O=$abc$64360$new_n8533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.spimemio.rd_addr[18] I1=soc.cpu.mem_addr[18] I2=soc.spimemio.rd_addr[22] I3=soc.cpu.mem_addr[22] O=$abc$64360$new_n8534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$64360$new_n4318_ I1=$abc$64360$new_n4290_ I2=$abc$64360$new_n8534_ I3=$abc$64360$new_n8533_ O=$abc$64360$new_n8535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$new_n4327_ I1=$abc$64360$new_n4323_ I2=$abc$64360$new_n4320_ I3=$abc$64360$new_n8535_ O=$abc$64360$new_n8536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_do_rdata I2=soc.cpu.mem_do_wdata I3=soc.cpu.mem_do_rinst O=$abc$64360$new_n8537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=soc.cpu.mem_state[0] I1=soc.cpu.mem_state[1] I2=$abc$64360$new_n8537_ I3=soc.cpu.mem_do_rinst O=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:359$1973_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001011100011111
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13958_Y_new_inv_ I1=$abc$64360$new_n4428_ I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.is_lb_lh_lw_lbu_lhu O=$abc$64360$new_n8539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101011101
.gate SB_LUT4 I0=$abc$64360$new_n4378_ I1=$abc$64360$new_n4430_ I2=$abc$64360$new_n4431_ I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$64360$new_n8540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110111011
.gate SB_LUT4 I0=$abc$64360$new_n8540_ I1=$abc$64360$new_n8539_ I2=soc.cpu.cpu_state[2] I3=$abc$64360$new_n4384_ O=$abc$64360$auto$fsm_map.cc:170:map_fsm$7412[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010111010101
.gate SB_LUT4 I0=$abc$64360$new_n4431_ I1=$abc$64360$new_n4378_ I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=$abc$64360$new_n4430_ O=$abc$64360$new_n8542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000101110101
.gate SB_LUT4 I0=$abc$64360$new_n8542_ I1=$abc$64360$new_n8547_ I2=$abc$64360$new_n4384_ I3=$abc$64360$techmap\soc.cpu.$procmux$3249_Y O=$abc$64360$auto$fsm_map.cc:170:map_fsm$7412[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101110111
.gate SB_LUT4 I0=$abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_ I1=$abc$64360$new_n4500_ I2=soc.cpu.cpu_state[1] I3=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ O=$abc$64360$new_n8544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100011001100110
.gate SB_LUT4 I0=$abc$64360$new_n8683_ I1=$abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_ I2=$abc$64360$new_n8544_ I3=$abc$64360$new_n4398_ O=$abc$64360$new_n8547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001010100010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$10204[1]_new_inv_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$10081[0]_new_inv_ I2=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[3]_new_inv_ I3=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$10070[2]_new_ O=$abc$64360$new_n8548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111001000100010
.gate SB_LUT4 I0=$abc$64360$new_n4492_ I1=$abc$64360$new_n4490_ I2=$abc$64360$new_n4491_ I3=$abc$64360$auto$fsm_map.cc:74:implement_pattern_cache$7428_new_ O=$abc$64360$new_n8549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=$abc$64360$new_n8549_ I1=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 I2=$abc$64360$new_n8548_ I3=$abc$64360$new_n4485_ O=$abc$64360$new_n8550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101000101010
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_ O=$abc$64360$techmap\soc.cpu.$ternary$picorv32.v:371$2008_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4344_ I2=soc.cpu.mem_16bit_buffer[12] I3=$abc$64360$techmap\soc.cpu.$ternary$picorv32.v:371$2008_Y[12]_new_inv_ O=soc.cpu.mem_rdata_latched[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000011111100
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=iomem_rdata[6] I2=$abc$64360$new_n4273_ I3=soc.spimemio.valid O=$abc$64360$new_n8553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$64360$new_n8553_ I1=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7071[6] I3=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[6]_new_ O=$abc$64360$soc.cpu.mem_rdata[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 I1=soc.cpu.decoded_rs2[4] I2=$abc$64360$auto$rtlil.cc:1981:NotGate$63174 I3=$abc$64360$soc.cpu.mem_rdata_latched[24]_new_inv_ O=$abc$64360$new_n8555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001001110
.gate SB_LUT4 I0=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 I1=$abc$64360$new_n8555_ I2=soc.cpu.mem_rdata_latched[6] I3=$abc$64360$new_n4624_ O=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110011011100110
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=iomem_rdata[29] I2=$abc$64360$new_n4273_ I3=soc.spimemio.valid O=$abc$64360$new_n8557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$64360$new_n8557_ I1=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7071[29] I3=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[29]_new_ O=soc.cpu.mem_rdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:360$1975_Y_new_inv_ I2=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_ I3=$abc$64360$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_ O=$abc$64360$techmap\soc.cpu.$ternary$picorv32.v:371$2008_Y[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n4344_ I2=soc.cpu.mem_16bit_buffer[14] I3=$abc$64360$techmap\soc.cpu.$ternary$picorv32.v:371$2008_Y[14]_new_inv_ O=$abc$64360$soc.cpu.mem_rdata_latched[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=iomem_rdata[27] I2=$abc$64360$new_n4273_ I3=soc.spimemio.valid O=$abc$64360$new_n8561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$64360$new_n8561_ I1=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7071[27] I3=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[27]_new_ O=soc.cpu.mem_rdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=iomem_rdata[26] I2=$abc$64360$new_n4273_ I3=soc.spimemio.valid O=$abc$64360$new_n8563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$64360$new_n8563_ I1=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7071[26] I3=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[26]_new_ O=soc.cpu.mem_rdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_la_secondword I2=$abc$64360$soc.cpu.mem_rdata[7]_new_ I3=soc.cpu.mem_rdata_q[7] O=$abc$64360$new_n8565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$64360$new_n8565_ I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata[23] I3=soc.cpu.mem_rdata_q[23] O=$abc$64360$soc.cpu.mem_rdata_latched[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=iomem_rdata[23] I2=$abc$64360$new_n4273_ I3=soc.spimemio.valid O=$abc$64360$new_n8567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$64360$new_n8567_ I1=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7071[23] I3=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[23]_new_ O=soc.cpu.mem_rdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=iomem_rdata[7] I2=$abc$64360$new_n8536_ I3=soc.spimemio.valid O=$abc$64360$new_n8569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$64360$new_n8569_ I1=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7071[7] I3=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[7]_new_ O=$abc$64360$soc.cpu.mem_rdata[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=soc.cpu.latched_rd[3] I1=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3] I2=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2] I3=soc.cpu.latched_rd[2] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$24185[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n4879_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$24185[1]_new_inv_ I2=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0] I3=soc.cpu.latched_rd[0] O=$abc$64360$auto$simplemap.cc:256:simplemap_eqne$24183
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111110111
.gate SB_LUT4 I0=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I1=iomem_rdata[25] I2=$abc$64360$new_n4273_ I3=soc.spimemio.valid O=$abc$64360$new_n8573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$64360$new_n8573_ I1=$abc$64360$techmap\soc.$logic_and$picosoc.v:109$1151_Y_new_ I2=$abc$64360$auto$wreduce.cc:454:run$7071[25] I3=$abc$64360$techmap\soc.$ternary$picosoc.v:114$1163_Y[25]_new_ O=soc.cpu.mem_rdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=soc.cpu.mem_la_secondword I2=$abc$64360$soc.cpu.mem_rdata[9]_new_inv_ I3=soc.cpu.mem_rdata_q[9] O=$abc$64360$new_n8575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001011100110
.gate SB_LUT4 I0=$abc$64360$new_n8575_ I1=soc.cpu.mem_la_secondword I2=soc.cpu.mem_rdata[25] I3=soc.cpu.mem_rdata_q[25] O=$abc$64360$soc.cpu.mem_rdata_latched[25]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=soc.cpu.mem_state[0] I1=soc.cpu.mem_xfer I2=soc.cpu.mem_state[1] I3=soc.cpu.mem_do_rinst O=$abc$64360$new_n8577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010110111101
.gate SB_LUT4 I0=soc.cpu.mem_state[0] I1=soc.cpu.mem_do_wdata I2=soc.cpu.mem_la_read I3=soc.cpu.mem_do_rdata O=$abc$64360$new_n8578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n8577_ I2=soc.cpu.mem_state[1] I3=$abc$64360$new_n8578_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$5158.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14481_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=soc.cpu.instr_bge I1=soc.cpu.instr_bgeu I2=soc.cpu.is_slti_blt_slt I3=soc.cpu.is_sltiu_bltu_sltu O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27526_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27347_new_inv_ I1=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1234$2364_Y_new_inv_ I2=soc.cpu.instr_bne I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27526_new_inv_ O=$abc$64360$soc.cpu.alu_out_0_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000001010001010
.gate SB_LUT4 I0=soc.spimemio.xfer.count[0] I1=soc.spimemio.xfer.count[2] I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.flash_clk O=$abc$64360$new_n8582_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n8582_ I2=soc.spimemio.xfer.count[1] I3=soc.spimemio.xfer.count[3] O=$abc$64360$new_n8583_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$64360$new_n5245_ I1=$abc$64360$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_ I2=$abc$64360$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_ I3=soc.spimemio.xfer.xfer_dspi O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$6029_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6031.$and$/usr/local/bin/../share/yosys/techmap.v:434$14302_Y_new_ I2=$abc$64360$new_n8583_ I3=$abc$64360$techmap\soc.spimemio.xfer.$procmux$6029_Y_new_ O=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6031.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14299_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$47599[0]_new_inv_ I1=$abc$64360$new_n5231_ I2=soc.spimemio.config_dummy[3] I3=soc.spimemio.config_cont O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32381[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101011101
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32381[0]_new_inv_ I1=$abc$64360$new_n5247_ I2=soc.cpu.mem_addr[11] I3=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6215.$and$/usr/local/bin/../share/yosys/techmap.v:434$21378_Y[1]_new_ O=$abc$64360$new_n8587_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$and$/usr/local/bin/../share/yosys/techmap.v:434$21127_Y[3]_new_inv_ I1=$abc$64360$new_n8587_ I2=soc.cpu.mem_addr[3] I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$32615[2]_new_ O=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21134_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$64360$new_n5378_ I1=$abc$64360$new_n8595_ I2=soc.simpleuart.cfg_divider[13] I3=soc.simpleuart.recv_divcnt[13] O=$abc$64360$new_n8589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[15] I1=soc.simpleuart.recv_divcnt[15] I2=soc.simpleuart.recv_divcnt[14] I3=soc.simpleuart.cfg_divider[14] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$21863[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5387_ I1=$abc$64360$new_n5386_ I2=$abc$64360$new_n5385_ I3=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$21863[8]_new_ O=$abc$64360$new_n8591_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$auto$alumacc.cc:491:replace_alu$7187[31] I1=$abc$64360$new_n5359_ I2=$abc$64360$new_n8589_ I3=$abc$64360$new_n8591_ O=$abc$64360$auto$rtlil.cc:1875:Or$7194_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$abc$64360$new_n5377_ I1=$abc$64360$new_n5376_ I2=soc.simpleuart.cfg_divider[25] I3=soc.simpleuart.recv_divcnt[25] O=$abc$64360$new_n8593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[27] I1=soc.simpleuart.cfg_divider[27] I2=soc.simpleuart.recv_divcnt[26] I3=soc.simpleuart.cfg_divider[26] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$21863[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n5370_ I2=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$21863[2]_new_ I3=$abc$64360$new_n8593_ O=$abc$64360$new_n8595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[20] I1=soc.simpleuart.cfg_divider[20] I2=soc.simpleuart.send_divcnt[17] I3=soc.simpleuart.cfg_divider[17] O=$abc$64360$new_n8596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5429_ I1=$abc$64360$new_n5411_ I2=$abc$64360$new_n5408_ I3=$abc$64360$new_n8596_ O=$abc$64360$new_n8597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[25] I1=soc.simpleuart.cfg_divider[25] I2=soc.simpleuart.cfg_divider[27] I3=soc.simpleuart.send_divcnt[27] O=$abc$64360$new_n8600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$64360$auto$alumacc.cc:490:replace_alu$7202[19]_new_ I1=$abc$64360$new_n8600_ I2=soc.simpleuart.send_divcnt[10] I3=soc.simpleuart.cfg_divider[10] O=$abc$64360$new_n8601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[16] I1=soc.simpleuart.cfg_divider[16] I2=soc.simpleuart.send_divcnt[4] I3=soc.simpleuart.cfg_divider[4] O=$abc$64360$new_n8604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[18] I1=soc.simpleuart.cfg_divider[18] I2=soc.simpleuart.cfg_divider[21] I3=soc.simpleuart.send_divcnt[21] O=$abc$64360$new_n8605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$64360$new_n5428_ I1=$abc$64360$new_n5427_ I2=$abc$64360$new_n8605_ I3=$abc$64360$new_n8604_ O=$abc$64360$new_n8606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5542_ I1=$abc$64360$new_n5518_ I2=soc.cpu.pcpi_div.dividend[16] I3=soc.cpu.pcpi_div.divisor[16] O=$abc$64360$new_n8608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[22] I1=soc.cpu.pcpi_div.dividend[22] I2=soc.cpu.pcpi_div.divisor[23] I3=soc.cpu.pcpi_div.dividend[23] O=$abc$64360$new_n8609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$64360$new_n5522_ I1=$abc$64360$new_n5521_ I2=$abc$64360$new_n5517_ I3=$abc$64360$new_n8609_ O=$abc$64360$new_n8610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$new_n8614_ I1=$abc$64360$new_n5501_ I2=$abc$64360$new_n8610_ I3=$abc$64360$new_n8608_ O=$abc$64360$auto$rtlil.cc:1847:ReduceAnd$7220_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$new_n5534_ I1=$abc$64360$new_n5525_ I2=soc.cpu.pcpi_div.divisor[4] I3=soc.cpu.pcpi_div.dividend[4] O=$abc$64360$new_n8612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[6] I1=soc.cpu.pcpi_div.dividend[6] I2=soc.cpu.pcpi_div.divisor[5] I3=soc.cpu.pcpi_div.dividend[5] O=$abc$64360$new_n8613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$64360$new_n5538_ I1=$abc$64360$new_n5528_ I2=$abc$64360$new_n8613_ I3=$abc$64360$new_n8612_ O=$abc$64360$new_n8614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm.count_temp[4] I1=pwm_connector[4] I2=pwm_connector[8] I3=pwm.count_temp[8] O=$abc$64360$new_n8619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5734_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$5307.$and$/usr/local/bin/../share/yosys/techmap.v:434$14256_Y[3]_new_ I2=soc.cpu.mem_rdata_latched[2] I3=$abc$64360$new_n5736_ O=$abc$64360$new_n8622_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=$abc$64360$new_n8622_ I1=$abc$64360$new_n5731_ I2=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$5423.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14055_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110101011101
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5746_ I3=$abc$64360$techmap\soc.cpu.$procmux$5406_Y[0]_new_inv_ O=$abc$64360$new_n8624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$64360$new_n8624_ I1=$abc$64360$new_n5739_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$5423.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14055_Y[0]_new_ I3=$abc$64360$new_n5747_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$64360$techmap\soc.cpu.$procmux$5340_Y[0]_new_inv_ I2=soc.cpu.mem_rdata_latched[6] I3=soc.cpu.mem_rdata_latched[5] O=$abc$64360$new_n8626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=$abc$64360$new_n5813_ I1=$abc$64360$new_n5785_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12583[0]_new_ I3=$abc$64360$new_n8626_ O=$abc$64360$new_n8627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111011101110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$new_n5743_ I3=$abc$64360$new_n8627_ O=$abc$64360$new_n8628_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$abc$64360$auto$wreduce.cc:454:run$7028[4]_new_inv_ I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_ I2=soc.cpu.mem_rdata_latched[6] I3=soc.cpu.mem_rdata_latched[12] O=$abc$64360$new_n8629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20832_new_ I1=$abc$64360$new_n8629_ I2=$abc$64360$new_n5729_ I3=soc.cpu.mem_rdata_latched[3] O=$abc$64360$new_n8630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20028[0]_new_ I1=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1] I2=$abc$64360$new_n8630_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20021_new_ O=$abc$64360$new_n8631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$64360$new_n5854_ I1=$abc$64360$new_n5762_ I2=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20036_new_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$20031_new_ O=$abc$64360$new_n8632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=$abc$64360$new_n8632_ I1=soc.cpu.mem_rdata_latched[5] I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4594.$and$/usr/local/bin/../share/yosys/techmap.v:434$14288_Y_new_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12572[1]_new_ O=$abc$64360$new_n8633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$abc$64360$new_n5743_ I1=$abc$64360$new_n5871_ I2=$abc$64360$techmap\soc.cpu.$procmux$5291_Y[3]_new_inv_ I3=$abc$64360$new_n5753_ O=$abc$64360$new_n8634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000110101001
.gate SB_LUT4 I0=$abc$64360$new_n5743_ I1=$abc$64360$new_n8634_ I2=$abc$64360$new_n8633_ I3=$abc$64360$new_n5839_ O=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111001101110
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:502$2038_Y_new_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4509.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y_new_ I3=$abc$64360$new_n5907_ O=$abc$64360$new_n8636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$abc$64360$new_n8636_ I1=$abc$64360$auto$wreduce.cc:454:run$7028[0]_new_inv_ I2=$abc$64360$techmap\soc.cpu.$procmux$4505_Y_new_inv_ I3=$abc$64360$new_n5910_ O=$abc$64360$new_n8637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101110101001100
.gate SB_LUT4 I0=$abc$64360$new_n8637_ I1=$abc$64360$new_n5916_ I2=soc.cpu.mem_rdata_latched[2] I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4670.$and$/usr/local/bin/../share/yosys/techmap.v:434$14257_Y[3]_new_ O=$abc$64360$techmap\soc.cpu.$0\decoded_rd[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$new_n5231_ I1=soc.spimemio.state[3] I2=soc.spimemio.state[2] I3=soc.spimemio.state[1] O=$abc$64360$new_n8639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000101100001
.gate SB_LUT4 I0=$abc$64360$new_n8639_ I1=$abc$64360$new_n5231_ I2=$abc$64360$techmap\soc.spimemio.$logic_and$spimemio.v:282$77_Y_new_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$13027_new_ O=$abc$64360$new_n8640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=soc.spimemio.state[0] I1=$abc$64360$new_n6267_ I2=$abc$64360$new_n5298_ I3=$abc$64360$new_n5296_ O=$abc$64360$new_n8641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101011001010111
.gate SB_LUT4 I0=$abc$64360$new_n8641_ I1=$abc$64360$new_n5231_ I2=soc.spimemio.state[0] I3=$abc$64360$new_n8640_ O=$abc$64360$new_n8642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011110000111
.gate SB_LUT4 I0=$abc$64360$new_n6261_ I1=$abc$64360$new_n8642_ I2=$abc$64360$new_n6268_ I3=soc.spimemio.jump O=$abc$64360$techmap\soc.spimemio.$procmux$6258_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=soc.spimemio.xfer.count[3] I1=$abc$64360$new_n6791_ I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7376.lcu.g[0]_new_inv_ I3=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 O=$abc$64360$new_n8644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010110110111
.gate SB_LUT4 I0=$abc$64360$new_n8644_ I1=$abc$64360$new_n5231_ I2=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643 I3=$abc$64360$new_n6794_ O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5871_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011111
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][2]_new_inv_ I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op2[0] O=$abc$64360$new_n8646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011101
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][4]_new_inv_ I2=$abc$64360$new_n8646_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][0]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$7\buffer[32:0][0]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][0]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][0]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][16]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$4\buffer[32:0][7]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$1\buffer[32:0][5]_new_inv_ O=$abc$64360$new_n8650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$11\buffer[32:0][3]_new_inv_ I2=$abc$64360$new_n8650_ I3=$abc$64360$new_n6948_ O=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1260$2384_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][19]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][3]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$abc$64360$new_n6964_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16155_Y[3]_new_inv_ I2=$abc$64360$new_n6963_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[3]_new_ O=soc.cpu.alu_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111110111
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][16]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][8]_new_inv_ O=$abc$64360$new_n8654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=$abc$64360$new_n8654_ I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_ I2=soc.cpu.reg_op2[4] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][0]_new_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111111101
.gate SB_LUT4 I0=$abc$64360$new_n7131_ I1=$abc$64360$new_n7123_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][16]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$64360$new_n8656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=$false I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[16]_new_inv_ I2=$abc$64360$new_n8656_ I3=$abc$64360$new_n7130_ O=soc.cpu.alu_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$abc$64360$new_n7199_ I1=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1254$2375_Y_new_inv_ I2=soc.cpu.reg_op2[23] I3=soc.cpu.reg_op1[23] O=$abc$64360$new_n8658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[4] I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][23]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][15]_new_inv_ O=$abc$64360$new_n8659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=$abc$64360$new_n8659_ I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_ I2=soc.cpu.reg_op2[4] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][7]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[23]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111011101
.gate SB_LUT4 I0=$abc$64360$new_n7198_ I1=$abc$64360$new_n7123_ I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][23]_new_inv_ I3=soc.cpu.reg_op2[4] O=$abc$64360$new_n8661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n8661_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[23]_new_inv_ I3=$abc$64360$new_n8658_ O=soc.cpu.alu_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][1]_new_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][9]_new_inv_ O=$abc$64360$new_n8663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=$abc$64360$new_n7123_ I1=soc.cpu.reg_op2[4] I2=$abc$64360$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2618.$10\buffer[32:0][25]_new_ I3=$abc$64360$new_n8663_ O=$abc$64360$new_n8664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001001101010111
.gate SB_LUT4 I0=$abc$64360$new_n8664_ I1=$abc$64360$new_n7221_ I2=$abc$64360$new_n7219_ I3=$abc$64360$new_n7223_ O=soc.cpu.alu_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111101111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][20]_new_inv_ I2=$abc$64360$new_n7254_ I3=$abc$64360$new_n7255_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100100111
.gate SB_LUT4 I0=$abc$64360$new_n6877_ I1=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][28]_new_ I2=$abc$64360$new_n7138_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][28]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[28]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7256_ I2=$abc$64360$new_n7248_ I3=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[28]_new_inv_ O=soc.cpu.alu_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$3\buffer[31:0][25]_new_inv_ I2=soc.cpu.reg_op2[1] I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$1\buffer[31:0][27]_new_inv_ O=$abc$64360$new_n8669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$5\buffer[31:0][21]_new_inv_ I2=$abc$64360$new_n8669_ I3=$abc$64360$new_n7262_ O=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1258$2380_Y_new_inv_ I2=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$10\buffer[31:0][29]_new_inv_ I3=$abc$64360$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2615.$7\buffer[31:0][29]_new_inv_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[29]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7265_ I2=$abc$64360$techmap$techmap\soc.cpu.$procmux$4335.$and$/usr/local/bin/../share/yosys/techmap.v:434$16156_Y[29]_new_inv_ I3=$abc$64360$new_n7264_ O=$abc$64360$new_n8672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_rdata[31] I3=$abc$64360$soc.cpu.mem_rdata[15]_new_ O=$abc$64360$new_n8673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7562_ I2=soc.cpu.reg_op1[0] I3=$abc$64360$new_n8673_ O=$abc$64360$soc.cpu.mem_rdata_word[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.cpu.$procmux$5472.$and$/usr/local/bin/../share/yosys/techmap.v:434$13940_Y[3]_new_ I1=soc.cpu.mem_rdata[26] I2=$abc$64360$soc.cpu.mem_rdata[10]_new_inv_ I3=$abc$64360$auto$simplemap.cc:309:simplemap_lut$11137_new_ O=$abc$64360$soc.cpu.mem_rdata_word[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13873_Y[23]_new_ I2=$abc$64360$soc.cpu.mem_rdata_word[10]_new_ I3=$abc$64360$new_n7575_ O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101010111
.gate SB_LUT4 I0=$abc$64360$new_n7599_ I1=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$and$/usr/local/bin/../share/yosys/techmap.v:434$16198_Y[10]_new_inv_ I2=soc.cpu.cpu_state[3] I3=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[10] O=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011101110111
.gate SB_LUT4 I0=$abc$64360$new_n8606_ I1=$abc$64360$new_n8597_ I2=soc.simpleuart.send_divcnt[0] I3=soc.simpleuart.cfg_divider[0] O=$abc$64360$new_n8678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I1=$abc$64360$new_n5430_ I2=$abc$64360$auto$rtlil.cc:1847:ReduceAnd$7209_new_inv_ I3=$abc$64360$new_n5431_ O=$abc$64360$new_n8680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000100010
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$11010[5]_new_inv_ I1=$abc$64360$new_n4504_ I2=$abc$64360$new_n4398_ I3=$abc$64360$new_n4505_ O=$abc$64360$new_n8681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=$abc$64360$new_n4517_ I2=$abc$64360$new_n4506_ I3=$abc$64360$new_n8681_ O=$abc$64360$new_n8682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010101010101
.gate SB_LUT4 I0=$abc$64360$new_n8550_ I1=$abc$64360$new_n4512_ I2=$abc$64360$new_n8682_ I3=$abc$64360$new_n4511_ O=$abc$64360$new_n8683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[11] I1=soc.simpleuart.cfg_divider[11] I2=soc.simpleuart.send_divcnt[9] I3=soc.simpleuart.cfg_divider[9] O=$abc$64360$new_n8684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[14] I1=soc.simpleuart.send_divcnt[14] I2=soc.simpleuart.send_divcnt[21] I3=soc.simpleuart.cfg_divider[21] O=$abc$64360$new_n8685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$abc$64360$new_n8601_ I1=$abc$64360$new_n5417_ I2=$abc$64360$new_n8685_ I3=$abc$64360$new_n8684_ O=$abc$64360$new_n8686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=pwm.count_temp[3] I1=pwm_connector[3] I2=pwm.count_temp[2] I3=pwm_connector[2] O=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19769[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=pwm.count_temp[9] I1=pwm_connector[9] I2=pwm.count_temp[6] I3=pwm_connector[6] O=$abc$64360$new_n8688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=pwm.count_temp[5] I1=pwm_connector[5] I2=pwm_connector[10] I3=pwm_connector[31] O=$abc$64360$new_n8691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001001
.gate SB_LUT4 I0=$abc$64360$new_n5604_ I1=$abc$64360$new_n8691_ I2=pwm_connector[0] I3=pwm.count_temp[0] O=$abc$64360$new_n8692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$64360$new_n8688_ I1=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$19769[14]_new_ I2=$abc$64360$new_n8619_ I3=$abc$64360$new_n5607_ O=$abc$64360$new_n8693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$64360$auto$alumacc.cc:491:replace_alu$7270[31] I1=$abc$64360$new_n8693_ I2=$abc$64360$new_n5597_ I3=$abc$64360$new_n8692_ O=$abc$64360$auto$rtlil.cc:1848:ReduceOr$7280_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[15] I1=soc.simpleuart.cfg_divider[15] I2=soc.simpleuart.send_divcnt[14] I3=soc.simpleuart.cfg_divider[14] O=$abc$64360$new_n8695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[24] I1=soc.simpleuart.cfg_divider[24] I2=soc.simpleuart.send_divcnt[26] I3=soc.simpleuart.cfg_divider[26] O=$abc$64360$new_n8696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001100100001001
.gate SB_LUT4 I0=$abc$64360$new_n8695_ I1=$abc$64360$new_n8696_ I2=soc.simpleuart.send_divcnt[13] I3=soc.simpleuart.cfg_divider[13] O=$abc$64360$new_n8697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000001000
.gate SB_LUT4 I0=$abc$64360$new_n8686_ I1=$abc$64360$new_n8678_ I2=$abc$64360$new_n5402_ I3=$abc$64360$new_n8697_ O=$abc$64360$auto$rtlil.cc:1847:ReduceAnd$7209_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111111111111
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7185.C[1] I0=soc.simpleuart.recv_divcnt[0] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[10] CO=$auto$alumacc.cc:474:replace_alu$7185.C[11] I0=soc.simpleuart.recv_divcnt[10] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[11] CO=$auto$alumacc.cc:474:replace_alu$7185.C[12] I0=soc.simpleuart.recv_divcnt[11] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[12] CO=$auto$alumacc.cc:474:replace_alu$7185.C[13] I0=soc.simpleuart.recv_divcnt[12] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[13] CO=$auto$alumacc.cc:474:replace_alu$7185.C[14] I0=soc.simpleuart.recv_divcnt[13] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[14] CO=$auto$alumacc.cc:474:replace_alu$7185.C[15] I0=soc.simpleuart.recv_divcnt[14] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[15] CO=$auto$alumacc.cc:474:replace_alu$7185.C[16] I0=soc.simpleuart.recv_divcnt[15] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[16] CO=$auto$alumacc.cc:474:replace_alu$7185.C[17] I0=soc.simpleuart.recv_divcnt[16] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[17] CO=$auto$alumacc.cc:474:replace_alu$7185.C[18] I0=soc.simpleuart.recv_divcnt[17] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[18] CO=$auto$alumacc.cc:474:replace_alu$7185.C[19] I0=soc.simpleuart.recv_divcnt[18] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[19] CO=$auto$alumacc.cc:474:replace_alu$7185.C[20] I0=soc.simpleuart.recv_divcnt[19] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[1] CO=$auto$alumacc.cc:474:replace_alu$7185.C[2] I0=soc.simpleuart.recv_divcnt[1] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[20] CO=$auto$alumacc.cc:474:replace_alu$7185.C[21] I0=soc.simpleuart.recv_divcnt[20] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[21] CO=$auto$alumacc.cc:474:replace_alu$7185.C[22] I0=soc.simpleuart.recv_divcnt[21] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[22] CO=$auto$alumacc.cc:474:replace_alu$7185.C[23] I0=soc.simpleuart.recv_divcnt[22] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[23] CO=$auto$alumacc.cc:474:replace_alu$7185.C[24] I0=soc.simpleuart.recv_divcnt[23] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[24] CO=$auto$alumacc.cc:474:replace_alu$7185.C[25] I0=soc.simpleuart.recv_divcnt[24] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[25] CO=$auto$alumacc.cc:474:replace_alu$7185.C[26] I0=soc.simpleuart.recv_divcnt[25] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[26] CO=$auto$alumacc.cc:474:replace_alu$7185.C[27] I0=soc.simpleuart.recv_divcnt[26] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[27] CO=$auto$alumacc.cc:474:replace_alu$7185.C[28] I0=soc.simpleuart.recv_divcnt[27] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[28] CO=$auto$alumacc.cc:474:replace_alu$7185.C[29] I0=soc.simpleuart.recv_divcnt[28] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[29] CO=$auto$alumacc.cc:474:replace_alu$7185.C[30] I0=soc.simpleuart.recv_divcnt[29] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[2] CO=$auto$alumacc.cc:474:replace_alu$7185.C[3] I0=soc.simpleuart.recv_divcnt[2] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[30] CO=$auto$alumacc.cc:474:replace_alu$7185.C[31] I0=soc.simpleuart.recv_divcnt[30] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[31] CO=$abc$64360$auto$alumacc.cc:491:replace_alu$7187[31] I0=soc.simpleuart.recv_divcnt[31] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[3] CO=$auto$alumacc.cc:474:replace_alu$7185.C[4] I0=soc.simpleuart.recv_divcnt[3] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[4] CO=$auto$alumacc.cc:474:replace_alu$7185.C[5] I0=soc.simpleuart.recv_divcnt[4] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[5] CO=$auto$alumacc.cc:474:replace_alu$7185.C[6] I0=soc.simpleuart.recv_divcnt[5] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[6] CO=$auto$alumacc.cc:474:replace_alu$7185.C[7] I0=soc.simpleuart.recv_divcnt[6] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[7] CO=$auto$alumacc.cc:474:replace_alu$7185.C[8] I0=soc.simpleuart.recv_divcnt[7] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[8] CO=$auto$alumacc.cc:474:replace_alu$7185.C[9] I0=soc.simpleuart.recv_divcnt[8] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7185.C[9] CO=$auto$alumacc.cc:474:replace_alu$7185.C[10] I0=soc.simpleuart.recv_divcnt[9] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7196.C[1] I0=soc.simpleuart.cfg_divider[1] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[10] CO=$auto$alumacc.cc:474:replace_alu$7196.C[11] I0=soc.simpleuart.cfg_divider[11] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[11] CO=$auto$alumacc.cc:474:replace_alu$7196.C[12] I0=soc.simpleuart.cfg_divider[12] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[12] CO=$auto$alumacc.cc:474:replace_alu$7196.C[13] I0=soc.simpleuart.cfg_divider[13] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[13] CO=$auto$alumacc.cc:474:replace_alu$7196.C[14] I0=soc.simpleuart.cfg_divider[14] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[14] CO=$auto$alumacc.cc:474:replace_alu$7196.C[15] I0=soc.simpleuart.cfg_divider[15] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[15] CO=$auto$alumacc.cc:474:replace_alu$7196.C[16] I0=soc.simpleuart.cfg_divider[16] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[16] CO=$auto$alumacc.cc:474:replace_alu$7196.C[17] I0=soc.simpleuart.cfg_divider[17] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[17] CO=$auto$alumacc.cc:474:replace_alu$7196.C[18] I0=soc.simpleuart.cfg_divider[18] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[18] CO=$auto$alumacc.cc:474:replace_alu$7196.C[19] I0=soc.simpleuart.cfg_divider[19] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[19] CO=$auto$alumacc.cc:474:replace_alu$7196.C[20] I0=soc.simpleuart.cfg_divider[20] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[1] CO=$auto$alumacc.cc:474:replace_alu$7196.C[2] I0=soc.simpleuart.cfg_divider[2] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[20] CO=$auto$alumacc.cc:474:replace_alu$7196.C[21] I0=soc.simpleuart.cfg_divider[21] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[21] CO=$auto$alumacc.cc:474:replace_alu$7196.C[22] I0=soc.simpleuart.cfg_divider[22] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[22] CO=$auto$alumacc.cc:474:replace_alu$7196.C[23] I0=soc.simpleuart.cfg_divider[23] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[23] CO=$auto$alumacc.cc:474:replace_alu$7196.C[24] I0=soc.simpleuart.cfg_divider[24] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[24] CO=$auto$alumacc.cc:474:replace_alu$7196.C[25] I0=soc.simpleuart.cfg_divider[25] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[25] CO=$auto$alumacc.cc:474:replace_alu$7196.C[26] I0=soc.simpleuart.cfg_divider[26] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[26] CO=$auto$alumacc.cc:474:replace_alu$7196.C[27] I0=soc.simpleuart.cfg_divider[27] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[27] CO=$auto$alumacc.cc:474:replace_alu$7196.C[28] I0=soc.simpleuart.cfg_divider[28] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[28] CO=$auto$alumacc.cc:474:replace_alu$7196.C[29] I0=soc.simpleuart.cfg_divider[29] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[29] CO=$auto$alumacc.cc:474:replace_alu$7196.C[30] I0=soc.simpleuart.cfg_divider[30] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[2] CO=$auto$alumacc.cc:474:replace_alu$7196.C[3] I0=soc.simpleuart.cfg_divider[3] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[30] CO=$abc$64360$auto$alumacc.cc:491:replace_alu$7198[31] I0=soc.simpleuart.cfg_divider[31] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[3] CO=$auto$alumacc.cc:474:replace_alu$7196.C[4] I0=soc.simpleuart.cfg_divider[4] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[4] CO=$auto$alumacc.cc:474:replace_alu$7196.C[5] I0=soc.simpleuart.cfg_divider[5] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[5] CO=$auto$alumacc.cc:474:replace_alu$7196.C[6] I0=soc.simpleuart.cfg_divider[6] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[6] CO=$auto$alumacc.cc:474:replace_alu$7196.C[7] I0=soc.simpleuart.cfg_divider[7] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[7] CO=$auto$alumacc.cc:474:replace_alu$7196.C[8] I0=soc.simpleuart.cfg_divider[8] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[8] CO=$auto$alumacc.cc:474:replace_alu$7196.C[9] I0=soc.simpleuart.cfg_divider[9] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7196.C[9] CO=$auto$alumacc.cc:474:replace_alu$7196.C[10] I0=soc.simpleuart.cfg_divider[10] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7196.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7201.C[1] I0=soc.simpleuart.send_divcnt[0] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[10] CO=$auto$alumacc.cc:474:replace_alu$7201.C[11] I0=soc.simpleuart.send_divcnt[10] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[11] CO=$auto$alumacc.cc:474:replace_alu$7201.C[12] I0=soc.simpleuart.send_divcnt[11] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[12] CO=$auto$alumacc.cc:474:replace_alu$7201.C[13] I0=soc.simpleuart.send_divcnt[12] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[13] CO=$auto$alumacc.cc:474:replace_alu$7201.C[14] I0=soc.simpleuart.send_divcnt[13] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[14] CO=$auto$alumacc.cc:474:replace_alu$7201.C[15] I0=soc.simpleuart.send_divcnt[14] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[15] CO=$auto$alumacc.cc:474:replace_alu$7201.C[16] I0=soc.simpleuart.send_divcnt[15] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[16] CO=$auto$alumacc.cc:474:replace_alu$7201.C[17] I0=soc.simpleuart.send_divcnt[16] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[17] CO=$auto$alumacc.cc:474:replace_alu$7201.C[18] I0=soc.simpleuart.send_divcnt[17] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[18] CO=$auto$alumacc.cc:474:replace_alu$7201.C[19] I0=soc.simpleuart.send_divcnt[18] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[19] CO=$auto$alumacc.cc:474:replace_alu$7201.C[20] I0=soc.simpleuart.send_divcnt[19] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[1] CO=$auto$alumacc.cc:474:replace_alu$7201.C[2] I0=soc.simpleuart.send_divcnt[1] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[20] CO=$auto$alumacc.cc:474:replace_alu$7201.C[21] I0=soc.simpleuart.send_divcnt[20] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[21] CO=$auto$alumacc.cc:474:replace_alu$7201.C[22] I0=soc.simpleuart.send_divcnt[21] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[22] CO=$auto$alumacc.cc:474:replace_alu$7201.C[23] I0=soc.simpleuart.send_divcnt[22] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[23] CO=$auto$alumacc.cc:474:replace_alu$7201.C[24] I0=soc.simpleuart.send_divcnt[23] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[24] CO=$auto$alumacc.cc:474:replace_alu$7201.C[25] I0=soc.simpleuart.send_divcnt[24] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[25] CO=$auto$alumacc.cc:474:replace_alu$7201.C[26] I0=soc.simpleuart.send_divcnt[25] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[26] CO=$auto$alumacc.cc:474:replace_alu$7201.C[27] I0=soc.simpleuart.send_divcnt[26] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[27] CO=$auto$alumacc.cc:474:replace_alu$7201.C[28] I0=soc.simpleuart.send_divcnt[27] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[28] CO=$auto$alumacc.cc:474:replace_alu$7201.C[29] I0=soc.simpleuart.send_divcnt[28] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[29] CO=$auto$alumacc.cc:474:replace_alu$7201.C[30] I0=soc.simpleuart.send_divcnt[29] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[2] CO=$auto$alumacc.cc:474:replace_alu$7201.C[3] I0=soc.simpleuart.send_divcnt[2] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[30] CO=$auto$alumacc.cc:474:replace_alu$7201.C[31] I0=soc.simpleuart.send_divcnt[30] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[31] CO=$abc$64360$auto$alumacc.cc:491:replace_alu$7203[31] I0=soc.simpleuart.send_divcnt[31] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[3] CO=$auto$alumacc.cc:474:replace_alu$7201.C[4] I0=soc.simpleuart.send_divcnt[3] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[4] CO=$auto$alumacc.cc:474:replace_alu$7201.C[5] I0=soc.simpleuart.send_divcnt[4] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[5] CO=$auto$alumacc.cc:474:replace_alu$7201.C[6] I0=soc.simpleuart.send_divcnt[5] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[6] CO=$auto$alumacc.cc:474:replace_alu$7201.C[7] I0=soc.simpleuart.send_divcnt[6] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[7] CO=$auto$alumacc.cc:474:replace_alu$7201.C[8] I0=soc.simpleuart.send_divcnt[7] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[8] CO=$auto$alumacc.cc:474:replace_alu$7201.C[9] I0=soc.simpleuart.send_divcnt[8] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7201.C[9] CO=$auto$alumacc.cc:474:replace_alu$7201.C[10] I0=soc.simpleuart.send_divcnt[9] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7185.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7212.C[1] I0=soc.cpu.pcpi_div.dividend[0] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[10] CO=$auto$alumacc.cc:474:replace_alu$7212.C[11] I0=soc.cpu.pcpi_div.dividend[10] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[11] CO=$auto$alumacc.cc:474:replace_alu$7212.C[12] I0=soc.cpu.pcpi_div.dividend[11] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[12] CO=$auto$alumacc.cc:474:replace_alu$7212.C[13] I0=soc.cpu.pcpi_div.dividend[12] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[13] CO=$auto$alumacc.cc:474:replace_alu$7212.C[14] I0=soc.cpu.pcpi_div.dividend[13] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[14] CO=$auto$alumacc.cc:474:replace_alu$7212.C[15] I0=soc.cpu.pcpi_div.dividend[14] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[15] CO=$auto$alumacc.cc:474:replace_alu$7212.C[16] I0=soc.cpu.pcpi_div.dividend[15] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[16] CO=$auto$alumacc.cc:474:replace_alu$7212.C[17] I0=soc.cpu.pcpi_div.dividend[16] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[17] CO=$auto$alumacc.cc:474:replace_alu$7212.C[18] I0=soc.cpu.pcpi_div.dividend[17] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[18] CO=$auto$alumacc.cc:474:replace_alu$7212.C[19] I0=soc.cpu.pcpi_div.dividend[18] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[19] CO=$auto$alumacc.cc:474:replace_alu$7212.C[20] I0=soc.cpu.pcpi_div.dividend[19] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[1] CO=$auto$alumacc.cc:474:replace_alu$7212.C[2] I0=soc.cpu.pcpi_div.dividend[1] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[20] CO=$auto$alumacc.cc:474:replace_alu$7212.C[21] I0=soc.cpu.pcpi_div.dividend[20] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[21] CO=$auto$alumacc.cc:474:replace_alu$7212.C[22] I0=soc.cpu.pcpi_div.dividend[21] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[22] CO=$auto$alumacc.cc:474:replace_alu$7212.C[23] I0=soc.cpu.pcpi_div.dividend[22] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[23] CO=$auto$alumacc.cc:474:replace_alu$7212.C[24] I0=soc.cpu.pcpi_div.dividend[23] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[24] CO=$auto$alumacc.cc:474:replace_alu$7212.C[25] I0=soc.cpu.pcpi_div.dividend[24] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[25] CO=$auto$alumacc.cc:474:replace_alu$7212.C[26] I0=soc.cpu.pcpi_div.dividend[25] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[26] CO=$auto$alumacc.cc:474:replace_alu$7212.C[27] I0=soc.cpu.pcpi_div.dividend[26] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[27] CO=$auto$alumacc.cc:474:replace_alu$7212.C[28] I0=soc.cpu.pcpi_div.dividend[27] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[28] CO=$auto$alumacc.cc:474:replace_alu$7212.C[29] I0=soc.cpu.pcpi_div.dividend[28] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[29] CO=$auto$alumacc.cc:474:replace_alu$7212.C[30] I0=soc.cpu.pcpi_div.dividend[29] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[2] CO=$auto$alumacc.cc:474:replace_alu$7212.C[3] I0=soc.cpu.pcpi_div.dividend[2] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[30] CO=$auto$alumacc.cc:474:replace_alu$7212.C[31] I0=soc.cpu.pcpi_div.dividend[30] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[31] CO=$auto$alumacc.cc:474:replace_alu$7212.C[32] I0=soc.cpu.pcpi_div.dividend[31] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[32] CO=$auto$alumacc.cc:474:replace_alu$7212.C[33] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[33] CO=$auto$alumacc.cc:474:replace_alu$7212.C[34] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[34] CO=$auto$alumacc.cc:474:replace_alu$7212.C[35] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[35] CO=$auto$alumacc.cc:474:replace_alu$7212.C[36] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[36] CO=$auto$alumacc.cc:474:replace_alu$7212.C[37] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[37] CO=$auto$alumacc.cc:474:replace_alu$7212.C[38] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[38] CO=$auto$alumacc.cc:474:replace_alu$7212.C[39] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[39] CO=$auto$alumacc.cc:474:replace_alu$7212.C[40] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[3] CO=$auto$alumacc.cc:474:replace_alu$7212.C[4] I0=soc.cpu.pcpi_div.dividend[3] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[40] CO=$auto$alumacc.cc:474:replace_alu$7212.C[41] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[41] CO=$auto$alumacc.cc:474:replace_alu$7212.C[42] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[42] CO=$auto$alumacc.cc:474:replace_alu$7212.C[43] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[43] CO=$auto$alumacc.cc:474:replace_alu$7212.C[44] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[44] CO=$auto$alumacc.cc:474:replace_alu$7212.C[45] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[45] CO=$auto$alumacc.cc:474:replace_alu$7212.C[46] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[46] CO=$auto$alumacc.cc:474:replace_alu$7212.C[47] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[47] CO=$auto$alumacc.cc:474:replace_alu$7212.C[48] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[48] CO=$auto$alumacc.cc:474:replace_alu$7212.C[49] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[49] CO=$auto$alumacc.cc:474:replace_alu$7212.C[50] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[4] CO=$auto$alumacc.cc:474:replace_alu$7212.C[5] I0=soc.cpu.pcpi_div.dividend[4] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[50] CO=$auto$alumacc.cc:474:replace_alu$7212.C[51] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[51] CO=$auto$alumacc.cc:474:replace_alu$7212.C[52] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[52] CO=$auto$alumacc.cc:474:replace_alu$7212.C[53] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[53] CO=$auto$alumacc.cc:474:replace_alu$7212.C[54] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[54] CO=$auto$alumacc.cc:474:replace_alu$7212.C[55] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[55] CO=$auto$alumacc.cc:474:replace_alu$7212.C[56] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[56] CO=$auto$alumacc.cc:474:replace_alu$7212.C[57] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[57] CO=$auto$alumacc.cc:474:replace_alu$7212.C[58] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[58] CO=$auto$alumacc.cc:474:replace_alu$7212.C[59] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[59] CO=$auto$alumacc.cc:474:replace_alu$7212.C[60] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[5] CO=$auto$alumacc.cc:474:replace_alu$7212.C[6] I0=soc.cpu.pcpi_div.dividend[5] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[60] CO=$auto$alumacc.cc:474:replace_alu$7212.C[61] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[61] CO=$auto$alumacc.cc:474:replace_alu$7212.C[62] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[62] CO=$abc$64360$auto$alumacc.cc:491:replace_alu$7214[62] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[6] CO=$auto$alumacc.cc:474:replace_alu$7212.C[7] I0=soc.cpu.pcpi_div.dividend[6] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[7] CO=$auto$alumacc.cc:474:replace_alu$7212.C[8] I0=soc.cpu.pcpi_div.dividend[7] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[8] CO=$auto$alumacc.cc:474:replace_alu$7212.C[9] I0=soc.cpu.pcpi_div.dividend[8] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7212.C[9] CO=$auto$alumacc.cc:474:replace_alu$7212.C[10] I0=soc.cpu.pcpi_div.dividend[9] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[10] CO=$auto$alumacc.cc:474:replace_alu$7234.C[11] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[11] CO=$auto$alumacc.cc:474:replace_alu$7234.C[12] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[12] CO=$auto$alumacc.cc:474:replace_alu$7234.C[13] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[13] CO=$auto$alumacc.cc:474:replace_alu$7234.C[14] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[14] CO=$auto$alumacc.cc:474:replace_alu$7234.C[15] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[15] CO=$auto$alumacc.cc:474:replace_alu$7234.C[16] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[16] CO=$auto$alumacc.cc:474:replace_alu$7234.C[17] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[17] CO=$auto$alumacc.cc:474:replace_alu$7234.C[18] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[18] CO=$auto$alumacc.cc:474:replace_alu$7234.C[19] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[19] CO=$auto$alumacc.cc:474:replace_alu$7234.C[20] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7234.C[2] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[20] CO=$auto$alumacc.cc:474:replace_alu$7234.C[21] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[21] CO=$auto$alumacc.cc:474:replace_alu$7234.C[22] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[22] CO=$auto$alumacc.cc:474:replace_alu$7234.C[23] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[23] CO=$auto$alumacc.cc:474:replace_alu$7234.C[24] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[24] CO=$auto$alumacc.cc:474:replace_alu$7234.C[25] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[25] CO=$auto$alumacc.cc:474:replace_alu$7234.C[26] I0=$true I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[26] CO=$auto$alumacc.cc:474:replace_alu$7234.C[27] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[27] CO=$auto$alumacc.cc:474:replace_alu$7234.C[28] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[28] CO=$auto$alumacc.cc:474:replace_alu$7234.C[29] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[29] CO=$auto$alumacc.cc:474:replace_alu$7234.C[30] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[2] CO=$auto$alumacc.cc:474:replace_alu$7234.C[3] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[30] CO=$auto$alumacc.cc:474:replace_alu$7234.C[31] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[31] CO=$abc$64360$auto$alumacc.cc:491:replace_alu$7236[31] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[3] CO=$auto$alumacc.cc:474:replace_alu$7234.C[4] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[4] CO=$auto$alumacc.cc:474:replace_alu$7234.C[5] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[5] CO=$auto$alumacc.cc:474:replace_alu$7234.C[6] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[6] CO=$auto$alumacc.cc:474:replace_alu$7234.C[7] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[7] CO=$auto$alumacc.cc:474:replace_alu$7234.C[8] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[8] CO=$auto$alumacc.cc:474:replace_alu$7234.C[9] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7234.C[9] CO=$auto$alumacc.cc:474:replace_alu$7234.C[10] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[25] CO=$auto$alumacc.cc:474:replace_alu$7245.C[3] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7245.C[3] CO=$auto$alumacc.cc:474:replace_alu$7245.C[4] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7245.C[4] CO=$auto$alumacc.cc:474:replace_alu$7245.C[5] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7245.C[5] CO=$auto$alumacc.cc:474:replace_alu$7245.C[6] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7245.C[6] CO=$auto$alumacc.cc:474:replace_alu$7245.C[7] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7245.C[7] CO=$abc$64360$auto$alumacc.cc:491:replace_alu$7247[7] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[10] CO=$auto$alumacc.cc:474:replace_alu$7250.C[11] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[11] CO=$auto$alumacc.cc:474:replace_alu$7250.C[12] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[12] CO=$auto$alumacc.cc:474:replace_alu$7250.C[13] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[13] CO=$auto$alumacc.cc:474:replace_alu$7250.C[14] I0=$true I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[14] CO=$auto$alumacc.cc:474:replace_alu$7250.C[15] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[15] CO=$auto$alumacc.cc:474:replace_alu$7250.C[16] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[16] CO=$auto$alumacc.cc:474:replace_alu$7250.C[17] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[17] CO=$auto$alumacc.cc:474:replace_alu$7250.C[18] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[18] CO=$auto$alumacc.cc:474:replace_alu$7250.C[19] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[19] CO=$auto$alumacc.cc:474:replace_alu$7250.C[20] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7250.C[2] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[20] CO=$auto$alumacc.cc:474:replace_alu$7250.C[21] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[21] CO=$auto$alumacc.cc:474:replace_alu$7250.C[22] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[22] CO=$auto$alumacc.cc:474:replace_alu$7250.C[23] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[23] CO=$auto$alumacc.cc:474:replace_alu$7250.C[24] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[24] CO=$auto$alumacc.cc:474:replace_alu$7250.C[25] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[25] CO=$auto$alumacc.cc:474:replace_alu$7250.C[26] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[26] CO=$auto$alumacc.cc:474:replace_alu$7250.C[27] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[27] CO=$auto$alumacc.cc:474:replace_alu$7250.C[28] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[28] CO=$auto$alumacc.cc:474:replace_alu$7250.C[29] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[29] CO=$auto$alumacc.cc:474:replace_alu$7250.C[30] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[2] CO=$auto$alumacc.cc:474:replace_alu$7250.C[3] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[30] CO=$auto$alumacc.cc:474:replace_alu$7250.C[31] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[31] CO=$abc$64360$auto$alumacc.cc:491:replace_alu$7252[31] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[3] CO=$auto$alumacc.cc:474:replace_alu$7250.C[4] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[4] CO=$auto$alumacc.cc:474:replace_alu$7250.C[5] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[5] CO=$auto$alumacc.cc:474:replace_alu$7250.C[6] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[6] CO=$auto$alumacc.cc:474:replace_alu$7250.C[7] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[7] CO=$auto$alumacc.cc:474:replace_alu$7250.C[8] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[8] CO=$auto$alumacc.cc:474:replace_alu$7250.C[9] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7250.C[9] CO=$auto$alumacc.cc:474:replace_alu$7250.C[10] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[10] CO=$auto$alumacc.cc:474:replace_alu$7263.C[11] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[11] CO=$auto$alumacc.cc:474:replace_alu$7263.C[12] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[12] CO=$auto$alumacc.cc:474:replace_alu$7263.C[13] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[13] CO=$auto$alumacc.cc:474:replace_alu$7263.C[14] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[14] CO=$auto$alumacc.cc:474:replace_alu$7263.C[15] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[15] CO=$auto$alumacc.cc:474:replace_alu$7263.C[16] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[16] CO=$auto$alumacc.cc:474:replace_alu$7263.C[17] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[17] CO=$auto$alumacc.cc:474:replace_alu$7263.C[18] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[18] CO=$auto$alumacc.cc:474:replace_alu$7263.C[19] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[19] CO=$auto$alumacc.cc:474:replace_alu$7263.C[20] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7263.C[2] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[20] CO=$auto$alumacc.cc:474:replace_alu$7263.C[21] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[21] CO=$auto$alumacc.cc:474:replace_alu$7263.C[22] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[22] CO=$auto$alumacc.cc:474:replace_alu$7263.C[23] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[23] CO=$auto$alumacc.cc:474:replace_alu$7263.C[24] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[24] CO=$auto$alumacc.cc:474:replace_alu$7263.C[25] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[25] CO=$auto$alumacc.cc:474:replace_alu$7263.C[26] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[26] CO=$auto$alumacc.cc:474:replace_alu$7263.C[27] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[27] CO=$auto$alumacc.cc:474:replace_alu$7263.C[28] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[28] CO=$auto$alumacc.cc:474:replace_alu$7263.C[29] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[29] CO=$auto$alumacc.cc:474:replace_alu$7263.C[30] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[2] CO=$auto$alumacc.cc:474:replace_alu$7263.C[3] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[30] CO=$auto$alumacc.cc:474:replace_alu$7263.C[31] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[31] CO=$abc$64360$auto$alumacc.cc:491:replace_alu$7265[31] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[3] CO=$auto$alumacc.cc:474:replace_alu$7263.C[4] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[4] CO=$auto$alumacc.cc:474:replace_alu$7263.C[5] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[5] CO=$auto$alumacc.cc:474:replace_alu$7263.C[6] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[6] CO=$auto$alumacc.cc:474:replace_alu$7263.C[7] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[7] CO=$auto$alumacc.cc:474:replace_alu$7263.C[8] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[8] CO=$auto$alumacc.cc:474:replace_alu$7263.C[9] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7263.C[9] CO=$auto$alumacc.cc:474:replace_alu$7263.C[10] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7268.C[1] I0=pwm.count_temp[0] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[10] CO=$auto$alumacc.cc:474:replace_alu$7268.C[11] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[11] CO=$auto$alumacc.cc:474:replace_alu$7268.C[12] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[12] CO=$auto$alumacc.cc:474:replace_alu$7268.C[13] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[13] CO=$auto$alumacc.cc:474:replace_alu$7268.C[14] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[14] CO=$auto$alumacc.cc:474:replace_alu$7268.C[15] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[15] CO=$auto$alumacc.cc:474:replace_alu$7268.C[16] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[16] CO=$auto$alumacc.cc:474:replace_alu$7268.C[17] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[17] CO=$auto$alumacc.cc:474:replace_alu$7268.C[18] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[18] CO=$auto$alumacc.cc:474:replace_alu$7268.C[19] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[19] CO=$auto$alumacc.cc:474:replace_alu$7268.C[20] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[1] CO=$auto$alumacc.cc:474:replace_alu$7268.C[2] I0=pwm.count_temp[1] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[20] CO=$auto$alumacc.cc:474:replace_alu$7268.C[21] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[21] CO=$auto$alumacc.cc:474:replace_alu$7268.C[22] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[22] CO=$auto$alumacc.cc:474:replace_alu$7268.C[23] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[23] CO=$auto$alumacc.cc:474:replace_alu$7268.C[24] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[24] CO=$auto$alumacc.cc:474:replace_alu$7268.C[25] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[25] CO=$auto$alumacc.cc:474:replace_alu$7268.C[26] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[26] CO=$auto$alumacc.cc:474:replace_alu$7268.C[27] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[27] CO=$auto$alumacc.cc:474:replace_alu$7268.C[28] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[28] CO=$auto$alumacc.cc:474:replace_alu$7268.C[29] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[29] CO=$auto$alumacc.cc:474:replace_alu$7268.C[30] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[2] CO=$auto$alumacc.cc:474:replace_alu$7268.C[3] I0=pwm.count_temp[2] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[30] CO=$auto$alumacc.cc:474:replace_alu$7268.C[31] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[31] CO=$abc$64360$auto$alumacc.cc:491:replace_alu$7270[31] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[3] CO=$auto$alumacc.cc:474:replace_alu$7268.C[4] I0=pwm.count_temp[3] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[4] CO=$auto$alumacc.cc:474:replace_alu$7268.C[5] I0=pwm.count_temp[4] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[5] CO=$auto$alumacc.cc:474:replace_alu$7268.C[6] I0=pwm.count_temp[5] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[6] CO=$auto$alumacc.cc:474:replace_alu$7268.C[7] I0=pwm.count_temp[6] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[7] CO=$auto$alumacc.cc:474:replace_alu$7268.C[8] I0=pwm.count_temp[7] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[8] CO=$auto$alumacc.cc:474:replace_alu$7268.C[9] I0=pwm.count_temp[8] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7268.C[9] CO=$auto$alumacc.cc:474:replace_alu$7268.C[10] I0=pwm.count_temp[9] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:35|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7281.C[1] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0] I1=reset_cnt[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0] I2=reset_cnt[0] I3=$false O=$0\reset_cnt[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7281.C[1] CO=$auto$alumacc.cc:474:replace_alu$7281.C[2] I0=$false I1=reset_cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[1] I3=$auto$alumacc.cc:474:replace_alu$7281.C[1] O=$0\reset_cnt[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7281.C[2] CO=$auto$alumacc.cc:474:replace_alu$7281.C[3] I0=$false I1=reset_cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$7281.C[2] O=$0\reset_cnt[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7281.C[3] CO=$auto$alumacc.cc:474:replace_alu$7281.C[4] I0=$false I1=reset_cnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$7281.C[3] O=$0\reset_cnt[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7281.C[4] CO=$auto$alumacc.cc:474:replace_alu$7281.C[5] I0=$false I1=reset_cnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[4] I3=$auto$alumacc.cc:474:replace_alu$7281.C[4] O=$0\reset_cnt[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[5] I3=$auto$alumacc.cc:474:replace_alu$7281.C[5] O=$0\reset_cnt[5:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clock.counterI[10] I3=$auto$alumacc.cc:474:replace_alu$7284.C[10] O=$abc$64360$techmap\clock.$procmux$2656_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111100000000
.gate SB_CARRY CI=clock.counterI[0] CO=$auto$alumacc.cc:474:replace_alu$7284.C[2] I0=$false I1=clock.counterI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=clock.counterI[10] I1=$false I2=clock.counterI[1] I3=clock.counterI[0] O=$abc$64360$techmap\clock.$procmux$2656_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7284.C[2] CO=$auto$alumacc.cc:474:replace_alu$7284.C[3] I0=$false I1=clock.counterI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=clock.counterI[10] I1=$false I2=clock.counterI[2] I3=$auto$alumacc.cc:474:replace_alu$7284.C[2] O=$abc$64360$techmap\clock.$procmux$2656_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7284.C[3] CO=$auto$alumacc.cc:474:replace_alu$7284.C[4] I0=$false I1=clock.counterI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=clock.counterI[10] I1=$false I2=clock.counterI[3] I3=$auto$alumacc.cc:474:replace_alu$7284.C[3] O=$abc$64360$techmap\clock.$procmux$2656_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7284.C[4] CO=$auto$alumacc.cc:474:replace_alu$7284.C[5] I0=$false I1=clock.counterI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=clock.counterI[10] I1=$false I2=clock.counterI[4] I3=$auto$alumacc.cc:474:replace_alu$7284.C[4] O=$abc$64360$techmap\clock.$procmux$2656_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7284.C[5] CO=$auto$alumacc.cc:474:replace_alu$7284.C[6] I0=$false I1=clock.counterI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=clock.counterI[10] I1=$false I2=clock.counterI[5] I3=$auto$alumacc.cc:474:replace_alu$7284.C[5] O=$abc$64360$techmap\clock.$procmux$2656_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7284.C[6] CO=$auto$alumacc.cc:474:replace_alu$7284.C[7] I0=$false I1=clock.counterI[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=clock.counterI[10] I1=$false I2=clock.counterI[6] I3=$auto$alumacc.cc:474:replace_alu$7284.C[6] O=$abc$64360$techmap\clock.$procmux$2656_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7284.C[7] CO=$auto$alumacc.cc:474:replace_alu$7284.C[8] I0=$false I1=clock.counterI[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=clock.counterI[10] I1=$false I2=clock.counterI[7] I3=$auto$alumacc.cc:474:replace_alu$7284.C[7] O=$abc$64360$techmap\clock.$procmux$2656_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7284.C[8] CO=$auto$alumacc.cc:474:replace_alu$7284.C[9] I0=$false I1=clock.counterI[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=clock.counterI[10] I1=$false I2=clock.counterI[8] I3=$auto$alumacc.cc:474:replace_alu$7284.C[8] O=$abc$64360$techmap\clock.$procmux$2656_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7284.C[9] CO=$auto$alumacc.cc:474:replace_alu$7284.C[10] I0=$false I1=clock.counterI[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=clock.counterI[10] I1=$false I2=clock.counterI[9] I3=$auto$alumacc.cc:474:replace_alu$7284.C[9] O=$abc$64360$techmap\clock.$procmux$2656_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:21|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[10] CO=$auto$alumacc.cc:474:replace_alu$7287.C[11] I0=$false I1=clock.counterO[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[10] I3=$auto$alumacc.cc:474:replace_alu$7287.C[10] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62969
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[11] CO=$auto$alumacc.cc:474:replace_alu$7287.C[12] I0=$false I1=clock.counterO[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[11] I3=$auto$alumacc.cc:474:replace_alu$7287.C[11] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62973
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[12] CO=$auto$alumacc.cc:474:replace_alu$7287.C[13] I0=$false I1=clock.counterO[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[12] I3=$auto$alumacc.cc:474:replace_alu$7287.C[12] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62977
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[13] CO=$auto$alumacc.cc:474:replace_alu$7287.C[14] I0=$false I1=clock.counterO[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[13] I3=$auto$alumacc.cc:474:replace_alu$7287.C[13] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62981
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[14] CO=$auto$alumacc.cc:474:replace_alu$7287.C[15] I0=$false I1=clock.counterO[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[14] I3=$auto$alumacc.cc:474:replace_alu$7287.C[14] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62985
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[15] CO=$auto$alumacc.cc:474:replace_alu$7287.C[16] I0=$false I1=clock.counterO[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[15] I3=$auto$alumacc.cc:474:replace_alu$7287.C[15] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62989
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[16] CO=$auto$alumacc.cc:474:replace_alu$7287.C[17] I0=$false I1=clock.counterO[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[16] I3=$auto$alumacc.cc:474:replace_alu$7287.C[16] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62993
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[17] CO=$auto$alumacc.cc:474:replace_alu$7287.C[18] I0=$false I1=clock.counterO[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[17] I3=$auto$alumacc.cc:474:replace_alu$7287.C[17] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62997
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[18] CO=$auto$alumacc.cc:474:replace_alu$7287.C[19] I0=$false I1=clock.counterO[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[18] I3=$auto$alumacc.cc:474:replace_alu$7287.C[18] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63001
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[19] CO=$auto$alumacc.cc:474:replace_alu$7287.C[20] I0=$false I1=clock.counterO[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[19] I3=$auto$alumacc.cc:474:replace_alu$7287.C[19] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63005
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=clock.counterO[0] CO=$auto$alumacc.cc:474:replace_alu$7287.C[2] I0=$false I1=clock.counterO[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[1] I3=clock.counterO[0] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62929
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[20] CO=$auto$alumacc.cc:474:replace_alu$7287.C[21] I0=$false I1=clock.counterO[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[20] I3=$auto$alumacc.cc:474:replace_alu$7287.C[20] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63009
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[21] CO=$auto$alumacc.cc:474:replace_alu$7287.C[22] I0=$false I1=clock.counterO[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[21] I3=$auto$alumacc.cc:474:replace_alu$7287.C[21] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63013
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[22] CO=$auto$alumacc.cc:474:replace_alu$7287.C[23] I0=$false I1=clock.counterO[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[22] I3=$auto$alumacc.cc:474:replace_alu$7287.C[22] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63021
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[23] CO=$auto$alumacc.cc:474:replace_alu$7287.C[24] I0=$false I1=clock.counterO[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[23] I3=$auto$alumacc.cc:474:replace_alu$7287.C[23] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63025
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[24] CO=$auto$alumacc.cc:474:replace_alu$7287.C[25] I0=$false I1=clock.counterO[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[24] I3=$auto$alumacc.cc:474:replace_alu$7287.C[24] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63017
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[25] CO=$auto$alumacc.cc:474:replace_alu$7287.C[26] I0=$false I1=clock.counterO[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[25] I3=$auto$alumacc.cc:474:replace_alu$7287.C[25] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63029
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[26] CO=$auto$alumacc.cc:474:replace_alu$7287.C[27] I0=$false I1=clock.counterO[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[26] I3=$auto$alumacc.cc:474:replace_alu$7287.C[26] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63033
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[27] CO=$auto$alumacc.cc:474:replace_alu$7287.C[28] I0=$false I1=clock.counterO[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[27] I3=$auto$alumacc.cc:474:replace_alu$7287.C[27] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63053
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[28] CO=$auto$alumacc.cc:474:replace_alu$7287.C[29] I0=$false I1=clock.counterO[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[28] I3=$auto$alumacc.cc:474:replace_alu$7287.C[28] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63037
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[29] CO=$auto$alumacc.cc:474:replace_alu$7287.C[30] I0=$false I1=clock.counterO[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[29] I3=$auto$alumacc.cc:474:replace_alu$7287.C[29] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63041
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[2] CO=$auto$alumacc.cc:474:replace_alu$7287.C[3] I0=$false I1=clock.counterO[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[2] I3=$auto$alumacc.cc:474:replace_alu$7287.C[2] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62937
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[30] CO=$auto$alumacc.cc:474:replace_alu$7287.C[31] I0=$false I1=clock.counterO[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[30] I3=$auto$alumacc.cc:474:replace_alu$7287.C[30] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63045
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_LUT4 I0=$false I1=resetn I2=$abc$64360$auto$ice40_ffinit.cc:141:execute$63050 I3=$auto$alumacc.cc:474:replace_alu$7287.C[31] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$63049
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110011000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[3] CO=$auto$alumacc.cc:474:replace_alu$7287.C[4] I0=$false I1=clock.counterO[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[3] I3=$auto$alumacc.cc:474:replace_alu$7287.C[3] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62941
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[4] CO=$auto$alumacc.cc:474:replace_alu$7287.C[5] I0=$false I1=clock.counterO[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[4] I3=$auto$alumacc.cc:474:replace_alu$7287.C[4] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62945
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[5] CO=$auto$alumacc.cc:474:replace_alu$7287.C[6] I0=$false I1=clock.counterO[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[5] I3=$auto$alumacc.cc:474:replace_alu$7287.C[5] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62949
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[6] CO=$auto$alumacc.cc:474:replace_alu$7287.C[7] I0=$false I1=clock.counterO[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[6] I3=$auto$alumacc.cc:474:replace_alu$7287.C[6] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62953
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[7] CO=$auto$alumacc.cc:474:replace_alu$7287.C[8] I0=$false I1=clock.counterO[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[7] I3=$auto$alumacc.cc:474:replace_alu$7287.C[7] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62957
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[8] CO=$auto$alumacc.cc:474:replace_alu$7287.C[9] I0=$false I1=clock.counterO[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[8] I3=$auto$alumacc.cc:474:replace_alu$7287.C[8] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62961
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7287.C[9] CO=$auto$alumacc.cc:474:replace_alu$7287.C[10] I0=$false I1=clock.counterO[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=resetn I1=$false I2=clock.counterO[9] I3=$auto$alumacc.cc:474:replace_alu$7287.C[9] O=$abc$64360$auto$ice40_ffinit.cc:140:execute$62965
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:24|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010000000001010
.gate SB_CARRY CI=pwm.counterI[0] CO=$auto$alumacc.cc:474:replace_alu$7290.C[2] I0=$false I1=pwm.counterI[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwm.counterI[6] I1=$false I2=pwm.counterI[1] I3=pwm.counterI[0] O=$abc$64360$techmap\pwm.$procmux$2634_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7290.C[2] CO=$auto$alumacc.cc:474:replace_alu$7290.C[3] I0=$false I1=pwm.counterI[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwm.counterI[6] I1=$false I2=pwm.counterI[2] I3=$auto$alumacc.cc:474:replace_alu$7290.C[2] O=$abc$64360$techmap\pwm.$procmux$2634_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7290.C[3] CO=$auto$alumacc.cc:474:replace_alu$7290.C[4] I0=$false I1=pwm.counterI[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwm.counterI[6] I1=$false I2=pwm.counterI[3] I3=$auto$alumacc.cc:474:replace_alu$7290.C[3] O=$abc$64360$techmap\pwm.$procmux$2634_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7290.C[4] CO=$auto$alumacc.cc:474:replace_alu$7290.C[5] I0=$false I1=pwm.counterI[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwm.counterI[6] I1=$false I2=pwm.counterI[4] I3=$auto$alumacc.cc:474:replace_alu$7290.C[4] O=$abc$64360$techmap\pwm.$procmux$2634_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7290.C[5] CO=$auto$alumacc.cc:474:replace_alu$7290.C[6] I0=$false I1=pwm.counterI[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=pwm.counterI[6] I1=$false I2=pwm.counterI[5] I3=$auto$alumacc.cc:474:replace_alu$7290.C[5] O=$abc$64360$techmap\pwm.$procmux$2634_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$false I2=pwm.counterI[6] I3=$auto$alumacc.cc:474:replace_alu$7290.C[6] O=$abc$64360$techmap\pwm.$procmux$2634_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000111100000000
.gate SB_CARRY CI=pwm.count_temp[0] CO=$auto$alumacc.cc:474:replace_alu$7293.C[2] I0=$false I1=pwm.count_temp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] I1=$false I2=pwm.count_temp[1] I3=pwm.count_temp[0] O=$abc$64360$techmap\pwm.$procmux$2642_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7293.C[2] CO=$auto$alumacc.cc:474:replace_alu$7293.C[3] I0=$false I1=pwm.count_temp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] I1=$false I2=pwm.count_temp[2] I3=$auto$alumacc.cc:474:replace_alu$7293.C[2] O=$abc$64360$techmap\pwm.$procmux$2642_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7293.C[3] CO=$auto$alumacc.cc:474:replace_alu$7293.C[4] I0=$false I1=pwm.count_temp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] I1=$false I2=pwm.count_temp[3] I3=$auto$alumacc.cc:474:replace_alu$7293.C[3] O=$abc$64360$techmap\pwm.$procmux$2642_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7293.C[4] CO=$auto$alumacc.cc:474:replace_alu$7293.C[5] I0=$false I1=pwm.count_temp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] I1=$false I2=pwm.count_temp[4] I3=$auto$alumacc.cc:474:replace_alu$7293.C[4] O=$abc$64360$techmap\pwm.$procmux$2642_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7293.C[5] CO=$auto$alumacc.cc:474:replace_alu$7293.C[6] I0=$false I1=pwm.count_temp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] I1=$false I2=pwm.count_temp[5] I3=$auto$alumacc.cc:474:replace_alu$7293.C[5] O=$abc$64360$techmap\pwm.$procmux$2642_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7293.C[6] CO=$auto$alumacc.cc:474:replace_alu$7293.C[7] I0=$false I1=pwm.count_temp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] I1=$false I2=pwm.count_temp[6] I3=$auto$alumacc.cc:474:replace_alu$7293.C[6] O=$abc$64360$techmap\pwm.$procmux$2642_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7293.C[7] CO=$auto$alumacc.cc:474:replace_alu$7293.C[8] I0=$false I1=pwm.count_temp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] I1=$false I2=pwm.count_temp[7] I3=$auto$alumacc.cc:474:replace_alu$7293.C[7] O=$abc$64360$techmap\pwm.$procmux$2642_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7293.C[8] CO=$auto$alumacc.cc:474:replace_alu$7293.C[9] I0=$false I1=pwm.count_temp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] I1=$false I2=pwm.count_temp[8] I3=$auto$alumacc.cc:474:replace_alu$7293.C[8] O=$abc$64360$techmap\pwm.$procmux$2642_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] I2=pwm.count_temp[9] I3=$auto$alumacc.cc:474:replace_alu$7293.C[9] O=$abc$64360$techmap\pwm.$procmux$2642_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:32|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7296.C[1] I0=soc.cpu.reg_pc[1] I1=soc.cpu.latched_compr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[1] I2=soc.cpu.latched_compr I3=$false O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[10] CO=$auto$alumacc.cc:474:replace_alu$7296.C[11] I0=soc.cpu.reg_pc[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[10] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[11] CO=$auto$alumacc.cc:474:replace_alu$7296.C[12] I0=soc.cpu.reg_pc[12] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[11] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[12] CO=$auto$alumacc.cc:474:replace_alu$7296.C[13] I0=soc.cpu.reg_pc[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[12] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[13] CO=$auto$alumacc.cc:474:replace_alu$7296.C[14] I0=soc.cpu.reg_pc[14] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[14] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[13] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[14] CO=$auto$alumacc.cc:474:replace_alu$7296.C[15] I0=soc.cpu.reg_pc[15] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[14] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[15] CO=$auto$alumacc.cc:474:replace_alu$7296.C[16] I0=soc.cpu.reg_pc[16] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[16] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[15] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[16] CO=$auto$alumacc.cc:474:replace_alu$7296.C[17] I0=soc.cpu.reg_pc[17] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[17] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[16] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[17] CO=$auto$alumacc.cc:474:replace_alu$7296.C[18] I0=soc.cpu.reg_pc[18] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[18] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[17] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[18] CO=$auto$alumacc.cc:474:replace_alu$7296.C[19] I0=soc.cpu.reg_pc[19] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[18] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[19] CO=$auto$alumacc.cc:474:replace_alu$7296.C[20] I0=soc.cpu.reg_pc[20] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[19] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[1] CO=$auto$alumacc.cc:474:replace_alu$7296.C[2] I0=soc.cpu.reg_pc[2] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7296.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[2] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7296.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7296.C[1] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[20] CO=$auto$alumacc.cc:474:replace_alu$7296.C[21] I0=soc.cpu.reg_pc[21] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[20] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[21] CO=$auto$alumacc.cc:474:replace_alu$7296.C[22] I0=soc.cpu.reg_pc[22] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[21] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[22] CO=$auto$alumacc.cc:474:replace_alu$7296.C[23] I0=soc.cpu.reg_pc[23] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[22] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[23] CO=$auto$alumacc.cc:474:replace_alu$7296.C[24] I0=soc.cpu.reg_pc[24] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[24] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[23] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[24] CO=$auto$alumacc.cc:474:replace_alu$7296.C[25] I0=soc.cpu.reg_pc[25] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[24] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[25] CO=$auto$alumacc.cc:474:replace_alu$7296.C[26] I0=soc.cpu.reg_pc[26] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[26] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[25] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[26] CO=$auto$alumacc.cc:474:replace_alu$7296.C[27] I0=soc.cpu.reg_pc[27] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[27] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[26] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[27] CO=$auto$alumacc.cc:474:replace_alu$7296.C[28] I0=soc.cpu.reg_pc[28] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[28] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[27] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[28] CO=$auto$alumacc.cc:474:replace_alu$7296.C[29] I0=soc.cpu.reg_pc[29] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[29] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[28] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[29] CO=$auto$alumacc.cc:474:replace_alu$7296.C[30] I0=soc.cpu.reg_pc[30] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[30] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[29] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[2] CO=$auto$alumacc.cc:474:replace_alu$7296.C[3] I0=soc.cpu.reg_pc[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[2] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[30] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[3] CO=$auto$alumacc.cc:474:replace_alu$7296.C[4] I0=soc.cpu.reg_pc[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[3] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[4] CO=$auto$alumacc.cc:474:replace_alu$7296.C[5] I0=soc.cpu.reg_pc[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[4] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[5] CO=$auto$alumacc.cc:474:replace_alu$7296.C[6] I0=soc.cpu.reg_pc[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[5] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[6] CO=$auto$alumacc.cc:474:replace_alu$7296.C[7] I0=soc.cpu.reg_pc[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[6] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[7] CO=$auto$alumacc.cc:474:replace_alu$7296.C[8] I0=soc.cpu.reg_pc[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[7] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[8] CO=$auto$alumacc.cc:474:replace_alu$7296.C[9] I0=soc.cpu.reg_pc[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[8] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7296.C[9] CO=$auto$alumacc.cc:474:replace_alu$7296.C[10] I0=soc.cpu.reg_pc[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7296.C[9] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1295$2394_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[10] CO=$auto$alumacc.cc:474:replace_alu$7299.C[11] I0=$false I1=soc.cpu.count_cycle[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[10] I3=$auto$alumacc.cc:474:replace_alu$7299.C[10] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[11] CO=$auto$alumacc.cc:474:replace_alu$7299.C[12] I0=$false I1=soc.cpu.count_cycle[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[11] I3=$auto$alumacc.cc:474:replace_alu$7299.C[11] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[12] CO=$auto$alumacc.cc:474:replace_alu$7299.C[13] I0=$false I1=soc.cpu.count_cycle[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[12] I3=$auto$alumacc.cc:474:replace_alu$7299.C[12] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[13] CO=$auto$alumacc.cc:474:replace_alu$7299.C[14] I0=$false I1=soc.cpu.count_cycle[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[13] I3=$auto$alumacc.cc:474:replace_alu$7299.C[13] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[14] CO=$auto$alumacc.cc:474:replace_alu$7299.C[15] I0=$false I1=soc.cpu.count_cycle[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[14] I3=$auto$alumacc.cc:474:replace_alu$7299.C[14] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[15] CO=$auto$alumacc.cc:474:replace_alu$7299.C[16] I0=$false I1=soc.cpu.count_cycle[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[15] I3=$auto$alumacc.cc:474:replace_alu$7299.C[15] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[16] CO=$auto$alumacc.cc:474:replace_alu$7299.C[17] I0=$false I1=soc.cpu.count_cycle[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[16] I3=$auto$alumacc.cc:474:replace_alu$7299.C[16] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[17] CO=$auto$alumacc.cc:474:replace_alu$7299.C[18] I0=$false I1=soc.cpu.count_cycle[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[17] I3=$auto$alumacc.cc:474:replace_alu$7299.C[17] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[18] CO=$auto$alumacc.cc:474:replace_alu$7299.C[19] I0=$false I1=soc.cpu.count_cycle[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[18] I3=$auto$alumacc.cc:474:replace_alu$7299.C[18] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[19] CO=$auto$alumacc.cc:474:replace_alu$7299.C[20] I0=$false I1=soc.cpu.count_cycle[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[19] I3=$auto$alumacc.cc:474:replace_alu$7299.C[19] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_cycle[0] CO=$auto$alumacc.cc:474:replace_alu$7299.C[2] I0=$false I1=soc.cpu.count_cycle[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[1] I3=soc.cpu.count_cycle[0] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[20] CO=$auto$alumacc.cc:474:replace_alu$7299.C[21] I0=$false I1=soc.cpu.count_cycle[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[20] I3=$auto$alumacc.cc:474:replace_alu$7299.C[20] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[21] CO=$auto$alumacc.cc:474:replace_alu$7299.C[22] I0=$false I1=soc.cpu.count_cycle[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[21] I3=$auto$alumacc.cc:474:replace_alu$7299.C[21] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[22] CO=$auto$alumacc.cc:474:replace_alu$7299.C[23] I0=$false I1=soc.cpu.count_cycle[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[22] I3=$auto$alumacc.cc:474:replace_alu$7299.C[22] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[23] CO=$auto$alumacc.cc:474:replace_alu$7299.C[24] I0=$false I1=soc.cpu.count_cycle[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[23] I3=$auto$alumacc.cc:474:replace_alu$7299.C[23] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[24] CO=$auto$alumacc.cc:474:replace_alu$7299.C[25] I0=$false I1=soc.cpu.count_cycle[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[24] I3=$auto$alumacc.cc:474:replace_alu$7299.C[24] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[25] CO=$auto$alumacc.cc:474:replace_alu$7299.C[26] I0=$false I1=soc.cpu.count_cycle[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[25] I3=$auto$alumacc.cc:474:replace_alu$7299.C[25] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[26] CO=$auto$alumacc.cc:474:replace_alu$7299.C[27] I0=$false I1=soc.cpu.count_cycle[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[26] I3=$auto$alumacc.cc:474:replace_alu$7299.C[26] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[27] CO=$auto$alumacc.cc:474:replace_alu$7299.C[28] I0=$false I1=soc.cpu.count_cycle[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[27] I3=$auto$alumacc.cc:474:replace_alu$7299.C[27] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[28] CO=$auto$alumacc.cc:474:replace_alu$7299.C[29] I0=$false I1=soc.cpu.count_cycle[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[28] I3=$auto$alumacc.cc:474:replace_alu$7299.C[28] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[29] CO=$auto$alumacc.cc:474:replace_alu$7299.C[30] I0=$false I1=soc.cpu.count_cycle[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[29] I3=$auto$alumacc.cc:474:replace_alu$7299.C[29] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[2] CO=$auto$alumacc.cc:474:replace_alu$7299.C[3] I0=$false I1=soc.cpu.count_cycle[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[2] I3=$auto$alumacc.cc:474:replace_alu$7299.C[2] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[30] CO=$auto$alumacc.cc:474:replace_alu$7299.C[31] I0=$false I1=soc.cpu.count_cycle[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[30] I3=$auto$alumacc.cc:474:replace_alu$7299.C[30] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[31] CO=$auto$alumacc.cc:474:replace_alu$7299.C[32] I0=$false I1=soc.cpu.count_cycle[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[31] I3=$auto$alumacc.cc:474:replace_alu$7299.C[31] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[32] CO=$auto$alumacc.cc:474:replace_alu$7299.C[33] I0=$false I1=soc.cpu.count_cycle[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[32] I3=$auto$alumacc.cc:474:replace_alu$7299.C[32] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[33] CO=$auto$alumacc.cc:474:replace_alu$7299.C[34] I0=$false I1=soc.cpu.count_cycle[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[33] I3=$auto$alumacc.cc:474:replace_alu$7299.C[33] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[34] CO=$auto$alumacc.cc:474:replace_alu$7299.C[35] I0=$false I1=soc.cpu.count_cycle[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[34] I3=$auto$alumacc.cc:474:replace_alu$7299.C[34] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[35] CO=$auto$alumacc.cc:474:replace_alu$7299.C[36] I0=$false I1=soc.cpu.count_cycle[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[35] I3=$auto$alumacc.cc:474:replace_alu$7299.C[35] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[36] CO=$auto$alumacc.cc:474:replace_alu$7299.C[37] I0=$false I1=soc.cpu.count_cycle[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[36] I3=$auto$alumacc.cc:474:replace_alu$7299.C[36] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[37] CO=$auto$alumacc.cc:474:replace_alu$7299.C[38] I0=$false I1=soc.cpu.count_cycle[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[37] I3=$auto$alumacc.cc:474:replace_alu$7299.C[37] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[38] CO=$auto$alumacc.cc:474:replace_alu$7299.C[39] I0=$false I1=soc.cpu.count_cycle[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[38] I3=$auto$alumacc.cc:474:replace_alu$7299.C[38] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[39] CO=$auto$alumacc.cc:474:replace_alu$7299.C[40] I0=$false I1=soc.cpu.count_cycle[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[39] I3=$auto$alumacc.cc:474:replace_alu$7299.C[39] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[3] CO=$auto$alumacc.cc:474:replace_alu$7299.C[4] I0=$false I1=soc.cpu.count_cycle[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[3] I3=$auto$alumacc.cc:474:replace_alu$7299.C[3] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[40] CO=$auto$alumacc.cc:474:replace_alu$7299.C[41] I0=$false I1=soc.cpu.count_cycle[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[40] I3=$auto$alumacc.cc:474:replace_alu$7299.C[40] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[41] CO=$auto$alumacc.cc:474:replace_alu$7299.C[42] I0=$false I1=soc.cpu.count_cycle[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[41] I3=$auto$alumacc.cc:474:replace_alu$7299.C[41] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[42] CO=$auto$alumacc.cc:474:replace_alu$7299.C[43] I0=$false I1=soc.cpu.count_cycle[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[42] I3=$auto$alumacc.cc:474:replace_alu$7299.C[42] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[43] CO=$auto$alumacc.cc:474:replace_alu$7299.C[44] I0=$false I1=soc.cpu.count_cycle[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[43] I3=$auto$alumacc.cc:474:replace_alu$7299.C[43] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[44] CO=$auto$alumacc.cc:474:replace_alu$7299.C[45] I0=$false I1=soc.cpu.count_cycle[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[44] I3=$auto$alumacc.cc:474:replace_alu$7299.C[44] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[45] CO=$auto$alumacc.cc:474:replace_alu$7299.C[46] I0=$false I1=soc.cpu.count_cycle[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[45] I3=$auto$alumacc.cc:474:replace_alu$7299.C[45] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[46] CO=$auto$alumacc.cc:474:replace_alu$7299.C[47] I0=$false I1=soc.cpu.count_cycle[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[46] I3=$auto$alumacc.cc:474:replace_alu$7299.C[46] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[47] CO=$auto$alumacc.cc:474:replace_alu$7299.C[48] I0=$false I1=soc.cpu.count_cycle[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[47] I3=$auto$alumacc.cc:474:replace_alu$7299.C[47] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[48] CO=$auto$alumacc.cc:474:replace_alu$7299.C[49] I0=$false I1=soc.cpu.count_cycle[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[48] I3=$auto$alumacc.cc:474:replace_alu$7299.C[48] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[49] CO=$auto$alumacc.cc:474:replace_alu$7299.C[50] I0=$false I1=soc.cpu.count_cycle[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[49] I3=$auto$alumacc.cc:474:replace_alu$7299.C[49] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[4] CO=$auto$alumacc.cc:474:replace_alu$7299.C[5] I0=$false I1=soc.cpu.count_cycle[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[4] I3=$auto$alumacc.cc:474:replace_alu$7299.C[4] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[50] CO=$auto$alumacc.cc:474:replace_alu$7299.C[51] I0=$false I1=soc.cpu.count_cycle[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[50] I3=$auto$alumacc.cc:474:replace_alu$7299.C[50] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[51] CO=$auto$alumacc.cc:474:replace_alu$7299.C[52] I0=$false I1=soc.cpu.count_cycle[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[51] I3=$auto$alumacc.cc:474:replace_alu$7299.C[51] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[52] CO=$auto$alumacc.cc:474:replace_alu$7299.C[53] I0=$false I1=soc.cpu.count_cycle[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[52] I3=$auto$alumacc.cc:474:replace_alu$7299.C[52] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[53] CO=$auto$alumacc.cc:474:replace_alu$7299.C[54] I0=$false I1=soc.cpu.count_cycle[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[53] I3=$auto$alumacc.cc:474:replace_alu$7299.C[53] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[54] CO=$auto$alumacc.cc:474:replace_alu$7299.C[55] I0=$false I1=soc.cpu.count_cycle[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[54] I3=$auto$alumacc.cc:474:replace_alu$7299.C[54] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[55] CO=$auto$alumacc.cc:474:replace_alu$7299.C[56] I0=$false I1=soc.cpu.count_cycle[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[55] I3=$auto$alumacc.cc:474:replace_alu$7299.C[55] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[56] CO=$auto$alumacc.cc:474:replace_alu$7299.C[57] I0=$false I1=soc.cpu.count_cycle[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[56] I3=$auto$alumacc.cc:474:replace_alu$7299.C[56] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[57] CO=$auto$alumacc.cc:474:replace_alu$7299.C[58] I0=$false I1=soc.cpu.count_cycle[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[57] I3=$auto$alumacc.cc:474:replace_alu$7299.C[57] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[58] CO=$auto$alumacc.cc:474:replace_alu$7299.C[59] I0=$false I1=soc.cpu.count_cycle[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[58] I3=$auto$alumacc.cc:474:replace_alu$7299.C[58] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[59] CO=$auto$alumacc.cc:474:replace_alu$7299.C[60] I0=$false I1=soc.cpu.count_cycle[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[59] I3=$auto$alumacc.cc:474:replace_alu$7299.C[59] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[5] CO=$auto$alumacc.cc:474:replace_alu$7299.C[6] I0=$false I1=soc.cpu.count_cycle[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[5] I3=$auto$alumacc.cc:474:replace_alu$7299.C[5] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[60] CO=$auto$alumacc.cc:474:replace_alu$7299.C[61] I0=$false I1=soc.cpu.count_cycle[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[60] I3=$auto$alumacc.cc:474:replace_alu$7299.C[60] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[61] CO=$auto$alumacc.cc:474:replace_alu$7299.C[62] I0=$false I1=soc.cpu.count_cycle[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[61] I3=$auto$alumacc.cc:474:replace_alu$7299.C[61] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[62] CO=$auto$alumacc.cc:474:replace_alu$7299.C[63] I0=$false I1=soc.cpu.count_cycle[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[62] I3=$auto$alumacc.cc:474:replace_alu$7299.C[62] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[63] I3=$auto$alumacc.cc:474:replace_alu$7299.C[63] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[6] CO=$auto$alumacc.cc:474:replace_alu$7299.C[7] I0=$false I1=soc.cpu.count_cycle[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[6] I3=$auto$alumacc.cc:474:replace_alu$7299.C[6] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[7] CO=$auto$alumacc.cc:474:replace_alu$7299.C[8] I0=$false I1=soc.cpu.count_cycle[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[7] I3=$auto$alumacc.cc:474:replace_alu$7299.C[7] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[8] CO=$auto$alumacc.cc:474:replace_alu$7299.C[9] I0=$false I1=soc.cpu.count_cycle[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[8] I3=$auto$alumacc.cc:474:replace_alu$7299.C[8] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7299.C[9] CO=$auto$alumacc.cc:474:replace_alu$7299.C[10] I0=$false I1=soc.cpu.count_cycle[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[9] I3=$auto$alumacc.cc:474:replace_alu$7299.C[9] O=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7302.C[1] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[0] I1=soc.cpu.compressed_instr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[0] I2=soc.cpu.compressed_instr I3=$false O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[10] CO=$auto$alumacc.cc:474:replace_alu$7302.C[11] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[10] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[11] CO=$auto$alumacc.cc:474:replace_alu$7302.C[12] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[11] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[12] CO=$auto$alumacc.cc:474:replace_alu$7302.C[13] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[12] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[12] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[13] CO=$auto$alumacc.cc:474:replace_alu$7302.C[14] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[13] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[14] CO=$auto$alumacc.cc:474:replace_alu$7302.C[15] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[14] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[14] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[14] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[15] CO=$auto$alumacc.cc:474:replace_alu$7302.C[16] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[15] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[15] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[16] CO=$auto$alumacc.cc:474:replace_alu$7302.C[17] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[16] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[16] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[16] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[17] CO=$auto$alumacc.cc:474:replace_alu$7302.C[18] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[17] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[17] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[17] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[18] CO=$auto$alumacc.cc:474:replace_alu$7302.C[19] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[18] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[18] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[18] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[19] CO=$auto$alumacc.cc:474:replace_alu$7302.C[20] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[19] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[19] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[1] CO=$auto$alumacc.cc:474:replace_alu$7302.C[2] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[1] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[1] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7302.C[1] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[20] CO=$auto$alumacc.cc:474:replace_alu$7302.C[21] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[20] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[20] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[21] CO=$auto$alumacc.cc:474:replace_alu$7302.C[22] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[21] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[21] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[22] CO=$auto$alumacc.cc:474:replace_alu$7302.C[23] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[22] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[22] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[23] CO=$auto$alumacc.cc:474:replace_alu$7302.C[24] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[23] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[23] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[24] CO=$auto$alumacc.cc:474:replace_alu$7302.C[25] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[24] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[24] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[24] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[25] CO=$auto$alumacc.cc:474:replace_alu$7302.C[26] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[25] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[25] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[26] CO=$auto$alumacc.cc:474:replace_alu$7302.C[27] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[26] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[26] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[26] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[27] CO=$auto$alumacc.cc:474:replace_alu$7302.C[28] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[27] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[27] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[27] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[28] CO=$auto$alumacc.cc:474:replace_alu$7302.C[29] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[28] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[28] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[28] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[29] CO=$auto$alumacc.cc:474:replace_alu$7302.C[30] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[29] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[29] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[29] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[2] CO=$auto$alumacc.cc:474:replace_alu$7302.C[3] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[2] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[2] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[2] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[30] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[30] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[3] CO=$auto$alumacc.cc:474:replace_alu$7302.C[4] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[3] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[4] CO=$auto$alumacc.cc:474:replace_alu$7302.C[5] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[4] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[5] CO=$auto$alumacc.cc:474:replace_alu$7302.C[6] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[5] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[6] CO=$auto$alumacc.cc:474:replace_alu$7302.C[7] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[6] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[7] CO=$auto$alumacc.cc:474:replace_alu$7302.C[8] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[7] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[8] CO=$auto$alumacc.cc:474:replace_alu$7302.C[9] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[8] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7302.C[9] CO=$auto$alumacc.cc:474:replace_alu$7302.C[10] I0=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7302.C[9] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1530$2484_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[10] CO=$auto$alumacc.cc:474:replace_alu$7305.C[11] I0=$false I1=soc.cpu.count_instr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[10] I3=$auto$alumacc.cc:474:replace_alu$7305.C[10] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[11] CO=$auto$alumacc.cc:474:replace_alu$7305.C[12] I0=$false I1=soc.cpu.count_instr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[11] I3=$auto$alumacc.cc:474:replace_alu$7305.C[11] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[12] CO=$auto$alumacc.cc:474:replace_alu$7305.C[13] I0=$false I1=soc.cpu.count_instr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[12] I3=$auto$alumacc.cc:474:replace_alu$7305.C[12] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[13] CO=$auto$alumacc.cc:474:replace_alu$7305.C[14] I0=$false I1=soc.cpu.count_instr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[13] I3=$auto$alumacc.cc:474:replace_alu$7305.C[13] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[14] CO=$auto$alumacc.cc:474:replace_alu$7305.C[15] I0=$false I1=soc.cpu.count_instr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[14] I3=$auto$alumacc.cc:474:replace_alu$7305.C[14] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[15] CO=$auto$alumacc.cc:474:replace_alu$7305.C[16] I0=$false I1=soc.cpu.count_instr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[15] I3=$auto$alumacc.cc:474:replace_alu$7305.C[15] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[16] CO=$auto$alumacc.cc:474:replace_alu$7305.C[17] I0=$false I1=soc.cpu.count_instr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[16] I3=$auto$alumacc.cc:474:replace_alu$7305.C[16] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[17] CO=$auto$alumacc.cc:474:replace_alu$7305.C[18] I0=$false I1=soc.cpu.count_instr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[17] I3=$auto$alumacc.cc:474:replace_alu$7305.C[17] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[18] CO=$auto$alumacc.cc:474:replace_alu$7305.C[19] I0=$false I1=soc.cpu.count_instr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[18] I3=$auto$alumacc.cc:474:replace_alu$7305.C[18] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[19] CO=$auto$alumacc.cc:474:replace_alu$7305.C[20] I0=$false I1=soc.cpu.count_instr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[19] I3=$auto$alumacc.cc:474:replace_alu$7305.C[19] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.count_instr[0] CO=$auto$alumacc.cc:474:replace_alu$7305.C[2] I0=$false I1=soc.cpu.count_instr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[1] I3=soc.cpu.count_instr[0] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[20] CO=$auto$alumacc.cc:474:replace_alu$7305.C[21] I0=$false I1=soc.cpu.count_instr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[20] I3=$auto$alumacc.cc:474:replace_alu$7305.C[20] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[21] CO=$auto$alumacc.cc:474:replace_alu$7305.C[22] I0=$false I1=soc.cpu.count_instr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[21] I3=$auto$alumacc.cc:474:replace_alu$7305.C[21] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[22] CO=$auto$alumacc.cc:474:replace_alu$7305.C[23] I0=$false I1=soc.cpu.count_instr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[22] I3=$auto$alumacc.cc:474:replace_alu$7305.C[22] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[23] CO=$auto$alumacc.cc:474:replace_alu$7305.C[24] I0=$false I1=soc.cpu.count_instr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[23] I3=$auto$alumacc.cc:474:replace_alu$7305.C[23] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[24] CO=$auto$alumacc.cc:474:replace_alu$7305.C[25] I0=$false I1=soc.cpu.count_instr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[24] I3=$auto$alumacc.cc:474:replace_alu$7305.C[24] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[25] CO=$auto$alumacc.cc:474:replace_alu$7305.C[26] I0=$false I1=soc.cpu.count_instr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[25] I3=$auto$alumacc.cc:474:replace_alu$7305.C[25] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[26] CO=$auto$alumacc.cc:474:replace_alu$7305.C[27] I0=$false I1=soc.cpu.count_instr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[26] I3=$auto$alumacc.cc:474:replace_alu$7305.C[26] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[27] CO=$auto$alumacc.cc:474:replace_alu$7305.C[28] I0=$false I1=soc.cpu.count_instr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[27] I3=$auto$alumacc.cc:474:replace_alu$7305.C[27] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[28] CO=$auto$alumacc.cc:474:replace_alu$7305.C[29] I0=$false I1=soc.cpu.count_instr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[28] I3=$auto$alumacc.cc:474:replace_alu$7305.C[28] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[29] CO=$auto$alumacc.cc:474:replace_alu$7305.C[30] I0=$false I1=soc.cpu.count_instr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[29] I3=$auto$alumacc.cc:474:replace_alu$7305.C[29] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[2] CO=$auto$alumacc.cc:474:replace_alu$7305.C[3] I0=$false I1=soc.cpu.count_instr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[2] I3=$auto$alumacc.cc:474:replace_alu$7305.C[2] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[30] CO=$auto$alumacc.cc:474:replace_alu$7305.C[31] I0=$false I1=soc.cpu.count_instr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[30] I3=$auto$alumacc.cc:474:replace_alu$7305.C[30] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[31] CO=$auto$alumacc.cc:474:replace_alu$7305.C[32] I0=$false I1=soc.cpu.count_instr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[31] I3=$auto$alumacc.cc:474:replace_alu$7305.C[31] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[32] CO=$auto$alumacc.cc:474:replace_alu$7305.C[33] I0=$false I1=soc.cpu.count_instr[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[32] I3=$auto$alumacc.cc:474:replace_alu$7305.C[32] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[33] CO=$auto$alumacc.cc:474:replace_alu$7305.C[34] I0=$false I1=soc.cpu.count_instr[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[33] I3=$auto$alumacc.cc:474:replace_alu$7305.C[33] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[34] CO=$auto$alumacc.cc:474:replace_alu$7305.C[35] I0=$false I1=soc.cpu.count_instr[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[34] I3=$auto$alumacc.cc:474:replace_alu$7305.C[34] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[35] CO=$auto$alumacc.cc:474:replace_alu$7305.C[36] I0=$false I1=soc.cpu.count_instr[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[35] I3=$auto$alumacc.cc:474:replace_alu$7305.C[35] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[36] CO=$auto$alumacc.cc:474:replace_alu$7305.C[37] I0=$false I1=soc.cpu.count_instr[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[36] I3=$auto$alumacc.cc:474:replace_alu$7305.C[36] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[37] CO=$auto$alumacc.cc:474:replace_alu$7305.C[38] I0=$false I1=soc.cpu.count_instr[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[37] I3=$auto$alumacc.cc:474:replace_alu$7305.C[37] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[38] CO=$auto$alumacc.cc:474:replace_alu$7305.C[39] I0=$false I1=soc.cpu.count_instr[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[38] I3=$auto$alumacc.cc:474:replace_alu$7305.C[38] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[39] CO=$auto$alumacc.cc:474:replace_alu$7305.C[40] I0=$false I1=soc.cpu.count_instr[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[39] I3=$auto$alumacc.cc:474:replace_alu$7305.C[39] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[3] CO=$auto$alumacc.cc:474:replace_alu$7305.C[4] I0=$false I1=soc.cpu.count_instr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[3] I3=$auto$alumacc.cc:474:replace_alu$7305.C[3] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[40] CO=$auto$alumacc.cc:474:replace_alu$7305.C[41] I0=$false I1=soc.cpu.count_instr[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[40] I3=$auto$alumacc.cc:474:replace_alu$7305.C[40] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[41] CO=$auto$alumacc.cc:474:replace_alu$7305.C[42] I0=$false I1=soc.cpu.count_instr[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[41] I3=$auto$alumacc.cc:474:replace_alu$7305.C[41] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[42] CO=$auto$alumacc.cc:474:replace_alu$7305.C[43] I0=$false I1=soc.cpu.count_instr[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[42] I3=$auto$alumacc.cc:474:replace_alu$7305.C[42] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[43] CO=$auto$alumacc.cc:474:replace_alu$7305.C[44] I0=$false I1=soc.cpu.count_instr[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[43] I3=$auto$alumacc.cc:474:replace_alu$7305.C[43] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[44] CO=$auto$alumacc.cc:474:replace_alu$7305.C[45] I0=$false I1=soc.cpu.count_instr[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[44] I3=$auto$alumacc.cc:474:replace_alu$7305.C[44] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[45] CO=$auto$alumacc.cc:474:replace_alu$7305.C[46] I0=$false I1=soc.cpu.count_instr[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[45] I3=$auto$alumacc.cc:474:replace_alu$7305.C[45] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[46] CO=$auto$alumacc.cc:474:replace_alu$7305.C[47] I0=$false I1=soc.cpu.count_instr[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[46] I3=$auto$alumacc.cc:474:replace_alu$7305.C[46] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[47] CO=$auto$alumacc.cc:474:replace_alu$7305.C[48] I0=$false I1=soc.cpu.count_instr[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[47] I3=$auto$alumacc.cc:474:replace_alu$7305.C[47] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[48] CO=$auto$alumacc.cc:474:replace_alu$7305.C[49] I0=$false I1=soc.cpu.count_instr[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[48] I3=$auto$alumacc.cc:474:replace_alu$7305.C[48] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[49] CO=$auto$alumacc.cc:474:replace_alu$7305.C[50] I0=$false I1=soc.cpu.count_instr[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[49] I3=$auto$alumacc.cc:474:replace_alu$7305.C[49] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[4] CO=$auto$alumacc.cc:474:replace_alu$7305.C[5] I0=$false I1=soc.cpu.count_instr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[4] I3=$auto$alumacc.cc:474:replace_alu$7305.C[4] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[50] CO=$auto$alumacc.cc:474:replace_alu$7305.C[51] I0=$false I1=soc.cpu.count_instr[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[50] I3=$auto$alumacc.cc:474:replace_alu$7305.C[50] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[51] CO=$auto$alumacc.cc:474:replace_alu$7305.C[52] I0=$false I1=soc.cpu.count_instr[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[51] I3=$auto$alumacc.cc:474:replace_alu$7305.C[51] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[52] CO=$auto$alumacc.cc:474:replace_alu$7305.C[53] I0=$false I1=soc.cpu.count_instr[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[52] I3=$auto$alumacc.cc:474:replace_alu$7305.C[52] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[53] CO=$auto$alumacc.cc:474:replace_alu$7305.C[54] I0=$false I1=soc.cpu.count_instr[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[53] I3=$auto$alumacc.cc:474:replace_alu$7305.C[53] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[54] CO=$auto$alumacc.cc:474:replace_alu$7305.C[55] I0=$false I1=soc.cpu.count_instr[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[54] I3=$auto$alumacc.cc:474:replace_alu$7305.C[54] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[55] CO=$auto$alumacc.cc:474:replace_alu$7305.C[56] I0=$false I1=soc.cpu.count_instr[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[55] I3=$auto$alumacc.cc:474:replace_alu$7305.C[55] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[56] CO=$auto$alumacc.cc:474:replace_alu$7305.C[57] I0=$false I1=soc.cpu.count_instr[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[56] I3=$auto$alumacc.cc:474:replace_alu$7305.C[56] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[57] CO=$auto$alumacc.cc:474:replace_alu$7305.C[58] I0=$false I1=soc.cpu.count_instr[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[57] I3=$auto$alumacc.cc:474:replace_alu$7305.C[57] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[58] CO=$auto$alumacc.cc:474:replace_alu$7305.C[59] I0=$false I1=soc.cpu.count_instr[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[58] I3=$auto$alumacc.cc:474:replace_alu$7305.C[58] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[59] CO=$auto$alumacc.cc:474:replace_alu$7305.C[60] I0=$false I1=soc.cpu.count_instr[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[59] I3=$auto$alumacc.cc:474:replace_alu$7305.C[59] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[5] CO=$auto$alumacc.cc:474:replace_alu$7305.C[6] I0=$false I1=soc.cpu.count_instr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[5] I3=$auto$alumacc.cc:474:replace_alu$7305.C[5] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[60] CO=$auto$alumacc.cc:474:replace_alu$7305.C[61] I0=$false I1=soc.cpu.count_instr[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[60] I3=$auto$alumacc.cc:474:replace_alu$7305.C[60] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[61] CO=$auto$alumacc.cc:474:replace_alu$7305.C[62] I0=$false I1=soc.cpu.count_instr[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[61] I3=$auto$alumacc.cc:474:replace_alu$7305.C[61] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[62] CO=$auto$alumacc.cc:474:replace_alu$7305.C[63] I0=$false I1=soc.cpu.count_instr[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[62] I3=$auto$alumacc.cc:474:replace_alu$7305.C[62] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[63] I3=$auto$alumacc.cc:474:replace_alu$7305.C[63] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[6] CO=$auto$alumacc.cc:474:replace_alu$7305.C[7] I0=$false I1=soc.cpu.count_instr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[6] I3=$auto$alumacc.cc:474:replace_alu$7305.C[6] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[7] CO=$auto$alumacc.cc:474:replace_alu$7305.C[8] I0=$false I1=soc.cpu.count_instr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[7] I3=$auto$alumacc.cc:474:replace_alu$7305.C[7] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[8] CO=$auto$alumacc.cc:474:replace_alu$7305.C[9] I0=$false I1=soc.cpu.count_instr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[8] I3=$auto$alumacc.cc:474:replace_alu$7305.C[8] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7305.C[9] CO=$auto$alumacc.cc:474:replace_alu$7305.C[10] I0=$false I1=soc.cpu.count_instr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[9] I3=$auto$alumacc.cc:474:replace_alu$7305.C[9] O=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7308.C[1] I0=soc.cpu.decoded_imm_uj[0] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7308.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$procmux$3602_Y_new_ I1=soc.cpu.decoded_imm_uj[0] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7308.BB[0] I3=$false O=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111100001111000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[10] CO=$auto$alumacc.cc:474:replace_alu$7308.C[11] I0=soc.cpu.decoded_imm_uj[10] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[10] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[9] I3=$auto$alumacc.cc:474:replace_alu$7308.C[10] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[11] CO=$auto$alumacc.cc:474:replace_alu$7308.C[12] I0=soc.cpu.decoded_imm_uj[11] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[11] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[10] I3=$auto$alumacc.cc:474:replace_alu$7308.C[11] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[12] CO=$auto$alumacc.cc:474:replace_alu$7308.C[13] I0=soc.cpu.decoded_imm_uj[12] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[12] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[11] I3=$auto$alumacc.cc:474:replace_alu$7308.C[12] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[13] CO=$auto$alumacc.cc:474:replace_alu$7308.C[14] I0=soc.cpu.decoded_imm_uj[13] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[13] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[12] I3=$auto$alumacc.cc:474:replace_alu$7308.C[13] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[14] CO=$auto$alumacc.cc:474:replace_alu$7308.C[15] I0=soc.cpu.decoded_imm_uj[14] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[14] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[13] I3=$auto$alumacc.cc:474:replace_alu$7308.C[14] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[15] CO=$auto$alumacc.cc:474:replace_alu$7308.C[16] I0=soc.cpu.decoded_imm_uj[15] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[15] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[14] I3=$auto$alumacc.cc:474:replace_alu$7308.C[15] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[16] CO=$auto$alumacc.cc:474:replace_alu$7308.C[17] I0=soc.cpu.decoded_imm_uj[16] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[16] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[15] I3=$auto$alumacc.cc:474:replace_alu$7308.C[16] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[17] CO=$auto$alumacc.cc:474:replace_alu$7308.C[18] I0=soc.cpu.decoded_imm_uj[17] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[17] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[16] I3=$auto$alumacc.cc:474:replace_alu$7308.C[17] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[18] CO=$auto$alumacc.cc:474:replace_alu$7308.C[19] I0=soc.cpu.decoded_imm_uj[18] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[18] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[17] I3=$auto$alumacc.cc:474:replace_alu$7308.C[18] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[19] CO=$auto$alumacc.cc:474:replace_alu$7308.C[20] I0=soc.cpu.decoded_imm_uj[19] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[19] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[18] I3=$auto$alumacc.cc:474:replace_alu$7308.C[19] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[1] CO=$auto$alumacc.cc:474:replace_alu$7308.C[2] I0=soc.cpu.decoded_imm_uj[1] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[1] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[0] I3=$auto$alumacc.cc:474:replace_alu$7308.C[1] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[20] CO=$auto$alumacc.cc:474:replace_alu$7308.C[21] I0=soc.cpu.decoded_imm_uj[20] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[20] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[19] I3=$auto$alumacc.cc:474:replace_alu$7308.C[20] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[21] CO=$auto$alumacc.cc:474:replace_alu$7308.C[22] I0=soc.cpu.decoded_imm_uj[21] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[21] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[20] I3=$auto$alumacc.cc:474:replace_alu$7308.C[21] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[22] CO=$auto$alumacc.cc:474:replace_alu$7308.C[23] I0=soc.cpu.decoded_imm_uj[22] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[22] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[21] I3=$auto$alumacc.cc:474:replace_alu$7308.C[22] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[23] CO=$auto$alumacc.cc:474:replace_alu$7308.C[24] I0=soc.cpu.decoded_imm_uj[23] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[23] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[22] I3=$auto$alumacc.cc:474:replace_alu$7308.C[23] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[24] CO=$auto$alumacc.cc:474:replace_alu$7308.C[25] I0=soc.cpu.decoded_imm_uj[24] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[24] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[23] I3=$auto$alumacc.cc:474:replace_alu$7308.C[24] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[25] CO=$auto$alumacc.cc:474:replace_alu$7308.C[26] I0=soc.cpu.decoded_imm_uj[25] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[25] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[24] I3=$auto$alumacc.cc:474:replace_alu$7308.C[25] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[26] CO=$auto$alumacc.cc:474:replace_alu$7308.C[27] I0=soc.cpu.decoded_imm_uj[26] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[26] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[25] I3=$auto$alumacc.cc:474:replace_alu$7308.C[26] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[27] CO=$auto$alumacc.cc:474:replace_alu$7308.C[28] I0=soc.cpu.decoded_imm_uj[27] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[27] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[26] I3=$auto$alumacc.cc:474:replace_alu$7308.C[27] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[28] CO=$auto$alumacc.cc:474:replace_alu$7308.C[29] I0=soc.cpu.decoded_imm_uj[28] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[28] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[27] I3=$auto$alumacc.cc:474:replace_alu$7308.C[28] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[29] CO=$auto$alumacc.cc:474:replace_alu$7308.C[30] I0=soc.cpu.decoded_imm_uj[29] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[29] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[28] I3=$auto$alumacc.cc:474:replace_alu$7308.C[29] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[2] CO=$auto$alumacc.cc:474:replace_alu$7308.C[3] I0=soc.cpu.decoded_imm_uj[2] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[2] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[1] I3=$auto$alumacc.cc:474:replace_alu$7308.C[2] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[30] CO=$auto$alumacc.cc:474:replace_alu$7308.C[31] I0=soc.cpu.decoded_imm_uj[30] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[30] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[29] I3=$auto$alumacc.cc:474:replace_alu$7308.C[30] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[31] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[30] I3=$auto$alumacc.cc:474:replace_alu$7308.C[31] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[3] CO=$auto$alumacc.cc:474:replace_alu$7308.C[4] I0=soc.cpu.decoded_imm_uj[3] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[3] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[2] I3=$auto$alumacc.cc:474:replace_alu$7308.C[3] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[4] CO=$auto$alumacc.cc:474:replace_alu$7308.C[5] I0=soc.cpu.decoded_imm_uj[4] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[4] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[3] I3=$auto$alumacc.cc:474:replace_alu$7308.C[4] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[5] CO=$auto$alumacc.cc:474:replace_alu$7308.C[6] I0=soc.cpu.decoded_imm_uj[5] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[5] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[4] I3=$auto$alumacc.cc:474:replace_alu$7308.C[5] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[6] CO=$auto$alumacc.cc:474:replace_alu$7308.C[7] I0=soc.cpu.decoded_imm_uj[6] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[6] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[5] I3=$auto$alumacc.cc:474:replace_alu$7308.C[6] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[7] CO=$auto$alumacc.cc:474:replace_alu$7308.C[8] I0=soc.cpu.decoded_imm_uj[7] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[7] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[6] I3=$auto$alumacc.cc:474:replace_alu$7308.C[7] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[8] CO=$auto$alumacc.cc:474:replace_alu$7308.C[9] I0=soc.cpu.decoded_imm_uj[8] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[8] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[7] I3=$auto$alumacc.cc:474:replace_alu$7308.C[8] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7308.C[9] CO=$auto$alumacc.cc:474:replace_alu$7308.C[10] I0=soc.cpu.decoded_imm_uj[9] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm_uj[9] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[8] I3=$auto$alumacc.cc:474:replace_alu$7308.C[9] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1547$2488_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7311.C[1] I0=soc.cpu.decoded_imm[0] I1=soc.cpu.reg_pc[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[0] I2=soc.cpu.reg_pc[0] I3=$false O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[10] CO=$auto$alumacc.cc:474:replace_alu$7311.C[11] I0=soc.cpu.decoded_imm[10] I1=soc.cpu.reg_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[10] I2=soc.cpu.reg_pc[10] I3=$auto$alumacc.cc:474:replace_alu$7311.C[10] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[11] CO=$auto$alumacc.cc:474:replace_alu$7311.C[12] I0=soc.cpu.decoded_imm[11] I1=soc.cpu.reg_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[11] I2=soc.cpu.reg_pc[11] I3=$auto$alumacc.cc:474:replace_alu$7311.C[11] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[12] CO=$auto$alumacc.cc:474:replace_alu$7311.C[13] I0=soc.cpu.decoded_imm[12] I1=soc.cpu.reg_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[12] I2=soc.cpu.reg_pc[12] I3=$auto$alumacc.cc:474:replace_alu$7311.C[12] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[13] CO=$auto$alumacc.cc:474:replace_alu$7311.C[14] I0=soc.cpu.decoded_imm[13] I1=soc.cpu.reg_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[13] I2=soc.cpu.reg_pc[13] I3=$auto$alumacc.cc:474:replace_alu$7311.C[13] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[14] CO=$auto$alumacc.cc:474:replace_alu$7311.C[15] I0=soc.cpu.decoded_imm[14] I1=soc.cpu.reg_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[14] I2=soc.cpu.reg_pc[14] I3=$auto$alumacc.cc:474:replace_alu$7311.C[14] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[15] CO=$auto$alumacc.cc:474:replace_alu$7311.C[16] I0=soc.cpu.decoded_imm[15] I1=soc.cpu.reg_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[15] I2=soc.cpu.reg_pc[15] I3=$auto$alumacc.cc:474:replace_alu$7311.C[15] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[16] CO=$auto$alumacc.cc:474:replace_alu$7311.C[17] I0=soc.cpu.decoded_imm[16] I1=soc.cpu.reg_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[16] I2=soc.cpu.reg_pc[16] I3=$auto$alumacc.cc:474:replace_alu$7311.C[16] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[17] CO=$auto$alumacc.cc:474:replace_alu$7311.C[18] I0=soc.cpu.decoded_imm[17] I1=soc.cpu.reg_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[17] I2=soc.cpu.reg_pc[17] I3=$auto$alumacc.cc:474:replace_alu$7311.C[17] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[18] CO=$auto$alumacc.cc:474:replace_alu$7311.C[19] I0=soc.cpu.decoded_imm[18] I1=soc.cpu.reg_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[18] I2=soc.cpu.reg_pc[18] I3=$auto$alumacc.cc:474:replace_alu$7311.C[18] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[19] CO=$auto$alumacc.cc:474:replace_alu$7311.C[20] I0=soc.cpu.decoded_imm[19] I1=soc.cpu.reg_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[19] I2=soc.cpu.reg_pc[19] I3=$auto$alumacc.cc:474:replace_alu$7311.C[19] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[1] CO=$auto$alumacc.cc:474:replace_alu$7311.C[2] I0=soc.cpu.decoded_imm[1] I1=soc.cpu.reg_pc[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[1] I2=soc.cpu.reg_pc[1] I3=$auto$alumacc.cc:474:replace_alu$7311.C[1] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[20] CO=$auto$alumacc.cc:474:replace_alu$7311.C[21] I0=soc.cpu.decoded_imm[20] I1=soc.cpu.reg_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[20] I2=soc.cpu.reg_pc[20] I3=$auto$alumacc.cc:474:replace_alu$7311.C[20] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[21] CO=$auto$alumacc.cc:474:replace_alu$7311.C[22] I0=soc.cpu.decoded_imm[21] I1=soc.cpu.reg_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[21] I2=soc.cpu.reg_pc[21] I3=$auto$alumacc.cc:474:replace_alu$7311.C[21] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[22] CO=$auto$alumacc.cc:474:replace_alu$7311.C[23] I0=soc.cpu.decoded_imm[22] I1=soc.cpu.reg_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[22] I2=soc.cpu.reg_pc[22] I3=$auto$alumacc.cc:474:replace_alu$7311.C[22] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[23] CO=$auto$alumacc.cc:474:replace_alu$7311.C[24] I0=soc.cpu.decoded_imm[23] I1=soc.cpu.reg_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[23] I2=soc.cpu.reg_pc[23] I3=$auto$alumacc.cc:474:replace_alu$7311.C[23] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[24] CO=$auto$alumacc.cc:474:replace_alu$7311.C[25] I0=soc.cpu.decoded_imm[24] I1=soc.cpu.reg_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[24] I2=soc.cpu.reg_pc[24] I3=$auto$alumacc.cc:474:replace_alu$7311.C[24] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[25] CO=$auto$alumacc.cc:474:replace_alu$7311.C[26] I0=soc.cpu.decoded_imm[25] I1=soc.cpu.reg_pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[25] I2=soc.cpu.reg_pc[25] I3=$auto$alumacc.cc:474:replace_alu$7311.C[25] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[26] CO=$auto$alumacc.cc:474:replace_alu$7311.C[27] I0=soc.cpu.decoded_imm[26] I1=soc.cpu.reg_pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[26] I2=soc.cpu.reg_pc[26] I3=$auto$alumacc.cc:474:replace_alu$7311.C[26] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[27] CO=$auto$alumacc.cc:474:replace_alu$7311.C[28] I0=soc.cpu.decoded_imm[27] I1=soc.cpu.reg_pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[27] I2=soc.cpu.reg_pc[27] I3=$auto$alumacc.cc:474:replace_alu$7311.C[27] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[28] CO=$auto$alumacc.cc:474:replace_alu$7311.C[29] I0=soc.cpu.decoded_imm[28] I1=soc.cpu.reg_pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[28] I2=soc.cpu.reg_pc[28] I3=$auto$alumacc.cc:474:replace_alu$7311.C[28] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[29] CO=$auto$alumacc.cc:474:replace_alu$7311.C[30] I0=soc.cpu.decoded_imm[29] I1=soc.cpu.reg_pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[29] I2=soc.cpu.reg_pc[29] I3=$auto$alumacc.cc:474:replace_alu$7311.C[29] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[2] CO=$auto$alumacc.cc:474:replace_alu$7311.C[3] I0=soc.cpu.decoded_imm[2] I1=soc.cpu.reg_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[2] I2=soc.cpu.reg_pc[2] I3=$auto$alumacc.cc:474:replace_alu$7311.C[2] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[30] CO=$auto$alumacc.cc:474:replace_alu$7311.C[31] I0=soc.cpu.decoded_imm[30] I1=soc.cpu.reg_pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[30] I2=soc.cpu.reg_pc[30] I3=$auto$alumacc.cc:474:replace_alu$7311.C[30] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[31] I2=soc.cpu.reg_pc[31] I3=$auto$alumacc.cc:474:replace_alu$7311.C[31] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[3] CO=$auto$alumacc.cc:474:replace_alu$7311.C[4] I0=soc.cpu.decoded_imm[3] I1=soc.cpu.reg_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[3] I2=soc.cpu.reg_pc[3] I3=$auto$alumacc.cc:474:replace_alu$7311.C[3] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[4] CO=$auto$alumacc.cc:474:replace_alu$7311.C[5] I0=soc.cpu.decoded_imm[4] I1=soc.cpu.reg_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[4] I2=soc.cpu.reg_pc[4] I3=$auto$alumacc.cc:474:replace_alu$7311.C[4] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[5] CO=$auto$alumacc.cc:474:replace_alu$7311.C[6] I0=soc.cpu.decoded_imm[5] I1=soc.cpu.reg_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[5] I2=soc.cpu.reg_pc[5] I3=$auto$alumacc.cc:474:replace_alu$7311.C[5] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[6] CO=$auto$alumacc.cc:474:replace_alu$7311.C[7] I0=soc.cpu.decoded_imm[6] I1=soc.cpu.reg_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[6] I2=soc.cpu.reg_pc[6] I3=$auto$alumacc.cc:474:replace_alu$7311.C[6] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[7] CO=$auto$alumacc.cc:474:replace_alu$7311.C[8] I0=soc.cpu.decoded_imm[7] I1=soc.cpu.reg_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[7] I2=soc.cpu.reg_pc[7] I3=$auto$alumacc.cc:474:replace_alu$7311.C[7] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[8] CO=$auto$alumacc.cc:474:replace_alu$7311.C[9] I0=soc.cpu.decoded_imm[8] I1=soc.cpu.reg_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[8] I2=soc.cpu.reg_pc[8] I3=$auto$alumacc.cc:474:replace_alu$7311.C[8] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7311.C[9] CO=$auto$alumacc.cc:474:replace_alu$7311.C[10] I0=soc.cpu.decoded_imm[9] I1=soc.cpu.reg_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[9] I2=soc.cpu.reg_pc[9] I3=$auto$alumacc.cc:474:replace_alu$7311.C[9] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1784$2536_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7314.C[1] I0=soc.cpu.decoded_imm[0] I1=soc.cpu.reg_op1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[0] I2=soc.cpu.reg_op1[0] I3=$false O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[10] CO=$auto$alumacc.cc:474:replace_alu$7314.C[11] I0=soc.cpu.decoded_imm[10] I1=soc.cpu.reg_op1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[10] I2=soc.cpu.reg_op1[10] I3=$auto$alumacc.cc:474:replace_alu$7314.C[10] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[11] CO=$auto$alumacc.cc:474:replace_alu$7314.C[12] I0=soc.cpu.decoded_imm[11] I1=soc.cpu.reg_op1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[11] I2=soc.cpu.reg_op1[11] I3=$auto$alumacc.cc:474:replace_alu$7314.C[11] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[12] CO=$auto$alumacc.cc:474:replace_alu$7314.C[13] I0=soc.cpu.decoded_imm[12] I1=soc.cpu.reg_op1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[12] I2=soc.cpu.reg_op1[12] I3=$auto$alumacc.cc:474:replace_alu$7314.C[12] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[13] CO=$auto$alumacc.cc:474:replace_alu$7314.C[14] I0=soc.cpu.decoded_imm[13] I1=soc.cpu.reg_op1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[13] I2=soc.cpu.reg_op1[13] I3=$auto$alumacc.cc:474:replace_alu$7314.C[13] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[14] CO=$auto$alumacc.cc:474:replace_alu$7314.C[15] I0=soc.cpu.decoded_imm[14] I1=soc.cpu.reg_op1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[14] I2=soc.cpu.reg_op1[14] I3=$auto$alumacc.cc:474:replace_alu$7314.C[14] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[15] CO=$auto$alumacc.cc:474:replace_alu$7314.C[16] I0=soc.cpu.decoded_imm[15] I1=soc.cpu.reg_op1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[15] I2=soc.cpu.reg_op1[15] I3=$auto$alumacc.cc:474:replace_alu$7314.C[15] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[16] CO=$auto$alumacc.cc:474:replace_alu$7314.C[17] I0=soc.cpu.decoded_imm[16] I1=soc.cpu.reg_op1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[16] I2=soc.cpu.reg_op1[16] I3=$auto$alumacc.cc:474:replace_alu$7314.C[16] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[17] CO=$auto$alumacc.cc:474:replace_alu$7314.C[18] I0=soc.cpu.decoded_imm[17] I1=soc.cpu.reg_op1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[17] I2=soc.cpu.reg_op1[17] I3=$auto$alumacc.cc:474:replace_alu$7314.C[17] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[18] CO=$auto$alumacc.cc:474:replace_alu$7314.C[19] I0=soc.cpu.decoded_imm[18] I1=soc.cpu.reg_op1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[18] I2=soc.cpu.reg_op1[18] I3=$auto$alumacc.cc:474:replace_alu$7314.C[18] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[19] CO=$auto$alumacc.cc:474:replace_alu$7314.C[20] I0=soc.cpu.decoded_imm[19] I1=soc.cpu.reg_op1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[19] I2=soc.cpu.reg_op1[19] I3=$auto$alumacc.cc:474:replace_alu$7314.C[19] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[1] CO=$auto$alumacc.cc:474:replace_alu$7314.C[2] I0=soc.cpu.decoded_imm[1] I1=soc.cpu.reg_op1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[1] I2=soc.cpu.reg_op1[1] I3=$auto$alumacc.cc:474:replace_alu$7314.C[1] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[20] CO=$auto$alumacc.cc:474:replace_alu$7314.C[21] I0=soc.cpu.decoded_imm[20] I1=soc.cpu.reg_op1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[20] I2=soc.cpu.reg_op1[20] I3=$auto$alumacc.cc:474:replace_alu$7314.C[20] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[21] CO=$auto$alumacc.cc:474:replace_alu$7314.C[22] I0=soc.cpu.decoded_imm[21] I1=soc.cpu.reg_op1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[21] I2=soc.cpu.reg_op1[21] I3=$auto$alumacc.cc:474:replace_alu$7314.C[21] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[22] CO=$auto$alumacc.cc:474:replace_alu$7314.C[23] I0=soc.cpu.decoded_imm[22] I1=soc.cpu.reg_op1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[22] I2=soc.cpu.reg_op1[22] I3=$auto$alumacc.cc:474:replace_alu$7314.C[22] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[23] CO=$auto$alumacc.cc:474:replace_alu$7314.C[24] I0=soc.cpu.decoded_imm[23] I1=soc.cpu.reg_op1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[23] I2=soc.cpu.reg_op1[23] I3=$auto$alumacc.cc:474:replace_alu$7314.C[23] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[24] CO=$auto$alumacc.cc:474:replace_alu$7314.C[25] I0=soc.cpu.decoded_imm[24] I1=soc.cpu.reg_op1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[24] I2=soc.cpu.reg_op1[24] I3=$auto$alumacc.cc:474:replace_alu$7314.C[24] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[25] CO=$auto$alumacc.cc:474:replace_alu$7314.C[26] I0=soc.cpu.decoded_imm[25] I1=soc.cpu.reg_op1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[25] I2=soc.cpu.reg_op1[25] I3=$auto$alumacc.cc:474:replace_alu$7314.C[25] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[26] CO=$auto$alumacc.cc:474:replace_alu$7314.C[27] I0=soc.cpu.decoded_imm[26] I1=soc.cpu.reg_op1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[26] I2=soc.cpu.reg_op1[26] I3=$auto$alumacc.cc:474:replace_alu$7314.C[26] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[27] CO=$auto$alumacc.cc:474:replace_alu$7314.C[28] I0=soc.cpu.decoded_imm[27] I1=soc.cpu.reg_op1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[27] I2=soc.cpu.reg_op1[27] I3=$auto$alumacc.cc:474:replace_alu$7314.C[27] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[28] CO=$auto$alumacc.cc:474:replace_alu$7314.C[29] I0=soc.cpu.decoded_imm[28] I1=soc.cpu.reg_op1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[28] I2=soc.cpu.reg_op1[28] I3=$auto$alumacc.cc:474:replace_alu$7314.C[28] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[29] CO=$auto$alumacc.cc:474:replace_alu$7314.C[30] I0=soc.cpu.decoded_imm[29] I1=soc.cpu.reg_op1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[29] I2=soc.cpu.reg_op1[29] I3=$auto$alumacc.cc:474:replace_alu$7314.C[29] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[2] CO=$auto$alumacc.cc:474:replace_alu$7314.C[3] I0=soc.cpu.decoded_imm[2] I1=soc.cpu.reg_op1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[2] I2=soc.cpu.reg_op1[2] I3=$auto$alumacc.cc:474:replace_alu$7314.C[2] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[30] CO=$auto$alumacc.cc:474:replace_alu$7314.C[31] I0=soc.cpu.decoded_imm[30] I1=soc.cpu.reg_op1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[30] I2=soc.cpu.reg_op1[30] I3=$auto$alumacc.cc:474:replace_alu$7314.C[30] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[31] I2=soc.cpu.reg_op1[31] I3=$auto$alumacc.cc:474:replace_alu$7314.C[31] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[3] CO=$auto$alumacc.cc:474:replace_alu$7314.C[4] I0=soc.cpu.decoded_imm[3] I1=soc.cpu.reg_op1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[3] I2=soc.cpu.reg_op1[3] I3=$auto$alumacc.cc:474:replace_alu$7314.C[3] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[4] CO=$auto$alumacc.cc:474:replace_alu$7314.C[5] I0=soc.cpu.decoded_imm[4] I1=soc.cpu.reg_op1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[4] I2=soc.cpu.reg_op1[4] I3=$auto$alumacc.cc:474:replace_alu$7314.C[4] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[5] CO=$auto$alumacc.cc:474:replace_alu$7314.C[6] I0=soc.cpu.decoded_imm[5] I1=soc.cpu.reg_op1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[5] I2=soc.cpu.reg_op1[5] I3=$auto$alumacc.cc:474:replace_alu$7314.C[5] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[6] CO=$auto$alumacc.cc:474:replace_alu$7314.C[7] I0=soc.cpu.decoded_imm[6] I1=soc.cpu.reg_op1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[6] I2=soc.cpu.reg_op1[6] I3=$auto$alumacc.cc:474:replace_alu$7314.C[6] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[7] CO=$auto$alumacc.cc:474:replace_alu$7314.C[8] I0=soc.cpu.decoded_imm[7] I1=soc.cpu.reg_op1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[7] I2=soc.cpu.reg_op1[7] I3=$auto$alumacc.cc:474:replace_alu$7314.C[7] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[8] CO=$auto$alumacc.cc:474:replace_alu$7314.C[9] I0=soc.cpu.decoded_imm[8] I1=soc.cpu.reg_op1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[8] I2=soc.cpu.reg_op1[8] I3=$auto$alumacc.cc:474:replace_alu$7314.C[8] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7314.C[9] CO=$auto$alumacc.cc:474:replace_alu$7314.C[10] I0=soc.cpu.decoded_imm[9] I1=soc.cpu.reg_op1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[9] I2=soc.cpu.reg_op1[9] I3=$auto$alumacc.cc:474:replace_alu$7314.C[9] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1847$2564_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7317.C[1] I0=soc.cpu.mem_la_firstword_xfer I1=soc.cpu.next_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_firstword_xfer I2=soc.cpu.next_pc[2] I3=$false O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[10] CO=$auto$alumacc.cc:474:replace_alu$7317.C[11] I0=$false I1=soc.cpu.next_pc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[12] I3=$auto$alumacc.cc:474:replace_alu$7317.C[10] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[11] CO=$auto$alumacc.cc:474:replace_alu$7317.C[12] I0=$false I1=soc.cpu.next_pc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[13] I3=$auto$alumacc.cc:474:replace_alu$7317.C[11] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[12] CO=$auto$alumacc.cc:474:replace_alu$7317.C[13] I0=$false I1=soc.cpu.next_pc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[14] I3=$auto$alumacc.cc:474:replace_alu$7317.C[12] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[13] CO=$auto$alumacc.cc:474:replace_alu$7317.C[14] I0=$false I1=soc.cpu.next_pc[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[15] I3=$auto$alumacc.cc:474:replace_alu$7317.C[13] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[14] CO=$auto$alumacc.cc:474:replace_alu$7317.C[15] I0=$false I1=soc.cpu.next_pc[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[16] I3=$auto$alumacc.cc:474:replace_alu$7317.C[14] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[15] CO=$auto$alumacc.cc:474:replace_alu$7317.C[16] I0=$false I1=soc.cpu.next_pc[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[17] I3=$auto$alumacc.cc:474:replace_alu$7317.C[15] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[16] CO=$auto$alumacc.cc:474:replace_alu$7317.C[17] I0=$false I1=soc.cpu.next_pc[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[18] I3=$auto$alumacc.cc:474:replace_alu$7317.C[16] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[17] CO=$auto$alumacc.cc:474:replace_alu$7317.C[18] I0=$false I1=soc.cpu.next_pc[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[19] I3=$auto$alumacc.cc:474:replace_alu$7317.C[17] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[18] CO=$auto$alumacc.cc:474:replace_alu$7317.C[19] I0=$false I1=soc.cpu.next_pc[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[20] I3=$auto$alumacc.cc:474:replace_alu$7317.C[18] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[19] CO=$auto$alumacc.cc:474:replace_alu$7317.C[20] I0=$false I1=soc.cpu.next_pc[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[21] I3=$auto$alumacc.cc:474:replace_alu$7317.C[19] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[1] CO=$auto$alumacc.cc:474:replace_alu$7317.C[2] I0=$false I1=soc.cpu.next_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[3] I3=$auto$alumacc.cc:474:replace_alu$7317.C[1] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[20] CO=$auto$alumacc.cc:474:replace_alu$7317.C[21] I0=$false I1=soc.cpu.next_pc[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[22] I3=$auto$alumacc.cc:474:replace_alu$7317.C[20] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[21] CO=$auto$alumacc.cc:474:replace_alu$7317.C[22] I0=$false I1=soc.cpu.next_pc[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[23] I3=$auto$alumacc.cc:474:replace_alu$7317.C[21] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[22] CO=$auto$alumacc.cc:474:replace_alu$7317.C[23] I0=$false I1=soc.cpu.next_pc[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[24] I3=$auto$alumacc.cc:474:replace_alu$7317.C[22] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[23] CO=$auto$alumacc.cc:474:replace_alu$7317.C[24] I0=$false I1=soc.cpu.next_pc[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[25] I3=$auto$alumacc.cc:474:replace_alu$7317.C[23] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[24] CO=$auto$alumacc.cc:474:replace_alu$7317.C[25] I0=$false I1=soc.cpu.next_pc[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[26] I3=$auto$alumacc.cc:474:replace_alu$7317.C[24] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[25] CO=$auto$alumacc.cc:474:replace_alu$7317.C[26] I0=$false I1=soc.cpu.next_pc[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[27] I3=$auto$alumacc.cc:474:replace_alu$7317.C[25] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[26] CO=$auto$alumacc.cc:474:replace_alu$7317.C[27] I0=$false I1=soc.cpu.next_pc[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[28] I3=$auto$alumacc.cc:474:replace_alu$7317.C[26] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[27] CO=$auto$alumacc.cc:474:replace_alu$7317.C[28] I0=$false I1=soc.cpu.next_pc[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[29] I3=$auto$alumacc.cc:474:replace_alu$7317.C[27] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[28] CO=$auto$alumacc.cc:474:replace_alu$7317.C[29] I0=$false I1=soc.cpu.next_pc[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[30] I3=$auto$alumacc.cc:474:replace_alu$7317.C[28] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:345$1950_Y_new_inv_ I1=soc.cpu.reg_op1[31] I2=soc.cpu.next_pc[31] I3=$auto$alumacc.cc:474:replace_alu$7317.C[29] O=soc.cpu.mem_la_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000110111011000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[2] CO=$auto$alumacc.cc:474:replace_alu$7317.C[3] I0=$false I1=soc.cpu.next_pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[4] I3=$auto$alumacc.cc:474:replace_alu$7317.C[2] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[3] CO=$auto$alumacc.cc:474:replace_alu$7317.C[4] I0=$false I1=soc.cpu.next_pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[5] I3=$auto$alumacc.cc:474:replace_alu$7317.C[3] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[4] CO=$auto$alumacc.cc:474:replace_alu$7317.C[5] I0=$false I1=soc.cpu.next_pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[6] I3=$auto$alumacc.cc:474:replace_alu$7317.C[4] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[5] CO=$auto$alumacc.cc:474:replace_alu$7317.C[6] I0=$false I1=soc.cpu.next_pc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[7] I3=$auto$alumacc.cc:474:replace_alu$7317.C[5] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[6] CO=$auto$alumacc.cc:474:replace_alu$7317.C[7] I0=$false I1=soc.cpu.next_pc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[8] I3=$auto$alumacc.cc:474:replace_alu$7317.C[6] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[7] CO=$auto$alumacc.cc:474:replace_alu$7317.C[8] I0=$false I1=soc.cpu.next_pc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[9] I3=$auto$alumacc.cc:474:replace_alu$7317.C[7] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[8] CO=$auto$alumacc.cc:474:replace_alu$7317.C[9] I0=$false I1=soc.cpu.next_pc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[10] I3=$auto$alumacc.cc:474:replace_alu$7317.C[8] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7317.C[9] CO=$auto$alumacc.cc:474:replace_alu$7317.C[10] I0=$false I1=soc.cpu.next_pc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[11] I3=$auto$alumacc.cc:474:replace_alu$7317.C[9] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:365$2001_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7326.C[1] I0=soc.cpu.reg_op1[0] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[10] CO=$auto$alumacc.cc:474:replace_alu$7326.C[11] I0=soc.cpu.reg_op1[10] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[11] CO=$auto$alumacc.cc:474:replace_alu$7326.C[12] I0=soc.cpu.reg_op1[11] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[12] CO=$auto$alumacc.cc:474:replace_alu$7326.C[13] I0=soc.cpu.reg_op1[12] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[13] CO=$auto$alumacc.cc:474:replace_alu$7326.C[14] I0=soc.cpu.reg_op1[13] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[14] CO=$auto$alumacc.cc:474:replace_alu$7326.C[15] I0=soc.cpu.reg_op1[14] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[15] CO=$auto$alumacc.cc:474:replace_alu$7326.C[16] I0=soc.cpu.reg_op1[15] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[16] CO=$auto$alumacc.cc:474:replace_alu$7326.C[17] I0=soc.cpu.reg_op1[16] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[17] CO=$auto$alumacc.cc:474:replace_alu$7326.C[18] I0=soc.cpu.reg_op1[17] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[18] CO=$auto$alumacc.cc:474:replace_alu$7326.C[19] I0=soc.cpu.reg_op1[18] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[19] CO=$auto$alumacc.cc:474:replace_alu$7326.C[20] I0=soc.cpu.reg_op1[19] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[1] CO=$auto$alumacc.cc:474:replace_alu$7326.C[2] I0=soc.cpu.reg_op1[1] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[20] CO=$auto$alumacc.cc:474:replace_alu$7326.C[21] I0=soc.cpu.reg_op1[20] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[21] CO=$auto$alumacc.cc:474:replace_alu$7326.C[22] I0=soc.cpu.reg_op1[21] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[22] CO=$auto$alumacc.cc:474:replace_alu$7326.C[23] I0=soc.cpu.reg_op1[22] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[23] CO=$auto$alumacc.cc:474:replace_alu$7326.C[24] I0=soc.cpu.reg_op1[23] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[24] CO=$auto$alumacc.cc:474:replace_alu$7326.C[25] I0=soc.cpu.reg_op1[24] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[25] CO=$auto$alumacc.cc:474:replace_alu$7326.C[26] I0=soc.cpu.reg_op1[25] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[26] CO=$auto$alumacc.cc:474:replace_alu$7326.C[27] I0=soc.cpu.reg_op1[26] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[27] CO=$auto$alumacc.cc:474:replace_alu$7326.C[28] I0=soc.cpu.reg_op1[27] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[28] CO=$auto$alumacc.cc:474:replace_alu$7326.C[29] I0=soc.cpu.reg_op1[28] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[29] CO=$auto$alumacc.cc:474:replace_alu$7326.C[30] I0=soc.cpu.reg_op1[29] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[2] CO=$auto$alumacc.cc:474:replace_alu$7326.C[3] I0=soc.cpu.reg_op1[2] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[30] CO=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.C[31] I0=soc.cpu.reg_op1[30] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.C[31] CO=$abc$64360$auto$alumacc.cc:491:replace_alu$7328[31] I0=soc.cpu.reg_op1[31] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$auto$alumacc.cc:491:replace_alu$7328[31] I1=soc.cpu.reg_op1[31] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[31] I3=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.C[31] O=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1236$2365_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001011010010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[3] CO=$auto$alumacc.cc:474:replace_alu$7326.C[4] I0=soc.cpu.reg_op1[3] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[4] CO=$auto$alumacc.cc:474:replace_alu$7326.C[5] I0=soc.cpu.reg_op1[4] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[5] CO=$auto$alumacc.cc:474:replace_alu$7326.C[6] I0=soc.cpu.reg_op1[5] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[6] CO=$auto$alumacc.cc:474:replace_alu$7326.C[7] I0=soc.cpu.reg_op1[6] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[7] CO=$auto$alumacc.cc:474:replace_alu$7326.C[8] I0=soc.cpu.reg_op1[7] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[8] CO=$auto$alumacc.cc:474:replace_alu$7326.C[9] I0=soc.cpu.reg_op1[8] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7326.C[9] CO=$auto$alumacc.cc:474:replace_alu$7326.C[10] I0=soc.cpu.reg_op1[9] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7333.C[1] I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[10] CO=$auto$alumacc.cc:474:replace_alu$7333.C[11] I0=soc.cpu.reg_op1[10] I1=soc.cpu.reg_op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=soc.cpu.reg_op2[10] I3=$auto$alumacc.cc:474:replace_alu$7333.C[10] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[11] CO=$auto$alumacc.cc:474:replace_alu$7333.C[12] I0=soc.cpu.reg_op1[11] I1=soc.cpu.reg_op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=soc.cpu.reg_op2[11] I3=$auto$alumacc.cc:474:replace_alu$7333.C[11] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[12] CO=$auto$alumacc.cc:474:replace_alu$7333.C[13] I0=soc.cpu.reg_op1[12] I1=soc.cpu.reg_op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op2[12] I3=$auto$alumacc.cc:474:replace_alu$7333.C[12] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[13] CO=$auto$alumacc.cc:474:replace_alu$7333.C[14] I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op2[13] I3=$auto$alumacc.cc:474:replace_alu$7333.C[13] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[14] CO=$auto$alumacc.cc:474:replace_alu$7333.C[15] I0=soc.cpu.reg_op1[14] I1=soc.cpu.reg_op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op2[14] I3=$auto$alumacc.cc:474:replace_alu$7333.C[14] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[15] CO=$auto$alumacc.cc:474:replace_alu$7333.C[16] I0=soc.cpu.reg_op1[15] I1=soc.cpu.reg_op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=soc.cpu.reg_op2[15] I3=$auto$alumacc.cc:474:replace_alu$7333.C[15] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[16] CO=$auto$alumacc.cc:474:replace_alu$7333.C[17] I0=soc.cpu.reg_op1[16] I1=soc.cpu.reg_op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[16] I3=$auto$alumacc.cc:474:replace_alu$7333.C[16] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[17] CO=$auto$alumacc.cc:474:replace_alu$7333.C[18] I0=soc.cpu.reg_op1[17] I1=soc.cpu.reg_op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op2[17] I3=$auto$alumacc.cc:474:replace_alu$7333.C[17] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[18] CO=$auto$alumacc.cc:474:replace_alu$7333.C[19] I0=soc.cpu.reg_op1[18] I1=soc.cpu.reg_op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=soc.cpu.reg_op2[18] I3=$auto$alumacc.cc:474:replace_alu$7333.C[18] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[19] CO=$auto$alumacc.cc:474:replace_alu$7333.C[20] I0=soc.cpu.reg_op1[19] I1=soc.cpu.reg_op2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=soc.cpu.reg_op2[19] I3=$auto$alumacc.cc:474:replace_alu$7333.C[19] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[1] CO=$auto$alumacc.cc:474:replace_alu$7333.C[2] I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=soc.cpu.reg_op2[1] I3=$auto$alumacc.cc:474:replace_alu$7333.C[1] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[20] CO=$auto$alumacc.cc:474:replace_alu$7333.C[21] I0=soc.cpu.reg_op1[20] I1=soc.cpu.reg_op2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=soc.cpu.reg_op2[20] I3=$auto$alumacc.cc:474:replace_alu$7333.C[20] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[21] CO=$auto$alumacc.cc:474:replace_alu$7333.C[22] I0=soc.cpu.reg_op1[21] I1=soc.cpu.reg_op2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=soc.cpu.reg_op2[21] I3=$auto$alumacc.cc:474:replace_alu$7333.C[21] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[22] CO=$auto$alumacc.cc:474:replace_alu$7333.C[23] I0=soc.cpu.reg_op1[22] I1=soc.cpu.reg_op2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=soc.cpu.reg_op2[22] I3=$auto$alumacc.cc:474:replace_alu$7333.C[22] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[23] CO=$auto$alumacc.cc:474:replace_alu$7333.C[24] I0=soc.cpu.reg_op1[23] I1=soc.cpu.reg_op2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=soc.cpu.reg_op2[23] I3=$auto$alumacc.cc:474:replace_alu$7333.C[23] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[24] CO=$auto$alumacc.cc:474:replace_alu$7333.C[25] I0=soc.cpu.reg_op1[24] I1=soc.cpu.reg_op2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op2[24] I3=$auto$alumacc.cc:474:replace_alu$7333.C[24] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[25] CO=$auto$alumacc.cc:474:replace_alu$7333.C[26] I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op2[25] I3=$auto$alumacc.cc:474:replace_alu$7333.C[25] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[26] CO=$auto$alumacc.cc:474:replace_alu$7333.C[27] I0=soc.cpu.reg_op1[26] I1=soc.cpu.reg_op2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op2[26] I3=$auto$alumacc.cc:474:replace_alu$7333.C[26] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[27] CO=$auto$alumacc.cc:474:replace_alu$7333.C[28] I0=soc.cpu.reg_op1[27] I1=soc.cpu.reg_op2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=soc.cpu.reg_op2[27] I3=$auto$alumacc.cc:474:replace_alu$7333.C[27] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[28] CO=$auto$alumacc.cc:474:replace_alu$7333.C[29] I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op2[28] I3=$auto$alumacc.cc:474:replace_alu$7333.C[28] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[29] CO=$auto$alumacc.cc:474:replace_alu$7333.C[30] I0=soc.cpu.reg_op1[29] I1=soc.cpu.reg_op2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op2[29] I3=$auto$alumacc.cc:474:replace_alu$7333.C[29] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[2] CO=$auto$alumacc.cc:474:replace_alu$7333.C[3] I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=soc.cpu.reg_op2[2] I3=$auto$alumacc.cc:474:replace_alu$7333.C[2] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[30] CO=$auto$alumacc.cc:474:replace_alu$7333.C[31] I0=soc.cpu.reg_op1[30] I1=soc.cpu.reg_op2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=soc.cpu.reg_op2[30] I3=$auto$alumacc.cc:474:replace_alu$7333.C[30] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=soc.cpu.reg_op2[31] I3=$auto$alumacc.cc:474:replace_alu$7333.C[31] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[3] CO=$auto$alumacc.cc:474:replace_alu$7333.C[4] I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op2[3] I3=$auto$alumacc.cc:474:replace_alu$7333.C[3] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[4] CO=$auto$alumacc.cc:474:replace_alu$7333.C[5] I0=soc.cpu.reg_op1[4] I1=soc.cpu.reg_op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=soc.cpu.reg_op2[4] I3=$auto$alumacc.cc:474:replace_alu$7333.C[4] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[5] CO=$auto$alumacc.cc:474:replace_alu$7333.C[6] I0=soc.cpu.reg_op1[5] I1=soc.cpu.reg_op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op2[5] I3=$auto$alumacc.cc:474:replace_alu$7333.C[5] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[6] CO=$auto$alumacc.cc:474:replace_alu$7333.C[7] I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op2[6] I3=$auto$alumacc.cc:474:replace_alu$7333.C[6] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[7] CO=$auto$alumacc.cc:474:replace_alu$7333.C[8] I0=soc.cpu.reg_op1[7] I1=soc.cpu.reg_op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[7] I3=$auto$alumacc.cc:474:replace_alu$7333.C[7] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[8] CO=$auto$alumacc.cc:474:replace_alu$7333.C[9] I0=soc.cpu.reg_op1[8] I1=soc.cpu.reg_op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op2[8] I3=$auto$alumacc.cc:474:replace_alu$7333.C[8] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7333.C[9] CO=$auto$alumacc.cc:474:replace_alu$7333.C[10] I0=soc.cpu.reg_op1[9] I1=soc.cpu.reg_op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=soc.cpu.reg_op2[9] I3=$auto$alumacc.cc:474:replace_alu$7333.C[9] O=$abc$64360$techmap\soc.cpu.$add$picorv32.v:1218$2610_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7336.C[1] I0=soc.cpu.reg_op1[0] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0] I3=$true O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[10] CO=$auto$alumacc.cc:474:replace_alu$7336.C[11] I0=soc.cpu.reg_op1[10] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7336.C[10] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[11] CO=$auto$alumacc.cc:474:replace_alu$7336.C[12] I0=soc.cpu.reg_op1[11] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7336.C[11] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[12] CO=$auto$alumacc.cc:474:replace_alu$7336.C[13] I0=soc.cpu.reg_op1[12] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7336.C[12] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[13] CO=$auto$alumacc.cc:474:replace_alu$7336.C[14] I0=soc.cpu.reg_op1[13] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7336.C[13] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[14] CO=$auto$alumacc.cc:474:replace_alu$7336.C[15] I0=soc.cpu.reg_op1[14] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7336.C[14] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[15] CO=$auto$alumacc.cc:474:replace_alu$7336.C[16] I0=soc.cpu.reg_op1[15] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7336.C[15] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[16] CO=$auto$alumacc.cc:474:replace_alu$7336.C[17] I0=soc.cpu.reg_op1[16] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7336.C[16] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[17] CO=$auto$alumacc.cc:474:replace_alu$7336.C[18] I0=soc.cpu.reg_op1[17] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7336.C[17] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[18] CO=$auto$alumacc.cc:474:replace_alu$7336.C[19] I0=soc.cpu.reg_op1[18] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7336.C[18] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[19] CO=$auto$alumacc.cc:474:replace_alu$7336.C[20] I0=soc.cpu.reg_op1[19] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7336.C[19] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[1] CO=$auto$alumacc.cc:474:replace_alu$7336.C[2] I0=soc.cpu.reg_op1[1] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7336.C[1] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[20] CO=$auto$alumacc.cc:474:replace_alu$7336.C[21] I0=soc.cpu.reg_op1[20] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7336.C[20] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[21] CO=$auto$alumacc.cc:474:replace_alu$7336.C[22] I0=soc.cpu.reg_op1[21] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7336.C[21] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[22] CO=$auto$alumacc.cc:474:replace_alu$7336.C[23] I0=soc.cpu.reg_op1[22] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7336.C[22] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[23] CO=$auto$alumacc.cc:474:replace_alu$7336.C[24] I0=soc.cpu.reg_op1[23] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7336.C[23] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[24] CO=$auto$alumacc.cc:474:replace_alu$7336.C[25] I0=soc.cpu.reg_op1[24] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7336.C[24] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[25] CO=$auto$alumacc.cc:474:replace_alu$7336.C[26] I0=soc.cpu.reg_op1[25] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7336.C[25] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[26] CO=$auto$alumacc.cc:474:replace_alu$7336.C[27] I0=soc.cpu.reg_op1[26] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7336.C[26] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[27] CO=$auto$alumacc.cc:474:replace_alu$7336.C[28] I0=soc.cpu.reg_op1[27] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7336.C[27] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[28] CO=$auto$alumacc.cc:474:replace_alu$7336.C[29] I0=soc.cpu.reg_op1[28] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7336.C[28] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[29] CO=$auto$alumacc.cc:474:replace_alu$7336.C[30] I0=soc.cpu.reg_op1[29] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7336.C[29] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[2] CO=$auto$alumacc.cc:474:replace_alu$7336.C[3] I0=soc.cpu.reg_op1[2] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7336.C[2] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[30] CO=$auto$alumacc.cc:474:replace_alu$7336.C[31] I0=soc.cpu.reg_op1[30] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7336.C[30] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[31] CO=$abc$64360$auto$alumacc.cc:491:replace_alu$7338[31] I0=soc.cpu.reg_op1[31] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[31] I3=$auto$alumacc.cc:474:replace_alu$7336.C[31] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[3] CO=$auto$alumacc.cc:474:replace_alu$7336.C[4] I0=soc.cpu.reg_op1[3] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7336.C[3] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[4] CO=$auto$alumacc.cc:474:replace_alu$7336.C[5] I0=soc.cpu.reg_op1[4] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7336.C[4] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[5] CO=$auto$alumacc.cc:474:replace_alu$7336.C[6] I0=soc.cpu.reg_op1[5] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7336.C[5] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[6] CO=$auto$alumacc.cc:474:replace_alu$7336.C[7] I0=soc.cpu.reg_op1[6] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7336.C[6] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[7] CO=$auto$alumacc.cc:474:replace_alu$7336.C[8] I0=soc.cpu.reg_op1[7] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7336.C[7] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[8] CO=$auto$alumacc.cc:474:replace_alu$7336.C[9] I0=soc.cpu.reg_op1[8] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7336.C[8] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7336.C[9] CO=$auto$alumacc.cc:474:replace_alu$7336.C[10] I0=soc.cpu.reg_op1[9] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7336.C[9] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1218$2609_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.pcpi_timeout_counter[0] CO=$auto$alumacc.cc:474:replace_alu$7343.C[2] I0=soc.cpu.pcpi_timeout_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[1] I2=$true I3=soc.cpu.pcpi_timeout_counter[0] O=$auto$wreduce.cc:454:run$7031[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7343.C[2] CO=$auto$alumacc.cc:474:replace_alu$7343.C[3] I0=soc.cpu.pcpi_timeout_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7343.C[2] O=$auto$wreduce.cc:454:run$7031[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7343.C[3] O=$auto$wreduce.cc:454:run$7031[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[10] CO=$auto$alumacc.cc:474:replace_alu$7346.C[11] I0=soc.cpu.timer[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[10] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[11] CO=$auto$alumacc.cc:474:replace_alu$7346.C[12] I0=soc.cpu.timer[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[11] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[12] CO=$auto$alumacc.cc:474:replace_alu$7346.C[13] I0=soc.cpu.timer[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[12] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[13] CO=$auto$alumacc.cc:474:replace_alu$7346.C[14] I0=soc.cpu.timer[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[13] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[14] CO=$auto$alumacc.cc:474:replace_alu$7346.C[15] I0=soc.cpu.timer[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[14] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[15] CO=$auto$alumacc.cc:474:replace_alu$7346.C[16] I0=soc.cpu.timer[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[15] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[16] CO=$auto$alumacc.cc:474:replace_alu$7346.C[17] I0=soc.cpu.timer[16] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[16] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[17] CO=$auto$alumacc.cc:474:replace_alu$7346.C[18] I0=soc.cpu.timer[17] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[17] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[18] CO=$auto$alumacc.cc:474:replace_alu$7346.C[19] I0=soc.cpu.timer[18] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[18] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[19] CO=$auto$alumacc.cc:474:replace_alu$7346.C[20] I0=soc.cpu.timer[19] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[19] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.timer[0] CO=$auto$alumacc.cc:474:replace_alu$7346.C[2] I0=soc.cpu.timer[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[1] I2=$true I3=soc.cpu.timer[0] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[20] CO=$auto$alumacc.cc:474:replace_alu$7346.C[21] I0=soc.cpu.timer[20] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[20] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[21] CO=$auto$alumacc.cc:474:replace_alu$7346.C[22] I0=soc.cpu.timer[21] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[21] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[22] CO=$auto$alumacc.cc:474:replace_alu$7346.C[23] I0=soc.cpu.timer[22] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[22] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[23] CO=$auto$alumacc.cc:474:replace_alu$7346.C[24] I0=soc.cpu.timer[23] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[23] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[24] CO=$auto$alumacc.cc:474:replace_alu$7346.C[25] I0=soc.cpu.timer[24] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[24] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[25] CO=$auto$alumacc.cc:474:replace_alu$7346.C[26] I0=soc.cpu.timer[25] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[25] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[25] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[26] CO=$auto$alumacc.cc:474:replace_alu$7346.C[27] I0=soc.cpu.timer[26] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[26] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[26] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[27] CO=$auto$alumacc.cc:474:replace_alu$7346.C[28] I0=soc.cpu.timer[27] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[27] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[27] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[28] CO=$auto$alumacc.cc:474:replace_alu$7346.C[29] I0=soc.cpu.timer[28] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[28] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[28] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[29] CO=$auto$alumacc.cc:474:replace_alu$7346.C[30] I0=soc.cpu.timer[29] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[29] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[29] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[2] CO=$auto$alumacc.cc:474:replace_alu$7346.C[3] I0=soc.cpu.timer[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[2] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[30] CO=$auto$alumacc.cc:474:replace_alu$7346.C[31] I0=soc.cpu.timer[30] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[30] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[30] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[31] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[31] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[3] CO=$auto$alumacc.cc:474:replace_alu$7346.C[4] I0=soc.cpu.timer[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[3] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[4] CO=$auto$alumacc.cc:474:replace_alu$7346.C[5] I0=soc.cpu.timer[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[4] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[5] CO=$auto$alumacc.cc:474:replace_alu$7346.C[6] I0=soc.cpu.timer[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[5] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[6] CO=$auto$alumacc.cc:474:replace_alu$7346.C[7] I0=soc.cpu.timer[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[6] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[7] CO=$auto$alumacc.cc:474:replace_alu$7346.C[8] I0=soc.cpu.timer[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[7] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[8] CO=$auto$alumacc.cc:474:replace_alu$7346.C[9] I0=soc.cpu.timer[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[8] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7346.C[9] CO=$auto$alumacc.cc:474:replace_alu$7346.C[10] I0=soc.cpu.timer[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7346.C[9] O=$abc$64360$techmap\soc.cpu.$sub$picorv32.v:1415$2435_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[10] CO=$auto$alumacc.cc:474:replace_alu$7355.C[11] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7355.C[10] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[11] CO=$auto$alumacc.cc:474:replace_alu$7355.C[12] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7355.C[11] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[12] CO=$auto$alumacc.cc:474:replace_alu$7355.C[13] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7355.C[12] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[13] CO=$auto$alumacc.cc:474:replace_alu$7355.C[14] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7355.C[13] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[14] CO=$auto$alumacc.cc:474:replace_alu$7355.C[15] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7355.C[14] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[15] CO=$auto$alumacc.cc:474:replace_alu$7355.C[16] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7355.C[15] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[16] CO=$auto$alumacc.cc:474:replace_alu$7355.C[17] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7355.C[16] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[17] CO=$auto$alumacc.cc:474:replace_alu$7355.C[18] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7355.C[17] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[18] CO=$auto$alumacc.cc:474:replace_alu$7355.C[19] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7355.C[18] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[19] CO=$auto$alumacc.cc:474:replace_alu$7355.C[20] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7355.C[19] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7355.C[2] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[1] I3=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[0] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[20] CO=$auto$alumacc.cc:474:replace_alu$7355.C[21] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7355.C[20] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[21] CO=$auto$alumacc.cc:474:replace_alu$7355.C[22] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7355.C[21] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[22] CO=$auto$alumacc.cc:474:replace_alu$7355.C[23] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7355.C[22] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[23] CO=$auto$alumacc.cc:474:replace_alu$7355.C[24] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7355.C[23] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[24] CO=$auto$alumacc.cc:474:replace_alu$7355.C[25] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7355.C[24] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[25] CO=$auto$alumacc.cc:474:replace_alu$7355.C[26] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7355.C[25] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[26] CO=$auto$alumacc.cc:474:replace_alu$7355.C[27] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7355.C[26] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[27] CO=$auto$alumacc.cc:474:replace_alu$7355.C[28] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7355.C[27] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[28] CO=$auto$alumacc.cc:474:replace_alu$7355.C[29] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7355.C[28] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[29] CO=$auto$alumacc.cc:474:replace_alu$7355.C[30] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7355.C[29] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[2] CO=$auto$alumacc.cc:474:replace_alu$7355.C[3] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7355.C[2] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[30] CO=$auto$alumacc.cc:474:replace_alu$7355.C[31] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7355.C[30] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_div I1=soc.cpu.pcpi_div.instr_rem I2=soc.cpu.reg_op1[31] I3=$auto$alumacc.cc:474:replace_alu$7355.C[31] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1053_Y[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111000000010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[3] CO=$auto$alumacc.cc:474:replace_alu$7355.C[4] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7355.C[3] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[4] CO=$auto$alumacc.cc:474:replace_alu$7355.C[5] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7355.C[4] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[5] CO=$auto$alumacc.cc:474:replace_alu$7355.C[6] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7355.C[5] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[6] CO=$auto$alumacc.cc:474:replace_alu$7355.C[7] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7355.C[6] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[7] CO=$auto$alumacc.cc:474:replace_alu$7355.C[8] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7355.C[7] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[8] CO=$auto$alumacc.cc:474:replace_alu$7355.C[9] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7355.C[8] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7355.C[9] CO=$auto$alumacc.cc:474:replace_alu$7355.C[10] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7355.C[9] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1052_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[10] CO=$auto$alumacc.cc:474:replace_alu$7358.C[11] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7358.C[10] O=$abc$64360$auto$wreduce.cc:454:run$7037[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[11] CO=$auto$alumacc.cc:474:replace_alu$7358.C[12] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7358.C[11] O=$abc$64360$auto$wreduce.cc:454:run$7037[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[12] CO=$auto$alumacc.cc:474:replace_alu$7358.C[13] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7358.C[12] O=$abc$64360$auto$wreduce.cc:454:run$7037[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[13] CO=$auto$alumacc.cc:474:replace_alu$7358.C[14] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7358.C[13] O=$abc$64360$auto$wreduce.cc:454:run$7037[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[14] CO=$auto$alumacc.cc:474:replace_alu$7358.C[15] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7358.C[14] O=$abc$64360$auto$wreduce.cc:454:run$7037[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[15] CO=$auto$alumacc.cc:474:replace_alu$7358.C[16] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7358.C[15] O=$abc$64360$auto$wreduce.cc:454:run$7037[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[16] CO=$auto$alumacc.cc:474:replace_alu$7358.C[17] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7358.C[16] O=$abc$64360$auto$wreduce.cc:454:run$7037[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[17] CO=$auto$alumacc.cc:474:replace_alu$7358.C[18] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7358.C[17] O=$abc$64360$auto$wreduce.cc:454:run$7037[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[18] CO=$auto$alumacc.cc:474:replace_alu$7358.C[19] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7358.C[18] O=$abc$64360$auto$wreduce.cc:454:run$7037[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[19] CO=$auto$alumacc.cc:474:replace_alu$7358.C[20] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7358.C[19] O=$abc$64360$auto$wreduce.cc:454:run$7037[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7358.C[2] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[1] I3=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0] O=$abc$64360$auto$wreduce.cc:454:run$7037[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[20] CO=$auto$alumacc.cc:474:replace_alu$7358.C[21] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7358.C[20] O=$abc$64360$auto$wreduce.cc:454:run$7037[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[21] CO=$auto$alumacc.cc:474:replace_alu$7358.C[22] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7358.C[21] O=$abc$64360$auto$wreduce.cc:454:run$7037[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[22] CO=$auto$alumacc.cc:474:replace_alu$7358.C[23] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7358.C[22] O=$abc$64360$auto$wreduce.cc:454:run$7037[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[23] CO=$auto$alumacc.cc:474:replace_alu$7358.C[24] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7358.C[23] O=$abc$64360$auto$wreduce.cc:454:run$7037[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[24] CO=$auto$alumacc.cc:474:replace_alu$7358.C[25] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7358.C[24] O=$abc$64360$auto$wreduce.cc:454:run$7037[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[25] CO=$auto$alumacc.cc:474:replace_alu$7358.C[26] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7358.C[25] O=$abc$64360$auto$wreduce.cc:454:run$7037[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[26] CO=$auto$alumacc.cc:474:replace_alu$7358.C[27] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7358.C[26] O=$abc$64360$auto$wreduce.cc:454:run$7037[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[27] CO=$auto$alumacc.cc:474:replace_alu$7358.C[28] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7358.C[27] O=$abc$64360$auto$wreduce.cc:454:run$7037[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[28] CO=$auto$alumacc.cc:474:replace_alu$7358.C[29] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7358.C[28] O=$abc$64360$auto$wreduce.cc:454:run$7037[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[29] CO=$auto$alumacc.cc:474:replace_alu$7358.C[30] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7358.C[29] O=$abc$64360$auto$wreduce.cc:454:run$7037[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[2] CO=$auto$alumacc.cc:474:replace_alu$7358.C[3] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7358.C[2] O=$abc$64360$auto$wreduce.cc:454:run$7037[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[30] CO=$auto$alumacc.cc:474:replace_alu$7358.C[31] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7358.C[30] O=$abc$64360$auto$wreduce.cc:454:run$7037[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[31] I3=$auto$alumacc.cc:474:replace_alu$7358.C[31] O=$abc$64360$auto$wreduce.cc:454:run$7037[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[3] CO=$auto$alumacc.cc:474:replace_alu$7358.C[4] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7358.C[3] O=$abc$64360$auto$wreduce.cc:454:run$7037[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[4] CO=$auto$alumacc.cc:474:replace_alu$7358.C[5] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7358.C[4] O=$abc$64360$auto$wreduce.cc:454:run$7037[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[5] CO=$auto$alumacc.cc:474:replace_alu$7358.C[6] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7358.C[5] O=$abc$64360$auto$wreduce.cc:454:run$7037[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[6] CO=$auto$alumacc.cc:474:replace_alu$7358.C[7] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7358.C[6] O=$abc$64360$auto$wreduce.cc:454:run$7037[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[7] CO=$auto$alumacc.cc:474:replace_alu$7358.C[8] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7358.C[7] O=$abc$64360$auto$wreduce.cc:454:run$7037[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[8] CO=$auto$alumacc.cc:474:replace_alu$7358.C[9] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7358.C[8] O=$abc$64360$auto$wreduce.cc:454:run$7037[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7358.C[9] CO=$auto$alumacc.cc:474:replace_alu$7358.C[10] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7358.C[9] O=$abc$64360$auto$wreduce.cc:454:run$7037[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[10] CO=$auto$alumacc.cc:474:replace_alu$7361.C[11] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7361.C[10] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[11] CO=$auto$alumacc.cc:474:replace_alu$7361.C[12] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7361.C[11] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[12] CO=$auto$alumacc.cc:474:replace_alu$7361.C[13] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7361.C[12] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[13] CO=$auto$alumacc.cc:474:replace_alu$7361.C[14] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7361.C[13] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[14] CO=$auto$alumacc.cc:474:replace_alu$7361.C[15] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7361.C[14] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[15] CO=$auto$alumacc.cc:474:replace_alu$7361.C[16] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7361.C[15] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[16] CO=$auto$alumacc.cc:474:replace_alu$7361.C[17] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7361.C[16] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[17] CO=$auto$alumacc.cc:474:replace_alu$7361.C[18] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7361.C[17] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[18] CO=$auto$alumacc.cc:474:replace_alu$7361.C[19] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7361.C[18] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[19] CO=$auto$alumacc.cc:474:replace_alu$7361.C[20] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7361.C[19] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7361.C[2] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[1] I3=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[0] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[20] CO=$auto$alumacc.cc:474:replace_alu$7361.C[21] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7361.C[20] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[21] CO=$auto$alumacc.cc:474:replace_alu$7361.C[22] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7361.C[21] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[22] CO=$auto$alumacc.cc:474:replace_alu$7361.C[23] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7361.C[22] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[23] CO=$auto$alumacc.cc:474:replace_alu$7361.C[24] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7361.C[23] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[24] CO=$auto$alumacc.cc:474:replace_alu$7361.C[25] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7361.C[24] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[25] CO=$auto$alumacc.cc:474:replace_alu$7361.C[26] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7361.C[25] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[26] CO=$auto$alumacc.cc:474:replace_alu$7361.C[27] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7361.C[26] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[27] CO=$auto$alumacc.cc:474:replace_alu$7361.C[28] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7361.C[27] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[28] CO=$auto$alumacc.cc:474:replace_alu$7361.C[29] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7361.C[28] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[29] CO=$auto$alumacc.cc:474:replace_alu$7361.C[30] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7361.C[29] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[2] CO=$auto$alumacc.cc:474:replace_alu$7361.C[3] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7361.C[2] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[30] CO=$auto$alumacc.cc:474:replace_alu$7361.C[31] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7361.C[30] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.outsign I1=soc.cpu.pcpi_div.quotient[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7361.C[31] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1071_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001110011001
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[3] CO=$auto$alumacc.cc:474:replace_alu$7361.C[4] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7361.C[3] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[4] CO=$auto$alumacc.cc:474:replace_alu$7361.C[5] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7361.C[4] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[5] CO=$auto$alumacc.cc:474:replace_alu$7361.C[6] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7361.C[5] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[6] CO=$auto$alumacc.cc:474:replace_alu$7361.C[7] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7361.C[6] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[7] CO=$auto$alumacc.cc:474:replace_alu$7361.C[8] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7361.C[7] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[8] CO=$auto$alumacc.cc:474:replace_alu$7361.C[9] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7361.C[8] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7361.C[9] CO=$auto$alumacc.cc:474:replace_alu$7361.C[10] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7361.C[9] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1070_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[10] CO=$auto$alumacc.cc:474:replace_alu$7364.C[11] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7364.C[10] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[11] CO=$auto$alumacc.cc:474:replace_alu$7364.C[12] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7364.C[11] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[12] CO=$auto$alumacc.cc:474:replace_alu$7364.C[13] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7364.C[12] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[13] CO=$auto$alumacc.cc:474:replace_alu$7364.C[14] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7364.C[13] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[14] CO=$auto$alumacc.cc:474:replace_alu$7364.C[15] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7364.C[14] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[15] CO=$auto$alumacc.cc:474:replace_alu$7364.C[16] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7364.C[15] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[16] CO=$auto$alumacc.cc:474:replace_alu$7364.C[17] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7364.C[16] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[17] CO=$auto$alumacc.cc:474:replace_alu$7364.C[18] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7364.C[17] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[18] CO=$auto$alumacc.cc:474:replace_alu$7364.C[19] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7364.C[18] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[19] CO=$auto$alumacc.cc:474:replace_alu$7364.C[20] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7364.C[19] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[0] CO=$auto$alumacc.cc:474:replace_alu$7364.C[2] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[1] I3=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[0] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[20] CO=$auto$alumacc.cc:474:replace_alu$7364.C[21] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7364.C[20] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[21] CO=$auto$alumacc.cc:474:replace_alu$7364.C[22] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7364.C[21] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[22] CO=$auto$alumacc.cc:474:replace_alu$7364.C[23] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7364.C[22] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[23] CO=$auto$alumacc.cc:474:replace_alu$7364.C[24] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7364.C[23] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[24] CO=$auto$alumacc.cc:474:replace_alu$7364.C[25] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7364.C[24] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[25] CO=$auto$alumacc.cc:474:replace_alu$7364.C[26] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7364.C[25] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[26] CO=$auto$alumacc.cc:474:replace_alu$7364.C[27] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7364.C[26] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[27] CO=$auto$alumacc.cc:474:replace_alu$7364.C[28] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7364.C[27] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[28] CO=$auto$alumacc.cc:474:replace_alu$7364.C[29] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7364.C[28] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[29] CO=$auto$alumacc.cc:474:replace_alu$7364.C[30] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7364.C[29] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[2] CO=$auto$alumacc.cc:474:replace_alu$7364.C[3] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7364.C[2] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[30] CO=$auto$alumacc.cc:474:replace_alu$7364.C[31] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7364.C[30] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.outsign I1=soc.cpu.pcpi_div.dividend[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7364.C[31] O=$abc$64360$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1073_Y[31]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001110011001
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[3] CO=$auto$alumacc.cc:474:replace_alu$7364.C[4] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7364.C[3] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[4] CO=$auto$alumacc.cc:474:replace_alu$7364.C[5] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7364.C[4] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[5] CO=$auto$alumacc.cc:474:replace_alu$7364.C[6] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7364.C[5] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[6] CO=$auto$alumacc.cc:474:replace_alu$7364.C[7] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7364.C[6] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[7] CO=$auto$alumacc.cc:474:replace_alu$7364.C[8] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7364.C[7] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[8] CO=$auto$alumacc.cc:474:replace_alu$7364.C[9] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7364.C[8] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7364.C[9] CO=$auto$alumacc.cc:474:replace_alu$7364.C[10] I0=$false I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7364.C[9] O=$abc$64360$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1072_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7367.C[1] I0=soc.cpu.pcpi_div.dividend[0] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[0] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[0] I3=$true O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[10] CO=$auto$alumacc.cc:474:replace_alu$7367.C[11] I0=soc.cpu.pcpi_div.dividend[10] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[10] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[10] I3=$auto$alumacc.cc:474:replace_alu$7367.C[10] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[11] CO=$auto$alumacc.cc:474:replace_alu$7367.C[12] I0=soc.cpu.pcpi_div.dividend[11] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[11] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[11] I3=$auto$alumacc.cc:474:replace_alu$7367.C[11] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[12] CO=$auto$alumacc.cc:474:replace_alu$7367.C[13] I0=soc.cpu.pcpi_div.dividend[12] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[12] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[12] I3=$auto$alumacc.cc:474:replace_alu$7367.C[12] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[13] CO=$auto$alumacc.cc:474:replace_alu$7367.C[14] I0=soc.cpu.pcpi_div.dividend[13] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[13] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[13] I3=$auto$alumacc.cc:474:replace_alu$7367.C[13] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[14] CO=$auto$alumacc.cc:474:replace_alu$7367.C[15] I0=soc.cpu.pcpi_div.dividend[14] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[14] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[14] I3=$auto$alumacc.cc:474:replace_alu$7367.C[14] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[15] CO=$auto$alumacc.cc:474:replace_alu$7367.C[16] I0=soc.cpu.pcpi_div.dividend[15] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[15] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[15] I3=$auto$alumacc.cc:474:replace_alu$7367.C[15] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[16] CO=$auto$alumacc.cc:474:replace_alu$7367.C[17] I0=soc.cpu.pcpi_div.dividend[16] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[16] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[16] I3=$auto$alumacc.cc:474:replace_alu$7367.C[16] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[17] CO=$auto$alumacc.cc:474:replace_alu$7367.C[18] I0=soc.cpu.pcpi_div.dividend[17] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[17] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[17] I3=$auto$alumacc.cc:474:replace_alu$7367.C[17] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[18] CO=$auto$alumacc.cc:474:replace_alu$7367.C[19] I0=soc.cpu.pcpi_div.dividend[18] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[18] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[18] I3=$auto$alumacc.cc:474:replace_alu$7367.C[18] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[19] CO=$auto$alumacc.cc:474:replace_alu$7367.C[20] I0=soc.cpu.pcpi_div.dividend[19] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[19] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[19] I3=$auto$alumacc.cc:474:replace_alu$7367.C[19] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[1] CO=$auto$alumacc.cc:474:replace_alu$7367.C[2] I0=soc.cpu.pcpi_div.dividend[1] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[1] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[1] I3=$auto$alumacc.cc:474:replace_alu$7367.C[1] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[20] CO=$auto$alumacc.cc:474:replace_alu$7367.C[21] I0=soc.cpu.pcpi_div.dividend[20] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[20] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[20] I3=$auto$alumacc.cc:474:replace_alu$7367.C[20] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[21] CO=$auto$alumacc.cc:474:replace_alu$7367.C[22] I0=soc.cpu.pcpi_div.dividend[21] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[21] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[21] I3=$auto$alumacc.cc:474:replace_alu$7367.C[21] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[22] CO=$auto$alumacc.cc:474:replace_alu$7367.C[23] I0=soc.cpu.pcpi_div.dividend[22] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[22] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[22] I3=$auto$alumacc.cc:474:replace_alu$7367.C[22] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[23] CO=$auto$alumacc.cc:474:replace_alu$7367.C[24] I0=soc.cpu.pcpi_div.dividend[23] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[23] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[23] I3=$auto$alumacc.cc:474:replace_alu$7367.C[23] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[24] CO=$auto$alumacc.cc:474:replace_alu$7367.C[25] I0=soc.cpu.pcpi_div.dividend[24] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[24] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[24] I3=$auto$alumacc.cc:474:replace_alu$7367.C[24] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[25] CO=$auto$alumacc.cc:474:replace_alu$7367.C[26] I0=soc.cpu.pcpi_div.dividend[25] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[25] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[25] I3=$auto$alumacc.cc:474:replace_alu$7367.C[25] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[26] CO=$auto$alumacc.cc:474:replace_alu$7367.C[27] I0=soc.cpu.pcpi_div.dividend[26] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[26] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[26] I3=$auto$alumacc.cc:474:replace_alu$7367.C[26] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[27] CO=$auto$alumacc.cc:474:replace_alu$7367.C[28] I0=soc.cpu.pcpi_div.dividend[27] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[27] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[27] I3=$auto$alumacc.cc:474:replace_alu$7367.C[27] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[28] CO=$auto$alumacc.cc:474:replace_alu$7367.C[29] I0=soc.cpu.pcpi_div.dividend[28] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[28] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[28] I3=$auto$alumacc.cc:474:replace_alu$7367.C[28] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[29] CO=$auto$alumacc.cc:474:replace_alu$7367.C[30] I0=soc.cpu.pcpi_div.dividend[29] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[29] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[29] I3=$auto$alumacc.cc:474:replace_alu$7367.C[29] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[2] CO=$auto$alumacc.cc:474:replace_alu$7367.C[3] I0=soc.cpu.pcpi_div.dividend[2] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[2] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[2] I3=$auto$alumacc.cc:474:replace_alu$7367.C[2] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[30] CO=$auto$alumacc.cc:474:replace_alu$7367.C[31] I0=soc.cpu.pcpi_div.dividend[30] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[30] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[30] I3=$auto$alumacc.cc:474:replace_alu$7367.C[30] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[31] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[31] I3=$auto$alumacc.cc:474:replace_alu$7367.C[31] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[3] CO=$auto$alumacc.cc:474:replace_alu$7367.C[4] I0=soc.cpu.pcpi_div.dividend[3] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[3] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[3] I3=$auto$alumacc.cc:474:replace_alu$7367.C[3] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[4] CO=$auto$alumacc.cc:474:replace_alu$7367.C[5] I0=soc.cpu.pcpi_div.dividend[4] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[4] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[4] I3=$auto$alumacc.cc:474:replace_alu$7367.C[4] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[5] CO=$auto$alumacc.cc:474:replace_alu$7367.C[6] I0=soc.cpu.pcpi_div.dividend[5] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[5] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[5] I3=$auto$alumacc.cc:474:replace_alu$7367.C[5] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[6] CO=$auto$alumacc.cc:474:replace_alu$7367.C[7] I0=soc.cpu.pcpi_div.dividend[6] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[6] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[6] I3=$auto$alumacc.cc:474:replace_alu$7367.C[6] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[7] CO=$auto$alumacc.cc:474:replace_alu$7367.C[8] I0=soc.cpu.pcpi_div.dividend[7] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[7] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[7] I3=$auto$alumacc.cc:474:replace_alu$7367.C[7] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[8] CO=$auto$alumacc.cc:474:replace_alu$7367.C[9] I0=soc.cpu.pcpi_div.dividend[8] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[8] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[8] I3=$auto$alumacc.cc:474:replace_alu$7367.C[8] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[9] CO=$auto$alumacc.cc:474:replace_alu$7367.C[10] I0=soc.cpu.pcpi_div.dividend[9] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[9] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7212.BB[9] I3=$auto$alumacc.cc:474:replace_alu$7367.C[9] O=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5596_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7370.C[1] I0=soc.spimemio.xfer.dummy_count[0] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7370.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[0] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7370.BB[0] I3=$true O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7370.C[1] CO=$auto$alumacc.cc:474:replace_alu$7370.C[2] I0=soc.spimemio.xfer.dummy_count[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[1] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7370.C[1] O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7370.C[2] CO=$auto$alumacc.cc:474:replace_alu$7370.C[3] I0=soc.spimemio.xfer.dummy_count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7370.C[2] O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7370.C[3] O=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5859_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7373.C[1] I0=soc.spimemio.xfer.count[1] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=soc.spimemio.xfer.count[1] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0] I3=$true O=$abc$64360$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011100110010011
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7373.C[1] CO=$auto$alumacc.cc:474:replace_alu$7373.C[2] I0=soc.spimemio.xfer.count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7373.C[1] O=$abc$64360$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$114_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[3] I2=soc.spimemio.xfer.flash_clk I3=$auto$alumacc.cc:474:replace_alu$7373.C[2] O=$abc$64360$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001001101100011
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7379.C[1] I0=soc.spimemio.xfer.count[0] I1=$abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=soc.spimemio.xfer.count[0] I2=$abc$64360$auto$alumacc.cc:474:replace_alu$7373.BB[0] I3=$true O=$abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011100110010011
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7379.C[1] CO=$auto$alumacc.cc:474:replace_alu$7379.C[2] I0=soc.spimemio.xfer.count[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[1] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7379.C[1] O=$abc$64360$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$95_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7379.C[2] CO=$auto$alumacc.cc:474:replace_alu$7379.C[3] I0=soc.spimemio.xfer.count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=soc.spimemio.xfer.count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7379.C[2] O=$abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011100110010011
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[3] I2=soc.spimemio.xfer.flash_clk I3=$auto$alumacc.cc:474:replace_alu$7379.C[3] O=$abc$64360$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001001101100011
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[10] CO=$auto$alumacc.cc:474:replace_alu$7382.C[11] I0=$false I1=soc.spimemio.rd_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[12] I3=$auto$alumacc.cc:474:replace_alu$7382.C[10] O=$abc$64360$auto$wreduce.cc:454:run$7061[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[11] CO=$auto$alumacc.cc:474:replace_alu$7382.C[12] I0=$false I1=soc.spimemio.rd_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[13] I3=$auto$alumacc.cc:474:replace_alu$7382.C[11] O=$abc$64360$auto$wreduce.cc:454:run$7061[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[12] CO=$auto$alumacc.cc:474:replace_alu$7382.C[13] I0=$false I1=soc.spimemio.rd_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[14] I3=$auto$alumacc.cc:474:replace_alu$7382.C[12] O=$abc$64360$auto$wreduce.cc:454:run$7061[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[13] CO=$auto$alumacc.cc:474:replace_alu$7382.C[14] I0=$false I1=soc.spimemio.rd_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[15] I3=$auto$alumacc.cc:474:replace_alu$7382.C[13] O=$abc$64360$auto$wreduce.cc:454:run$7061[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[14] CO=$auto$alumacc.cc:474:replace_alu$7382.C[15] I0=$false I1=soc.spimemio.rd_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[16] I3=$auto$alumacc.cc:474:replace_alu$7382.C[14] O=$abc$64360$auto$wreduce.cc:454:run$7061[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[15] CO=$auto$alumacc.cc:474:replace_alu$7382.C[16] I0=$false I1=soc.spimemio.rd_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[17] I3=$auto$alumacc.cc:474:replace_alu$7382.C[15] O=$abc$64360$auto$wreduce.cc:454:run$7061[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[16] CO=$auto$alumacc.cc:474:replace_alu$7382.C[17] I0=$false I1=soc.spimemio.rd_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[18] I3=$auto$alumacc.cc:474:replace_alu$7382.C[16] O=$abc$64360$auto$wreduce.cc:454:run$7061[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[17] CO=$auto$alumacc.cc:474:replace_alu$7382.C[18] I0=$false I1=soc.spimemio.rd_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[19] I3=$auto$alumacc.cc:474:replace_alu$7382.C[17] O=$abc$64360$auto$wreduce.cc:454:run$7061[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[18] CO=$auto$alumacc.cc:474:replace_alu$7382.C[19] I0=$false I1=soc.spimemio.rd_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[20] I3=$auto$alumacc.cc:474:replace_alu$7382.C[18] O=$abc$64360$auto$wreduce.cc:454:run$7061[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[19] CO=$auto$alumacc.cc:474:replace_alu$7382.C[20] I0=$false I1=soc.spimemio.rd_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[21] I3=$auto$alumacc.cc:474:replace_alu$7382.C[19] O=$abc$64360$auto$wreduce.cc:454:run$7061[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.spimemio.rd_addr[2] CO=$auto$alumacc.cc:474:replace_alu$7382.C[2] I0=$false I1=soc.spimemio.rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[3] I3=soc.spimemio.rd_addr[2] O=$abc$64360$auto$wreduce.cc:454:run$7061[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[20] CO=$auto$alumacc.cc:474:replace_alu$7382.C[21] I0=$false I1=soc.spimemio.rd_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[22] I3=$auto$alumacc.cc:474:replace_alu$7382.C[20] O=$abc$64360$auto$wreduce.cc:454:run$7061[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[21] CO=$abc$64360$auto$alumacc.cc:474:replace_alu$7382.C[22] I0=$false I1=soc.spimemio.rd_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[23] I3=$auto$alumacc.cc:474:replace_alu$7382.C[21] O=$abc$64360$auto$wreduce.cc:454:run$7061[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[2] CO=$auto$alumacc.cc:474:replace_alu$7382.C[3] I0=$false I1=soc.spimemio.rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$7382.C[2] O=$abc$64360$auto$wreduce.cc:454:run$7061[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[3] CO=$auto$alumacc.cc:474:replace_alu$7382.C[4] I0=$false I1=soc.spimemio.rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$7382.C[3] O=$abc$64360$auto$wreduce.cc:454:run$7061[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[4] CO=$auto$alumacc.cc:474:replace_alu$7382.C[5] I0=$false I1=soc.spimemio.rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$7382.C[4] O=$abc$64360$auto$wreduce.cc:454:run$7061[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[5] CO=$auto$alumacc.cc:474:replace_alu$7382.C[6] I0=$false I1=soc.spimemio.rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[7] I3=$auto$alumacc.cc:474:replace_alu$7382.C[5] O=$abc$64360$auto$wreduce.cc:454:run$7061[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[6] CO=$auto$alumacc.cc:474:replace_alu$7382.C[7] I0=$false I1=soc.spimemio.rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[8] I3=$auto$alumacc.cc:474:replace_alu$7382.C[6] O=$abc$64360$auto$wreduce.cc:454:run$7061[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[7] CO=$auto$alumacc.cc:474:replace_alu$7382.C[8] I0=$false I1=soc.spimemio.rd_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[9] I3=$auto$alumacc.cc:474:replace_alu$7382.C[7] O=$abc$64360$auto$wreduce.cc:454:run$7061[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[8] CO=$auto$alumacc.cc:474:replace_alu$7382.C[9] I0=$false I1=soc.spimemio.rd_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[10] I3=$auto$alumacc.cc:474:replace_alu$7382.C[8] O=$abc$64360$auto$wreduce.cc:454:run$7061[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7382.C[9] CO=$auto$alumacc.cc:474:replace_alu$7382.C[10] I0=$false I1=soc.spimemio.rd_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[11] I3=$auto$alumacc.cc:474:replace_alu$7382.C[9] O=$abc$64360$auto$wreduce.cc:454:run$7061[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_bitcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7385.C[2] I0=soc.simpleuart.send_bitcnt[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[1] I2=$true I3=soc.simpleuart.send_bitcnt[0] O=$abc$64360$auto$wreduce.cc:454:run$7060[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7385.C[2] CO=$auto$alumacc.cc:474:replace_alu$7385.C[3] I0=soc.simpleuart.send_bitcnt[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7385.C[2] O=$abc$64360$auto$wreduce.cc:454:run$7060[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y I1=soc.simpleuart.send_bitcnt[3] I2=$abc$64360$new_n5430_ I3=$auto$alumacc.cc:474:replace_alu$7385.C[3] O=$abc$64360$techmap\soc.simpleuart.$procmux$5740_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111110111
.gate SB_CARRY CI=soc.simpleuart.recv_state[0] CO=$auto$alumacc.cc:474:replace_alu$7388.C[2] I0=$false I1=soc.simpleuart.recv_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[1] I3=soc.simpleuart.recv_state[0] O=$abc$64360$auto$wreduce.cc:454:run$7059[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7388.C[2] CO=$auto$alumacc.cc:474:replace_alu$7388.C[3] I0=$false I1=soc.simpleuart.recv_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_ I1=$false I2=soc.simpleuart.recv_state[2] I3=$auto$alumacc.cc:474:replace_alu$7388.C[2] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14120_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14127_Y_new_ I1=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$45935[1]_new_ I2=soc.simpleuart.recv_state[3] I3=$auto$alumacc.cc:474:replace_alu$7388.C[3] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14120_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010111011101010
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[10] CO=$auto$alumacc.cc:474:replace_alu$7391.C[11] I0=$false I1=soc.simpleuart.recv_divcnt[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[10] I3=$auto$alumacc.cc:474:replace_alu$7391.C[10] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[11] CO=$auto$alumacc.cc:474:replace_alu$7391.C[12] I0=$false I1=soc.simpleuart.recv_divcnt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[11] I3=$auto$alumacc.cc:474:replace_alu$7391.C[11] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[12] CO=$auto$alumacc.cc:474:replace_alu$7391.C[13] I0=$false I1=soc.simpleuart.recv_divcnt[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[12] I3=$auto$alumacc.cc:474:replace_alu$7391.C[12] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[13] CO=$auto$alumacc.cc:474:replace_alu$7391.C[14] I0=$false I1=soc.simpleuart.recv_divcnt[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[13] I3=$auto$alumacc.cc:474:replace_alu$7391.C[13] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[14] CO=$auto$alumacc.cc:474:replace_alu$7391.C[15] I0=$false I1=soc.simpleuart.recv_divcnt[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[14] I3=$auto$alumacc.cc:474:replace_alu$7391.C[14] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[15] CO=$auto$alumacc.cc:474:replace_alu$7391.C[16] I0=$false I1=soc.simpleuart.recv_divcnt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[15] I3=$auto$alumacc.cc:474:replace_alu$7391.C[15] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[16] CO=$auto$alumacc.cc:474:replace_alu$7391.C[17] I0=$false I1=soc.simpleuart.recv_divcnt[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[16] I3=$auto$alumacc.cc:474:replace_alu$7391.C[16] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[17] CO=$auto$alumacc.cc:474:replace_alu$7391.C[18] I0=$false I1=soc.simpleuart.recv_divcnt[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[17] I3=$auto$alumacc.cc:474:replace_alu$7391.C[17] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[18] CO=$auto$alumacc.cc:474:replace_alu$7391.C[19] I0=$false I1=soc.simpleuart.recv_divcnt[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[18] I3=$auto$alumacc.cc:474:replace_alu$7391.C[18] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[19] CO=$auto$alumacc.cc:474:replace_alu$7391.C[20] I0=$false I1=soc.simpleuart.recv_divcnt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[19] I3=$auto$alumacc.cc:474:replace_alu$7391.C[19] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7391.C[2] I0=$false I1=soc.simpleuart.recv_divcnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[1] I3=soc.simpleuart.recv_divcnt[0] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[20] CO=$auto$alumacc.cc:474:replace_alu$7391.C[21] I0=$false I1=soc.simpleuart.recv_divcnt[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[20] I3=$auto$alumacc.cc:474:replace_alu$7391.C[20] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[21] CO=$auto$alumacc.cc:474:replace_alu$7391.C[22] I0=$false I1=soc.simpleuart.recv_divcnt[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[21] I3=$auto$alumacc.cc:474:replace_alu$7391.C[21] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[22] CO=$auto$alumacc.cc:474:replace_alu$7391.C[23] I0=$false I1=soc.simpleuart.recv_divcnt[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[22] I3=$auto$alumacc.cc:474:replace_alu$7391.C[22] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[23] CO=$auto$alumacc.cc:474:replace_alu$7391.C[24] I0=$false I1=soc.simpleuart.recv_divcnt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[23] I3=$auto$alumacc.cc:474:replace_alu$7391.C[23] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[24] CO=$auto$alumacc.cc:474:replace_alu$7391.C[25] I0=$false I1=soc.simpleuart.recv_divcnt[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[24] I3=$auto$alumacc.cc:474:replace_alu$7391.C[24] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[25] CO=$auto$alumacc.cc:474:replace_alu$7391.C[26] I0=$false I1=soc.simpleuart.recv_divcnt[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[25] I3=$auto$alumacc.cc:474:replace_alu$7391.C[25] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[26] CO=$auto$alumacc.cc:474:replace_alu$7391.C[27] I0=$false I1=soc.simpleuart.recv_divcnt[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[26] I3=$auto$alumacc.cc:474:replace_alu$7391.C[26] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[27] CO=$auto$alumacc.cc:474:replace_alu$7391.C[28] I0=$false I1=soc.simpleuart.recv_divcnt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[27] I3=$auto$alumacc.cc:474:replace_alu$7391.C[27] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[28] CO=$auto$alumacc.cc:474:replace_alu$7391.C[29] I0=$false I1=soc.simpleuart.recv_divcnt[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[28] I3=$auto$alumacc.cc:474:replace_alu$7391.C[28] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[29] CO=$auto$alumacc.cc:474:replace_alu$7391.C[30] I0=$false I1=soc.simpleuart.recv_divcnt[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[29] I3=$auto$alumacc.cc:474:replace_alu$7391.C[29] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[2] CO=$auto$alumacc.cc:474:replace_alu$7391.C[3] I0=$false I1=soc.simpleuart.recv_divcnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[2] I3=$auto$alumacc.cc:474:replace_alu$7391.C[2] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[30] CO=$auto$alumacc.cc:474:replace_alu$7391.C[31] I0=$false I1=soc.simpleuart.recv_divcnt[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[30] I3=$auto$alumacc.cc:474:replace_alu$7391.C[30] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n7834_ I2=soc.simpleuart.recv_divcnt[31] I3=$auto$alumacc.cc:474:replace_alu$7391.C[31] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001100110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[3] CO=$auto$alumacc.cc:474:replace_alu$7391.C[4] I0=$false I1=soc.simpleuart.recv_divcnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[3] I3=$auto$alumacc.cc:474:replace_alu$7391.C[3] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[4] CO=$auto$alumacc.cc:474:replace_alu$7391.C[5] I0=$false I1=soc.simpleuart.recv_divcnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[4] I3=$auto$alumacc.cc:474:replace_alu$7391.C[4] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[5] CO=$auto$alumacc.cc:474:replace_alu$7391.C[6] I0=$false I1=soc.simpleuart.recv_divcnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[5] I3=$auto$alumacc.cc:474:replace_alu$7391.C[5] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[6] CO=$auto$alumacc.cc:474:replace_alu$7391.C[7] I0=$false I1=soc.simpleuart.recv_divcnt[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[6] I3=$auto$alumacc.cc:474:replace_alu$7391.C[6] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[7] CO=$auto$alumacc.cc:474:replace_alu$7391.C[8] I0=$false I1=soc.simpleuart.recv_divcnt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[7] I3=$auto$alumacc.cc:474:replace_alu$7391.C[7] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[8] CO=$auto$alumacc.cc:474:replace_alu$7391.C[9] I0=$false I1=soc.simpleuart.recv_divcnt[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[8] I3=$auto$alumacc.cc:474:replace_alu$7391.C[8] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7391.C[9] CO=$auto$alumacc.cc:474:replace_alu$7391.C[10] I0=$false I1=soc.simpleuart.recv_divcnt[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n7834_ I1=$false I2=soc.simpleuart.recv_divcnt[9] I3=$auto$alumacc.cc:474:replace_alu$7391.C[9] O=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[10] CO=$auto$alumacc.cc:474:replace_alu$7394.C[11] I0=$false I1=soc.simpleuart.send_divcnt[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[10] I3=$auto$alumacc.cc:474:replace_alu$7394.C[10] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[11] CO=$auto$alumacc.cc:474:replace_alu$7394.C[12] I0=$false I1=soc.simpleuart.send_divcnt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[11] I3=$auto$alumacc.cc:474:replace_alu$7394.C[11] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[12] CO=$auto$alumacc.cc:474:replace_alu$7394.C[13] I0=$false I1=soc.simpleuart.send_divcnt[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[12] I3=$auto$alumacc.cc:474:replace_alu$7394.C[12] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[13] CO=$auto$alumacc.cc:474:replace_alu$7394.C[14] I0=$false I1=soc.simpleuart.send_divcnt[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[13] I3=$auto$alumacc.cc:474:replace_alu$7394.C[13] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[14] CO=$auto$alumacc.cc:474:replace_alu$7394.C[15] I0=$false I1=soc.simpleuart.send_divcnt[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[14] I3=$auto$alumacc.cc:474:replace_alu$7394.C[14] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[15] CO=$auto$alumacc.cc:474:replace_alu$7394.C[16] I0=$false I1=soc.simpleuart.send_divcnt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[15] I3=$auto$alumacc.cc:474:replace_alu$7394.C[15] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[16] CO=$auto$alumacc.cc:474:replace_alu$7394.C[17] I0=$false I1=soc.simpleuart.send_divcnt[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[16] I3=$auto$alumacc.cc:474:replace_alu$7394.C[16] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[17] CO=$auto$alumacc.cc:474:replace_alu$7394.C[18] I0=$false I1=soc.simpleuart.send_divcnt[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[17] I3=$auto$alumacc.cc:474:replace_alu$7394.C[17] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[18] CO=$auto$alumacc.cc:474:replace_alu$7394.C[19] I0=$false I1=soc.simpleuart.send_divcnt[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[18] I3=$auto$alumacc.cc:474:replace_alu$7394.C[18] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[19] CO=$auto$alumacc.cc:474:replace_alu$7394.C[20] I0=$false I1=soc.simpleuart.send_divcnt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[19] I3=$auto$alumacc.cc:474:replace_alu$7394.C[19] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.simpleuart.send_divcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7394.C[2] I0=$false I1=soc.simpleuart.send_divcnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[1] I3=soc.simpleuart.send_divcnt[0] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[20] CO=$auto$alumacc.cc:474:replace_alu$7394.C[21] I0=$false I1=soc.simpleuart.send_divcnt[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[20] I3=$auto$alumacc.cc:474:replace_alu$7394.C[20] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[21] CO=$auto$alumacc.cc:474:replace_alu$7394.C[22] I0=$false I1=soc.simpleuart.send_divcnt[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[21] I3=$auto$alumacc.cc:474:replace_alu$7394.C[21] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[22] CO=$auto$alumacc.cc:474:replace_alu$7394.C[23] I0=$false I1=soc.simpleuart.send_divcnt[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[22] I3=$auto$alumacc.cc:474:replace_alu$7394.C[22] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[23] CO=$auto$alumacc.cc:474:replace_alu$7394.C[24] I0=$false I1=soc.simpleuart.send_divcnt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[23] I3=$auto$alumacc.cc:474:replace_alu$7394.C[23] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[24] CO=$auto$alumacc.cc:474:replace_alu$7394.C[25] I0=$false I1=soc.simpleuart.send_divcnt[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[24] I3=$auto$alumacc.cc:474:replace_alu$7394.C[24] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[25] CO=$auto$alumacc.cc:474:replace_alu$7394.C[26] I0=$false I1=soc.simpleuart.send_divcnt[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[25] I3=$auto$alumacc.cc:474:replace_alu$7394.C[25] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[26] CO=$auto$alumacc.cc:474:replace_alu$7394.C[27] I0=$false I1=soc.simpleuart.send_divcnt[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[26] I3=$auto$alumacc.cc:474:replace_alu$7394.C[26] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[27] CO=$auto$alumacc.cc:474:replace_alu$7394.C[28] I0=$false I1=soc.simpleuart.send_divcnt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[27] I3=$auto$alumacc.cc:474:replace_alu$7394.C[27] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[28] CO=$auto$alumacc.cc:474:replace_alu$7394.C[29] I0=$false I1=soc.simpleuart.send_divcnt[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[28] I3=$auto$alumacc.cc:474:replace_alu$7394.C[28] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[29] CO=$auto$alumacc.cc:474:replace_alu$7394.C[30] I0=$false I1=soc.simpleuart.send_divcnt[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[29] I3=$auto$alumacc.cc:474:replace_alu$7394.C[29] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[2] CO=$auto$alumacc.cc:474:replace_alu$7394.C[3] I0=$false I1=soc.simpleuart.send_divcnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[2] I3=$auto$alumacc.cc:474:replace_alu$7394.C[2] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[30] CO=$auto$alumacc.cc:474:replace_alu$7394.C[31] I0=$false I1=soc.simpleuart.send_divcnt[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[30] I3=$auto$alumacc.cc:474:replace_alu$7394.C[30] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$false I1=$abc$64360$new_n8680_ I2=soc.simpleuart.send_divcnt[31] I3=$auto$alumacc.cc:474:replace_alu$7394.C[31] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000110011000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[3] CO=$auto$alumacc.cc:474:replace_alu$7394.C[4] I0=$false I1=soc.simpleuart.send_divcnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[3] I3=$auto$alumacc.cc:474:replace_alu$7394.C[3] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[4] CO=$auto$alumacc.cc:474:replace_alu$7394.C[5] I0=$false I1=soc.simpleuart.send_divcnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[4] I3=$auto$alumacc.cc:474:replace_alu$7394.C[4] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[5] CO=$auto$alumacc.cc:474:replace_alu$7394.C[6] I0=$false I1=soc.simpleuart.send_divcnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[5] I3=$auto$alumacc.cc:474:replace_alu$7394.C[5] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[6] CO=$auto$alumacc.cc:474:replace_alu$7394.C[7] I0=$false I1=soc.simpleuart.send_divcnt[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[6] I3=$auto$alumacc.cc:474:replace_alu$7394.C[6] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[7] CO=$auto$alumacc.cc:474:replace_alu$7394.C[8] I0=$false I1=soc.simpleuart.send_divcnt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[7] I3=$auto$alumacc.cc:474:replace_alu$7394.C[7] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[8] CO=$auto$alumacc.cc:474:replace_alu$7394.C[9] I0=$false I1=soc.simpleuart.send_divcnt[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[8] I3=$auto$alumacc.cc:474:replace_alu$7394.C[8] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7394.C[9] CO=$auto$alumacc.cc:474:replace_alu$7394.C[10] I0=$false I1=soc.simpleuart.send_divcnt[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$abc$64360$new_n8680_ I1=$false I2=soc.simpleuart.send_divcnt[9] I3=$auto$alumacc.cc:474:replace_alu$7394.C[9] O=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=soc.cpu.pcpi_mul.mul_counter[0] CO=$auto$alumacc.cc:474:replace_alu$7397.C[2] I0=soc.cpu.pcpi_mul.mul_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[1] I2=$true I3=soc.cpu.pcpi_mul.mul_counter[0] O=$auto$wreduce.cc:454:run$7045[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7397.C[2] CO=$auto$alumacc.cc:474:replace_alu$7397.C[3] I0=soc.cpu.pcpi_mul.mul_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7397.C[2] O=$auto$wreduce.cc:454:run$7045[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7397.C[3] CO=$auto$alumacc.cc:474:replace_alu$7397.C[4] I0=soc.cpu.pcpi_mul.mul_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7397.C[3] O=$auto$wreduce.cc:454:run$7045[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7397.C[4] CO=$auto$alumacc.cc:474:replace_alu$7397.C[5] I0=soc.cpu.pcpi_mul.mul_counter[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7397.C[4] O=$auto$wreduce.cc:454:run$7045[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7397.C[5] CO=$auto$alumacc.cc:474:replace_alu$7397.C[6] I0=soc.cpu.pcpi_mul.mul_counter[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7397.C[5] O=$abc$64360$auto$wreduce.cc:454:run$7045[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7397.C[6] O=$auto$wreduce.cc:454:run$7045[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$12106.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$12103[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$12104[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$12103[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$12104[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$12106.C[2] CO=$auto$maccmap.cc:240:synth$12106.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$12103[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$12104[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$12103[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$12104[1] I3=$auto$maccmap.cc:240:synth$12106.C[2] O=soc.cpu.pcpi_mul.next_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$12106.C[3] CO=$auto$maccmap.cc:240:synth$12106.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$12103[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$12104[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$12103[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$12104[2] I3=$auto$maccmap.cc:240:synth$12106.C[3] O=soc.cpu.pcpi_mul.next_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$12104[3] I3=$auto$maccmap.cc:240:synth$12106.C[4] O=soc.cpu.pcpi_mul.next_rdt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23831.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23828[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23829[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23828[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23829[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23831.C[2] CO=$auto$maccmap.cc:240:synth$23831.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23828[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23829[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23828[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23829[1] I3=$auto$maccmap.cc:240:synth$23831.C[2] O=soc.cpu.pcpi_mul.next_rd[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23831.C[3] CO=$auto$maccmap.cc:240:synth$23831.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23828[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23829[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23828[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23829[2] I3=$auto$maccmap.cc:240:synth$23831.C[3] O=soc.cpu.pcpi_mul.next_rd[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23829[3] I3=$auto$maccmap.cc:240:synth$23831.C[4] O=soc.cpu.pcpi_mul.next_rdt[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23838.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23835[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23836[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23835[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23836[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23838.C[2] CO=$auto$maccmap.cc:240:synth$23838.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23835[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23836[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23835[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23836[1] I3=$auto$maccmap.cc:240:synth$23838.C[2] O=soc.cpu.pcpi_mul.next_rd[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23838.C[3] CO=$auto$maccmap.cc:240:synth$23838.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23835[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23836[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23835[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23836[2] I3=$auto$maccmap.cc:240:synth$23838.C[3] O=soc.cpu.pcpi_mul.next_rd[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23836[3] I3=$auto$maccmap.cc:240:synth$23838.C[4] O=soc.cpu.pcpi_mul.next_rdt[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23846.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23843[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23844[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23843[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23844[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23846.C[2] CO=$auto$maccmap.cc:240:synth$23846.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23843[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23844[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23843[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23844[1] I3=$auto$maccmap.cc:240:synth$23846.C[2] O=soc.cpu.pcpi_mul.next_rd[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23846.C[3] CO=$auto$maccmap.cc:240:synth$23846.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23843[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23844[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23843[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23844[2] I3=$auto$maccmap.cc:240:synth$23846.C[3] O=soc.cpu.pcpi_mul.next_rd[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23844[3] I3=$auto$maccmap.cc:240:synth$23846.C[4] O=soc.cpu.pcpi_mul.next_rdt[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23873.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23870[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23871[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23870[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23871[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23873.C[2] CO=$auto$maccmap.cc:240:synth$23873.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23870[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23871[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23870[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23871[1] I3=$auto$maccmap.cc:240:synth$23873.C[2] O=soc.cpu.pcpi_mul.next_rd[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23873.C[3] CO=$auto$maccmap.cc:240:synth$23873.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23870[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23871[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23870[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23871[2] I3=$auto$maccmap.cc:240:synth$23873.C[3] O=soc.cpu.pcpi_mul.next_rd[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23871[3] I3=$auto$maccmap.cc:240:synth$23873.C[4] O=soc.cpu.pcpi_mul.next_rdt[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23880.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23877[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23878[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23877[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23878[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23880.C[2] CO=$auto$maccmap.cc:240:synth$23880.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23877[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23878[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23877[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23878[1] I3=$auto$maccmap.cc:240:synth$23880.C[2] O=soc.cpu.pcpi_mul.next_rd[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23880.C[3] CO=$auto$maccmap.cc:240:synth$23880.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23877[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23878[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23877[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23878[2] I3=$auto$maccmap.cc:240:synth$23880.C[3] O=soc.cpu.pcpi_mul.next_rd[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23878[3] I3=$auto$maccmap.cc:240:synth$23880.C[4] O=soc.cpu.pcpi_mul.next_rdt[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23888.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23885[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23886[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23885[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23886[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23888.C[2] CO=$auto$maccmap.cc:240:synth$23888.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23885[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23886[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23885[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23886[1] I3=$auto$maccmap.cc:240:synth$23888.C[2] O=soc.cpu.pcpi_mul.next_rd[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23885[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23886[2] I3=$auto$maccmap.cc:240:synth$23888.C[3] O=soc.cpu.pcpi_mul.next_rd[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23895.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23892[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23893[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23892[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23893[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23895.C[2] CO=$auto$maccmap.cc:240:synth$23895.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23892[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23893[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23892[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23893[1] I3=$auto$maccmap.cc:240:synth$23895.C[2] O=soc.cpu.pcpi_mul.next_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23895.C[3] CO=$auto$maccmap.cc:240:synth$23895.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23892[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23893[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23892[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23893[2] I3=$auto$maccmap.cc:240:synth$23895.C[3] O=soc.cpu.pcpi_mul.next_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23893[3] I3=$auto$maccmap.cc:240:synth$23895.C[4] O=soc.cpu.pcpi_mul.next_rdt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23922.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23919[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23920[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23919[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23920[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23922.C[2] CO=$auto$maccmap.cc:240:synth$23922.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23919[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23920[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23919[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23920[1] I3=$auto$maccmap.cc:240:synth$23922.C[2] O=soc.cpu.pcpi_mul.next_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23922.C[3] CO=$auto$maccmap.cc:240:synth$23922.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23919[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23920[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23919[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23920[2] I3=$auto$maccmap.cc:240:synth$23922.C[3] O=soc.cpu.pcpi_mul.next_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23920[3] I3=$auto$maccmap.cc:240:synth$23922.C[4] O=soc.cpu.pcpi_mul.next_rdt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23929.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23926[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23927[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23926[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23927[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23929.C[2] CO=$auto$maccmap.cc:240:synth$23929.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23926[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23927[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23926[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23927[1] I3=$auto$maccmap.cc:240:synth$23929.C[2] O=soc.cpu.pcpi_mul.next_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23929.C[3] CO=$auto$maccmap.cc:240:synth$23929.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23926[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23927[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23926[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23927[2] I3=$auto$maccmap.cc:240:synth$23929.C[3] O=soc.cpu.pcpi_mul.next_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23927[3] I3=$auto$maccmap.cc:240:synth$23929.C[4] O=soc.cpu.pcpi_mul.next_rdt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23937.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23934[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23935[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23934[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23935[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23937.C[2] CO=$auto$maccmap.cc:240:synth$23937.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23934[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23935[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23934[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23935[1] I3=$auto$maccmap.cc:240:synth$23937.C[2] O=soc.cpu.pcpi_mul.next_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23937.C[3] CO=$auto$maccmap.cc:240:synth$23937.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23934[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23935[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23934[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23935[2] I3=$auto$maccmap.cc:240:synth$23937.C[3] O=soc.cpu.pcpi_mul.next_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23935[3] I3=$auto$maccmap.cc:240:synth$23937.C[4] O=soc.cpu.pcpi_mul.next_rdt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23944.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23941[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23942[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23941[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23942[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23944.C[2] CO=$auto$maccmap.cc:240:synth$23944.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23941[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23942[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23941[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23942[1] I3=$auto$maccmap.cc:240:synth$23944.C[2] O=soc.cpu.pcpi_mul.next_rd[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23944.C[3] CO=$auto$maccmap.cc:240:synth$23944.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23941[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23942[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23941[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23942[2] I3=$auto$maccmap.cc:240:synth$23944.C[3] O=soc.cpu.pcpi_mul.next_rd[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23942[3] I3=$auto$maccmap.cc:240:synth$23944.C[4] O=soc.cpu.pcpi_mul.next_rdt[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23973.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23970[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23971[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23970[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23971[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23973.C[2] CO=$auto$maccmap.cc:240:synth$23973.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23970[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23971[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23970[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23971[1] I3=$auto$maccmap.cc:240:synth$23973.C[2] O=soc.cpu.pcpi_mul.next_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23973.C[3] CO=$auto$maccmap.cc:240:synth$23973.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23970[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23971[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23970[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23971[2] I3=$auto$maccmap.cc:240:synth$23973.C[3] O=soc.cpu.pcpi_mul.next_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23971[3] I3=$auto$maccmap.cc:240:synth$23973.C[4] O=soc.cpu.pcpi_mul.next_rdt[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23980.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23977[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23978[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23977[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23978[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23980.C[2] CO=$auto$maccmap.cc:240:synth$23980.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23977[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23978[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23977[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23978[1] I3=$auto$maccmap.cc:240:synth$23980.C[2] O=soc.cpu.pcpi_mul.next_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23980.C[3] CO=$auto$maccmap.cc:240:synth$23980.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23977[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23978[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23977[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23978[2] I3=$auto$maccmap.cc:240:synth$23980.C[3] O=soc.cpu.pcpi_mul.next_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23978[3] I3=$auto$maccmap.cc:240:synth$23980.C[4] O=soc.cpu.pcpi_mul.next_rdt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23988.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23985[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23986[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23985[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23986[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23988.C[2] CO=$auto$maccmap.cc:240:synth$23988.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23985[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23986[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23985[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23986[1] I3=$auto$maccmap.cc:240:synth$23988.C[2] O=soc.cpu.pcpi_mul.next_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23988.C[3] CO=$auto$maccmap.cc:240:synth$23988.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23985[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23986[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23985[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23986[2] I3=$auto$maccmap.cc:240:synth$23988.C[3] O=soc.cpu.pcpi_mul.next_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23986[3] I3=$auto$maccmap.cc:240:synth$23988.C[4] O=soc.cpu.pcpi_mul.next_rdt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$23995.C[2] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23992[1] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23993[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23992[1] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23993[0] I3=$false O=soc.cpu.pcpi_mul.next_rd[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23995.C[2] CO=$auto$maccmap.cc:240:synth$23995.C[3] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23992[2] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23993[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23992[2] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23993[1] I3=$auto$maccmap.cc:240:synth$23995.C[2] O=soc.cpu.pcpi_mul.next_rd[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$23995.C[3] CO=$auto$maccmap.cc:240:synth$23995.C[4] I0=$abc$64360$auto$maccmap.cc:111:fulladd$23992[3] I1=$abc$64360$auto$maccmap.cc:112:fulladd$23993[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:68"
.gate SB_LUT4 I0=$false I1=$abc$64360$auto$maccmap.cc:111:fulladd$23992[3] I2=$abc$64360$auto$maccmap.cc:112:fulladd$23993[2] I3=$auto$maccmap.cc:240:synth$23995.C[3] O=soc.cpu.pcpi_mul.next_rd[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$64360$auto$maccmap.cc:112:fulladd$23993[3] I3=$auto$maccmap.cc:240:synth$23995.C[4] O=soc.cpu.pcpi_mul.next_rdt[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpuregs.wen Q=$abc$64360$auto$memory_bram.cc:945:replace_cell$8056[15] R=$abc$64360$auto$simplemap.cc:256:simplemap_eqne$24183
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$auto$fsm_map.cc:170:map_fsm$7412[0] Q=soc.cpu.cpu_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$auto$fsm_map.cc:170:map_fsm$7412[1] Q=soc.cpu.cpu_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$auto$fsm_map.cc:170:map_fsm$7412[2] Q=soc.cpu.cpu_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$auto$fsm_map.cc:170:map_fsm$7412[3] Q=soc.cpu.cpu_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$auto$fsm_map.cc:170:map_fsm$7412[4] Q=soc.cpu.cpu_state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$auto$fsm_map.cc:170:map_fsm$7412[5] Q=soc.cpu.cpu_state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.$logic_and$picosoc.v:189$1177_Y Q=soc.cpu.last_mem_valid R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$5484_Y Q=soc.cpu.mem_la_firstword_reg R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[0] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[1] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[2] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[3] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[4] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[5] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[6] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][7] Q=soc.cpu.mem_rdata_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][8] Q=soc.cpu.mem_rdata_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][9] Q=soc.cpu.mem_rdata_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][10] Q=soc.cpu.mem_rdata_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][11] Q=soc.cpu.mem_rdata_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][12] Q=soc.cpu.mem_rdata_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][13] Q=soc.cpu.mem_rdata_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][14] Q=soc.cpu.mem_rdata_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][15] Q=soc.cpu.mem_rdata_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][16] Q=soc.cpu.mem_rdata_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][17] Q=soc.cpu.mem_rdata_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][18] Q=soc.cpu.mem_rdata_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][19] Q=soc.cpu.mem_rdata_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][20] Q=soc.cpu.mem_rdata_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][21] Q=soc.cpu.mem_rdata_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][22] Q=soc.cpu.mem_rdata_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][23] Q=soc.cpu.mem_rdata_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][24] Q=soc.cpu.mem_rdata_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][25] Q=soc.cpu.mem_rdata_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][26] Q=soc.cpu.mem_rdata_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][27] Q=soc.cpu.mem_rdata_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][28] Q=soc.cpu.mem_rdata_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][29] Q=soc.cpu.mem_rdata_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][30] Q=soc.cpu.mem_rdata_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_rdata_q[31:0][31] Q=soc.cpu.mem_rdata_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$34130 Q=soc.cpu.mem_16bit_buffer[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$5140_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35552 Q=soc.cpu.prefetched_high_word R=soc.cpu.clear_prefetched_high_word
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_la_read E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35580 Q=soc.cpu.mem_la_secondword R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$5158.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14480_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35602 Q=soc.cpu.mem_state[0] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$5158.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14481_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35602 Q=soc.cpu.mem_state[1] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_wstrb[3:0][0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124 Q=soc.cpu.mem_wstrb[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_wstrb[3:0][1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124 Q=soc.cpu.mem_wstrb[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_wstrb[3:0][2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124 Q=soc.cpu.mem_wstrb[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\mem_wstrb[3:0][3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$34124 Q=soc.cpu.mem_wstrb[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$35667 Q=soc.cpu.mem_wdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36275 Q=soc.cpu.mem_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$5216.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14303_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$36886 Q=soc.cpu.mem_valid R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$34052[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4608_Y Q=soc.cpu.is_compare R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\is_alu_reg_reg[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.is_alu_reg_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\is_alu_reg_imm[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.is_alu_reg_imm
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4565_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36902 Q=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\is_sltiu_bltu_sltu[0:0] Q=soc.cpu.is_sltiu_bltu_sltu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\is_slti_blt_slt[0:0] Q=soc.cpu.is_slti_blt_slt
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\is_sb_sh_sw[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.is_sb_sh_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\is_slli_srli_srai[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.is_slli_srli_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\is_lb_lh_lw_lbu_lhu[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.is_lb_lh_lw_lbu_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0] Q=soc.cpu.is_lui_auipc_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12664[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.compressed_instr S=$abc$64360$auto$rtlil.cc:1981:NotGate$63110
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][4] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][5] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][6] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][7] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][8] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][9] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][10] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][11] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[12] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][13] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][14] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][15] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][16] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][17] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][18] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][19] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_imm_uj[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14878_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14879_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[1] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14880_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[2] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14881_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[3] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14882_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[4] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14883_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[5] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14884_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[6] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14885_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[7] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14886_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[8] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14887_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[9] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14888_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[10] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14889_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[11] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14890_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[12] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14891_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[13] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14892_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[14] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14893_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[15] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14894_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[16] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14895_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[17] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14896_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[18] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14897_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[19] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14898_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[20] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14899_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[21] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14900_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[22] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14901_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[23] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14902_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[24] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14903_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[25] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14904_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[26] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14905_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[27] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14906_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[28] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14907_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[29] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14908_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[30] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4613.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14909_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.decoded_imm[31] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63112
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0] Q=soc.cpu.decoded_rs2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1] Q=soc.cpu.decoded_rs2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2] Q=soc.cpu.decoded_rs2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3] Q=soc.cpu.decoded_rs2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4] Q=soc.cpu.decoded_rs2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$false E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_rs2[5] R=$abc$64360$auto$rtlil.cc:1981:NotGate$63174
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0] Q=soc.cpu.decoded_rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1] Q=soc.cpu.decoded_rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2] Q=soc.cpu.decoded_rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3] Q=soc.cpu.decoded_rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4] Q=soc.cpu.decoded_rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4377_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_rs1[5] R=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12667
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_rd[5:0][0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_rd[5:0][1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_rd[5:0][2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_rd[5:0][3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoded_rd[5:0][4] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.decoded_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_timer[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_timer
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_waitirq[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.instr_waitirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_maskirq[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_maskirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_retirq[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.instr_retirq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_setq[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_setq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_getq[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_getq
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_ecall_ebreak[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_ecall_ebreak
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_rdinstrh[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_rdinstrh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_rdinstr[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_rdinstr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_rdcycleh[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_rdcycleh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_rdcycle[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_rdcycle
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1058$2262_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_and R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1057$2258_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_or R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1056$2254_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_sra R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1055$2250_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_srl R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1054$2246_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_xor R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1053$2242_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_sltu R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1052$2238_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_slt R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1051$2234_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_sll R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1050$2230_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_sub R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1049$2226_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_add R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_srai[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_srai
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_srli[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_srli
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_slli[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_slli
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1043$2210_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_andi R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1042$2208_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_ori R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1041$2206_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_xori R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1040$2204_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_sltiu R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1039$2202_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_slti R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1038$2200_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_addi R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_sw[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_sh[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_sh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_sb[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_sb
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_lhu[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_lhu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_lbu[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_lbu
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_lw[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_lw
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_lh[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_lh
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_lb[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.instr_lb
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1026$2182_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_bgeu R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1025$2180_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_bltu R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1024$2178_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_bge R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1023$2176_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_blt R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1022$2174_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_bne R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1021$2172_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37439 Q=soc.cpu.instr_beq R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_jalr[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.instr_jalr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_jal[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.instr_jal
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_auipc[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.instr_auipc
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\instr_lui[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36890 Q=soc.cpu.instr_lui
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[4] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[5] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[6] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[12] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[13] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[14] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[25] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[26] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[27] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[28] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[29] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[30] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$36917 Q=soc.cpu.pcpi_insn[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0] Q=soc.cpu.clear_prefetched_high_word_q S=$abc$64360$techmap\soc.cpu.$logic_or$picorv32.v:1277$2390_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[0] Q=soc.cpu.alu_out_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[1] Q=soc.cpu.alu_out_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[2] Q=soc.cpu.alu_out_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[3] Q=soc.cpu.alu_out_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[4] Q=soc.cpu.alu_out_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[5] Q=soc.cpu.alu_out_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[6] Q=soc.cpu.alu_out_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[7] Q=soc.cpu.alu_out_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[8] Q=soc.cpu.alu_out_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[9] Q=soc.cpu.alu_out_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[10] Q=soc.cpu.alu_out_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[11] Q=soc.cpu.alu_out_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[12] Q=soc.cpu.alu_out_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[13] Q=soc.cpu.alu_out_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[14] Q=soc.cpu.alu_out_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[15] Q=soc.cpu.alu_out_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[16] Q=soc.cpu.alu_out_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[17] Q=soc.cpu.alu_out_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[18] Q=soc.cpu.alu_out_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[19] Q=soc.cpu.alu_out_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[20] Q=soc.cpu.alu_out_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[21] Q=soc.cpu.alu_out_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[22] Q=soc.cpu.alu_out_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[23] Q=soc.cpu.alu_out_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[24] Q=soc.cpu.alu_out_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[25] Q=soc.cpu.alu_out_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[26] Q=soc.cpu.alu_out_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[27] Q=soc.cpu.alu_out_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[28] Q=soc.cpu.alu_out_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[29] Q=soc.cpu.alu_out_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[30] Q=soc.cpu.alu_out_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[31] Q=soc.cpu.alu_out_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$3238_Y Q=soc.cpu.do_waitirq R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_not$picorv32.v:1401$2428_Y Q=soc.cpu.pcpi_timeout R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$auto$simplemap.cc:309:simplemap_lut$62392[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37829 Q=soc.cpu.pcpi_timeout_counter[0] S=$abc$64360$auto$rtlil.cc:1981:NotGate$63220
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7031[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37829 Q=soc.cpu.pcpi_timeout_counter[1] S=$abc$64360$auto$rtlil.cc:1981:NotGate$63220
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7031[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37829 Q=soc.cpu.pcpi_timeout_counter[2] S=$abc$64360$auto$rtlil.cc:1981:NotGate$63220
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7031[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37829 Q=soc.cpu.pcpi_timeout_counter[3] S=$abc$64360$auto$rtlil.cc:1981:NotGate$63220
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3485.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14071_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37865 Q=soc.cpu.latched_rd[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3485.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14072_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37865 Q=soc.cpu.latched_rd[1] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3485.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14073_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37865 Q=soc.cpu.latched_rd[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3485.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14074_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37865 Q=soc.cpu.latched_rd[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3485.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14075_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37865 Q=soc.cpu.latched_rd[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3485.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14076_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37865 Q=soc.cpu.latched_rd[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3511.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37919 Q=soc.cpu.latched_is_lb R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3524.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37919 Q=soc.cpu.latched_is_lh R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.compressed_instr E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$37964 Q=soc.cpu.latched_compr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3582.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14303_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37865 Q=soc.cpu.latched_branch R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3618.$and$/usr/local/bin/../share/yosys/techmap.v:434$14287_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37979 Q=soc.cpu.latched_stalu R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3625.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$17389_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37988 Q=soc.cpu.latched_store S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$eq$picorv32.v:1518$2474_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38018 Q=soc.cpu.irq_state[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$3681_Y[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38018 Q=soc.cpu.irq_state[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$3249_Y Q=soc.cpu.decoder_pseudo_trigger R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\decoder_trigger[0:0] Q=soc.cpu.decoder_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$2\set_mem_do_wdata[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$38047 Q=soc.cpu.mem_do_wdata R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$2\set_mem_do_rdata[0:0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$38056 Q=soc.cpu.mem_do_rdata R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$3973_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38091 Q=soc.cpu.mem_do_rinst S=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$38067[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$logic_and$picorv32.v:1551$2491_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38187 Q=soc.cpu.mem_do_prefetch R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$38049[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27496 E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38212 Q=soc.cpu.mem_wordsize[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$simplemap.cc:127:simplemap_reduce$27500 E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38212 Q=soc.cpu.mem_wordsize[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[0] Q=soc.cpu.timer[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[1] Q=soc.cpu.timer[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[2] Q=soc.cpu.timer[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[3] Q=soc.cpu.timer[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[4] Q=soc.cpu.timer[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[5] Q=soc.cpu.timer[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[6] Q=soc.cpu.timer[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[7] Q=soc.cpu.timer[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[8] Q=soc.cpu.timer[8] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[9] Q=soc.cpu.timer[9] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[10] Q=soc.cpu.timer[10] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[11] Q=soc.cpu.timer[11] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[12] Q=soc.cpu.timer[12] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[13] Q=soc.cpu.timer[13] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[14] Q=soc.cpu.timer[14] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[15] Q=soc.cpu.timer[15] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[16] Q=soc.cpu.timer[16] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[17] Q=soc.cpu.timer[17] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[18] Q=soc.cpu.timer[18] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[19] Q=soc.cpu.timer[19] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[20] Q=soc.cpu.timer[20] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[21] Q=soc.cpu.timer[21] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[22] Q=soc.cpu.timer[22] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[23] Q=soc.cpu.timer[23] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[24] Q=soc.cpu.timer[24] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[25] Q=soc.cpu.timer[25] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[26] Q=soc.cpu.timer[26] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[27] Q=soc.cpu.timer[27] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[28] Q=soc.cpu.timer[28] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[29] Q=soc.cpu.timer[29] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[30] Q=soc.cpu.timer[30] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4045_Y[31] Q=soc.cpu.timer[31] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][0] Q=soc.cpu.irq_pending[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$2731.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$38235 Q=soc.cpu.irq_pending[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$0\irq_pending[31:0][2] Q=soc.cpu.irq_pending[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[8] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[9] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[10] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[11] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[12] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[13] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[14] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[15] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[16] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[17] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[18] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[19] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[20] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[21] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[22] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[23] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[24] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[25] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[26] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[27] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[28] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[29] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[30] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$5\next_irq_pending[31:0][31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38268 Q=soc.cpu.irq_pending[31] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[0] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[1] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[2] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[3] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[4] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[5] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[6] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[7] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[8] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[9] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[10] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[11] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[12] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[13] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[14] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[15] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[16] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[17] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[18] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[19] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[20] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[21] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[22] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[23] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[24] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[25] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[26] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[27] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[28] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[29] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[30] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$38993 Q=soc.cpu.irq_mask[31] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4082.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14289_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$39772 Q=soc.cpu.irq_active R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.irq_active E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.irq_delay R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[0] Q=soc.cpu.reg_out[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[1] Q=soc.cpu.reg_out[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[2] Q=soc.cpu.reg_out[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[3] Q=soc.cpu.reg_out[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[4] Q=soc.cpu.reg_out[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[5] Q=soc.cpu.reg_out[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[6] Q=soc.cpu.reg_out[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[7] Q=soc.cpu.reg_out[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[8] Q=soc.cpu.reg_out[8] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[9] Q=soc.cpu.reg_out[9] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[10] Q=soc.cpu.reg_out[10] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[11] Q=soc.cpu.reg_out[11] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[12] Q=soc.cpu.reg_out[12] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[13] Q=soc.cpu.reg_out[13] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[14] Q=soc.cpu.reg_out[14] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[15] Q=soc.cpu.reg_out[15] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[16] Q=soc.cpu.reg_out[16] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[17] Q=soc.cpu.reg_out[17] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[18] Q=soc.cpu.reg_out[18] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[19] Q=soc.cpu.reg_out[19] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[20] Q=soc.cpu.reg_out[20] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[21] Q=soc.cpu.reg_out[21] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[22] Q=soc.cpu.reg_out[22] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[23] Q=soc.cpu.reg_out[23] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[24] Q=soc.cpu.reg_out[24] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[25] Q=soc.cpu.reg_out[25] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[26] Q=soc.cpu.reg_out[26] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[27] Q=soc.cpu.reg_out[27] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[28] Q=soc.cpu.reg_out[28] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[29] Q=soc.cpu.reg_out[29] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[30] Q=soc.cpu.reg_out[30] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$3378.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[31] Q=soc.cpu.reg_out[31] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4120.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13959_Y[31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39855 Q=soc.cpu.reg_op2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16201_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16202_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16203_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16204_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16205_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16206_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16207_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16208_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16209_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16210_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16211_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16212_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16213_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16214_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16215_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16216_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16217_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16218_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16219_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16220_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16221_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16222_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16223_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16224_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16225_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16226_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16227_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16228_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16229_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16230_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16231_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.cpu.$procmux$4142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16232_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$40463 Q=soc.cpu.reg_op1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[4] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[5] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[6] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[7] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[8] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[8] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[9] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[9] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[10] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[10] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[11] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[11] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[12] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[12] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[13] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[13] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[14] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[14] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[15] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[15] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[16] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[16] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[17] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[17] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[18] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[18] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[19] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[19] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[20] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[20] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[21] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[21] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[22] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[22] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[23] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[23] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[24] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[24] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[25] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[25] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[26] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[26] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[27] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[27] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[28] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[28] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[29] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[29] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[30] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[30] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4201_Y[31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_next_pc[31] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7308.BB[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[4] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[5] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[6] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[7] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[8] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[8] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[9] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[9] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[10] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[10] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[11] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[11] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[12] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[12] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[13] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[13] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[14] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[14] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[15] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[15] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[16] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[16] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[17] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[17] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[18] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[18] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[19] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[19] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[20] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[20] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[21] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[21] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[22] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[22] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[23] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[23] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[24] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[24] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[25] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[25] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[26] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[26] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[27] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[27] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[28] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[28] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[29] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[29] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[30] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$alumacc.cc:474:replace_alu$7302.AA[30] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$37955 Q=soc.cpu.reg_pc[31] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$simplemap.cc:309:simplemap_lut$62368[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[8] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[9] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[10] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[11] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[12] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[13] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[14] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[15] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[16] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[17] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[18] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[19] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[20] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[21] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[22] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[23] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[24] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[25] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[26] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[27] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[28] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[29] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[30] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[31] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[32] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[32] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[33] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[33] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[34] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[34] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[35] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[35] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[36] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[36] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[37] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[37] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[38] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[38] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[39] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[39] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[40] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[40] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[41] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[41] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[42] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[42] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[43] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[43] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[44] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[44] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[45] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[45] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[46] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[46] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[47] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[47] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[48] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[48] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[49] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[49] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[50] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[50] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[51] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[51] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[52] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[52] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[53] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[53] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[54] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[54] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[55] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[55] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[56] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[56] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[57] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[57] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[58] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[58] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[59] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[59] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[60] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[60] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[61] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[61] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[62] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[62] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[63] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$39833 Q=soc.cpu.count_instr[63] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$auto$simplemap.cc:309:simplemap_lut$62349[2] Q=soc.cpu.count_cycle[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[1] Q=soc.cpu.count_cycle[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[2] Q=soc.cpu.count_cycle[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[3] Q=soc.cpu.count_cycle[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[4] Q=soc.cpu.count_cycle[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[5] Q=soc.cpu.count_cycle[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[6] Q=soc.cpu.count_cycle[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[7] Q=soc.cpu.count_cycle[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[8] Q=soc.cpu.count_cycle[8] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[9] Q=soc.cpu.count_cycle[9] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[10] Q=soc.cpu.count_cycle[10] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[11] Q=soc.cpu.count_cycle[11] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[12] Q=soc.cpu.count_cycle[12] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[13] Q=soc.cpu.count_cycle[13] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[14] Q=soc.cpu.count_cycle[14] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[15] Q=soc.cpu.count_cycle[15] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[16] Q=soc.cpu.count_cycle[16] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[17] Q=soc.cpu.count_cycle[17] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[18] Q=soc.cpu.count_cycle[18] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[19] Q=soc.cpu.count_cycle[19] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[20] Q=soc.cpu.count_cycle[20] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[21] Q=soc.cpu.count_cycle[21] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[22] Q=soc.cpu.count_cycle[22] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[23] Q=soc.cpu.count_cycle[23] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[24] Q=soc.cpu.count_cycle[24] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[25] Q=soc.cpu.count_cycle[25] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[26] Q=soc.cpu.count_cycle[26] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[27] Q=soc.cpu.count_cycle[27] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[28] Q=soc.cpu.count_cycle[28] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[29] Q=soc.cpu.count_cycle[29] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[30] Q=soc.cpu.count_cycle[30] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[31] Q=soc.cpu.count_cycle[31] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[32] Q=soc.cpu.count_cycle[32] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[33] Q=soc.cpu.count_cycle[33] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[34] Q=soc.cpu.count_cycle[34] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[35] Q=soc.cpu.count_cycle[35] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[36] Q=soc.cpu.count_cycle[36] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[37] Q=soc.cpu.count_cycle[37] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[38] Q=soc.cpu.count_cycle[38] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[39] Q=soc.cpu.count_cycle[39] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[40] Q=soc.cpu.count_cycle[40] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[41] Q=soc.cpu.count_cycle[41] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[42] Q=soc.cpu.count_cycle[42] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[43] Q=soc.cpu.count_cycle[43] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[44] Q=soc.cpu.count_cycle[44] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[45] Q=soc.cpu.count_cycle[45] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[46] Q=soc.cpu.count_cycle[46] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[47] Q=soc.cpu.count_cycle[47] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[48] Q=soc.cpu.count_cycle[48] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[49] Q=soc.cpu.count_cycle[49] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[50] Q=soc.cpu.count_cycle[50] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[51] Q=soc.cpu.count_cycle[51] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[52] Q=soc.cpu.count_cycle[52] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[53] Q=soc.cpu.count_cycle[53] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[54] Q=soc.cpu.count_cycle[54] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[55] Q=soc.cpu.count_cycle[55] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[56] Q=soc.cpu.count_cycle[56] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[57] Q=soc.cpu.count_cycle[57] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[58] Q=soc.cpu.count_cycle[58] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[59] Q=soc.cpu.count_cycle[59] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[60] Q=soc.cpu.count_cycle[60] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[61] Q=soc.cpu.count_cycle[61] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[62] Q=soc.cpu.count_cycle[62] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[63] Q=soc.cpu.count_cycle[63] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.$procmux$4275_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45429 Q=soc.cpu.pcpi_valid R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpu_state[0] Q=soc.cpu.trap R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433 Q=soc.simpleuart.cfg_divider[0] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433 Q=soc.simpleuart.cfg_divider[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433 Q=soc.simpleuart.cfg_divider[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433 Q=soc.simpleuart.cfg_divider[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433 Q=soc.simpleuart.cfg_divider[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433 Q=soc.simpleuart.cfg_divider[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433 Q=soc.simpleuart.cfg_divider[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45433 Q=soc.simpleuart.cfg_divider[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505 Q=soc.simpleuart.cfg_divider[8] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505 Q=soc.simpleuart.cfg_divider[9] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505 Q=soc.simpleuart.cfg_divider[10] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505 Q=soc.simpleuart.cfg_divider[11] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505 Q=soc.simpleuart.cfg_divider[12] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505 Q=soc.simpleuart.cfg_divider[13] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505 Q=soc.simpleuart.cfg_divider[14] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45505 Q=soc.simpleuart.cfg_divider[15] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577 Q=soc.simpleuart.cfg_divider[16] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577 Q=soc.simpleuart.cfg_divider[17] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577 Q=soc.simpleuart.cfg_divider[18] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577 Q=soc.simpleuart.cfg_divider[19] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577 Q=soc.simpleuart.cfg_divider[20] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577 Q=soc.simpleuart.cfg_divider[21] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577 Q=soc.simpleuart.cfg_divider[22] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45577 Q=soc.simpleuart.cfg_divider[23] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45649 Q=soc.simpleuart.cfg_divider[24] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45649 Q=soc.simpleuart.cfg_divider[25] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45649 Q=soc.simpleuart.cfg_divider[26] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45649 Q=soc.simpleuart.cfg_divider[27] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45649 Q=soc.simpleuart.cfg_divider[28] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45649 Q=soc.simpleuart.cfg_divider[29] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45649 Q=soc.simpleuart.cfg_divider[30] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45649 Q=soc.simpleuart.cfg_divider[31] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5773_Y Q=soc.simpleuart.recv_buf_valid R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742 Q=soc.simpleuart.recv_buf_data[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742 Q=soc.simpleuart.recv_buf_data[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742 Q=soc.simpleuart.recv_buf_data[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742 Q=soc.simpleuart.recv_buf_data[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742 Q=soc.simpleuart.recv_buf_data[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742 Q=soc.simpleuart.recv_buf_data[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742 Q=soc.simpleuart.recv_buf_data[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45742 Q=soc.simpleuart.recv_buf_data[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942 Q=soc.simpleuart.recv_pattern[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942 Q=soc.simpleuart.recv_pattern[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942 Q=soc.simpleuart.recv_pattern[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942 Q=soc.simpleuart.recv_pattern[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942 Q=soc.simpleuart.recv_pattern[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942 Q=soc.simpleuart.recv_pattern[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942 Q=soc.simpleuart.recv_pattern[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=pin_2 E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$45942 Q=soc.simpleuart.recv_pattern[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[0] Q=soc.simpleuart.recv_divcnt[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[1] Q=soc.simpleuart.recv_divcnt[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[2] Q=soc.simpleuart.recv_divcnt[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[3] Q=soc.simpleuart.recv_divcnt[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[4] Q=soc.simpleuart.recv_divcnt[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[5] Q=soc.simpleuart.recv_divcnt[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[6] Q=soc.simpleuart.recv_divcnt[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[7] Q=soc.simpleuart.recv_divcnt[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[8] Q=soc.simpleuart.recv_divcnt[8] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[9] Q=soc.simpleuart.recv_divcnt[9] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[10] Q=soc.simpleuart.recv_divcnt[10] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[11] Q=soc.simpleuart.recv_divcnt[11] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[12] Q=soc.simpleuart.recv_divcnt[12] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[13] Q=soc.simpleuart.recv_divcnt[13] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[14] Q=soc.simpleuart.recv_divcnt[14] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[15] Q=soc.simpleuart.recv_divcnt[15] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[16] Q=soc.simpleuart.recv_divcnt[16] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[17] Q=soc.simpleuart.recv_divcnt[17] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[18] Q=soc.simpleuart.recv_divcnt[18] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[19] Q=soc.simpleuart.recv_divcnt[19] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[20] Q=soc.simpleuart.recv_divcnt[20] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[21] Q=soc.simpleuart.recv_divcnt[21] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[22] Q=soc.simpleuart.recv_divcnt[22] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[23] Q=soc.simpleuart.recv_divcnt[23] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[24] Q=soc.simpleuart.recv_divcnt[24] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[25] Q=soc.simpleuart.recv_divcnt[25] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[26] Q=soc.simpleuart.recv_divcnt[26] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[27] Q=soc.simpleuart.recv_divcnt[27] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[28] Q=soc.simpleuart.recv_divcnt[28] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[29] Q=soc.simpleuart.recv_divcnt[29] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[30] Q=soc.simpleuart.recv_divcnt[30] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5759.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16197_Y[31] Q=soc.simpleuart.recv_divcnt[31] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14120_Y[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45921 Q=soc.simpleuart.recv_state[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14120_Y[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45921 Q=soc.simpleuart.recv_state[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14120_Y[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45921 Q=soc.simpleuart.recv_state[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.simpleuart.$procmux$5801.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14120_Y[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$45921 Q=soc.simpleuart.recv_state[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5729_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46169 Q=soc.simpleuart.send_dummy S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[0] Q=soc.simpleuart.send_divcnt[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[1] Q=soc.simpleuart.send_divcnt[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[2] Q=soc.simpleuart.send_divcnt[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[3] Q=soc.simpleuart.send_divcnt[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[4] Q=soc.simpleuart.send_divcnt[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[5] Q=soc.simpleuart.send_divcnt[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[6] Q=soc.simpleuart.send_divcnt[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[7] Q=soc.simpleuart.send_divcnt[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[8] Q=soc.simpleuart.send_divcnt[8] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[9] Q=soc.simpleuart.send_divcnt[9] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[10] Q=soc.simpleuart.send_divcnt[10] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[11] Q=soc.simpleuart.send_divcnt[11] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[12] Q=soc.simpleuart.send_divcnt[12] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[13] Q=soc.simpleuart.send_divcnt[13] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[14] Q=soc.simpleuart.send_divcnt[14] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[15] Q=soc.simpleuart.send_divcnt[15] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[16] Q=soc.simpleuart.send_divcnt[16] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[17] Q=soc.simpleuart.send_divcnt[17] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[18] Q=soc.simpleuart.send_divcnt[18] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[19] Q=soc.simpleuart.send_divcnt[19] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[20] Q=soc.simpleuart.send_divcnt[20] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[21] Q=soc.simpleuart.send_divcnt[21] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[22] Q=soc.simpleuart.send_divcnt[22] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[23] Q=soc.simpleuart.send_divcnt[23] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[24] Q=soc.simpleuart.send_divcnt[24] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[25] Q=soc.simpleuart.send_divcnt[25] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[26] Q=soc.simpleuart.send_divcnt[26] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[27] Q=soc.simpleuart.send_divcnt[27] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[28] Q=soc.simpleuart.send_divcnt[28] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[29] Q=soc.simpleuart.send_divcnt[29] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[30] Q=soc.simpleuart.send_divcnt[30] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5721_Y[31] Q=soc.simpleuart.send_divcnt[31] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5740_Y[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=soc.simpleuart.send_bitcnt[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5740_Y[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=soc.simpleuart.send_bitcnt[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5740_Y[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=soc.simpleuart.send_bitcnt[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5740_Y[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=soc.simpleuart.send_bitcnt[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=pin_1 S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=soc.simpleuart.send_pattern[1] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=soc.simpleuart.send_pattern[2] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=soc.simpleuart.send_pattern[3] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[4] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=soc.simpleuart.send_pattern[4] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[5] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=soc.simpleuart.send_pattern[5] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[6] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=soc.simpleuart.send_pattern[6] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[7] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=soc.simpleuart.send_pattern[7] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$techmap\soc.simpleuart.$procmux$5751_Y[8] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=soc.simpleuart.send_pattern[8] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$true E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46181 Q=soc.simpleuart.send_pattern[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpuregs.wen Q=$abc$64360$auto$memory_bram.cc:945:replace_cell$8017[15] R=$abc$64360$auto$simplemap.cc:256:simplemap_eqne$20751
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[16] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[17] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[18] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[19] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[20] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[21] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[22] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[23] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[24] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[25] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[26] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[27] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[28] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[29] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[30] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[31] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8092[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46377 Q=soc.spimemio.config_do[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46377 Q=soc.spimemio.config_do[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46377 Q=soc.spimemio.config_do[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46377 Q=soc.spimemio.config_do[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46377 Q=soc.spimemio.config_clk R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46377 Q=soc.spimemio.config_csb R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46431 Q=soc.spimemio.config_oe[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46431 Q=soc.spimemio.config_oe[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46431 Q=soc.spimemio.config_oe[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46431 Q=soc.spimemio.config_oe[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46467 Q=soc.spimemio.config_dummy[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46467 Q=soc.spimemio.config_dummy[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46467 Q=soc.spimemio.config_dummy[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46467 Q=soc.spimemio.config_dummy[3] S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46467 Q=soc.spimemio.config_cont R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46467 Q=soc.spimemio.config_qspi R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46467 Q=soc.spimemio.config_ddr R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46530 Q=soc.spimemio.config_en S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.$logic_or$spimemio.v:100$42_Y Q=soc.spimemio.softreset S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFNSR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0] Q=soc.spimemio.xfer_io3_90 R=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0] Q=soc.spimemio.xfer_io2_90 R=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6123.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y Q=soc.spimemio.xfer_io1_90 R=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.xfer.$procmux$6071.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14286_Y Q=soc.spimemio.xfer_io0_90 R=$abc$64360$auto$simplemap.cc:168:logic_reduce$24643
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.$procmux$6258_Y[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46539 Q=soc.spimemio.state[0] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.$procmux$6258_Y[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46539 Q=soc.spimemio.state[1] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.$procmux$6258_Y[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46539 Q=soc.spimemio.state[2] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.$procmux$6258_Y[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46539 Q=soc.spimemio.state[3] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.$procmux$6273_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46607 Q=soc.spimemio.rd_inc R=soc.spimemio.jump
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.rd_inc E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46629 Q=soc.spimemio.rd_wait R=soc.spimemio.valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.$procmux$6289_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$46633 Q=soc.spimemio.rd_valid R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_addr[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46672 Q=soc.spimemio.rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_addr[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46672 Q=soc.spimemio.rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7063[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimemio.rd_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144 Q=soc.spimemio.buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144 Q=soc.spimemio.buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144 Q=soc.spimemio.buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144 Q=soc.spimemio.buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144 Q=soc.spimemio.buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144 Q=soc.spimemio.buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144 Q=soc.spimemio.buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47144 Q=soc.spimemio.buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296 Q=soc.spimemio.buffer[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296 Q=soc.spimemio.buffer[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296 Q=soc.spimemio.buffer[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296 Q=soc.spimemio.buffer[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296 Q=soc.spimemio.buffer[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296 Q=soc.spimemio.buffer[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296 Q=soc.spimemio.buffer[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47296 Q=soc.spimemio.buffer[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448 Q=soc.spimemio.buffer[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448 Q=soc.spimemio.buffer[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448 Q=soc.spimemio.buffer[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448 Q=soc.spimemio.buffer[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448 Q=soc.spimemio.buffer[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448 Q=soc.spimemio.buffer[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448 Q=soc.spimemio.buffer[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47448 Q=soc.spimemio.buffer[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.$procmux$6289_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47611 Q=soc.spimemio.din_rd R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.$procmux$6367_Y Q=soc.spimemio.din_ddr R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.$procmux$6386_Y Q=soc.spimemio.din_qspi R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21155_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$47615 Q=soc.spimemio.din_tag[0] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21156_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$47615 Q=soc.spimemio.din_tag[1] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21157_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$47615 Q=soc.spimemio.din_tag[2] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21158_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$47615 Q=soc.spimemio.din_tag[3] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21131_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666 Q=soc.spimemio.din_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21132_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666 Q=soc.spimemio.din_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21133_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666 Q=soc.spimemio.din_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21134_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666 Q=soc.spimemio.din_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21135_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666 Q=soc.spimemio.din_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21136_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666 Q=soc.spimemio.din_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21137_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666 Q=soc.spimemio.din_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6415.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$21138_Y E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$47666 Q=soc.spimemio.din_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap$techmap\soc.spimemio.$procmux$6303.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14299_Y Q=soc.spimemio.din_valid R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.$procmux$6206_Y Q=soc.spimemio.xfer_resetn R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$46541[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimem_rdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=soc.spimem_rdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$46726 Q=$abc$64360$auto$wreduce.cc:454:run$7071[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12157 Q=soc.cpu.pcpi_div.instr_remu R=$abc$64360$auto$rtlil.cc:1981:NotGate$64160
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12168 Q=soc.cpu.pcpi_div.instr_rem R=$abc$64360$auto$rtlil.cc:1981:NotGate$64160
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12181 Q=soc.cpu.pcpi_div.instr_divu R=$abc$64360$auto$rtlil.cc:1981:NotGate$64160
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12191 Q=soc.cpu.pcpi_div.instr_div R=$abc$64360$auto$rtlil.cc:1981:NotGate$64160
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_wait_q[0:0] Q=soc.cpu.pcpi_div.pcpi_wait_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_wait[0:0] Q=soc.cpu.pcpi_div.pcpi_wait
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\outsign[0:0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48426 Q=soc.cpu.pcpi_div.outsign
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.start E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$48430 Q=soc.cpu.pcpi_div.running R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[0] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[1] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[2] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[3] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[4] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[5] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[6] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[7] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[8] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[9] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[10] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[11] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[12] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[13] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[14] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[15] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[16] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[17] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[18] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[19] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[20] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[21] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[22] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[23] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[24] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[25] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[26] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[27] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[28] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[29] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[30] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.pcpi_div.start E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.quotient_msk[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[0] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[1] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[2] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[3] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[4] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[5] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[6] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[7] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[8] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[9] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[10] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[11] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[12] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[13] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[14] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[15] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[16] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[17] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[18] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[19] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[20] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[21] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[22] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[23] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[24] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[25] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[26] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[27] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[28] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[29] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[30] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$or$picorv32.v:2428$1076_Y[31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.quotient[31] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[0] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[1] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[2] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[3] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[4] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[5] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[6] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[7] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[8] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[9] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[10] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[11] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[12] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[13] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[14] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[15] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[16] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[17] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[18] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[19] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[20] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[21] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[22] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[23] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[24] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[25] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[26] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[27] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[28] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[29] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[30] R=soc.cpu.pcpi_div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][32] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][33] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][34] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][35] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][36] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][37] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][38] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][39] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][40] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][41] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][42] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][43] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][44] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][45] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][46] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][47] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][48] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][49] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][50] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][51] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][52] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][53] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][54] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][55] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][56] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][57] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][58] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][59] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][60] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\divisor[62:0][61] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1060_Y[62] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$48460 Q=soc.cpu.pcpi_div.divisor[62] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64170
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\dividend[31:0][31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$49178 Q=soc.cpu.pcpi_div.dividend[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][0] Q=soc.cpu.pcpi_div.pcpi_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][1] Q=soc.cpu.pcpi_div.pcpi_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][2] Q=soc.cpu.pcpi_div.pcpi_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][3] Q=soc.cpu.pcpi_div.pcpi_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][4] Q=soc.cpu.pcpi_div.pcpi_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][5] Q=soc.cpu.pcpi_div.pcpi_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][6] Q=soc.cpu.pcpi_div.pcpi_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][7] Q=soc.cpu.pcpi_div.pcpi_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][8] Q=soc.cpu.pcpi_div.pcpi_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][9] Q=soc.cpu.pcpi_div.pcpi_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][10] Q=soc.cpu.pcpi_div.pcpi_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][11] Q=soc.cpu.pcpi_div.pcpi_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][12] Q=soc.cpu.pcpi_div.pcpi_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][13] Q=soc.cpu.pcpi_div.pcpi_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][14] Q=soc.cpu.pcpi_div.pcpi_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][15] Q=soc.cpu.pcpi_div.pcpi_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][16] Q=soc.cpu.pcpi_div.pcpi_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][17] Q=soc.cpu.pcpi_div.pcpi_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][18] Q=soc.cpu.pcpi_div.pcpi_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][19] Q=soc.cpu.pcpi_div.pcpi_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][20] Q=soc.cpu.pcpi_div.pcpi_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][21] Q=soc.cpu.pcpi_div.pcpi_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][22] Q=soc.cpu.pcpi_div.pcpi_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][23] Q=soc.cpu.pcpi_div.pcpi_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][24] Q=soc.cpu.pcpi_div.pcpi_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][25] Q=soc.cpu.pcpi_div.pcpi_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][26] Q=soc.cpu.pcpi_div.pcpi_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][27] Q=soc.cpu.pcpi_div.pcpi_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][28] Q=soc.cpu.pcpi_div.pcpi_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][29] Q=soc.cpu.pcpi_div.pcpi_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][30] Q=soc.cpu.pcpi_div.pcpi_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$0\pcpi_rd[31:0][31] Q=soc.cpu.pcpi_div.pcpi_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_div.$procmux$5538_Y Q=soc.cpu.pcpi_div.pcpi_wr R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.pcpi_mul.pcpi_wait Q=soc.cpu.pcpi_mul.pcpi_wait_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12124 Q=soc.cpu.pcpi_mul.instr_mulhu R=$abc$64360$auto$rtlil.cc:1981:NotGate$64172
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12134 Q=soc.cpu.pcpi_mul.instr_mulhsu R=$abc$64360$auto$rtlil.cc:1981:NotGate$64172
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$auto$simplemap.cc:309:simplemap_lut$12144 Q=soc.cpu.pcpi_mul.instr_mulh R=$abc$64360$auto$rtlil.cc:1981:NotGate$64172
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_mul.$procmux$5705_Y Q=soc.cpu.pcpi_mul.instr_mul R=$abc$64360$auto$rtlil.cc:1981:NotGate$64172
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.pcpi_mul.instr_any_mul Q=soc.cpu.pcpi_mul.pcpi_wait
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_mul.$procmux$5638_Y Q=soc.cpu.pcpi_mul.mul_finish R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_mul.$procmux$5646_Y Q=soc.cpu.pcpi_mul.mul_waiting S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$simplemap.cc:309:simplemap_lut$62620[0] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[0] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7045[1] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[1] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7045[2] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[2] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7045[3] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[3] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:454:run$7045[4] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[4] S=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.cpu.pcpi_mul.$0\mul_counter[6:0][5] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$auto$wreduce.cc:454:run$7045[6] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[6] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[3] E=resetn Q=soc.cpu.pcpi_mul.rdx[4] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[7] E=resetn Q=soc.cpu.pcpi_mul.rdx[8] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[11] E=resetn Q=soc.cpu.pcpi_mul.rdx[12] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[15] E=resetn Q=soc.cpu.pcpi_mul.rdx[16] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[19] E=resetn Q=soc.cpu.pcpi_mul.rdx[20] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[23] E=resetn Q=soc.cpu.pcpi_mul.rdx[24] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[27] E=resetn Q=soc.cpu.pcpi_mul.rdx[28] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[31] E=resetn Q=soc.cpu.pcpi_mul.rdx[32] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[35] E=resetn Q=soc.cpu.pcpi_mul.rdx[36] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[39] E=resetn Q=soc.cpu.pcpi_mul.rdx[40] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[43] E=resetn Q=soc.cpu.pcpi_mul.rdx[44] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[47] E=resetn Q=soc.cpu.pcpi_mul.rdx[48] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[51] E=resetn Q=soc.cpu.pcpi_mul.rdx[52] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[55] E=resetn Q=soc.cpu.pcpi_mul.rdx[56] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[59] E=resetn Q=soc.cpu.pcpi_mul.rdx[60] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[0] E=resetn Q=soc.cpu.pcpi_mul.rd[0] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[1] E=resetn Q=soc.cpu.pcpi_mul.rd[1] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[2] E=resetn Q=soc.cpu.pcpi_mul.rd[2] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[3] E=resetn Q=soc.cpu.pcpi_mul.rd[3] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[4] E=resetn Q=soc.cpu.pcpi_mul.rd[4] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[5] E=resetn Q=soc.cpu.pcpi_mul.rd[5] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[6] E=resetn Q=soc.cpu.pcpi_mul.rd[6] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[7] E=resetn Q=soc.cpu.pcpi_mul.rd[7] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[8] E=resetn Q=soc.cpu.pcpi_mul.rd[8] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[9] E=resetn Q=soc.cpu.pcpi_mul.rd[9] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[10] E=resetn Q=soc.cpu.pcpi_mul.rd[10] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[11] E=resetn Q=soc.cpu.pcpi_mul.rd[11] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[12] E=resetn Q=soc.cpu.pcpi_mul.rd[12] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[13] E=resetn Q=soc.cpu.pcpi_mul.rd[13] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[14] E=resetn Q=soc.cpu.pcpi_mul.rd[14] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[15] E=resetn Q=soc.cpu.pcpi_mul.rd[15] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[16] E=resetn Q=soc.cpu.pcpi_mul.rd[16] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[17] E=resetn Q=soc.cpu.pcpi_mul.rd[17] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[18] E=resetn Q=soc.cpu.pcpi_mul.rd[18] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[19] E=resetn Q=soc.cpu.pcpi_mul.rd[19] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[20] E=resetn Q=soc.cpu.pcpi_mul.rd[20] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[21] E=resetn Q=soc.cpu.pcpi_mul.rd[21] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[22] E=resetn Q=soc.cpu.pcpi_mul.rd[22] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[23] E=resetn Q=soc.cpu.pcpi_mul.rd[23] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[24] E=resetn Q=soc.cpu.pcpi_mul.rd[24] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[25] E=resetn Q=soc.cpu.pcpi_mul.rd[25] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[26] E=resetn Q=soc.cpu.pcpi_mul.rd[26] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[27] E=resetn Q=soc.cpu.pcpi_mul.rd[27] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[28] E=resetn Q=soc.cpu.pcpi_mul.rd[28] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[29] E=resetn Q=soc.cpu.pcpi_mul.rd[29] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[30] E=resetn Q=soc.cpu.pcpi_mul.rd[30] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[31] E=resetn Q=soc.cpu.pcpi_mul.rd[31] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[32] E=resetn Q=soc.cpu.pcpi_mul.rd[32] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[33] E=resetn Q=soc.cpu.pcpi_mul.rd[33] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[34] E=resetn Q=soc.cpu.pcpi_mul.rd[34] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[35] E=resetn Q=soc.cpu.pcpi_mul.rd[35] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[36] E=resetn Q=soc.cpu.pcpi_mul.rd[36] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[37] E=resetn Q=soc.cpu.pcpi_mul.rd[37] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[38] E=resetn Q=soc.cpu.pcpi_mul.rd[38] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[39] E=resetn Q=soc.cpu.pcpi_mul.rd[39] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[40] E=resetn Q=soc.cpu.pcpi_mul.rd[40] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[41] E=resetn Q=soc.cpu.pcpi_mul.rd[41] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[42] E=resetn Q=soc.cpu.pcpi_mul.rd[42] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[43] E=resetn Q=soc.cpu.pcpi_mul.rd[43] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[44] E=resetn Q=soc.cpu.pcpi_mul.rd[44] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[45] E=resetn Q=soc.cpu.pcpi_mul.rd[45] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[46] E=resetn Q=soc.cpu.pcpi_mul.rd[46] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[47] E=resetn Q=soc.cpu.pcpi_mul.rd[47] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[48] E=resetn Q=soc.cpu.pcpi_mul.rd[48] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[49] E=resetn Q=soc.cpu.pcpi_mul.rd[49] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[50] E=resetn Q=soc.cpu.pcpi_mul.rd[50] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[51] E=resetn Q=soc.cpu.pcpi_mul.rd[51] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[52] E=resetn Q=soc.cpu.pcpi_mul.rd[52] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[53] E=resetn Q=soc.cpu.pcpi_mul.rd[53] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[54] E=resetn Q=soc.cpu.pcpi_mul.rd[54] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[55] E=resetn Q=soc.cpu.pcpi_mul.rd[55] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[56] E=resetn Q=soc.cpu.pcpi_mul.rd[56] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[57] E=resetn Q=soc.cpu.pcpi_mul.rd[57] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[58] E=resetn Q=soc.cpu.pcpi_mul.rd[58] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[59] E=resetn Q=soc.cpu.pcpi_mul.rd[59] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[60] E=resetn Q=soc.cpu.pcpi_mul.rd[60] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[61] E=resetn Q=soc.cpu.pcpi_mul.rd[61] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[62] E=resetn Q=soc.cpu.pcpi_mul.rd[62] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[63] E=resetn Q=soc.cpu.pcpi_mul.rd[63] R=soc.cpu.pcpi_mul.mul_waiting
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.reg_op2[0] E=resetn Q=soc.cpu.pcpi_mul.rs2[0] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64186
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[1] E=resetn Q=soc.cpu.pcpi_mul.rs2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[2] E=resetn Q=soc.cpu.pcpi_mul.rs2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[3] E=resetn Q=soc.cpu.pcpi_mul.rs2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[4] E=resetn Q=soc.cpu.pcpi_mul.rs2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[5] E=resetn Q=soc.cpu.pcpi_mul.rs2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[6] E=resetn Q=soc.cpu.pcpi_mul.rs2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[7] E=resetn Q=soc.cpu.pcpi_mul.rs2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[8] E=resetn Q=soc.cpu.pcpi_mul.rs2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[9] E=resetn Q=soc.cpu.pcpi_mul.rs2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[10] E=resetn Q=soc.cpu.pcpi_mul.rs2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[11] E=resetn Q=soc.cpu.pcpi_mul.rs2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[12] E=resetn Q=soc.cpu.pcpi_mul.rs2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[13] E=resetn Q=soc.cpu.pcpi_mul.rs2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[14] E=resetn Q=soc.cpu.pcpi_mul.rs2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[15] E=resetn Q=soc.cpu.pcpi_mul.rs2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[16] E=resetn Q=soc.cpu.pcpi_mul.rs2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[17] E=resetn Q=soc.cpu.pcpi_mul.rs2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[18] E=resetn Q=soc.cpu.pcpi_mul.rs2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[19] E=resetn Q=soc.cpu.pcpi_mul.rs2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[20] E=resetn Q=soc.cpu.pcpi_mul.rs2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[21] E=resetn Q=soc.cpu.pcpi_mul.rs2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[22] E=resetn Q=soc.cpu.pcpi_mul.rs2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[23] E=resetn Q=soc.cpu.pcpi_mul.rs2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[24] E=resetn Q=soc.cpu.pcpi_mul.rs2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[25] E=resetn Q=soc.cpu.pcpi_mul.rs2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[26] E=resetn Q=soc.cpu.pcpi_mul.rs2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[27] E=resetn Q=soc.cpu.pcpi_mul.rs2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[28] E=resetn Q=soc.cpu.pcpi_mul.rs2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[29] E=resetn Q=soc.cpu.pcpi_mul.rs2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[30] E=resetn Q=soc.cpu.pcpi_mul.rs2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[31] E=resetn Q=soc.cpu.pcpi_mul.rs2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[32] E=resetn Q=soc.cpu.pcpi_mul.rs2[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[33] E=resetn Q=soc.cpu.pcpi_mul.rs2[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[34] E=resetn Q=soc.cpu.pcpi_mul.rs2[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[35] E=resetn Q=soc.cpu.pcpi_mul.rs2[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[36] E=resetn Q=soc.cpu.pcpi_mul.rs2[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[37] E=resetn Q=soc.cpu.pcpi_mul.rs2[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[38] E=resetn Q=soc.cpu.pcpi_mul.rs2[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[39] E=resetn Q=soc.cpu.pcpi_mul.rs2[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[40] E=resetn Q=soc.cpu.pcpi_mul.rs2[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[41] E=resetn Q=soc.cpu.pcpi_mul.rs2[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[42] E=resetn Q=soc.cpu.pcpi_mul.rs2[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[43] E=resetn Q=soc.cpu.pcpi_mul.rs2[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[44] E=resetn Q=soc.cpu.pcpi_mul.rs2[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[45] E=resetn Q=soc.cpu.pcpi_mul.rs2[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[46] E=resetn Q=soc.cpu.pcpi_mul.rs2[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[47] E=resetn Q=soc.cpu.pcpi_mul.rs2[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[48] E=resetn Q=soc.cpu.pcpi_mul.rs2[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[49] E=resetn Q=soc.cpu.pcpi_mul.rs2[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[50] E=resetn Q=soc.cpu.pcpi_mul.rs2[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[51] E=resetn Q=soc.cpu.pcpi_mul.rs2[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[52] E=resetn Q=soc.cpu.pcpi_mul.rs2[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[53] E=resetn Q=soc.cpu.pcpi_mul.rs2[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[54] E=resetn Q=soc.cpu.pcpi_mul.rs2[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[55] E=resetn Q=soc.cpu.pcpi_mul.rs2[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[56] E=resetn Q=soc.cpu.pcpi_mul.rs2[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[57] E=resetn Q=soc.cpu.pcpi_mul.rs2[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[58] E=resetn Q=soc.cpu.pcpi_mul.rs2[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[59] E=resetn Q=soc.cpu.pcpi_mul.rs2[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[60] E=resetn Q=soc.cpu.pcpi_mul.rs2[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[61] E=resetn Q=soc.cpu.pcpi_mul.rs2[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[62] E=resetn Q=soc.cpu.pcpi_mul.rs2[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7042[63] E=resetn Q=soc.cpu.pcpi_mul.rs2[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[0] E=resetn Q=soc.cpu.pcpi_mul.rs1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[1] E=resetn Q=soc.cpu.pcpi_mul.rs1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[2] E=resetn Q=soc.cpu.pcpi_mul.rs1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[3] E=resetn Q=soc.cpu.pcpi_mul.rs1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[4] E=resetn Q=soc.cpu.pcpi_mul.rs1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[5] E=resetn Q=soc.cpu.pcpi_mul.rs1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[6] E=resetn Q=soc.cpu.pcpi_mul.rs1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[7] E=resetn Q=soc.cpu.pcpi_mul.rs1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[8] E=resetn Q=soc.cpu.pcpi_mul.rs1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[9] E=resetn Q=soc.cpu.pcpi_mul.rs1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[10] E=resetn Q=soc.cpu.pcpi_mul.rs1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[11] E=resetn Q=soc.cpu.pcpi_mul.rs1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[12] E=resetn Q=soc.cpu.pcpi_mul.rs1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[13] E=resetn Q=soc.cpu.pcpi_mul.rs1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[14] E=resetn Q=soc.cpu.pcpi_mul.rs1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[15] E=resetn Q=soc.cpu.pcpi_mul.rs1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[16] E=resetn Q=soc.cpu.pcpi_mul.rs1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[17] E=resetn Q=soc.cpu.pcpi_mul.rs1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[18] E=resetn Q=soc.cpu.pcpi_mul.rs1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[19] E=resetn Q=soc.cpu.pcpi_mul.rs1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[20] E=resetn Q=soc.cpu.pcpi_mul.rs1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[21] E=resetn Q=soc.cpu.pcpi_mul.rs1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[22] E=resetn Q=soc.cpu.pcpi_mul.rs1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[23] E=resetn Q=soc.cpu.pcpi_mul.rs1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[24] E=resetn Q=soc.cpu.pcpi_mul.rs1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[25] E=resetn Q=soc.cpu.pcpi_mul.rs1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[26] E=resetn Q=soc.cpu.pcpi_mul.rs1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[27] E=resetn Q=soc.cpu.pcpi_mul.rs1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[28] E=resetn Q=soc.cpu.pcpi_mul.rs1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[29] E=resetn Q=soc.cpu.pcpi_mul.rs1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[30] E=resetn Q=soc.cpu.pcpi_mul.rs1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[31] E=resetn Q=soc.cpu.pcpi_mul.rs1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[32] E=resetn Q=soc.cpu.pcpi_mul.rs1[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[33] E=resetn Q=soc.cpu.pcpi_mul.rs1[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[34] E=resetn Q=soc.cpu.pcpi_mul.rs1[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[35] E=resetn Q=soc.cpu.pcpi_mul.rs1[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[36] E=resetn Q=soc.cpu.pcpi_mul.rs1[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[37] E=resetn Q=soc.cpu.pcpi_mul.rs1[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[38] E=resetn Q=soc.cpu.pcpi_mul.rs1[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[39] E=resetn Q=soc.cpu.pcpi_mul.rs1[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[40] E=resetn Q=soc.cpu.pcpi_mul.rs1[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[41] E=resetn Q=soc.cpu.pcpi_mul.rs1[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[42] E=resetn Q=soc.cpu.pcpi_mul.rs1[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[43] E=resetn Q=soc.cpu.pcpi_mul.rs1[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[44] E=resetn Q=soc.cpu.pcpi_mul.rs1[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[45] E=resetn Q=soc.cpu.pcpi_mul.rs1[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[46] E=resetn Q=soc.cpu.pcpi_mul.rs1[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[47] E=resetn Q=soc.cpu.pcpi_mul.rs1[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[48] E=resetn Q=soc.cpu.pcpi_mul.rs1[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[49] E=resetn Q=soc.cpu.pcpi_mul.rs1[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[50] E=resetn Q=soc.cpu.pcpi_mul.rs1[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[51] E=resetn Q=soc.cpu.pcpi_mul.rs1[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[52] E=resetn Q=soc.cpu.pcpi_mul.rs1[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[53] E=resetn Q=soc.cpu.pcpi_mul.rs1[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[54] E=resetn Q=soc.cpu.pcpi_mul.rs1[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[55] E=resetn Q=soc.cpu.pcpi_mul.rs1[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[56] E=resetn Q=soc.cpu.pcpi_mul.rs1[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[57] E=resetn Q=soc.cpu.pcpi_mul.rs1[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[58] E=resetn Q=soc.cpu.pcpi_mul.rs1[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[59] E=resetn Q=soc.cpu.pcpi_mul.rs1[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[60] E=resetn Q=soc.cpu.pcpi_mul.rs1[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[61] E=resetn Q=soc.cpu.pcpi_mul.rs1[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7044[62] E=resetn Q=soc.cpu.pcpi_mul.rs1[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7043[63] E=resetn Q=soc.cpu.pcpi_mul.rs1[63] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64186
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[4] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[5] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[6] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[7] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[8] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[9] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[10] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[11] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[12] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[13] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[14] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[15] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[16] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[17] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[18] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[19] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[20] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[21] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[22] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[23] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[24] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[25] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[26] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[27] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[28] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[29] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[30] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7047[31] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54542 Q=soc.cpu.pcpi_mul.pcpi_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[0] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[1] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[2] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[3] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[4] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[5] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[6] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[7] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[8] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[9] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[10] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[11] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[12] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[13] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[14] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[15] Q=$abc$64360$auto$memory_bram.cc:838:replace_cell$8009[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[0] Q=soc.spimemio.xfer.xfer_tag_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[1] Q=soc.spimemio.xfer.xfer_tag_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[2] Q=soc.spimemio.xfer.xfer_tag_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[3] Q=soc.spimemio.xfer.xfer_tag_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_ddr Q=soc.spimemio.xfer.xfer_ddr_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$64360$auto$wreduce.cc:454:run$7066[0] Q=soc.spimemio.xfer.last_fetch S=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=soc.spimemio.xfer.next_fetch Q=soc.spimemio.xfer.fetch S=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734 Q=soc.spimemio.xfer.xfer_tag[0] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734 Q=soc.spimemio.xfer.xfer_tag[1] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734 Q=soc.spimemio.xfer.xfer_tag[2] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734 Q=soc.spimemio.xfer.xfer_tag[3] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_rd E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734 Q=soc.spimemio.xfer.xfer_rd R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_qspi E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734 Q=soc.spimemio.xfer.xfer_qspi R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5861_Y[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54788 Q=soc.spimemio.xfer.dummy_count[0] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5861_Y[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54788 Q=soc.spimemio.xfer.dummy_count[1] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5861_Y[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54788 Q=soc.spimemio.xfer.dummy_count[2] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5861_Y[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54788 Q=soc.spimemio.xfer.dummy_count[3] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5871_Y[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$54879 Q=soc.spimemio.xfer.count[0] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5871_Y[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$54930 Q=soc.spimemio.xfer.count[1] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5871_Y[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$54930 Q=soc.spimemio.xfer.count[2] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5871_Y[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$54930 Q=soc.spimemio.xfer.count[3] R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55082 Q=soc.spimemio.xfer.ibuffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55082 Q=soc.spimemio.xfer.ibuffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55203 Q=soc.spimemio.xfer.ibuffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55203 Q=soc.spimemio.xfer.ibuffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55203 Q=soc.spimemio.xfer.ibuffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55203 Q=soc.spimemio.xfer.ibuffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55203 Q=soc.spimemio.xfer.ibuffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55203 Q=soc.spimemio.xfer.ibuffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55623 Q=soc.spimemio.xfer.obuffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55623 Q=soc.spimemio.xfer.obuffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55760 Q=soc.spimemio.xfer.obuffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55760 Q=soc.spimemio.xfer.obuffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55760 Q=soc.spimemio.xfer.obuffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55760 Q=soc.spimemio.xfer.obuffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55760 Q=soc.spimemio.xfer.obuffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$0\obuffer[7:0][7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$55760 Q=soc.spimemio.xfer.obuffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.xfer.din_ddr E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734 Q=soc.spimemio.xfer.xfer_ddr R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.xfer.din_dspi E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734 Q=soc.spimemio.xfer.xfer_dspi R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\soc.spimemio.xfer.$procmux$5909_Y E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54853 Q=soc.spimemio.xfer.flash_clk R=$abc$64360$auto$rtlil.cc:1981:NotGate$64190
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$rtlil.cc:1981:NotGate$64190 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$54734 Q=soc.spimemio.xfer.flash_csb
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62933 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62934
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62929 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62930
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62937 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62938
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62941 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62942
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62945 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62946
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62949 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62950
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62953 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62954
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62957 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62958
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62961 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62962
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62965 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62966
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62969 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62970
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62973 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62974
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62977 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62978
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62981 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62982
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62985 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62986
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62989 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62990
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62993 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62994
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$62997 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$62998
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63001 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63002
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63005 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63006
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63009 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63010
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63013 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63014
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63021 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63022
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63025 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63026
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63017 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63018
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63029 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63030
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63033 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63034
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63053 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63054
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63037 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63038
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63041 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63042
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63045 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63046
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$64360$auto$ice40_ffinit.cc:140:execute$63049 E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$56215 Q=$abc$64360$auto$ice40_ffinit.cc:141:execute$63050
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\clock.$procmux$2656_Y[0] Q=clock.counterI[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\clock.$procmux$2656_Y[1] Q=clock.counterI[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\clock.$procmux$2656_Y[2] Q=clock.counterI[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\clock.$procmux$2656_Y[3] Q=clock.counterI[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\clock.$procmux$2656_Y[4] Q=clock.counterI[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\clock.$procmux$2656_Y[5] Q=clock.counterI[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\clock.$procmux$2656_Y[6] Q=clock.counterI[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\clock.$procmux$2656_Y[7] Q=clock.counterI[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\clock.$procmux$2656_Y[8] Q=clock.counterI[8] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\clock.$procmux$2656_Y[9] Q=clock.counterI[9] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\clock.$procmux$2656_Y[10] Q=clock.counterI[10] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:163|clock.v:16|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$procmux$6622_Y E=resetn Q=iomem_ready S=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[0] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[1] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[2] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[3] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[4] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[5] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[6] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[7] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[8] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[9] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[10] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[11] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[12] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[13] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[14] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[15] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[16] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[17] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[18] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[19] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[20] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[21] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[22] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[23] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[24] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[25] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[26] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[27] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[28] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[29] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[30] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$procmux$6609_Y[31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$56534 Q=iomem_rdata[31] R=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$56517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458 Q=gpio[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458 Q=gpio[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458 Q=gpio[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458 Q=gpio[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458 Q=gpio[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458 Q=gpio[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458 Q=gpio[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57458 Q=gpio[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658 Q=gpio[8] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658 Q=gpio[9] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658 Q=gpio[10] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658 Q=gpio[11] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658 Q=gpio[12] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658 Q=gpio[13] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658 Q=gpio[14] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57658 Q=gpio[15] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858 Q=gpio[16] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858 Q=gpio[17] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858 Q=gpio[18] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858 Q=gpio[19] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858 Q=gpio[20] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858 Q=gpio[21] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858 Q=gpio[22] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$57858 Q=gpio[23] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058 Q=gpio[24] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058 Q=gpio[25] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058 Q=gpio[26] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058 Q=gpio[27] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058 Q=gpio[28] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058 Q=gpio[29] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058 Q=gpio[30] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58058 Q=gpio[31] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264 Q=leds[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264 Q=leds[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264 Q=leds[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264 Q=leds[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264 Q=leds[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264 Q=leds[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264 Q=leds[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58264 Q=leds[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58528 Q=leds[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58528 Q=leds[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58528 Q=leds[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58528 Q=leds[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58528 Q=leds[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58528 Q=leds[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58528 Q=leds[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58528 Q=leds[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58792 Q=leds[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58792 Q=leds[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58792 Q=leds[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58792 Q=leds[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58792 Q=leds[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58792 Q=leds[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58792 Q=leds[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$58792 Q=leds[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59056 Q=leds[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59056 Q=leds[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59056 Q=leds[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59056 Q=leds[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59056 Q=leds[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59056 Q=leds[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59056 Q=leds[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59056 Q=leds[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320 Q=pwm_connector[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320 Q=pwm_connector[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320 Q=pwm_connector[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320 Q=pwm_connector[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320 Q=pwm_connector[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320 Q=pwm_connector[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320 Q=pwm_connector[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59320 Q=pwm_connector[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584 Q=pwm_connector[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584 Q=pwm_connector[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584 Q=pwm_connector[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584 Q=pwm_connector[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584 Q=pwm_connector[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584 Q=pwm_connector[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584 Q=pwm_connector[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59584 Q=pwm_connector[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59848 Q=pwm_connector[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59848 Q=pwm_connector[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59848 Q=pwm_connector[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59848 Q=pwm_connector[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59848 Q=pwm_connector[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59848 Q=pwm_connector[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59848 Q=pwm_connector[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$59848 Q=pwm_connector[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112 Q=pwm_connector[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112 Q=pwm_connector[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112 Q=pwm_connector[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112 Q=pwm_connector[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112 Q=pwm_connector[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112 Q=pwm_connector[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112 Q=pwm_connector[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$64360$auto$dff2dffe.cc:175:make_patterns_logic$60112 Q=pwm_connector[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][0] Q=reset_cnt[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][1] Q=reset_cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][2] Q=reset_cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][3] Q=reset_cnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][4] Q=reset_cnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][5] Q=reset_cnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2642_Y[0] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349 Q=pwm.count_temp[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2642_Y[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349 Q=pwm.count_temp[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2642_Y[2] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349 Q=pwm.count_temp[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2642_Y[3] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349 Q=pwm.count_temp[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2642_Y[4] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349 Q=pwm.count_temp[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2642_Y[5] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349 Q=pwm.count_temp[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2642_Y[6] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349 Q=pwm.count_temp[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2642_Y[7] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349 Q=pwm.count_temp[7] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2642_Y[8] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349 Q=pwm.count_temp[8] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2642_Y[9] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60349 Q=pwm.count_temp[9] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$64360$auto$simplemap.cc:250:simplemap_eqne$60351[1] E=$abc$64360$auto$dff2dffe.cc:158:make_patterns_logic$60469 Q=pwm.pwm_counter S=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2634_Y[0] Q=pwm.counterI[0] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2634_Y[1] Q=pwm.counterI[1] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2634_Y[2] Q=pwm.counterI[2] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2634_Y[3] Q=pwm.counterI[3] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2634_Y[4] Q=pwm.counterI[4] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2634_Y[5] Q=pwm.counterI[5] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\pwm.$procmux$2634_Y[6] Q=pwm.counterI[6] R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$64360$techmap\pwm.$3\state[0:0] Q=pwm.state R=$abc$64360$auto$alumacc.cc:474:replace_alu$7281.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:169|pwm.v:23|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$64360$techmap\soc.$0\ram_ready[0:0] Q=soc.ram_ready
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:181|picosoc.v:188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_IO D_IN_0=flash_io0_di D_OUT_0=flash_io0_do OUTPUT_ENABLE=flash_io0_oe PACKAGE_PIN=flash_io0
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io1_di D_OUT_0=flash_io1_do OUTPUT_ENABLE=flash_io1_oe PACKAGE_PIN=flash_io1
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io2_di D_OUT_0=flash_io2_do OUTPUT_ENABLE=flash_io2_oe PACKAGE_PIN=flash_io2
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io3_di D_OUT_0=flash_io3_do OUTPUT_ENABLE=flash_io3_oe PACKAGE_PIN=flash_io3
.attr module_not_derived 00000000000000000000000000000001
.attr src "hardware.v:70"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_RAM40_4K MASK[0]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[1]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[2]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[3]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[4]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[5]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[6]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[7]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[8]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[9]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[10]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[11]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[12]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[13]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[14]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[15]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 RADDR[0]=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[0] RDATA[1]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[1] RDATA[2]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[2] RDATA[3]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[3] RDATA[4]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[4] RDATA[5]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[5] RDATA[6]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[6] RDATA[7]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[7] RDATA[8]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[8] RDATA[9]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[9] RDATA[10]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[10] RDATA[11]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[11] RDATA[12]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[12] RDATA[13]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[13] RDATA[14]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[14] RDATA[15]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8012[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[0] WDATA[1]=soc.cpu.cpuregs.wdata[1] WDATA[2]=soc.cpu.cpuregs.wdata[2] WDATA[3]=soc.cpu.cpuregs.wdata[3] WDATA[4]=soc.cpu.cpuregs.wdata[4] WDATA[5]=soc.cpu.cpuregs.wdata[5] WDATA[6]=soc.cpu.cpuregs.wdata[6] WDATA[7]=soc.cpu.cpuregs.wdata[7] WDATA[8]=soc.cpu.cpuregs.wdata[8] WDATA[9]=soc.cpu.cpuregs.wdata[9] WDATA[10]=soc.cpu.cpuregs.wdata[10] WDATA[11]=soc.cpu.cpuregs.wdata[11] WDATA[12]=soc.cpu.cpuregs.wdata[12] WDATA[13]=soc.cpu.cpuregs.wdata[13] WDATA[14]=soc.cpu.cpuregs.wdata[14] WDATA[15]=soc.cpu.cpuregs.wdata[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[1]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[2]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[3]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[4]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[5]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[6]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[7]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[8]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[9]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[10]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[11]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[12]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[13]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[14]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[15]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 RADDR[0]=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0] RADDR[1]=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1] RADDR[2]=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2] RADDR[3]=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3] RADDR[4]=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[0] RDATA[1]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[1] RDATA[2]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[2] RDATA[3]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[3] RDATA[4]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[4] RDATA[5]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[5] RDATA[6]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[6] RDATA[7]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[7] RDATA[8]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[8] RDATA[9]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[9] RDATA[10]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[10] RDATA[11]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[11] RDATA[12]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[12] RDATA[13]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[13] RDATA[14]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[14] RDATA[15]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8051[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[0] WDATA[1]=soc.cpu.cpuregs.wdata[1] WDATA[2]=soc.cpu.cpuregs.wdata[2] WDATA[3]=soc.cpu.cpuregs.wdata[3] WDATA[4]=soc.cpu.cpuregs.wdata[4] WDATA[5]=soc.cpu.cpuregs.wdata[5] WDATA[6]=soc.cpu.cpuregs.wdata[6] WDATA[7]=soc.cpu.cpuregs.wdata[7] WDATA[8]=soc.cpu.cpuregs.wdata[8] WDATA[9]=soc.cpu.cpuregs.wdata[9] WDATA[10]=soc.cpu.cpuregs.wdata[10] WDATA[11]=soc.cpu.cpuregs.wdata[11] WDATA[12]=soc.cpu.cpuregs.wdata[12] WDATA[13]=soc.cpu.cpuregs.wdata[13] WDATA[14]=soc.cpu.cpuregs.wdata[14] WDATA[15]=soc.cpu.cpuregs.wdata[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[1]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[2]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[3]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[4]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[5]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[6]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[7]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[8]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[9]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[10]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[11]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[12]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[13]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[14]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[15]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 RADDR[0]=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$64360$techmap8195\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[0] RDATA[1]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[1] RDATA[2]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[2] RDATA[3]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[3] RDATA[4]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[4] RDATA[5]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[5] RDATA[6]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[6] RDATA[7]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[7] RDATA[8]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[8] RDATA[9]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[9] RDATA[10]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[10] RDATA[11]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[11] RDATA[12]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[12] RDATA[13]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[13] RDATA[14]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[14] RDATA[15]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8095[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[16] WDATA[1]=soc.cpu.cpuregs.wdata[17] WDATA[2]=soc.cpu.cpuregs.wdata[18] WDATA[3]=soc.cpu.cpuregs.wdata[19] WDATA[4]=soc.cpu.cpuregs.wdata[20] WDATA[5]=soc.cpu.cpuregs.wdata[21] WDATA[6]=soc.cpu.cpuregs.wdata[22] WDATA[7]=soc.cpu.cpuregs.wdata[23] WDATA[8]=soc.cpu.cpuregs.wdata[24] WDATA[9]=soc.cpu.cpuregs.wdata[25] WDATA[10]=soc.cpu.cpuregs.wdata[26] WDATA[11]=soc.cpu.cpuregs.wdata[27] WDATA[12]=soc.cpu.cpuregs.wdata[28] WDATA[13]=soc.cpu.cpuregs.wdata[29] WDATA[14]=soc.cpu.cpuregs.wdata[30] WDATA[15]=soc.cpu.cpuregs.wdata[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[1]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[2]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[3]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[4]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[5]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[6]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[7]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[8]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[9]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[10]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[11]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[12]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[13]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[14]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 MASK[15]=$abc$64360$auto$opt_expr.cc:190:group_cell_inputs$8238 RADDR[0]=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0] RADDR[1]=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1] RADDR[2]=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2] RADDR[3]=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3] RADDR[4]=$abc$64360$techmap8194\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[0] RDATA[1]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[1] RDATA[2]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[2] RDATA[3]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[3] RDATA[4]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[4] RDATA[5]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[5] RDATA[6]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[6] RDATA[7]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[7] RDATA[8]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[8] RDATA[9]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[9] RDATA[10]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[10] RDATA[11]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[11] RDATA[12]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[12] RDATA[13]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[13] RDATA[14]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[14] RDATA[15]=$abc$64360$auto$memory_bram.cc:926:replace_cell$8134[15] RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[16] WDATA[1]=soc.cpu.cpuregs.wdata[17] WDATA[2]=soc.cpu.cpuregs.wdata[18] WDATA[3]=soc.cpu.cpuregs.wdata[19] WDATA[4]=soc.cpu.cpuregs.wdata[20] WDATA[5]=soc.cpu.cpuregs.wdata[21] WDATA[6]=soc.cpu.cpuregs.wdata[22] WDATA[7]=soc.cpu.cpuregs.wdata[23] WDATA[8]=soc.cpu.cpuregs.wdata[24] WDATA[9]=soc.cpu.cpuregs.wdata[25] WDATA[10]=soc.cpu.cpuregs.wdata[26] WDATA[11]=soc.cpu.cpuregs.wdata[27] WDATA[12]=soc.cpu.cpuregs.wdata[28] WDATA[13]=soc.cpu.cpuregs.wdata[29] WDATA[14]=soc.cpu.cpuregs.wdata[30] WDATA[15]=soc.cpu.cpuregs.wdata[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[0] RDATA[1]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[1] RDATA[2]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[0] RDATA[4]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[4] RDATA[5]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[5] RDATA[6]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[6] RDATA[7]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[7] RDATA[8]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[8] RDATA[9]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[9] RDATA[10]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[1] RDATA[12]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[12] RDATA[13]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[13] RDATA[14]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[14] RDATA[15]=$techmap8212\soc.memory.mem.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[0] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[1] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[0] RDATA[1]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[1] RDATA[2]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[2] RDATA[4]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[4] RDATA[5]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[5] RDATA[6]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[6] RDATA[7]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[7] RDATA[8]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[8] RDATA[9]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[9] RDATA[10]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[3] RDATA[12]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[12] RDATA[13]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[13] RDATA[14]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[14] RDATA[15]=$techmap8211\soc.memory.mem.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[2] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[3] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[0] RDATA[1]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[1] RDATA[2]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[20] RDATA[4]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[4] RDATA[5]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[5] RDATA[6]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[6] RDATA[7]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[7] RDATA[8]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[8] RDATA[9]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[9] RDATA[10]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[21] RDATA[12]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[12] RDATA[13]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[13] RDATA[14]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[14] RDATA[15]=$techmap8202\soc.memory.mem.10.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[20] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[21] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[0] RDATA[1]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[1] RDATA[2]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[22] RDATA[4]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[4] RDATA[5]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[5] RDATA[6]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[6] RDATA[7]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[7] RDATA[8]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[8] RDATA[9]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[9] RDATA[10]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[23] RDATA[12]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[12] RDATA[13]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[13] RDATA[14]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[14] RDATA[15]=$techmap8201\soc.memory.mem.11.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[22] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[23] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[0] RDATA[1]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[1] RDATA[2]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[24] RDATA[4]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[4] RDATA[5]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[5] RDATA[6]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[6] RDATA[7]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[7] RDATA[8]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[8] RDATA[9]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[9] RDATA[10]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[25] RDATA[12]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[12] RDATA[13]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[13] RDATA[14]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[14] RDATA[15]=$techmap8200\soc.memory.mem.12.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[24] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[25] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[0] RDATA[1]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[1] RDATA[2]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[26] RDATA[4]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[4] RDATA[5]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[5] RDATA[6]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[6] RDATA[7]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[7] RDATA[8]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[8] RDATA[9]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[9] RDATA[10]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[27] RDATA[12]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[12] RDATA[13]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[13] RDATA[14]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[14] RDATA[15]=$techmap8199\soc.memory.mem.13.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[26] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[27] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[0] RDATA[1]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[1] RDATA[2]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[28] RDATA[4]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[4] RDATA[5]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[5] RDATA[6]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[6] RDATA[7]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[7] RDATA[8]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[8] RDATA[9]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[9] RDATA[10]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[29] RDATA[12]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[12] RDATA[13]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[13] RDATA[14]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[14] RDATA[15]=$techmap8214\soc.memory.mem.14.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[28] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[29] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[0] RDATA[1]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[1] RDATA[2]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[30] RDATA[4]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[4] RDATA[5]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[5] RDATA[6]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[6] RDATA[7]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[7] RDATA[8]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[8] RDATA[9]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[9] RDATA[10]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[31] RDATA[12]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[12] RDATA[13]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[13] RDATA[14]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[14] RDATA[15]=$techmap8198\soc.memory.mem.15.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[30] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[31] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[0] RDATA[1]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[1] RDATA[2]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[4] RDATA[4]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[4] RDATA[5]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[5] RDATA[6]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[6] RDATA[7]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[7] RDATA[8]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[8] RDATA[9]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[9] RDATA[10]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[5] RDATA[12]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[12] RDATA[13]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[13] RDATA[14]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[14] RDATA[15]=$techmap8210\soc.memory.mem.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[4] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[5] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[0] RDATA[1]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[1] RDATA[2]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[6] RDATA[4]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[4] RDATA[5]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[5] RDATA[6]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[6] RDATA[7]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[7] RDATA[8]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[8] RDATA[9]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[9] RDATA[10]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[7] RDATA[12]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[12] RDATA[13]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[13] RDATA[14]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[14] RDATA[15]=$techmap8209\soc.memory.mem.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[6] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[7] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[0] RDATA[1]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[1] RDATA[2]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[8] RDATA[4]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[4] RDATA[5]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[5] RDATA[6]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[6] RDATA[7]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[7] RDATA[8]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[8] RDATA[9]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[9] RDATA[10]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[9] RDATA[12]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[12] RDATA[13]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[13] RDATA[14]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[14] RDATA[15]=$techmap8208\soc.memory.mem.4.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[8] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[9] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[0] RDATA[1]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[1] RDATA[2]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[10] RDATA[4]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[4] RDATA[5]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[5] RDATA[6]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[6] RDATA[7]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[7] RDATA[8]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[8] RDATA[9]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[9] RDATA[10]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[11] RDATA[12]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[12] RDATA[13]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[13] RDATA[14]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[14] RDATA[15]=$techmap8207\soc.memory.mem.5.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[10] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[11] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[0] RDATA[1]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[1] RDATA[2]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[12] RDATA[4]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[4] RDATA[5]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[5] RDATA[6]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[6] RDATA[7]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[7] RDATA[8]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[8] RDATA[9]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[9] RDATA[10]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[13] RDATA[12]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[12] RDATA[13]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[13] RDATA[14]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[14] RDATA[15]=$techmap8206\soc.memory.mem.6.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[12] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[13] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[0] RDATA[1]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[1] RDATA[2]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[14] RDATA[4]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[4] RDATA[5]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[5] RDATA[6]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[6] RDATA[7]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[7] RDATA[8]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[8] RDATA[9]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[9] RDATA[10]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[15] RDATA[12]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[12] RDATA[13]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[13] RDATA[14]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[14] RDATA[15]=$techmap8205\soc.memory.mem.7.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[14] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[15] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[0] RDATA[1]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[1] RDATA[2]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[16] RDATA[4]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[4] RDATA[5]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[5] RDATA[6]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[6] RDATA[7]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[7] RDATA[8]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[8] RDATA[9]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[9] RDATA[10]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[17] RDATA[12]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[12] RDATA[13]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[13] RDATA[14]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[14] RDATA[15]=$techmap8204\soc.memory.mem.8.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[16] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[17] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[0] RDATA[1]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[1] RDATA[2]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[18] RDATA[4]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[4] RDATA[5]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[5] RDATA[6]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[6] RDATA[7]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[7] RDATA[8]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[8] RDATA[9]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[9] RDATA[10]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[19] RDATA[12]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[12] RDATA[13]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[13] RDATA[14]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[14] RDATA[15]=$techmap8203\soc.memory.mem.9.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[18] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[19] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.names $true $auto$alumacc.cc:474:replace_alu$7185.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7196.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7201.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7212.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7234.C[0]
1 1
.names $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[0] $auto$alumacc.cc:474:replace_alu$7234.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7245.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7245.C[1]
1 1
.names $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[25] $auto$alumacc.cc:474:replace_alu$7245.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7250.C[0]
1 1
.names $abc$64360$auto$alumacc.cc:474:replace_alu$7234.BB[0] $auto$alumacc.cc:474:replace_alu$7250.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7263.C[0]
1 1
.names $abc$64360$auto$alumacc.cc:474:replace_alu$7263.BB[0] $auto$alumacc.cc:474:replace_alu$7263.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7268.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7281.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7284.C[0]
1 1
.names clock.counterI[0] $auto$alumacc.cc:474:replace_alu$7284.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7287.C[0]
1 1
.names clock.counterO[0] $auto$alumacc.cc:474:replace_alu$7287.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7290.C[0]
1 1
.names pwm.counterI[0] $auto$alumacc.cc:474:replace_alu$7290.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7293.C[0]
1 1
.names pwm.count_temp[0] $auto$alumacc.cc:474:replace_alu$7293.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7296.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7299.C[0]
1 1
.names soc.cpu.count_cycle[0] $auto$alumacc.cc:474:replace_alu$7299.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7302.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7305.C[0]
1 1
.names soc.cpu.count_instr[0] $auto$alumacc.cc:474:replace_alu$7305.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7308.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7311.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7314.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7317.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7326.C[0]
1 1
.names $abc$64360$auto$alumacc.cc:474:replace_alu$7326.C[31] $auto$alumacc.cc:474:replace_alu$7326.C[31]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7333.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7336.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7343.C[0]
1 1
.names soc.cpu.pcpi_timeout_counter[0] $auto$alumacc.cc:474:replace_alu$7343.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7346.C[0]
1 1
.names soc.cpu.timer[0] $auto$alumacc.cc:474:replace_alu$7346.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7355.C[0]
1 1
.names $abc$64360$auto$alumacc.cc:474:replace_alu$7355.BB[0] $auto$alumacc.cc:474:replace_alu$7355.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7358.C[0]
1 1
.names $abc$64360$auto$alumacc.cc:474:replace_alu$7326.BB[0] $auto$alumacc.cc:474:replace_alu$7358.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7361.C[0]
1 1
.names $abc$64360$auto$alumacc.cc:474:replace_alu$7361.BB[0] $auto$alumacc.cc:474:replace_alu$7361.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7364.C[0]
1 1
.names $abc$64360$auto$alumacc.cc:474:replace_alu$7364.BB[0] $auto$alumacc.cc:474:replace_alu$7364.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7367.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7370.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7373.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7379.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7382.C[0]
1 1
.names soc.spimemio.rd_addr[2] $auto$alumacc.cc:474:replace_alu$7382.C[1]
1 1
.names $abc$64360$auto$alumacc.cc:474:replace_alu$7382.C[22] $auto$alumacc.cc:474:replace_alu$7382.C[22]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7385.C[0]
1 1
.names soc.simpleuart.send_bitcnt[0] $auto$alumacc.cc:474:replace_alu$7385.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7388.C[0]
1 1
.names soc.simpleuart.recv_state[0] $auto$alumacc.cc:474:replace_alu$7388.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7391.C[0]
1 1
.names soc.simpleuart.recv_divcnt[0] $auto$alumacc.cc:474:replace_alu$7391.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$7394.C[0]
1 1
.names soc.simpleuart.send_divcnt[0] $auto$alumacc.cc:474:replace_alu$7394.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$7397.C[0]
1 1
.names soc.cpu.pcpi_mul.mul_counter[0] $auto$alumacc.cc:474:replace_alu$7397.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$12106.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$12106.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23831.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23831.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23838.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23838.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23846.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23846.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23873.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23873.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23880.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23880.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23888.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23888.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23895.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23895.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23922.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23922.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23929.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23929.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23937.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23937.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23944.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23944.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23973.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23973.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23980.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23980.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23988.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23988.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$23995.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$23995.C[1]
1 1
.names $abc$64360$auto$simplemap.cc:309:simplemap_lut$62392[0] $auto$wreduce.cc:454:run$7031[0]
1 1
.names $abc$64360$auto$simplemap.cc:309:simplemap_lut$62620[0] $auto$wreduce.cc:454:run$7045[0]
1 1
.names $abc$64360$auto$wreduce.cc:454:run$7045[5] $auto$wreduce.cc:454:run$7045[5]
1 1
.names soc.memory.rdata[30] $techmap8198\soc.memory.mem.15.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[31] $techmap8198\soc.memory.mem.15.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[26] $techmap8199\soc.memory.mem.13.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[27] $techmap8199\soc.memory.mem.13.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[24] $techmap8200\soc.memory.mem.12.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[25] $techmap8200\soc.memory.mem.12.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[22] $techmap8201\soc.memory.mem.11.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[23] $techmap8201\soc.memory.mem.11.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[20] $techmap8202\soc.memory.mem.10.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[21] $techmap8202\soc.memory.mem.10.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[18] $techmap8203\soc.memory.mem.9.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[19] $techmap8203\soc.memory.mem.9.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[16] $techmap8204\soc.memory.mem.8.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[17] $techmap8204\soc.memory.mem.8.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[14] $techmap8205\soc.memory.mem.7.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[15] $techmap8205\soc.memory.mem.7.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[12] $techmap8206\soc.memory.mem.6.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[13] $techmap8206\soc.memory.mem.6.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[10] $techmap8207\soc.memory.mem.5.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[11] $techmap8207\soc.memory.mem.5.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[8] $techmap8208\soc.memory.mem.4.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[9] $techmap8208\soc.memory.mem.4.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[6] $techmap8209\soc.memory.mem.3.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[7] $techmap8209\soc.memory.mem.3.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[4] $techmap8210\soc.memory.mem.2.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[5] $techmap8210\soc.memory.mem.2.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[2] $techmap8211\soc.memory.mem.1.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[3] $techmap8211\soc.memory.mem.1.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[0] $techmap8212\soc.memory.mem.0.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[1] $techmap8212\soc.memory.mem.0.0.0.A1DATA_16[11]
1 1
.names soc.memory.rdata[28] $techmap8214\soc.memory.mem.14.0.0.A1DATA_16[3]
1 1
.names soc.memory.rdata[29] $techmap8214\soc.memory.mem.14.0.0.A1DATA_16[11]
1 1
.names $abc$64360$auto$simplemap.cc:309:simplemap_lut$62349[2] $techmap\soc.cpu.$add$picorv32.v:1405$2429_Y[0]
1 1
.names $abc$64360$auto$simplemap.cc:309:simplemap_lut$62368[2] $techmap\soc.cpu.$add$picorv32.v:1542$2487_Y[0]
1 1
.names clk_16mhz clk
1 1
.names clk_16mhz clock.clk
1 1
.names clock.counterO[0] clock.clock_out[0]
1 1
.names clock.counterO[1] clock.clock_out[1]
1 1
.names clock.counterO[2] clock.clock_out[2]
1 1
.names clock.counterO[3] clock.clock_out[3]
1 1
.names clock.counterO[4] clock.clock_out[4]
1 1
.names clock.counterO[5] clock.clock_out[5]
1 1
.names clock.counterO[6] clock.clock_out[6]
1 1
.names clock.counterO[7] clock.clock_out[7]
1 1
.names clock.counterO[8] clock.clock_out[8]
1 1
.names clock.counterO[9] clock.clock_out[9]
1 1
.names clock.counterO[10] clock.clock_out[10]
1 1
.names clock.counterO[11] clock.clock_out[11]
1 1
.names clock.counterO[12] clock.clock_out[12]
1 1
.names clock.counterO[13] clock.clock_out[13]
1 1
.names clock.counterO[14] clock.clock_out[14]
1 1
.names clock.counterO[15] clock.clock_out[15]
1 1
.names clock.counterO[16] clock.clock_out[16]
1 1
.names clock.counterO[17] clock.clock_out[17]
1 1
.names clock.counterO[18] clock.clock_out[18]
1 1
.names clock.counterO[19] clock.clock_out[19]
1 1
.names clock.counterO[20] clock.clock_out[20]
1 1
.names clock.counterO[21] clock.clock_out[21]
1 1
.names clock.counterO[22] clock.clock_out[22]
1 1
.names clock.counterO[23] clock.clock_out[23]
1 1
.names clock.counterO[24] clock.clock_out[24]
1 1
.names clock.counterO[25] clock.clock_out[25]
1 1
.names clock.counterO[26] clock.clock_out[26]
1 1
.names clock.counterO[27] clock.clock_out[27]
1 1
.names clock.counterO[28] clock.clock_out[28]
1 1
.names clock.counterO[29] clock.clock_out[29]
1 1
.names clock.counterO[30] clock.clock_out[30]
1 1
.names $false clock.counterI[11]
1 1
.names $false clock.counterI[12]
1 1
.names $false clock.counterI[13]
1 1
.names $false clock.counterI[14]
1 1
.names $false clock.counterI[15]
1 1
.names $false clock.counterI[16]
1 1
.names $false clock.counterI[17]
1 1
.names $false clock.counterI[18]
1 1
.names $false clock.counterI[19]
1 1
.names $false clock.counterI[20]
1 1
.names $false clock.counterI[21]
1 1
.names $false clock.counterI[22]
1 1
.names $false clock.counterI[23]
1 1
.names $false clock.counterI[24]
1 1
.names $false clock.counterI[25]
1 1
.names $false clock.counterI[26]
1 1
.names $false clock.counterI[27]
1 1
.names $false clock.counterI[28]
1 1
.names $false clock.counterI[29]
1 1
.names $false clock.counterI[30]
1 1
.names $false clock.counterI[31]
1 1
.names clock.clock_out[31] clock.counterO[31]
1 1
.names resetn clock.resetn
1 1
.names $false clockO[0]
1 1
.names $false clockO[1]
1 1
.names $false clockO[2]
1 1
.names $false clockO[3]
1 1
.names $false clockO[4]
1 1
.names $false clockO[5]
1 1
.names $false clockO[6]
1 1
.names $false clockO[7]
1 1
.names $false clockO[8]
1 1
.names $false clockO[9]
1 1
.names $false clockO[10]
1 1
.names $false clockO[11]
1 1
.names $false clockO[12]
1 1
.names $false clockO[13]
1 1
.names $false clockO[14]
1 1
.names $false clockO[15]
1 1
.names $false clockO[16]
1 1
.names $false clockO[17]
1 1
.names $false clockO[18]
1 1
.names $false clockO[19]
1 1
.names $false clockO[20]
1 1
.names $false clockO[21]
1 1
.names $false clockO[22]
1 1
.names $false clockO[23]
1 1
.names $false clockO[24]
1 1
.names $false clockO[25]
1 1
.names $false clockO[26]
1 1
.names $false clockO[27]
1 1
.names $false clockO[28]
1 1
.names $false clockO[29]
1 1
.names $false clockO[30]
1 1
.names $false clockO[31]
1 1
.names clock.counterO[0] clock_out[0]
1 1
.names clock.counterO[1] clock_out[1]
1 1
.names clock.counterO[2] clock_out[2]
1 1
.names clock.counterO[3] clock_out[3]
1 1
.names clock.counterO[4] clock_out[4]
1 1
.names clock.counterO[5] clock_out[5]
1 1
.names clock.counterO[6] clock_out[6]
1 1
.names clock.counterO[7] clock_out[7]
1 1
.names clock.counterO[8] clock_out[8]
1 1
.names clock.counterO[9] clock_out[9]
1 1
.names clock.counterO[10] clock_out[10]
1 1
.names clock.counterO[11] clock_out[11]
1 1
.names clock.counterO[12] clock_out[12]
1 1
.names clock.counterO[13] clock_out[13]
1 1
.names clock.counterO[14] clock_out[14]
1 1
.names clock.counterO[15] clock_out[15]
1 1
.names clock.counterO[16] clock_out[16]
1 1
.names clock.counterO[17] clock_out[17]
1 1
.names clock.counterO[18] clock_out[18]
1 1
.names clock.counterO[19] clock_out[19]
1 1
.names clock.counterO[20] clock_out[20]
1 1
.names clock.counterO[21] clock_out[21]
1 1
.names clock.counterO[22] clock_out[22]
1 1
.names clock.counterO[23] clock_out[23]
1 1
.names clock.counterO[24] clock_out[24]
1 1
.names clock.counterO[25] clock_out[25]
1 1
.names clock.counterO[26] clock_out[26]
1 1
.names clock.counterO[27] clock_out[27]
1 1
.names clock.counterO[28] clock_out[28]
1 1
.names clock.counterO[29] clock_out[29]
1 1
.names clock.counterO[30] clock_out[30]
1 1
.names clock.clock_out[31] clock_out[31]
1 1
.names soc.cpu.mem_addr[0] iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] iomem_addr[31]
1 1
.names soc.cpu.mem_wdata[0] iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] iomem_wstrb[3]
1 1
.names pwm.pwm_counter pin_20
1 1
.names $true pin_pu
1 1
.names $false pin_usbn
1 1
.names $false pin_usbp
1 1
.names clk_16mhz pwm.clk
1 1
.names $false pwm.counterI[7]
1 1
.names $false pwm.counterI[8]
1 1
.names $false pwm.counterI[9]
1 1
.names $false pwm.counterI[10]
1 1
.names $false pwm.counterI[11]
1 1
.names $false pwm.counterI[12]
1 1
.names $false pwm.counterI[13]
1 1
.names $false pwm.counterI[14]
1 1
.names $false pwm.counterI[15]
1 1
.names $false pwm.counterI[16]
1 1
.names $false pwm.counterI[17]
1 1
.names $false pwm.counterI[18]
1 1
.names $false pwm.counterI[19]
1 1
.names $false pwm.counterI[20]
1 1
.names $false pwm.counterI[21]
1 1
.names $false pwm.counterI[22]
1 1
.names $false pwm.counterI[23]
1 1
.names $false pwm.counterI[24]
1 1
.names $false pwm.counterI[25]
1 1
.names $false pwm.counterI[26]
1 1
.names $false pwm.counterI[27]
1 1
.names $false pwm.counterI[28]
1 1
.names $false pwm.counterI[29]
1 1
.names $false pwm.counterI[30]
1 1
.names $false pwm.counterI[31]
1 1
.names pwm_connector[0] pwm.pwm_in[0]
1 1
.names pwm_connector[1] pwm.pwm_in[1]
1 1
.names pwm_connector[2] pwm.pwm_in[2]
1 1
.names pwm_connector[3] pwm.pwm_in[3]
1 1
.names pwm_connector[4] pwm.pwm_in[4]
1 1
.names pwm_connector[5] pwm.pwm_in[5]
1 1
.names pwm_connector[6] pwm.pwm_in[6]
1 1
.names pwm_connector[7] pwm.pwm_in[7]
1 1
.names pwm_connector[8] pwm.pwm_in[8]
1 1
.names pwm_connector[9] pwm.pwm_in[9]
1 1
.names pwm_connector[10] pwm.pwm_in[10]
1 1
.names pwm_connector[11] pwm.pwm_in[11]
1 1
.names pwm_connector[12] pwm.pwm_in[12]
1 1
.names pwm_connector[13] pwm.pwm_in[13]
1 1
.names pwm_connector[14] pwm.pwm_in[14]
1 1
.names pwm_connector[15] pwm.pwm_in[15]
1 1
.names pwm_connector[16] pwm.pwm_in[16]
1 1
.names pwm_connector[17] pwm.pwm_in[17]
1 1
.names pwm_connector[18] pwm.pwm_in[18]
1 1
.names pwm_connector[19] pwm.pwm_in[19]
1 1
.names pwm_connector[20] pwm.pwm_in[20]
1 1
.names pwm_connector[21] pwm.pwm_in[21]
1 1
.names pwm_connector[22] pwm.pwm_in[22]
1 1
.names pwm_connector[23] pwm.pwm_in[23]
1 1
.names pwm_connector[24] pwm.pwm_in[24]
1 1
.names pwm_connector[25] pwm.pwm_in[25]
1 1
.names pwm_connector[26] pwm.pwm_in[26]
1 1
.names pwm_connector[27] pwm.pwm_in[27]
1 1
.names pwm_connector[28] pwm.pwm_in[28]
1 1
.names pwm_connector[29] pwm.pwm_in[29]
1 1
.names pwm_connector[30] pwm.pwm_in[30]
1 1
.names pwm_connector[31] pwm.pwm_in[31]
1 1
.names pwm.pwm_counter pwm.pwm_out
1 1
.names resetn pwm.resetn
1 1
.names pwm.pwm_counter pwm_out
1 1
.names clk_16mhz soc.clk
1 1
.names clk_16mhz soc.cpu.clk
1 1
.names clk_16mhz soc.cpu.cpuregs.clk
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs.raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs.raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs.raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs.raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs.raddr1[4]
1 1
.names soc.cpu.decoded_rs1[5] soc.cpu.cpuregs.raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs.raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs.raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs.raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs.raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs.raddr2[4]
1 1
.names soc.cpu.decoded_rs2[5] soc.cpu.cpuregs.raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs.waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs.waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs.waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs.waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs.waddr[4]
1 1
.names soc.cpu.latched_rd[5] soc.cpu.cpuregs.waddr[5]
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs_raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs_raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs_raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs_raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs_raddr1[4]
1 1
.names soc.cpu.decoded_rs1[5] soc.cpu.cpuregs_raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs_raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs_raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs_raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs_raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs_raddr2[4]
1 1
.names soc.cpu.decoded_rs2[5] soc.cpu.cpuregs_raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs_waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs_waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs_waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs_waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs_waddr[4]
1 1
.names soc.cpu.latched_rd[5] soc.cpu.cpuregs_waddr[5]
1 1
.names soc.cpu.cpuregs.wdata[0] soc.cpu.cpuregs_wrdata[0]
1 1
.names soc.cpu.cpuregs.wdata[1] soc.cpu.cpuregs_wrdata[1]
1 1
.names soc.cpu.cpuregs.wdata[2] soc.cpu.cpuregs_wrdata[2]
1 1
.names soc.cpu.cpuregs.wdata[3] soc.cpu.cpuregs_wrdata[3]
1 1
.names soc.cpu.cpuregs.wdata[4] soc.cpu.cpuregs_wrdata[4]
1 1
.names soc.cpu.cpuregs.wdata[5] soc.cpu.cpuregs_wrdata[5]
1 1
.names soc.cpu.cpuregs.wdata[6] soc.cpu.cpuregs_wrdata[6]
1 1
.names soc.cpu.cpuregs.wdata[7] soc.cpu.cpuregs_wrdata[7]
1 1
.names soc.cpu.cpuregs.wdata[8] soc.cpu.cpuregs_wrdata[8]
1 1
.names soc.cpu.cpuregs.wdata[9] soc.cpu.cpuregs_wrdata[9]
1 1
.names soc.cpu.cpuregs.wdata[10] soc.cpu.cpuregs_wrdata[10]
1 1
.names soc.cpu.cpuregs.wdata[11] soc.cpu.cpuregs_wrdata[11]
1 1
.names soc.cpu.cpuregs.wdata[12] soc.cpu.cpuregs_wrdata[12]
1 1
.names soc.cpu.cpuregs.wdata[13] soc.cpu.cpuregs_wrdata[13]
1 1
.names soc.cpu.cpuregs.wdata[14] soc.cpu.cpuregs_wrdata[14]
1 1
.names soc.cpu.cpuregs.wdata[15] soc.cpu.cpuregs_wrdata[15]
1 1
.names soc.cpu.cpuregs.wdata[16] soc.cpu.cpuregs_wrdata[16]
1 1
.names soc.cpu.cpuregs.wdata[17] soc.cpu.cpuregs_wrdata[17]
1 1
.names soc.cpu.cpuregs.wdata[18] soc.cpu.cpuregs_wrdata[18]
1 1
.names soc.cpu.cpuregs.wdata[19] soc.cpu.cpuregs_wrdata[19]
1 1
.names soc.cpu.cpuregs.wdata[20] soc.cpu.cpuregs_wrdata[20]
1 1
.names soc.cpu.cpuregs.wdata[21] soc.cpu.cpuregs_wrdata[21]
1 1
.names soc.cpu.cpuregs.wdata[22] soc.cpu.cpuregs_wrdata[22]
1 1
.names soc.cpu.cpuregs.wdata[23] soc.cpu.cpuregs_wrdata[23]
1 1
.names soc.cpu.cpuregs.wdata[24] soc.cpu.cpuregs_wrdata[24]
1 1
.names soc.cpu.cpuregs.wdata[25] soc.cpu.cpuregs_wrdata[25]
1 1
.names soc.cpu.cpuregs.wdata[26] soc.cpu.cpuregs_wrdata[26]
1 1
.names soc.cpu.cpuregs.wdata[27] soc.cpu.cpuregs_wrdata[27]
1 1
.names soc.cpu.cpuregs.wdata[28] soc.cpu.cpuregs_wrdata[28]
1 1
.names soc.cpu.cpuregs.wdata[29] soc.cpu.cpuregs_wrdata[29]
1 1
.names soc.cpu.cpuregs.wdata[30] soc.cpu.cpuregs_wrdata[30]
1 1
.names soc.cpu.cpuregs.wdata[31] soc.cpu.cpuregs_wrdata[31]
1 1
.names soc.cpu.mem_addr[0] soc.cpu.dbg_mem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.cpu.dbg_mem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.cpu.dbg_mem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.cpu.dbg_mem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.cpu.dbg_mem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.cpu.dbg_mem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.cpu.dbg_mem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.cpu.dbg_mem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.cpu.dbg_mem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.cpu.dbg_mem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.cpu.dbg_mem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.cpu.dbg_mem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.cpu.dbg_mem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.cpu.dbg_mem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.cpu.dbg_mem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.cpu.dbg_mem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.cpu.dbg_mem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.cpu.dbg_mem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.cpu.dbg_mem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.cpu.dbg_mem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.cpu.dbg_mem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.cpu.dbg_mem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.cpu.dbg_mem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.cpu.dbg_mem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.cpu.dbg_mem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.cpu.dbg_mem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.cpu.dbg_mem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.cpu.dbg_mem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.cpu.dbg_mem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.cpu.dbg_mem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.cpu.dbg_mem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.cpu.dbg_mem_addr[31]
1 1
.names soc.cpu.mem_rdata[16] soc.cpu.dbg_mem_rdata[16]
1 1
.names soc.cpu.mem_rdata[17] soc.cpu.dbg_mem_rdata[17]
1 1
.names soc.cpu.mem_rdata[18] soc.cpu.dbg_mem_rdata[18]
1 1
.names soc.cpu.mem_rdata[19] soc.cpu.dbg_mem_rdata[19]
1 1
.names soc.cpu.mem_rdata[20] soc.cpu.dbg_mem_rdata[20]
1 1
.names soc.cpu.mem_rdata[21] soc.cpu.dbg_mem_rdata[21]
1 1
.names soc.cpu.mem_rdata[22] soc.cpu.dbg_mem_rdata[22]
1 1
.names soc.cpu.mem_rdata[23] soc.cpu.dbg_mem_rdata[23]
1 1
.names soc.cpu.mem_rdata[24] soc.cpu.dbg_mem_rdata[24]
1 1
.names soc.cpu.mem_rdata[25] soc.cpu.dbg_mem_rdata[25]
1 1
.names soc.cpu.mem_rdata[26] soc.cpu.dbg_mem_rdata[26]
1 1
.names soc.cpu.mem_rdata[27] soc.cpu.dbg_mem_rdata[27]
1 1
.names soc.cpu.mem_rdata[28] soc.cpu.dbg_mem_rdata[28]
1 1
.names soc.cpu.mem_rdata[29] soc.cpu.dbg_mem_rdata[29]
1 1
.names soc.cpu.mem_rdata[30] soc.cpu.dbg_mem_rdata[30]
1 1
.names soc.cpu.mem_rdata[31] soc.cpu.dbg_mem_rdata[31]
1 1
.names soc.cpu.mem_valid soc.cpu.dbg_mem_valid
1 1
.names soc.cpu.mem_wdata[0] soc.cpu.dbg_mem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.cpu.dbg_mem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.cpu.dbg_mem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.cpu.dbg_mem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.cpu.dbg_mem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.cpu.dbg_mem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.cpu.dbg_mem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.cpu.dbg_mem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.cpu.dbg_mem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.cpu.dbg_mem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.cpu.dbg_mem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.cpu.dbg_mem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.cpu.dbg_mem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.cpu.dbg_mem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.cpu.dbg_mem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.cpu.dbg_mem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.cpu.dbg_mem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.cpu.dbg_mem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.cpu.dbg_mem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.cpu.dbg_mem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.cpu.dbg_mem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.cpu.dbg_mem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.cpu.dbg_mem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.cpu.dbg_mem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.cpu.dbg_mem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.cpu.dbg_mem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.cpu.dbg_mem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.cpu.dbg_mem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.cpu.dbg_mem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.cpu.dbg_mem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.cpu.dbg_mem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.cpu.dbg_mem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.cpu.dbg_mem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.cpu.dbg_mem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.cpu.dbg_mem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.cpu.dbg_mem_wstrb[3]
1 1
.names $undef soc.cpu.decoded_rs[0]
1 1
.names $undef soc.cpu.decoded_rs[1]
1 1
.names $undef soc.cpu.decoded_rs[2]
1 1
.names $undef soc.cpu.decoded_rs[3]
1 1
.names $undef soc.cpu.decoded_rs[4]
1 1
.names $undef soc.cpu.decoded_rs[5]
1 1
.names $false soc.cpu.irq[0]
1 1
.names $false soc.cpu.irq[1]
1 1
.names $false soc.cpu.irq[2]
1 1
.names $false soc.cpu.irq[3]
1 1
.names $false soc.cpu.irq[4]
1 1
.names $false soc.cpu.irq[5]
1 1
.names $false soc.cpu.irq[6]
1 1
.names $false soc.cpu.irq[7]
1 1
.names $false soc.cpu.irq[8]
1 1
.names $false soc.cpu.irq[9]
1 1
.names $false soc.cpu.irq[10]
1 1
.names $false soc.cpu.irq[11]
1 1
.names $false soc.cpu.irq[12]
1 1
.names $false soc.cpu.irq[13]
1 1
.names $false soc.cpu.irq[14]
1 1
.names $false soc.cpu.irq[15]
1 1
.names $false soc.cpu.irq[16]
1 1
.names $false soc.cpu.irq[17]
1 1
.names $false soc.cpu.irq[18]
1 1
.names $false soc.cpu.irq[19]
1 1
.names $false soc.cpu.irq[20]
1 1
.names $false soc.cpu.irq[21]
1 1
.names $false soc.cpu.irq[22]
1 1
.names $false soc.cpu.irq[23]
1 1
.names $false soc.cpu.irq[24]
1 1
.names $false soc.cpu.irq[25]
1 1
.names $false soc.cpu.irq[26]
1 1
.names $false soc.cpu.irq[27]
1 1
.names $false soc.cpu.irq[28]
1 1
.names $false soc.cpu.irq[29]
1 1
.names $false soc.cpu.irq[30]
1 1
.names $false soc.cpu.irq[31]
1 1
.names $false soc.cpu.mem_la_addr[0]
1 1
.names $false soc.cpu.mem_la_addr[1]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.mem_la_wdata[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.mem_la_wdata[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.mem_la_wdata[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.mem_la_wdata[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.mem_la_wdata[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.mem_la_wdata[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.mem_la_wdata[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.mem_la_wdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[0] soc.cpu.mem_rdata[0]
1 1
.names soc.cpu.dbg_mem_rdata[1] soc.cpu.mem_rdata[1]
1 1
.names soc.cpu.dbg_mem_rdata[2] soc.cpu.mem_rdata[2]
1 1
.names soc.cpu.dbg_mem_rdata[3] soc.cpu.mem_rdata[3]
1 1
.names soc.cpu.dbg_mem_rdata[4] soc.cpu.mem_rdata[4]
1 1
.names soc.cpu.dbg_mem_rdata[5] soc.cpu.mem_rdata[5]
1 1
.names soc.cpu.dbg_mem_rdata[6] soc.cpu.mem_rdata[6]
1 1
.names soc.cpu.dbg_mem_rdata[7] soc.cpu.mem_rdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[8] soc.cpu.mem_rdata[8]
1 1
.names soc.cpu.dbg_mem_rdata[9] soc.cpu.mem_rdata[9]
1 1
.names soc.cpu.dbg_mem_rdata[10] soc.cpu.mem_rdata[10]
1 1
.names soc.cpu.dbg_mem_rdata[11] soc.cpu.mem_rdata[11]
1 1
.names soc.cpu.dbg_mem_rdata[12] soc.cpu.mem_rdata[12]
1 1
.names soc.cpu.dbg_mem_rdata[13] soc.cpu.mem_rdata[13]
1 1
.names soc.cpu.dbg_mem_rdata[14] soc.cpu.mem_rdata[14]
1 1
.names soc.cpu.dbg_mem_rdata[15] soc.cpu.mem_rdata[15]
1 1
.names $undef soc.cpu.next_pc[0]
1 1
.names clk_16mhz soc.cpu.pcpi_div.clk
1 1
.names soc.cpu.pcpi_insn[0] soc.cpu.pcpi_div.pcpi_insn[0]
1 1
.names soc.cpu.pcpi_insn[1] soc.cpu.pcpi_div.pcpi_insn[1]
1 1
.names soc.cpu.pcpi_insn[2] soc.cpu.pcpi_div.pcpi_insn[2]
1 1
.names soc.cpu.pcpi_insn[3] soc.cpu.pcpi_div.pcpi_insn[3]
1 1
.names soc.cpu.pcpi_insn[4] soc.cpu.pcpi_div.pcpi_insn[4]
1 1
.names soc.cpu.pcpi_insn[5] soc.cpu.pcpi_div.pcpi_insn[5]
1 1
.names soc.cpu.pcpi_insn[6] soc.cpu.pcpi_div.pcpi_insn[6]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[11]
1 1
.names soc.cpu.pcpi_insn[12] soc.cpu.pcpi_div.pcpi_insn[12]
1 1
.names soc.cpu.pcpi_insn[13] soc.cpu.pcpi_div.pcpi_insn[13]
1 1
.names soc.cpu.pcpi_insn[14] soc.cpu.pcpi_div.pcpi_insn[14]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[24]
1 1
.names soc.cpu.pcpi_insn[25] soc.cpu.pcpi_div.pcpi_insn[25]
1 1
.names soc.cpu.pcpi_insn[26] soc.cpu.pcpi_div.pcpi_insn[26]
1 1
.names soc.cpu.pcpi_insn[27] soc.cpu.pcpi_div.pcpi_insn[27]
1 1
.names soc.cpu.pcpi_insn[28] soc.cpu.pcpi_div.pcpi_insn[28]
1 1
.names soc.cpu.pcpi_insn[29] soc.cpu.pcpi_div.pcpi_insn[29]
1 1
.names soc.cpu.pcpi_insn[30] soc.cpu.pcpi_div.pcpi_insn[30]
1 1
.names soc.cpu.pcpi_insn[31] soc.cpu.pcpi_div.pcpi_insn[31]
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div.pcpi_ready
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_div.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_div.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_div.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_div.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_div.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_div.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_div.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_div.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_div.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_div.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_div.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_div.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_div.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_div.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_div.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_div.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_div.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_div.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_div.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_div.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_div.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_div.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_div.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_div.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_div.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_div.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_div.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_div.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_div.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_div.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_div.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_div.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_div.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_div.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_div.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_div.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_div.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_div.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_div.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_div.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_div.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_div.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_div.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_div.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_div.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_div.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_div.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_div.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_div.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_div.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_div.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_div.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_div.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_div.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_div.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_div.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_div.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_div.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_div.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_div.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_div.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_div.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_div.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_div.pcpi_rs2[31]
1 1
.names soc.cpu.pcpi_valid soc.cpu.pcpi_div.pcpi_valid
1 1
.names resetn soc.cpu.pcpi_div.resetn
1 1
.names soc.cpu.pcpi_div.pcpi_rd[0] soc.cpu.pcpi_div_rd[0]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[1] soc.cpu.pcpi_div_rd[1]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[2] soc.cpu.pcpi_div_rd[2]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[3] soc.cpu.pcpi_div_rd[3]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[4] soc.cpu.pcpi_div_rd[4]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[5] soc.cpu.pcpi_div_rd[5]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[6] soc.cpu.pcpi_div_rd[6]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[7] soc.cpu.pcpi_div_rd[7]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[8] soc.cpu.pcpi_div_rd[8]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[9] soc.cpu.pcpi_div_rd[9]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[10] soc.cpu.pcpi_div_rd[10]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[11] soc.cpu.pcpi_div_rd[11]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[12] soc.cpu.pcpi_div_rd[12]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[13] soc.cpu.pcpi_div_rd[13]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[14] soc.cpu.pcpi_div_rd[14]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[15] soc.cpu.pcpi_div_rd[15]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[16] soc.cpu.pcpi_div_rd[16]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[17] soc.cpu.pcpi_div_rd[17]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[18] soc.cpu.pcpi_div_rd[18]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[19] soc.cpu.pcpi_div_rd[19]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[20] soc.cpu.pcpi_div_rd[20]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[21] soc.cpu.pcpi_div_rd[21]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[22] soc.cpu.pcpi_div_rd[22]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[23] soc.cpu.pcpi_div_rd[23]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[24] soc.cpu.pcpi_div_rd[24]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[25] soc.cpu.pcpi_div_rd[25]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[26] soc.cpu.pcpi_div_rd[26]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[27] soc.cpu.pcpi_div_rd[27]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[28] soc.cpu.pcpi_div_rd[28]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[29] soc.cpu.pcpi_div_rd[29]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[30] soc.cpu.pcpi_div_rd[30]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[31] soc.cpu.pcpi_div_rd[31]
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div_ready
1 1
.names soc.cpu.pcpi_div.pcpi_wait soc.cpu.pcpi_div_wait
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div_wr
1 1
.names $undef soc.cpu.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_insn[11]
1 1
.names $undef soc.cpu.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_insn[24]
1 1
.names $true soc.cpu.pcpi_int_wr
1 1
.names clk_16mhz soc.cpu.pcpi_mul.clk
1 1
.names $true soc.cpu.pcpi_mul.i[0]
1 1
.names $false soc.cpu.pcpi_mul.i[1]
1 1
.names $false soc.cpu.pcpi_mul.i[2]
1 1
.names $false soc.cpu.pcpi_mul.i[3]
1 1
.names $false soc.cpu.pcpi_mul.i[4]
1 1
.names $false soc.cpu.pcpi_mul.i[5]
1 1
.names $false soc.cpu.pcpi_mul.i[6]
1 1
.names $false soc.cpu.pcpi_mul.i[7]
1 1
.names $false soc.cpu.pcpi_mul.i[8]
1 1
.names $false soc.cpu.pcpi_mul.i[9]
1 1
.names $false soc.cpu.pcpi_mul.i[10]
1 1
.names $false soc.cpu.pcpi_mul.i[11]
1 1
.names $false soc.cpu.pcpi_mul.i[12]
1 1
.names $false soc.cpu.pcpi_mul.i[13]
1 1
.names $false soc.cpu.pcpi_mul.i[14]
1 1
.names $false soc.cpu.pcpi_mul.i[15]
1 1
.names $false soc.cpu.pcpi_mul.i[16]
1 1
.names $false soc.cpu.pcpi_mul.i[17]
1 1
.names $false soc.cpu.pcpi_mul.i[18]
1 1
.names $false soc.cpu.pcpi_mul.i[19]
1 1
.names $false soc.cpu.pcpi_mul.i[20]
1 1
.names $false soc.cpu.pcpi_mul.i[21]
1 1
.names $false soc.cpu.pcpi_mul.i[22]
1 1
.names $false soc.cpu.pcpi_mul.i[23]
1 1
.names $false soc.cpu.pcpi_mul.i[24]
1 1
.names $false soc.cpu.pcpi_mul.i[25]
1 1
.names $false soc.cpu.pcpi_mul.i[26]
1 1
.names $false soc.cpu.pcpi_mul.i[27]
1 1
.names $false soc.cpu.pcpi_mul.i[28]
1 1
.names $false soc.cpu.pcpi_mul.i[29]
1 1
.names $false soc.cpu.pcpi_mul.i[30]
1 1
.names $false soc.cpu.pcpi_mul.i[31]
1 1
.names soc.cpu.pcpi_mul.instr_mulh soc.cpu.pcpi_mul.instr_rs2_signed
1 1
.names $false soc.cpu.pcpi_mul.j[0]
1 1
.names $false soc.cpu.pcpi_mul.j[1]
1 1
.names $false soc.cpu.pcpi_mul.j[2]
1 1
.names $false soc.cpu.pcpi_mul.j[3]
1 1
.names $false soc.cpu.pcpi_mul.j[4]
1 1
.names $false soc.cpu.pcpi_mul.j[5]
1 1
.names $true soc.cpu.pcpi_mul.j[6]
1 1
.names $false soc.cpu.pcpi_mul.j[7]
1 1
.names $false soc.cpu.pcpi_mul.j[8]
1 1
.names $false soc.cpu.pcpi_mul.j[9]
1 1
.names $false soc.cpu.pcpi_mul.j[10]
1 1
.names $false soc.cpu.pcpi_mul.j[11]
1 1
.names $false soc.cpu.pcpi_mul.j[12]
1 1
.names $false soc.cpu.pcpi_mul.j[13]
1 1
.names $false soc.cpu.pcpi_mul.j[14]
1 1
.names $false soc.cpu.pcpi_mul.j[15]
1 1
.names $false soc.cpu.pcpi_mul.j[16]
1 1
.names $false soc.cpu.pcpi_mul.j[17]
1 1
.names $false soc.cpu.pcpi_mul.j[18]
1 1
.names $false soc.cpu.pcpi_mul.j[19]
1 1
.names $false soc.cpu.pcpi_mul.j[20]
1 1
.names $false soc.cpu.pcpi_mul.j[21]
1 1
.names $false soc.cpu.pcpi_mul.j[22]
1 1
.names $false soc.cpu.pcpi_mul.j[23]
1 1
.names $false soc.cpu.pcpi_mul.j[24]
1 1
.names $false soc.cpu.pcpi_mul.j[25]
1 1
.names $false soc.cpu.pcpi_mul.j[26]
1 1
.names $false soc.cpu.pcpi_mul.j[27]
1 1
.names $false soc.cpu.pcpi_mul.j[28]
1 1
.names $false soc.cpu.pcpi_mul.j[29]
1 1
.names $false soc.cpu.pcpi_mul.j[30]
1 1
.names $false soc.cpu.pcpi_mul.j[31]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[0]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[1]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[2]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[4]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[5]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[6]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[8]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[9]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[10]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[12]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[13]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[14]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[16]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[17]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[18]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[20]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[21]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[22]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[24]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[25]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[26]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[28]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[29]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[30]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[32]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[33]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[34]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[36]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[37]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[38]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[40]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[41]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[42]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[44]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[45]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[46]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[48]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[49]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[50]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[52]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[53]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[54]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[56]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[57]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[58]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[0]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[1]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[2]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[3]
1 1
.names soc.cpu.pcpi_mul.next_rdt[3] soc.cpu.pcpi_mul.next_rdx[4]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[5]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[6]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[7]
1 1
.names soc.cpu.pcpi_mul.next_rdt[7] soc.cpu.pcpi_mul.next_rdx[8]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[9]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[10]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[11]
1 1
.names soc.cpu.pcpi_mul.next_rdt[11] soc.cpu.pcpi_mul.next_rdx[12]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[13]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[14]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[15]
1 1
.names soc.cpu.pcpi_mul.next_rdt[15] soc.cpu.pcpi_mul.next_rdx[16]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[17]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[18]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[19]
1 1
.names soc.cpu.pcpi_mul.next_rdt[19] soc.cpu.pcpi_mul.next_rdx[20]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[21]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[22]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[23]
1 1
.names soc.cpu.pcpi_mul.next_rdt[23] soc.cpu.pcpi_mul.next_rdx[24]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[25]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[26]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[27]
1 1
.names soc.cpu.pcpi_mul.next_rdt[27] soc.cpu.pcpi_mul.next_rdx[28]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[29]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[30]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[31]
1 1
.names soc.cpu.pcpi_mul.next_rdt[31] soc.cpu.pcpi_mul.next_rdx[32]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[33]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[34]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[35]
1 1
.names soc.cpu.pcpi_mul.next_rdt[35] soc.cpu.pcpi_mul.next_rdx[36]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[37]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[38]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[39]
1 1
.names soc.cpu.pcpi_mul.next_rdt[39] soc.cpu.pcpi_mul.next_rdx[40]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[41]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[42]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[43]
1 1
.names soc.cpu.pcpi_mul.next_rdt[43] soc.cpu.pcpi_mul.next_rdx[44]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[45]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[46]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[47]
1 1
.names soc.cpu.pcpi_mul.next_rdt[47] soc.cpu.pcpi_mul.next_rdx[48]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[49]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[50]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[51]
1 1
.names soc.cpu.pcpi_mul.next_rdt[51] soc.cpu.pcpi_mul.next_rdx[52]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[53]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[54]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[55]
1 1
.names soc.cpu.pcpi_mul.next_rdt[55] soc.cpu.pcpi_mul.next_rdx[56]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[57]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[58]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[59]
1 1
.names soc.cpu.pcpi_mul.next_rdt[59] soc.cpu.pcpi_mul.next_rdx[60]
1 1
.names soc.cpu.pcpi_mul.rs1[1] soc.cpu.pcpi_mul.next_rs1[0]
1 1
.names soc.cpu.pcpi_mul.rs1[2] soc.cpu.pcpi_mul.next_rs1[1]
1 1
.names soc.cpu.pcpi_mul.rs1[3] soc.cpu.pcpi_mul.next_rs1[2]
1 1
.names soc.cpu.pcpi_mul.rs1[4] soc.cpu.pcpi_mul.next_rs1[3]
1 1
.names soc.cpu.pcpi_mul.rs1[5] soc.cpu.pcpi_mul.next_rs1[4]
1 1
.names soc.cpu.pcpi_mul.rs1[6] soc.cpu.pcpi_mul.next_rs1[5]
1 1
.names soc.cpu.pcpi_mul.rs1[7] soc.cpu.pcpi_mul.next_rs1[6]
1 1
.names soc.cpu.pcpi_mul.rs1[8] soc.cpu.pcpi_mul.next_rs1[7]
1 1
.names soc.cpu.pcpi_mul.rs1[9] soc.cpu.pcpi_mul.next_rs1[8]
1 1
.names soc.cpu.pcpi_mul.rs1[10] soc.cpu.pcpi_mul.next_rs1[9]
1 1
.names soc.cpu.pcpi_mul.rs1[11] soc.cpu.pcpi_mul.next_rs1[10]
1 1
.names soc.cpu.pcpi_mul.rs1[12] soc.cpu.pcpi_mul.next_rs1[11]
1 1
.names soc.cpu.pcpi_mul.rs1[13] soc.cpu.pcpi_mul.next_rs1[12]
1 1
.names soc.cpu.pcpi_mul.rs1[14] soc.cpu.pcpi_mul.next_rs1[13]
1 1
.names soc.cpu.pcpi_mul.rs1[15] soc.cpu.pcpi_mul.next_rs1[14]
1 1
.names soc.cpu.pcpi_mul.rs1[16] soc.cpu.pcpi_mul.next_rs1[15]
1 1
.names soc.cpu.pcpi_mul.rs1[17] soc.cpu.pcpi_mul.next_rs1[16]
1 1
.names soc.cpu.pcpi_mul.rs1[18] soc.cpu.pcpi_mul.next_rs1[17]
1 1
.names soc.cpu.pcpi_mul.rs1[19] soc.cpu.pcpi_mul.next_rs1[18]
1 1
.names soc.cpu.pcpi_mul.rs1[20] soc.cpu.pcpi_mul.next_rs1[19]
1 1
.names soc.cpu.pcpi_mul.rs1[21] soc.cpu.pcpi_mul.next_rs1[20]
1 1
.names soc.cpu.pcpi_mul.rs1[22] soc.cpu.pcpi_mul.next_rs1[21]
1 1
.names soc.cpu.pcpi_mul.rs1[23] soc.cpu.pcpi_mul.next_rs1[22]
1 1
.names soc.cpu.pcpi_mul.rs1[24] soc.cpu.pcpi_mul.next_rs1[23]
1 1
.names soc.cpu.pcpi_mul.rs1[25] soc.cpu.pcpi_mul.next_rs1[24]
1 1
.names soc.cpu.pcpi_mul.rs1[26] soc.cpu.pcpi_mul.next_rs1[25]
1 1
.names soc.cpu.pcpi_mul.rs1[27] soc.cpu.pcpi_mul.next_rs1[26]
1 1
.names soc.cpu.pcpi_mul.rs1[28] soc.cpu.pcpi_mul.next_rs1[27]
1 1
.names soc.cpu.pcpi_mul.rs1[29] soc.cpu.pcpi_mul.next_rs1[28]
1 1
.names soc.cpu.pcpi_mul.rs1[30] soc.cpu.pcpi_mul.next_rs1[29]
1 1
.names soc.cpu.pcpi_mul.rs1[31] soc.cpu.pcpi_mul.next_rs1[30]
1 1
.names soc.cpu.pcpi_mul.rs1[32] soc.cpu.pcpi_mul.next_rs1[31]
1 1
.names soc.cpu.pcpi_mul.rs1[33] soc.cpu.pcpi_mul.next_rs1[32]
1 1
.names soc.cpu.pcpi_mul.rs1[34] soc.cpu.pcpi_mul.next_rs1[33]
1 1
.names soc.cpu.pcpi_mul.rs1[35] soc.cpu.pcpi_mul.next_rs1[34]
1 1
.names soc.cpu.pcpi_mul.rs1[36] soc.cpu.pcpi_mul.next_rs1[35]
1 1
.names soc.cpu.pcpi_mul.rs1[37] soc.cpu.pcpi_mul.next_rs1[36]
1 1
.names soc.cpu.pcpi_mul.rs1[38] soc.cpu.pcpi_mul.next_rs1[37]
1 1
.names soc.cpu.pcpi_mul.rs1[39] soc.cpu.pcpi_mul.next_rs1[38]
1 1
.names soc.cpu.pcpi_mul.rs1[40] soc.cpu.pcpi_mul.next_rs1[39]
1 1
.names soc.cpu.pcpi_mul.rs1[41] soc.cpu.pcpi_mul.next_rs1[40]
1 1
.names soc.cpu.pcpi_mul.rs1[42] soc.cpu.pcpi_mul.next_rs1[41]
1 1
.names soc.cpu.pcpi_mul.rs1[43] soc.cpu.pcpi_mul.next_rs1[42]
1 1
.names soc.cpu.pcpi_mul.rs1[44] soc.cpu.pcpi_mul.next_rs1[43]
1 1
.names soc.cpu.pcpi_mul.rs1[45] soc.cpu.pcpi_mul.next_rs1[44]
1 1
.names soc.cpu.pcpi_mul.rs1[46] soc.cpu.pcpi_mul.next_rs1[45]
1 1
.names soc.cpu.pcpi_mul.rs1[47] soc.cpu.pcpi_mul.next_rs1[46]
1 1
.names soc.cpu.pcpi_mul.rs1[48] soc.cpu.pcpi_mul.next_rs1[47]
1 1
.names soc.cpu.pcpi_mul.rs1[49] soc.cpu.pcpi_mul.next_rs1[48]
1 1
.names soc.cpu.pcpi_mul.rs1[50] soc.cpu.pcpi_mul.next_rs1[49]
1 1
.names soc.cpu.pcpi_mul.rs1[51] soc.cpu.pcpi_mul.next_rs1[50]
1 1
.names soc.cpu.pcpi_mul.rs1[52] soc.cpu.pcpi_mul.next_rs1[51]
1 1
.names soc.cpu.pcpi_mul.rs1[53] soc.cpu.pcpi_mul.next_rs1[52]
1 1
.names soc.cpu.pcpi_mul.rs1[54] soc.cpu.pcpi_mul.next_rs1[53]
1 1
.names soc.cpu.pcpi_mul.rs1[55] soc.cpu.pcpi_mul.next_rs1[54]
1 1
.names soc.cpu.pcpi_mul.rs1[56] soc.cpu.pcpi_mul.next_rs1[55]
1 1
.names soc.cpu.pcpi_mul.rs1[57] soc.cpu.pcpi_mul.next_rs1[56]
1 1
.names soc.cpu.pcpi_mul.rs1[58] soc.cpu.pcpi_mul.next_rs1[57]
1 1
.names soc.cpu.pcpi_mul.rs1[59] soc.cpu.pcpi_mul.next_rs1[58]
1 1
.names soc.cpu.pcpi_mul.rs1[60] soc.cpu.pcpi_mul.next_rs1[59]
1 1
.names soc.cpu.pcpi_mul.rs1[61] soc.cpu.pcpi_mul.next_rs1[60]
1 1
.names soc.cpu.pcpi_mul.rs1[62] soc.cpu.pcpi_mul.next_rs1[61]
1 1
.names soc.cpu.pcpi_mul.rs1[63] soc.cpu.pcpi_mul.next_rs1[62]
1 1
.names $false soc.cpu.pcpi_mul.next_rs2[0]
1 1
.names soc.cpu.pcpi_mul.rs2[0] soc.cpu.pcpi_mul.next_rs2[1]
1 1
.names soc.cpu.pcpi_mul.rs2[1] soc.cpu.pcpi_mul.next_rs2[2]
1 1
.names soc.cpu.pcpi_mul.rs2[2] soc.cpu.pcpi_mul.next_rs2[3]
1 1
.names soc.cpu.pcpi_mul.rs2[3] soc.cpu.pcpi_mul.next_rs2[4]
1 1
.names soc.cpu.pcpi_mul.rs2[4] soc.cpu.pcpi_mul.next_rs2[5]
1 1
.names soc.cpu.pcpi_mul.rs2[5] soc.cpu.pcpi_mul.next_rs2[6]
1 1
.names soc.cpu.pcpi_mul.rs2[6] soc.cpu.pcpi_mul.next_rs2[7]
1 1
.names soc.cpu.pcpi_mul.rs2[7] soc.cpu.pcpi_mul.next_rs2[8]
1 1
.names soc.cpu.pcpi_mul.rs2[8] soc.cpu.pcpi_mul.next_rs2[9]
1 1
.names soc.cpu.pcpi_mul.rs2[9] soc.cpu.pcpi_mul.next_rs2[10]
1 1
.names soc.cpu.pcpi_mul.rs2[10] soc.cpu.pcpi_mul.next_rs2[11]
1 1
.names soc.cpu.pcpi_mul.rs2[11] soc.cpu.pcpi_mul.next_rs2[12]
1 1
.names soc.cpu.pcpi_mul.rs2[12] soc.cpu.pcpi_mul.next_rs2[13]
1 1
.names soc.cpu.pcpi_mul.rs2[13] soc.cpu.pcpi_mul.next_rs2[14]
1 1
.names soc.cpu.pcpi_mul.rs2[14] soc.cpu.pcpi_mul.next_rs2[15]
1 1
.names soc.cpu.pcpi_mul.rs2[15] soc.cpu.pcpi_mul.next_rs2[16]
1 1
.names soc.cpu.pcpi_mul.rs2[16] soc.cpu.pcpi_mul.next_rs2[17]
1 1
.names soc.cpu.pcpi_mul.rs2[17] soc.cpu.pcpi_mul.next_rs2[18]
1 1
.names soc.cpu.pcpi_mul.rs2[18] soc.cpu.pcpi_mul.next_rs2[19]
1 1
.names soc.cpu.pcpi_mul.rs2[19] soc.cpu.pcpi_mul.next_rs2[20]
1 1
.names soc.cpu.pcpi_mul.rs2[20] soc.cpu.pcpi_mul.next_rs2[21]
1 1
.names soc.cpu.pcpi_mul.rs2[21] soc.cpu.pcpi_mul.next_rs2[22]
1 1
.names soc.cpu.pcpi_mul.rs2[22] soc.cpu.pcpi_mul.next_rs2[23]
1 1
.names soc.cpu.pcpi_mul.rs2[23] soc.cpu.pcpi_mul.next_rs2[24]
1 1
.names soc.cpu.pcpi_mul.rs2[24] soc.cpu.pcpi_mul.next_rs2[25]
1 1
.names soc.cpu.pcpi_mul.rs2[25] soc.cpu.pcpi_mul.next_rs2[26]
1 1
.names soc.cpu.pcpi_mul.rs2[26] soc.cpu.pcpi_mul.next_rs2[27]
1 1
.names soc.cpu.pcpi_mul.rs2[27] soc.cpu.pcpi_mul.next_rs2[28]
1 1
.names soc.cpu.pcpi_mul.rs2[28] soc.cpu.pcpi_mul.next_rs2[29]
1 1
.names soc.cpu.pcpi_mul.rs2[29] soc.cpu.pcpi_mul.next_rs2[30]
1 1
.names soc.cpu.pcpi_mul.rs2[30] soc.cpu.pcpi_mul.next_rs2[31]
1 1
.names soc.cpu.pcpi_mul.rs2[31] soc.cpu.pcpi_mul.next_rs2[32]
1 1
.names soc.cpu.pcpi_mul.rs2[32] soc.cpu.pcpi_mul.next_rs2[33]
1 1
.names soc.cpu.pcpi_mul.rs2[33] soc.cpu.pcpi_mul.next_rs2[34]
1 1
.names soc.cpu.pcpi_mul.rs2[34] soc.cpu.pcpi_mul.next_rs2[35]
1 1
.names soc.cpu.pcpi_mul.rs2[35] soc.cpu.pcpi_mul.next_rs2[36]
1 1
.names soc.cpu.pcpi_mul.rs2[36] soc.cpu.pcpi_mul.next_rs2[37]
1 1
.names soc.cpu.pcpi_mul.rs2[37] soc.cpu.pcpi_mul.next_rs2[38]
1 1
.names soc.cpu.pcpi_mul.rs2[38] soc.cpu.pcpi_mul.next_rs2[39]
1 1
.names soc.cpu.pcpi_mul.rs2[39] soc.cpu.pcpi_mul.next_rs2[40]
1 1
.names soc.cpu.pcpi_mul.rs2[40] soc.cpu.pcpi_mul.next_rs2[41]
1 1
.names soc.cpu.pcpi_mul.rs2[41] soc.cpu.pcpi_mul.next_rs2[42]
1 1
.names soc.cpu.pcpi_mul.rs2[42] soc.cpu.pcpi_mul.next_rs2[43]
1 1
.names soc.cpu.pcpi_mul.rs2[43] soc.cpu.pcpi_mul.next_rs2[44]
1 1
.names soc.cpu.pcpi_mul.rs2[44] soc.cpu.pcpi_mul.next_rs2[45]
1 1
.names soc.cpu.pcpi_mul.rs2[45] soc.cpu.pcpi_mul.next_rs2[46]
1 1
.names soc.cpu.pcpi_mul.rs2[46] soc.cpu.pcpi_mul.next_rs2[47]
1 1
.names soc.cpu.pcpi_mul.rs2[47] soc.cpu.pcpi_mul.next_rs2[48]
1 1
.names soc.cpu.pcpi_mul.rs2[48] soc.cpu.pcpi_mul.next_rs2[49]
1 1
.names soc.cpu.pcpi_mul.rs2[49] soc.cpu.pcpi_mul.next_rs2[50]
1 1
.names soc.cpu.pcpi_mul.rs2[50] soc.cpu.pcpi_mul.next_rs2[51]
1 1
.names soc.cpu.pcpi_mul.rs2[51] soc.cpu.pcpi_mul.next_rs2[52]
1 1
.names soc.cpu.pcpi_mul.rs2[52] soc.cpu.pcpi_mul.next_rs2[53]
1 1
.names soc.cpu.pcpi_mul.rs2[53] soc.cpu.pcpi_mul.next_rs2[54]
1 1
.names soc.cpu.pcpi_mul.rs2[54] soc.cpu.pcpi_mul.next_rs2[55]
1 1
.names soc.cpu.pcpi_mul.rs2[55] soc.cpu.pcpi_mul.next_rs2[56]
1 1
.names soc.cpu.pcpi_mul.rs2[56] soc.cpu.pcpi_mul.next_rs2[57]
1 1
.names soc.cpu.pcpi_mul.rs2[57] soc.cpu.pcpi_mul.next_rs2[58]
1 1
.names soc.cpu.pcpi_mul.rs2[58] soc.cpu.pcpi_mul.next_rs2[59]
1 1
.names soc.cpu.pcpi_mul.rs2[59] soc.cpu.pcpi_mul.next_rs2[60]
1 1
.names soc.cpu.pcpi_mul.rs2[60] soc.cpu.pcpi_mul.next_rs2[61]
1 1
.names soc.cpu.pcpi_mul.rs2[61] soc.cpu.pcpi_mul.next_rs2[62]
1 1
.names soc.cpu.pcpi_mul.rs2[62] soc.cpu.pcpi_mul.next_rs2[63]
1 1
.names soc.cpu.pcpi_insn[0] soc.cpu.pcpi_mul.pcpi_insn[0]
1 1
.names soc.cpu.pcpi_insn[1] soc.cpu.pcpi_mul.pcpi_insn[1]
1 1
.names soc.cpu.pcpi_insn[2] soc.cpu.pcpi_mul.pcpi_insn[2]
1 1
.names soc.cpu.pcpi_insn[3] soc.cpu.pcpi_mul.pcpi_insn[3]
1 1
.names soc.cpu.pcpi_insn[4] soc.cpu.pcpi_mul.pcpi_insn[4]
1 1
.names soc.cpu.pcpi_insn[5] soc.cpu.pcpi_mul.pcpi_insn[5]
1 1
.names soc.cpu.pcpi_insn[6] soc.cpu.pcpi_mul.pcpi_insn[6]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[11]
1 1
.names soc.cpu.pcpi_insn[12] soc.cpu.pcpi_mul.pcpi_insn[12]
1 1
.names soc.cpu.pcpi_insn[13] soc.cpu.pcpi_mul.pcpi_insn[13]
1 1
.names soc.cpu.pcpi_insn[14] soc.cpu.pcpi_mul.pcpi_insn[14]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[24]
1 1
.names soc.cpu.pcpi_insn[25] soc.cpu.pcpi_mul.pcpi_insn[25]
1 1
.names soc.cpu.pcpi_insn[26] soc.cpu.pcpi_mul.pcpi_insn[26]
1 1
.names soc.cpu.pcpi_insn[27] soc.cpu.pcpi_mul.pcpi_insn[27]
1 1
.names soc.cpu.pcpi_insn[28] soc.cpu.pcpi_mul.pcpi_insn[28]
1 1
.names soc.cpu.pcpi_insn[29] soc.cpu.pcpi_mul.pcpi_insn[29]
1 1
.names soc.cpu.pcpi_insn[30] soc.cpu.pcpi_mul.pcpi_insn[30]
1 1
.names soc.cpu.pcpi_insn[31] soc.cpu.pcpi_mul.pcpi_insn[31]
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul.pcpi_ready
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_mul.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_mul.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_mul.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_mul.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_mul.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_mul.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_mul.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_mul.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_mul.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_mul.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_mul.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_mul.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_mul.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_mul.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_mul.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_mul.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_mul.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_mul.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_mul.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_mul.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_mul.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_mul.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_mul.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_mul.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_mul.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_mul.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_mul.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_mul.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_mul.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_mul.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_mul.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_mul.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_mul.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_mul.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_mul.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_mul.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_mul.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_mul.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_mul.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_mul.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_mul.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_mul.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_mul.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_mul.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_mul.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_mul.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_mul.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_mul.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_mul.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_mul.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_mul.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_mul.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_mul.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_mul.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_mul.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_mul.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_mul.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_mul.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_mul.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_mul.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_mul.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_mul.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_mul.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_mul.pcpi_rs2[31]
1 1
.names soc.cpu.pcpi_valid soc.cpu.pcpi_mul.pcpi_valid
1 1
.names resetn soc.cpu.pcpi_mul.resetn
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[0] soc.cpu.pcpi_mul_rd[0]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[1] soc.cpu.pcpi_mul_rd[1]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[2] soc.cpu.pcpi_mul_rd[2]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[3] soc.cpu.pcpi_mul_rd[3]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[4] soc.cpu.pcpi_mul_rd[4]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[5] soc.cpu.pcpi_mul_rd[5]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[6] soc.cpu.pcpi_mul_rd[6]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[7] soc.cpu.pcpi_mul_rd[7]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[8] soc.cpu.pcpi_mul_rd[8]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[9] soc.cpu.pcpi_mul_rd[9]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[10] soc.cpu.pcpi_mul_rd[10]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[11] soc.cpu.pcpi_mul_rd[11]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[12] soc.cpu.pcpi_mul_rd[12]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[13] soc.cpu.pcpi_mul_rd[13]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[14] soc.cpu.pcpi_mul_rd[14]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[15] soc.cpu.pcpi_mul_rd[15]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[16] soc.cpu.pcpi_mul_rd[16]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[17] soc.cpu.pcpi_mul_rd[17]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[18] soc.cpu.pcpi_mul_rd[18]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[19] soc.cpu.pcpi_mul_rd[19]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[20] soc.cpu.pcpi_mul_rd[20]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[21] soc.cpu.pcpi_mul_rd[21]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[22] soc.cpu.pcpi_mul_rd[22]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[23] soc.cpu.pcpi_mul_rd[23]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[24] soc.cpu.pcpi_mul_rd[24]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[25] soc.cpu.pcpi_mul_rd[25]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[26] soc.cpu.pcpi_mul_rd[26]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[27] soc.cpu.pcpi_mul_rd[27]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[28] soc.cpu.pcpi_mul_rd[28]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[29] soc.cpu.pcpi_mul_rd[29]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[30] soc.cpu.pcpi_mul_rd[30]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[31] soc.cpu.pcpi_mul_rd[31]
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul_ready
1 1
.names soc.cpu.pcpi_mul.pcpi_wait soc.cpu.pcpi_mul_wait
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul_wr
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_rs2[31]
1 1
.names resetn soc.cpu.resetn
1 1
.names flash_clk soc.flash_clk
1 1
.names flash_csb soc.flash_csb
1 1
.names flash_io0_di soc.flash_io0_di
1 1
.names flash_io0_do soc.flash_io0_do
1 1
.names flash_io0_oe soc.flash_io0_oe
1 1
.names flash_io1_di soc.flash_io1_di
1 1
.names flash_io1_do soc.flash_io1_do
1 1
.names flash_io1_oe soc.flash_io1_oe
1 1
.names flash_io2_di soc.flash_io2_di
1 1
.names flash_io2_do soc.flash_io2_do
1 1
.names flash_io2_oe soc.flash_io2_oe
1 1
.names flash_io3_di soc.flash_io3_di
1 1
.names flash_io3_do soc.flash_io3_do
1 1
.names flash_io3_oe soc.flash_io3_oe
1 1
.names soc.cpu.mem_addr[0] soc.iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.iomem_addr[31]
1 1
.names iomem_rdata[0] soc.iomem_rdata[0]
1 1
.names iomem_rdata[1] soc.iomem_rdata[1]
1 1
.names iomem_rdata[2] soc.iomem_rdata[2]
1 1
.names iomem_rdata[3] soc.iomem_rdata[3]
1 1
.names iomem_rdata[4] soc.iomem_rdata[4]
1 1
.names iomem_rdata[5] soc.iomem_rdata[5]
1 1
.names iomem_rdata[6] soc.iomem_rdata[6]
1 1
.names iomem_rdata[7] soc.iomem_rdata[7]
1 1
.names iomem_rdata[8] soc.iomem_rdata[8]
1 1
.names iomem_rdata[9] soc.iomem_rdata[9]
1 1
.names iomem_rdata[10] soc.iomem_rdata[10]
1 1
.names iomem_rdata[11] soc.iomem_rdata[11]
1 1
.names iomem_rdata[12] soc.iomem_rdata[12]
1 1
.names iomem_rdata[13] soc.iomem_rdata[13]
1 1
.names iomem_rdata[14] soc.iomem_rdata[14]
1 1
.names iomem_rdata[15] soc.iomem_rdata[15]
1 1
.names iomem_rdata[16] soc.iomem_rdata[16]
1 1
.names iomem_rdata[17] soc.iomem_rdata[17]
1 1
.names iomem_rdata[18] soc.iomem_rdata[18]
1 1
.names iomem_rdata[19] soc.iomem_rdata[19]
1 1
.names iomem_rdata[20] soc.iomem_rdata[20]
1 1
.names iomem_rdata[21] soc.iomem_rdata[21]
1 1
.names iomem_rdata[22] soc.iomem_rdata[22]
1 1
.names iomem_rdata[23] soc.iomem_rdata[23]
1 1
.names iomem_rdata[24] soc.iomem_rdata[24]
1 1
.names iomem_rdata[25] soc.iomem_rdata[25]
1 1
.names iomem_rdata[26] soc.iomem_rdata[26]
1 1
.names iomem_rdata[27] soc.iomem_rdata[27]
1 1
.names iomem_rdata[28] soc.iomem_rdata[28]
1 1
.names iomem_rdata[29] soc.iomem_rdata[29]
1 1
.names iomem_rdata[30] soc.iomem_rdata[30]
1 1
.names iomem_rdata[31] soc.iomem_rdata[31]
1 1
.names iomem_ready soc.iomem_ready
1 1
.names soc.cpu.mem_wdata[0] soc.iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.iomem_wstrb[3]
1 1
.names $false soc.irq[0]
1 1
.names $false soc.irq[1]
1 1
.names $false soc.irq[2]
1 1
.names $false soc.irq[3]
1 1
.names $false soc.irq[4]
1 1
.names $false soc.irq[5]
1 1
.names $false soc.irq[6]
1 1
.names $false soc.irq[7]
1 1
.names $false soc.irq[8]
1 1
.names $false soc.irq[9]
1 1
.names $false soc.irq[10]
1 1
.names $false soc.irq[11]
1 1
.names $false soc.irq[12]
1 1
.names $false soc.irq[13]
1 1
.names $false soc.irq[14]
1 1
.names $false soc.irq[15]
1 1
.names $false soc.irq[16]
1 1
.names $false soc.irq[17]
1 1
.names $false soc.irq[18]
1 1
.names $false soc.irq[19]
1 1
.names $false soc.irq[20]
1 1
.names $false soc.irq[21]
1 1
.names $false soc.irq[22]
1 1
.names $false soc.irq[23]
1 1
.names $false soc.irq[24]
1 1
.names $false soc.irq[25]
1 1
.names $false soc.irq[26]
1 1
.names $false soc.irq[27]
1 1
.names $false soc.irq[28]
1 1
.names $false soc.irq[29]
1 1
.names $false soc.irq[30]
1 1
.names $false soc.irq[31]
1 1
.names $false soc.irq_5
1 1
.names $false soc.irq_6
1 1
.names $false soc.irq_7
1 1
.names $false soc.irq_stall
1 1
.names $false soc.irq_uart
1 1
.names soc.cpu.mem_addr[0] soc.mem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.mem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.mem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.mem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.mem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.mem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.mem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.mem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.mem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.mem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.mem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.mem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.mem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.mem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.mem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.mem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.mem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.mem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.mem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.mem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.mem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.mem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.mem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.mem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.mem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.mem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.mem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.mem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.mem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.mem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.mem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.mem_addr[31]
1 1
.names soc.cpu.dbg_mem_rdata[0] soc.mem_rdata[0]
1 1
.names soc.cpu.dbg_mem_rdata[1] soc.mem_rdata[1]
1 1
.names soc.cpu.dbg_mem_rdata[2] soc.mem_rdata[2]
1 1
.names soc.cpu.dbg_mem_rdata[3] soc.mem_rdata[3]
1 1
.names soc.cpu.dbg_mem_rdata[4] soc.mem_rdata[4]
1 1
.names soc.cpu.dbg_mem_rdata[5] soc.mem_rdata[5]
1 1
.names soc.cpu.dbg_mem_rdata[6] soc.mem_rdata[6]
1 1
.names soc.cpu.dbg_mem_rdata[7] soc.mem_rdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[8] soc.mem_rdata[8]
1 1
.names soc.cpu.dbg_mem_rdata[9] soc.mem_rdata[9]
1 1
.names soc.cpu.dbg_mem_rdata[10] soc.mem_rdata[10]
1 1
.names soc.cpu.dbg_mem_rdata[11] soc.mem_rdata[11]
1 1
.names soc.cpu.dbg_mem_rdata[12] soc.mem_rdata[12]
1 1
.names soc.cpu.dbg_mem_rdata[13] soc.mem_rdata[13]
1 1
.names soc.cpu.dbg_mem_rdata[14] soc.mem_rdata[14]
1 1
.names soc.cpu.dbg_mem_rdata[15] soc.mem_rdata[15]
1 1
.names soc.cpu.mem_rdata[16] soc.mem_rdata[16]
1 1
.names soc.cpu.mem_rdata[17] soc.mem_rdata[17]
1 1
.names soc.cpu.mem_rdata[18] soc.mem_rdata[18]
1 1
.names soc.cpu.mem_rdata[19] soc.mem_rdata[19]
1 1
.names soc.cpu.mem_rdata[20] soc.mem_rdata[20]
1 1
.names soc.cpu.mem_rdata[21] soc.mem_rdata[21]
1 1
.names soc.cpu.mem_rdata[22] soc.mem_rdata[22]
1 1
.names soc.cpu.mem_rdata[23] soc.mem_rdata[23]
1 1
.names soc.cpu.mem_rdata[24] soc.mem_rdata[24]
1 1
.names soc.cpu.mem_rdata[25] soc.mem_rdata[25]
1 1
.names soc.cpu.mem_rdata[26] soc.mem_rdata[26]
1 1
.names soc.cpu.mem_rdata[27] soc.mem_rdata[27]
1 1
.names soc.cpu.mem_rdata[28] soc.mem_rdata[28]
1 1
.names soc.cpu.mem_rdata[29] soc.mem_rdata[29]
1 1
.names soc.cpu.mem_rdata[30] soc.mem_rdata[30]
1 1
.names soc.cpu.mem_rdata[31] soc.mem_rdata[31]
1 1
.names soc.cpu.mem_valid soc.mem_valid
1 1
.names soc.cpu.mem_wdata[0] soc.mem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.mem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.mem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.mem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.mem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.mem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.mem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.mem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.mem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.mem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.mem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.mem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.mem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.mem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.mem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.mem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.mem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.mem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.mem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.mem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.mem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.mem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.mem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.mem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.mem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.mem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.mem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.mem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.mem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.mem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.mem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.mem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.mem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.mem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.mem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.mem_wstrb[3]
1 1
.names soc.cpu.mem_addr[2] soc.memory.addr[0]
1 1
.names soc.cpu.mem_addr[3] soc.memory.addr[1]
1 1
.names soc.cpu.mem_addr[4] soc.memory.addr[2]
1 1
.names soc.cpu.mem_addr[5] soc.memory.addr[3]
1 1
.names soc.cpu.mem_addr[6] soc.memory.addr[4]
1 1
.names soc.cpu.mem_addr[7] soc.memory.addr[5]
1 1
.names soc.cpu.mem_addr[8] soc.memory.addr[6]
1 1
.names soc.cpu.mem_addr[9] soc.memory.addr[7]
1 1
.names soc.cpu.mem_addr[10] soc.memory.addr[8]
1 1
.names soc.cpu.mem_addr[11] soc.memory.addr[9]
1 1
.names soc.cpu.mem_addr[12] soc.memory.addr[10]
1 1
.names soc.cpu.mem_addr[13] soc.memory.addr[11]
1 1
.names soc.cpu.mem_addr[14] soc.memory.addr[12]
1 1
.names soc.cpu.mem_addr[15] soc.memory.addr[13]
1 1
.names soc.cpu.mem_addr[16] soc.memory.addr[14]
1 1
.names soc.cpu.mem_addr[17] soc.memory.addr[15]
1 1
.names soc.cpu.mem_addr[18] soc.memory.addr[16]
1 1
.names soc.cpu.mem_addr[19] soc.memory.addr[17]
1 1
.names soc.cpu.mem_addr[20] soc.memory.addr[18]
1 1
.names soc.cpu.mem_addr[21] soc.memory.addr[19]
1 1
.names soc.cpu.mem_addr[22] soc.memory.addr[20]
1 1
.names soc.cpu.mem_addr[23] soc.memory.addr[21]
1 1
.names clk_16mhz soc.memory.clk
1 1
.names soc.cpu.mem_wdata[0] soc.memory.wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.memory.wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.memory.wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.memory.wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.memory.wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.memory.wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.memory.wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.memory.wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.memory.wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.memory.wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.memory.wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.memory.wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.memory.wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.memory.wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.memory.wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.memory.wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.memory.wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.memory.wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.memory.wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.memory.wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.memory.wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.memory.wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.memory.wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.memory.wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.memory.wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.memory.wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.memory.wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.memory.wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.memory.wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.memory.wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.memory.wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.memory.wdata[31]
1 1
.names soc.memory.rdata[0] soc.ram_rdata[0]
1 1
.names soc.memory.rdata[1] soc.ram_rdata[1]
1 1
.names soc.memory.rdata[2] soc.ram_rdata[2]
1 1
.names soc.memory.rdata[3] soc.ram_rdata[3]
1 1
.names soc.memory.rdata[4] soc.ram_rdata[4]
1 1
.names soc.memory.rdata[5] soc.ram_rdata[5]
1 1
.names soc.memory.rdata[6] soc.ram_rdata[6]
1 1
.names soc.memory.rdata[7] soc.ram_rdata[7]
1 1
.names soc.memory.rdata[8] soc.ram_rdata[8]
1 1
.names soc.memory.rdata[9] soc.ram_rdata[9]
1 1
.names soc.memory.rdata[10] soc.ram_rdata[10]
1 1
.names soc.memory.rdata[11] soc.ram_rdata[11]
1 1
.names soc.memory.rdata[12] soc.ram_rdata[12]
1 1
.names soc.memory.rdata[13] soc.ram_rdata[13]
1 1
.names soc.memory.rdata[14] soc.ram_rdata[14]
1 1
.names soc.memory.rdata[15] soc.ram_rdata[15]
1 1
.names soc.memory.rdata[16] soc.ram_rdata[16]
1 1
.names soc.memory.rdata[17] soc.ram_rdata[17]
1 1
.names soc.memory.rdata[18] soc.ram_rdata[18]
1 1
.names soc.memory.rdata[19] soc.ram_rdata[19]
1 1
.names soc.memory.rdata[20] soc.ram_rdata[20]
1 1
.names soc.memory.rdata[21] soc.ram_rdata[21]
1 1
.names soc.memory.rdata[22] soc.ram_rdata[22]
1 1
.names soc.memory.rdata[23] soc.ram_rdata[23]
1 1
.names soc.memory.rdata[24] soc.ram_rdata[24]
1 1
.names soc.memory.rdata[25] soc.ram_rdata[25]
1 1
.names soc.memory.rdata[26] soc.ram_rdata[26]
1 1
.names soc.memory.rdata[27] soc.ram_rdata[27]
1 1
.names soc.memory.rdata[28] soc.ram_rdata[28]
1 1
.names soc.memory.rdata[29] soc.ram_rdata[29]
1 1
.names soc.memory.rdata[30] soc.ram_rdata[30]
1 1
.names soc.memory.rdata[31] soc.ram_rdata[31]
1 1
.names resetn soc.resetn
1 1
.names pin_2 soc.ser_rx
1 1
.names pin_1 soc.ser_tx
1 1
.names clk_16mhz soc.simpleuart.clk
1 1
.names soc.cpu.mem_wdata[0] soc.simpleuart.reg_dat_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.simpleuart.reg_dat_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.simpleuart.reg_dat_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.simpleuart.reg_dat_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.simpleuart.reg_dat_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.simpleuart.reg_dat_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.simpleuart.reg_dat_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.simpleuart.reg_dat_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.simpleuart.reg_dat_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.simpleuart.reg_dat_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.simpleuart.reg_dat_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.simpleuart.reg_dat_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.simpleuart.reg_dat_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.simpleuart.reg_dat_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.simpleuart.reg_dat_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.simpleuart.reg_dat_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.simpleuart.reg_dat_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.simpleuart.reg_dat_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.simpleuart.reg_dat_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.simpleuart.reg_dat_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.simpleuart.reg_dat_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.simpleuart.reg_dat_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.simpleuart.reg_dat_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.simpleuart.reg_dat_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.simpleuart.reg_dat_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.simpleuart.reg_dat_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.simpleuart.reg_dat_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.simpleuart.reg_dat_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.simpleuart.reg_dat_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.simpleuart.reg_dat_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.simpleuart.reg_dat_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.simpleuart.reg_dat_di[31]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[8]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[9]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[10]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[11]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[12]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[13]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[14]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[15]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[16]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[17]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[18]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[19]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[20]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[21]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[22]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[23]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[24]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[25]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[26]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[27]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[28]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[29]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart.reg_dat_do[30]
1 1
.names soc.cpu.mem_wdata[0] soc.simpleuart.reg_div_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.simpleuart.reg_div_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.simpleuart.reg_div_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.simpleuart.reg_div_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.simpleuart.reg_div_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.simpleuart.reg_div_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.simpleuart.reg_div_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.simpleuart.reg_div_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.simpleuart.reg_div_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.simpleuart.reg_div_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.simpleuart.reg_div_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.simpleuart.reg_div_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.simpleuart.reg_div_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.simpleuart.reg_div_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.simpleuart.reg_div_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.simpleuart.reg_div_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.simpleuart.reg_div_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.simpleuart.reg_div_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.simpleuart.reg_div_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.simpleuart.reg_div_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.simpleuart.reg_div_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.simpleuart.reg_div_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.simpleuart.reg_div_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.simpleuart.reg_div_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.simpleuart.reg_div_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.simpleuart.reg_div_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.simpleuart.reg_div_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.simpleuart.reg_div_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.simpleuart.reg_div_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.simpleuart.reg_div_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.simpleuart.reg_div_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.simpleuart.reg_div_di[31]
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart.reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart.reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart.reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart.reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart.reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart.reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart.reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart.reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart.reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart.reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart.reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart.reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart.reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart.reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart.reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart.reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart.reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart.reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart.reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart.reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart.reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart.reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart.reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart.reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart.reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart.reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart.reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart.reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart.reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart.reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart.reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart.reg_div_do[31]
1 1
.names resetn soc.simpleuart.resetn
1 1
.names pin_1 soc.simpleuart.send_pattern[0]
1 1
.names pin_2 soc.simpleuart.ser_rx
1 1
.names pin_1 soc.simpleuart.ser_tx
1 1
.names soc.simpleuart.reg_dat_do[0] soc.simpleuart_reg_dat_do[0]
1 1
.names soc.simpleuart.reg_dat_do[1] soc.simpleuart_reg_dat_do[1]
1 1
.names soc.simpleuart.reg_dat_do[2] soc.simpleuart_reg_dat_do[2]
1 1
.names soc.simpleuart.reg_dat_do[3] soc.simpleuart_reg_dat_do[3]
1 1
.names soc.simpleuart.reg_dat_do[4] soc.simpleuart_reg_dat_do[4]
1 1
.names soc.simpleuart.reg_dat_do[5] soc.simpleuart_reg_dat_do[5]
1 1
.names soc.simpleuart.reg_dat_do[6] soc.simpleuart_reg_dat_do[6]
1 1
.names soc.simpleuart.reg_dat_do[7] soc.simpleuart_reg_dat_do[7]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[8]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[9]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[10]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[11]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[12]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[13]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[14]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[15]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[16]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[17]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[18]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[19]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[20]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[21]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[22]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[23]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[24]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[25]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[26]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[27]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[28]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[29]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[30]
1 1
.names soc.simpleuart.reg_dat_do[31] soc.simpleuart_reg_dat_do[31]
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart_reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart_reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart_reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart_reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart_reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart_reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart_reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart_reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart_reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart_reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart_reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart_reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart_reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart_reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart_reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart_reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart_reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart_reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart_reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart_reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart_reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart_reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart_reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart_reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart_reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart_reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart_reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart_reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart_reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart_reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart_reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart_reg_div_do[31]
1 1
.names soc.cpu.mem_addr[0] soc.spimemio.addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.spimemio.addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.spimemio.addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.spimemio.addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.spimemio.addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.spimemio.addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.spimemio.addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.spimemio.addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.spimemio.addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.spimemio.addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.spimemio.addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.spimemio.addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.spimemio.addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.spimemio.addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.spimemio.addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.spimemio.addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.spimemio.addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.spimemio.addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.spimemio.addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.spimemio.addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.spimemio.addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.spimemio.addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.spimemio.addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.spimemio.addr[23]
1 1
.names soc.cpu.mem_wdata[0] soc.spimemio.cfgreg_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.spimemio.cfgreg_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.spimemio.cfgreg_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.spimemio.cfgreg_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.spimemio.cfgreg_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.spimemio.cfgreg_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.spimemio.cfgreg_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.spimemio.cfgreg_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.spimemio.cfgreg_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.spimemio.cfgreg_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.spimemio.cfgreg_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.spimemio.cfgreg_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.spimemio.cfgreg_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.spimemio.cfgreg_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.spimemio.cfgreg_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.spimemio.cfgreg_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.spimemio.cfgreg_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.spimemio.cfgreg_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.spimemio.cfgreg_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.spimemio.cfgreg_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.spimemio.cfgreg_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.spimemio.cfgreg_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.spimemio.cfgreg_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.spimemio.cfgreg_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.spimemio.cfgreg_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.spimemio.cfgreg_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.spimemio.cfgreg_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.spimemio.cfgreg_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.spimemio.cfgreg_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.spimemio.cfgreg_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.spimemio.cfgreg_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.spimemio.cfgreg_di[31]
1 1
.names flash_io0_di soc.spimemio.cfgreg_do[0]
1 1
.names flash_io1_di soc.spimemio.cfgreg_do[1]
1 1
.names flash_io2_di soc.spimemio.cfgreg_do[2]
1 1
.names flash_io3_di soc.spimemio.cfgreg_do[3]
1 1
.names flash_clk soc.spimemio.cfgreg_do[4]
1 1
.names flash_csb soc.spimemio.cfgreg_do[5]
1 1
.names $false soc.spimemio.cfgreg_do[6]
1 1
.names $false soc.spimemio.cfgreg_do[7]
1 1
.names flash_io0_oe soc.spimemio.cfgreg_do[8]
1 1
.names flash_io1_oe soc.spimemio.cfgreg_do[9]
1 1
.names flash_io2_oe soc.spimemio.cfgreg_do[10]
1 1
.names flash_io3_oe soc.spimemio.cfgreg_do[11]
1 1
.names $false soc.spimemio.cfgreg_do[12]
1 1
.names $false soc.spimemio.cfgreg_do[13]
1 1
.names $false soc.spimemio.cfgreg_do[14]
1 1
.names $false soc.spimemio.cfgreg_do[15]
1 1
.names soc.spimemio.config_dummy[0] soc.spimemio.cfgreg_do[16]
1 1
.names soc.spimemio.config_dummy[1] soc.spimemio.cfgreg_do[17]
1 1
.names soc.spimemio.config_dummy[2] soc.spimemio.cfgreg_do[18]
1 1
.names soc.spimemio.config_dummy[3] soc.spimemio.cfgreg_do[19]
1 1
.names soc.spimemio.config_cont soc.spimemio.cfgreg_do[20]
1 1
.names soc.spimemio.config_qspi soc.spimemio.cfgreg_do[21]
1 1
.names soc.spimemio.config_ddr soc.spimemio.cfgreg_do[22]
1 1
.names $false soc.spimemio.cfgreg_do[23]
1 1
.names $false soc.spimemio.cfgreg_do[24]
1 1
.names $false soc.spimemio.cfgreg_do[25]
1 1
.names $false soc.spimemio.cfgreg_do[26]
1 1
.names $false soc.spimemio.cfgreg_do[27]
1 1
.names $false soc.spimemio.cfgreg_do[28]
1 1
.names $false soc.spimemio.cfgreg_do[29]
1 1
.names $false soc.spimemio.cfgreg_do[30]
1 1
.names soc.spimemio.config_en soc.spimemio.cfgreg_do[31]
1 1
.names clk_16mhz soc.spimemio.clk
1 1
.names soc.spimemio.xfer.ibuffer[0] soc.spimemio.dout_data[0]
1 1
.names soc.spimemio.xfer.ibuffer[1] soc.spimemio.dout_data[1]
1 1
.names soc.spimemio.xfer.ibuffer[2] soc.spimemio.dout_data[2]
1 1
.names soc.spimemio.xfer.ibuffer[3] soc.spimemio.dout_data[3]
1 1
.names soc.spimemio.xfer.ibuffer[4] soc.spimemio.dout_data[4]
1 1
.names soc.spimemio.xfer.ibuffer[5] soc.spimemio.dout_data[5]
1 1
.names soc.spimemio.xfer.ibuffer[6] soc.spimemio.dout_data[6]
1 1
.names soc.spimemio.xfer.ibuffer[7] soc.spimemio.dout_data[7]
1 1
.names soc.spimemio.xfer.xfer_tag_q[0] soc.spimemio.dout_tag[0]
1 1
.names soc.spimemio.xfer.xfer_tag_q[1] soc.spimemio.dout_tag[1]
1 1
.names soc.spimemio.xfer.xfer_tag_q[2] soc.spimemio.dout_tag[2]
1 1
.names soc.spimemio.xfer.xfer_tag_q[3] soc.spimemio.dout_tag[3]
1 1
.names flash_clk soc.spimemio.flash_clk
1 1
.names flash_csb soc.spimemio.flash_csb
1 1
.names flash_io0_di soc.spimemio.flash_io0_di
1 1
.names flash_io0_do soc.spimemio.flash_io0_do
1 1
.names flash_io0_oe soc.spimemio.flash_io0_oe
1 1
.names flash_io1_di soc.spimemio.flash_io1_di
1 1
.names flash_io1_do soc.spimemio.flash_io1_do
1 1
.names flash_io1_oe soc.spimemio.flash_io1_oe
1 1
.names flash_io2_di soc.spimemio.flash_io2_di
1 1
.names flash_io2_do soc.spimemio.flash_io2_do
1 1
.names flash_io2_oe soc.spimemio.flash_io2_oe
1 1
.names flash_io3_di soc.spimemio.flash_io3_di
1 1
.names flash_io3_do soc.spimemio.flash_io3_do
1 1
.names flash_io3_oe soc.spimemio.flash_io3_oe
1 1
.names soc.spimem_rdata[0] soc.spimemio.rdata[0]
1 1
.names soc.spimem_rdata[1] soc.spimemio.rdata[1]
1 1
.names resetn soc.spimemio.resetn
1 1
.names clk_16mhz soc.spimemio.xfer.clk
1 1
.names soc.spimemio.din_data[0] soc.spimemio.xfer.din_data[0]
1 1
.names soc.spimemio.din_data[1] soc.spimemio.xfer.din_data[1]
1 1
.names soc.spimemio.din_data[2] soc.spimemio.xfer.din_data[2]
1 1
.names soc.spimemio.din_data[3] soc.spimemio.xfer.din_data[3]
1 1
.names soc.spimemio.din_data[4] soc.spimemio.xfer.din_data[4]
1 1
.names soc.spimemio.din_data[5] soc.spimemio.xfer.din_data[5]
1 1
.names soc.spimemio.din_data[6] soc.spimemio.xfer.din_data[6]
1 1
.names soc.spimemio.din_data[7] soc.spimemio.xfer.din_data[7]
1 1
.names soc.spimemio.din_qspi soc.spimemio.xfer.din_qspi
1 1
.names soc.spimemio.din_rd soc.spimemio.xfer.din_rd
1 1
.names soc.spimemio.din_tag[0] soc.spimemio.xfer.din_tag[0]
1 1
.names soc.spimemio.din_tag[1] soc.spimemio.xfer.din_tag[1]
1 1
.names soc.spimemio.din_tag[2] soc.spimemio.xfer.din_tag[2]
1 1
.names soc.spimemio.din_tag[3] soc.spimemio.xfer.din_tag[3]
1 1
.names soc.spimemio.din_valid soc.spimemio.xfer.din_valid
1 1
.names soc.spimemio.xfer.ibuffer[0] soc.spimemio.xfer.dout_data[0]
1 1
.names soc.spimemio.xfer.ibuffer[1] soc.spimemio.xfer.dout_data[1]
1 1
.names soc.spimemio.xfer.ibuffer[2] soc.spimemio.xfer.dout_data[2]
1 1
.names soc.spimemio.xfer.ibuffer[3] soc.spimemio.xfer.dout_data[3]
1 1
.names soc.spimemio.xfer.ibuffer[4] soc.spimemio.xfer.dout_data[4]
1 1
.names soc.spimemio.xfer.ibuffer[5] soc.spimemio.xfer.dout_data[5]
1 1
.names soc.spimemio.xfer.ibuffer[6] soc.spimemio.xfer.dout_data[6]
1 1
.names soc.spimemio.xfer.ibuffer[7] soc.spimemio.xfer.dout_data[7]
1 1
.names soc.spimemio.xfer.xfer_tag_q[0] soc.spimemio.xfer.dout_tag[0]
1 1
.names soc.spimemio.xfer.xfer_tag_q[1] soc.spimemio.xfer.dout_tag[1]
1 1
.names soc.spimemio.xfer.xfer_tag_q[2] soc.spimemio.xfer.dout_tag[2]
1 1
.names soc.spimemio.xfer.xfer_tag_q[3] soc.spimemio.xfer.dout_tag[3]
1 1
.names flash_io0_di soc.spimemio.xfer.flash_io0_di
1 1
.names flash_io1_di soc.spimemio.xfer.flash_io1_di
1 1
.names flash_io2_di soc.spimemio.xfer.flash_io2_di
1 1
.names flash_io3_di soc.spimemio.xfer.flash_io3_di
1 1
.names soc.spimemio.xfer_resetn soc.spimemio.xfer.resetn
1 1
.names soc.spimemio.xfer.flash_clk soc.spimemio.xfer_clk
1 1
.names soc.spimemio.xfer.flash_csb soc.spimemio.xfer_csb
1 1
.names soc.spimemio.xfer.din_ddr soc.spimemio.xfer_ddr
1 1
.names soc.spimemio.xfer.din_dspi soc.spimemio.xfer_dspi
1 1
.names flash_io0_di soc.spimemio_cfgreg_do[0]
1 1
.names flash_io1_di soc.spimemio_cfgreg_do[1]
1 1
.names flash_io2_di soc.spimemio_cfgreg_do[2]
1 1
.names flash_io3_di soc.spimemio_cfgreg_do[3]
1 1
.names flash_clk soc.spimemio_cfgreg_do[4]
1 1
.names flash_csb soc.spimemio_cfgreg_do[5]
1 1
.names $false soc.spimemio_cfgreg_do[6]
1 1
.names $false soc.spimemio_cfgreg_do[7]
1 1
.names flash_io0_oe soc.spimemio_cfgreg_do[8]
1 1
.names flash_io1_oe soc.spimemio_cfgreg_do[9]
1 1
.names flash_io2_oe soc.spimemio_cfgreg_do[10]
1 1
.names flash_io3_oe soc.spimemio_cfgreg_do[11]
1 1
.names $false soc.spimemio_cfgreg_do[12]
1 1
.names $false soc.spimemio_cfgreg_do[13]
1 1
.names $false soc.spimemio_cfgreg_do[14]
1 1
.names $false soc.spimemio_cfgreg_do[15]
1 1
.names soc.spimemio.config_dummy[0] soc.spimemio_cfgreg_do[16]
1 1
.names soc.spimemio.config_dummy[1] soc.spimemio_cfgreg_do[17]
1 1
.names soc.spimemio.config_dummy[2] soc.spimemio_cfgreg_do[18]
1 1
.names soc.spimemio.config_dummy[3] soc.spimemio_cfgreg_do[19]
1 1
.names soc.spimemio.config_cont soc.spimemio_cfgreg_do[20]
1 1
.names soc.spimemio.config_qspi soc.spimemio_cfgreg_do[21]
1 1
.names soc.spimemio.config_ddr soc.spimemio_cfgreg_do[22]
1 1
.names $false soc.spimemio_cfgreg_do[23]
1 1
.names $false soc.spimemio_cfgreg_do[24]
1 1
.names $false soc.spimemio_cfgreg_do[25]
1 1
.names $false soc.spimemio_cfgreg_do[26]
1 1
.names $false soc.spimemio_cfgreg_do[27]
1 1
.names $false soc.spimemio_cfgreg_do[28]
1 1
.names $false soc.spimemio_cfgreg_do[29]
1 1
.names $false soc.spimemio_cfgreg_do[30]
1 1
.names soc.spimemio.config_en soc.spimemio_cfgreg_do[31]
1 1
.end
