# riscvISACOV: RISC-V SystemVerilog Functional Coverage: RV32ZFINX

ISA Extension: RV32ZFINX  
Specification: F Standard Extension for Floating-Point in Integer Registers  
Version:       1.0
XLEN:          32 

Instructions:  0  
Covergroups:   0  
Coverpoints total:   0  

| Extension | Subset | Instruction| Covergroup | Coverpoint     | Coverpoint Description | Coverpoint Level  |
| ----------| ------ | ---------- | ---------- | -------------- | ---------------------- | ----------------- |


