
---------- Begin Simulation Statistics ----------
final_tick                               18651236436990                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99852                       # Simulator instruction rate (inst/s)
host_mem_usage                               17137432                       # Number of bytes of host memory used
host_op_rate                                   183667                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10014.61                       # Real time elapsed on the host
host_tick_rate                                7747832                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999979129                       # Number of instructions simulated
sim_ops                                    1839356774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077592                       # Number of seconds simulated
sim_ticks                                 77591545785                       # Number of ticks simulated
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       832890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2944                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      1665308                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2948                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu0.num_int_insts                          25                       # number of integer instructions
system.cpu0.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         13                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          281                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       832655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2495                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1664821                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2495                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu1.num_int_insts                          25                       # number of integer instructions
system.cpu1.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu1.num_load_insts                          4                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         13                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          260                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       833075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2663                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1665645                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2665                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          282                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       832931                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2655                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      1665384                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2655                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       211046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         433411                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         66380                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        318648287                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       224802872                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249991468                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            459833574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.932062                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.932062                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads          1975593                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes         1431609                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 193003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      5861793                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        60468590                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.796396                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           133025858                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          33045683                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       40229265                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    123918093                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       160057                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     41202544                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    793524671                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     99980175                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     11233436                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    651581640                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         12968                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       169109                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       5214166                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       181226                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        40610                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      3220476                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2641317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        877922329                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            646651687                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.572707                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        502792120                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.775238                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             650353097                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       996336336                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      570982183                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.072890                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.072890                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      3357210      0.51%      0.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    511597082     77.19%     77.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2777966      0.42%     78.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      6876607      1.04%     79.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd        48638      0.01%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt          382      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        45115      0.01%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       118302      0.02%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd       113700      0.02%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       247905      0.04%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv         3025      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    102539427     15.47%     94.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     33166751      5.00%     99.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead      1025384      0.15%     99.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       897561      0.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     662815079                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses        2611284                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      5133291                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses      2426763                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      3910508                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           11701433                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017654                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        9742447     83.26%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             3      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1428581     12.21%     95.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       436749      3.73%     99.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        56395      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        37258      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     668548018                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1568312638                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    644224924                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   1123344072                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         793487495                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        662815079                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        37176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    333690970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      3299730                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        31780                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    479788804                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    232814611                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.846965                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.613904                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     72508293     31.14%     31.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22613058      9.71%     40.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     22242669      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     22150613      9.51%     59.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     23047304      9.90%     69.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     22290842      9.57%     79.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     21144976      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     15783286      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     11033570      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232814611                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.844607                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      7006886                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      4706183                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    123918093                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     41202544                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      259049226                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               233007614                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1050                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        318652613                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       224801911                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249990733                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            459832348                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.932065                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.932065                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          1975899                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         1431582                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 194399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5861967                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        60470476                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.796451                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           133028912                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          33047253                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       40224076                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    123923594                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts       159901                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     41205119                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    793565752                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     99981659                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     11235247                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    651594453                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         12775                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       166976                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       5214156                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       178800                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        40675                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      3219434                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2642533                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        877943867                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            646665152                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.572702                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        502799774                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.775296                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             650366043                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       996351755                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      570991733                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.072887                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.072887                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      3357324      0.51%      0.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    511607961     77.19%     77.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2777935      0.42%     78.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      6876706      1.04%     79.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd        48627      0.01%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt          386      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        45074      0.01%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       118366      0.02%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd       113706      0.02%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt       247996      0.04%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv         3054      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    102541051     15.47%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     33168571      5.00%     99.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      1025325      0.15%     99.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       897596      0.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     662829702                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses        2611239                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads      5133318                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses      2426914                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes      3909852                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           11699398                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.017651                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        9740038     83.25%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             3      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1428582     12.21%     95.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       437251      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead        56367      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        37157      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     668560537                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1568337654                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    644238238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   1123428185                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         793528570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        662829702                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        37182                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    333733309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      3298957                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        31786                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    479867788                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    232813215                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.847045                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.613835                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     72503101     31.14%     31.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22610550      9.71%     40.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     22243004      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     22151012      9.51%     59.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     23053291      9.90%     69.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     22291840      9.57%     79.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     21147140      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     15781312      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     11031965      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232813215                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.844670                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      7003778                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      4723919                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    123923594                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     41205119                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      259055896                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               233007614                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        318664911                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       224808780                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249996876                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            459842730                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.932042                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.932042                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads          1975694                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         1431464                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 194413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      5862665                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        60472214                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.796539                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           133032917                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          33046048                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       40228631                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    123926288                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          106                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       160436                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     41203457                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    793585285                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     99986869                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     11232785                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    651614981                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         13020                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       164501                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       5214657                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       176652                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        40637                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      3219972                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2642693                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        877973243                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            646684654                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.572703                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        502817689                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.775380                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             650386112                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       996378932                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      571012347                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.072913                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.072913                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      3357136      0.51%      0.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    511623286     77.19%     77.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2778059      0.42%     78.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      6876933      1.04%     79.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        48721      0.01%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt          360      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        45129      0.01%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       118332      0.02%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd       113686      0.02%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt       247916      0.04%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv         3042      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    102545497     15.47%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     33167145      5.00%     99.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      1024932      0.15%     99.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite       897572      0.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     662847770                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses        2610832                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads      5132488                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      2426756                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes      3910698                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           11703064                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.017656                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        9744653     83.27%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             3      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1427583     12.20%     95.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       437301      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead        56264      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        37260      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     668582866                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1568378744                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    644257898                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   1123456019                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         793548096                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        662847770                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        37189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    333742496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      3299431                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        31793                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    479884533                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    232813201                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.847123                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.613866                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     72499739     31.14%     31.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22611550      9.71%     40.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     22242589      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     22154725      9.52%     59.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     23050685      9.90%     69.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     22289492      9.57%     79.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     21146473      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     15785755      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     11032193      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    232813201                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.844747                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6994811                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4740123                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    123926288                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     41203457                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      259065551                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               233007614                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   1051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        318663206                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       224810158                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            459848022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.932030                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.932030                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          1976136                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         1431727                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 192190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      5862154                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        60471676                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.796569                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           133036428                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          33047808                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       40230225                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    123928102                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts       160194                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     41203769                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    793581970                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     99988620                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     11234364                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    651621917                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         12931                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       168390                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       5213751                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       180475                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        40571                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      3219350                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2642804                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        877974170                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            646691948                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.572708                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        502823103                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.775411                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             650393169                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       996401086                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      571016947                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.072926                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.072926                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3357213      0.51%      0.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    511627808     77.19%     77.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2777968      0.42%     78.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      6876610      1.04%     79.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd        48691      0.01%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt          360      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        45182      0.01%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       118386      0.02%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       113730      0.02%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt       247979      0.04%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv         3025      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    102547539     15.47%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     33168917      5.00%     99.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      1025233      0.15%     99.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       897616      0.14%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     662856281                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses        2611278                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads      5133453                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses      2427094                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes      3912104                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           11700699                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.017652                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        9743029     83.27%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             3      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1426067     12.19%     95.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       438167      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        56306      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        37127      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     668588489                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1568393885                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    644264854                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   1123442699                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         793544786                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        662856281                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        37184                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    333733948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      3298653                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        31788                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    479834811                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    232815424                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.847132                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.613909                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     72504262     31.14%     31.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22609957      9.71%     40.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     22241340      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     22151154      9.51%     59.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     23050167      9.90%     69.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     22292907      9.58%     79.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21147669      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     15784779      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     11033189      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    232815424                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.844784                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      7004125                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      4711612                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    123928102                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     41203769                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      259066439                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               233007614                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    110189514                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       110189516                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    110230711                       # number of overall hits
system.cpu0.dcache.overall_hits::total      110230713                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1788072                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1788074                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1796455                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1796457                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  10436976243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10436976243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  10436976243                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10436976243                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    111977586                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    111977590                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    112027166                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    112027170                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.015968                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015968                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.016036                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016036                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  5836.999988                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5836.993459                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  5809.762139                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5809.755671                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          738                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.250000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       809676                       # number of writebacks
system.cpu0.dcache.writebacks::total           809676                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       982165                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       982165                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       982165                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       982165                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       805907                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       805907                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       811688                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       811688                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   5311754262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5311754262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   5340582738                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5340582738                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.007197                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.007197                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.007245                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.007245                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  6591.026337                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  6591.026337                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  6579.600460                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  6579.600460                       # average overall mshr miss latency
system.cpu0.dcache.replacements                809676                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     85232390                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85232392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1625263                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1625265                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   9082620621                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9082620621                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     86857653                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     86857657                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.018712                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018712                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  5588.400536                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5588.393659                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       981532                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       981532                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       643731                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       643731                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4014682299                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4014682299                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  6236.583758                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  6236.583758                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     24957124                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      24957124                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       162809                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       162809                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1354355622                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1354355622                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     25119933                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25119933                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.006481                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006481                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  8318.677850                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  8318.677850                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          633                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          633                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       162176                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       162176                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1297071963                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1297071963                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  7997.927949                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  7997.927949                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        41197                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        41197                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         8383                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         8383                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        49580                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        49580                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.169080                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.169080                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         5781                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         5781                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     28828476                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     28828476                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.116599                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.116599                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4986.762844                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4986.762844                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.698458                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          111042448                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           810188                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           137.057631                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18573644891871                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.026115                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.672344                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000051                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999360                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999411                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        897027548                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       897027548                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     81602124                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81602142                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     81602124                       # number of overall hits
system.cpu0.icache.overall_hits::total       81602142                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        23975                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23976                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        23975                       # number of overall misses
system.cpu0.icache.overall_misses::total        23976                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    266483583                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    266483583                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    266483583                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    266483583                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           19                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     81626099                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     81626118                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           19                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     81626099                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     81626118                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.052632                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000294                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000294                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.052632                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000294                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000294                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 11115.060813                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 11114.597222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 11115.060813                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 11114.597222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21713                       # number of writebacks
system.cpu0.icache.writebacks::total            21713                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1748                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1748                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1748                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1748                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        22227                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        22227                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        22227                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        22227                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    222809967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    222809967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    222809967                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    222809967                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000272                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000272                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000272                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000272                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 10024.293292                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10024.293292                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 10024.293292                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10024.293292                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21713                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     81602124                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81602142                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        23975                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23976                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    266483583                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    266483583                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     81626099                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     81626118                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000294                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000294                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 11115.060813                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 11114.597222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1748                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1748                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        22227                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        22227                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    222809967                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    222809967                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000272                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 10024.293292                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10024.293292                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          501.195045                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           81624370                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            22228                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3672.141893                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.225573                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   500.969472                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000441                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.978456                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.978897                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        653031172                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       653031172                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         671714                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       392278                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       495375                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         1503                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         1503                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        160702                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       160702                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       671714                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        66166                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2433058                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            2499224                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2812032                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    103671296                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           106483328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        56267                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                3601088                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        890183                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.003593                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.059905                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              886989     99.64%     99.64% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3190      0.36%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   4      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          890183                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1108251639                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       22305369                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      809882289                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        20459                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       755757                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         776216                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        20459                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       755757                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        776216                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1765                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        54429                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        56197                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1765                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        54429                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        56197                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    131423112                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   1941246477                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   2072669589                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    131423112                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   1941246477                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   2072669589                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        22224                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       810186                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       832413                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        22224                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       810186                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       832413                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.079419                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.067181                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.067511                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.079419                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.067181                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.067511                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 74460.686686                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 35665.664940                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 36882.210598                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 74460.686686                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 35665.664940                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 36882.210598                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        56264                       # number of writebacks
system.cpu0.l2cache.writebacks::total           56264                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1765                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        54429                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        56194                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1765                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        54429                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        56194                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    130835367                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   1923121620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   2053956987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    130835367                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   1923121620                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   2053956987                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.079419                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.067181                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.067507                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.079419                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.067181                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.067507                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74127.686686                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 35332.664940                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 36551.179610                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74127.686686                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 35332.664940                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 36551.179610                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                56264                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       377118                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       377118                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       377118                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       377118                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       454033                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       454033                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       454033                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       454033                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         1501                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         1501                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         1503                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         1503                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.001331                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.001331                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  9157.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.001331                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.001331                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       152871                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       152871                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         7831                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         7831                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    580161924                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    580161924                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       160702                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       160702                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.048730                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.048730                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 74085.292300                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 74085.292300                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         7831                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         7831                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    577554201                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    577554201                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.048730                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.048730                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 73752.292300                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 73752.292300                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        20459                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       602886                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       623345                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1765                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        46598                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        48366                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    131423112                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   1361084553                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   1492507665                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        22224                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       649484                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       671711                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.079419                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.071746                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.072004                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 74460.686686                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 29209.076634                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 30858.612765                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1765                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        46598                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        48363                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    130835367                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   1345567419                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   1476402786                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.079419                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.071746                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.072000                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 74127.686686                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 28876.076634                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30527.526952                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2436.045756                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           1665066                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           58792                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           28.321302                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   111.309685                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     1.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.014975                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   364.941585                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1958.779511                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.027175                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000244                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000004                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.089097                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.478218                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.594738                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2528                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          761                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1478                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        26699864                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       26699864                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18573644901528                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  77591535462                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31711.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31711.numOps                      0                       # Number of Ops committed
system.cpu0.thread31711.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    110194784                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       110194786                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    110235972                       # number of overall hits
system.cpu1.dcache.overall_hits::total      110235974                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      1788034                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1788036                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      1796400                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1796402                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  10442590623                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10442590623                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  10442590623                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10442590623                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    111982818                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    111982822                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    112032372                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    112032376                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.015967                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015967                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.016035                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016035                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  5840.264012                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  5840.257480                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  5813.065366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  5813.058894                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          892                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   127.428571                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       809593                       # number of writebacks
system.cpu1.dcache.writebacks::total           809593                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       982198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       982198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       982198                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       982198                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       805836                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       805836                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       811613                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       811613                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   5301754272                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5301754272                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   5330512485                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5330512485                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.007196                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007196                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.007244                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007244                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  6579.197594                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  6579.197594                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  6567.800768                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  6567.800768                       # average overall mshr miss latency
system.cpu1.dcache.replacements                809593                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     85237738                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       85237740                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1625216                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1625218                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   9086319585                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9086319585                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     86862954                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     86862958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.018710                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018710                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  5590.838132                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5590.831252                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       981564                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       981564                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       643652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       643652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4003117875                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4003117875                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.007410                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007410                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  6219.382329                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6219.382329                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     24957046                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      24957046                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       162818                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       162818                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1356271038                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1356271038                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     25119864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25119864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.006482                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006482                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  8329.982176                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  8329.982176                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          634                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          634                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       162184                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       162184                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1298636397                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1298636397                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  8007.179481                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  8007.179481                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data        41188                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        41188                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data         8366                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         8366                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        49554                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        49554                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.168826                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.168826                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         5777                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         5777                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     28758213                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     28758213                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.116580                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.116580                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4978.053142                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4978.053142                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.698259                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          111047628                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           810105                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           137.078068                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18573644891871                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.026114                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.672145                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000051                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999360                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999411                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        897069113                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       897069113                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     81606368                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        81606386                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     81606368                       # number of overall hits
system.cpu1.icache.overall_hits::total       81606386                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        23803                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23804                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        23803                       # number of overall misses
system.cpu1.icache.overall_misses::total        23804                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    264195540                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    264195540                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    264195540                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    264195540                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           19                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     81630171                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     81630190                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           19                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     81630171                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     81630190                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.052632                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000292                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000292                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.052632                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000292                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000292                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 11099.253876                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11098.787599                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 11099.253876                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11098.787599                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21550                       # number of writebacks
system.cpu1.icache.writebacks::total            21550                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1742                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1742                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1742                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1742                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        22061                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22061                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        22061                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22061                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    220505607                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    220505607                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    220505607                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    220505607                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000270                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000270                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000270                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000270                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst  9995.267984                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  9995.267984                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst  9995.267984                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  9995.267984                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21550                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     81606368                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       81606386                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        23803                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23804                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    264195540                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    264195540                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     81630171                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     81630190                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000292                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000292                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 11099.253876                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11098.787599                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1742                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1742                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        22061                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22061                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    220505607                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    220505607                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst  9995.267984                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  9995.267984                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          501.224819                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           81628448                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22062                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3699.956849                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.225571                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   500.999247                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000441                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.978514                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.978955                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        653063582                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       653063582                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         671466                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       392211                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       493635                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         1511                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         1511                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        160701                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       160701                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       671466                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        65674                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2432825                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            2498499                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2791168                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    103660672                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           106451840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        54703                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                3500992                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        888381                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003126                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.055822                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              885604     99.69%     99.69% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                2777      0.31%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          888381                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1107925632                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       22132895                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      809802036                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        20374                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       756759                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         777133                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        20374                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       756759                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        777133                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1687                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        53344                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        55034                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1687                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        53344                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        55034                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    129580290                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   1927320750                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   2056901040                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    129580290                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   1927320750                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   2056901040                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        22061                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       810103                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       832167                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        22061                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       810103                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       832167                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.076470                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.065848                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.066133                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.076470                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.065848                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.066133                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 76811.078838                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 36130.038055                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 37375.096122                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 76811.078838                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 36130.038055                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 37375.096122                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        54703                       # number of writebacks
system.cpu1.l2cache.writebacks::total           54703                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1687                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        53344                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        55031                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1687                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        53344                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        55031                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    129018519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   1909557198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   2038575717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    129018519                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   1909557198                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   2038575717                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.076470                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.065848                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.066130                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.076470                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.065848                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.066130                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 76478.078838                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 35797.038055                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 37044.133616                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 76478.078838                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 35797.038055                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 37044.133616                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                54703                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       377096                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       377096                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       377096                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       377096                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       453765                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       453765                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       453765                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       453765                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         1507                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         1507                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            4                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            4                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         1511                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         1511                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.002647                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.002647                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data 13736.250000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 13736.250000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            4                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        71928                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        71928                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.002647                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.002647                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       152860                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       152860                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         7841                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         7841                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    581488263                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    581488263                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       160701                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       160701                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.048792                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.048792                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 74159.962122                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 74159.962122                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         7841                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         7841                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    578877210                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    578877210                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.048792                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.048792                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 73826.962122                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 73826.962122                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        20374                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       603899                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       624273                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1687                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        45503                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        47193                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    129580290                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   1345832487                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1475412777                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        22061                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       649402                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       671466                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.076470                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.070069                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.070284                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 76811.078838                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 29576.785860                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 31263.381794                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1687                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        45503                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        47190                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    129018519                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   1330679988                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1459698507                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.076470                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.070069                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.070279                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 76478.078838                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 29243.785860                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30932.369294                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2412.670992                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1664538                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           57200                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           29.100315                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   109.730529                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     1.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.036908                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   341.424041                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1960.479513                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.026790                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000244                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.083355                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.478633                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.589031                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2497                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          750                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1453                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.609619                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        26689840                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       26689840                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18573644901528                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  77591535462                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31711.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31711.numOps                      0                       # Number of Ops committed
system.cpu1.thread31711.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    110196926                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       110196928                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    110238021                       # number of overall hits
system.cpu2.dcache.overall_hits::total      110238023                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1788466                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1788468                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1796817                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1796819                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  10438880670                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10438880670                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  10438880670                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10438880670                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    111985392                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    111985396                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    112034838                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    112034842                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.015971                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015971                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.016038                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016038                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  5836.778932                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  5836.772405                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  5809.651550                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  5809.645084                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          766                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    95.750000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       809931                       # number of writebacks
system.cpu2.dcache.writebacks::total           809931                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       982265                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       982265                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       982265                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       982265                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       806201                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       806201                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       811966                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       811966                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   5303154537                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5303154537                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   5331914748                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5331914748                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.007199                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.007199                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.007247                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007247                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  6577.955791                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  6577.955791                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  6566.672432                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6566.672432                       # average overall mshr miss latency
system.cpu2.dcache.replacements                809931                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     85239333                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       85239335                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1625603                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1625605                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   9080864379                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9080864379                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     86864936                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     86864940                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.018714                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018714                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  5586.151341                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5586.144469                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       981623                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       981623                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       643980                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       643980                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   4002562764                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4002562764                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.007414                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007414                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  6215.352595                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6215.352595                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     24957593                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24957593                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       162863                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       162863                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1358016291                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1358016291                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     25120456                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     25120456                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.006483                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006483                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  8338.396634                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  8338.396634                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          642                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          642                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       162221                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       162221                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1300591773                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1300591773                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.006458                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006458                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  8017.406951                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8017.406951                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data        41095                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        41095                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data         8351                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         8351                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data        49446                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        49446                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.168891                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.168891                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data         5765                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         5765                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data     28760211                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     28760211                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.116592                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.116592                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  4988.761665                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  4988.761665                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.696302                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          111050033                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           810443                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           137.023866                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18573644891871                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.026140                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.670162                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000051                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999356                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999407                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        897089179                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       897089179                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     81604857                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        81604875                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     81604857                       # number of overall hits
system.cpu2.icache.overall_hits::total       81604875                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        23872                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         23873                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        23872                       # number of overall misses
system.cpu2.icache.overall_misses::total        23873                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    270018711                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    270018711                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    270018711                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    270018711                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     81628729                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     81628748                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     81628729                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     81628748                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.052632                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000292                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000292                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.052632                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000292                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000292                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 11311.105521                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 11310.631718                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 11311.105521                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 11310.631718                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        21614                       # number of writebacks
system.cpu2.icache.writebacks::total            21614                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         1746                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1746                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         1746                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1746                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        22126                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        22126                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        22126                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        22126                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    220886226                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    220886226                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    220886226                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    220886226                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000271                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000271                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000271                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000271                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst  9983.107023                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  9983.107023                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst  9983.107023                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  9983.107023                       # average overall mshr miss latency
system.cpu2.icache.replacements                 21614                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     81604857                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       81604875                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        23872                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        23873                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    270018711                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    270018711                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     81628729                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     81628748                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000292                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000292                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 11311.105521                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 11310.631718                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         1746                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1746                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        22126                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        22126                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    220886226                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    220886226                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst  9983.107023                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  9983.107023                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          501.193539                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           81627002                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            22127                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3689.022552                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.226186                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   500.967354                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000442                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.978452                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.978894                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        653052111                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       653052111                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         671844                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       392621                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       494444                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         1530                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         1530                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        160726                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       160726                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       671844                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        65867                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      2433877                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            2499744                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      2799360                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    103703936                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           106503296                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        55521                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                3553344                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        889620                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.003291                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.057315                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              886694     99.67%     99.67% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                2924      0.33%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   2      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          889620                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1108467756                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       22198826                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      810146357                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        20386                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       756463                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         776849                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        20386                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       756463                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        776849                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1739                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        53978                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        55720                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1739                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        53978                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        55720                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    129838698                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   1929346389                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   2059185087                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    129838698                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   1929346389                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   2059185087                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        22125                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       810441                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       832569                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        22125                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       810441                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       832569                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.078599                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.066603                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.066925                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.078599                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.066603                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.066925                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 74662.851064                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 35743.198877                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 36955.941978                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 74662.851064                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 35743.198877                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 36955.941978                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        55520                       # number of writebacks
system.cpu2.l2cache.writebacks::total           55520                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1739                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        53978                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        55717                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1739                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        53978                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        55717                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    129259611                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   1911371715                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   2040631326                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    129259611                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   1911371715                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   2040631326                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.078599                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.066603                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.066922                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.078599                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.066603                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.066922                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 74329.851064                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 35410.198877                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 36624.931816                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 74329.851064                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 35410.198877                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 36624.931816                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                55520                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       377347                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       377347                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       377347                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       377347                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       453941                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       453941                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       453941                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       453941                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         1527                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1527                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            3                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         1530                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1530                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.001961                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.001961                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        12210                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        12210                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.001961                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.001961                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       152796                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       152796                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data         7930                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         7930                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    583553196                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    583553196                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       160726                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       160726                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.049339                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.049339                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 73588.044893                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 73588.044893                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data         7930                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         7930                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    580912506                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    580912506                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.049339                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.049339                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 73255.044893                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 73255.044893                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        20386                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       603667                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       624053                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1739                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        46048                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        47790                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    129838698                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   1345793193                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   1475631891                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        22125                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       649715                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       671843                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.078599                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.070874                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.071133                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 74662.851064                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 29225.877193                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 30877.419774                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1739                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        46048                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        47787                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    129259611                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   1330459209                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   1459718820                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.078599                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.070874                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071128                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 74329.851064                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 28892.877193                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30546.358215                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2431.917679                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1665386                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           58045                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           28.691291                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   113.140250                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     1.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   366.756479                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  1949.020949                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.027622                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000244                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.089540                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.475835                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.593730                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2525                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          778                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1465                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.616455                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        26704237                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       26704237                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18573644901528                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  77591535462                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31711.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31711.numOps                      0                       # Number of Ops committed
system.cpu2.thread31711.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    110199973                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       110199975                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    110241132                       # number of overall hits
system.cpu3.dcache.overall_hits::total      110241134                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      1787958                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1787960                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      1796310                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1796312                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  10450204668                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10450204668                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  10450204668                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10450204668                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    111987931                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    111987935                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    112037442                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    112037446                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.015966                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.015966                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.016033                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016033                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  5844.770776                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  5844.764239                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  5817.595330                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  5817.588853                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          791                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       809744                       # number of writebacks
system.cpu3.dcache.writebacks::total           809744                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       981977                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       981977                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       981977                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       981977                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       805981                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       805981                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       811753                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       811753                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   5301982710                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5301982710                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   5330803860                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5330803860                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.007197                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.007197                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.007245                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007245                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  6578.297392                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6578.297392                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  6567.026990                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6567.026990                       # average overall mshr miss latency
system.cpu3.dcache.replacements                809744                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     85242043                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       85242045                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      1625127                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1625129                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   9093980916                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9093980916                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     86867170                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     86867174                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.018708                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018708                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  5595.858610                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  5595.851724                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       981340                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       981340                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       643787                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       643787                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   4003240419                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4003240419                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  6218.268494                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6218.268494                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     24957930                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      24957930                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       162831                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       162831                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1356223752                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1356223752                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     25120761                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     25120761                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.006482                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006482                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  8329.026733                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  8329.026733                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          637                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          637                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       162194                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       162194                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1298742291                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1298742291                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  8007.338687                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8007.338687                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data        41159                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        41159                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data         8352                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         8352                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        49511                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        49511                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.168690                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.168690                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         5772                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         5772                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     28821150                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     28821150                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.116580                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.116580                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  4993.269231                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  4993.269231                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.695509                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          111052928                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           810256                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           137.059063                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18573644891871                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.026139                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.669370                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000051                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999354                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999405                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        897109824                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       897109824                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     81605864                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        81605882                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     81605864                       # number of overall hits
system.cpu3.icache.overall_hits::total       81605882                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        23942                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         23943                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        23942                       # number of overall misses
system.cpu3.icache.overall_misses::total        23943                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    262413324                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    262413324                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    262413324                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    262413324                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     81629806                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     81629825                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     81629806                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     81629825                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.052632                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000293                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000293                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.052632                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000293                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000293                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 10960.376076                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 10959.918306                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 10960.376076                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 10959.918306                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        21684                       # number of writebacks
system.cpu3.icache.writebacks::total            21684                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         1746                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1746                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         1746                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1746                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        22196                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22196                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        22196                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22196                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    218496618                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    218496618                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    218496618                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    218496618                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000272                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000272                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000272                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000272                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst  9843.963687                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  9843.963687                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst  9843.963687                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  9843.963687                       # average overall mshr miss latency
system.cpu3.icache.replacements                 21684                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     81605864                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       81605882                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        23942                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        23943                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    262413324                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    262413324                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     81629806                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     81629825                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000293                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 10960.376076                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 10959.918306                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         1746                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1746                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        22196                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22196                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    218496618                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    218496618                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000272                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst  9843.963687                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  9843.963687                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          501.223049                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           81628079                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22197                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3677.437447                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.225551                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   500.997499                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000441                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.978511                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978951                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        653060797                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       653060797                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         671730                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       392406                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       494288                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         1503                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         1503                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        160723                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       160723                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       671730                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        66077                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      2433262                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            2499339                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      2808320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    103680000                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           106488320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        55267                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                3537088                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        889222                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003304                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.057386                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              886284     99.67%     99.67% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2938      0.33%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          889222                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1108302921                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       22269420                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      809950885                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        20472                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       756547                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         777019                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        20472                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       756547                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        777019                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1723                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        53707                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        55433                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1723                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        53707                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        55433                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    127080792                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   1928378025                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   2055458817                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    127080792                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   1928378025                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   2055458817                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        22195                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       810254                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       832452                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        22195                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       810254                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       832452                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.077630                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.066284                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.066590                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.077630                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.066284                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.066590                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 73755.538015                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 35905.524885                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 37080.057312                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 73755.538015                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 35905.524885                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 37080.057312                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        55266                       # number of writebacks
system.cpu3.l2cache.writebacks::total           55266                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1723                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        53707                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        55430                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1723                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        53707                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        55430                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    126507033                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   1910493594                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   2037000627                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    126507033                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   1910493594                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   2037000627                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.077630                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.066284                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.066586                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.077630                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.066284                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.066586                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 73422.538015                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 35572.524885                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 36749.064171                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 73422.538015                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 35572.524885                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 36749.064171                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                55266                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       377213                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       377213                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       377213                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       377213                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       453935                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       453935                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       453935                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       453935                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         1501                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         1501                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         1503                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         1503                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.001331                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.001331                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.001331                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.001331                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       152823                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       152823                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         7900                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         7900                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    581837580                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    581837580                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       160723                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       160723                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.049153                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.049153                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 73650.326582                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 73650.326582                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         7900                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         7900                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    579206880                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    579206880                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.049153                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.049153                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 73317.326582                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 73317.326582                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        20472                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       603724                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       624196                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1723                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        45807                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        47533                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    127080792                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   1346540445                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   1473621237                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        22195                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       649531                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       671729                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.077630                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.070523                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.070762                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 73755.538015                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 29395.953566                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 31002.066712                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1723                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        45807                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        47530                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    126507033                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   1331286714                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   1457793747                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.077630                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.070523                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.070758                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 73422.538015                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 29062.953566                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30671.023501                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2414.355605                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           1665102                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           57761                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           28.827444                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   110.833938                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   340.785091                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1959.736576                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.027059                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.083199                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.478451                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.589442                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2495                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          759                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1448                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.609131                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        26699425                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       26699425                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18573644901528                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  77591535462                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              190882                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         62103                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        150274                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              2653                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                12                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               12                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              31501                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             31501                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         190882                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       165719                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       162291                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       164308                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       163488                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                  655806                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      7009152                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      6863936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      6949248                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      6915200                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 27737536                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                              4014                       # Total snoops (count)
system.l3bus.snoopTraffic                       87104                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             226409                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   226409    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               226409                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            214590195                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            37441474                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            36663930                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            37127113                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            36929661                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          582                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data        40015                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst          504                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        38951                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst          556                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        39570                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst          540                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        39299                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              160017                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          582                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data        40015                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst          504                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        38951                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst          556                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        39570                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst          540                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        39299                       # number of overall hits
system.l3cache.overall_hits::total             160017                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        14414                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        14393                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        14408                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        14407                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             62366                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        14414                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        14393                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        14408                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        14407                       # number of overall misses
system.l3cache.overall_misses::total            62366                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    115607610                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   1145473047                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    115198353                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   1151180667                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    114498720                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   1141772751                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    112034187                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   1145795724                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   5041561059                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    115607610                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   1145473047                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    115198353                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   1151180667                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    114498720                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   1141772751                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    112034187                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   1145795724                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   5041561059                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1765                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        54429                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1687                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        53344                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1739                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        53978                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1723                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        53706                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          222383                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1765                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        54429                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1687                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        53344                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1739                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        53978                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1723                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        53706                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         222383                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.670255                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.264822                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.701245                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.269815                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.680276                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.266924                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.686593                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.268257                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.280444                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.670255                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.264822                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.701245                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.269815                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.680276                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.266924                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.686593                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.268257                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.280444                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 97724.099746                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 79469.477383                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 97378.151310                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 79981.982005                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 96786.745562                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 79245.748959                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 94703.454776                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 79530.486847                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 80838.294247                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 97724.099746                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 79469.477383                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 97378.151310                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 79981.982005                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 96786.745562                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 79245.748959                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 94703.454776                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 79530.486847                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 80838.294247                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks           1361                       # number of writebacks
system.l3cache.writebacks::total                 1361                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        14414                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        14393                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        14408                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        14407                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        62354                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        14414                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        14393                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        14408                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        14407                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        62354                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    107728830                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   1049475807                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    107319573                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   1055323287                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    106619940                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   1045815471                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    104155407                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   1049845104                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   4626283419                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    107728830                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   1049475807                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    107319573                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   1055323287                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    106619940                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   1045815471                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    104155407                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   1049845104                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   4626283419                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.670255                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.264822                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.701245                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.269815                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.680276                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.266924                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.686593                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.268257                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.280390                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.670255                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.264822                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.701245                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.269815                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.680276                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.266924                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.686593                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.268257                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.280390                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91064.099746                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 72809.477383                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 90718.151310                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 73321.982005                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90126.745562                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 72585.748959                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88043.454776                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 72870.486847                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74193.851541                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91064.099746                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 72809.477383                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 90718.151310                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 73321.982005                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90126.745562                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 72585.748959                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88043.454776                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 72870.486847                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74193.851541                       # average overall mshr miss latency
system.l3cache.replacements                      4014                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        60742                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        60742                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        60742                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        60742                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       150274                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       150274                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       150274                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       150274                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              12                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           12                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          458                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          466                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          556                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          524                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             2004                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data         7373                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         7375                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         7374                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         7375                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          29497                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    539725068                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    540917541                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    541305819                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data    540165627                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2162114055                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         7831                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         7841                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data         7930                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         7899                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        31501                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.941514                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.940569                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.929887                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.933662                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.936383                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 73202.911705                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 73344.751322                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 73407.352726                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 73242.796881                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 73299.456046                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         7373                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         7375                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         7374                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         7375                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        29497                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    490620888                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    491800041                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    492194979                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    491048127                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   1965664035                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.941514                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.940569                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.929887                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.933662                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.936383                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 66542.911705                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 66684.751322                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 66747.352726                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 66582.796881                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 66639.456046                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          582                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        39557                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst          504                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        38485                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst          556                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        39014                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst          540                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        38775                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       158013                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         7041                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data         7018                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data         7034                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         7032                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        32869                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    115607610                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    605747979                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    115198353                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    610263126                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    114498720                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data    600466932                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    112034187                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    605630097                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   2879447004                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1765                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        46598                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1687                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        45503                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1739                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        46048                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1723                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        45807                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       190882                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.670255                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.151101                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.701245                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.154232                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.680276                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.152754                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.686593                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.153514                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.172195                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 97724.099746                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 86031.526630                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 97378.151310                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 86956.843260                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 96786.745562                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 85366.353711                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 94703.454776                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 86124.871587                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 87603.730080                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         7041                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         7018                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         7034                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         7032                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        32857                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    107728830                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    558854919                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    107319573                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    563523246                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    106619940                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    553620492                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    104155407                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    558796977                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   2660619384                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.670255                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.151101                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.701245                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.154232                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.680276                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.152754                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.686593                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.153514                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.172133                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 91064.099746                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 79371.526630                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 90718.151310                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 80296.843260                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 90126.745562                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 78706.353711                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88043.454776                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 79464.871587                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 80975.724625                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            35268.435000                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 371045                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               211010                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.758424                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18573902603235                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 35268.435000                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.538154                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.538154                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        46967                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          833                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         5064                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        40929                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.716660                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              7145586                       # Number of tag accesses
system.l3cache.tags.data_accesses             7145586                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     14403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     14381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     14396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     14396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014908109984                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           73                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           73                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              142954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1236                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       62354                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1361                       # Number of write requests accepted
system.mem_ctrls.readBursts                     62354                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1361                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      43.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 62354                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1361                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           73                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     852.876712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4710.547948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           68     93.15%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      1.37%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      2.74%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      1.37%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::39936-40959            1      1.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            73                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           73                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.821918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.803973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.787797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               10     13.70%     13.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               56     76.71%     90.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      9.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            73                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3990656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                87104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     51.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   77577506838                       # Total gap between requests
system.mem_ctrls.avgGap                    1217570.54                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       921792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data       920384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data       921344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data       921344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        83264                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 975776.410097460030                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 11880057.172133319080                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 975776.410097460030                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 11861910.865267600864                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 975776.410097460030                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 11874283.347221499309                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 975776.410097460030                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 11874283.347221499309                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1073106.601468128152                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        14414                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        14393                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        14408                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        14407                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1361                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     63394855                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data    509069443                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     62987260                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data    515719517                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     62291176                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data    505674422                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     59820619                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    509681382                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3191630256365                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     53588.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     35317.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     53243.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     35831.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     52655.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     35096.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     50566.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     35377.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 2345062642.44                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            15500                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               2631                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                       10                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                    359                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           31                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       922496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data       921152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data       922112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data       922048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3991424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       303104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        87104                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        87104                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        14414                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        14393                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        14408                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        14407                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          62366                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1361                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1361                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         1650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       975776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     11889130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       975776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     11871809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       975776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     11884181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       975776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     11883357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         51441481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       975776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       975776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       975776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       975776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3906405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1122597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1122597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1122597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         1650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       975776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     11889130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       975776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     11871809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       975776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     11884181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       975776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     11883357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        52564077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                62308                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1301                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         2001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         2579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         2603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         1760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         1418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         1474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         1378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         1322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         1461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         1578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         1680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         1604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1198747138                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             207610256                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2288638674                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19239.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36731.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47667                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                425                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.50                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           32.67                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        15517                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   262.355868                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   156.268374                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   326.304875                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4256     27.43%     27.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7831     50.47%     77.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          516      3.33%     81.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          239      1.54%     82.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          183      1.18%     83.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          140      0.90%     84.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          142      0.92%     85.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          114      0.73%     86.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2096     13.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        15517                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3987712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              83264                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               51.393640                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.073107                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               75.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    48393674.783998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    64338770.193600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   262087187.174390                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4889803.296000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 27661835082.305954                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 13263683607.520887                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 40460405169.671471                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  81765633294.934326                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1053.795648                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  61657372391                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6988450000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8945713071                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1361                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2653                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29497                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29497                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          32869                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       128746                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       128746                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 128746                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      4078528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      4078528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4078528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             62366                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   62366    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               62366                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy            23913396                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          115107258                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       98951444                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     69389420                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5474583                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     45131804                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       44351187                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.270362                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed       13007004                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1108                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       113920                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       100162                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        13758                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          439                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    331997250                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5148239                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    187585398                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.451329                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.759710                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     50713766     27.04%     27.04% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     55452286     29.56%     56.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     15971732      8.51%     65.11% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     19030202     10.14%     75.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8542340      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4212470      2.25%     82.05% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3313173      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2558962      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     27790467     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    187585398                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249991468                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     459833574                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           94320270                       # Number of memory references committed
system.switch_cpus0.commit.loads             69204686                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44715855                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating           1967904                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          456278268                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6687196                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2969189      0.65%      0.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    352561383     76.67%     77.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      2723467      0.59%     77.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       107718      0.02%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd       103564      0.02%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       224680      0.05%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     68376353     14.87%     94.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     24490702      5.33%     99.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       828333      0.18%     99.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       624882      0.14%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    459833574                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     27790467                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        22324222                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     83415096                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         95527720                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     26333396                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       5214166                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     40263042                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       343085                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     881249785                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts      1953344                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           99981605                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           33050056                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               131146                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 5764                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      4983654                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             535782686                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           98951444                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     57458353                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            222287060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles       11081650                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          354                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         2718                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         81626099                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        11630                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    232814611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.176389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.379764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        68091954     29.25%     29.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        12383518      5.32%     34.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         9603984      4.13%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        14994212      6.44%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        10951625      4.70%     49.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        16049598      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6        11987494      5.15%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7        10246926      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        78505300     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    232814611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.424670                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.299421                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           81626504                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  499                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           13031762                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       54713397                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        64504                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        40610                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      16086945                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        40042                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  77591545785                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       5214166                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        33579854                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       43456553                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles        109678191                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     40885831                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     849425115                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       382089                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      30887593                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2311729                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3452878                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands   1066806884                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         2186133887                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1365109860                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups          2570004                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    585163210                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       481643469                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         95753154                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               951214058                       # The number of ROB reads
system.switch_cpus0.rob.writes             1629290261                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249991468                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          459833574                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       98953515                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     69392775                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5474241                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     45133011                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       44353760                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.273434                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed       13007958                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         1119                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       113295                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       100321                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        12974                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          421                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    332039832                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      5148173                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    187578020                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.451419                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.759598                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     50697742     27.03%     27.03% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     55457163     29.56%     56.59% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     15975974      8.52%     65.11% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     19031183     10.15%     75.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8543405      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4213242      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3312978      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2558674      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     27787659     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    187578020                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249990733                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     459832348                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           94320013                       # Number of memory references committed
system.switch_cpus1.commit.loads             69204499                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44715744                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating           1967900                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          456277044                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6687165                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2969187      0.65%      0.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    352560423     76.67%     77.32% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      2723460      0.59%     77.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc       107718      0.02%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd       103564      0.02%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt       224680      0.05%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     68376168     14.87%     94.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     24490634      5.33%     99.68% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       828331      0.18%     99.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       624880      0.14%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    459832348                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     27787659                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        22324214                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     83410585                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         95527650                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     26336599                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       5214156                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     40266670                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       342909                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     881288366                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts      1950545                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           99983097                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           33051627                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               131142                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5787                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      4981375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             535819188                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           98953515                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     57462039                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            222288475                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles       11081026                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles          324                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles         2528                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         81630171                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        11551                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    232813215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.176569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.379704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        68083453     29.24%     29.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        12383117      5.32%     34.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         9605469      4.13%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        14996393      6.44%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        10951236      4.70%     49.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        16049649      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6        11989641      5.15%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7        10247785      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        78506472     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    232813215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.424679                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.299578                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           81630544                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  466                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           13027974                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       54719073                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        64545                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        40675                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      16089600                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        40055                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  77591545785                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       5214156                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        33580788                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       43444319                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles        109679984                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     40893952                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     849468345                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       379628                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      30892594                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       2306452                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3460351                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands   1066885264                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         2186253338                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1365179574                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          2569013                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    585161609                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       481723515                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         95775295                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               951250844                       # The number of ROB reads
system.switch_cpus1.rob.writes             1629378834                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249990733                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          459832348                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       98960149                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     69398166                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      5475039                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     45131377                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       44351342                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    98.271635                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed       13007707                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect         1125                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       113284                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       100321                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        12963                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          426                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    332049224                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      5148709                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    187577359                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.451483                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.759621                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     50695380     27.03%     27.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     55458445     29.57%     56.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     15974194      8.52%     65.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     19031631     10.15%     75.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8543560      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4213594      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3313201      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2559244      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     27788110     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    187577359                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249996876                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     459842730                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           94322240                       # Number of memory references committed
system.switch_cpus2.commit.loads             69206133                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          44716722                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating           1967932                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          456287407                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      6687345                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2969196      0.65%      0.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    352568523     76.67%     77.32% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      2723498      0.59%     77.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       107720      0.02%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd       103566      0.02%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt       224684      0.05%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     68377788     14.87%     94.36% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     24491217      5.33%     99.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       828345      0.18%     99.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       624890      0.14%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    459842730                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     27788110                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        22328621                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     83398685                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         95535266                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     26335961                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       5214657                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     40264878                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       342966                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     881321318                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts      1951463                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           99988302                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           33050422                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               131166                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 5766                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      4985798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             535833948                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           98960149                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     57459370                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            222282574                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles       11082492                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          299                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         3284                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         81628729                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        11656                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    232813201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.176755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.379717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        68077448     29.24%     29.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        12384907      5.32%     34.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         9605585      4.13%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        14996797      6.44%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        10950749      4.70%     49.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        16048227      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6        11988679      5.15%     61.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7        10245474      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        78515335     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    232813201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.424708                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.299641                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           81629086                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  451                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           13031281                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       54720141                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses        64574                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        40637                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      16087350                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads        40049                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  77591545785                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       5214657                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        33583793                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       43436219                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles        109688637                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     40889879                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     849493996                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       382701                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      30887853                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       2303418                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3464434                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus2.rename.renamedOperands   1066908538                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         2186322026                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1365229779                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups          2570279                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    585174773                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       481733642                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         95758586                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               951269506                       # The number of ROB reads
system.switch_cpus2.rob.writes             1629419336                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249996876                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          459842730                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       98955113                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     69392452                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5474079                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     45133999                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       44353855                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.271494                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed       13008643                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         1127                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       113507                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       100391                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        13116                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          435                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    332039517                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      5147907                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    187581454                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.451458                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.759656                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     50700124     27.03%     27.03% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     55458446     29.56%     56.59% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     15972979      8.52%     65.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     19031394     10.15%     75.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8542909      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4214036      2.25%     82.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3312940      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2559028      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     27789598     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    187581454                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     459848022                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           94323510                       # Number of memory references committed
system.switch_cpus3.commit.loads             69207099                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          44717219                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1967972                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          456292687                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6687416                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2969199      0.65%      0.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    352572518     76.67%     77.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      2723514      0.59%     77.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc       107722      0.02%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd       103568      0.02%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt       224688      0.05%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     68378736     14.87%     94.36% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     24491507      5.33%     99.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       828363      0.18%     99.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       624904      0.14%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    459848022                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     27789598                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        22325210                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     83407845                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         95531820                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     26336787                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       5213751                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     40267168                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       342899                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     881307431                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts      1952520                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           99990048                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           33052180                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               131204                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 5781                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      4981653                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             535820955                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           98955113                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     57462889                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            222290832                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles       11080392                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles          314                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles         2429                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         81629806                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        11603                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    232815424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.176575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.379702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        68083632     29.24%     29.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12384747      5.32%     34.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         9604984      4.13%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        14993433      6.44%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        10953446      4.70%     49.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        16050179      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6        11991772      5.15%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7        10245201      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        78508030     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    232815424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.424686                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.299586                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           81630179                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  467                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651236436990                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           13030702                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       54721003                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        64624                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        40571                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      16087358                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        40074                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  77591545785                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       5213751                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        33580469                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       43447317                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles        109685398                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     40888473                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     849487064                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       379848                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      30889900                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2308468                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       3456039                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands   1066896157                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         2186291033                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1365212801                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          2571418                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    585181309                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       481714843                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         95767757                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               951267698                       # The number of ROB reads
system.switch_cpus3.rob.writes             1629408073                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          459848022                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
