Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f329486c2acd452280b8bb3ba156e926 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_111060013_Toggle_Flip_Flop_t_behav xil_defaultlib.Lab1_111060013_Toggle_Flip_Flop_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Toggle_Flip_Flop
Compiling module xil_defaultlib.Lab1_111060013_Toggle_Flip_Flop_...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_111060013_Toggle_Flip_Flop_t_behav
