
---------- Begin Simulation Statistics ----------
final_tick                                 3141888000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 743101                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718172                       # Number of bytes of host memory used
host_op_rate                                  1260474                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.86                       # Real time elapsed on the host
host_tick_rate                             1686086972                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1384633                       # Number of instructions simulated
sim_ops                                       2348770                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003142                       # Number of seconds simulated
sim_ticks                                  3141888000                       # Number of ticks simulated
system.cpu.Branches                            167977                       # Number of branches fetched
system.cpu.committedInsts                     1384633                       # Number of instructions committed
system.cpu.committedOps                       2348770                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      282181                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           167                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      145359                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            41                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1898395                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           207                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          6283776                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               6283775.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              1042007                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              836869                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       137927                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 750253                       # Number of float alu accesses
system.cpu.num_fp_insts                        750253                       # number of float instructions
system.cpu.num_fp_register_reads              1061277                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              650735                       # number of times the floating registers were written
system.cpu.num_func_calls                       19085                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1831919                       # Number of integer alu accesses
system.cpu.num_int_insts                      1831919                       # number of integer instructions
system.cpu.num_int_register_reads             3591454                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1385054                       # number of times the integer registers were written
system.cpu.num_load_insts                      282155                       # Number of load instructions
system.cpu.num_mem_refs                        427501                       # number of memory refs
system.cpu.num_store_insts                     145346                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11553      0.49%      0.49% # Class of executed instruction
system.cpu.op_class::IntAlu                   1542446     65.67%     66.16% # Class of executed instruction
system.cpu.op_class::IntMult                     2285      0.10%     66.26% # Class of executed instruction
system.cpu.op_class::IntDiv                      7055      0.30%     66.56% # Class of executed instruction
system.cpu.op_class::FloatAdd                  118599      5.05%     71.61% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.61% # Class of executed instruction
system.cpu.op_class::FloatCvt                      96      0.00%     71.61% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.61% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.61% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     71.61% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.61% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.61% # Class of executed instruction
system.cpu.op_class::SimdAdd                     2008      0.09%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                    28703      1.22%     72.92% # Class of executed instruction
system.cpu.op_class::SimdCmp                       20      0.00%     72.92% # Class of executed instruction
system.cpu.op_class::SimdCvt                     3888      0.17%     73.09% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6970      0.30%     73.38% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     73.38% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     73.38% # Class of executed instruction
system.cpu.op_class::SimdShift                    781      0.03%     73.42% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     73.42% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     73.42% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     73.42% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              106181      4.52%     77.94% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                5943      0.25%     78.19% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                3106      0.13%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              81635      3.48%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::MemRead                   130830      5.57%     87.37% # Class of executed instruction
system.cpu.op_class::MemWrite                   55691      2.37%     89.74% # Class of executed instruction
system.cpu.op_class::FloatMemRead              151325      6.44%     96.18% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              89655      3.82%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    2348770                       # Class of executed instruction
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27474                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3141888000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10591                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4501                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2138                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6842                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3402                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3402                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8197                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         6926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        34541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        34541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  41467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       290048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       290048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1030400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1030400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1320448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13993                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13993    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13993                       # Request fanout histogram
system.membus.reqLayer2.occupancy            54037000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12720250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           61501000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3141888000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         153216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         742336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             895552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       153216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        153216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       288064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          288064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4501                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4501                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          48765583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         236270675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             285036258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     48765583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         48765583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       91685000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             91685000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       91685000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         48765583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        236270675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            376721258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000588460500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          388                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          388                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33802                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6063                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13993                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6639                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13993                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6639                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    653                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   173                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              671                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    122729750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   66700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               372854750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9200.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27950.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10459                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5252                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13993                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6639                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    310.679459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.423495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.669945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1297     31.91%     31.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1037     25.51%     57.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          521     12.82%     70.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          297      7.31%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          236      5.81%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          110      2.71%     86.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           82      2.02%     88.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           82      2.02%     90.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          403      9.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4065                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.378866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.012471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.956565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            274     70.62%     70.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            88     22.68%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            11      2.84%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            8      2.06%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.26%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      1.03%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           388                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.618557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.592858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.942187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              265     68.30%     68.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      3.61%     71.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              102     26.29%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      1.55%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           388                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 853760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   41792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  412672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  895552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               424896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       271.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       131.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    285.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    135.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3141881000                       # Total gap between requests
system.mem_ctrls.avgGap                     152281.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       141440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       712320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       412672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 45017518.129226759076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 226717184.062576413155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 131345229.365273371339                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        11599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6639                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     64068750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    308786000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  72757618000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26762.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26621.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10959123.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16050720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8508390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            47245380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           16338600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     247699920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        853446750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        487793280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1677083040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.781930                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1260074750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    104780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1777033250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             13059060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6918285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            48002220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           17319960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     247699920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        989872830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        372908160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1695780435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        539.732936                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    960298750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    104780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2076809250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON      3141888000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3141888000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1896001                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1896001                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1896001                       # number of overall hits
system.cpu.icache.overall_hits::total         1896001                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2394                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2394                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2394                       # number of overall misses
system.cpu.icache.overall_misses::total          2394                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    139968000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    139968000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    139968000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    139968000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1898395                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1898395                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1898395                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1898395                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001261                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001261                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001261                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001261                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58466.165414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58466.165414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58466.165414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58466.165414                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2138                       # number of writebacks
system.cpu.icache.writebacks::total              2138                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    137574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    137574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    137574000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    137574000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001261                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001261                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001261                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001261                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57466.165414                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57466.165414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57466.165414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57466.165414                       # average overall mshr miss latency
system.cpu.icache.replacements                   2138                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1896001                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1896001                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2394                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2394                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    139968000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    139968000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1898395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1898395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58466.165414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58466.165414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    137574000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    137574000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57466.165414                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57466.165414                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3141888000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.281431                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1898395                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2394                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            792.980368                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.281431                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989381                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989381                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3799184                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3799184                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3141888000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3141888000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3141888000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3141888000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3141888000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3141888000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3141888000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3141888000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       415941                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           415941                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       415941                       # number of overall hits
system.cpu.dcache.overall_hits::total          415941                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11599                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11599                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11599                       # number of overall misses
system.cpu.dcache.overall_misses::total         11599                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    679956000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    679956000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    679956000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    679956000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       427540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       427540                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       427540                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       427540                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027130                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027130                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027130                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027130                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58621.950168                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58621.950168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58621.950168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58621.950168                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4501                       # number of writebacks
system.cpu.dcache.writebacks::total              4501                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        11599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        11599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11599                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    668357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    668357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    668357000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    668357000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027130                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027130                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027130                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57621.950168                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57621.950168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57621.950168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57621.950168                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11343                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       273984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          273984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    476287000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    476287000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       282181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       282181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58105.038429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58105.038429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8197                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8197                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    468090000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    468090000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57105.038429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57105.038429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       141957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         141957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    203669000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    203669000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       145359                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       145359                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59867.430923                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59867.430923                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3402                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3402                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    200267000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    200267000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58867.430923                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58867.430923                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3141888000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.618900                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              427540                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11599                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.860074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            147000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.618900                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990699                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990699                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            866679                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           866679                       # Number of data accesses

---------- End Simulation Statistics   ----------
