
STM32F401xC Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b10  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000374  08004cb0  08004cb0  00005cb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005024  08005024  000071c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005024  08005024  00006024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800502c  0800502c  000071c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800502c  0800502c  0000602c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005030  08005030  00006030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001c8  20000000  08005034  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  200001c8  080051fc  000071c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000414  080051fc  00007414  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000071c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000047d3  00000000  00000000  000071f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013c2  00000000  00000000  0000b9cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004d8  00000000  00000000  0000cd90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000037f  00000000  00000000  0000d268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002dbc  00000000  00000000  0000d5e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000043cd  00000000  00000000  000103a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00011634  00000000  00000000  00014770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00025da4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020f0  00000000  00000000  00025de8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00027ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001c8 	.word	0x200001c8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004c98 	.word	0x08004c98

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001cc 	.word	0x200001cc
 80001dc:	08004c98 	.word	0x08004c98

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <Clock_Init>:
#include "IR_driver.h"
#include "Ultrasonic_driver.h"
#include "MPU6050_Driver.h"
#include <stdio.h>

void Clock_Init(void){
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
    RCC_GPIOA_CLK_EN();
 8000bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8000bec <Clock_Init+0x34>)
 8000bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bec <Clock_Init+0x34>)
 8000bc2:	f043 0301 	orr.w	r3, r3, #1
 8000bc6:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC_GPIOB_CLK_EN();
 8000bc8:	4b08      	ldr	r3, [pc, #32]	@ (8000bec <Clock_Init+0x34>)
 8000bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bcc:	4a07      	ldr	r2, [pc, #28]	@ (8000bec <Clock_Init+0x34>)
 8000bce:	f043 0302 	orr.w	r3, r3, #2
 8000bd2:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC_SYSCFG_CLK_EN();
 8000bd4:	4b05      	ldr	r3, [pc, #20]	@ (8000bec <Clock_Init+0x34>)
 8000bd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bd8:	4a04      	ldr	r2, [pc, #16]	@ (8000bec <Clock_Init+0x34>)
 8000bda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bde:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	40023800 	.word	0x40023800

08000bf0 <main>:

int main(void){
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b0a8      	sub	sp, #160	@ 0xa0
 8000bf4:	af00      	add	r7, sp, #0
    MCAL_FPU_Enable();
 8000bf6:	f000 faf9 	bl	80011ec <MCAL_FPU_Enable>
    MCAL_RCC_Init();
 8000bfa:	f000 ffc3 	bl	8001b84 <MCAL_RCC_Init>
    Clock_Init();
 8000bfe:	f7ff ffdb 	bl	8000bb8 <Clock_Init>

    USART_PinConfig_t uart;
    uart.USART_Mode = UART_MODE_TX_RX;
 8000c02:	230c      	movs	r3, #12
 8000c04:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
    uart.USART_BaudRate = 9600;
 8000c08:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8000c0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uart.USART_IRQ_Enable = UART_IRQ_ENABLE_NONE;
 8000c10:	2300      	movs	r3, #0
 8000c12:	f887 309a 	strb.w	r3, [r7, #154]	@ 0x9a
    uart.USART_StopBits = UART_StopBits_1Bit;
 8000c16:	2300      	movs	r3, #0
 8000c18:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
    uart.USART_Sampling = UART_Sampling_16;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	f887 3098 	strb.w	r3, [r7, #152]	@ 0x98
    uart.USART_HW_FlowCTRL = UART_HW_FLW_CTRL_RTS_DIS;
 8000c22:	2300      	movs	r3, #0
 8000c24:	f887 3099 	strb.w	r3, [r7, #153]	@ 0x99
    uart.USART_ParityMode = UART_Parity_DIS;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
    uart.USART_PayLoad_Lenght = UART_PayLoad_Length_8Bits;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
    uart.P_IRQ_CallBack = NULL; MCAL_UART_Init(USART6, &uart);
 8000c34:	2300      	movs	r3, #0
 8000c36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8000c3a:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4810      	ldr	r0, [pc, #64]	@ (8000c84 <main+0x94>)
 8000c42:	f001 f947 	bl	8001ed4 <MCAL_UART_Init>

	I2C_InitTypedef I2C1CFG ;

	//I2C Controller act as a Master

	I2C1CFG.I2C_General_Call_Address = I2C_General_Addres_EN ;
 8000c46:	2340      	movs	r3, #64	@ 0x40
 8000c48:	677b      	str	r3, [r7, #116]	@ 0x74
	I2C1CFG.I2C_ACK_Control =I2C_Ack_EN ;
 8000c4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	I2C1CFG.I2C_CLK_Speed = I2C_SCLK_SM_100K ;
 8000c50:	4b0d      	ldr	r3, [pc, #52]	@ (8000c88 <main+0x98>)
 8000c52:	66bb      	str	r3, [r7, #104]	@ 0x68
	I2C1CFG.I2C_Mode = I2C_Mode_I2C ;
 8000c54:	2300      	movs	r3, #0
 8000c56:	67bb      	str	r3, [r7, #120]	@ 0x78
	I2C1CFG.P_Slave_Event_CallBack = NULL ;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	I2C1CFG.P_Master_Event_CallBack = NULL ;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	I2C1CFG.I2C_CLK_StretchMode = I2C_CLK_StretchMode_EN;
 8000c64:	2380      	movs	r3, #128	@ 0x80
 8000c66:	673b      	str	r3, [r7, #112]	@ 0x70

    float32 Yaw, Pitch, Roll;
    HAL_MPU6050_Init(I2C2, &I2C1CFG);
 8000c68:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4807      	ldr	r0, [pc, #28]	@ (8000c8c <main+0x9c>)
 8000c70:	f000 f8fe 	bl	8000e70 <HAL_MPU6050_Init>
	// Yaw = HAL_MPU6050_YawVal();
	// Pitch = HAL_MPU6050_PitchVal();
	// Roll = HAL_MPU6050_RollVal();
	// sprintf((char*)buffer, "Encoder: %ld\r\n", MCAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7), MCAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6));
	// // //sprintf((char*)buffer, "Yaw: %.2f | Pitch: %.2f | Roll: %.2f\r\n", Yaw, Pitch, Roll);
	MCAL_UART_SendString(USART6, buffer, Polling_Enable);
 8000c74:	1d3b      	adds	r3, r7, #4
 8000c76:	2200      	movs	r2, #0
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4802      	ldr	r0, [pc, #8]	@ (8000c84 <main+0x94>)
 8000c7c:	f001 f9e0 	bl	8002040 <MCAL_UART_SendString>
 8000c80:	e7f8      	b.n	8000c74 <main+0x84>
 8000c82:	bf00      	nop
 8000c84:	40011400 	.word	0x40011400
 8000c88:	000186a0 	.word	0x000186a0
 8000c8c:	40005800 	.word	0x40005800

08000c90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  return 1;
 8000c94:	2301      	movs	r3, #1
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr

08000ca0 <_kill>:

int _kill(int pid, int sig)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000caa:	f002 f923 	bl	8002ef4 <__errno>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2216      	movs	r2, #22
 8000cb2:	601a      	str	r2, [r3, #0]
  return -1;
 8000cb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3708      	adds	r7, #8
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <_exit>:

void _exit (int status)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000cc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	f7ff ffe7 	bl	8000ca0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000cd2:	bf00      	nop
 8000cd4:	e7fd      	b.n	8000cd2 <_exit+0x12>

08000cd6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b086      	sub	sp, #24
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	60f8      	str	r0, [r7, #12]
 8000cde:	60b9      	str	r1, [r7, #8]
 8000ce0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	617b      	str	r3, [r7, #20]
 8000ce6:	e00a      	b.n	8000cfe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ce8:	f3af 8000 	nop.w
 8000cec:	4601      	mov	r1, r0
 8000cee:	68bb      	ldr	r3, [r7, #8]
 8000cf0:	1c5a      	adds	r2, r3, #1
 8000cf2:	60ba      	str	r2, [r7, #8]
 8000cf4:	b2ca      	uxtb	r2, r1
 8000cf6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	617b      	str	r3, [r7, #20]
 8000cfe:	697a      	ldr	r2, [r7, #20]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	429a      	cmp	r2, r3
 8000d04:	dbf0      	blt.n	8000ce8 <_read+0x12>
  }

  return len;
 8000d06:	687b      	ldr	r3, [r7, #4]
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	3718      	adds	r7, #24
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	60f8      	str	r0, [r7, #12]
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	617b      	str	r3, [r7, #20]
 8000d20:	e009      	b.n	8000d36 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d22:	68bb      	ldr	r3, [r7, #8]
 8000d24:	1c5a      	adds	r2, r3, #1
 8000d26:	60ba      	str	r2, [r7, #8]
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	3301      	adds	r3, #1
 8000d34:	617b      	str	r3, [r7, #20]
 8000d36:	697a      	ldr	r2, [r7, #20]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	dbf1      	blt.n	8000d22 <_write+0x12>
  }
  return len;
 8000d3e:	687b      	ldr	r3, [r7, #4]
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3718      	adds	r7, #24
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}

08000d48 <_close>:

int _close(int file)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	370c      	adds	r7, #12
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d70:	605a      	str	r2, [r3, #4]
  return 0;
 8000d72:	2300      	movs	r3, #0
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	370c      	adds	r7, #12
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr

08000d80 <_isatty>:

int _isatty(int file)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d88:	2301      	movs	r3, #1
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d96:	b480      	push	{r7}
 8000d98:	b085      	sub	sp, #20
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	60f8      	str	r0, [r7, #12]
 8000d9e:	60b9      	str	r1, [r7, #8]
 8000da0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000da2:	2300      	movs	r3, #0
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3714      	adds	r7, #20
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr

08000db0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b086      	sub	sp, #24
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000db8:	4a14      	ldr	r2, [pc, #80]	@ (8000e0c <_sbrk+0x5c>)
 8000dba:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <_sbrk+0x60>)
 8000dbc:	1ad3      	subs	r3, r2, r3
 8000dbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dc4:	4b13      	ldr	r3, [pc, #76]	@ (8000e14 <_sbrk+0x64>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d102      	bne.n	8000dd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dcc:	4b11      	ldr	r3, [pc, #68]	@ (8000e14 <_sbrk+0x64>)
 8000dce:	4a12      	ldr	r2, [pc, #72]	@ (8000e18 <_sbrk+0x68>)
 8000dd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dd2:	4b10      	ldr	r3, [pc, #64]	@ (8000e14 <_sbrk+0x64>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4413      	add	r3, r2
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d207      	bcs.n	8000df0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000de0:	f002 f888 	bl	8002ef4 <__errno>
 8000de4:	4603      	mov	r3, r0
 8000de6:	220c      	movs	r2, #12
 8000de8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dea:	f04f 33ff 	mov.w	r3, #4294967295
 8000dee:	e009      	b.n	8000e04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000df0:	4b08      	ldr	r3, [pc, #32]	@ (8000e14 <_sbrk+0x64>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000df6:	4b07      	ldr	r3, [pc, #28]	@ (8000e14 <_sbrk+0x64>)
 8000df8:	681a      	ldr	r2, [r3, #0]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	4a05      	ldr	r2, [pc, #20]	@ (8000e14 <_sbrk+0x64>)
 8000e00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e02:	68fb      	ldr	r3, [r7, #12]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3718      	adds	r7, #24
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20010000 	.word	0x20010000
 8000e10:	00000400 	.word	0x00000400
 8000e14:	200001e4 	.word	0x200001e4
 8000e18:	20000418 	.word	0x20000418

08000e1c <Reset_Handler>:
 8000e1c:	480d      	ldr	r0, [pc, #52]	@ (8000e54 <LoopForever+0x2>)
 8000e1e:	4685      	mov	sp, r0
 8000e20:	f3af 8000 	nop.w
 8000e24:	480c      	ldr	r0, [pc, #48]	@ (8000e58 <LoopForever+0x6>)
 8000e26:	490d      	ldr	r1, [pc, #52]	@ (8000e5c <LoopForever+0xa>)
 8000e28:	4a0d      	ldr	r2, [pc, #52]	@ (8000e60 <LoopForever+0xe>)
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	e002      	b.n	8000e34 <LoopCopyDataInit>

08000e2e <CopyDataInit>:
 8000e2e:	58d4      	ldr	r4, [r2, r3]
 8000e30:	50c4      	str	r4, [r0, r3]
 8000e32:	3304      	adds	r3, #4

08000e34 <LoopCopyDataInit>:
 8000e34:	18c4      	adds	r4, r0, r3
 8000e36:	428c      	cmp	r4, r1
 8000e38:	d3f9      	bcc.n	8000e2e <CopyDataInit>
 8000e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e64 <LoopForever+0x12>)
 8000e3c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e68 <LoopForever+0x16>)
 8000e3e:	2300      	movs	r3, #0
 8000e40:	e001      	b.n	8000e46 <LoopFillZerobss>

08000e42 <FillZerobss>:
 8000e42:	6013      	str	r3, [r2, #0]
 8000e44:	3204      	adds	r2, #4

08000e46 <LoopFillZerobss>:
 8000e46:	42a2      	cmp	r2, r4
 8000e48:	d3fb      	bcc.n	8000e42 <FillZerobss>
 8000e4a:	f002 f859 	bl	8002f00 <__libc_init_array>
 8000e4e:	f7ff fecf 	bl	8000bf0 <main>

08000e52 <LoopForever>:
 8000e52:	e7fe      	b.n	8000e52 <LoopForever>
 8000e54:	20010000 	.word	0x20010000
 8000e58:	20000000 	.word	0x20000000
 8000e5c:	200001c8 	.word	0x200001c8
 8000e60:	08005034 	.word	0x08005034
 8000e64:	200001c8 	.word	0x200001c8
 8000e68:	20000414 	.word	0x20000414

08000e6c <ADC_IRQHandler>:
 8000e6c:	e7fe      	b.n	8000e6c <ADC_IRQHandler>
	...

08000e70 <HAL_MPU6050_Init>:
/*
 * =================================================
 * 		  APIs Supported by "MPU6050 DRIVER"
 * =================================================
 */
void HAL_MPU6050_Init(I2C_TypeDef *I2Cx, I2C_InitTypedef *I2C_Config){
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	6039      	str	r1, [r7, #0]
	G_MPU6050x = I2Cx;
 8000e7a:	4a22      	ldr	r2, [pc, #136]	@ (8000f04 <HAL_MPU6050_Init+0x94>)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6013      	str	r3, [r2, #0]
	G_MPU6050_Config = I2C_Config;
 8000e80:	4a21      	ldr	r2, [pc, #132]	@ (8000f08 <HAL_MPU6050_Init+0x98>)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	6013      	str	r3, [r2, #0]

	MCAL_I2C_Init(I2Cx, I2C_Config);
 8000e86:	6839      	ldr	r1, [r7, #0]
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f000 fa4b 	bl	8001324 <MCAL_I2C_Init>

	uint8_t DataCheck[2] = {0};
 8000e8e:	2300      	movs	r3, #0
 8000e90:	81bb      	strh	r3, [r7, #12]
	uint8_t Data = 0;
 8000e92:	2300      	movs	r3, #0
 8000e94:	72fb      	strb	r3, [r7, #11]

	HAL_MPU6050_Read(MPU6050_WHO_AM_I_REG, DataCheck, 1);
 8000e96:	f107 030c 	add.w	r3, r7, #12
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	2075      	movs	r0, #117	@ 0x75
 8000ea0:	f000 f86a 	bl	8000f78 <HAL_MPU6050_Read>

	if(DataCheck[0] != 104){
 8000ea4:	7b3b      	ldrb	r3, [r7, #12]
 8000ea6:	2b68      	cmp	r3, #104	@ 0x68
 8000ea8:	d001      	beq.n	8000eae <HAL_MPU6050_Init+0x3e>
		while(1);
 8000eaa:	bf00      	nop
 8000eac:	e7fd      	b.n	8000eaa <HAL_MPU6050_Init+0x3a>
	}

	if(DataCheck[0] == 104){
 8000eae:	7b3b      	ldrb	r3, [r7, #12]
 8000eb0:	2b68      	cmp	r3, #104	@ 0x68
 8000eb2:	d123      	bne.n	8000efc <HAL_MPU6050_Init+0x8c>
		// Set DATA RATE of 1KHz by Writing SMPLRT_DIV Register
		Data = 0x05;
 8000eb4:	2305      	movs	r3, #5
 8000eb6:	72fb      	strb	r3, [r7, #11]
		HAL_MPU6050_Write(0x1A, &Data, 1);
 8000eb8:	f107 030b 	add.w	r3, r7, #11
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	201a      	movs	r0, #26
 8000ec2:	f000 f823 	bl	8000f0c <HAL_MPU6050_Write>

		// Set Accelerometer Configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  8g
		Data = 0x10;
 8000ec6:	2310      	movs	r3, #16
 8000ec8:	72fb      	strb	r3, [r7, #11]
		HAL_MPU6050_Write(MPU6050_ACCEL_CONFIG_REG, &Data, 1);
 8000eca:	f107 030b 	add.w	r3, r7, #11
 8000ece:	2201      	movs	r2, #1
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	201c      	movs	r0, #28
 8000ed4:	f000 f81a 	bl	8000f0c <HAL_MPU6050_Write>

		// Set Gyroscope	 Configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  500 /s
		Data = 0x08;
 8000ed8:	2308      	movs	r3, #8
 8000eda:	72fb      	strb	r3, [r7, #11]
		HAL_MPU6050_Write(MPU6050_GYRO_CONFIG_REG, &Data, 1);
 8000edc:	f107 030b 	add.w	r3, r7, #11
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	201b      	movs	r0, #27
 8000ee6:	f000 f811 	bl	8000f0c <HAL_MPU6050_Write>

		// Enable the Module
		Data = 0x00;
 8000eea:	2300      	movs	r3, #0
 8000eec:	72fb      	strb	r3, [r7, #11]
		HAL_MPU6050_Write(MPU6050_PWR_MGMT_1_REG, &Data, 1);
 8000eee:	f107 030b 	add.w	r3, r7, #11
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	206b      	movs	r0, #107	@ 0x6b
 8000ef8:	f000 f808 	bl	8000f0c <HAL_MPU6050_Write>
	}
}
 8000efc:	bf00      	nop
 8000efe:	3710      	adds	r7, #16
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	200001e8 	.word	0x200001e8
 8000f08:	200001ec 	.word	0x200001ec

08000f0c <HAL_MPU6050_Write>:

void HAL_MPU6050_Write(uint8_t RegAdd, uint8_t *Data, uint8_t DataLen){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af02      	add	r7, sp, #8
 8000f12:	4603      	mov	r3, r0
 8000f14:	6039      	str	r1, [r7, #0]
 8000f16:	71fb      	strb	r3, [r7, #7]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	71bb      	strb	r3, [r7, #6]
	uint8_t L_DataLen=0;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer[3];
	buffer[0] = (uint8_t)(RegAdd);
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	733b      	strb	r3, [r7, #12]


	for(L_DataLen = 1; L_DataLen < (DataLen+1); L_DataLen++){
 8000f24:	2301      	movs	r3, #1
 8000f26:	73fb      	strb	r3, [r7, #15]
 8000f28:	e00c      	b.n	8000f44 <HAL_MPU6050_Write+0x38>
		buffer[L_DataLen]= Data[L_DataLen-1];
 8000f2a:	7bfb      	ldrb	r3, [r7, #15]
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	683a      	ldr	r2, [r7, #0]
 8000f30:	441a      	add	r2, r3
 8000f32:	7bfb      	ldrb	r3, [r7, #15]
 8000f34:	7812      	ldrb	r2, [r2, #0]
 8000f36:	3310      	adds	r3, #16
 8000f38:	443b      	add	r3, r7
 8000f3a:	f803 2c04 	strb.w	r2, [r3, #-4]
	for(L_DataLen = 1; L_DataLen < (DataLen+1); L_DataLen++){
 8000f3e:	7bfb      	ldrb	r3, [r7, #15]
 8000f40:	3301      	adds	r3, #1
 8000f42:	73fb      	strb	r3, [r7, #15]
 8000f44:	79ba      	ldrb	r2, [r7, #6]
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d2ee      	bcs.n	8000f2a <HAL_MPU6050_Write+0x1e>
	}

	MCAL_I2C_Master_Tx(G_MPU6050x, MPU6050_Address_PWR_Low, buffer, DataLen + 1, With_Stop, Start);
 8000f4c:	4b09      	ldr	r3, [pc, #36]	@ (8000f74 <HAL_MPU6050_Write+0x68>)
 8000f4e:	6818      	ldr	r0, [r3, #0]
 8000f50:	79bb      	ldrb	r3, [r7, #6]
 8000f52:	3301      	adds	r3, #1
 8000f54:	4619      	mov	r1, r3
 8000f56:	f107 020c 	add.w	r2, r7, #12
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	9301      	str	r3, [sp, #4]
 8000f5e:	2301      	movs	r3, #1
 8000f60:	9300      	str	r3, [sp, #0]
 8000f62:	460b      	mov	r3, r1
 8000f64:	2168      	movs	r1, #104	@ 0x68
 8000f66:	f000 fb3b 	bl	80015e0 <MCAL_I2C_Master_Tx>
}
 8000f6a:	bf00      	nop
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	200001e8 	.word	0x200001e8

08000f78 <HAL_MPU6050_Read>:

void HAL_MPU6050_Read(uint8_t RegAdd, uint8_t *Data, uint8_t DataLen){
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af02      	add	r7, sp, #8
 8000f7e:	4603      	mov	r3, r0
 8000f80:	6039      	str	r1, [r7, #0]
 8000f82:	71fb      	strb	r3, [r7, #7]
 8000f84:	4613      	mov	r3, r2
 8000f86:	71bb      	strb	r3, [r7, #6]
	uint8_t buffer[2];

	buffer[0] = (uint8_t)(RegAdd);
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	733b      	strb	r3, [r7, #12]

	MCAL_I2C_Master_Tx(G_MPU6050x, MPU6050_Address_PWR_Low, buffer, DataLen + 1, With_Stop, Start);
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc8 <HAL_MPU6050_Read+0x50>)
 8000f8e:	6818      	ldr	r0, [r3, #0]
 8000f90:	79bb      	ldrb	r3, [r7, #6]
 8000f92:	3301      	adds	r3, #1
 8000f94:	4619      	mov	r1, r3
 8000f96:	f107 020c 	add.w	r2, r7, #12
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	9301      	str	r3, [sp, #4]
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	9300      	str	r3, [sp, #0]
 8000fa2:	460b      	mov	r3, r1
 8000fa4:	2168      	movs	r1, #104	@ 0x68
 8000fa6:	f000 fb1b 	bl	80015e0 <MCAL_I2C_Master_Tx>
	MCAL_I2C_Master_Rx(G_MPU6050x, MPU6050_Address_PWR_Low, Data, DataLen, With_Stop, Repeated_Start);
 8000faa:	4b07      	ldr	r3, [pc, #28]	@ (8000fc8 <HAL_MPU6050_Read+0x50>)
 8000fac:	6818      	ldr	r0, [r3, #0]
 8000fae:	79bb      	ldrb	r3, [r7, #6]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	9201      	str	r2, [sp, #4]
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	9200      	str	r2, [sp, #0]
 8000fb8:	683a      	ldr	r2, [r7, #0]
 8000fba:	2168      	movs	r1, #104	@ 0x68
 8000fbc:	f000 fb66 	bl	800168c <MCAL_I2C_Master_Rx>
}
 8000fc0:	bf00      	nop
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	200001e8 	.word	0x200001e8

08000fcc <EXTI0_IRQHandler>:
/*
 * ===================================
 * 			 ISR  Functions
 * ===================================
 */
void EXTI0_IRQHandler(void){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	// Clear PR Register by writing 1 in it
	EXTI->PR |= (1 << 0);
 8000fd0:	4b05      	ldr	r3, [pc, #20]	@ (8000fe8 <EXTI0_IRQHandler+0x1c>)
 8000fd2:	695b      	ldr	r3, [r3, #20]
 8000fd4:	4a04      	ldr	r2, [pc, #16]	@ (8000fe8 <EXTI0_IRQHandler+0x1c>)
 8000fd6:	f043 0301 	orr.w	r3, r3, #1
 8000fda:	6153      	str	r3, [r2, #20]
	G_IRQ_CallBack[0]();
 8000fdc:	4b03      	ldr	r3, [pc, #12]	@ (8000fec <EXTI0_IRQHandler+0x20>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4798      	blx	r3
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40013c00 	.word	0x40013c00
 8000fec:	200001f0 	.word	0x200001f0

08000ff0 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
	// Clear PR Register by writing 1 in it
	EXTI->PR |= (1 << 1);
 8000ff4:	4b05      	ldr	r3, [pc, #20]	@ (800100c <EXTI1_IRQHandler+0x1c>)
 8000ff6:	695b      	ldr	r3, [r3, #20]
 8000ff8:	4a04      	ldr	r2, [pc, #16]	@ (800100c <EXTI1_IRQHandler+0x1c>)
 8000ffa:	f043 0302 	orr.w	r3, r3, #2
 8000ffe:	6153      	str	r3, [r2, #20]
	G_IRQ_CallBack[1]();
 8001000:	4b03      	ldr	r3, [pc, #12]	@ (8001010 <EXTI1_IRQHandler+0x20>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	4798      	blx	r3
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40013c00 	.word	0x40013c00
 8001010:	200001f0 	.word	0x200001f0

08001014 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
	// Clear PR Register by writing 1 in it
	EXTI->PR |= (1 << 2);
 8001018:	4b05      	ldr	r3, [pc, #20]	@ (8001030 <EXTI2_IRQHandler+0x1c>)
 800101a:	695b      	ldr	r3, [r3, #20]
 800101c:	4a04      	ldr	r2, [pc, #16]	@ (8001030 <EXTI2_IRQHandler+0x1c>)
 800101e:	f043 0304 	orr.w	r3, r3, #4
 8001022:	6153      	str	r3, [r2, #20]
	G_IRQ_CallBack[2]();
 8001024:	4b03      	ldr	r3, [pc, #12]	@ (8001034 <EXTI2_IRQHandler+0x20>)
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	4798      	blx	r3
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40013c00 	.word	0x40013c00
 8001034:	200001f0 	.word	0x200001f0

08001038 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	// Clear PR Register by writing 1 in it
	EXTI->PR |= (1 << 3);
 800103c:	4b05      	ldr	r3, [pc, #20]	@ (8001054 <EXTI3_IRQHandler+0x1c>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	4a04      	ldr	r2, [pc, #16]	@ (8001054 <EXTI3_IRQHandler+0x1c>)
 8001042:	f043 0308 	orr.w	r3, r3, #8
 8001046:	6153      	str	r3, [r2, #20]
	G_IRQ_CallBack[3]();
 8001048:	4b03      	ldr	r3, [pc, #12]	@ (8001058 <EXTI3_IRQHandler+0x20>)
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	4798      	blx	r3
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40013c00 	.word	0x40013c00
 8001058:	200001f0 	.word	0x200001f0

0800105c <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void){
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
	// Clear PR Register by writing 1 in it
	EXTI->PR |= (1 << 4);
 8001060:	4b05      	ldr	r3, [pc, #20]	@ (8001078 <EXTI4_IRQHandler+0x1c>)
 8001062:	695b      	ldr	r3, [r3, #20]
 8001064:	4a04      	ldr	r2, [pc, #16]	@ (8001078 <EXTI4_IRQHandler+0x1c>)
 8001066:	f043 0310 	orr.w	r3, r3, #16
 800106a:	6153      	str	r3, [r2, #20]
	G_IRQ_CallBack[4]();
 800106c:	4b03      	ldr	r3, [pc, #12]	@ (800107c <EXTI4_IRQHandler+0x20>)
 800106e:	691b      	ldr	r3, [r3, #16]
 8001070:	4798      	blx	r3
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40013c00 	.word	0x40013c00
 800107c:	200001f0 	.word	0x200001f0

08001080 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1 << 5 ) {	EXTI->PR |=  (1 << 5)    ; G_IRQ_CallBack[5]() ;   }
 8001084:	4b26      	ldr	r3, [pc, #152]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 8001086:	695b      	ldr	r3, [r3, #20]
 8001088:	f003 0320 	and.w	r3, r3, #32
 800108c:	2b00      	cmp	r3, #0
 800108e:	d008      	beq.n	80010a2 <EXTI9_5_IRQHandler+0x22>
 8001090:	4b23      	ldr	r3, [pc, #140]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 8001092:	695b      	ldr	r3, [r3, #20]
 8001094:	4a22      	ldr	r2, [pc, #136]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 8001096:	f043 0320 	orr.w	r3, r3, #32
 800109a:	6153      	str	r3, [r2, #20]
 800109c:	4b21      	ldr	r3, [pc, #132]	@ (8001124 <EXTI9_5_IRQHandler+0xa4>)
 800109e:	695b      	ldr	r3, [r3, #20]
 80010a0:	4798      	blx	r3
	if (EXTI->PR & 1 << 6 ) {	EXTI->PR |=  (1 << 6)    ; G_IRQ_CallBack[6]() ;   }
 80010a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 80010a4:	695b      	ldr	r3, [r3, #20]
 80010a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d008      	beq.n	80010c0 <EXTI9_5_IRQHandler+0x40>
 80010ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 80010b0:	695b      	ldr	r3, [r3, #20]
 80010b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 80010b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010b8:	6153      	str	r3, [r2, #20]
 80010ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001124 <EXTI9_5_IRQHandler+0xa4>)
 80010bc:	699b      	ldr	r3, [r3, #24]
 80010be:	4798      	blx	r3
	if (EXTI->PR & 1 << 7 ) {	EXTI->PR |=  (1 << 7)    ; G_IRQ_CallBack[7]() ;   }
 80010c0:	4b17      	ldr	r3, [pc, #92]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 80010c2:	695b      	ldr	r3, [r3, #20]
 80010c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d008      	beq.n	80010de <EXTI9_5_IRQHandler+0x5e>
 80010cc:	4b14      	ldr	r3, [pc, #80]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 80010ce:	695b      	ldr	r3, [r3, #20]
 80010d0:	4a13      	ldr	r2, [pc, #76]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 80010d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010d6:	6153      	str	r3, [r2, #20]
 80010d8:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <EXTI9_5_IRQHandler+0xa4>)
 80010da:	69db      	ldr	r3, [r3, #28]
 80010dc:	4798      	blx	r3
	if (EXTI->PR & 1 << 8 ) {	EXTI->PR |=  (1 << 8)    ; G_IRQ_CallBack[8]() ;   }
 80010de:	4b10      	ldr	r3, [pc, #64]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 80010e0:	695b      	ldr	r3, [r3, #20]
 80010e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d008      	beq.n	80010fc <EXTI9_5_IRQHandler+0x7c>
 80010ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 80010f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010f4:	6153      	str	r3, [r2, #20]
 80010f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <EXTI9_5_IRQHandler+0xa4>)
 80010f8:	6a1b      	ldr	r3, [r3, #32]
 80010fa:	4798      	blx	r3
	if (EXTI->PR & 1 << 9 ) {	EXTI->PR |=  (1 << 9)    ; G_IRQ_CallBack[9]() ;   }
 80010fc:	4b08      	ldr	r3, [pc, #32]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 80010fe:	695b      	ldr	r3, [r3, #20]
 8001100:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001104:	2b00      	cmp	r3, #0
 8001106:	d008      	beq.n	800111a <EXTI9_5_IRQHandler+0x9a>
 8001108:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 800110a:	695b      	ldr	r3, [r3, #20]
 800110c:	4a04      	ldr	r2, [pc, #16]	@ (8001120 <EXTI9_5_IRQHandler+0xa0>)
 800110e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001112:	6153      	str	r3, [r2, #20]
 8001114:	4b03      	ldr	r3, [pc, #12]	@ (8001124 <EXTI9_5_IRQHandler+0xa4>)
 8001116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001118:	4798      	blx	r3
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40013c00 	.word	0x40013c00
 8001124:	200001f0 	.word	0x200001f0

08001128 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void){
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1 << 10 ) {	EXTI->PR |=  (1 << 10)    ; G_IRQ_CallBack[10]() ;   }
 800112c:	4b2d      	ldr	r3, [pc, #180]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 800112e:	695b      	ldr	r3, [r3, #20]
 8001130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001134:	2b00      	cmp	r3, #0
 8001136:	d008      	beq.n	800114a <EXTI15_10_IRQHandler+0x22>
 8001138:	4b2a      	ldr	r3, [pc, #168]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 800113a:	695b      	ldr	r3, [r3, #20]
 800113c:	4a29      	ldr	r2, [pc, #164]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 800113e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001142:	6153      	str	r3, [r2, #20]
 8001144:	4b28      	ldr	r3, [pc, #160]	@ (80011e8 <EXTI15_10_IRQHandler+0xc0>)
 8001146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001148:	4798      	blx	r3
	if (EXTI->PR & 1 << 11 ) {	EXTI->PR |=  (1 << 11)    ; G_IRQ_CallBack[11]() ;   }
 800114a:	4b26      	ldr	r3, [pc, #152]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001152:	2b00      	cmp	r3, #0
 8001154:	d008      	beq.n	8001168 <EXTI15_10_IRQHandler+0x40>
 8001156:	4b23      	ldr	r3, [pc, #140]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	4a22      	ldr	r2, [pc, #136]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 800115c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001160:	6153      	str	r3, [r2, #20]
 8001162:	4b21      	ldr	r3, [pc, #132]	@ (80011e8 <EXTI15_10_IRQHandler+0xc0>)
 8001164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001166:	4798      	blx	r3
	if (EXTI->PR & 1 << 12 ) {	EXTI->PR |=  (1 << 12)    ; G_IRQ_CallBack[12]() ;   }
 8001168:	4b1e      	ldr	r3, [pc, #120]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 800116a:	695b      	ldr	r3, [r3, #20]
 800116c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001170:	2b00      	cmp	r3, #0
 8001172:	d008      	beq.n	8001186 <EXTI15_10_IRQHandler+0x5e>
 8001174:	4b1b      	ldr	r3, [pc, #108]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 8001176:	695b      	ldr	r3, [r3, #20]
 8001178:	4a1a      	ldr	r2, [pc, #104]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 800117a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800117e:	6153      	str	r3, [r2, #20]
 8001180:	4b19      	ldr	r3, [pc, #100]	@ (80011e8 <EXTI15_10_IRQHandler+0xc0>)
 8001182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001184:	4798      	blx	r3
	if (EXTI->PR & 1 << 13 ) {	EXTI->PR |=  (1 << 13)    ; G_IRQ_CallBack[13]() ;   }
 8001186:	4b17      	ldr	r3, [pc, #92]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 8001188:	695b      	ldr	r3, [r3, #20]
 800118a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d008      	beq.n	80011a4 <EXTI15_10_IRQHandler+0x7c>
 8001192:	4b14      	ldr	r3, [pc, #80]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 8001194:	695b      	ldr	r3, [r3, #20]
 8001196:	4a13      	ldr	r2, [pc, #76]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 8001198:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800119c:	6153      	str	r3, [r2, #20]
 800119e:	4b12      	ldr	r3, [pc, #72]	@ (80011e8 <EXTI15_10_IRQHandler+0xc0>)
 80011a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011a2:	4798      	blx	r3
	if (EXTI->PR & 1 << 14 ) {	EXTI->PR |=  (1 << 14)    ; G_IRQ_CallBack[14]() ;   }
 80011a4:	4b0f      	ldr	r3, [pc, #60]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 80011a6:	695b      	ldr	r3, [r3, #20]
 80011a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d008      	beq.n	80011c2 <EXTI15_10_IRQHandler+0x9a>
 80011b0:	4b0c      	ldr	r3, [pc, #48]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	4a0b      	ldr	r2, [pc, #44]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 80011b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ba:	6153      	str	r3, [r2, #20]
 80011bc:	4b0a      	ldr	r3, [pc, #40]	@ (80011e8 <EXTI15_10_IRQHandler+0xc0>)
 80011be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011c0:	4798      	blx	r3
	if (EXTI->PR & 1 << 15 ) {	EXTI->PR |=  (1 << 15)    ; G_IRQ_CallBack[15]() ;   }
 80011c2:	4b08      	ldr	r3, [pc, #32]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 80011c4:	695b      	ldr	r3, [r3, #20]
 80011c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d008      	beq.n	80011e0 <EXTI15_10_IRQHandler+0xb8>
 80011ce:	4b05      	ldr	r3, [pc, #20]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	4a04      	ldr	r2, [pc, #16]	@ (80011e4 <EXTI15_10_IRQHandler+0xbc>)
 80011d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011d8:	6153      	str	r3, [r2, #20]
 80011da:	4b03      	ldr	r3, [pc, #12]	@ (80011e8 <EXTI15_10_IRQHandler+0xc0>)
 80011dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011de:	4798      	blx	r3
}
 80011e0:	bf00      	nop
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40013c00 	.word	0x40013c00
 80011e8:	200001f0 	.word	0x200001f0

080011ec <MCAL_FPU_Enable>:
 */


#include "stm32f401xc_FPU_driver.h"

void MCAL_FPU_Enable(void){
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
    SCB_CPACR |= (0xF << 20);
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <MCAL_FPU_Enable+0x1c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a04      	ldr	r2, [pc, #16]	@ (8001208 <MCAL_FPU_Enable+0x1c>)
 80011f6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011fa:	6013      	str	r3, [r2, #0]
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	e000ed88 	.word	0xe000ed88

0800120c <I2C1_ER_IRQHandler>:
/*
 * ========================================================================
 * 				 				  ISR
 * ========================================================================
 */
void I2C1_ER_IRQHandler (void){
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0

}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
	...

0800121c <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler (void){
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
    volatile uint32_t dummy_read = 0 ;
 8001222:	2300      	movs	r3, #0
 8001224:	607b      	str	r3, [r7, #4]
    I2C_TypeDef* I2Cx = I2C1 ;
 8001226:	4b37      	ldr	r3, [pc, #220]	@ (8001304 <I2C1_EV_IRQHandler+0xe8>)
 8001228:	617b      	str	r3, [r7, #20]

    // Interrupt handling for both master and slave mode of a device
    uint32_t temp1, temp2, temp3;

    temp1   = I2Cx->CR2 & (I2C_CR2_ITEVTEN) ;
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001232:	613b      	str	r3, [r7, #16]
    temp2   = I2Cx->CR2 & (I2C_CR2_ITBUFEN) ;
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800123c:	60fb      	str	r3, [r7, #12]
    temp3   = I2Cx->SR1 & (I2C_SR1_STOPF);
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	695b      	ldr	r3, [r3, #20]
 8001242:	f003 0310 	and.w	r3, r3, #16
 8001246:	60bb      	str	r3, [r7, #8]


    // Handle For interrupt generated by STOPF event
    // Note : Stop detection flag is applicable only slave mode
    if(temp1 && temp3){
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d00a      	beq.n	8001264 <I2C1_EV_IRQHandler+0x48>
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d007      	beq.n	8001264 <I2C1_EV_IRQHandler+0x48>
	// STOF flag is set
	// Clear the STOPF ( i.e 1) read SR1 2) Write to CR1 )
	I2Cx->CR1 |= 0x0000;
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	601a      	str	r2, [r3, #0]
	SlaveStates(I2Cx,Slave_EV_STOPF);
 800125c:	2100      	movs	r1, #0
 800125e:	6978      	ldr	r0, [r7, #20]
 8001260:	f000 fbea 	bl	8001a38 <SlaveStates>
    }

    temp3  = I2Cx->SR1 & (I2C_SR1_ADDR);
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	695b      	ldr	r3, [r3, #20]
 8001268:	f003 0302 	and.w	r3, r3, #2
 800126c:	60bb      	str	r3, [r7, #8]

    // Handle For interrupt generated by ADDR event
    // Note : When master mode : Address is sent
    // When Slave mode   : Address matched with own address
    if(temp1 && temp3){
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d012      	beq.n	800129a <I2C1_EV_IRQHandler+0x7e>
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d00f      	beq.n	800129a <I2C1_EV_IRQHandler+0x7e>
	// Interrupt is generated because of ADDR event
	// Check for device mode
	if(I2Cx->SR2 & ( I2C_SR2_MSL)){
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	699b      	ldr	r3, [r3, #24]
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	2b00      	cmp	r3, #0
 8001284:	d109      	bne.n	800129a <I2C1_EV_IRQHandler+0x7e>
	    /* master */
	}
	else{
	    // Slave mode
	    // Clear the ADDR flag ( read SR1 , read SR2)
	    dummy_read = I2Cx->SR1;
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	695b      	ldr	r3, [r3, #20]
 800128a:	607b      	str	r3, [r7, #4]
	    dummy_read = I2Cx->SR2;
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	607b      	str	r3, [r7, #4]
	    SlaveStates(I2Cx,Slave_EV_ADDR_Sent);
 8001292:	2101      	movs	r1, #1
 8001294:	6978      	ldr	r0, [r7, #20]
 8001296:	f000 fbcf 	bl	8001a38 <SlaveStates>
	}
    }

    temp3  = I2Cx->SR1 & ( I2C_SR1_TXE);
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	695b      	ldr	r3, [r3, #20]
 800129e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012a2:	60bb      	str	r3, [r7, #8]

    // Handle For interrupt generated by TXE event
    if(temp1 && temp2 && temp3){
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d00f      	beq.n	80012ca <I2C1_EV_IRQHandler+0xae>
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d00c      	beq.n	80012ca <I2C1_EV_IRQHandler+0xae>
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d009      	beq.n	80012ca <I2C1_EV_IRQHandler+0xae>
	// Check for device mode
	if(I2Cx->SR2 & (I2C_SR2_MSL)){
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d103      	bne.n	80012ca <I2C1_EV_IRQHandler+0xae>
	    /* The device is master */
	}
	else{
	    // Slave
	    SlaveStates(I2Cx,Slave_EV_TxE);
 80012c2:	2104      	movs	r1, #4
 80012c4:	6978      	ldr	r0, [r7, #20]
 80012c6:	f000 fbb7 	bl	8001a38 <SlaveStates>
	}
    }

    temp3  = I2Cx->SR1 & ( I2C_SR1_RXNE);
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	695b      	ldr	r3, [r3, #20]
 80012ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012d2:	60bb      	str	r3, [r7, #8]

    // Handle For interrupt generated by 	SB=1, cleared by reading SR1 register followed by writing DR register with Address.
    if(temp1 && temp2 && temp3){
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d00f      	beq.n	80012fa <I2C1_EV_IRQHandler+0xde>
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d00c      	beq.n	80012fa <I2C1_EV_IRQHandler+0xde>
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d009      	beq.n	80012fa <I2C1_EV_IRQHandler+0xde>
	// Check device mode .
	if(I2Cx->SR2 & ( I2C_SR2_MSL)){
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	699b      	ldr	r3, [r3, #24]
 80012ea:	f003 0301 	and.w	r3, r3, #1
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d103      	bne.n	80012fa <I2C1_EV_IRQHandler+0xde>
	    /* The device is master */
	}
	else{
	    // Slave
	    SlaveStates(I2Cx,Slave_EV_RxNE);
 80012f2:	2103      	movs	r1, #3
 80012f4:	6978      	ldr	r0, [r7, #20]
 80012f6:	f000 fb9f 	bl	8001a38 <SlaveStates>
	}
    }
}
 80012fa:	bf00      	nop
 80012fc:	3718      	adds	r7, #24
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40005400 	.word	0x40005400

08001308 <I2C2_ER_IRQHandler>:

void I2C2_ER_IRQHandler (void){
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0

}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr

08001316 <I2C2_EV_IRQHandler>:

void I2C2_EV_IRQHandler (void){
 8001316:	b480      	push	{r7}
 8001318:	af00      	add	r7, sp, #0

}
 800131a:	bf00      	nop
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr

08001324 <MCAL_I2C_Init>:
/*
 * =================================================
 * 		   APIs Supported by "I2C DRIVER"
 * =================================================
 */
void MCAL_I2C_Init(I2C_TypeDef * I2Cx, I2C_InitTypedef *I2C_Config){
 8001324:	b5b0      	push	{r4, r5, r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
    uint16_t L_Temp_Reg = 0, Frequency_Range = 0, L_Result = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	82fb      	strh	r3, [r7, #22]
 8001332:	2300      	movs	r3, #0
 8001334:	82bb      	strh	r3, [r7, #20]
 8001336:	2300      	movs	r3, #0
 8001338:	827b      	strh	r3, [r7, #18]
    uint32_t PCLK1 = 42000000;
 800133a:	4b8d      	ldr	r3, [pc, #564]	@ (8001570 <MCAL_I2C_Init+0x24c>)
 800133c:	60fb      	str	r3, [r7, #12]

    if(I2Cx == I2C1){
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a8c      	ldr	r2, [pc, #560]	@ (8001574 <MCAL_I2C_Init+0x250>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d115      	bne.n	8001372 <MCAL_I2C_Init+0x4e>
	G_I2C_Config[I2C1_Index] = *I2C_Config;
 8001346:	4a8c      	ldr	r2, [pc, #560]	@ (8001578 <MCAL_I2C_Init+0x254>)
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	4614      	mov	r4, r2
 800134c:	461d      	mov	r5, r3
 800134e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001350:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001352:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001354:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001356:	e895 0003 	ldmia.w	r5, {r0, r1}
 800135a:	e884 0003 	stmia.w	r4, {r0, r1}
	RCC_I2C1_CLK_EN();
 800135e:	4b87      	ldr	r3, [pc, #540]	@ (800157c <MCAL_I2C_Init+0x258>)
 8001360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001362:	4a86      	ldr	r2, [pc, #536]	@ (800157c <MCAL_I2C_Init+0x258>)
 8001364:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001368:	6413      	str	r3, [r2, #64]	@ 0x40
	MCAL_I2C_SetPins(I2C1);
 800136a:	4882      	ldr	r0, [pc, #520]	@ (8001574 <MCAL_I2C_Init+0x250>)
 800136c:	f000 fa12 	bl	8001794 <MCAL_I2C_SetPins>
 8001370:	e034      	b.n	80013dc <MCAL_I2C_Init+0xb8>
    }
    else if(I2Cx == I2C2){
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a82      	ldr	r2, [pc, #520]	@ (8001580 <MCAL_I2C_Init+0x25c>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d116      	bne.n	80013a8 <MCAL_I2C_Init+0x84>
	G_I2C_Config[I2C2_Index] = *I2C_Config;
 800137a:	4b7f      	ldr	r3, [pc, #508]	@ (8001578 <MCAL_I2C_Init+0x254>)
 800137c:	683a      	ldr	r2, [r7, #0]
 800137e:	f103 0428 	add.w	r4, r3, #40	@ 0x28
 8001382:	4615      	mov	r5, r2
 8001384:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001386:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001388:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800138a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800138c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001390:	e884 0003 	stmia.w	r4, {r0, r1}
	RCC_I2C2_CLK_EN();
 8001394:	4b79      	ldr	r3, [pc, #484]	@ (800157c <MCAL_I2C_Init+0x258>)
 8001396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001398:	4a78      	ldr	r2, [pc, #480]	@ (800157c <MCAL_I2C_Init+0x258>)
 800139a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800139e:	6413      	str	r3, [r2, #64]	@ 0x40
	MCAL_I2C_SetPins(I2C2);
 80013a0:	4877      	ldr	r0, [pc, #476]	@ (8001580 <MCAL_I2C_Init+0x25c>)
 80013a2:	f000 f9f7 	bl	8001794 <MCAL_I2C_SetPins>
 80013a6:	e019      	b.n	80013dc <MCAL_I2C_Init+0xb8>
    }
    else if(I2Cx == I2C3){
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	4a76      	ldr	r2, [pc, #472]	@ (8001584 <MCAL_I2C_Init+0x260>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d115      	bne.n	80013dc <MCAL_I2C_Init+0xb8>
	G_I2C_Config[I2C3_Index] = *I2C_Config;
 80013b0:	4b71      	ldr	r3, [pc, #452]	@ (8001578 <MCAL_I2C_Init+0x254>)
 80013b2:	683a      	ldr	r2, [r7, #0]
 80013b4:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 80013b8:	4615      	mov	r5, r2
 80013ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80013c6:	e884 0003 	stmia.w	r4, {r0, r1}
	RCC_I2C3_CLK_EN();
 80013ca:	4b6c      	ldr	r3, [pc, #432]	@ (800157c <MCAL_I2C_Init+0x258>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ce:	4a6b      	ldr	r2, [pc, #428]	@ (800157c <MCAL_I2C_Init+0x258>)
 80013d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80013d4:	6413      	str	r3, [r2, #64]	@ 0x40
	MCAL_I2C_SetPins(I2C3);
 80013d6:	486b      	ldr	r0, [pc, #428]	@ (8001584 <MCAL_I2C_Init+0x260>)
 80013d8:	f000 f9dc 	bl	8001794 <MCAL_I2C_SetPins>
    }


    if(I2C_Config->I2C_Mode == I2C_Mode_I2C){
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	691b      	ldr	r3, [r3, #16]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d17e      	bne.n	80014e2 <MCAL_I2C_Init+0x1be>
	// Peripheral clock frequency
	/* Get the I2Cx CR2 value */
	L_Temp_Reg = I2Cx->CR2;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	82fb      	strh	r3, [r7, #22]

	/* Clear frequency FREQ[5:0] bits */
	L_Temp_Reg &= ~(I2C_CR2_FREQ);
 80013ea:	8afb      	ldrh	r3, [r7, #22]
 80013ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013f0:	82fb      	strh	r3, [r7, #22]

	/* Set frequency bits depending on PCLK1 value */
	Frequency_Range = (uint16_t)(PCLK1 / 1000000);
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	4a64      	ldr	r2, [pc, #400]	@ (8001588 <MCAL_I2C_Init+0x264>)
 80013f6:	fba2 2303 	umull	r2, r3, r2, r3
 80013fa:	0c9b      	lsrs	r3, r3, #18
 80013fc:	82bb      	strh	r3, [r7, #20]

	L_Temp_Reg |= Frequency_Range;
 80013fe:	8afa      	ldrh	r2, [r7, #22]
 8001400:	8abb      	ldrh	r3, [r7, #20]
 8001402:	4313      	orrs	r3, r2
 8001404:	82fb      	strh	r3, [r7, #22]

	/* Write to I2Cx CR2 */
	I2Cx->CR2 = L_Temp_Reg;
 8001406:	8afa      	ldrh	r2, [r7, #22]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	605a      	str	r2, [r3, #4]

	I2Cx->CR1 &= ~(I2C_CR1_PE);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f023 0201 	bic.w	r2, r3, #1
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	601a      	str	r2, [r3, #0]

	L_Temp_Reg = 0;
 8001418:	2300      	movs	r3, #0
 800141a:	82fb      	strh	r3, [r7, #22]

	if((I2C_Config->I2C_CLK_Speed == I2C_SCLK_SM_50K) || (I2C_Config->I2C_CLK_Speed == I2C_SCLK_SM_100K)){
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001424:	4293      	cmp	r3, r2
 8001426:	d004      	beq.n	8001432 <MCAL_I2C_Init+0x10e>
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a57      	ldr	r2, [pc, #348]	@ (800158c <MCAL_I2C_Init+0x268>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d112      	bne.n	8001458 <MCAL_I2C_Init+0x134>
	    // Thigh = Tclk/2 = CRR * Tclk1
	    // CCR   = Thigh / (2 * Tclk1)
	    // CCR   = Fclk1 / (2 * I2C_CLKSpeed)
	    L_Result = (uint16_t)( PCLK1 / ( (uint32_t)I2C_Config->I2C_CLK_Speed * 2U ) );
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	68fa      	ldr	r2, [r7, #12]
 800143a:	fbb2 f3f3 	udiv	r3, r2, r3
 800143e:	827b      	strh	r3, [r7, #18]

	    L_Temp_Reg |= L_Result;
 8001440:	8afa      	ldrh	r2, [r7, #22]
 8001442:	8a7b      	ldrh	r3, [r7, #18]
 8001444:	4313      	orrs	r3, r2
 8001446:	82fb      	strh	r3, [r7, #22]

	    /* Write to I2Cx CRR */
	    I2Cx->CCR = L_Temp_Reg;
 8001448:	8afa      	ldrh	r2, [r7, #22]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	61da      	str	r2, [r3, #28]

	    //	For instance: in Sm mode, the maximum allowed SCL rise time is 1000 ns.
	    //	If, in the I2C_CR2 register, the value of FREQ[5:0] bits is equal to 0x08 and TPCLK1 = 125 ns
	    //	therefore the TRISE[5:0] bits must be programmed with 09h.
	    I2Cx->TRISE = Frequency_Range + 1;
 800144e:	8abb      	ldrh	r3, [r7, #20]
 8001450:	3301      	adds	r3, #1
 8001452:	461a      	mov	r2, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	621a      	str	r2, [r3, #32]
	else if((I2C_Config->I2C_CLK_Speed == I2C_SCLK_FM_200K) || (I2C_Config->I2C_CLK_Speed == I2C_SCLK_FM_400K)){
	    /* TODO */
	}

	/* Get the I2Cx CR1 value */
	L_Temp_Reg = I2Cx->CR1;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	82fb      	strh	r3, [r7, #22]

	/* Set Acknowledge, Stretch, General Call Address & I2C Mode */
	L_Temp_Reg |= ((I2C_Config->I2C_ACK_Control) | (I2C_Config->I2C_CLK_StretchMode) | (I2C_Config->I2C_General_Call_Address) | (I2C_Config->I2C_Mode));
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	b29a      	uxth	r2, r3
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	b29b      	uxth	r3, r3
 800146a:	4313      	orrs	r3, r2
 800146c:	b29a      	uxth	r2, r3
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	68db      	ldr	r3, [r3, #12]
 8001472:	b29b      	uxth	r3, r3
 8001474:	4313      	orrs	r3, r2
 8001476:	b29a      	uxth	r2, r3
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	691b      	ldr	r3, [r3, #16]
 800147c:	b29b      	uxth	r3, r3
 800147e:	4313      	orrs	r3, r2
 8001480:	b29a      	uxth	r2, r3
 8001482:	8afb      	ldrh	r3, [r7, #22]
 8001484:	4313      	orrs	r3, r2
 8001486:	82fb      	strh	r3, [r7, #22]

	/* Write to I2Cx CR1 */
	I2Cx->CR1 = L_Temp_Reg;
 8001488:	8afa      	ldrh	r2, [r7, #22]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	601a      	str	r2, [r3, #0]

	L_Temp_Reg = 0;
 800148e:	2300      	movs	r3, #0
 8001490:	82fb      	strh	r3, [r7, #22]

	if(1 == (I2C_Config->I2C_Slave_Address.I2C_Dual_Address_EN)){
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	8a9b      	ldrh	r3, [r3, #20]
 8001496:	2b01      	cmp	r3, #1
 8001498:	d10e      	bne.n	80014b8 <MCAL_I2C_Init+0x194>
	    L_Temp_Reg = I2C_OAR2_ENDUAL;
 800149a:	2301      	movs	r3, #1
 800149c:	82fb      	strh	r3, [r7, #22]
	    L_Temp_Reg |= I2C_Config->I2C_Slave_Address.I2C_Secondary_Slave_Address << I2C_OAR2_ADD2_Pos;
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	8b1b      	ldrh	r3, [r3, #24]
 80014a2:	b21b      	sxth	r3, r3
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	b21a      	sxth	r2, r3
 80014a8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	b21b      	sxth	r3, r3
 80014b0:	82fb      	strh	r3, [r7, #22]
	    I2Cx->OAR2 = L_Temp_Reg;
 80014b2:	8afa      	ldrh	r2, [r7, #22]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	60da      	str	r2, [r3, #12]
	}

	L_Temp_Reg = 0;
 80014b8:	2300      	movs	r3, #0
 80014ba:	82fb      	strh	r3, [r7, #22]
	L_Temp_Reg |= I2C_Config->I2C_Slave_Address.I2C_Primary_Slave_Address << 1;
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	8adb      	ldrh	r3, [r3, #22]
 80014c0:	b21b      	sxth	r3, r3
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	b21a      	sxth	r2, r3
 80014c6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	b21b      	sxth	r3, r3
 80014ce:	82fb      	strh	r3, [r7, #22]
	L_Temp_Reg |= I2C_Config->I2C_Slave_Address.I2C_Addressing_Slave_Mode;
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	69db      	ldr	r3, [r3, #28]
 80014d4:	b29a      	uxth	r2, r3
 80014d6:	8afb      	ldrh	r3, [r7, #22]
 80014d8:	4313      	orrs	r3, r2
 80014da:	82fb      	strh	r3, [r7, #22]
	I2Cx->OAR1 = L_Temp_Reg;
 80014dc:	8afa      	ldrh	r2, [r7, #22]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	609a      	str	r2, [r3, #8]
    }
    else if(I2C_Config->I2C_Mode == I2C_Mode_SMBUS){
	/* TODO */
    }

    if((I2C_Config->P_Slave_Event_CallBack != NULL) | (I2C_Config->P_Master_Event_CallBack != NULL)){
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	bf14      	ite	ne
 80014ea:	2301      	movne	r3, #1
 80014ec:	2300      	moveq	r3, #0
 80014ee:	b2da      	uxtb	r2, r3
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	6a1b      	ldr	r3, [r3, #32]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	bf14      	ite	ne
 80014f8:	2301      	movne	r3, #1
 80014fa:	2300      	moveq	r3, #0
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	4313      	orrs	r3, r2
 8001500:	b2db      	uxtb	r3, r3
 8001502:	2b00      	cmp	r3, #0
 8001504:	d05e      	beq.n	80015c4 <MCAL_I2C_Init+0x2a0>
	// Enable IRQ
	I2Cx->CR2 |= I2C_CR2_ITBUFEN;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	605a      	str	r2, [r3, #4]
	I2Cx->CR2 |= I2C_CR2_ITEVTEN;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	605a      	str	r2, [r3, #4]
	I2Cx->CR2 |= I2C_CR2_ITERREN;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	605a      	str	r2, [r3, #4]

	if(I2Cx == I2C1){
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a11      	ldr	r2, [pc, #68]	@ (8001574 <MCAL_I2C_Init+0x250>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d10c      	bne.n	800154c <MCAL_I2C_Init+0x228>
	    NVIC_IRQ_I2C1_EV_EN();
 8001532:	4b17      	ldr	r3, [pc, #92]	@ (8001590 <MCAL_I2C_Init+0x26c>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a16      	ldr	r2, [pc, #88]	@ (8001590 <MCAL_I2C_Init+0x26c>)
 8001538:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800153c:	6013      	str	r3, [r2, #0]
	    NVIC_IRQ_I2C1_ER_EN();
 800153e:	4b14      	ldr	r3, [pc, #80]	@ (8001590 <MCAL_I2C_Init+0x26c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a13      	ldr	r2, [pc, #76]	@ (8001590 <MCAL_I2C_Init+0x26c>)
 8001544:	f043 0301 	orr.w	r3, r3, #1
 8001548:	6013      	str	r3, [r2, #0]
 800154a:	e035      	b.n	80015b8 <MCAL_I2C_Init+0x294>
	}
	else if(I2Cx == I2C1){
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	4a09      	ldr	r2, [pc, #36]	@ (8001574 <MCAL_I2C_Init+0x250>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d121      	bne.n	8001598 <MCAL_I2C_Init+0x274>
	    NVIC_IRQ_I2C2_EV_EN();
 8001554:	4b0f      	ldr	r3, [pc, #60]	@ (8001594 <MCAL_I2C_Init+0x270>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a0e      	ldr	r2, [pc, #56]	@ (8001594 <MCAL_I2C_Init+0x270>)
 800155a:	f043 0302 	orr.w	r3, r3, #2
 800155e:	6013      	str	r3, [r2, #0]
	    NVIC_IRQ_I2C2_ER_EN();
 8001560:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <MCAL_I2C_Init+0x270>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a0b      	ldr	r2, [pc, #44]	@ (8001594 <MCAL_I2C_Init+0x270>)
 8001566:	f043 0304 	orr.w	r3, r3, #4
 800156a:	6013      	str	r3, [r2, #0]
 800156c:	e024      	b.n	80015b8 <MCAL_I2C_Init+0x294>
 800156e:	bf00      	nop
 8001570:	0280de80 	.word	0x0280de80
 8001574:	40005400 	.word	0x40005400
 8001578:	20000230 	.word	0x20000230
 800157c:	40023800 	.word	0x40023800
 8001580:	40005800 	.word	0x40005800
 8001584:	40005c00 	.word	0x40005c00
 8001588:	431bde83 	.word	0x431bde83
 800158c:	000186a0 	.word	0x000186a0
 8001590:	e000e100 	.word	0xe000e100
 8001594:	e000e104 	.word	0xe000e104
	}
	else if(I2Cx == I2C3){
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	4a0f      	ldr	r2, [pc, #60]	@ (80015d8 <MCAL_I2C_Init+0x2b4>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d10b      	bne.n	80015b8 <MCAL_I2C_Init+0x294>
	    NVIC_IRQ_I2C3_EV_EN();
 80015a0:	4b0e      	ldr	r3, [pc, #56]	@ (80015dc <MCAL_I2C_Init+0x2b8>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a0d      	ldr	r2, [pc, #52]	@ (80015dc <MCAL_I2C_Init+0x2b8>)
 80015a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015aa:	6013      	str	r3, [r2, #0]
	    NVIC_IRQ_I2C3_ER_EN();
 80015ac:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <MCAL_I2C_Init+0x2b8>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a0a      	ldr	r2, [pc, #40]	@ (80015dc <MCAL_I2C_Init+0x2b8>)
 80015b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015b6:	6013      	str	r3, [r2, #0]
	}

	// Clear Status Register
	I2Cx->SR1 = 0 ;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	615a      	str	r2, [r3, #20]
	I2Cx->SR2 = 0 ;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	619a      	str	r2, [r3, #24]
    }

    // Enable I2C Peripheral
    I2Cx->CR1 |= I2C_CR1_PE;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f043 0201 	orr.w	r2, r3, #1
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	601a      	str	r2, [r3, #0]
}
 80015d0:	bf00      	nop
 80015d2:	3718      	adds	r7, #24
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bdb0      	pop	{r4, r5, r7, pc}
 80015d8:	40005c00 	.word	0x40005c00
 80015dc:	e000e108 	.word	0xe000e108

080015e0 <MCAL_I2C_Master_Tx>:
	NVIC_IRQ_I2C3_EV_DIS();
	NVIC_IRQ_I2C3_ER_DIS();
    }
}

void MCAL_I2C_Master_Tx(I2C_TypeDef * I2Cx, uint16_t DevAdd, uint8_t *Data, uint32_t DataLen, Stop_Condition Stop, Start_Type Start){
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	60f8      	str	r0, [r7, #12]
 80015e8:	607a      	str	r2, [r7, #4]
 80015ea:	603b      	str	r3, [r7, #0]
 80015ec:	460b      	mov	r3, r1
 80015ee:	817b      	strh	r3, [r7, #10]
    uint32_t L_DataLen = 0;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]

    // Set the START bit in the I2C_CR1 register to generate a Start condition
    I2C_GenrateStart(I2Cx, StateEnable, Start);
 80015f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80015f8:	461a      	mov	r2, r3
 80015fa:	2101      	movs	r1, #1
 80015fc:	68f8      	ldr	r0, [r7, #12]
 80015fe:	f000 f94d 	bl	800189c <I2C_GenrateStart>

    // Wait for EV5
    // EV5: SB=1, cleared by reading SR1 register followed by writing DR register with Address
    while(!(I2C_GetFlagStatus(I2Cx, EV5_FLAG)));
 8001602:	bf00      	nop
 8001604:	2101      	movs	r1, #1
 8001606:	68f8      	ldr	r0, [r7, #12]
 8001608:	f000 f98c 	bl	8001924 <I2C_GetFlagStatus>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d0f8      	beq.n	8001604 <MCAL_I2C_Master_Tx+0x24>

    // Send Address
    I2C_SendAddress(I2Cx, DevAdd , I2C_Direction_Transmitter);
 8001612:	897b      	ldrh	r3, [r7, #10]
 8001614:	2200      	movs	r2, #0
 8001616:	4619      	mov	r1, r3
 8001618:	68f8      	ldr	r0, [r7, #12]
 800161a:	f000 f91f 	bl	800185c <I2C_SendAddress>

    // Wait EV6
    // EV6: ADDR=1, cleared by reading SR1 register followed by reading SR2.
    while(!(I2C_GetFlagStatus(I2Cx, EV6_FLAG)));
 800161e:	bf00      	nop
 8001620:	2102      	movs	r1, #2
 8001622:	68f8      	ldr	r0, [r7, #12]
 8001624:	f000 f97e 	bl	8001924 <I2C_GetFlagStatus>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d0f8      	beq.n	8001620 <MCAL_I2C_Master_Tx+0x40>

    // TRA, BUSY, MSL, TXE Flags
    while(!I2C_GetFlagStatus(I2Cx, EVENT_MASTER_BYTE_TRANSMITTING));
 800162e:	bf00      	nop
 8001630:	4915      	ldr	r1, [pc, #84]	@ (8001688 <MCAL_I2C_Master_Tx+0xa8>)
 8001632:	68f8      	ldr	r0, [r7, #12]
 8001634:	f000 f976 	bl	8001924 <I2C_GetFlagStatus>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d0f8      	beq.n	8001630 <MCAL_I2C_Master_Tx+0x50>

    for(L_DataLen = 0; L_DataLen < DataLen ; L_DataLen++){
 800163e:	2300      	movs	r3, #0
 8001640:	617b      	str	r3, [r7, #20]
 8001642:	e011      	b.n	8001668 <MCAL_I2C_Master_Tx+0x88>
	/* Write in the DR register the data to be sent */
	I2Cx->DR = Data[L_DataLen];
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	4413      	add	r3, r2
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	461a      	mov	r2, r3
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	611a      	str	r2, [r3, #16]
	// Wait EV8
	// EV8: TxE=1, shift register not empty, d . ata register empty, cleared by writing DR register
	while(!(I2C_GetFlagStatus(I2Cx, EV8_FLAG)));
 8001652:	bf00      	nop
 8001654:	2104      	movs	r1, #4
 8001656:	68f8      	ldr	r0, [r7, #12]
 8001658:	f000 f964 	bl	8001924 <I2C_GetFlagStatus>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d0f8      	beq.n	8001654 <MCAL_I2C_Master_Tx+0x74>
    for(L_DataLen = 0; L_DataLen < DataLen ; L_DataLen++){
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	3301      	adds	r3, #1
 8001666:	617b      	str	r3, [r7, #20]
 8001668:	697a      	ldr	r2, [r7, #20]
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	429a      	cmp	r2, r3
 800166e:	d3e9      	bcc.n	8001644 <MCAL_I2C_Master_Tx+0x64>

    // Wait EV8_2
    // EV8_2: TxE=1, BTF = 1, Program Stop request. TxE and BTF are cleared by hardware by the Stop condition
    // While(!I2C_GetFlagStatus(I2Cx, EV8_2));

    if (Stop == With_Stop){
 8001670:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d103      	bne.n	8001680 <MCAL_I2C_Master_Tx+0xa0>
	// Send Stop Condition
	I2C_GenerateSTOP(I2Cx, StateEnable);
 8001678:	2101      	movs	r1, #1
 800167a:	68f8      	ldr	r0, [r7, #12]
 800167c:	f000 f935 	bl	80018ea <I2C_GenerateSTOP>
    }
}
 8001680:	bf00      	nop
 8001682:	3718      	adds	r7, #24
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	00070080 	.word	0x00070080

0800168c <MCAL_I2C_Master_Rx>:

void MCAL_I2C_Master_Rx(I2C_TypeDef * I2Cx, uint16_t DevAdd, uint8_t *Data, uint32_t DataLen, Stop_Condition Stop, Start_Type Start){
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	607a      	str	r2, [r7, #4]
 8001696:	603b      	str	r3, [r7, #0]
 8001698:	460b      	mov	r3, r1
 800169a:	817b      	strh	r3, [r7, #10]
    uint8_t index = 0;
 800169c:	2300      	movs	r3, #0
 800169e:	74fb      	strb	r3, [r7, #19]

    if(I2Cx == I2C1){
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	4a39      	ldr	r2, [pc, #228]	@ (8001788 <MCAL_I2C_Master_Rx+0xfc>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d102      	bne.n	80016ae <MCAL_I2C_Master_Rx+0x22>
	index = I2C1_Index;
 80016a8:	2300      	movs	r3, #0
 80016aa:	74fb      	strb	r3, [r7, #19]
 80016ac:	e00c      	b.n	80016c8 <MCAL_I2C_Master_Rx+0x3c>
    }
    else if(I2Cx == I2C2){
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	4a36      	ldr	r2, [pc, #216]	@ (800178c <MCAL_I2C_Master_Rx+0x100>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d102      	bne.n	80016bc <MCAL_I2C_Master_Rx+0x30>
	index = I2C2_Index;
 80016b6:	2301      	movs	r3, #1
 80016b8:	74fb      	strb	r3, [r7, #19]
 80016ba:	e005      	b.n	80016c8 <MCAL_I2C_Master_Rx+0x3c>
    }
    else if(I2Cx == I2C3){
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	4a34      	ldr	r2, [pc, #208]	@ (8001790 <MCAL_I2C_Master_Rx+0x104>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d101      	bne.n	80016c8 <MCAL_I2C_Master_Rx+0x3c>
	index = I2C3_Index;
 80016c4:	2302      	movs	r3, #2
 80016c6:	74fb      	strb	r3, [r7, #19]
    }

    uint32_t L_DataLen = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]

    I2C_AcknowledgeConfig(I2Cx,StateEnable);
 80016cc:	2101      	movs	r1, #1
 80016ce:	68f8      	ldr	r0, [r7, #12]
 80016d0:	f000 fa3c 	bl	8001b4c <I2C_AcknowledgeConfig>

    // Set the START bit in the I2C_CR1 register to generate a Start condition
    I2C_GenrateStart(I2Cx, StateEnable, Start);
 80016d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80016d8:	461a      	mov	r2, r3
 80016da:	2101      	movs	r1, #1
 80016dc:	68f8      	ldr	r0, [r7, #12]
 80016de:	f000 f8dd 	bl	800189c <I2C_GenrateStart>

    // Wait for EV5
    // EV5: SB=1, cleared by reading SR1 register followed by writing DR register with Address.
    while(!I2C_GetFlagStatus(I2Cx, EV5_FLAG));
 80016e2:	bf00      	nop
 80016e4:	2101      	movs	r1, #1
 80016e6:	68f8      	ldr	r0, [r7, #12]
 80016e8:	f000 f91c 	bl	8001924 <I2C_GetFlagStatus>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d0f8      	beq.n	80016e4 <MCAL_I2C_Master_Rx+0x58>

    //3-Send Address
    I2C_SendAddress(I2Cx, DevAdd , I2C_Direction_Recieve);
 80016f2:	897b      	ldrh	r3, [r7, #10]
 80016f4:	2201      	movs	r2, #1
 80016f6:	4619      	mov	r1, r3
 80016f8:	68f8      	ldr	r0, [r7, #12]
 80016fa:	f000 f8af 	bl	800185c <I2C_SendAddress>

    // Wait EV6
    // EV6: ADDR=1, cleared by reading SR1 register followed by reading SR2.
    while(!I2C_GetFlagStatus(I2Cx, EV6_FLAG));
 80016fe:	bf00      	nop
 8001700:	2102      	movs	r1, #2
 8001702:	68f8      	ldr	r0, [r7, #12]
 8001704:	f000 f90e 	bl	8001924 <I2C_GetFlagStatus>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d0f8      	beq.n	8001700 <MCAL_I2C_Master_Rx+0x74>

    if(DataLen <= 1){
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	2b01      	cmp	r3, #1
 8001712:	d804      	bhi.n	800171e <MCAL_I2C_Master_Rx+0x92>
	I2C_AcknowledgeConfig(I2Cx, StateDisable);
 8001714:	2100      	movs	r1, #0
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	f000 fa18 	bl	8001b4c <I2C_AcknowledgeConfig>
 800171c:	e003      	b.n	8001726 <MCAL_I2C_Master_Rx+0x9a>
    }
    else{
	I2C_AcknowledgeConfig(I2Cx, StateEnable);
 800171e:	2101      	movs	r1, #1
 8001720:	68f8      	ldr	r0, [r7, #12]
 8001722:	f000 fa13 	bl	8001b4c <I2C_AcknowledgeConfig>
    }

    // Read the data until Len becomes zero
    for (L_DataLen = DataLen ; L_DataLen >= 1 ; L_DataLen--){
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	617b      	str	r3, [r7, #20]
 800172a:	e019      	b.n	8001760 <MCAL_I2C_Master_Rx+0xd4>
	// wait until  RXNE becomes 1
	while(!I2C_GetFlagStatus(I2Cx, EV7_FLAG));
 800172c:	bf00      	nop
 800172e:	2103      	movs	r1, #3
 8001730:	68f8      	ldr	r0, [r7, #12]
 8001732:	f000 f8f7 	bl	8001924 <I2C_GetFlagStatus>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d0f8      	beq.n	800172e <MCAL_I2C_Master_Rx+0xa2>

	// Read the data from data register in to buffer
	*Data = I2Cx->DR;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	691b      	ldr	r3, [r3, #16]
 8001740:	b2da      	uxtb	r2, r3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	701a      	strb	r2, [r3, #0]

	// Increment the buffer address
	Data++;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	3301      	adds	r3, #1
 800174a:	607b      	str	r3, [r7, #4]

	if(L_DataLen == 2){
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	2b02      	cmp	r3, #2
 8001750:	d103      	bne.n	800175a <MCAL_I2C_Master_Rx+0xce>
	    I2C_AcknowledgeConfig(I2Cx, StateDisable);
 8001752:	2100      	movs	r1, #0
 8001754:	68f8      	ldr	r0, [r7, #12]
 8001756:	f000 f9f9 	bl	8001b4c <I2C_AcknowledgeConfig>
    for (L_DataLen = DataLen ; L_DataLen >= 1 ; L_DataLen--){
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	3b01      	subs	r3, #1
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d1e2      	bne.n	800172c <MCAL_I2C_Master_Rx+0xa0>
	}
    }

    I2C_AcknowledgeConfig(I2Cx,StateEnable);
 8001766:	2101      	movs	r1, #1
 8001768:	68f8      	ldr	r0, [r7, #12]
 800176a:	f000 f9ef 	bl	8001b4c <I2C_AcknowledgeConfig>
    if (Stop == With_Stop){
 800176e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001772:	2b01      	cmp	r3, #1
 8001774:	d103      	bne.n	800177e <MCAL_I2C_Master_Rx+0xf2>
	// Send Stop Condition
	I2C_GenerateSTOP(I2Cx, StateEnable);
 8001776:	2101      	movs	r1, #1
 8001778:	68f8      	ldr	r0, [r7, #12]
 800177a:	f000 f8b6 	bl	80018ea <I2C_GenerateSTOP>

    //	// Re-enable ACKing
    //	if(G_I2C_Config[index].I2C_ACK_Control == I2C_Ack_EN){
    //		I2C_AcknowledgeConfig(I2Cx,StateEnable);
    //	}
}
 800177e:	bf00      	nop
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40005400 	.word	0x40005400
 800178c:	40005800 	.word	0x40005800
 8001790:	40005c00 	.word	0x40005c00

08001794 <MCAL_I2C_SetPins>:
 * =================================================
 * 		   		    Generic APIs
 *
 * =================================================
 */
static void MCAL_I2C_SetPins(I2C_TypeDef *I2Cx){
 8001794:	b580      	push	{r7, lr}
 8001796:	b086      	sub	sp, #24
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
    GPIO_PinConfig_t PinConfig;

    // Common settings for I2C pins
    PinConfig.GPIO_MODE = GPIO_MODE_AF;
 800179c:	2302      	movs	r3, #2
 800179e:	817b      	strh	r3, [r7, #10]
    PinConfig.GPIO_TYPE = GPIO_TYPE_OD;     // <<< FIX: Set to Open-Drain
 80017a0:	2301      	movs	r3, #1
 80017a2:	823b      	strh	r3, [r7, #16]
    PinConfig.GPIO_PU_PD = GPIO_PU_PD_PU;       // <<< FIX: Enable Internal Pull-up
 80017a4:	2301      	movs	r3, #1
 80017a6:	827b      	strh	r3, [r7, #18]
    PinConfig.GPIO_Output_Speed = GPIO_SPEED_HIGH;   // <<< FIX: Good practice for I2C
 80017a8:	2302      	movs	r3, #2
 80017aa:	82bb      	strh	r3, [r7, #20]

    if(I2Cx == I2C1){
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	4a26      	ldr	r2, [pc, #152]	@ (8001848 <MCAL_I2C_SetPins+0xb4>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d114      	bne.n	80017de <MCAL_I2C_SetPins+0x4a>
        // SCL ===> PB6
        PinConfig.GPIO_PinNumber = GPIO_PIN_6;
 80017b4:	2306      	movs	r3, #6
 80017b6:	813b      	strh	r3, [r7, #8]
        PinConfig.GPIO_AFx = GPIO_AF4;
 80017b8:	2304      	movs	r3, #4
 80017ba:	60fb      	str	r3, [r7, #12]
        MCAL_GPIO_Init(GPIOB, &PinConfig);
 80017bc:	f107 0308 	add.w	r3, r7, #8
 80017c0:	4619      	mov	r1, r3
 80017c2:	4822      	ldr	r0, [pc, #136]	@ (800184c <MCAL_I2C_SetPins+0xb8>)
 80017c4:	f000 fcea 	bl	800219c <MCAL_GPIO_Init>

        // SDA ===> PB7
        PinConfig.GPIO_PinNumber = GPIO_PIN_7;
 80017c8:	2307      	movs	r3, #7
 80017ca:	813b      	strh	r3, [r7, #8]
        PinConfig.GPIO_AFx = GPIO_AF4;
 80017cc:	2304      	movs	r3, #4
 80017ce:	60fb      	str	r3, [r7, #12]
        MCAL_GPIO_Init(GPIOB, &PinConfig);
 80017d0:	f107 0308 	add.w	r3, r7, #8
 80017d4:	4619      	mov	r1, r3
 80017d6:	481d      	ldr	r0, [pc, #116]	@ (800184c <MCAL_I2C_SetPins+0xb8>)
 80017d8:	f000 fce0 	bl	800219c <MCAL_GPIO_Init>
        // SDA ===> PB4
        PinConfig.GPIO_PinNumber = GPIO_PIN_4;
        PinConfig.GPIO_AFx = GPIO_AF9;
        MCAL_GPIO_Init(GPIOB, &PinConfig);
    }
}
 80017dc:	e030      	b.n	8001840 <MCAL_I2C_SetPins+0xac>
    else if(I2Cx == I2C2){
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001850 <MCAL_I2C_SetPins+0xbc>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d114      	bne.n	8001810 <MCAL_I2C_SetPins+0x7c>
        PinConfig.GPIO_PinNumber = GPIO_PIN_10;
 80017e6:	230a      	movs	r3, #10
 80017e8:	813b      	strh	r3, [r7, #8]
        PinConfig.GPIO_AFx = GPIO_AF4;
 80017ea:	2304      	movs	r3, #4
 80017ec:	60fb      	str	r3, [r7, #12]
        MCAL_GPIO_Init(GPIOB, &PinConfig);
 80017ee:	f107 0308 	add.w	r3, r7, #8
 80017f2:	4619      	mov	r1, r3
 80017f4:	4815      	ldr	r0, [pc, #84]	@ (800184c <MCAL_I2C_SetPins+0xb8>)
 80017f6:	f000 fcd1 	bl	800219c <MCAL_GPIO_Init>
        PinConfig.GPIO_PinNumber = GPIO_PIN_3;
 80017fa:	2303      	movs	r3, #3
 80017fc:	813b      	strh	r3, [r7, #8]
        PinConfig.GPIO_AFx = GPIO_AF9;
 80017fe:	2309      	movs	r3, #9
 8001800:	60fb      	str	r3, [r7, #12]
        MCAL_GPIO_Init(GPIOB, &PinConfig);
 8001802:	f107 0308 	add.w	r3, r7, #8
 8001806:	4619      	mov	r1, r3
 8001808:	4810      	ldr	r0, [pc, #64]	@ (800184c <MCAL_I2C_SetPins+0xb8>)
 800180a:	f000 fcc7 	bl	800219c <MCAL_GPIO_Init>
}
 800180e:	e017      	b.n	8001840 <MCAL_I2C_SetPins+0xac>
    else if(I2Cx ==  I2C3){
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4a10      	ldr	r2, [pc, #64]	@ (8001854 <MCAL_I2C_SetPins+0xc0>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d113      	bne.n	8001840 <MCAL_I2C_SetPins+0xac>
        PinConfig.GPIO_PinNumber = GPIO_PIN_8;
 8001818:	2308      	movs	r3, #8
 800181a:	813b      	strh	r3, [r7, #8]
        PinConfig.GPIO_AFx = GPIO_AF4;
 800181c:	2304      	movs	r3, #4
 800181e:	60fb      	str	r3, [r7, #12]
        MCAL_GPIO_Init(GPIOA, &PinConfig);
 8001820:	f107 0308 	add.w	r3, r7, #8
 8001824:	4619      	mov	r1, r3
 8001826:	480c      	ldr	r0, [pc, #48]	@ (8001858 <MCAL_I2C_SetPins+0xc4>)
 8001828:	f000 fcb8 	bl	800219c <MCAL_GPIO_Init>
        PinConfig.GPIO_PinNumber = GPIO_PIN_4;
 800182c:	2304      	movs	r3, #4
 800182e:	813b      	strh	r3, [r7, #8]
        PinConfig.GPIO_AFx = GPIO_AF9;
 8001830:	2309      	movs	r3, #9
 8001832:	60fb      	str	r3, [r7, #12]
        MCAL_GPIO_Init(GPIOB, &PinConfig);
 8001834:	f107 0308 	add.w	r3, r7, #8
 8001838:	4619      	mov	r1, r3
 800183a:	4804      	ldr	r0, [pc, #16]	@ (800184c <MCAL_I2C_SetPins+0xb8>)
 800183c:	f000 fcae 	bl	800219c <MCAL_GPIO_Init>
}
 8001840:	bf00      	nop
 8001842:	3718      	adds	r7, #24
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40005400 	.word	0x40005400
 800184c:	40020400 	.word	0x40020400
 8001850:	40005800 	.word	0x40005800
 8001854:	40005c00 	.word	0x40005c00
 8001858:	40020000 	.word	0x40020000

0800185c <I2C_SendAddress>:

static void I2C_SendAddress(I2C_TypeDef* I2Cx, uint16_t Address , Direction direction ){
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	460b      	mov	r3, r1
 8001866:	807b      	strh	r3, [r7, #2]
 8001868:	4613      	mov	r3, r2
 800186a:	707b      	strb	r3, [r7, #1]
    Address = (Address << 1 ) ;
 800186c:	887b      	ldrh	r3, [r7, #2]
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	807b      	strh	r3, [r7, #2]

    if (direction != I2C_Direction_Transmitter){
 8001872:	787b      	ldrb	r3, [r7, #1]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d004      	beq.n	8001882 <I2C_SendAddress+0x26>
	/* Set the address bit0 for read */
	Address |= 1<<0;
 8001878:	887b      	ldrh	r3, [r7, #2]
 800187a:	f043 0301 	orr.w	r3, r3, #1
 800187e:	807b      	strh	r3, [r7, #2]
 8001880:	e003      	b.n	800188a <I2C_SendAddress+0x2e>
    }
    else{
	/* Reset the address bit0 for write */
	Address &= ~(1<<0);
 8001882:	887b      	ldrh	r3, [r7, #2]
 8001884:	f023 0301 	bic.w	r3, r3, #1
 8001888:	807b      	strh	r3, [r7, #2]
    }

    /* Send the address */
    I2Cx->DR = Address;
 800188a:	887a      	ldrh	r2, [r7, #2]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	611a      	str	r2, [r3, #16]
}
 8001890:	bf00      	nop
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <I2C_GenrateStart>:

static void I2C_GenrateStart(I2C_TypeDef * I2Cx, Function_States State, Start_Type Start){
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	460b      	mov	r3, r1
 80018a6:	70fb      	strb	r3, [r7, #3]
 80018a8:	4613      	mov	r3, r2
 80018aa:	70bb      	strb	r3, [r7, #2]
    if(Start != Repeated_Start){
 80018ac:	78bb      	ldrb	r3, [r7, #2]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d007      	beq.n	80018c2 <I2C_GenrateStart+0x26>
	// Check if The Bus is Idle
	while(I2C_GetFlagStatus(I2Cx, BUSY_FLAG));
 80018b2:	bf00      	nop
 80018b4:	2100      	movs	r1, #0
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f000 f834 	bl	8001924 <I2C_GetFlagStatus>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d1f8      	bne.n	80018b4 <I2C_GenrateStart+0x18>
    }

    if(State == StateEnable){
 80018c2:	78fb      	ldrb	r3, [r7, #3]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d106      	bne.n	80018d6 <I2C_GenrateStart+0x3a>
	I2Cx->CR1 |= I2C_CR1_START;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	601a      	str	r2, [r3, #0]
    }
    else{
	I2Cx->CR1 &= ~(I2C_CR1_START);
    }

}
 80018d4:	e005      	b.n	80018e2 <I2C_GenrateStart+0x46>
	I2Cx->CR1 &= ~(I2C_CR1_START);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	601a      	str	r2, [r3, #0]
}
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <I2C_GenerateSTOP>:

static void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, Function_States NewState){
 80018ea:	b480      	push	{r7}
 80018ec:	b083      	sub	sp, #12
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
 80018f2:	460b      	mov	r3, r1
 80018f4:	70fb      	strb	r3, [r7, #3]
    if (NewState != StateDisable){
 80018f6:	78fb      	ldrb	r3, [r7, #3]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d006      	beq.n	800190a <I2C_GenerateSTOP+0x20>
	/* Generate a STOP condition */
	I2Cx->CR1 |= I2C_CR1_STOP;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	601a      	str	r2, [r3, #0]
    }
    else{
	/* Disable the STOP condition generation */
	I2Cx->CR1 &= ~(I2C_CR1_STOP);
    }
}
 8001908:	e005      	b.n	8001916 <I2C_GenerateSTOP+0x2c>
	I2Cx->CR1 &= ~(I2C_CR1_STOP);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	601a      	str	r2, [r3, #0]
}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
	...

08001924 <I2C_GetFlagStatus>:

static Flag_Status I2C_GetFlagStatus(I2C_TypeDef * I2Cx, Status Flag){
 8001924:	b480      	push	{r7}
 8001926:	b089      	sub	sp, #36	@ 0x24
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
    volatile uint32_t DummyRead = 0;
 800192e:	2300      	movs	r3, #0
 8001930:	60fb      	str	r3, [r7, #12]
    Flag_Status BitStatus = 0;
 8001932:	2300      	movs	r3, #0
 8001934:	77fb      	strb	r3, [r7, #31]

    uint32_t flag1 = 0, flag2 = 0, LastEvent = 0;
 8001936:	2300      	movs	r3, #0
 8001938:	61bb      	str	r3, [r7, #24]
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
 800193e:	2300      	movs	r3, #0
 8001940:	613b      	str	r3, [r7, #16]

    switch(Flag){
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	2b05      	cmp	r3, #5
 8001946:	d811      	bhi.n	800196c <I2C_GetFlagStatus+0x48>
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	2b05      	cmp	r3, #5
 800194c:	d86a      	bhi.n	8001a24 <I2C_GetFlagStatus+0x100>
 800194e:	a201      	add	r2, pc, #4	@ (adr r2, 8001954 <I2C_GetFlagStatus+0x30>)
 8001950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001954:	08001977 	.word	0x08001977
 8001958:	0800198f 	.word	0x0800198f
 800195c:	080019a7 	.word	0x080019a7
 8001960:	08001a0d 	.word	0x08001a0d
 8001964:	080019f5 	.word	0x080019f5
 8001968:	080019f5 	.word	0x080019f5
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	4a31      	ldr	r2, [pc, #196]	@ (8001a34 <I2C_GetFlagStatus+0x110>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d024      	beq.n	80019be <I2C_GetFlagStatus+0x9a>
 8001974:	e056      	b.n	8001a24 <I2C_GetFlagStatus+0x100>
    // 1: Communication ongoing on the bus
    //  Set by hardware on detection of SDA or SCL low
    //  Cleared by hardware on detection of a Stop condition.
    // It indicates a communication in progress on the bus. This information is still updated when
    // The interface is disabled (PE=0).
    if((I2Cx->SR2) & (I2C_SR2_BUSY))
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	2b00      	cmp	r3, #0
 8001980:	d002      	beq.n	8001988 <I2C_GetFlagStatus+0x64>
	BitStatus = SET;
 8001982:	2301      	movs	r3, #1
 8001984:	77fb      	strb	r3, [r7, #31]
    else
	BitStatus = RST;
    break;
 8001986:	e04d      	b.n	8001a24 <I2C_GetFlagStatus+0x100>
	BitStatus = RST;
 8001988:	2300      	movs	r3, #0
 800198a:	77fb      	strb	r3, [r7, #31]
    break;
 800198c:	e04a      	b.n	8001a24 <I2C_GetFlagStatus+0x100>
    // 0: No Start condition
    // 1: Start condition generated.
    //  Set when a Start condition generated.
    //  Cleared by software by reading the SR1 register followed by writing the DR register, or by
    // Hardware when PE=0
    if((I2Cx->SR1) & (I2C_SR1_SB))
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	695b      	ldr	r3, [r3, #20]
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	2b00      	cmp	r3, #0
 8001998:	d002      	beq.n	80019a0 <I2C_GetFlagStatus+0x7c>
	BitStatus = SET;
 800199a:	2301      	movs	r3, #1
 800199c:	77fb      	strb	r3, [r7, #31]
    else
	BitStatus = RST;
    break;
 800199e:	e041      	b.n	8001a24 <I2C_GetFlagStatus+0x100>
	BitStatus = RST;
 80019a0:	2300      	movs	r3, #0
 80019a2:	77fb      	strb	r3, [r7, #31]
    break;
 80019a4:	e03e      	b.n	8001a24 <I2C_GetFlagStatus+0x100>
    }

    case EV6_FLAG:{
    // EV6: ADDR=1, cleared by reading SR1 register followed by reading SR2.
    // Bit 1 ADDR: Address sent (master mode)/matched (slave mode)
    if((I2Cx->SR1) & (I2C_SR1_ADDR))
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	695b      	ldr	r3, [r3, #20]
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <I2C_GetFlagStatus+0x94>
	BitStatus = SET;
 80019b2:	2301      	movs	r3, #1
 80019b4:	77fb      	strb	r3, [r7, #31]
    else
	BitStatus = RST;
    break;
 80019b6:	e035      	b.n	8001a24 <I2C_GetFlagStatus+0x100>
	BitStatus = RST;
 80019b8:	2300      	movs	r3, #0
 80019ba:	77fb      	strb	r3, [r7, #31]
    break;
 80019bc:	e032      	b.n	8001a24 <I2C_GetFlagStatus+0x100>
    }

    case EVENT_MASTER_BYTE_TRANSMITTING:{
    flag1 = I2Cx->SR1;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	61bb      	str	r3, [r7, #24]
    flag2 = I2Cx->SR2;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	617b      	str	r3, [r7, #20]
    flag2 = flag2 << 16;
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	041b      	lsls	r3, r3, #16
 80019ce:	617b      	str	r3, [r7, #20]

    /* Get the last event value from I2C status register by continatination */
    LastEvent = (flag1 | flag2) & ((uint32_t)0x00FFFFFF);
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80019da:	613b      	str	r3, [r7, #16]

    /* Check whether the last event contains the I2C_EVENT */
    if ((LastEvent & Flag) == Flag){
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	4013      	ands	r3, r2
 80019e2:	683a      	ldr	r2, [r7, #0]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d102      	bne.n	80019ee <I2C_GetFlagStatus+0xca>
	/* SUCCESS: last event is equal to I2C_EVENT */
	BitStatus = SET ;
 80019e8:	2301      	movs	r3, #1
 80019ea:	77fb      	strb	r3, [r7, #31]
    }
    else{
	/* ERROR: last event is different from I2C_EVENT */
	BitStatus = RST ;
    }
    break;
 80019ec:	e01a      	b.n	8001a24 <I2C_GetFlagStatus+0x100>
	BitStatus = RST ;
 80019ee:	2300      	movs	r3, #0
 80019f0:	77fb      	strb	r3, [r7, #31]
    break;
 80019f2:	e017      	b.n	8001a24 <I2C_GetFlagStatus+0x100>
	// EV8: TxE=1, shift register not empty, d . ata register empty, cleared by writing DR register
    case EV8_FLAG:{
    // Bit 7 TxE: Data register empty (transmitters)
    // 0: Data register not empty
    // 1: Data register empty
    if(((I2Cx->SR1 ) & (I2C_SR1_TXE) ) )
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	695b      	ldr	r3, [r3, #20]
 80019f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d002      	beq.n	8001a06 <I2C_GetFlagStatus+0xe2>
	BitStatus = SET ;
 8001a00:	2301      	movs	r3, #1
 8001a02:	77fb      	strb	r3, [r7, #31]
    else
	BitStatus = RST ;
    break ;
 8001a04:	e00e      	b.n	8001a24 <I2C_GetFlagStatus+0x100>
	BitStatus = RST ;
 8001a06:	2300      	movs	r3, #0
 8001a08:	77fb      	strb	r3, [r7, #31]
    break ;
 8001a0a:	e00b      	b.n	8001a24 <I2C_GetFlagStatus+0x100>
    // 0: Data register empty
    // 1: Data register not empty
    //  Set when data register is not empty in receiver mode. RxNE is not set during address phase.
    //  Cleared by software reading or writing the DR register or by hardware when PE=0.
    // RxNE is not set in case of ARLO event.
    if(((I2Cx->SR1 ) & (I2C_SR1_RXNE) ) )
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d002      	beq.n	8001a1e <I2C_GetFlagStatus+0xfa>
	BitStatus = SET ;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	77fb      	strb	r3, [r7, #31]
    else
	BitStatus = RST ;
    break ;
 8001a1c:	e001      	b.n	8001a22 <I2C_GetFlagStatus+0xfe>
	BitStatus = RST ;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	77fb      	strb	r3, [r7, #31]
    break ;
 8001a22:	bf00      	nop
    }
    }
    return BitStatus;
 8001a24:	7ffb      	ldrb	r3, [r7, #31]
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3724      	adds	r7, #36	@ 0x24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	00070080 	.word	0x00070080

08001a38 <SlaveStates>:

static void SlaveStates (I2C_TypeDef* I2Cx  ,Slave_State state){
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	460b      	mov	r3, r1
 8001a42:	70fb      	strb	r3, [r7, #3]

    uint8_t index = 0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	73fb      	strb	r3, [r7, #15]

    if(I2Cx == I2C1){
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4a3c      	ldr	r2, [pc, #240]	@ (8001b3c <SlaveStates+0x104>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d102      	bne.n	8001a56 <SlaveStates+0x1e>
	index = I2C1_Index;
 8001a50:	2300      	movs	r3, #0
 8001a52:	73fb      	strb	r3, [r7, #15]
 8001a54:	e00c      	b.n	8001a70 <SlaveStates+0x38>
    }
    else if(I2Cx == I2C2){
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a39      	ldr	r2, [pc, #228]	@ (8001b40 <SlaveStates+0x108>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d102      	bne.n	8001a64 <SlaveStates+0x2c>
	index = I2C2_Index;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	73fb      	strb	r3, [r7, #15]
 8001a62:	e005      	b.n	8001a70 <SlaveStates+0x38>
    }
    else if(I2Cx == I2C3){
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a37      	ldr	r2, [pc, #220]	@ (8001b44 <SlaveStates+0x10c>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d101      	bne.n	8001a70 <SlaveStates+0x38>
	index = I2C3_Index;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	73fb      	strb	r3, [r7, #15]
    }

    switch(state){
 8001a70:	78fb      	ldrb	r3, [r7, #3]
 8001a72:	2b05      	cmp	r3, #5
 8001a74:	d85d      	bhi.n	8001b32 <SlaveStates+0xfa>
 8001a76:	a201      	add	r2, pc, #4	@ (adr r2, 8001a7c <SlaveStates+0x44>)
 8001a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a7c:	08001aa1 	.word	0x08001aa1
 8001a80:	08001ac5 	.word	0x08001ac5
 8001a84:	08001b33 	.word	0x08001b33
 8001a88:	08001b01 	.word	0x08001b01
 8001a8c:	08001add 	.word	0x08001add
 8001a90:	08001a95 	.word	0x08001a95

    case Slave_ERR_AF:{
    // Make sure that the slave is really in transmitter mode
    if(I2Cx->SR2 & ( I2C_SR2_TRA))
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	f003 0304 	and.w	r3, r3, #4
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d141      	bne.n	8001b24 <SlaveStates+0xec>
	break ;
    }

    case Slave_EV_STOPF:{
    // Make sure that the slave is really in transmitter mode
    if(I2Cx->SR2 & ( I2C_SR2_TRA))
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	f003 0304 	and.w	r3, r3, #4
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d03d      	beq.n	8001b28 <SlaveStates+0xf0>
	// Notify APP that the Stop Condition is sent by the master
	G_I2C_Config [index].P_Slave_Event_CallBack (Slave_EV_STOPF) ;
 8001aac:	7bfa      	ldrb	r2, [r7, #15]
 8001aae:	4926      	ldr	r1, [pc, #152]	@ (8001b48 <SlaveStates+0x110>)
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	4413      	add	r3, r2
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	440b      	add	r3, r1
 8001aba:	3324      	adds	r3, #36	@ 0x24
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2000      	movs	r0, #0
 8001ac0:	4798      	blx	r3
    break ;
 8001ac2:	e031      	b.n	8001b28 <SlaveStates+0xf0>
    }

    case Slave_EV_ADDR_Sent:{
    // Notify APP that the Stop Condition is sent by the master
    G_I2C_Config [index].P_Slave_Event_CallBack (Slave_EV_ADDR_Sent) ;
 8001ac4:	7bfa      	ldrb	r2, [r7, #15]
 8001ac6:	4920      	ldr	r1, [pc, #128]	@ (8001b48 <SlaveStates+0x110>)
 8001ac8:	4613      	mov	r3, r2
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	4413      	add	r3, r2
 8001ace:	00db      	lsls	r3, r3, #3
 8001ad0:	440b      	add	r3, r1
 8001ad2:	3324      	adds	r3, #36	@ 0x24
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2001      	movs	r0, #1
 8001ad8:	4798      	blx	r3
    break ;
 8001ada:	e02a      	b.n	8001b32 <SlaveStates+0xfa>
    }

    case Slave_EV_TxE:
	{
	// Make sure that the slave is really in transmitter mode
	if(I2Cx->SR2 & ( I2C_SR2_TRA))
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	f003 0304 	and.w	r3, r3, #4
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d021      	beq.n	8001b2c <SlaveStates+0xf4>
	    // The APP layer should send the data (MCAL_I2C_SlaveSendData ) in this state
	    G_I2C_Config [index].P_Slave_Event_CallBack (Slave_EV_TxE) ;
 8001ae8:	7bfa      	ldrb	r2, [r7, #15]
 8001aea:	4917      	ldr	r1, [pc, #92]	@ (8001b48 <SlaveStates+0x110>)
 8001aec:	4613      	mov	r3, r2
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	4413      	add	r3, r2
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	440b      	add	r3, r1
 8001af6:	3324      	adds	r3, #36	@ 0x24
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2004      	movs	r0, #4
 8001afc:	4798      	blx	r3
	break ;
 8001afe:	e015      	b.n	8001b2c <SlaveStates+0xf4>
	}
    case Slave_EV_RxNE:{
    //make sure that the slave is really in receiver mode
    if(!(I2Cx->SR2 & ( I2C_SR2_TRA)))
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	699b      	ldr	r3, [r3, #24]
 8001b04:	f003 0304 	and.w	r3, r3, #4
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d111      	bne.n	8001b30 <SlaveStates+0xf8>
	//the APP layer should read the data (MCAL_I2C_SlaveReceiveData ) in this state
	G_I2C_Config [index].P_Slave_Event_CallBack (Slave_EV_RxNE) ;
 8001b0c:	7bfa      	ldrb	r2, [r7, #15]
 8001b0e:	490e      	ldr	r1, [pc, #56]	@ (8001b48 <SlaveStates+0x110>)
 8001b10:	4613      	mov	r3, r2
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	4413      	add	r3, r2
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	440b      	add	r3, r1
 8001b1a:	3324      	adds	r3, #36	@ 0x24
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2003      	movs	r0, #3
 8001b20:	4798      	blx	r3
    break ;
 8001b22:	e005      	b.n	8001b30 <SlaveStates+0xf8>
	break ;
 8001b24:	bf00      	nop
 8001b26:	e004      	b.n	8001b32 <SlaveStates+0xfa>
    break ;
 8001b28:	bf00      	nop
 8001b2a:	e002      	b.n	8001b32 <SlaveStates+0xfa>
	break ;
 8001b2c:	bf00      	nop
 8001b2e:	e000      	b.n	8001b32 <SlaveStates+0xfa>
    break ;
 8001b30:	bf00      	nop
    }
    }
}
 8001b32:	bf00      	nop
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40005400 	.word	0x40005400
 8001b40:	40005800 	.word	0x40005800
 8001b44:	40005c00 	.word	0x40005c00
 8001b48:	20000230 	.word	0x20000230

08001b4c <I2C_AcknowledgeConfig>:

static void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, Function_States NewState){
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	460b      	mov	r3, r1
 8001b56:	70fb      	strb	r3, [r7, #3]

    if (NewState != StateDisable){
 8001b58:	78fb      	ldrb	r3, [r7, #3]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d006      	beq.n	8001b6c <I2C_AcknowledgeConfig+0x20>
	/* Enable the acknowledgement */
	I2Cx->CR1 |= I2C_CR1_ACK;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	601a      	str	r2, [r3, #0]
    }
    else{
	/* Disable the acknowledgement */
	I2Cx->CR1 &= ~(I2C_CR1_ACK);
    }
}
 8001b6a:	e005      	b.n	8001b78 <I2C_AcknowledgeConfig+0x2c>
	I2Cx->CR1 &= ~(I2C_CR1_ACK);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	601a      	str	r2, [r3, #0]
}
 8001b78:	bf00      	nop
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <MCAL_RCC_Init>:
 * Author: Ahmed Ezzat
 */

#include "stm32f401xc_RCC_driver.h"

void MCAL_RCC_Init(void){
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
    // Choose Bypass
#if HSE_BYPASS == RC_CLK
    RCC->CR |= (1 << 18);

#elif HSE_BYPASS == MECHANICAL_CLK
    RCC->CR &= ~(1 << 18);
 8001b88:	4b11      	ldr	r3, [pc, #68]	@ (8001bd0 <MCAL_RCC_Init+0x4c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a10      	ldr	r2, [pc, #64]	@ (8001bd0 <MCAL_RCC_Init+0x4c>)
 8001b8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b92:	6013      	str	r3, [r2, #0]
#endif
    // HSE on
    RCC->CR |= (1 << 16);
 8001b94:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd0 <MCAL_RCC_Init+0x4c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a0d      	ldr	r2, [pc, #52]	@ (8001bd0 <MCAL_RCC_Init+0x4c>)
 8001b9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b9e:	6013      	str	r3, [r2, #0]

    // Wait Till Flag is Set
    while(GET_BIT(RCC->CR,17) == 0);
 8001ba0:	bf00      	nop
 8001ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd0 <MCAL_RCC_Init+0x4c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d0f9      	beq.n	8001ba2 <MCAL_RCC_Init+0x1e>

    // Switch to HSE
    RCC->CFGR &= ~(1 << 1);
 8001bae:	4b08      	ldr	r3, [pc, #32]	@ (8001bd0 <MCAL_RCC_Init+0x4c>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	4a07      	ldr	r2, [pc, #28]	@ (8001bd0 <MCAL_RCC_Init+0x4c>)
 8001bb4:	f023 0302 	bic.w	r3, r3, #2
 8001bb8:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (1 << 0);
 8001bba:	4b05      	ldr	r3, [pc, #20]	@ (8001bd0 <MCAL_RCC_Init+0x4c>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	4a04      	ldr	r2, [pc, #16]	@ (8001bd0 <MCAL_RCC_Init+0x4c>)
 8001bc0:	f043 0301 	orr.w	r3, r3, #1
 8001bc4:	6093      	str	r3, [r2, #8]


#else
#error "Invalid option"
#endif
}
 8001bc6:	bf00      	nop
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr
 8001bd0:	40023800 	.word	0x40023800

08001bd4 <SPI1_IRQHandler>:
/*
 * ========================================================================
 * 				 				  ISR
 * ========================================================================
 */
void SPI1_IRQHandler(void){
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
	S_SPI_IRQ_SRC irq_src;

	irq_src.TXE  = ((SPI1->SR &  (1<<1)) >> 1);
 8001bda:	4b13      	ldr	r3, [pc, #76]	@ (8001c28 <SPI1_IRQHandler+0x54>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	085b      	lsrs	r3, r3, #1
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	b2da      	uxtb	r2, r3
 8001be6:	793b      	ldrb	r3, [r7, #4]
 8001be8:	f362 0300 	bfi	r3, r2, #0, #1
 8001bec:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ((SPI1->SR &  (1<<0)) >> 0);
 8001bee:	4b0e      	ldr	r3, [pc, #56]	@ (8001c28 <SPI1_IRQHandler+0x54>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	793b      	ldrb	r3, [r7, #4]
 8001bfa:	f362 0341 	bfi	r3, r2, #1, #1
 8001bfe:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ((SPI1->SR &  (1<<4)) >> 4);
 8001c00:	4b09      	ldr	r3, [pc, #36]	@ (8001c28 <SPI1_IRQHandler+0x54>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	091b      	lsrs	r3, r3, #4
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	793b      	ldrb	r3, [r7, #4]
 8001c0e:	f362 0382 	bfi	r3, r2, #2, #1
 8001c12:	713b      	strb	r3, [r7, #4]

	G_SPI_Config[SPI1_Index]->P_IRQ_CallBack(irq_src);
 8001c14:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <SPI1_IRQHandler+0x58>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	7938      	ldrb	r0, [r7, #4]
 8001c1c:	4798      	blx	r3
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40013000 	.word	0x40013000
 8001c2c:	200002a8 	.word	0x200002a8

08001c30 <SPI2_IRQHandler>:

void SPI2_IRQHandler(void){
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
	S_SPI_IRQ_SRC irq_src;

	irq_src.TXE  = ((SPI2->SR &  (1<<1)) >> 1);
 8001c36:	4b13      	ldr	r3, [pc, #76]	@ (8001c84 <SPI2_IRQHandler+0x54>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	085b      	lsrs	r3, r3, #1
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	b2da      	uxtb	r2, r3
 8001c42:	793b      	ldrb	r3, [r7, #4]
 8001c44:	f362 0300 	bfi	r3, r2, #0, #1
 8001c48:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ((SPI2->SR &  (1<<0)) >> 0);
 8001c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c84 <SPI2_IRQHandler+0x54>)
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	b2da      	uxtb	r2, r3
 8001c54:	793b      	ldrb	r3, [r7, #4]
 8001c56:	f362 0341 	bfi	r3, r2, #1, #1
 8001c5a:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ((SPI2->SR &  (1<<4)) >> 4);
 8001c5c:	4b09      	ldr	r3, [pc, #36]	@ (8001c84 <SPI2_IRQHandler+0x54>)
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	091b      	lsrs	r3, r3, #4
 8001c62:	f003 0301 	and.w	r3, r3, #1
 8001c66:	b2da      	uxtb	r2, r3
 8001c68:	793b      	ldrb	r3, [r7, #4]
 8001c6a:	f362 0382 	bfi	r3, r2, #2, #1
 8001c6e:	713b      	strb	r3, [r7, #4]

	G_SPI_Config[SPI2_Index]->P_IRQ_CallBack(irq_src);
 8001c70:	4b05      	ldr	r3, [pc, #20]	@ (8001c88 <SPI2_IRQHandler+0x58>)
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	695b      	ldr	r3, [r3, #20]
 8001c76:	7938      	ldrb	r0, [r7, #4]
 8001c78:	4798      	blx	r3
}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40003800 	.word	0x40003800
 8001c88:	200002a8 	.word	0x200002a8

08001c8c <SPI3_IRQHandler>:

void SPI3_IRQHandler(void){
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
	S_SPI_IRQ_SRC irq_src;

	irq_src.TXE  = ((SPI3->SR &  (1<<1)) >> 1);
 8001c92:	4b13      	ldr	r3, [pc, #76]	@ (8001ce0 <SPI3_IRQHandler+0x54>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	085b      	lsrs	r3, r3, #1
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	793b      	ldrb	r3, [r7, #4]
 8001ca0:	f362 0300 	bfi	r3, r2, #0, #1
 8001ca4:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ((SPI3->SR &  (1<<0)) >> 0);
 8001ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce0 <SPI3_IRQHandler+0x54>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	b2da      	uxtb	r2, r3
 8001cb0:	793b      	ldrb	r3, [r7, #4]
 8001cb2:	f362 0341 	bfi	r3, r2, #1, #1
 8001cb6:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ((SPI3->SR &  (1<<4)) >> 4);
 8001cb8:	4b09      	ldr	r3, [pc, #36]	@ (8001ce0 <SPI3_IRQHandler+0x54>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	091b      	lsrs	r3, r3, #4
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	793b      	ldrb	r3, [r7, #4]
 8001cc6:	f362 0382 	bfi	r3, r2, #2, #1
 8001cca:	713b      	strb	r3, [r7, #4]

	G_SPI_Config[SPI3_Index]->P_IRQ_CallBack(irq_src);
 8001ccc:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <SPI3_IRQHandler+0x58>)
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	7938      	ldrb	r0, [r7, #4]
 8001cd4:	4798      	blx	r3
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40003c00 	.word	0x40003c00
 8001ce4:	200002a8 	.word	0x200002a8

08001ce8 <MCAL_SysTicK_StopTimer>:

    // Start Timer
    SysTick->CTRL |= (1 << 0);
}

void MCAL_SysTicK_StopTimer(void){
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
    // Stop SysTick Counter
    SysTick->CTRL &= ~(1 << 0);
 8001cec:	4b06      	ldr	r3, [pc, #24]	@ (8001d08 <MCAL_SysTicK_StopTimer+0x20>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a05      	ldr	r2, [pc, #20]	@ (8001d08 <MCAL_SysTicK_StopTimer+0x20>)
 8001cf2:	f023 0301 	bic.w	r3, r3, #1
 8001cf6:	6013      	str	r3, [r2, #0]

    // Reset Timer
    SysTick->VAL = 0;
 8001cf8:	4b03      	ldr	r3, [pc, #12]	@ (8001d08 <MCAL_SysTicK_StopTimer+0x20>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	609a      	str	r2, [r3, #8]
}
 8001cfe:	bf00      	nop
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr
 8001d08:	e000e010 	.word	0xe000e010

08001d0c <SysTick_Handler>:
    if((ticks >= 0x00000001) && (ticks < 0x00FFFFFF)){
	MCAL_SysTicK_StartTimer(ticks);
    }
}

void SysTick_Handler(void){
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
    if(GP_Function_CallBack != NULL){
 8001d10:	4b07      	ldr	r3, [pc, #28]	@ (8001d30 <SysTick_Handler+0x24>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d002      	beq.n	8001d1e <SysTick_Handler+0x12>
	GP_Function_CallBack();
 8001d18:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <SysTick_Handler+0x24>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4798      	blx	r3
    }

    if(1 == G_SingleFlag){
 8001d1e:	4b05      	ldr	r3, [pc, #20]	@ (8001d34 <SysTick_Handler+0x28>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d101      	bne.n	8001d2a <SysTick_Handler+0x1e>
	MCAL_SysTicK_StopTimer();
 8001d26:	f7ff ffdf 	bl	8001ce8 <MCAL_SysTicK_StopTimer>
    }
}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	200002b4 	.word	0x200002b4
 8001d34:	200002b8 	.word	0x200002b8

08001d38 <TIM2_IRQHandler>:

    // Wait for timer interrupt to clear flag
    while(delay_flag);
}

void TIM2_IRQHandler(){
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
    // Clear Update Interrupt Flag
    if(G_Timer->SR & (1<<0)){
 8001d3c:	4b12      	ldr	r3, [pc, #72]	@ (8001d88 <TIM2_IRQHandler+0x50>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	691b      	ldr	r3, [r3, #16]
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d018      	beq.n	8001d7c <TIM2_IRQHandler+0x44>
        G_Timer->SR &= ~(1<<0);
 8001d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d88 <TIM2_IRQHandler+0x50>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	691a      	ldr	r2, [r3, #16]
 8001d50:	4b0d      	ldr	r3, [pc, #52]	@ (8001d88 <TIM2_IRQHandler+0x50>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f022 0201 	bic.w	r2, r2, #1
 8001d58:	611a      	str	r2, [r3, #16]

        // Clear delay flag
        delay_flag = 0;
 8001d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d8c <TIM2_IRQHandler+0x54>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	701a      	strb	r2, [r3, #0]

        // Timer off
        G_Timer->CR1 &= ~(1<<0);
 8001d60:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <TIM2_IRQHandler+0x50>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	4b08      	ldr	r3, [pc, #32]	@ (8001d88 <TIM2_IRQHandler+0x50>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f022 0201 	bic.w	r2, r2, #1
 8001d6e:	601a      	str	r2, [r3, #0]

        // Disable Interrupt
        NVIC_IRQ_TIMER2_DIS();
 8001d70:	4b07      	ldr	r3, [pc, #28]	@ (8001d90 <TIM2_IRQHandler+0x58>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a06      	ldr	r2, [pc, #24]	@ (8001d90 <TIM2_IRQHandler+0x58>)
 8001d76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d7a:	6013      	str	r3, [r2, #0]
    }
}
 8001d7c:	bf00      	nop
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	200002bc 	.word	0x200002bc
 8001d8c:	200002c0 	.word	0x200002c0
 8001d90:	e000e180 	.word	0xe000e180

08001d94 <TIM3_IRQHandler>:

void TIM3_IRQHandler(){
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
    G_Timer->SR &= ~(1<<0);  // Clear interrupt flag
 8001d98:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd4 <TIM3_IRQHandler+0x40>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	691a      	ldr	r2, [r3, #16]
 8001d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd4 <TIM3_IRQHandler+0x40>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f022 0201 	bic.w	r2, r2, #1
 8001da6:	611a      	str	r2, [r3, #16]
    delay_flag = 0;
 8001da8:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd8 <TIM3_IRQHandler+0x44>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	701a      	strb	r2, [r3, #0]
    NVIC_IRQ_TIMER3_DIS();
 8001dae:	4b0b      	ldr	r3, [pc, #44]	@ (8001ddc <TIM3_IRQHandler+0x48>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ddc <TIM3_IRQHandler+0x48>)
 8001db4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001db8:	6013      	str	r3, [r2, #0]
    G_Timer->CR1 &= ~(1<<0); // Timer off
 8001dba:	4b06      	ldr	r3, [pc, #24]	@ (8001dd4 <TIM3_IRQHandler+0x40>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	4b04      	ldr	r3, [pc, #16]	@ (8001dd4 <TIM3_IRQHandler+0x40>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f022 0201 	bic.w	r2, r2, #1
 8001dc8:	601a      	str	r2, [r3, #0]
}
 8001dca:	bf00      	nop
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr
 8001dd4:	200002bc 	.word	0x200002bc
 8001dd8:	200002c0 	.word	0x200002c0
 8001ddc:	e000e180 	.word	0xe000e180

08001de0 <TIM4_IRQHandler>:

void TIM4_IRQHandler(){
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
    G_Timer->SR &= ~(1<<0);
 8001de4:	4b0e      	ldr	r3, [pc, #56]	@ (8001e20 <TIM4_IRQHandler+0x40>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	691a      	ldr	r2, [r3, #16]
 8001dea:	4b0d      	ldr	r3, [pc, #52]	@ (8001e20 <TIM4_IRQHandler+0x40>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f022 0201 	bic.w	r2, r2, #1
 8001df2:	611a      	str	r2, [r3, #16]
    delay_flag = 0;
 8001df4:	4b0b      	ldr	r3, [pc, #44]	@ (8001e24 <TIM4_IRQHandler+0x44>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	701a      	strb	r2, [r3, #0]
    NVIC_IRQ_TIMER4_DIS();
 8001dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8001e28 <TIM4_IRQHandler+0x48>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8001e28 <TIM4_IRQHandler+0x48>)
 8001e00:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001e04:	6013      	str	r3, [r2, #0]
    G_Timer->CR1 &= ~(1<<0);
 8001e06:	4b06      	ldr	r3, [pc, #24]	@ (8001e20 <TIM4_IRQHandler+0x40>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	4b04      	ldr	r3, [pc, #16]	@ (8001e20 <TIM4_IRQHandler+0x40>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f022 0201 	bic.w	r2, r2, #1
 8001e14:	601a      	str	r2, [r3, #0]
}
 8001e16:	bf00      	nop
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	200002bc 	.word	0x200002bc
 8001e24:	200002c0 	.word	0x200002c0
 8001e28:	e000e180 	.word	0xe000e180

08001e2c <TIM5_IRQHandler>:

void TIM5_IRQHandler(){
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
    G_Timer->SR &= ~(1<<0);
 8001e30:	4b0e      	ldr	r3, [pc, #56]	@ (8001e6c <TIM5_IRQHandler+0x40>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	691a      	ldr	r2, [r3, #16]
 8001e36:	4b0d      	ldr	r3, [pc, #52]	@ (8001e6c <TIM5_IRQHandler+0x40>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f022 0201 	bic.w	r2, r2, #1
 8001e3e:	611a      	str	r2, [r3, #16]
    delay_flag = 0;
 8001e40:	4b0b      	ldr	r3, [pc, #44]	@ (8001e70 <TIM5_IRQHandler+0x44>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	701a      	strb	r2, [r3, #0]
    NVIC_IRQ_TIMER5_DIS();
 8001e46:	4b0b      	ldr	r3, [pc, #44]	@ (8001e74 <TIM5_IRQHandler+0x48>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e74 <TIM5_IRQHandler+0x48>)
 8001e4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e50:	6013      	str	r3, [r2, #0]
    G_Timer->CR1 &= ~(1<<0);
 8001e52:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <TIM5_IRQHandler+0x40>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	4b04      	ldr	r3, [pc, #16]	@ (8001e6c <TIM5_IRQHandler+0x40>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f022 0201 	bic.w	r2, r2, #1
 8001e60:	601a      	str	r2, [r3, #0]
}
 8001e62:	bf00      	nop
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	200002bc 	.word	0x200002bc
 8001e70:	200002c0 	.word	0x200002c0
 8001e74:	e000e184 	.word	0xe000e184

08001e78 <USART1_IRQHandler>:
/*
 * ========================================================================
 * 				 				  ISR
 * ========================================================================
 */
void USART1_IRQHandler(void){
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
    S_USART_IRQ_SRC irq_src;

    irq_src.TXE  = ((USART1->SR &  (1<<7)) >> 7);
 8001e7e:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <USART1_IRQHandler+0x54>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	09db      	lsrs	r3, r3, #7
 8001e84:	f003 0301 	and.w	r3, r3, #1
 8001e88:	b2da      	uxtb	r2, r3
 8001e8a:	793b      	ldrb	r3, [r7, #4]
 8001e8c:	f362 0300 	bfi	r3, r2, #0, #1
 8001e90:	713b      	strb	r3, [r7, #4]
    irq_src.RXNE = ((USART1->SR &  (1<<5)) >> 5);
 8001e92:	4b0e      	ldr	r3, [pc, #56]	@ (8001ecc <USART1_IRQHandler+0x54>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	095b      	lsrs	r3, r3, #5
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	b2da      	uxtb	r2, r3
 8001e9e:	793b      	ldrb	r3, [r7, #4]
 8001ea0:	f362 0341 	bfi	r3, r2, #1, #1
 8001ea4:	713b      	strb	r3, [r7, #4]
    irq_src.TCE  = ((USART1->SR &  (1<<6)) >> 6);
 8001ea6:	4b09      	ldr	r3, [pc, #36]	@ (8001ecc <USART1_IRQHandler+0x54>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	099b      	lsrs	r3, r3, #6
 8001eac:	f003 0301 	and.w	r3, r3, #1
 8001eb0:	b2da      	uxtb	r2, r3
 8001eb2:	793b      	ldrb	r3, [r7, #4]
 8001eb4:	f362 0382 	bfi	r3, r2, #2, #1
 8001eb8:	713b      	strb	r3, [r7, #4]

    G_UART_config->P_IRQ_CallBack(irq_src);
 8001eba:	4b05      	ldr	r3, [pc, #20]	@ (8001ed0 <USART1_IRQHandler+0x58>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	7938      	ldrb	r0, [r7, #4]
 8001ec2:	4798      	blx	r3
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40011000 	.word	0x40011000
 8001ed0:	200002c4 	.word	0x200002c4

08001ed4 <MCAL_UART_Init>:
/*
 * =====================================================
 * 		  APIs Supported by "MCAL USART DRIVER"
 * =====================================================
 */
void MCAL_UART_Init(USART_TypeDef *UARTx, USART_PinConfig_t *UART_config){
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
    G_UART_config = UART_config;
 8001ede:	4a51      	ldr	r2, [pc, #324]	@ (8002024 <MCAL_UART_Init+0x150>)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	6013      	str	r3, [r2, #0]

    // Enable USART Clock
    if(UARTx == USART1){
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4a50      	ldr	r2, [pc, #320]	@ (8002028 <MCAL_UART_Init+0x154>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d109      	bne.n	8001f00 <MCAL_UART_Init+0x2c>
	RCC_USART1_CLK_EN();
 8001eec:	4b4f      	ldr	r3, [pc, #316]	@ (800202c <MCAL_UART_Init+0x158>)
 8001eee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef0:	4a4e      	ldr	r2, [pc, #312]	@ (800202c <MCAL_UART_Init+0x158>)
 8001ef2:	f043 0310 	orr.w	r3, r3, #16
 8001ef6:	6453      	str	r3, [r2, #68]	@ 0x44
	MCAL_USART_SetPins(USART1);
 8001ef8:	484b      	ldr	r0, [pc, #300]	@ (8002028 <MCAL_UART_Init+0x154>)
 8001efa:	f000 f8d1 	bl	80020a0 <MCAL_USART_SetPins>
 8001efe:	e01a      	b.n	8001f36 <MCAL_UART_Init+0x62>
    }
    else if(UARTx == USART2){
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4a4b      	ldr	r2, [pc, #300]	@ (8002030 <MCAL_UART_Init+0x15c>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d109      	bne.n	8001f1c <MCAL_UART_Init+0x48>
	RCC_USART2_CLK_EN();
 8001f08:	4b48      	ldr	r3, [pc, #288]	@ (800202c <MCAL_UART_Init+0x158>)
 8001f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0c:	4a47      	ldr	r2, [pc, #284]	@ (800202c <MCAL_UART_Init+0x158>)
 8001f0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f12:	6413      	str	r3, [r2, #64]	@ 0x40
	MCAL_USART_SetPins(USART2);
 8001f14:	4846      	ldr	r0, [pc, #280]	@ (8002030 <MCAL_UART_Init+0x15c>)
 8001f16:	f000 f8c3 	bl	80020a0 <MCAL_USART_SetPins>
 8001f1a:	e00c      	b.n	8001f36 <MCAL_UART_Init+0x62>
    }
    else if(UARTx == USART6){
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a45      	ldr	r2, [pc, #276]	@ (8002034 <MCAL_UART_Init+0x160>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d108      	bne.n	8001f36 <MCAL_UART_Init+0x62>
	RCC_USART6_CLK_EN();
 8001f24:	4b41      	ldr	r3, [pc, #260]	@ (800202c <MCAL_UART_Init+0x158>)
 8001f26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f28:	4a40      	ldr	r2, [pc, #256]	@ (800202c <MCAL_UART_Init+0x158>)
 8001f2a:	f043 0320 	orr.w	r3, r3, #32
 8001f2e:	6453      	str	r3, [r2, #68]	@ 0x44
	MCAL_USART_SetPins(USART6);
 8001f30:	4840      	ldr	r0, [pc, #256]	@ (8002034 <MCAL_UART_Init+0x160>)
 8001f32:	f000 f8b5 	bl	80020a0 <MCAL_USART_SetPins>
    }

    UARTx->CR1 = 0;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	60da      	str	r2, [r3, #12]
    UARTx->CR2 = 0;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	611a      	str	r2, [r3, #16]
    UARTx->CR3 = 0;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	615a      	str	r2, [r3, #20]

    // Enable UART
    UARTx->CR1 |= (1 << 13);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	60da      	str	r2, [r3, #12]

    // Choose Mode (TX/RX)
    UARTx->CR1 |= UART_config->USART_Mode;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	7812      	ldrb	r2, [r2, #0]
 8001f5c:	431a      	orrs	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	60da      	str	r2, [r3, #12]

    // Select Word Length
    UARTx->CR1 |= UART_config->USART_PayLoad_Lenght;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	683a      	ldr	r2, [r7, #0]
 8001f68:	7852      	ldrb	r2, [r2, #1]
 8001f6a:	431a      	orrs	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	60da      	str	r2, [r3, #12]

    // Choose Parity Mode
    UARTx->CR1 |= UART_config->USART_ParityMode;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	7892      	ldrb	r2, [r2, #2]
 8001f78:	431a      	orrs	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	60da      	str	r2, [r3, #12]

    // Choose Number of Stop Bits
    UARTx->CR2 |= UART_config->USART_StopBits;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	691b      	ldr	r3, [r3, #16]
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	78d2      	ldrb	r2, [r2, #3]
 8001f86:	431a      	orrs	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	611a      	str	r2, [r3, #16]

    // Set BaudRate
    UARTx->BRR |= (((162 & 0xFFFF) << 4) | 12);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f443 6322 	orr.w	r3, r3, #2592	@ 0xa20
 8001f94:	f043 030c 	orr.w	r3, r3, #12
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6093      	str	r3, [r2, #8]

    // Choose Sample Mode
    UARTx->CR1 |= UART_config->USART_Sampling;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	7a12      	ldrb	r2, [r2, #8]
 8001fa4:	431a      	orrs	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	60da      	str	r2, [r3, #12]

    // Configure Hardware Flow Control
    UARTx->CR3 |= UART_config->USART_HW_FlowCTRL;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	683a      	ldr	r2, [r7, #0]
 8001fb0:	7a52      	ldrb	r2, [r2, #9]
 8001fb2:	431a      	orrs	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	615a      	str	r2, [r3, #20]

    // Enable Interrupt
    if(UART_config->USART_IRQ_Enable != UART_IRQ_ENABLE_NONE){
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	7a9b      	ldrb	r3, [r3, #10]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d027      	beq.n	8002010 <MCAL_UART_Init+0x13c>
	UARTx->CR1 |= UART_config->USART_IRQ_Enable;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	683a      	ldr	r2, [r7, #0]
 8001fc6:	7a92      	ldrb	r2, [r2, #10]
 8001fc8:	431a      	orrs	r2, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	60da      	str	r2, [r3, #12]

	if(UARTx == USART1){
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a15      	ldr	r2, [pc, #84]	@ (8002028 <MCAL_UART_Init+0x154>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d106      	bne.n	8001fe4 <MCAL_UART_Init+0x110>
	    NVIC_IRQ_USART1_EN();
 8001fd6:	4b18      	ldr	r3, [pc, #96]	@ (8002038 <MCAL_UART_Init+0x164>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a17      	ldr	r2, [pc, #92]	@ (8002038 <MCAL_UART_Init+0x164>)
 8001fdc:	f043 0320 	orr.w	r3, r3, #32
 8001fe0:	6013      	str	r3, [r2, #0]
	}
    }
    else{
	UARTx->CR1 &= ~( (1<<5) | (1<<6) | (1<<7) | (1<<8) ); // clear RXNEIE,TCIE,TXEIE,PEIE
    }
}
 8001fe2:	e01b      	b.n	800201c <MCAL_UART_Init+0x148>
	else if(UARTx == USART2){
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a12      	ldr	r2, [pc, #72]	@ (8002030 <MCAL_UART_Init+0x15c>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d106      	bne.n	8001ffa <MCAL_UART_Init+0x126>
	    NVIC_IRQ_USART2_EN();
 8001fec:	4b12      	ldr	r3, [pc, #72]	@ (8002038 <MCAL_UART_Init+0x164>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a11      	ldr	r2, [pc, #68]	@ (8002038 <MCAL_UART_Init+0x164>)
 8001ff2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ff6:	6013      	str	r3, [r2, #0]
}
 8001ff8:	e010      	b.n	800201c <MCAL_UART_Init+0x148>
	else if(UARTx == USART6){
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a0d      	ldr	r2, [pc, #52]	@ (8002034 <MCAL_UART_Init+0x160>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d10c      	bne.n	800201c <MCAL_UART_Init+0x148>
	    NVIC_IRQ_USART6_EN();
 8002002:	4b0e      	ldr	r3, [pc, #56]	@ (800203c <MCAL_UART_Init+0x168>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a0d      	ldr	r2, [pc, #52]	@ (800203c <MCAL_UART_Init+0x168>)
 8002008:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800200c:	6013      	str	r3, [r2, #0]
}
 800200e:	e005      	b.n	800201c <MCAL_UART_Init+0x148>
	UARTx->CR1 &= ~( (1<<5) | (1<<6) | (1<<7) | (1<<8) ); // clear RXNEIE,TCIE,TXEIE,PEIE
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	f423 72f0 	bic.w	r2, r3, #480	@ 0x1e0
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	60da      	str	r2, [r3, #12]
}
 800201c:	bf00      	nop
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	200002c4 	.word	0x200002c4
 8002028:	40011000 	.word	0x40011000
 800202c:	40023800 	.word	0x40023800
 8002030:	40004400 	.word	0x40004400
 8002034:	40011400 	.word	0x40011400
 8002038:	e000e104 	.word	0xe000e104
 800203c:	e000e108 	.word	0xe000e108

08002040 <MCAL_UART_SendString>:
 * @brief Sends a string via UART
 * @param USARTx: UART peripheral (USART1, USART2, or USART6)
 * @param str: Pointer to null-terminated string
 * @param polling_status: Enable for blocking mode, Disable for non-blocking
 */
void MCAL_UART_SendString(USART_TypeDef *USARTx, uint8_t *str, PollingMechanism_t polling_status){
 8002040:	b480      	push	{r7}
 8002042:	b087      	sub	sp, #28
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	60b9      	str	r1, [r7, #8]
 800204a:	4613      	mov	r3, r2
 800204c:	71fb      	strb	r3, [r7, #7]
    uint16_t i = 0;
 800204e:	2300      	movs	r3, #0
 8002050:	82fb      	strh	r3, [r7, #22]

    while(str[i] != '\0'){
 8002052:	e017      	b.n	8002084 <MCAL_UART_SendString+0x44>
        // Wait for TXE (Transmit Data Register Empty)
        while(!(USARTx->SR & (1 << 7)));
 8002054:	bf00      	nop
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800205e:	2b00      	cmp	r3, #0
 8002060:	d0f9      	beq.n	8002056 <MCAL_UART_SendString+0x16>

        // Write data to DR
        USARTx->DR = (str[i] & 0xFF);
 8002062:	8afb      	ldrh	r3, [r7, #22]
 8002064:	68ba      	ldr	r2, [r7, #8]
 8002066:	4413      	add	r3, r2
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	461a      	mov	r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	605a      	str	r2, [r3, #4]

        // Wait for TC (Transmission Complete) before next character
        while(!(USARTx->SR & (1 << 6)));
 8002070:	bf00      	nop
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800207a:	2b00      	cmp	r3, #0
 800207c:	d0f9      	beq.n	8002072 <MCAL_UART_SendString+0x32>

        i++;
 800207e:	8afb      	ldrh	r3, [r7, #22]
 8002080:	3301      	adds	r3, #1
 8002082:	82fb      	strh	r3, [r7, #22]
    while(str[i] != '\0'){
 8002084:	8afb      	ldrh	r3, [r7, #22]
 8002086:	68ba      	ldr	r2, [r7, #8]
 8002088:	4413      	add	r3, r2
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d1e1      	bne.n	8002054 <MCAL_UART_SendString+0x14>
    }
}
 8002090:	bf00      	nop
 8002092:	bf00      	nop
 8002094:	371c      	adds	r7, #28
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
	...

080020a0 <MCAL_USART_SetPins>:

static void MCAL_USART_SetPins(USART_TypeDef *USARTx){
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b086      	sub	sp, #24
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
    GPIO_PinConfig_t USART_PinConfig;

    if(USARTx == USART1){
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a38      	ldr	r2, [pc, #224]	@ (800218c <MCAL_USART_SetPins+0xec>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d124      	bne.n	80020fa <MCAL_USART_SetPins+0x5a>
	// CLK ===> PA8
	// CTS ===> PA11
	// RTS ===> PA12

	// TX  ===> PA9
	USART_PinConfig.GPIO_PinNumber = GPIO_PIN_9;
 80020b0:	2309      	movs	r3, #9
 80020b2:	813b      	strh	r3, [r7, #8]
	USART_PinConfig.GPIO_MODE = GPIO_MODE_AF;
 80020b4:	2302      	movs	r3, #2
 80020b6:	817b      	strh	r3, [r7, #10]
	USART_PinConfig.GPIO_AFx = GPIO_AF7;
 80020b8:	2307      	movs	r3, #7
 80020ba:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_Init(GPIOA, &USART_PinConfig);
 80020bc:	f107 0308 	add.w	r3, r7, #8
 80020c0:	4619      	mov	r1, r3
 80020c2:	4833      	ldr	r0, [pc, #204]	@ (8002190 <MCAL_USART_SetPins+0xf0>)
 80020c4:	f000 f86a 	bl	800219c <MCAL_GPIO_Init>

	// RX  ===> PA10
	USART_PinConfig.GPIO_PinNumber = GPIO_PIN_10;
 80020c8:	230a      	movs	r3, #10
 80020ca:	813b      	strh	r3, [r7, #8]
	USART_PinConfig.GPIO_MODE = GPIO_MODE_AF;
 80020cc:	2302      	movs	r3, #2
 80020ce:	817b      	strh	r3, [r7, #10]
	USART_PinConfig.GPIO_AFx = GPIO_AF7;
 80020d0:	2307      	movs	r3, #7
 80020d2:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_Init(GPIOA, &USART_PinConfig);
 80020d4:	f107 0308 	add.w	r3, r7, #8
 80020d8:	4619      	mov	r1, r3
 80020da:	482d      	ldr	r0, [pc, #180]	@ (8002190 <MCAL_USART_SetPins+0xf0>)
 80020dc:	f000 f85e 	bl	800219c <MCAL_GPIO_Init>

	// CLK ===> PA8
	USART_PinConfig.GPIO_PinNumber = GPIO_PIN_8;
 80020e0:	2308      	movs	r3, #8
 80020e2:	813b      	strh	r3, [r7, #8]
	USART_PinConfig.GPIO_MODE = GPIO_MODE_AF;
 80020e4:	2302      	movs	r3, #2
 80020e6:	817b      	strh	r3, [r7, #10]
	USART_PinConfig.GPIO_AFx = GPIO_AF7;
 80020e8:	2307      	movs	r3, #7
 80020ea:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_Init(GPIOA, &USART_PinConfig);
 80020ec:	f107 0308 	add.w	r3, r7, #8
 80020f0:	4619      	mov	r1, r3
 80020f2:	4827      	ldr	r0, [pc, #156]	@ (8002190 <MCAL_USART_SetPins+0xf0>)
 80020f4:	f000 f852 	bl	800219c <MCAL_GPIO_Init>
	USART_PinConfig.GPIO_PinNumber = 12;
	USART_PinConfig.GPIO_MODE = GPIO_MODE_AF;
	USART_PinConfig.GPIO_AFx = GPIO_AF8;
	MCAL_GPIO_Init(GPIOA, &USART_PinConfig);
    }
}
 80020f8:	e044      	b.n	8002184 <MCAL_USART_SetPins+0xe4>
    else if(USARTx == USART2){
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a25      	ldr	r2, [pc, #148]	@ (8002194 <MCAL_USART_SetPins+0xf4>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d124      	bne.n	800214c <MCAL_USART_SetPins+0xac>
	USART_PinConfig.GPIO_PinNumber = 2;
 8002102:	2302      	movs	r3, #2
 8002104:	813b      	strh	r3, [r7, #8]
	USART_PinConfig.GPIO_MODE = GPIO_MODE_AF;
 8002106:	2302      	movs	r3, #2
 8002108:	817b      	strh	r3, [r7, #10]
	USART_PinConfig.GPIO_AFx = GPIO_AF7;
 800210a:	2307      	movs	r3, #7
 800210c:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_Init(GPIOA, &USART_PinConfig);
 800210e:	f107 0308 	add.w	r3, r7, #8
 8002112:	4619      	mov	r1, r3
 8002114:	481e      	ldr	r0, [pc, #120]	@ (8002190 <MCAL_USART_SetPins+0xf0>)
 8002116:	f000 f841 	bl	800219c <MCAL_GPIO_Init>
	USART_PinConfig.GPIO_PinNumber = 3;
 800211a:	2303      	movs	r3, #3
 800211c:	813b      	strh	r3, [r7, #8]
	USART_PinConfig.GPIO_MODE = GPIO_MODE_AF;
 800211e:	2302      	movs	r3, #2
 8002120:	817b      	strh	r3, [r7, #10]
	USART_PinConfig.GPIO_AFx = GPIO_AF7;
 8002122:	2307      	movs	r3, #7
 8002124:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_Init(GPIOA, &USART_PinConfig);
 8002126:	f107 0308 	add.w	r3, r7, #8
 800212a:	4619      	mov	r1, r3
 800212c:	4818      	ldr	r0, [pc, #96]	@ (8002190 <MCAL_USART_SetPins+0xf0>)
 800212e:	f000 f835 	bl	800219c <MCAL_GPIO_Init>
	USART_PinConfig.GPIO_PinNumber = 4;
 8002132:	2304      	movs	r3, #4
 8002134:	813b      	strh	r3, [r7, #8]
	USART_PinConfig.GPIO_MODE = GPIO_MODE_AF;
 8002136:	2302      	movs	r3, #2
 8002138:	817b      	strh	r3, [r7, #10]
	USART_PinConfig.GPIO_AFx = GPIO_AF7;
 800213a:	2307      	movs	r3, #7
 800213c:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_Init(GPIOA, &USART_PinConfig);
 800213e:	f107 0308 	add.w	r3, r7, #8
 8002142:	4619      	mov	r1, r3
 8002144:	4812      	ldr	r0, [pc, #72]	@ (8002190 <MCAL_USART_SetPins+0xf0>)
 8002146:	f000 f829 	bl	800219c <MCAL_GPIO_Init>
}
 800214a:	e01b      	b.n	8002184 <MCAL_USART_SetPins+0xe4>
    else if(USARTx == USART6){
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4a12      	ldr	r2, [pc, #72]	@ (8002198 <MCAL_USART_SetPins+0xf8>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d117      	bne.n	8002184 <MCAL_USART_SetPins+0xe4>
	USART_PinConfig.GPIO_PinNumber = 11;
 8002154:	230b      	movs	r3, #11
 8002156:	813b      	strh	r3, [r7, #8]
	USART_PinConfig.GPIO_MODE = GPIO_MODE_AF;
 8002158:	2302      	movs	r3, #2
 800215a:	817b      	strh	r3, [r7, #10]
	USART_PinConfig.GPIO_AFx = GPIO_AF8;
 800215c:	2308      	movs	r3, #8
 800215e:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_Init(GPIOA, &USART_PinConfig);
 8002160:	f107 0308 	add.w	r3, r7, #8
 8002164:	4619      	mov	r1, r3
 8002166:	480a      	ldr	r0, [pc, #40]	@ (8002190 <MCAL_USART_SetPins+0xf0>)
 8002168:	f000 f818 	bl	800219c <MCAL_GPIO_Init>
	USART_PinConfig.GPIO_PinNumber = 12;
 800216c:	230c      	movs	r3, #12
 800216e:	813b      	strh	r3, [r7, #8]
	USART_PinConfig.GPIO_MODE = GPIO_MODE_AF;
 8002170:	2302      	movs	r3, #2
 8002172:	817b      	strh	r3, [r7, #10]
	USART_PinConfig.GPIO_AFx = GPIO_AF8;
 8002174:	2308      	movs	r3, #8
 8002176:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_Init(GPIOA, &USART_PinConfig);
 8002178:	f107 0308 	add.w	r3, r7, #8
 800217c:	4619      	mov	r1, r3
 800217e:	4804      	ldr	r0, [pc, #16]	@ (8002190 <MCAL_USART_SetPins+0xf0>)
 8002180:	f000 f80c 	bl	800219c <MCAL_GPIO_Init>
}
 8002184:	bf00      	nop
 8002186:	3718      	adds	r7, #24
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	40011000 	.word	0x40011000
 8002190:	40020000 	.word	0x40020000
 8002194:	40004400 	.word	0x40004400
 8002198:	40011400 	.word	0x40011400

0800219c <MCAL_GPIO_Init>:
  * @param [in]  	- GPIOx: x can be (A....E depends on device) to select GPIO Peripherals
  * @param [in] 	- pinConfig: pointer to GPIO_PinConfig_t structure that contains the config info for pin
  * @retval 		- none
  * Note 			- stm32f103xx have GPIO A,B,C,D,E but this package has only A and B fully and some of C and D
  */
void MCAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_PinConfig_t *PinConfig){
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
    uint32_t pin = PinConfig->GPIO_PinNumber;
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	881b      	ldrh	r3, [r3, #0]
 80021aa:	60fb      	str	r3, [r7, #12]

    // Clear old data from registers
    GPIOx->MODER   &= ~(0x3 << (2 * pin));
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68fa      	ldr	r2, [r7, #12]
 80021b2:	0052      	lsls	r2, r2, #1
 80021b4:	2103      	movs	r1, #3
 80021b6:	fa01 f202 	lsl.w	r2, r1, r2
 80021ba:	43d2      	mvns	r2, r2
 80021bc:	401a      	ands	r2, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	601a      	str	r2, [r3, #0]
    GPIOx->OTYPER  &= ~(1   << pin);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2101      	movs	r1, #1
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	fa01 f202 	lsl.w	r2, r1, r2
 80021ce:	43d2      	mvns	r2, r2
 80021d0:	401a      	ands	r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	605a      	str	r2, [r3, #4]
    GPIOx->OSPEEDR &= ~(0x3 << (2 * pin));
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	68fa      	ldr	r2, [r7, #12]
 80021dc:	0052      	lsls	r2, r2, #1
 80021de:	2103      	movs	r1, #3
 80021e0:	fa01 f202 	lsl.w	r2, r1, r2
 80021e4:	43d2      	mvns	r2, r2
 80021e6:	401a      	ands	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	609a      	str	r2, [r3, #8]
    GPIOx->PUPDR   &= ~(0x3 << (2 * pin));
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	68fa      	ldr	r2, [r7, #12]
 80021f2:	0052      	lsls	r2, r2, #1
 80021f4:	2103      	movs	r1, #3
 80021f6:	fa01 f202 	lsl.w	r2, r1, r2
 80021fa:	43d2      	mvns	r2, r2
 80021fc:	401a      	ands	r2, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	60da      	str	r2, [r3, #12]

    // Set new config
    switch (PinConfig->GPIO_MODE)
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	885b      	ldrh	r3, [r3, #2]
 8002206:	2b03      	cmp	r3, #3
 8002208:	f000 809c 	beq.w	8002344 <MCAL_GPIO_Init+0x1a8>
 800220c:	2b03      	cmp	r3, #3
 800220e:	f300 80b0 	bgt.w	8002372 <MCAL_GPIO_Init+0x1d6>
 8002212:	2b01      	cmp	r3, #1
 8002214:	d002      	beq.n	800221c <MCAL_GPIO_Init+0x80>
 8002216:	2b02      	cmp	r3, #2
 8002218:	d02e      	beq.n	8002278 <MCAL_GPIO_Init+0xdc>
 800221a:	e0aa      	b.n	8002372 <MCAL_GPIO_Init+0x1d6>
    {
    case GPIO_MODE_OP:   // General purpose output
        GPIOx->MODER   |= (0x1 << (2 * pin));   // 01
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	68fa      	ldr	r2, [r7, #12]
 8002222:	0052      	lsls	r2, r2, #1
 8002224:	2101      	movs	r1, #1
 8002226:	fa01 f202 	lsl.w	r2, r1, r2
 800222a:	431a      	orrs	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	601a      	str	r2, [r3, #0]
        GPIOx->OTYPER  |= (PinConfig->GPIO_TYPE << pin);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	683a      	ldr	r2, [r7, #0]
 8002236:	8912      	ldrh	r2, [r2, #8]
 8002238:	4611      	mov	r1, r2
 800223a:	68fa      	ldr	r2, [r7, #12]
 800223c:	fa01 f202 	lsl.w	r2, r1, r2
 8002240:	431a      	orrs	r2, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	605a      	str	r2, [r3, #4]
        GPIOx->OSPEEDR |= (PinConfig->GPIO_Output_Speed << (2 * pin));
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	683a      	ldr	r2, [r7, #0]
 800224c:	8992      	ldrh	r2, [r2, #12]
 800224e:	4611      	mov	r1, r2
 8002250:	68fa      	ldr	r2, [r7, #12]
 8002252:	0052      	lsls	r2, r2, #1
 8002254:	fa01 f202 	lsl.w	r2, r1, r2
 8002258:	431a      	orrs	r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	609a      	str	r2, [r3, #8]
        GPIOx->PUPDR   |= (PinConfig->GPIO_PU_PD << (2 * pin));
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	683a      	ldr	r2, [r7, #0]
 8002264:	8952      	ldrh	r2, [r2, #10]
 8002266:	4611      	mov	r1, r2
 8002268:	68fa      	ldr	r2, [r7, #12]
 800226a:	0052      	lsls	r2, r2, #1
 800226c:	fa01 f202 	lsl.w	r2, r1, r2
 8002270:	431a      	orrs	r2, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	60da      	str	r2, [r3, #12]
        break;
 8002276:	e08a      	b.n	800238e <MCAL_GPIO_Init+0x1f2>

    case GPIO_MODE_AF:   // Alternate function
        GPIOx->MODER   |= (0x2 << (2 * pin));   // 10
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68fa      	ldr	r2, [r7, #12]
 800227e:	0052      	lsls	r2, r2, #1
 8002280:	2102      	movs	r1, #2
 8002282:	fa01 f202 	lsl.w	r2, r1, r2
 8002286:	431a      	orrs	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	601a      	str	r2, [r3, #0]
        GPIOx->OTYPER  |= (PinConfig->GPIO_TYPE << pin);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	683a      	ldr	r2, [r7, #0]
 8002292:	8912      	ldrh	r2, [r2, #8]
 8002294:	4611      	mov	r1, r2
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	fa01 f202 	lsl.w	r2, r1, r2
 800229c:	431a      	orrs	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	605a      	str	r2, [r3, #4]
        GPIOx->OSPEEDR |= (PinConfig->GPIO_Output_Speed << (2 * pin));
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	8992      	ldrh	r2, [r2, #12]
 80022aa:	4611      	mov	r1, r2
 80022ac:	68fa      	ldr	r2, [r7, #12]
 80022ae:	0052      	lsls	r2, r2, #1
 80022b0:	fa01 f202 	lsl.w	r2, r1, r2
 80022b4:	431a      	orrs	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	609a      	str	r2, [r3, #8]
        GPIOx->PUPDR   |= (PinConfig->GPIO_PU_PD << (2 * pin));
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	68db      	ldr	r3, [r3, #12]
 80022be:	683a      	ldr	r2, [r7, #0]
 80022c0:	8952      	ldrh	r2, [r2, #10]
 80022c2:	4611      	mov	r1, r2
 80022c4:	68fa      	ldr	r2, [r7, #12]
 80022c6:	0052      	lsls	r2, r2, #1
 80022c8:	fa01 f202 	lsl.w	r2, r1, r2
 80022cc:	431a      	orrs	r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	60da      	str	r2, [r3, #12]

        // Configure AF (AFRL [0..7], AFRH [8..15])
        if (pin < 8) {
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2b07      	cmp	r3, #7
 80022d6:	d816      	bhi.n	8002306 <MCAL_GPIO_Init+0x16a>
            GPIOx->AFR[0] &= ~(0xF << (4 * pin));
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a1b      	ldr	r3, [r3, #32]
 80022dc:	68fa      	ldr	r2, [r7, #12]
 80022de:	0092      	lsls	r2, r2, #2
 80022e0:	210f      	movs	r1, #15
 80022e2:	fa01 f202 	lsl.w	r2, r1, r2
 80022e6:	43d2      	mvns	r2, r2
 80022e8:	401a      	ands	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	621a      	str	r2, [r3, #32]
            GPIOx->AFR[0] |= (PinConfig->GPIO_AFx << (4 * pin));
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a1a      	ldr	r2, [r3, #32]
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	6859      	ldr	r1, [r3, #4]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	fa01 f303 	lsl.w	r3, r1, r3
 80022fe:	431a      	orrs	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	621a      	str	r2, [r3, #32]
        }
        else if((pin >= 8) && (pin < 16)){
            GPIOx->AFR[1] &= ~(0xF << (4 * (pin - 8)));
            GPIOx->AFR[1] |= (PinConfig->GPIO_AFx << (4 * (pin - 8)));
        }
        break;
 8002304:	e042      	b.n	800238c <MCAL_GPIO_Init+0x1f0>
        else if((pin >= 8) && (pin < 16)){
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2b07      	cmp	r3, #7
 800230a:	d93f      	bls.n	800238c <MCAL_GPIO_Init+0x1f0>
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2b0f      	cmp	r3, #15
 8002310:	d83c      	bhi.n	800238c <MCAL_GPIO_Init+0x1f0>
            GPIOx->AFR[1] &= ~(0xF << (4 * (pin - 8)));
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002316:	68fa      	ldr	r2, [r7, #12]
 8002318:	3a08      	subs	r2, #8
 800231a:	0092      	lsls	r2, r2, #2
 800231c:	210f      	movs	r1, #15
 800231e:	fa01 f202 	lsl.w	r2, r1, r2
 8002322:	43d2      	mvns	r2, r2
 8002324:	401a      	ands	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	625a      	str	r2, [r3, #36]	@ 0x24
            GPIOx->AFR[1] |= (PinConfig->GPIO_AFx << (4 * (pin - 8)));
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	6859      	ldr	r1, [r3, #4]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	3b08      	subs	r3, #8
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	fa01 f303 	lsl.w	r3, r1, r3
 800233c:	431a      	orrs	r2, r3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 8002342:	e023      	b.n	800238c <MCAL_GPIO_Init+0x1f0>

    case GPIO_MODE_Analog:   // Analog
        GPIOx->MODER   |= (0x3 << (2 * pin));   // 11
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	68fa      	ldr	r2, [r7, #12]
 800234a:	0052      	lsls	r2, r2, #1
 800234c:	2103      	movs	r1, #3
 800234e:	fa01 f202 	lsl.w	r2, r1, r2
 8002352:	431a      	orrs	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	601a      	str	r2, [r3, #0]
        GPIOx->PUPDR   |= (PinConfig->GPIO_PU_PD << (2 * pin));
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	683a      	ldr	r2, [r7, #0]
 800235e:	8952      	ldrh	r2, [r2, #10]
 8002360:	4611      	mov	r1, r2
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	0052      	lsls	r2, r2, #1
 8002366:	fa01 f202 	lsl.w	r2, r1, r2
 800236a:	431a      	orrs	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	60da      	str	r2, [r3, #12]
        break;
 8002370:	e00d      	b.n	800238e <MCAL_GPIO_Init+0x1f2>

    case GPIO_MODE_IP:   // Input
    default:
        // Input mode (00)
        GPIOx->PUPDR   |= (PinConfig->GPIO_PU_PD << (2 * pin));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	683a      	ldr	r2, [r7, #0]
 8002378:	8952      	ldrh	r2, [r2, #10]
 800237a:	4611      	mov	r1, r2
 800237c:	68fa      	ldr	r2, [r7, #12]
 800237e:	0052      	lsls	r2, r2, #1
 8002380:	fa01 f202 	lsl.w	r2, r1, r2
 8002384:	431a      	orrs	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	60da      	str	r2, [r3, #12]
        break;
 800238a:	e000      	b.n	800238e <MCAL_GPIO_Init+0x1f2>
        break;
 800238c:	bf00      	nop
    }
}
 800238e:	bf00      	nop
 8002390:	3714      	adds	r7, #20
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <__cvt>:
 800239a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800239e:	ec57 6b10 	vmov	r6, r7, d0
 80023a2:	2f00      	cmp	r7, #0
 80023a4:	460c      	mov	r4, r1
 80023a6:	4619      	mov	r1, r3
 80023a8:	463b      	mov	r3, r7
 80023aa:	bfbb      	ittet	lt
 80023ac:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80023b0:	461f      	movlt	r7, r3
 80023b2:	2300      	movge	r3, #0
 80023b4:	232d      	movlt	r3, #45	@ 0x2d
 80023b6:	700b      	strb	r3, [r1, #0]
 80023b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80023ba:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80023be:	4691      	mov	r9, r2
 80023c0:	f023 0820 	bic.w	r8, r3, #32
 80023c4:	bfbc      	itt	lt
 80023c6:	4632      	movlt	r2, r6
 80023c8:	4616      	movlt	r6, r2
 80023ca:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80023ce:	d005      	beq.n	80023dc <__cvt+0x42>
 80023d0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80023d4:	d100      	bne.n	80023d8 <__cvt+0x3e>
 80023d6:	3401      	adds	r4, #1
 80023d8:	2102      	movs	r1, #2
 80023da:	e000      	b.n	80023de <__cvt+0x44>
 80023dc:	2103      	movs	r1, #3
 80023de:	ab03      	add	r3, sp, #12
 80023e0:	9301      	str	r3, [sp, #4]
 80023e2:	ab02      	add	r3, sp, #8
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	ec47 6b10 	vmov	d0, r6, r7
 80023ea:	4653      	mov	r3, sl
 80023ec:	4622      	mov	r2, r4
 80023ee:	f000 fe37 	bl	8003060 <_dtoa_r>
 80023f2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80023f6:	4605      	mov	r5, r0
 80023f8:	d119      	bne.n	800242e <__cvt+0x94>
 80023fa:	f019 0f01 	tst.w	r9, #1
 80023fe:	d00e      	beq.n	800241e <__cvt+0x84>
 8002400:	eb00 0904 	add.w	r9, r0, r4
 8002404:	2200      	movs	r2, #0
 8002406:	2300      	movs	r3, #0
 8002408:	4630      	mov	r0, r6
 800240a:	4639      	mov	r1, r7
 800240c:	f7fe fb64 	bl	8000ad8 <__aeabi_dcmpeq>
 8002410:	b108      	cbz	r0, 8002416 <__cvt+0x7c>
 8002412:	f8cd 900c 	str.w	r9, [sp, #12]
 8002416:	2230      	movs	r2, #48	@ 0x30
 8002418:	9b03      	ldr	r3, [sp, #12]
 800241a:	454b      	cmp	r3, r9
 800241c:	d31e      	bcc.n	800245c <__cvt+0xc2>
 800241e:	9b03      	ldr	r3, [sp, #12]
 8002420:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002422:	1b5b      	subs	r3, r3, r5
 8002424:	4628      	mov	r0, r5
 8002426:	6013      	str	r3, [r2, #0]
 8002428:	b004      	add	sp, #16
 800242a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800242e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002432:	eb00 0904 	add.w	r9, r0, r4
 8002436:	d1e5      	bne.n	8002404 <__cvt+0x6a>
 8002438:	7803      	ldrb	r3, [r0, #0]
 800243a:	2b30      	cmp	r3, #48	@ 0x30
 800243c:	d10a      	bne.n	8002454 <__cvt+0xba>
 800243e:	2200      	movs	r2, #0
 8002440:	2300      	movs	r3, #0
 8002442:	4630      	mov	r0, r6
 8002444:	4639      	mov	r1, r7
 8002446:	f7fe fb47 	bl	8000ad8 <__aeabi_dcmpeq>
 800244a:	b918      	cbnz	r0, 8002454 <__cvt+0xba>
 800244c:	f1c4 0401 	rsb	r4, r4, #1
 8002450:	f8ca 4000 	str.w	r4, [sl]
 8002454:	f8da 3000 	ldr.w	r3, [sl]
 8002458:	4499      	add	r9, r3
 800245a:	e7d3      	b.n	8002404 <__cvt+0x6a>
 800245c:	1c59      	adds	r1, r3, #1
 800245e:	9103      	str	r1, [sp, #12]
 8002460:	701a      	strb	r2, [r3, #0]
 8002462:	e7d9      	b.n	8002418 <__cvt+0x7e>

08002464 <__exponent>:
 8002464:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002466:	2900      	cmp	r1, #0
 8002468:	bfba      	itte	lt
 800246a:	4249      	neglt	r1, r1
 800246c:	232d      	movlt	r3, #45	@ 0x2d
 800246e:	232b      	movge	r3, #43	@ 0x2b
 8002470:	2909      	cmp	r1, #9
 8002472:	7002      	strb	r2, [r0, #0]
 8002474:	7043      	strb	r3, [r0, #1]
 8002476:	dd29      	ble.n	80024cc <__exponent+0x68>
 8002478:	f10d 0307 	add.w	r3, sp, #7
 800247c:	461d      	mov	r5, r3
 800247e:	270a      	movs	r7, #10
 8002480:	461a      	mov	r2, r3
 8002482:	fbb1 f6f7 	udiv	r6, r1, r7
 8002486:	fb07 1416 	mls	r4, r7, r6, r1
 800248a:	3430      	adds	r4, #48	@ 0x30
 800248c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002490:	460c      	mov	r4, r1
 8002492:	2c63      	cmp	r4, #99	@ 0x63
 8002494:	f103 33ff 	add.w	r3, r3, #4294967295
 8002498:	4631      	mov	r1, r6
 800249a:	dcf1      	bgt.n	8002480 <__exponent+0x1c>
 800249c:	3130      	adds	r1, #48	@ 0x30
 800249e:	1e94      	subs	r4, r2, #2
 80024a0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80024a4:	1c41      	adds	r1, r0, #1
 80024a6:	4623      	mov	r3, r4
 80024a8:	42ab      	cmp	r3, r5
 80024aa:	d30a      	bcc.n	80024c2 <__exponent+0x5e>
 80024ac:	f10d 0309 	add.w	r3, sp, #9
 80024b0:	1a9b      	subs	r3, r3, r2
 80024b2:	42ac      	cmp	r4, r5
 80024b4:	bf88      	it	hi
 80024b6:	2300      	movhi	r3, #0
 80024b8:	3302      	adds	r3, #2
 80024ba:	4403      	add	r3, r0
 80024bc:	1a18      	subs	r0, r3, r0
 80024be:	b003      	add	sp, #12
 80024c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024c2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80024c6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80024ca:	e7ed      	b.n	80024a8 <__exponent+0x44>
 80024cc:	2330      	movs	r3, #48	@ 0x30
 80024ce:	3130      	adds	r1, #48	@ 0x30
 80024d0:	7083      	strb	r3, [r0, #2]
 80024d2:	70c1      	strb	r1, [r0, #3]
 80024d4:	1d03      	adds	r3, r0, #4
 80024d6:	e7f1      	b.n	80024bc <__exponent+0x58>

080024d8 <_printf_float>:
 80024d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024dc:	b08d      	sub	sp, #52	@ 0x34
 80024de:	460c      	mov	r4, r1
 80024e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80024e4:	4616      	mov	r6, r2
 80024e6:	461f      	mov	r7, r3
 80024e8:	4605      	mov	r5, r0
 80024ea:	f000 fcb9 	bl	8002e60 <_localeconv_r>
 80024ee:	6803      	ldr	r3, [r0, #0]
 80024f0:	9304      	str	r3, [sp, #16]
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7fd fec4 	bl	8000280 <strlen>
 80024f8:	2300      	movs	r3, #0
 80024fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80024fc:	f8d8 3000 	ldr.w	r3, [r8]
 8002500:	9005      	str	r0, [sp, #20]
 8002502:	3307      	adds	r3, #7
 8002504:	f023 0307 	bic.w	r3, r3, #7
 8002508:	f103 0208 	add.w	r2, r3, #8
 800250c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002510:	f8d4 b000 	ldr.w	fp, [r4]
 8002514:	f8c8 2000 	str.w	r2, [r8]
 8002518:	e9d3 8900 	ldrd	r8, r9, [r3]
 800251c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002520:	9307      	str	r3, [sp, #28]
 8002522:	f8cd 8018 	str.w	r8, [sp, #24]
 8002526:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800252a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800252e:	4b9c      	ldr	r3, [pc, #624]	@ (80027a0 <_printf_float+0x2c8>)
 8002530:	f04f 32ff 	mov.w	r2, #4294967295
 8002534:	f7fe fb02 	bl	8000b3c <__aeabi_dcmpun>
 8002538:	bb70      	cbnz	r0, 8002598 <_printf_float+0xc0>
 800253a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800253e:	4b98      	ldr	r3, [pc, #608]	@ (80027a0 <_printf_float+0x2c8>)
 8002540:	f04f 32ff 	mov.w	r2, #4294967295
 8002544:	f7fe fadc 	bl	8000b00 <__aeabi_dcmple>
 8002548:	bb30      	cbnz	r0, 8002598 <_printf_float+0xc0>
 800254a:	2200      	movs	r2, #0
 800254c:	2300      	movs	r3, #0
 800254e:	4640      	mov	r0, r8
 8002550:	4649      	mov	r1, r9
 8002552:	f7fe facb 	bl	8000aec <__aeabi_dcmplt>
 8002556:	b110      	cbz	r0, 800255e <_printf_float+0x86>
 8002558:	232d      	movs	r3, #45	@ 0x2d
 800255a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800255e:	4a91      	ldr	r2, [pc, #580]	@ (80027a4 <_printf_float+0x2cc>)
 8002560:	4b91      	ldr	r3, [pc, #580]	@ (80027a8 <_printf_float+0x2d0>)
 8002562:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002566:	bf8c      	ite	hi
 8002568:	4690      	movhi	r8, r2
 800256a:	4698      	movls	r8, r3
 800256c:	2303      	movs	r3, #3
 800256e:	6123      	str	r3, [r4, #16]
 8002570:	f02b 0304 	bic.w	r3, fp, #4
 8002574:	6023      	str	r3, [r4, #0]
 8002576:	f04f 0900 	mov.w	r9, #0
 800257a:	9700      	str	r7, [sp, #0]
 800257c:	4633      	mov	r3, r6
 800257e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8002580:	4621      	mov	r1, r4
 8002582:	4628      	mov	r0, r5
 8002584:	f000 f9d2 	bl	800292c <_printf_common>
 8002588:	3001      	adds	r0, #1
 800258a:	f040 808d 	bne.w	80026a8 <_printf_float+0x1d0>
 800258e:	f04f 30ff 	mov.w	r0, #4294967295
 8002592:	b00d      	add	sp, #52	@ 0x34
 8002594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002598:	4642      	mov	r2, r8
 800259a:	464b      	mov	r3, r9
 800259c:	4640      	mov	r0, r8
 800259e:	4649      	mov	r1, r9
 80025a0:	f7fe facc 	bl	8000b3c <__aeabi_dcmpun>
 80025a4:	b140      	cbz	r0, 80025b8 <_printf_float+0xe0>
 80025a6:	464b      	mov	r3, r9
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	bfbc      	itt	lt
 80025ac:	232d      	movlt	r3, #45	@ 0x2d
 80025ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80025b2:	4a7e      	ldr	r2, [pc, #504]	@ (80027ac <_printf_float+0x2d4>)
 80025b4:	4b7e      	ldr	r3, [pc, #504]	@ (80027b0 <_printf_float+0x2d8>)
 80025b6:	e7d4      	b.n	8002562 <_printf_float+0x8a>
 80025b8:	6863      	ldr	r3, [r4, #4]
 80025ba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80025be:	9206      	str	r2, [sp, #24]
 80025c0:	1c5a      	adds	r2, r3, #1
 80025c2:	d13b      	bne.n	800263c <_printf_float+0x164>
 80025c4:	2306      	movs	r3, #6
 80025c6:	6063      	str	r3, [r4, #4]
 80025c8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80025cc:	2300      	movs	r3, #0
 80025ce:	6022      	str	r2, [r4, #0]
 80025d0:	9303      	str	r3, [sp, #12]
 80025d2:	ab0a      	add	r3, sp, #40	@ 0x28
 80025d4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80025d8:	ab09      	add	r3, sp, #36	@ 0x24
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	6861      	ldr	r1, [r4, #4]
 80025de:	ec49 8b10 	vmov	d0, r8, r9
 80025e2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80025e6:	4628      	mov	r0, r5
 80025e8:	f7ff fed7 	bl	800239a <__cvt>
 80025ec:	9b06      	ldr	r3, [sp, #24]
 80025ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80025f0:	2b47      	cmp	r3, #71	@ 0x47
 80025f2:	4680      	mov	r8, r0
 80025f4:	d129      	bne.n	800264a <_printf_float+0x172>
 80025f6:	1cc8      	adds	r0, r1, #3
 80025f8:	db02      	blt.n	8002600 <_printf_float+0x128>
 80025fa:	6863      	ldr	r3, [r4, #4]
 80025fc:	4299      	cmp	r1, r3
 80025fe:	dd41      	ble.n	8002684 <_printf_float+0x1ac>
 8002600:	f1aa 0a02 	sub.w	sl, sl, #2
 8002604:	fa5f fa8a 	uxtb.w	sl, sl
 8002608:	3901      	subs	r1, #1
 800260a:	4652      	mov	r2, sl
 800260c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002610:	9109      	str	r1, [sp, #36]	@ 0x24
 8002612:	f7ff ff27 	bl	8002464 <__exponent>
 8002616:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002618:	1813      	adds	r3, r2, r0
 800261a:	2a01      	cmp	r2, #1
 800261c:	4681      	mov	r9, r0
 800261e:	6123      	str	r3, [r4, #16]
 8002620:	dc02      	bgt.n	8002628 <_printf_float+0x150>
 8002622:	6822      	ldr	r2, [r4, #0]
 8002624:	07d2      	lsls	r2, r2, #31
 8002626:	d501      	bpl.n	800262c <_printf_float+0x154>
 8002628:	3301      	adds	r3, #1
 800262a:	6123      	str	r3, [r4, #16]
 800262c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0a2      	beq.n	800257a <_printf_float+0xa2>
 8002634:	232d      	movs	r3, #45	@ 0x2d
 8002636:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800263a:	e79e      	b.n	800257a <_printf_float+0xa2>
 800263c:	9a06      	ldr	r2, [sp, #24]
 800263e:	2a47      	cmp	r2, #71	@ 0x47
 8002640:	d1c2      	bne.n	80025c8 <_printf_float+0xf0>
 8002642:	2b00      	cmp	r3, #0
 8002644:	d1c0      	bne.n	80025c8 <_printf_float+0xf0>
 8002646:	2301      	movs	r3, #1
 8002648:	e7bd      	b.n	80025c6 <_printf_float+0xee>
 800264a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800264e:	d9db      	bls.n	8002608 <_printf_float+0x130>
 8002650:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002654:	d118      	bne.n	8002688 <_printf_float+0x1b0>
 8002656:	2900      	cmp	r1, #0
 8002658:	6863      	ldr	r3, [r4, #4]
 800265a:	dd0b      	ble.n	8002674 <_printf_float+0x19c>
 800265c:	6121      	str	r1, [r4, #16]
 800265e:	b913      	cbnz	r3, 8002666 <_printf_float+0x18e>
 8002660:	6822      	ldr	r2, [r4, #0]
 8002662:	07d0      	lsls	r0, r2, #31
 8002664:	d502      	bpl.n	800266c <_printf_float+0x194>
 8002666:	3301      	adds	r3, #1
 8002668:	440b      	add	r3, r1
 800266a:	6123      	str	r3, [r4, #16]
 800266c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800266e:	f04f 0900 	mov.w	r9, #0
 8002672:	e7db      	b.n	800262c <_printf_float+0x154>
 8002674:	b913      	cbnz	r3, 800267c <_printf_float+0x1a4>
 8002676:	6822      	ldr	r2, [r4, #0]
 8002678:	07d2      	lsls	r2, r2, #31
 800267a:	d501      	bpl.n	8002680 <_printf_float+0x1a8>
 800267c:	3302      	adds	r3, #2
 800267e:	e7f4      	b.n	800266a <_printf_float+0x192>
 8002680:	2301      	movs	r3, #1
 8002682:	e7f2      	b.n	800266a <_printf_float+0x192>
 8002684:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002688:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800268a:	4299      	cmp	r1, r3
 800268c:	db05      	blt.n	800269a <_printf_float+0x1c2>
 800268e:	6823      	ldr	r3, [r4, #0]
 8002690:	6121      	str	r1, [r4, #16]
 8002692:	07d8      	lsls	r0, r3, #31
 8002694:	d5ea      	bpl.n	800266c <_printf_float+0x194>
 8002696:	1c4b      	adds	r3, r1, #1
 8002698:	e7e7      	b.n	800266a <_printf_float+0x192>
 800269a:	2900      	cmp	r1, #0
 800269c:	bfd4      	ite	le
 800269e:	f1c1 0202 	rsble	r2, r1, #2
 80026a2:	2201      	movgt	r2, #1
 80026a4:	4413      	add	r3, r2
 80026a6:	e7e0      	b.n	800266a <_printf_float+0x192>
 80026a8:	6823      	ldr	r3, [r4, #0]
 80026aa:	055a      	lsls	r2, r3, #21
 80026ac:	d407      	bmi.n	80026be <_printf_float+0x1e6>
 80026ae:	6923      	ldr	r3, [r4, #16]
 80026b0:	4642      	mov	r2, r8
 80026b2:	4631      	mov	r1, r6
 80026b4:	4628      	mov	r0, r5
 80026b6:	47b8      	blx	r7
 80026b8:	3001      	adds	r0, #1
 80026ba:	d12b      	bne.n	8002714 <_printf_float+0x23c>
 80026bc:	e767      	b.n	800258e <_printf_float+0xb6>
 80026be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80026c2:	f240 80dd 	bls.w	8002880 <_printf_float+0x3a8>
 80026c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80026ca:	2200      	movs	r2, #0
 80026cc:	2300      	movs	r3, #0
 80026ce:	f7fe fa03 	bl	8000ad8 <__aeabi_dcmpeq>
 80026d2:	2800      	cmp	r0, #0
 80026d4:	d033      	beq.n	800273e <_printf_float+0x266>
 80026d6:	4a37      	ldr	r2, [pc, #220]	@ (80027b4 <_printf_float+0x2dc>)
 80026d8:	2301      	movs	r3, #1
 80026da:	4631      	mov	r1, r6
 80026dc:	4628      	mov	r0, r5
 80026de:	47b8      	blx	r7
 80026e0:	3001      	adds	r0, #1
 80026e2:	f43f af54 	beq.w	800258e <_printf_float+0xb6>
 80026e6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80026ea:	4543      	cmp	r3, r8
 80026ec:	db02      	blt.n	80026f4 <_printf_float+0x21c>
 80026ee:	6823      	ldr	r3, [r4, #0]
 80026f0:	07d8      	lsls	r0, r3, #31
 80026f2:	d50f      	bpl.n	8002714 <_printf_float+0x23c>
 80026f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80026f8:	4631      	mov	r1, r6
 80026fa:	4628      	mov	r0, r5
 80026fc:	47b8      	blx	r7
 80026fe:	3001      	adds	r0, #1
 8002700:	f43f af45 	beq.w	800258e <_printf_float+0xb6>
 8002704:	f04f 0900 	mov.w	r9, #0
 8002708:	f108 38ff 	add.w	r8, r8, #4294967295
 800270c:	f104 0a1a 	add.w	sl, r4, #26
 8002710:	45c8      	cmp	r8, r9
 8002712:	dc09      	bgt.n	8002728 <_printf_float+0x250>
 8002714:	6823      	ldr	r3, [r4, #0]
 8002716:	079b      	lsls	r3, r3, #30
 8002718:	f100 8103 	bmi.w	8002922 <_printf_float+0x44a>
 800271c:	68e0      	ldr	r0, [r4, #12]
 800271e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002720:	4298      	cmp	r0, r3
 8002722:	bfb8      	it	lt
 8002724:	4618      	movlt	r0, r3
 8002726:	e734      	b.n	8002592 <_printf_float+0xba>
 8002728:	2301      	movs	r3, #1
 800272a:	4652      	mov	r2, sl
 800272c:	4631      	mov	r1, r6
 800272e:	4628      	mov	r0, r5
 8002730:	47b8      	blx	r7
 8002732:	3001      	adds	r0, #1
 8002734:	f43f af2b 	beq.w	800258e <_printf_float+0xb6>
 8002738:	f109 0901 	add.w	r9, r9, #1
 800273c:	e7e8      	b.n	8002710 <_printf_float+0x238>
 800273e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002740:	2b00      	cmp	r3, #0
 8002742:	dc39      	bgt.n	80027b8 <_printf_float+0x2e0>
 8002744:	4a1b      	ldr	r2, [pc, #108]	@ (80027b4 <_printf_float+0x2dc>)
 8002746:	2301      	movs	r3, #1
 8002748:	4631      	mov	r1, r6
 800274a:	4628      	mov	r0, r5
 800274c:	47b8      	blx	r7
 800274e:	3001      	adds	r0, #1
 8002750:	f43f af1d 	beq.w	800258e <_printf_float+0xb6>
 8002754:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8002758:	ea59 0303 	orrs.w	r3, r9, r3
 800275c:	d102      	bne.n	8002764 <_printf_float+0x28c>
 800275e:	6823      	ldr	r3, [r4, #0]
 8002760:	07d9      	lsls	r1, r3, #31
 8002762:	d5d7      	bpl.n	8002714 <_printf_float+0x23c>
 8002764:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002768:	4631      	mov	r1, r6
 800276a:	4628      	mov	r0, r5
 800276c:	47b8      	blx	r7
 800276e:	3001      	adds	r0, #1
 8002770:	f43f af0d 	beq.w	800258e <_printf_float+0xb6>
 8002774:	f04f 0a00 	mov.w	sl, #0
 8002778:	f104 0b1a 	add.w	fp, r4, #26
 800277c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800277e:	425b      	negs	r3, r3
 8002780:	4553      	cmp	r3, sl
 8002782:	dc01      	bgt.n	8002788 <_printf_float+0x2b0>
 8002784:	464b      	mov	r3, r9
 8002786:	e793      	b.n	80026b0 <_printf_float+0x1d8>
 8002788:	2301      	movs	r3, #1
 800278a:	465a      	mov	r2, fp
 800278c:	4631      	mov	r1, r6
 800278e:	4628      	mov	r0, r5
 8002790:	47b8      	blx	r7
 8002792:	3001      	adds	r0, #1
 8002794:	f43f aefb 	beq.w	800258e <_printf_float+0xb6>
 8002798:	f10a 0a01 	add.w	sl, sl, #1
 800279c:	e7ee      	b.n	800277c <_printf_float+0x2a4>
 800279e:	bf00      	nop
 80027a0:	7fefffff 	.word	0x7fefffff
 80027a4:	08004cb4 	.word	0x08004cb4
 80027a8:	08004cb0 	.word	0x08004cb0
 80027ac:	08004cbc 	.word	0x08004cbc
 80027b0:	08004cb8 	.word	0x08004cb8
 80027b4:	08004cc0 	.word	0x08004cc0
 80027b8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80027ba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80027be:	4553      	cmp	r3, sl
 80027c0:	bfa8      	it	ge
 80027c2:	4653      	movge	r3, sl
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	4699      	mov	r9, r3
 80027c8:	dc36      	bgt.n	8002838 <_printf_float+0x360>
 80027ca:	f04f 0b00 	mov.w	fp, #0
 80027ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80027d2:	f104 021a 	add.w	r2, r4, #26
 80027d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80027d8:	9306      	str	r3, [sp, #24]
 80027da:	eba3 0309 	sub.w	r3, r3, r9
 80027de:	455b      	cmp	r3, fp
 80027e0:	dc31      	bgt.n	8002846 <_printf_float+0x36e>
 80027e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80027e4:	459a      	cmp	sl, r3
 80027e6:	dc3a      	bgt.n	800285e <_printf_float+0x386>
 80027e8:	6823      	ldr	r3, [r4, #0]
 80027ea:	07da      	lsls	r2, r3, #31
 80027ec:	d437      	bmi.n	800285e <_printf_float+0x386>
 80027ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80027f0:	ebaa 0903 	sub.w	r9, sl, r3
 80027f4:	9b06      	ldr	r3, [sp, #24]
 80027f6:	ebaa 0303 	sub.w	r3, sl, r3
 80027fa:	4599      	cmp	r9, r3
 80027fc:	bfa8      	it	ge
 80027fe:	4699      	movge	r9, r3
 8002800:	f1b9 0f00 	cmp.w	r9, #0
 8002804:	dc33      	bgt.n	800286e <_printf_float+0x396>
 8002806:	f04f 0800 	mov.w	r8, #0
 800280a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800280e:	f104 0b1a 	add.w	fp, r4, #26
 8002812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002814:	ebaa 0303 	sub.w	r3, sl, r3
 8002818:	eba3 0309 	sub.w	r3, r3, r9
 800281c:	4543      	cmp	r3, r8
 800281e:	f77f af79 	ble.w	8002714 <_printf_float+0x23c>
 8002822:	2301      	movs	r3, #1
 8002824:	465a      	mov	r2, fp
 8002826:	4631      	mov	r1, r6
 8002828:	4628      	mov	r0, r5
 800282a:	47b8      	blx	r7
 800282c:	3001      	adds	r0, #1
 800282e:	f43f aeae 	beq.w	800258e <_printf_float+0xb6>
 8002832:	f108 0801 	add.w	r8, r8, #1
 8002836:	e7ec      	b.n	8002812 <_printf_float+0x33a>
 8002838:	4642      	mov	r2, r8
 800283a:	4631      	mov	r1, r6
 800283c:	4628      	mov	r0, r5
 800283e:	47b8      	blx	r7
 8002840:	3001      	adds	r0, #1
 8002842:	d1c2      	bne.n	80027ca <_printf_float+0x2f2>
 8002844:	e6a3      	b.n	800258e <_printf_float+0xb6>
 8002846:	2301      	movs	r3, #1
 8002848:	4631      	mov	r1, r6
 800284a:	4628      	mov	r0, r5
 800284c:	9206      	str	r2, [sp, #24]
 800284e:	47b8      	blx	r7
 8002850:	3001      	adds	r0, #1
 8002852:	f43f ae9c 	beq.w	800258e <_printf_float+0xb6>
 8002856:	9a06      	ldr	r2, [sp, #24]
 8002858:	f10b 0b01 	add.w	fp, fp, #1
 800285c:	e7bb      	b.n	80027d6 <_printf_float+0x2fe>
 800285e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002862:	4631      	mov	r1, r6
 8002864:	4628      	mov	r0, r5
 8002866:	47b8      	blx	r7
 8002868:	3001      	adds	r0, #1
 800286a:	d1c0      	bne.n	80027ee <_printf_float+0x316>
 800286c:	e68f      	b.n	800258e <_printf_float+0xb6>
 800286e:	9a06      	ldr	r2, [sp, #24]
 8002870:	464b      	mov	r3, r9
 8002872:	4442      	add	r2, r8
 8002874:	4631      	mov	r1, r6
 8002876:	4628      	mov	r0, r5
 8002878:	47b8      	blx	r7
 800287a:	3001      	adds	r0, #1
 800287c:	d1c3      	bne.n	8002806 <_printf_float+0x32e>
 800287e:	e686      	b.n	800258e <_printf_float+0xb6>
 8002880:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002884:	f1ba 0f01 	cmp.w	sl, #1
 8002888:	dc01      	bgt.n	800288e <_printf_float+0x3b6>
 800288a:	07db      	lsls	r3, r3, #31
 800288c:	d536      	bpl.n	80028fc <_printf_float+0x424>
 800288e:	2301      	movs	r3, #1
 8002890:	4642      	mov	r2, r8
 8002892:	4631      	mov	r1, r6
 8002894:	4628      	mov	r0, r5
 8002896:	47b8      	blx	r7
 8002898:	3001      	adds	r0, #1
 800289a:	f43f ae78 	beq.w	800258e <_printf_float+0xb6>
 800289e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80028a2:	4631      	mov	r1, r6
 80028a4:	4628      	mov	r0, r5
 80028a6:	47b8      	blx	r7
 80028a8:	3001      	adds	r0, #1
 80028aa:	f43f ae70 	beq.w	800258e <_printf_float+0xb6>
 80028ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80028b2:	2200      	movs	r2, #0
 80028b4:	2300      	movs	r3, #0
 80028b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80028ba:	f7fe f90d 	bl	8000ad8 <__aeabi_dcmpeq>
 80028be:	b9c0      	cbnz	r0, 80028f2 <_printf_float+0x41a>
 80028c0:	4653      	mov	r3, sl
 80028c2:	f108 0201 	add.w	r2, r8, #1
 80028c6:	4631      	mov	r1, r6
 80028c8:	4628      	mov	r0, r5
 80028ca:	47b8      	blx	r7
 80028cc:	3001      	adds	r0, #1
 80028ce:	d10c      	bne.n	80028ea <_printf_float+0x412>
 80028d0:	e65d      	b.n	800258e <_printf_float+0xb6>
 80028d2:	2301      	movs	r3, #1
 80028d4:	465a      	mov	r2, fp
 80028d6:	4631      	mov	r1, r6
 80028d8:	4628      	mov	r0, r5
 80028da:	47b8      	blx	r7
 80028dc:	3001      	adds	r0, #1
 80028de:	f43f ae56 	beq.w	800258e <_printf_float+0xb6>
 80028e2:	f108 0801 	add.w	r8, r8, #1
 80028e6:	45d0      	cmp	r8, sl
 80028e8:	dbf3      	blt.n	80028d2 <_printf_float+0x3fa>
 80028ea:	464b      	mov	r3, r9
 80028ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80028f0:	e6df      	b.n	80026b2 <_printf_float+0x1da>
 80028f2:	f04f 0800 	mov.w	r8, #0
 80028f6:	f104 0b1a 	add.w	fp, r4, #26
 80028fa:	e7f4      	b.n	80028e6 <_printf_float+0x40e>
 80028fc:	2301      	movs	r3, #1
 80028fe:	4642      	mov	r2, r8
 8002900:	e7e1      	b.n	80028c6 <_printf_float+0x3ee>
 8002902:	2301      	movs	r3, #1
 8002904:	464a      	mov	r2, r9
 8002906:	4631      	mov	r1, r6
 8002908:	4628      	mov	r0, r5
 800290a:	47b8      	blx	r7
 800290c:	3001      	adds	r0, #1
 800290e:	f43f ae3e 	beq.w	800258e <_printf_float+0xb6>
 8002912:	f108 0801 	add.w	r8, r8, #1
 8002916:	68e3      	ldr	r3, [r4, #12]
 8002918:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800291a:	1a5b      	subs	r3, r3, r1
 800291c:	4543      	cmp	r3, r8
 800291e:	dcf0      	bgt.n	8002902 <_printf_float+0x42a>
 8002920:	e6fc      	b.n	800271c <_printf_float+0x244>
 8002922:	f04f 0800 	mov.w	r8, #0
 8002926:	f104 0919 	add.w	r9, r4, #25
 800292a:	e7f4      	b.n	8002916 <_printf_float+0x43e>

0800292c <_printf_common>:
 800292c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002930:	4616      	mov	r6, r2
 8002932:	4698      	mov	r8, r3
 8002934:	688a      	ldr	r2, [r1, #8]
 8002936:	690b      	ldr	r3, [r1, #16]
 8002938:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800293c:	4293      	cmp	r3, r2
 800293e:	bfb8      	it	lt
 8002940:	4613      	movlt	r3, r2
 8002942:	6033      	str	r3, [r6, #0]
 8002944:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002948:	4607      	mov	r7, r0
 800294a:	460c      	mov	r4, r1
 800294c:	b10a      	cbz	r2, 8002952 <_printf_common+0x26>
 800294e:	3301      	adds	r3, #1
 8002950:	6033      	str	r3, [r6, #0]
 8002952:	6823      	ldr	r3, [r4, #0]
 8002954:	0699      	lsls	r1, r3, #26
 8002956:	bf42      	ittt	mi
 8002958:	6833      	ldrmi	r3, [r6, #0]
 800295a:	3302      	addmi	r3, #2
 800295c:	6033      	strmi	r3, [r6, #0]
 800295e:	6825      	ldr	r5, [r4, #0]
 8002960:	f015 0506 	ands.w	r5, r5, #6
 8002964:	d106      	bne.n	8002974 <_printf_common+0x48>
 8002966:	f104 0a19 	add.w	sl, r4, #25
 800296a:	68e3      	ldr	r3, [r4, #12]
 800296c:	6832      	ldr	r2, [r6, #0]
 800296e:	1a9b      	subs	r3, r3, r2
 8002970:	42ab      	cmp	r3, r5
 8002972:	dc26      	bgt.n	80029c2 <_printf_common+0x96>
 8002974:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002978:	6822      	ldr	r2, [r4, #0]
 800297a:	3b00      	subs	r3, #0
 800297c:	bf18      	it	ne
 800297e:	2301      	movne	r3, #1
 8002980:	0692      	lsls	r2, r2, #26
 8002982:	d42b      	bmi.n	80029dc <_printf_common+0xb0>
 8002984:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002988:	4641      	mov	r1, r8
 800298a:	4638      	mov	r0, r7
 800298c:	47c8      	blx	r9
 800298e:	3001      	adds	r0, #1
 8002990:	d01e      	beq.n	80029d0 <_printf_common+0xa4>
 8002992:	6823      	ldr	r3, [r4, #0]
 8002994:	6922      	ldr	r2, [r4, #16]
 8002996:	f003 0306 	and.w	r3, r3, #6
 800299a:	2b04      	cmp	r3, #4
 800299c:	bf02      	ittt	eq
 800299e:	68e5      	ldreq	r5, [r4, #12]
 80029a0:	6833      	ldreq	r3, [r6, #0]
 80029a2:	1aed      	subeq	r5, r5, r3
 80029a4:	68a3      	ldr	r3, [r4, #8]
 80029a6:	bf0c      	ite	eq
 80029a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80029ac:	2500      	movne	r5, #0
 80029ae:	4293      	cmp	r3, r2
 80029b0:	bfc4      	itt	gt
 80029b2:	1a9b      	subgt	r3, r3, r2
 80029b4:	18ed      	addgt	r5, r5, r3
 80029b6:	2600      	movs	r6, #0
 80029b8:	341a      	adds	r4, #26
 80029ba:	42b5      	cmp	r5, r6
 80029bc:	d11a      	bne.n	80029f4 <_printf_common+0xc8>
 80029be:	2000      	movs	r0, #0
 80029c0:	e008      	b.n	80029d4 <_printf_common+0xa8>
 80029c2:	2301      	movs	r3, #1
 80029c4:	4652      	mov	r2, sl
 80029c6:	4641      	mov	r1, r8
 80029c8:	4638      	mov	r0, r7
 80029ca:	47c8      	blx	r9
 80029cc:	3001      	adds	r0, #1
 80029ce:	d103      	bne.n	80029d8 <_printf_common+0xac>
 80029d0:	f04f 30ff 	mov.w	r0, #4294967295
 80029d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029d8:	3501      	adds	r5, #1
 80029da:	e7c6      	b.n	800296a <_printf_common+0x3e>
 80029dc:	18e1      	adds	r1, r4, r3
 80029de:	1c5a      	adds	r2, r3, #1
 80029e0:	2030      	movs	r0, #48	@ 0x30
 80029e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80029e6:	4422      	add	r2, r4
 80029e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80029ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80029f0:	3302      	adds	r3, #2
 80029f2:	e7c7      	b.n	8002984 <_printf_common+0x58>
 80029f4:	2301      	movs	r3, #1
 80029f6:	4622      	mov	r2, r4
 80029f8:	4641      	mov	r1, r8
 80029fa:	4638      	mov	r0, r7
 80029fc:	47c8      	blx	r9
 80029fe:	3001      	adds	r0, #1
 8002a00:	d0e6      	beq.n	80029d0 <_printf_common+0xa4>
 8002a02:	3601      	adds	r6, #1
 8002a04:	e7d9      	b.n	80029ba <_printf_common+0x8e>
	...

08002a08 <_printf_i>:
 8002a08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a0c:	7e0f      	ldrb	r7, [r1, #24]
 8002a0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002a10:	2f78      	cmp	r7, #120	@ 0x78
 8002a12:	4691      	mov	r9, r2
 8002a14:	4680      	mov	r8, r0
 8002a16:	460c      	mov	r4, r1
 8002a18:	469a      	mov	sl, r3
 8002a1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002a1e:	d807      	bhi.n	8002a30 <_printf_i+0x28>
 8002a20:	2f62      	cmp	r7, #98	@ 0x62
 8002a22:	d80a      	bhi.n	8002a3a <_printf_i+0x32>
 8002a24:	2f00      	cmp	r7, #0
 8002a26:	f000 80d1 	beq.w	8002bcc <_printf_i+0x1c4>
 8002a2a:	2f58      	cmp	r7, #88	@ 0x58
 8002a2c:	f000 80b8 	beq.w	8002ba0 <_printf_i+0x198>
 8002a30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002a34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002a38:	e03a      	b.n	8002ab0 <_printf_i+0xa8>
 8002a3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002a3e:	2b15      	cmp	r3, #21
 8002a40:	d8f6      	bhi.n	8002a30 <_printf_i+0x28>
 8002a42:	a101      	add	r1, pc, #4	@ (adr r1, 8002a48 <_printf_i+0x40>)
 8002a44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002a48:	08002aa1 	.word	0x08002aa1
 8002a4c:	08002ab5 	.word	0x08002ab5
 8002a50:	08002a31 	.word	0x08002a31
 8002a54:	08002a31 	.word	0x08002a31
 8002a58:	08002a31 	.word	0x08002a31
 8002a5c:	08002a31 	.word	0x08002a31
 8002a60:	08002ab5 	.word	0x08002ab5
 8002a64:	08002a31 	.word	0x08002a31
 8002a68:	08002a31 	.word	0x08002a31
 8002a6c:	08002a31 	.word	0x08002a31
 8002a70:	08002a31 	.word	0x08002a31
 8002a74:	08002bb3 	.word	0x08002bb3
 8002a78:	08002adf 	.word	0x08002adf
 8002a7c:	08002b6d 	.word	0x08002b6d
 8002a80:	08002a31 	.word	0x08002a31
 8002a84:	08002a31 	.word	0x08002a31
 8002a88:	08002bd5 	.word	0x08002bd5
 8002a8c:	08002a31 	.word	0x08002a31
 8002a90:	08002adf 	.word	0x08002adf
 8002a94:	08002a31 	.word	0x08002a31
 8002a98:	08002a31 	.word	0x08002a31
 8002a9c:	08002b75 	.word	0x08002b75
 8002aa0:	6833      	ldr	r3, [r6, #0]
 8002aa2:	1d1a      	adds	r2, r3, #4
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6032      	str	r2, [r6, #0]
 8002aa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002aac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e09c      	b.n	8002bee <_printf_i+0x1e6>
 8002ab4:	6833      	ldr	r3, [r6, #0]
 8002ab6:	6820      	ldr	r0, [r4, #0]
 8002ab8:	1d19      	adds	r1, r3, #4
 8002aba:	6031      	str	r1, [r6, #0]
 8002abc:	0606      	lsls	r6, r0, #24
 8002abe:	d501      	bpl.n	8002ac4 <_printf_i+0xbc>
 8002ac0:	681d      	ldr	r5, [r3, #0]
 8002ac2:	e003      	b.n	8002acc <_printf_i+0xc4>
 8002ac4:	0645      	lsls	r5, r0, #25
 8002ac6:	d5fb      	bpl.n	8002ac0 <_printf_i+0xb8>
 8002ac8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002acc:	2d00      	cmp	r5, #0
 8002ace:	da03      	bge.n	8002ad8 <_printf_i+0xd0>
 8002ad0:	232d      	movs	r3, #45	@ 0x2d
 8002ad2:	426d      	negs	r5, r5
 8002ad4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ad8:	4858      	ldr	r0, [pc, #352]	@ (8002c3c <_printf_i+0x234>)
 8002ada:	230a      	movs	r3, #10
 8002adc:	e011      	b.n	8002b02 <_printf_i+0xfa>
 8002ade:	6821      	ldr	r1, [r4, #0]
 8002ae0:	6833      	ldr	r3, [r6, #0]
 8002ae2:	0608      	lsls	r0, r1, #24
 8002ae4:	f853 5b04 	ldr.w	r5, [r3], #4
 8002ae8:	d402      	bmi.n	8002af0 <_printf_i+0xe8>
 8002aea:	0649      	lsls	r1, r1, #25
 8002aec:	bf48      	it	mi
 8002aee:	b2ad      	uxthmi	r5, r5
 8002af0:	2f6f      	cmp	r7, #111	@ 0x6f
 8002af2:	4852      	ldr	r0, [pc, #328]	@ (8002c3c <_printf_i+0x234>)
 8002af4:	6033      	str	r3, [r6, #0]
 8002af6:	bf14      	ite	ne
 8002af8:	230a      	movne	r3, #10
 8002afa:	2308      	moveq	r3, #8
 8002afc:	2100      	movs	r1, #0
 8002afe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002b02:	6866      	ldr	r6, [r4, #4]
 8002b04:	60a6      	str	r6, [r4, #8]
 8002b06:	2e00      	cmp	r6, #0
 8002b08:	db05      	blt.n	8002b16 <_printf_i+0x10e>
 8002b0a:	6821      	ldr	r1, [r4, #0]
 8002b0c:	432e      	orrs	r6, r5
 8002b0e:	f021 0104 	bic.w	r1, r1, #4
 8002b12:	6021      	str	r1, [r4, #0]
 8002b14:	d04b      	beq.n	8002bae <_printf_i+0x1a6>
 8002b16:	4616      	mov	r6, r2
 8002b18:	fbb5 f1f3 	udiv	r1, r5, r3
 8002b1c:	fb03 5711 	mls	r7, r3, r1, r5
 8002b20:	5dc7      	ldrb	r7, [r0, r7]
 8002b22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002b26:	462f      	mov	r7, r5
 8002b28:	42bb      	cmp	r3, r7
 8002b2a:	460d      	mov	r5, r1
 8002b2c:	d9f4      	bls.n	8002b18 <_printf_i+0x110>
 8002b2e:	2b08      	cmp	r3, #8
 8002b30:	d10b      	bne.n	8002b4a <_printf_i+0x142>
 8002b32:	6823      	ldr	r3, [r4, #0]
 8002b34:	07df      	lsls	r7, r3, #31
 8002b36:	d508      	bpl.n	8002b4a <_printf_i+0x142>
 8002b38:	6923      	ldr	r3, [r4, #16]
 8002b3a:	6861      	ldr	r1, [r4, #4]
 8002b3c:	4299      	cmp	r1, r3
 8002b3e:	bfde      	ittt	le
 8002b40:	2330      	movle	r3, #48	@ 0x30
 8002b42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002b46:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002b4a:	1b92      	subs	r2, r2, r6
 8002b4c:	6122      	str	r2, [r4, #16]
 8002b4e:	f8cd a000 	str.w	sl, [sp]
 8002b52:	464b      	mov	r3, r9
 8002b54:	aa03      	add	r2, sp, #12
 8002b56:	4621      	mov	r1, r4
 8002b58:	4640      	mov	r0, r8
 8002b5a:	f7ff fee7 	bl	800292c <_printf_common>
 8002b5e:	3001      	adds	r0, #1
 8002b60:	d14a      	bne.n	8002bf8 <_printf_i+0x1f0>
 8002b62:	f04f 30ff 	mov.w	r0, #4294967295
 8002b66:	b004      	add	sp, #16
 8002b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b6c:	6823      	ldr	r3, [r4, #0]
 8002b6e:	f043 0320 	orr.w	r3, r3, #32
 8002b72:	6023      	str	r3, [r4, #0]
 8002b74:	4832      	ldr	r0, [pc, #200]	@ (8002c40 <_printf_i+0x238>)
 8002b76:	2778      	movs	r7, #120	@ 0x78
 8002b78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002b7c:	6823      	ldr	r3, [r4, #0]
 8002b7e:	6831      	ldr	r1, [r6, #0]
 8002b80:	061f      	lsls	r7, r3, #24
 8002b82:	f851 5b04 	ldr.w	r5, [r1], #4
 8002b86:	d402      	bmi.n	8002b8e <_printf_i+0x186>
 8002b88:	065f      	lsls	r7, r3, #25
 8002b8a:	bf48      	it	mi
 8002b8c:	b2ad      	uxthmi	r5, r5
 8002b8e:	6031      	str	r1, [r6, #0]
 8002b90:	07d9      	lsls	r1, r3, #31
 8002b92:	bf44      	itt	mi
 8002b94:	f043 0320 	orrmi.w	r3, r3, #32
 8002b98:	6023      	strmi	r3, [r4, #0]
 8002b9a:	b11d      	cbz	r5, 8002ba4 <_printf_i+0x19c>
 8002b9c:	2310      	movs	r3, #16
 8002b9e:	e7ad      	b.n	8002afc <_printf_i+0xf4>
 8002ba0:	4826      	ldr	r0, [pc, #152]	@ (8002c3c <_printf_i+0x234>)
 8002ba2:	e7e9      	b.n	8002b78 <_printf_i+0x170>
 8002ba4:	6823      	ldr	r3, [r4, #0]
 8002ba6:	f023 0320 	bic.w	r3, r3, #32
 8002baa:	6023      	str	r3, [r4, #0]
 8002bac:	e7f6      	b.n	8002b9c <_printf_i+0x194>
 8002bae:	4616      	mov	r6, r2
 8002bb0:	e7bd      	b.n	8002b2e <_printf_i+0x126>
 8002bb2:	6833      	ldr	r3, [r6, #0]
 8002bb4:	6825      	ldr	r5, [r4, #0]
 8002bb6:	6961      	ldr	r1, [r4, #20]
 8002bb8:	1d18      	adds	r0, r3, #4
 8002bba:	6030      	str	r0, [r6, #0]
 8002bbc:	062e      	lsls	r6, r5, #24
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	d501      	bpl.n	8002bc6 <_printf_i+0x1be>
 8002bc2:	6019      	str	r1, [r3, #0]
 8002bc4:	e002      	b.n	8002bcc <_printf_i+0x1c4>
 8002bc6:	0668      	lsls	r0, r5, #25
 8002bc8:	d5fb      	bpl.n	8002bc2 <_printf_i+0x1ba>
 8002bca:	8019      	strh	r1, [r3, #0]
 8002bcc:	2300      	movs	r3, #0
 8002bce:	6123      	str	r3, [r4, #16]
 8002bd0:	4616      	mov	r6, r2
 8002bd2:	e7bc      	b.n	8002b4e <_printf_i+0x146>
 8002bd4:	6833      	ldr	r3, [r6, #0]
 8002bd6:	1d1a      	adds	r2, r3, #4
 8002bd8:	6032      	str	r2, [r6, #0]
 8002bda:	681e      	ldr	r6, [r3, #0]
 8002bdc:	6862      	ldr	r2, [r4, #4]
 8002bde:	2100      	movs	r1, #0
 8002be0:	4630      	mov	r0, r6
 8002be2:	f7fd fafd 	bl	80001e0 <memchr>
 8002be6:	b108      	cbz	r0, 8002bec <_printf_i+0x1e4>
 8002be8:	1b80      	subs	r0, r0, r6
 8002bea:	6060      	str	r0, [r4, #4]
 8002bec:	6863      	ldr	r3, [r4, #4]
 8002bee:	6123      	str	r3, [r4, #16]
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002bf6:	e7aa      	b.n	8002b4e <_printf_i+0x146>
 8002bf8:	6923      	ldr	r3, [r4, #16]
 8002bfa:	4632      	mov	r2, r6
 8002bfc:	4649      	mov	r1, r9
 8002bfe:	4640      	mov	r0, r8
 8002c00:	47d0      	blx	sl
 8002c02:	3001      	adds	r0, #1
 8002c04:	d0ad      	beq.n	8002b62 <_printf_i+0x15a>
 8002c06:	6823      	ldr	r3, [r4, #0]
 8002c08:	079b      	lsls	r3, r3, #30
 8002c0a:	d413      	bmi.n	8002c34 <_printf_i+0x22c>
 8002c0c:	68e0      	ldr	r0, [r4, #12]
 8002c0e:	9b03      	ldr	r3, [sp, #12]
 8002c10:	4298      	cmp	r0, r3
 8002c12:	bfb8      	it	lt
 8002c14:	4618      	movlt	r0, r3
 8002c16:	e7a6      	b.n	8002b66 <_printf_i+0x15e>
 8002c18:	2301      	movs	r3, #1
 8002c1a:	4632      	mov	r2, r6
 8002c1c:	4649      	mov	r1, r9
 8002c1e:	4640      	mov	r0, r8
 8002c20:	47d0      	blx	sl
 8002c22:	3001      	adds	r0, #1
 8002c24:	d09d      	beq.n	8002b62 <_printf_i+0x15a>
 8002c26:	3501      	adds	r5, #1
 8002c28:	68e3      	ldr	r3, [r4, #12]
 8002c2a:	9903      	ldr	r1, [sp, #12]
 8002c2c:	1a5b      	subs	r3, r3, r1
 8002c2e:	42ab      	cmp	r3, r5
 8002c30:	dcf2      	bgt.n	8002c18 <_printf_i+0x210>
 8002c32:	e7eb      	b.n	8002c0c <_printf_i+0x204>
 8002c34:	2500      	movs	r5, #0
 8002c36:	f104 0619 	add.w	r6, r4, #25
 8002c3a:	e7f5      	b.n	8002c28 <_printf_i+0x220>
 8002c3c:	08004cc2 	.word	0x08004cc2
 8002c40:	08004cd3 	.word	0x08004cd3

08002c44 <std>:
 8002c44:	2300      	movs	r3, #0
 8002c46:	b510      	push	{r4, lr}
 8002c48:	4604      	mov	r4, r0
 8002c4a:	e9c0 3300 	strd	r3, r3, [r0]
 8002c4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002c52:	6083      	str	r3, [r0, #8]
 8002c54:	8181      	strh	r1, [r0, #12]
 8002c56:	6643      	str	r3, [r0, #100]	@ 0x64
 8002c58:	81c2      	strh	r2, [r0, #14]
 8002c5a:	6183      	str	r3, [r0, #24]
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	2208      	movs	r2, #8
 8002c60:	305c      	adds	r0, #92	@ 0x5c
 8002c62:	f000 f8f4 	bl	8002e4e <memset>
 8002c66:	4b0d      	ldr	r3, [pc, #52]	@ (8002c9c <std+0x58>)
 8002c68:	6263      	str	r3, [r4, #36]	@ 0x24
 8002c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca0 <std+0x5c>)
 8002c6c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca4 <std+0x60>)
 8002c70:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002c72:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca8 <std+0x64>)
 8002c74:	6323      	str	r3, [r4, #48]	@ 0x30
 8002c76:	4b0d      	ldr	r3, [pc, #52]	@ (8002cac <std+0x68>)
 8002c78:	6224      	str	r4, [r4, #32]
 8002c7a:	429c      	cmp	r4, r3
 8002c7c:	d006      	beq.n	8002c8c <std+0x48>
 8002c7e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002c82:	4294      	cmp	r4, r2
 8002c84:	d002      	beq.n	8002c8c <std+0x48>
 8002c86:	33d0      	adds	r3, #208	@ 0xd0
 8002c88:	429c      	cmp	r4, r3
 8002c8a:	d105      	bne.n	8002c98 <std+0x54>
 8002c8c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002c90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c94:	f000 b958 	b.w	8002f48 <__retarget_lock_init_recursive>
 8002c98:	bd10      	pop	{r4, pc}
 8002c9a:	bf00      	nop
 8002c9c:	08002dc9 	.word	0x08002dc9
 8002ca0:	08002deb 	.word	0x08002deb
 8002ca4:	08002e23 	.word	0x08002e23
 8002ca8:	08002e47 	.word	0x08002e47
 8002cac:	200002c8 	.word	0x200002c8

08002cb0 <stdio_exit_handler>:
 8002cb0:	4a02      	ldr	r2, [pc, #8]	@ (8002cbc <stdio_exit_handler+0xc>)
 8002cb2:	4903      	ldr	r1, [pc, #12]	@ (8002cc0 <stdio_exit_handler+0x10>)
 8002cb4:	4803      	ldr	r0, [pc, #12]	@ (8002cc4 <stdio_exit_handler+0x14>)
 8002cb6:	f000 b869 	b.w	8002d8c <_fwalk_sglue>
 8002cba:	bf00      	nop
 8002cbc:	20000000 	.word	0x20000000
 8002cc0:	080045fd 	.word	0x080045fd
 8002cc4:	20000010 	.word	0x20000010

08002cc8 <cleanup_stdio>:
 8002cc8:	6841      	ldr	r1, [r0, #4]
 8002cca:	4b0c      	ldr	r3, [pc, #48]	@ (8002cfc <cleanup_stdio+0x34>)
 8002ccc:	4299      	cmp	r1, r3
 8002cce:	b510      	push	{r4, lr}
 8002cd0:	4604      	mov	r4, r0
 8002cd2:	d001      	beq.n	8002cd8 <cleanup_stdio+0x10>
 8002cd4:	f001 fc92 	bl	80045fc <_fflush_r>
 8002cd8:	68a1      	ldr	r1, [r4, #8]
 8002cda:	4b09      	ldr	r3, [pc, #36]	@ (8002d00 <cleanup_stdio+0x38>)
 8002cdc:	4299      	cmp	r1, r3
 8002cde:	d002      	beq.n	8002ce6 <cleanup_stdio+0x1e>
 8002ce0:	4620      	mov	r0, r4
 8002ce2:	f001 fc8b 	bl	80045fc <_fflush_r>
 8002ce6:	68e1      	ldr	r1, [r4, #12]
 8002ce8:	4b06      	ldr	r3, [pc, #24]	@ (8002d04 <cleanup_stdio+0x3c>)
 8002cea:	4299      	cmp	r1, r3
 8002cec:	d004      	beq.n	8002cf8 <cleanup_stdio+0x30>
 8002cee:	4620      	mov	r0, r4
 8002cf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002cf4:	f001 bc82 	b.w	80045fc <_fflush_r>
 8002cf8:	bd10      	pop	{r4, pc}
 8002cfa:	bf00      	nop
 8002cfc:	200002c8 	.word	0x200002c8
 8002d00:	20000330 	.word	0x20000330
 8002d04:	20000398 	.word	0x20000398

08002d08 <global_stdio_init.part.0>:
 8002d08:	b510      	push	{r4, lr}
 8002d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d38 <global_stdio_init.part.0+0x30>)
 8002d0c:	4c0b      	ldr	r4, [pc, #44]	@ (8002d3c <global_stdio_init.part.0+0x34>)
 8002d0e:	4a0c      	ldr	r2, [pc, #48]	@ (8002d40 <global_stdio_init.part.0+0x38>)
 8002d10:	601a      	str	r2, [r3, #0]
 8002d12:	4620      	mov	r0, r4
 8002d14:	2200      	movs	r2, #0
 8002d16:	2104      	movs	r1, #4
 8002d18:	f7ff ff94 	bl	8002c44 <std>
 8002d1c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002d20:	2201      	movs	r2, #1
 8002d22:	2109      	movs	r1, #9
 8002d24:	f7ff ff8e 	bl	8002c44 <std>
 8002d28:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d32:	2112      	movs	r1, #18
 8002d34:	f7ff bf86 	b.w	8002c44 <std>
 8002d38:	20000400 	.word	0x20000400
 8002d3c:	200002c8 	.word	0x200002c8
 8002d40:	08002cb1 	.word	0x08002cb1

08002d44 <__sfp_lock_acquire>:
 8002d44:	4801      	ldr	r0, [pc, #4]	@ (8002d4c <__sfp_lock_acquire+0x8>)
 8002d46:	f000 b900 	b.w	8002f4a <__retarget_lock_acquire_recursive>
 8002d4a:	bf00      	nop
 8002d4c:	20000409 	.word	0x20000409

08002d50 <__sfp_lock_release>:
 8002d50:	4801      	ldr	r0, [pc, #4]	@ (8002d58 <__sfp_lock_release+0x8>)
 8002d52:	f000 b8fb 	b.w	8002f4c <__retarget_lock_release_recursive>
 8002d56:	bf00      	nop
 8002d58:	20000409 	.word	0x20000409

08002d5c <__sinit>:
 8002d5c:	b510      	push	{r4, lr}
 8002d5e:	4604      	mov	r4, r0
 8002d60:	f7ff fff0 	bl	8002d44 <__sfp_lock_acquire>
 8002d64:	6a23      	ldr	r3, [r4, #32]
 8002d66:	b11b      	cbz	r3, 8002d70 <__sinit+0x14>
 8002d68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d6c:	f7ff bff0 	b.w	8002d50 <__sfp_lock_release>
 8002d70:	4b04      	ldr	r3, [pc, #16]	@ (8002d84 <__sinit+0x28>)
 8002d72:	6223      	str	r3, [r4, #32]
 8002d74:	4b04      	ldr	r3, [pc, #16]	@ (8002d88 <__sinit+0x2c>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d1f5      	bne.n	8002d68 <__sinit+0xc>
 8002d7c:	f7ff ffc4 	bl	8002d08 <global_stdio_init.part.0>
 8002d80:	e7f2      	b.n	8002d68 <__sinit+0xc>
 8002d82:	bf00      	nop
 8002d84:	08002cc9 	.word	0x08002cc9
 8002d88:	20000400 	.word	0x20000400

08002d8c <_fwalk_sglue>:
 8002d8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d90:	4607      	mov	r7, r0
 8002d92:	4688      	mov	r8, r1
 8002d94:	4614      	mov	r4, r2
 8002d96:	2600      	movs	r6, #0
 8002d98:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002d9c:	f1b9 0901 	subs.w	r9, r9, #1
 8002da0:	d505      	bpl.n	8002dae <_fwalk_sglue+0x22>
 8002da2:	6824      	ldr	r4, [r4, #0]
 8002da4:	2c00      	cmp	r4, #0
 8002da6:	d1f7      	bne.n	8002d98 <_fwalk_sglue+0xc>
 8002da8:	4630      	mov	r0, r6
 8002daa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002dae:	89ab      	ldrh	r3, [r5, #12]
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d907      	bls.n	8002dc4 <_fwalk_sglue+0x38>
 8002db4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002db8:	3301      	adds	r3, #1
 8002dba:	d003      	beq.n	8002dc4 <_fwalk_sglue+0x38>
 8002dbc:	4629      	mov	r1, r5
 8002dbe:	4638      	mov	r0, r7
 8002dc0:	47c0      	blx	r8
 8002dc2:	4306      	orrs	r6, r0
 8002dc4:	3568      	adds	r5, #104	@ 0x68
 8002dc6:	e7e9      	b.n	8002d9c <_fwalk_sglue+0x10>

08002dc8 <__sread>:
 8002dc8:	b510      	push	{r4, lr}
 8002dca:	460c      	mov	r4, r1
 8002dcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002dd0:	f000 f86c 	bl	8002eac <_read_r>
 8002dd4:	2800      	cmp	r0, #0
 8002dd6:	bfab      	itete	ge
 8002dd8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002dda:	89a3      	ldrhlt	r3, [r4, #12]
 8002ddc:	181b      	addge	r3, r3, r0
 8002dde:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002de2:	bfac      	ite	ge
 8002de4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002de6:	81a3      	strhlt	r3, [r4, #12]
 8002de8:	bd10      	pop	{r4, pc}

08002dea <__swrite>:
 8002dea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002dee:	461f      	mov	r7, r3
 8002df0:	898b      	ldrh	r3, [r1, #12]
 8002df2:	05db      	lsls	r3, r3, #23
 8002df4:	4605      	mov	r5, r0
 8002df6:	460c      	mov	r4, r1
 8002df8:	4616      	mov	r6, r2
 8002dfa:	d505      	bpl.n	8002e08 <__swrite+0x1e>
 8002dfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e00:	2302      	movs	r3, #2
 8002e02:	2200      	movs	r2, #0
 8002e04:	f000 f840 	bl	8002e88 <_lseek_r>
 8002e08:	89a3      	ldrh	r3, [r4, #12]
 8002e0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002e0e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002e12:	81a3      	strh	r3, [r4, #12]
 8002e14:	4632      	mov	r2, r6
 8002e16:	463b      	mov	r3, r7
 8002e18:	4628      	mov	r0, r5
 8002e1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002e1e:	f000 b857 	b.w	8002ed0 <_write_r>

08002e22 <__sseek>:
 8002e22:	b510      	push	{r4, lr}
 8002e24:	460c      	mov	r4, r1
 8002e26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e2a:	f000 f82d 	bl	8002e88 <_lseek_r>
 8002e2e:	1c43      	adds	r3, r0, #1
 8002e30:	89a3      	ldrh	r3, [r4, #12]
 8002e32:	bf15      	itete	ne
 8002e34:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002e36:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002e3a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002e3e:	81a3      	strheq	r3, [r4, #12]
 8002e40:	bf18      	it	ne
 8002e42:	81a3      	strhne	r3, [r4, #12]
 8002e44:	bd10      	pop	{r4, pc}

08002e46 <__sclose>:
 8002e46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e4a:	f000 b80d 	b.w	8002e68 <_close_r>

08002e4e <memset>:
 8002e4e:	4402      	add	r2, r0
 8002e50:	4603      	mov	r3, r0
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d100      	bne.n	8002e58 <memset+0xa>
 8002e56:	4770      	bx	lr
 8002e58:	f803 1b01 	strb.w	r1, [r3], #1
 8002e5c:	e7f9      	b.n	8002e52 <memset+0x4>
	...

08002e60 <_localeconv_r>:
 8002e60:	4800      	ldr	r0, [pc, #0]	@ (8002e64 <_localeconv_r+0x4>)
 8002e62:	4770      	bx	lr
 8002e64:	2000014c 	.word	0x2000014c

08002e68 <_close_r>:
 8002e68:	b538      	push	{r3, r4, r5, lr}
 8002e6a:	4d06      	ldr	r5, [pc, #24]	@ (8002e84 <_close_r+0x1c>)
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	4604      	mov	r4, r0
 8002e70:	4608      	mov	r0, r1
 8002e72:	602b      	str	r3, [r5, #0]
 8002e74:	f7fd ff68 	bl	8000d48 <_close>
 8002e78:	1c43      	adds	r3, r0, #1
 8002e7a:	d102      	bne.n	8002e82 <_close_r+0x1a>
 8002e7c:	682b      	ldr	r3, [r5, #0]
 8002e7e:	b103      	cbz	r3, 8002e82 <_close_r+0x1a>
 8002e80:	6023      	str	r3, [r4, #0]
 8002e82:	bd38      	pop	{r3, r4, r5, pc}
 8002e84:	20000404 	.word	0x20000404

08002e88 <_lseek_r>:
 8002e88:	b538      	push	{r3, r4, r5, lr}
 8002e8a:	4d07      	ldr	r5, [pc, #28]	@ (8002ea8 <_lseek_r+0x20>)
 8002e8c:	4604      	mov	r4, r0
 8002e8e:	4608      	mov	r0, r1
 8002e90:	4611      	mov	r1, r2
 8002e92:	2200      	movs	r2, #0
 8002e94:	602a      	str	r2, [r5, #0]
 8002e96:	461a      	mov	r2, r3
 8002e98:	f7fd ff7d 	bl	8000d96 <_lseek>
 8002e9c:	1c43      	adds	r3, r0, #1
 8002e9e:	d102      	bne.n	8002ea6 <_lseek_r+0x1e>
 8002ea0:	682b      	ldr	r3, [r5, #0]
 8002ea2:	b103      	cbz	r3, 8002ea6 <_lseek_r+0x1e>
 8002ea4:	6023      	str	r3, [r4, #0]
 8002ea6:	bd38      	pop	{r3, r4, r5, pc}
 8002ea8:	20000404 	.word	0x20000404

08002eac <_read_r>:
 8002eac:	b538      	push	{r3, r4, r5, lr}
 8002eae:	4d07      	ldr	r5, [pc, #28]	@ (8002ecc <_read_r+0x20>)
 8002eb0:	4604      	mov	r4, r0
 8002eb2:	4608      	mov	r0, r1
 8002eb4:	4611      	mov	r1, r2
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	602a      	str	r2, [r5, #0]
 8002eba:	461a      	mov	r2, r3
 8002ebc:	f7fd ff0b 	bl	8000cd6 <_read>
 8002ec0:	1c43      	adds	r3, r0, #1
 8002ec2:	d102      	bne.n	8002eca <_read_r+0x1e>
 8002ec4:	682b      	ldr	r3, [r5, #0]
 8002ec6:	b103      	cbz	r3, 8002eca <_read_r+0x1e>
 8002ec8:	6023      	str	r3, [r4, #0]
 8002eca:	bd38      	pop	{r3, r4, r5, pc}
 8002ecc:	20000404 	.word	0x20000404

08002ed0 <_write_r>:
 8002ed0:	b538      	push	{r3, r4, r5, lr}
 8002ed2:	4d07      	ldr	r5, [pc, #28]	@ (8002ef0 <_write_r+0x20>)
 8002ed4:	4604      	mov	r4, r0
 8002ed6:	4608      	mov	r0, r1
 8002ed8:	4611      	mov	r1, r2
 8002eda:	2200      	movs	r2, #0
 8002edc:	602a      	str	r2, [r5, #0]
 8002ede:	461a      	mov	r2, r3
 8002ee0:	f7fd ff16 	bl	8000d10 <_write>
 8002ee4:	1c43      	adds	r3, r0, #1
 8002ee6:	d102      	bne.n	8002eee <_write_r+0x1e>
 8002ee8:	682b      	ldr	r3, [r5, #0]
 8002eea:	b103      	cbz	r3, 8002eee <_write_r+0x1e>
 8002eec:	6023      	str	r3, [r4, #0]
 8002eee:	bd38      	pop	{r3, r4, r5, pc}
 8002ef0:	20000404 	.word	0x20000404

08002ef4 <__errno>:
 8002ef4:	4b01      	ldr	r3, [pc, #4]	@ (8002efc <__errno+0x8>)
 8002ef6:	6818      	ldr	r0, [r3, #0]
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	2000000c 	.word	0x2000000c

08002f00 <__libc_init_array>:
 8002f00:	b570      	push	{r4, r5, r6, lr}
 8002f02:	4d0d      	ldr	r5, [pc, #52]	@ (8002f38 <__libc_init_array+0x38>)
 8002f04:	4c0d      	ldr	r4, [pc, #52]	@ (8002f3c <__libc_init_array+0x3c>)
 8002f06:	1b64      	subs	r4, r4, r5
 8002f08:	10a4      	asrs	r4, r4, #2
 8002f0a:	2600      	movs	r6, #0
 8002f0c:	42a6      	cmp	r6, r4
 8002f0e:	d109      	bne.n	8002f24 <__libc_init_array+0x24>
 8002f10:	4d0b      	ldr	r5, [pc, #44]	@ (8002f40 <__libc_init_array+0x40>)
 8002f12:	4c0c      	ldr	r4, [pc, #48]	@ (8002f44 <__libc_init_array+0x44>)
 8002f14:	f001 fec0 	bl	8004c98 <_init>
 8002f18:	1b64      	subs	r4, r4, r5
 8002f1a:	10a4      	asrs	r4, r4, #2
 8002f1c:	2600      	movs	r6, #0
 8002f1e:	42a6      	cmp	r6, r4
 8002f20:	d105      	bne.n	8002f2e <__libc_init_array+0x2e>
 8002f22:	bd70      	pop	{r4, r5, r6, pc}
 8002f24:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f28:	4798      	blx	r3
 8002f2a:	3601      	adds	r6, #1
 8002f2c:	e7ee      	b.n	8002f0c <__libc_init_array+0xc>
 8002f2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f32:	4798      	blx	r3
 8002f34:	3601      	adds	r6, #1
 8002f36:	e7f2      	b.n	8002f1e <__libc_init_array+0x1e>
 8002f38:	0800502c 	.word	0x0800502c
 8002f3c:	0800502c 	.word	0x0800502c
 8002f40:	0800502c 	.word	0x0800502c
 8002f44:	08005030 	.word	0x08005030

08002f48 <__retarget_lock_init_recursive>:
 8002f48:	4770      	bx	lr

08002f4a <__retarget_lock_acquire_recursive>:
 8002f4a:	4770      	bx	lr

08002f4c <__retarget_lock_release_recursive>:
 8002f4c:	4770      	bx	lr

08002f4e <quorem>:
 8002f4e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f52:	6903      	ldr	r3, [r0, #16]
 8002f54:	690c      	ldr	r4, [r1, #16]
 8002f56:	42a3      	cmp	r3, r4
 8002f58:	4607      	mov	r7, r0
 8002f5a:	db7e      	blt.n	800305a <quorem+0x10c>
 8002f5c:	3c01      	subs	r4, #1
 8002f5e:	f101 0814 	add.w	r8, r1, #20
 8002f62:	00a3      	lsls	r3, r4, #2
 8002f64:	f100 0514 	add.w	r5, r0, #20
 8002f68:	9300      	str	r3, [sp, #0]
 8002f6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002f6e:	9301      	str	r3, [sp, #4]
 8002f70:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002f74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002f78:	3301      	adds	r3, #1
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002f80:	fbb2 f6f3 	udiv	r6, r2, r3
 8002f84:	d32e      	bcc.n	8002fe4 <quorem+0x96>
 8002f86:	f04f 0a00 	mov.w	sl, #0
 8002f8a:	46c4      	mov	ip, r8
 8002f8c:	46ae      	mov	lr, r5
 8002f8e:	46d3      	mov	fp, sl
 8002f90:	f85c 3b04 	ldr.w	r3, [ip], #4
 8002f94:	b298      	uxth	r0, r3
 8002f96:	fb06 a000 	mla	r0, r6, r0, sl
 8002f9a:	0c02      	lsrs	r2, r0, #16
 8002f9c:	0c1b      	lsrs	r3, r3, #16
 8002f9e:	fb06 2303 	mla	r3, r6, r3, r2
 8002fa2:	f8de 2000 	ldr.w	r2, [lr]
 8002fa6:	b280      	uxth	r0, r0
 8002fa8:	b292      	uxth	r2, r2
 8002faa:	1a12      	subs	r2, r2, r0
 8002fac:	445a      	add	r2, fp
 8002fae:	f8de 0000 	ldr.w	r0, [lr]
 8002fb2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8002fbc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8002fc0:	b292      	uxth	r2, r2
 8002fc2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8002fc6:	45e1      	cmp	r9, ip
 8002fc8:	f84e 2b04 	str.w	r2, [lr], #4
 8002fcc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8002fd0:	d2de      	bcs.n	8002f90 <quorem+0x42>
 8002fd2:	9b00      	ldr	r3, [sp, #0]
 8002fd4:	58eb      	ldr	r3, [r5, r3]
 8002fd6:	b92b      	cbnz	r3, 8002fe4 <quorem+0x96>
 8002fd8:	9b01      	ldr	r3, [sp, #4]
 8002fda:	3b04      	subs	r3, #4
 8002fdc:	429d      	cmp	r5, r3
 8002fde:	461a      	mov	r2, r3
 8002fe0:	d32f      	bcc.n	8003042 <quorem+0xf4>
 8002fe2:	613c      	str	r4, [r7, #16]
 8002fe4:	4638      	mov	r0, r7
 8002fe6:	f001 f97d 	bl	80042e4 <__mcmp>
 8002fea:	2800      	cmp	r0, #0
 8002fec:	db25      	blt.n	800303a <quorem+0xec>
 8002fee:	4629      	mov	r1, r5
 8002ff0:	2000      	movs	r0, #0
 8002ff2:	f858 2b04 	ldr.w	r2, [r8], #4
 8002ff6:	f8d1 c000 	ldr.w	ip, [r1]
 8002ffa:	fa1f fe82 	uxth.w	lr, r2
 8002ffe:	fa1f f38c 	uxth.w	r3, ip
 8003002:	eba3 030e 	sub.w	r3, r3, lr
 8003006:	4403      	add	r3, r0
 8003008:	0c12      	lsrs	r2, r2, #16
 800300a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800300e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003012:	b29b      	uxth	r3, r3
 8003014:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003018:	45c1      	cmp	r9, r8
 800301a:	f841 3b04 	str.w	r3, [r1], #4
 800301e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003022:	d2e6      	bcs.n	8002ff2 <quorem+0xa4>
 8003024:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003028:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800302c:	b922      	cbnz	r2, 8003038 <quorem+0xea>
 800302e:	3b04      	subs	r3, #4
 8003030:	429d      	cmp	r5, r3
 8003032:	461a      	mov	r2, r3
 8003034:	d30b      	bcc.n	800304e <quorem+0x100>
 8003036:	613c      	str	r4, [r7, #16]
 8003038:	3601      	adds	r6, #1
 800303a:	4630      	mov	r0, r6
 800303c:	b003      	add	sp, #12
 800303e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003042:	6812      	ldr	r2, [r2, #0]
 8003044:	3b04      	subs	r3, #4
 8003046:	2a00      	cmp	r2, #0
 8003048:	d1cb      	bne.n	8002fe2 <quorem+0x94>
 800304a:	3c01      	subs	r4, #1
 800304c:	e7c6      	b.n	8002fdc <quorem+0x8e>
 800304e:	6812      	ldr	r2, [r2, #0]
 8003050:	3b04      	subs	r3, #4
 8003052:	2a00      	cmp	r2, #0
 8003054:	d1ef      	bne.n	8003036 <quorem+0xe8>
 8003056:	3c01      	subs	r4, #1
 8003058:	e7ea      	b.n	8003030 <quorem+0xe2>
 800305a:	2000      	movs	r0, #0
 800305c:	e7ee      	b.n	800303c <quorem+0xee>
	...

08003060 <_dtoa_r>:
 8003060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003064:	69c7      	ldr	r7, [r0, #28]
 8003066:	b097      	sub	sp, #92	@ 0x5c
 8003068:	ed8d 0b04 	vstr	d0, [sp, #16]
 800306c:	ec55 4b10 	vmov	r4, r5, d0
 8003070:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8003072:	9107      	str	r1, [sp, #28]
 8003074:	4681      	mov	r9, r0
 8003076:	920c      	str	r2, [sp, #48]	@ 0x30
 8003078:	9311      	str	r3, [sp, #68]	@ 0x44
 800307a:	b97f      	cbnz	r7, 800309c <_dtoa_r+0x3c>
 800307c:	2010      	movs	r0, #16
 800307e:	f000 fe09 	bl	8003c94 <malloc>
 8003082:	4602      	mov	r2, r0
 8003084:	f8c9 001c 	str.w	r0, [r9, #28]
 8003088:	b920      	cbnz	r0, 8003094 <_dtoa_r+0x34>
 800308a:	4ba9      	ldr	r3, [pc, #676]	@ (8003330 <_dtoa_r+0x2d0>)
 800308c:	21ef      	movs	r1, #239	@ 0xef
 800308e:	48a9      	ldr	r0, [pc, #676]	@ (8003334 <_dtoa_r+0x2d4>)
 8003090:	f001 fafa 	bl	8004688 <__assert_func>
 8003094:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003098:	6007      	str	r7, [r0, #0]
 800309a:	60c7      	str	r7, [r0, #12]
 800309c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80030a0:	6819      	ldr	r1, [r3, #0]
 80030a2:	b159      	cbz	r1, 80030bc <_dtoa_r+0x5c>
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	604a      	str	r2, [r1, #4]
 80030a8:	2301      	movs	r3, #1
 80030aa:	4093      	lsls	r3, r2
 80030ac:	608b      	str	r3, [r1, #8]
 80030ae:	4648      	mov	r0, r9
 80030b0:	f000 fee6 	bl	8003e80 <_Bfree>
 80030b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80030b8:	2200      	movs	r2, #0
 80030ba:	601a      	str	r2, [r3, #0]
 80030bc:	1e2b      	subs	r3, r5, #0
 80030be:	bfb9      	ittee	lt
 80030c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80030c4:	9305      	strlt	r3, [sp, #20]
 80030c6:	2300      	movge	r3, #0
 80030c8:	6033      	strge	r3, [r6, #0]
 80030ca:	9f05      	ldr	r7, [sp, #20]
 80030cc:	4b9a      	ldr	r3, [pc, #616]	@ (8003338 <_dtoa_r+0x2d8>)
 80030ce:	bfbc      	itt	lt
 80030d0:	2201      	movlt	r2, #1
 80030d2:	6032      	strlt	r2, [r6, #0]
 80030d4:	43bb      	bics	r3, r7
 80030d6:	d112      	bne.n	80030fe <_dtoa_r+0x9e>
 80030d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80030da:	f242 730f 	movw	r3, #9999	@ 0x270f
 80030de:	6013      	str	r3, [r2, #0]
 80030e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80030e4:	4323      	orrs	r3, r4
 80030e6:	f000 855a 	beq.w	8003b9e <_dtoa_r+0xb3e>
 80030ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80030ec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800334c <_dtoa_r+0x2ec>
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f000 855c 	beq.w	8003bae <_dtoa_r+0xb4e>
 80030f6:	f10a 0303 	add.w	r3, sl, #3
 80030fa:	f000 bd56 	b.w	8003baa <_dtoa_r+0xb4a>
 80030fe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8003102:	2200      	movs	r2, #0
 8003104:	ec51 0b17 	vmov	r0, r1, d7
 8003108:	2300      	movs	r3, #0
 800310a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800310e:	f7fd fce3 	bl	8000ad8 <__aeabi_dcmpeq>
 8003112:	4680      	mov	r8, r0
 8003114:	b158      	cbz	r0, 800312e <_dtoa_r+0xce>
 8003116:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8003118:	2301      	movs	r3, #1
 800311a:	6013      	str	r3, [r2, #0]
 800311c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800311e:	b113      	cbz	r3, 8003126 <_dtoa_r+0xc6>
 8003120:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8003122:	4b86      	ldr	r3, [pc, #536]	@ (800333c <_dtoa_r+0x2dc>)
 8003124:	6013      	str	r3, [r2, #0]
 8003126:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8003350 <_dtoa_r+0x2f0>
 800312a:	f000 bd40 	b.w	8003bae <_dtoa_r+0xb4e>
 800312e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8003132:	aa14      	add	r2, sp, #80	@ 0x50
 8003134:	a915      	add	r1, sp, #84	@ 0x54
 8003136:	4648      	mov	r0, r9
 8003138:	f001 f984 	bl	8004444 <__d2b>
 800313c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8003140:	9002      	str	r0, [sp, #8]
 8003142:	2e00      	cmp	r6, #0
 8003144:	d078      	beq.n	8003238 <_dtoa_r+0x1d8>
 8003146:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003148:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800314c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003150:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003154:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003158:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800315c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003160:	4619      	mov	r1, r3
 8003162:	2200      	movs	r2, #0
 8003164:	4b76      	ldr	r3, [pc, #472]	@ (8003340 <_dtoa_r+0x2e0>)
 8003166:	f7fd f897 	bl	8000298 <__aeabi_dsub>
 800316a:	a36b      	add	r3, pc, #428	@ (adr r3, 8003318 <_dtoa_r+0x2b8>)
 800316c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003170:	f7fd fa4a 	bl	8000608 <__aeabi_dmul>
 8003174:	a36a      	add	r3, pc, #424	@ (adr r3, 8003320 <_dtoa_r+0x2c0>)
 8003176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800317a:	f7fd f88f 	bl	800029c <__adddf3>
 800317e:	4604      	mov	r4, r0
 8003180:	4630      	mov	r0, r6
 8003182:	460d      	mov	r5, r1
 8003184:	f7fd f9d6 	bl	8000534 <__aeabi_i2d>
 8003188:	a367      	add	r3, pc, #412	@ (adr r3, 8003328 <_dtoa_r+0x2c8>)
 800318a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800318e:	f7fd fa3b 	bl	8000608 <__aeabi_dmul>
 8003192:	4602      	mov	r2, r0
 8003194:	460b      	mov	r3, r1
 8003196:	4620      	mov	r0, r4
 8003198:	4629      	mov	r1, r5
 800319a:	f7fd f87f 	bl	800029c <__adddf3>
 800319e:	4604      	mov	r4, r0
 80031a0:	460d      	mov	r5, r1
 80031a2:	f7fd fce1 	bl	8000b68 <__aeabi_d2iz>
 80031a6:	2200      	movs	r2, #0
 80031a8:	4607      	mov	r7, r0
 80031aa:	2300      	movs	r3, #0
 80031ac:	4620      	mov	r0, r4
 80031ae:	4629      	mov	r1, r5
 80031b0:	f7fd fc9c 	bl	8000aec <__aeabi_dcmplt>
 80031b4:	b140      	cbz	r0, 80031c8 <_dtoa_r+0x168>
 80031b6:	4638      	mov	r0, r7
 80031b8:	f7fd f9bc 	bl	8000534 <__aeabi_i2d>
 80031bc:	4622      	mov	r2, r4
 80031be:	462b      	mov	r3, r5
 80031c0:	f7fd fc8a 	bl	8000ad8 <__aeabi_dcmpeq>
 80031c4:	b900      	cbnz	r0, 80031c8 <_dtoa_r+0x168>
 80031c6:	3f01      	subs	r7, #1
 80031c8:	2f16      	cmp	r7, #22
 80031ca:	d852      	bhi.n	8003272 <_dtoa_r+0x212>
 80031cc:	4b5d      	ldr	r3, [pc, #372]	@ (8003344 <_dtoa_r+0x2e4>)
 80031ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80031d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80031da:	f7fd fc87 	bl	8000aec <__aeabi_dcmplt>
 80031de:	2800      	cmp	r0, #0
 80031e0:	d049      	beq.n	8003276 <_dtoa_r+0x216>
 80031e2:	3f01      	subs	r7, #1
 80031e4:	2300      	movs	r3, #0
 80031e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80031e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80031ea:	1b9b      	subs	r3, r3, r6
 80031ec:	1e5a      	subs	r2, r3, #1
 80031ee:	bf45      	ittet	mi
 80031f0:	f1c3 0301 	rsbmi	r3, r3, #1
 80031f4:	9300      	strmi	r3, [sp, #0]
 80031f6:	2300      	movpl	r3, #0
 80031f8:	2300      	movmi	r3, #0
 80031fa:	9206      	str	r2, [sp, #24]
 80031fc:	bf54      	ite	pl
 80031fe:	9300      	strpl	r3, [sp, #0]
 8003200:	9306      	strmi	r3, [sp, #24]
 8003202:	2f00      	cmp	r7, #0
 8003204:	db39      	blt.n	800327a <_dtoa_r+0x21a>
 8003206:	9b06      	ldr	r3, [sp, #24]
 8003208:	970d      	str	r7, [sp, #52]	@ 0x34
 800320a:	443b      	add	r3, r7
 800320c:	9306      	str	r3, [sp, #24]
 800320e:	2300      	movs	r3, #0
 8003210:	9308      	str	r3, [sp, #32]
 8003212:	9b07      	ldr	r3, [sp, #28]
 8003214:	2b09      	cmp	r3, #9
 8003216:	d863      	bhi.n	80032e0 <_dtoa_r+0x280>
 8003218:	2b05      	cmp	r3, #5
 800321a:	bfc4      	itt	gt
 800321c:	3b04      	subgt	r3, #4
 800321e:	9307      	strgt	r3, [sp, #28]
 8003220:	9b07      	ldr	r3, [sp, #28]
 8003222:	f1a3 0302 	sub.w	r3, r3, #2
 8003226:	bfcc      	ite	gt
 8003228:	2400      	movgt	r4, #0
 800322a:	2401      	movle	r4, #1
 800322c:	2b03      	cmp	r3, #3
 800322e:	d863      	bhi.n	80032f8 <_dtoa_r+0x298>
 8003230:	e8df f003 	tbb	[pc, r3]
 8003234:	2b375452 	.word	0x2b375452
 8003238:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800323c:	441e      	add	r6, r3
 800323e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003242:	2b20      	cmp	r3, #32
 8003244:	bfc1      	itttt	gt
 8003246:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800324a:	409f      	lslgt	r7, r3
 800324c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003250:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003254:	bfd6      	itet	le
 8003256:	f1c3 0320 	rsble	r3, r3, #32
 800325a:	ea47 0003 	orrgt.w	r0, r7, r3
 800325e:	fa04 f003 	lslle.w	r0, r4, r3
 8003262:	f7fd f957 	bl	8000514 <__aeabi_ui2d>
 8003266:	2201      	movs	r2, #1
 8003268:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800326c:	3e01      	subs	r6, #1
 800326e:	9212      	str	r2, [sp, #72]	@ 0x48
 8003270:	e776      	b.n	8003160 <_dtoa_r+0x100>
 8003272:	2301      	movs	r3, #1
 8003274:	e7b7      	b.n	80031e6 <_dtoa_r+0x186>
 8003276:	9010      	str	r0, [sp, #64]	@ 0x40
 8003278:	e7b6      	b.n	80031e8 <_dtoa_r+0x188>
 800327a:	9b00      	ldr	r3, [sp, #0]
 800327c:	1bdb      	subs	r3, r3, r7
 800327e:	9300      	str	r3, [sp, #0]
 8003280:	427b      	negs	r3, r7
 8003282:	9308      	str	r3, [sp, #32]
 8003284:	2300      	movs	r3, #0
 8003286:	930d      	str	r3, [sp, #52]	@ 0x34
 8003288:	e7c3      	b.n	8003212 <_dtoa_r+0x1b2>
 800328a:	2301      	movs	r3, #1
 800328c:	9309      	str	r3, [sp, #36]	@ 0x24
 800328e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003290:	eb07 0b03 	add.w	fp, r7, r3
 8003294:	f10b 0301 	add.w	r3, fp, #1
 8003298:	2b01      	cmp	r3, #1
 800329a:	9303      	str	r3, [sp, #12]
 800329c:	bfb8      	it	lt
 800329e:	2301      	movlt	r3, #1
 80032a0:	e006      	b.n	80032b0 <_dtoa_r+0x250>
 80032a2:	2301      	movs	r3, #1
 80032a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80032a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	dd28      	ble.n	80032fe <_dtoa_r+0x29e>
 80032ac:	469b      	mov	fp, r3
 80032ae:	9303      	str	r3, [sp, #12]
 80032b0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80032b4:	2100      	movs	r1, #0
 80032b6:	2204      	movs	r2, #4
 80032b8:	f102 0514 	add.w	r5, r2, #20
 80032bc:	429d      	cmp	r5, r3
 80032be:	d926      	bls.n	800330e <_dtoa_r+0x2ae>
 80032c0:	6041      	str	r1, [r0, #4]
 80032c2:	4648      	mov	r0, r9
 80032c4:	f000 fd9c 	bl	8003e00 <_Balloc>
 80032c8:	4682      	mov	sl, r0
 80032ca:	2800      	cmp	r0, #0
 80032cc:	d142      	bne.n	8003354 <_dtoa_r+0x2f4>
 80032ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003348 <_dtoa_r+0x2e8>)
 80032d0:	4602      	mov	r2, r0
 80032d2:	f240 11af 	movw	r1, #431	@ 0x1af
 80032d6:	e6da      	b.n	800308e <_dtoa_r+0x2e>
 80032d8:	2300      	movs	r3, #0
 80032da:	e7e3      	b.n	80032a4 <_dtoa_r+0x244>
 80032dc:	2300      	movs	r3, #0
 80032de:	e7d5      	b.n	800328c <_dtoa_r+0x22c>
 80032e0:	2401      	movs	r4, #1
 80032e2:	2300      	movs	r3, #0
 80032e4:	9307      	str	r3, [sp, #28]
 80032e6:	9409      	str	r4, [sp, #36]	@ 0x24
 80032e8:	f04f 3bff 	mov.w	fp, #4294967295
 80032ec:	2200      	movs	r2, #0
 80032ee:	f8cd b00c 	str.w	fp, [sp, #12]
 80032f2:	2312      	movs	r3, #18
 80032f4:	920c      	str	r2, [sp, #48]	@ 0x30
 80032f6:	e7db      	b.n	80032b0 <_dtoa_r+0x250>
 80032f8:	2301      	movs	r3, #1
 80032fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80032fc:	e7f4      	b.n	80032e8 <_dtoa_r+0x288>
 80032fe:	f04f 0b01 	mov.w	fp, #1
 8003302:	f8cd b00c 	str.w	fp, [sp, #12]
 8003306:	465b      	mov	r3, fp
 8003308:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800330c:	e7d0      	b.n	80032b0 <_dtoa_r+0x250>
 800330e:	3101      	adds	r1, #1
 8003310:	0052      	lsls	r2, r2, #1
 8003312:	e7d1      	b.n	80032b8 <_dtoa_r+0x258>
 8003314:	f3af 8000 	nop.w
 8003318:	636f4361 	.word	0x636f4361
 800331c:	3fd287a7 	.word	0x3fd287a7
 8003320:	8b60c8b3 	.word	0x8b60c8b3
 8003324:	3fc68a28 	.word	0x3fc68a28
 8003328:	509f79fb 	.word	0x509f79fb
 800332c:	3fd34413 	.word	0x3fd34413
 8003330:	08004cf1 	.word	0x08004cf1
 8003334:	08004d08 	.word	0x08004d08
 8003338:	7ff00000 	.word	0x7ff00000
 800333c:	08004cc1 	.word	0x08004cc1
 8003340:	3ff80000 	.word	0x3ff80000
 8003344:	08004e58 	.word	0x08004e58
 8003348:	08004d60 	.word	0x08004d60
 800334c:	08004ced 	.word	0x08004ced
 8003350:	08004cc0 	.word	0x08004cc0
 8003354:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003358:	6018      	str	r0, [r3, #0]
 800335a:	9b03      	ldr	r3, [sp, #12]
 800335c:	2b0e      	cmp	r3, #14
 800335e:	f200 80a1 	bhi.w	80034a4 <_dtoa_r+0x444>
 8003362:	2c00      	cmp	r4, #0
 8003364:	f000 809e 	beq.w	80034a4 <_dtoa_r+0x444>
 8003368:	2f00      	cmp	r7, #0
 800336a:	dd33      	ble.n	80033d4 <_dtoa_r+0x374>
 800336c:	4b9c      	ldr	r3, [pc, #624]	@ (80035e0 <_dtoa_r+0x580>)
 800336e:	f007 020f 	and.w	r2, r7, #15
 8003372:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003376:	ed93 7b00 	vldr	d7, [r3]
 800337a:	05f8      	lsls	r0, r7, #23
 800337c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8003380:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003384:	d516      	bpl.n	80033b4 <_dtoa_r+0x354>
 8003386:	4b97      	ldr	r3, [pc, #604]	@ (80035e4 <_dtoa_r+0x584>)
 8003388:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800338c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003390:	f7fd fa64 	bl	800085c <__aeabi_ddiv>
 8003394:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003398:	f004 040f 	and.w	r4, r4, #15
 800339c:	2603      	movs	r6, #3
 800339e:	4d91      	ldr	r5, [pc, #580]	@ (80035e4 <_dtoa_r+0x584>)
 80033a0:	b954      	cbnz	r4, 80033b8 <_dtoa_r+0x358>
 80033a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80033a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80033aa:	f7fd fa57 	bl	800085c <__aeabi_ddiv>
 80033ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80033b2:	e028      	b.n	8003406 <_dtoa_r+0x3a6>
 80033b4:	2602      	movs	r6, #2
 80033b6:	e7f2      	b.n	800339e <_dtoa_r+0x33e>
 80033b8:	07e1      	lsls	r1, r4, #31
 80033ba:	d508      	bpl.n	80033ce <_dtoa_r+0x36e>
 80033bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80033c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80033c4:	f7fd f920 	bl	8000608 <__aeabi_dmul>
 80033c8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80033cc:	3601      	adds	r6, #1
 80033ce:	1064      	asrs	r4, r4, #1
 80033d0:	3508      	adds	r5, #8
 80033d2:	e7e5      	b.n	80033a0 <_dtoa_r+0x340>
 80033d4:	f000 80af 	beq.w	8003536 <_dtoa_r+0x4d6>
 80033d8:	427c      	negs	r4, r7
 80033da:	4b81      	ldr	r3, [pc, #516]	@ (80035e0 <_dtoa_r+0x580>)
 80033dc:	4d81      	ldr	r5, [pc, #516]	@ (80035e4 <_dtoa_r+0x584>)
 80033de:	f004 020f 	and.w	r2, r4, #15
 80033e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80033e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80033ee:	f7fd f90b 	bl	8000608 <__aeabi_dmul>
 80033f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80033f6:	1124      	asrs	r4, r4, #4
 80033f8:	2300      	movs	r3, #0
 80033fa:	2602      	movs	r6, #2
 80033fc:	2c00      	cmp	r4, #0
 80033fe:	f040 808f 	bne.w	8003520 <_dtoa_r+0x4c0>
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1d3      	bne.n	80033ae <_dtoa_r+0x34e>
 8003406:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003408:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800340c:	2b00      	cmp	r3, #0
 800340e:	f000 8094 	beq.w	800353a <_dtoa_r+0x4da>
 8003412:	4b75      	ldr	r3, [pc, #468]	@ (80035e8 <_dtoa_r+0x588>)
 8003414:	2200      	movs	r2, #0
 8003416:	4620      	mov	r0, r4
 8003418:	4629      	mov	r1, r5
 800341a:	f7fd fb67 	bl	8000aec <__aeabi_dcmplt>
 800341e:	2800      	cmp	r0, #0
 8003420:	f000 808b 	beq.w	800353a <_dtoa_r+0x4da>
 8003424:	9b03      	ldr	r3, [sp, #12]
 8003426:	2b00      	cmp	r3, #0
 8003428:	f000 8087 	beq.w	800353a <_dtoa_r+0x4da>
 800342c:	f1bb 0f00 	cmp.w	fp, #0
 8003430:	dd34      	ble.n	800349c <_dtoa_r+0x43c>
 8003432:	4620      	mov	r0, r4
 8003434:	4b6d      	ldr	r3, [pc, #436]	@ (80035ec <_dtoa_r+0x58c>)
 8003436:	2200      	movs	r2, #0
 8003438:	4629      	mov	r1, r5
 800343a:	f7fd f8e5 	bl	8000608 <__aeabi_dmul>
 800343e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003442:	f107 38ff 	add.w	r8, r7, #4294967295
 8003446:	3601      	adds	r6, #1
 8003448:	465c      	mov	r4, fp
 800344a:	4630      	mov	r0, r6
 800344c:	f7fd f872 	bl	8000534 <__aeabi_i2d>
 8003450:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003454:	f7fd f8d8 	bl	8000608 <__aeabi_dmul>
 8003458:	4b65      	ldr	r3, [pc, #404]	@ (80035f0 <_dtoa_r+0x590>)
 800345a:	2200      	movs	r2, #0
 800345c:	f7fc ff1e 	bl	800029c <__adddf3>
 8003460:	4605      	mov	r5, r0
 8003462:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003466:	2c00      	cmp	r4, #0
 8003468:	d16a      	bne.n	8003540 <_dtoa_r+0x4e0>
 800346a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800346e:	4b61      	ldr	r3, [pc, #388]	@ (80035f4 <_dtoa_r+0x594>)
 8003470:	2200      	movs	r2, #0
 8003472:	f7fc ff11 	bl	8000298 <__aeabi_dsub>
 8003476:	4602      	mov	r2, r0
 8003478:	460b      	mov	r3, r1
 800347a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800347e:	462a      	mov	r2, r5
 8003480:	4633      	mov	r3, r6
 8003482:	f7fd fb51 	bl	8000b28 <__aeabi_dcmpgt>
 8003486:	2800      	cmp	r0, #0
 8003488:	f040 8298 	bne.w	80039bc <_dtoa_r+0x95c>
 800348c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003490:	462a      	mov	r2, r5
 8003492:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003496:	f7fd fb29 	bl	8000aec <__aeabi_dcmplt>
 800349a:	bb38      	cbnz	r0, 80034ec <_dtoa_r+0x48c>
 800349c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80034a0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80034a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f2c0 8157 	blt.w	800375a <_dtoa_r+0x6fa>
 80034ac:	2f0e      	cmp	r7, #14
 80034ae:	f300 8154 	bgt.w	800375a <_dtoa_r+0x6fa>
 80034b2:	4b4b      	ldr	r3, [pc, #300]	@ (80035e0 <_dtoa_r+0x580>)
 80034b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80034b8:	ed93 7b00 	vldr	d7, [r3]
 80034bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80034be:	2b00      	cmp	r3, #0
 80034c0:	ed8d 7b00 	vstr	d7, [sp]
 80034c4:	f280 80e5 	bge.w	8003692 <_dtoa_r+0x632>
 80034c8:	9b03      	ldr	r3, [sp, #12]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f300 80e1 	bgt.w	8003692 <_dtoa_r+0x632>
 80034d0:	d10c      	bne.n	80034ec <_dtoa_r+0x48c>
 80034d2:	4b48      	ldr	r3, [pc, #288]	@ (80035f4 <_dtoa_r+0x594>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	ec51 0b17 	vmov	r0, r1, d7
 80034da:	f7fd f895 	bl	8000608 <__aeabi_dmul>
 80034de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80034e2:	f7fd fb17 	bl	8000b14 <__aeabi_dcmpge>
 80034e6:	2800      	cmp	r0, #0
 80034e8:	f000 8266 	beq.w	80039b8 <_dtoa_r+0x958>
 80034ec:	2400      	movs	r4, #0
 80034ee:	4625      	mov	r5, r4
 80034f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80034f2:	4656      	mov	r6, sl
 80034f4:	ea6f 0803 	mvn.w	r8, r3
 80034f8:	2700      	movs	r7, #0
 80034fa:	4621      	mov	r1, r4
 80034fc:	4648      	mov	r0, r9
 80034fe:	f000 fcbf 	bl	8003e80 <_Bfree>
 8003502:	2d00      	cmp	r5, #0
 8003504:	f000 80bd 	beq.w	8003682 <_dtoa_r+0x622>
 8003508:	b12f      	cbz	r7, 8003516 <_dtoa_r+0x4b6>
 800350a:	42af      	cmp	r7, r5
 800350c:	d003      	beq.n	8003516 <_dtoa_r+0x4b6>
 800350e:	4639      	mov	r1, r7
 8003510:	4648      	mov	r0, r9
 8003512:	f000 fcb5 	bl	8003e80 <_Bfree>
 8003516:	4629      	mov	r1, r5
 8003518:	4648      	mov	r0, r9
 800351a:	f000 fcb1 	bl	8003e80 <_Bfree>
 800351e:	e0b0      	b.n	8003682 <_dtoa_r+0x622>
 8003520:	07e2      	lsls	r2, r4, #31
 8003522:	d505      	bpl.n	8003530 <_dtoa_r+0x4d0>
 8003524:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003528:	f7fd f86e 	bl	8000608 <__aeabi_dmul>
 800352c:	3601      	adds	r6, #1
 800352e:	2301      	movs	r3, #1
 8003530:	1064      	asrs	r4, r4, #1
 8003532:	3508      	adds	r5, #8
 8003534:	e762      	b.n	80033fc <_dtoa_r+0x39c>
 8003536:	2602      	movs	r6, #2
 8003538:	e765      	b.n	8003406 <_dtoa_r+0x3a6>
 800353a:	9c03      	ldr	r4, [sp, #12]
 800353c:	46b8      	mov	r8, r7
 800353e:	e784      	b.n	800344a <_dtoa_r+0x3ea>
 8003540:	4b27      	ldr	r3, [pc, #156]	@ (80035e0 <_dtoa_r+0x580>)
 8003542:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003544:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003548:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800354c:	4454      	add	r4, sl
 800354e:	2900      	cmp	r1, #0
 8003550:	d054      	beq.n	80035fc <_dtoa_r+0x59c>
 8003552:	4929      	ldr	r1, [pc, #164]	@ (80035f8 <_dtoa_r+0x598>)
 8003554:	2000      	movs	r0, #0
 8003556:	f7fd f981 	bl	800085c <__aeabi_ddiv>
 800355a:	4633      	mov	r3, r6
 800355c:	462a      	mov	r2, r5
 800355e:	f7fc fe9b 	bl	8000298 <__aeabi_dsub>
 8003562:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003566:	4656      	mov	r6, sl
 8003568:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800356c:	f7fd fafc 	bl	8000b68 <__aeabi_d2iz>
 8003570:	4605      	mov	r5, r0
 8003572:	f7fc ffdf 	bl	8000534 <__aeabi_i2d>
 8003576:	4602      	mov	r2, r0
 8003578:	460b      	mov	r3, r1
 800357a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800357e:	f7fc fe8b 	bl	8000298 <__aeabi_dsub>
 8003582:	3530      	adds	r5, #48	@ 0x30
 8003584:	4602      	mov	r2, r0
 8003586:	460b      	mov	r3, r1
 8003588:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800358c:	f806 5b01 	strb.w	r5, [r6], #1
 8003590:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003594:	f7fd faaa 	bl	8000aec <__aeabi_dcmplt>
 8003598:	2800      	cmp	r0, #0
 800359a:	d172      	bne.n	8003682 <_dtoa_r+0x622>
 800359c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80035a0:	4911      	ldr	r1, [pc, #68]	@ (80035e8 <_dtoa_r+0x588>)
 80035a2:	2000      	movs	r0, #0
 80035a4:	f7fc fe78 	bl	8000298 <__aeabi_dsub>
 80035a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80035ac:	f7fd fa9e 	bl	8000aec <__aeabi_dcmplt>
 80035b0:	2800      	cmp	r0, #0
 80035b2:	f040 80b4 	bne.w	800371e <_dtoa_r+0x6be>
 80035b6:	42a6      	cmp	r6, r4
 80035b8:	f43f af70 	beq.w	800349c <_dtoa_r+0x43c>
 80035bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80035c0:	4b0a      	ldr	r3, [pc, #40]	@ (80035ec <_dtoa_r+0x58c>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	f7fd f820 	bl	8000608 <__aeabi_dmul>
 80035c8:	4b08      	ldr	r3, [pc, #32]	@ (80035ec <_dtoa_r+0x58c>)
 80035ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80035ce:	2200      	movs	r2, #0
 80035d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80035d4:	f7fd f818 	bl	8000608 <__aeabi_dmul>
 80035d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80035dc:	e7c4      	b.n	8003568 <_dtoa_r+0x508>
 80035de:	bf00      	nop
 80035e0:	08004e58 	.word	0x08004e58
 80035e4:	08004e30 	.word	0x08004e30
 80035e8:	3ff00000 	.word	0x3ff00000
 80035ec:	40240000 	.word	0x40240000
 80035f0:	401c0000 	.word	0x401c0000
 80035f4:	40140000 	.word	0x40140000
 80035f8:	3fe00000 	.word	0x3fe00000
 80035fc:	4631      	mov	r1, r6
 80035fe:	4628      	mov	r0, r5
 8003600:	f7fd f802 	bl	8000608 <__aeabi_dmul>
 8003604:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003608:	9413      	str	r4, [sp, #76]	@ 0x4c
 800360a:	4656      	mov	r6, sl
 800360c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003610:	f7fd faaa 	bl	8000b68 <__aeabi_d2iz>
 8003614:	4605      	mov	r5, r0
 8003616:	f7fc ff8d 	bl	8000534 <__aeabi_i2d>
 800361a:	4602      	mov	r2, r0
 800361c:	460b      	mov	r3, r1
 800361e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003622:	f7fc fe39 	bl	8000298 <__aeabi_dsub>
 8003626:	3530      	adds	r5, #48	@ 0x30
 8003628:	f806 5b01 	strb.w	r5, [r6], #1
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	42a6      	cmp	r6, r4
 8003632:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003636:	f04f 0200 	mov.w	r2, #0
 800363a:	d124      	bne.n	8003686 <_dtoa_r+0x626>
 800363c:	4baf      	ldr	r3, [pc, #700]	@ (80038fc <_dtoa_r+0x89c>)
 800363e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003642:	f7fc fe2b 	bl	800029c <__adddf3>
 8003646:	4602      	mov	r2, r0
 8003648:	460b      	mov	r3, r1
 800364a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800364e:	f7fd fa6b 	bl	8000b28 <__aeabi_dcmpgt>
 8003652:	2800      	cmp	r0, #0
 8003654:	d163      	bne.n	800371e <_dtoa_r+0x6be>
 8003656:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800365a:	49a8      	ldr	r1, [pc, #672]	@ (80038fc <_dtoa_r+0x89c>)
 800365c:	2000      	movs	r0, #0
 800365e:	f7fc fe1b 	bl	8000298 <__aeabi_dsub>
 8003662:	4602      	mov	r2, r0
 8003664:	460b      	mov	r3, r1
 8003666:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800366a:	f7fd fa3f 	bl	8000aec <__aeabi_dcmplt>
 800366e:	2800      	cmp	r0, #0
 8003670:	f43f af14 	beq.w	800349c <_dtoa_r+0x43c>
 8003674:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8003676:	1e73      	subs	r3, r6, #1
 8003678:	9313      	str	r3, [sp, #76]	@ 0x4c
 800367a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800367e:	2b30      	cmp	r3, #48	@ 0x30
 8003680:	d0f8      	beq.n	8003674 <_dtoa_r+0x614>
 8003682:	4647      	mov	r7, r8
 8003684:	e03b      	b.n	80036fe <_dtoa_r+0x69e>
 8003686:	4b9e      	ldr	r3, [pc, #632]	@ (8003900 <_dtoa_r+0x8a0>)
 8003688:	f7fc ffbe 	bl	8000608 <__aeabi_dmul>
 800368c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003690:	e7bc      	b.n	800360c <_dtoa_r+0x5ac>
 8003692:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8003696:	4656      	mov	r6, sl
 8003698:	e9dd 2300 	ldrd	r2, r3, [sp]
 800369c:	4620      	mov	r0, r4
 800369e:	4629      	mov	r1, r5
 80036a0:	f7fd f8dc 	bl	800085c <__aeabi_ddiv>
 80036a4:	f7fd fa60 	bl	8000b68 <__aeabi_d2iz>
 80036a8:	4680      	mov	r8, r0
 80036aa:	f7fc ff43 	bl	8000534 <__aeabi_i2d>
 80036ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80036b2:	f7fc ffa9 	bl	8000608 <__aeabi_dmul>
 80036b6:	4602      	mov	r2, r0
 80036b8:	460b      	mov	r3, r1
 80036ba:	4620      	mov	r0, r4
 80036bc:	4629      	mov	r1, r5
 80036be:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80036c2:	f7fc fde9 	bl	8000298 <__aeabi_dsub>
 80036c6:	f806 4b01 	strb.w	r4, [r6], #1
 80036ca:	9d03      	ldr	r5, [sp, #12]
 80036cc:	eba6 040a 	sub.w	r4, r6, sl
 80036d0:	42a5      	cmp	r5, r4
 80036d2:	4602      	mov	r2, r0
 80036d4:	460b      	mov	r3, r1
 80036d6:	d133      	bne.n	8003740 <_dtoa_r+0x6e0>
 80036d8:	f7fc fde0 	bl	800029c <__adddf3>
 80036dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80036e0:	4604      	mov	r4, r0
 80036e2:	460d      	mov	r5, r1
 80036e4:	f7fd fa20 	bl	8000b28 <__aeabi_dcmpgt>
 80036e8:	b9c0      	cbnz	r0, 800371c <_dtoa_r+0x6bc>
 80036ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80036ee:	4620      	mov	r0, r4
 80036f0:	4629      	mov	r1, r5
 80036f2:	f7fd f9f1 	bl	8000ad8 <__aeabi_dcmpeq>
 80036f6:	b110      	cbz	r0, 80036fe <_dtoa_r+0x69e>
 80036f8:	f018 0f01 	tst.w	r8, #1
 80036fc:	d10e      	bne.n	800371c <_dtoa_r+0x6bc>
 80036fe:	9902      	ldr	r1, [sp, #8]
 8003700:	4648      	mov	r0, r9
 8003702:	f000 fbbd 	bl	8003e80 <_Bfree>
 8003706:	2300      	movs	r3, #0
 8003708:	7033      	strb	r3, [r6, #0]
 800370a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800370c:	3701      	adds	r7, #1
 800370e:	601f      	str	r7, [r3, #0]
 8003710:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003712:	2b00      	cmp	r3, #0
 8003714:	f000 824b 	beq.w	8003bae <_dtoa_r+0xb4e>
 8003718:	601e      	str	r6, [r3, #0]
 800371a:	e248      	b.n	8003bae <_dtoa_r+0xb4e>
 800371c:	46b8      	mov	r8, r7
 800371e:	4633      	mov	r3, r6
 8003720:	461e      	mov	r6, r3
 8003722:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003726:	2a39      	cmp	r2, #57	@ 0x39
 8003728:	d106      	bne.n	8003738 <_dtoa_r+0x6d8>
 800372a:	459a      	cmp	sl, r3
 800372c:	d1f8      	bne.n	8003720 <_dtoa_r+0x6c0>
 800372e:	2230      	movs	r2, #48	@ 0x30
 8003730:	f108 0801 	add.w	r8, r8, #1
 8003734:	f88a 2000 	strb.w	r2, [sl]
 8003738:	781a      	ldrb	r2, [r3, #0]
 800373a:	3201      	adds	r2, #1
 800373c:	701a      	strb	r2, [r3, #0]
 800373e:	e7a0      	b.n	8003682 <_dtoa_r+0x622>
 8003740:	4b6f      	ldr	r3, [pc, #444]	@ (8003900 <_dtoa_r+0x8a0>)
 8003742:	2200      	movs	r2, #0
 8003744:	f7fc ff60 	bl	8000608 <__aeabi_dmul>
 8003748:	2200      	movs	r2, #0
 800374a:	2300      	movs	r3, #0
 800374c:	4604      	mov	r4, r0
 800374e:	460d      	mov	r5, r1
 8003750:	f7fd f9c2 	bl	8000ad8 <__aeabi_dcmpeq>
 8003754:	2800      	cmp	r0, #0
 8003756:	d09f      	beq.n	8003698 <_dtoa_r+0x638>
 8003758:	e7d1      	b.n	80036fe <_dtoa_r+0x69e>
 800375a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800375c:	2a00      	cmp	r2, #0
 800375e:	f000 80ea 	beq.w	8003936 <_dtoa_r+0x8d6>
 8003762:	9a07      	ldr	r2, [sp, #28]
 8003764:	2a01      	cmp	r2, #1
 8003766:	f300 80cd 	bgt.w	8003904 <_dtoa_r+0x8a4>
 800376a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800376c:	2a00      	cmp	r2, #0
 800376e:	f000 80c1 	beq.w	80038f4 <_dtoa_r+0x894>
 8003772:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003776:	9c08      	ldr	r4, [sp, #32]
 8003778:	9e00      	ldr	r6, [sp, #0]
 800377a:	9a00      	ldr	r2, [sp, #0]
 800377c:	441a      	add	r2, r3
 800377e:	9200      	str	r2, [sp, #0]
 8003780:	9a06      	ldr	r2, [sp, #24]
 8003782:	2101      	movs	r1, #1
 8003784:	441a      	add	r2, r3
 8003786:	4648      	mov	r0, r9
 8003788:	9206      	str	r2, [sp, #24]
 800378a:	f000 fc2d 	bl	8003fe8 <__i2b>
 800378e:	4605      	mov	r5, r0
 8003790:	b166      	cbz	r6, 80037ac <_dtoa_r+0x74c>
 8003792:	9b06      	ldr	r3, [sp, #24]
 8003794:	2b00      	cmp	r3, #0
 8003796:	dd09      	ble.n	80037ac <_dtoa_r+0x74c>
 8003798:	42b3      	cmp	r3, r6
 800379a:	9a00      	ldr	r2, [sp, #0]
 800379c:	bfa8      	it	ge
 800379e:	4633      	movge	r3, r6
 80037a0:	1ad2      	subs	r2, r2, r3
 80037a2:	9200      	str	r2, [sp, #0]
 80037a4:	9a06      	ldr	r2, [sp, #24]
 80037a6:	1af6      	subs	r6, r6, r3
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	9306      	str	r3, [sp, #24]
 80037ac:	9b08      	ldr	r3, [sp, #32]
 80037ae:	b30b      	cbz	r3, 80037f4 <_dtoa_r+0x794>
 80037b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f000 80c6 	beq.w	8003944 <_dtoa_r+0x8e4>
 80037b8:	2c00      	cmp	r4, #0
 80037ba:	f000 80c0 	beq.w	800393e <_dtoa_r+0x8de>
 80037be:	4629      	mov	r1, r5
 80037c0:	4622      	mov	r2, r4
 80037c2:	4648      	mov	r0, r9
 80037c4:	f000 fcc8 	bl	8004158 <__pow5mult>
 80037c8:	9a02      	ldr	r2, [sp, #8]
 80037ca:	4601      	mov	r1, r0
 80037cc:	4605      	mov	r5, r0
 80037ce:	4648      	mov	r0, r9
 80037d0:	f000 fc20 	bl	8004014 <__multiply>
 80037d4:	9902      	ldr	r1, [sp, #8]
 80037d6:	4680      	mov	r8, r0
 80037d8:	4648      	mov	r0, r9
 80037da:	f000 fb51 	bl	8003e80 <_Bfree>
 80037de:	9b08      	ldr	r3, [sp, #32]
 80037e0:	1b1b      	subs	r3, r3, r4
 80037e2:	9308      	str	r3, [sp, #32]
 80037e4:	f000 80b1 	beq.w	800394a <_dtoa_r+0x8ea>
 80037e8:	9a08      	ldr	r2, [sp, #32]
 80037ea:	4641      	mov	r1, r8
 80037ec:	4648      	mov	r0, r9
 80037ee:	f000 fcb3 	bl	8004158 <__pow5mult>
 80037f2:	9002      	str	r0, [sp, #8]
 80037f4:	2101      	movs	r1, #1
 80037f6:	4648      	mov	r0, r9
 80037f8:	f000 fbf6 	bl	8003fe8 <__i2b>
 80037fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80037fe:	4604      	mov	r4, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 81d8 	beq.w	8003bb6 <_dtoa_r+0xb56>
 8003806:	461a      	mov	r2, r3
 8003808:	4601      	mov	r1, r0
 800380a:	4648      	mov	r0, r9
 800380c:	f000 fca4 	bl	8004158 <__pow5mult>
 8003810:	9b07      	ldr	r3, [sp, #28]
 8003812:	2b01      	cmp	r3, #1
 8003814:	4604      	mov	r4, r0
 8003816:	f300 809f 	bgt.w	8003958 <_dtoa_r+0x8f8>
 800381a:	9b04      	ldr	r3, [sp, #16]
 800381c:	2b00      	cmp	r3, #0
 800381e:	f040 8097 	bne.w	8003950 <_dtoa_r+0x8f0>
 8003822:	9b05      	ldr	r3, [sp, #20]
 8003824:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003828:	2b00      	cmp	r3, #0
 800382a:	f040 8093 	bne.w	8003954 <_dtoa_r+0x8f4>
 800382e:	9b05      	ldr	r3, [sp, #20]
 8003830:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003834:	0d1b      	lsrs	r3, r3, #20
 8003836:	051b      	lsls	r3, r3, #20
 8003838:	b133      	cbz	r3, 8003848 <_dtoa_r+0x7e8>
 800383a:	9b00      	ldr	r3, [sp, #0]
 800383c:	3301      	adds	r3, #1
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	9b06      	ldr	r3, [sp, #24]
 8003842:	3301      	adds	r3, #1
 8003844:	9306      	str	r3, [sp, #24]
 8003846:	2301      	movs	r3, #1
 8003848:	9308      	str	r3, [sp, #32]
 800384a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800384c:	2b00      	cmp	r3, #0
 800384e:	f000 81b8 	beq.w	8003bc2 <_dtoa_r+0xb62>
 8003852:	6923      	ldr	r3, [r4, #16]
 8003854:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003858:	6918      	ldr	r0, [r3, #16]
 800385a:	f000 fb79 	bl	8003f50 <__hi0bits>
 800385e:	f1c0 0020 	rsb	r0, r0, #32
 8003862:	9b06      	ldr	r3, [sp, #24]
 8003864:	4418      	add	r0, r3
 8003866:	f010 001f 	ands.w	r0, r0, #31
 800386a:	f000 8082 	beq.w	8003972 <_dtoa_r+0x912>
 800386e:	f1c0 0320 	rsb	r3, r0, #32
 8003872:	2b04      	cmp	r3, #4
 8003874:	dd73      	ble.n	800395e <_dtoa_r+0x8fe>
 8003876:	9b00      	ldr	r3, [sp, #0]
 8003878:	f1c0 001c 	rsb	r0, r0, #28
 800387c:	4403      	add	r3, r0
 800387e:	9300      	str	r3, [sp, #0]
 8003880:	9b06      	ldr	r3, [sp, #24]
 8003882:	4403      	add	r3, r0
 8003884:	4406      	add	r6, r0
 8003886:	9306      	str	r3, [sp, #24]
 8003888:	9b00      	ldr	r3, [sp, #0]
 800388a:	2b00      	cmp	r3, #0
 800388c:	dd05      	ble.n	800389a <_dtoa_r+0x83a>
 800388e:	9902      	ldr	r1, [sp, #8]
 8003890:	461a      	mov	r2, r3
 8003892:	4648      	mov	r0, r9
 8003894:	f000 fcba 	bl	800420c <__lshift>
 8003898:	9002      	str	r0, [sp, #8]
 800389a:	9b06      	ldr	r3, [sp, #24]
 800389c:	2b00      	cmp	r3, #0
 800389e:	dd05      	ble.n	80038ac <_dtoa_r+0x84c>
 80038a0:	4621      	mov	r1, r4
 80038a2:	461a      	mov	r2, r3
 80038a4:	4648      	mov	r0, r9
 80038a6:	f000 fcb1 	bl	800420c <__lshift>
 80038aa:	4604      	mov	r4, r0
 80038ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d061      	beq.n	8003976 <_dtoa_r+0x916>
 80038b2:	9802      	ldr	r0, [sp, #8]
 80038b4:	4621      	mov	r1, r4
 80038b6:	f000 fd15 	bl	80042e4 <__mcmp>
 80038ba:	2800      	cmp	r0, #0
 80038bc:	da5b      	bge.n	8003976 <_dtoa_r+0x916>
 80038be:	2300      	movs	r3, #0
 80038c0:	9902      	ldr	r1, [sp, #8]
 80038c2:	220a      	movs	r2, #10
 80038c4:	4648      	mov	r0, r9
 80038c6:	f000 fafd 	bl	8003ec4 <__multadd>
 80038ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038cc:	9002      	str	r0, [sp, #8]
 80038ce:	f107 38ff 	add.w	r8, r7, #4294967295
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 8177 	beq.w	8003bc6 <_dtoa_r+0xb66>
 80038d8:	4629      	mov	r1, r5
 80038da:	2300      	movs	r3, #0
 80038dc:	220a      	movs	r2, #10
 80038de:	4648      	mov	r0, r9
 80038e0:	f000 faf0 	bl	8003ec4 <__multadd>
 80038e4:	f1bb 0f00 	cmp.w	fp, #0
 80038e8:	4605      	mov	r5, r0
 80038ea:	dc6f      	bgt.n	80039cc <_dtoa_r+0x96c>
 80038ec:	9b07      	ldr	r3, [sp, #28]
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	dc49      	bgt.n	8003986 <_dtoa_r+0x926>
 80038f2:	e06b      	b.n	80039cc <_dtoa_r+0x96c>
 80038f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80038f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80038fa:	e73c      	b.n	8003776 <_dtoa_r+0x716>
 80038fc:	3fe00000 	.word	0x3fe00000
 8003900:	40240000 	.word	0x40240000
 8003904:	9b03      	ldr	r3, [sp, #12]
 8003906:	1e5c      	subs	r4, r3, #1
 8003908:	9b08      	ldr	r3, [sp, #32]
 800390a:	42a3      	cmp	r3, r4
 800390c:	db09      	blt.n	8003922 <_dtoa_r+0x8c2>
 800390e:	1b1c      	subs	r4, r3, r4
 8003910:	9b03      	ldr	r3, [sp, #12]
 8003912:	2b00      	cmp	r3, #0
 8003914:	f6bf af30 	bge.w	8003778 <_dtoa_r+0x718>
 8003918:	9b00      	ldr	r3, [sp, #0]
 800391a:	9a03      	ldr	r2, [sp, #12]
 800391c:	1a9e      	subs	r6, r3, r2
 800391e:	2300      	movs	r3, #0
 8003920:	e72b      	b.n	800377a <_dtoa_r+0x71a>
 8003922:	9b08      	ldr	r3, [sp, #32]
 8003924:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003926:	9408      	str	r4, [sp, #32]
 8003928:	1ae3      	subs	r3, r4, r3
 800392a:	441a      	add	r2, r3
 800392c:	9e00      	ldr	r6, [sp, #0]
 800392e:	9b03      	ldr	r3, [sp, #12]
 8003930:	920d      	str	r2, [sp, #52]	@ 0x34
 8003932:	2400      	movs	r4, #0
 8003934:	e721      	b.n	800377a <_dtoa_r+0x71a>
 8003936:	9c08      	ldr	r4, [sp, #32]
 8003938:	9e00      	ldr	r6, [sp, #0]
 800393a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800393c:	e728      	b.n	8003790 <_dtoa_r+0x730>
 800393e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8003942:	e751      	b.n	80037e8 <_dtoa_r+0x788>
 8003944:	9a08      	ldr	r2, [sp, #32]
 8003946:	9902      	ldr	r1, [sp, #8]
 8003948:	e750      	b.n	80037ec <_dtoa_r+0x78c>
 800394a:	f8cd 8008 	str.w	r8, [sp, #8]
 800394e:	e751      	b.n	80037f4 <_dtoa_r+0x794>
 8003950:	2300      	movs	r3, #0
 8003952:	e779      	b.n	8003848 <_dtoa_r+0x7e8>
 8003954:	9b04      	ldr	r3, [sp, #16]
 8003956:	e777      	b.n	8003848 <_dtoa_r+0x7e8>
 8003958:	2300      	movs	r3, #0
 800395a:	9308      	str	r3, [sp, #32]
 800395c:	e779      	b.n	8003852 <_dtoa_r+0x7f2>
 800395e:	d093      	beq.n	8003888 <_dtoa_r+0x828>
 8003960:	9a00      	ldr	r2, [sp, #0]
 8003962:	331c      	adds	r3, #28
 8003964:	441a      	add	r2, r3
 8003966:	9200      	str	r2, [sp, #0]
 8003968:	9a06      	ldr	r2, [sp, #24]
 800396a:	441a      	add	r2, r3
 800396c:	441e      	add	r6, r3
 800396e:	9206      	str	r2, [sp, #24]
 8003970:	e78a      	b.n	8003888 <_dtoa_r+0x828>
 8003972:	4603      	mov	r3, r0
 8003974:	e7f4      	b.n	8003960 <_dtoa_r+0x900>
 8003976:	9b03      	ldr	r3, [sp, #12]
 8003978:	2b00      	cmp	r3, #0
 800397a:	46b8      	mov	r8, r7
 800397c:	dc20      	bgt.n	80039c0 <_dtoa_r+0x960>
 800397e:	469b      	mov	fp, r3
 8003980:	9b07      	ldr	r3, [sp, #28]
 8003982:	2b02      	cmp	r3, #2
 8003984:	dd1e      	ble.n	80039c4 <_dtoa_r+0x964>
 8003986:	f1bb 0f00 	cmp.w	fp, #0
 800398a:	f47f adb1 	bne.w	80034f0 <_dtoa_r+0x490>
 800398e:	4621      	mov	r1, r4
 8003990:	465b      	mov	r3, fp
 8003992:	2205      	movs	r2, #5
 8003994:	4648      	mov	r0, r9
 8003996:	f000 fa95 	bl	8003ec4 <__multadd>
 800399a:	4601      	mov	r1, r0
 800399c:	4604      	mov	r4, r0
 800399e:	9802      	ldr	r0, [sp, #8]
 80039a0:	f000 fca0 	bl	80042e4 <__mcmp>
 80039a4:	2800      	cmp	r0, #0
 80039a6:	f77f ada3 	ble.w	80034f0 <_dtoa_r+0x490>
 80039aa:	4656      	mov	r6, sl
 80039ac:	2331      	movs	r3, #49	@ 0x31
 80039ae:	f806 3b01 	strb.w	r3, [r6], #1
 80039b2:	f108 0801 	add.w	r8, r8, #1
 80039b6:	e59f      	b.n	80034f8 <_dtoa_r+0x498>
 80039b8:	9c03      	ldr	r4, [sp, #12]
 80039ba:	46b8      	mov	r8, r7
 80039bc:	4625      	mov	r5, r4
 80039be:	e7f4      	b.n	80039aa <_dtoa_r+0x94a>
 80039c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80039c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	f000 8101 	beq.w	8003bce <_dtoa_r+0xb6e>
 80039cc:	2e00      	cmp	r6, #0
 80039ce:	dd05      	ble.n	80039dc <_dtoa_r+0x97c>
 80039d0:	4629      	mov	r1, r5
 80039d2:	4632      	mov	r2, r6
 80039d4:	4648      	mov	r0, r9
 80039d6:	f000 fc19 	bl	800420c <__lshift>
 80039da:	4605      	mov	r5, r0
 80039dc:	9b08      	ldr	r3, [sp, #32]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d05c      	beq.n	8003a9c <_dtoa_r+0xa3c>
 80039e2:	6869      	ldr	r1, [r5, #4]
 80039e4:	4648      	mov	r0, r9
 80039e6:	f000 fa0b 	bl	8003e00 <_Balloc>
 80039ea:	4606      	mov	r6, r0
 80039ec:	b928      	cbnz	r0, 80039fa <_dtoa_r+0x99a>
 80039ee:	4b82      	ldr	r3, [pc, #520]	@ (8003bf8 <_dtoa_r+0xb98>)
 80039f0:	4602      	mov	r2, r0
 80039f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80039f6:	f7ff bb4a 	b.w	800308e <_dtoa_r+0x2e>
 80039fa:	692a      	ldr	r2, [r5, #16]
 80039fc:	3202      	adds	r2, #2
 80039fe:	0092      	lsls	r2, r2, #2
 8003a00:	f105 010c 	add.w	r1, r5, #12
 8003a04:	300c      	adds	r0, #12
 8003a06:	f000 fe31 	bl	800466c <memcpy>
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	4631      	mov	r1, r6
 8003a0e:	4648      	mov	r0, r9
 8003a10:	f000 fbfc 	bl	800420c <__lshift>
 8003a14:	f10a 0301 	add.w	r3, sl, #1
 8003a18:	9300      	str	r3, [sp, #0]
 8003a1a:	eb0a 030b 	add.w	r3, sl, fp
 8003a1e:	9308      	str	r3, [sp, #32]
 8003a20:	9b04      	ldr	r3, [sp, #16]
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	462f      	mov	r7, r5
 8003a28:	9306      	str	r3, [sp, #24]
 8003a2a:	4605      	mov	r5, r0
 8003a2c:	9b00      	ldr	r3, [sp, #0]
 8003a2e:	9802      	ldr	r0, [sp, #8]
 8003a30:	4621      	mov	r1, r4
 8003a32:	f103 3bff 	add.w	fp, r3, #4294967295
 8003a36:	f7ff fa8a 	bl	8002f4e <quorem>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	3330      	adds	r3, #48	@ 0x30
 8003a3e:	9003      	str	r0, [sp, #12]
 8003a40:	4639      	mov	r1, r7
 8003a42:	9802      	ldr	r0, [sp, #8]
 8003a44:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a46:	f000 fc4d 	bl	80042e4 <__mcmp>
 8003a4a:	462a      	mov	r2, r5
 8003a4c:	9004      	str	r0, [sp, #16]
 8003a4e:	4621      	mov	r1, r4
 8003a50:	4648      	mov	r0, r9
 8003a52:	f000 fc63 	bl	800431c <__mdiff>
 8003a56:	68c2      	ldr	r2, [r0, #12]
 8003a58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a5a:	4606      	mov	r6, r0
 8003a5c:	bb02      	cbnz	r2, 8003aa0 <_dtoa_r+0xa40>
 8003a5e:	4601      	mov	r1, r0
 8003a60:	9802      	ldr	r0, [sp, #8]
 8003a62:	f000 fc3f 	bl	80042e4 <__mcmp>
 8003a66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a68:	4602      	mov	r2, r0
 8003a6a:	4631      	mov	r1, r6
 8003a6c:	4648      	mov	r0, r9
 8003a6e:	920c      	str	r2, [sp, #48]	@ 0x30
 8003a70:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a72:	f000 fa05 	bl	8003e80 <_Bfree>
 8003a76:	9b07      	ldr	r3, [sp, #28]
 8003a78:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003a7a:	9e00      	ldr	r6, [sp, #0]
 8003a7c:	ea42 0103 	orr.w	r1, r2, r3
 8003a80:	9b06      	ldr	r3, [sp, #24]
 8003a82:	4319      	orrs	r1, r3
 8003a84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a86:	d10d      	bne.n	8003aa4 <_dtoa_r+0xa44>
 8003a88:	2b39      	cmp	r3, #57	@ 0x39
 8003a8a:	d027      	beq.n	8003adc <_dtoa_r+0xa7c>
 8003a8c:	9a04      	ldr	r2, [sp, #16]
 8003a8e:	2a00      	cmp	r2, #0
 8003a90:	dd01      	ble.n	8003a96 <_dtoa_r+0xa36>
 8003a92:	9b03      	ldr	r3, [sp, #12]
 8003a94:	3331      	adds	r3, #49	@ 0x31
 8003a96:	f88b 3000 	strb.w	r3, [fp]
 8003a9a:	e52e      	b.n	80034fa <_dtoa_r+0x49a>
 8003a9c:	4628      	mov	r0, r5
 8003a9e:	e7b9      	b.n	8003a14 <_dtoa_r+0x9b4>
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	e7e2      	b.n	8003a6a <_dtoa_r+0xa0a>
 8003aa4:	9904      	ldr	r1, [sp, #16]
 8003aa6:	2900      	cmp	r1, #0
 8003aa8:	db04      	blt.n	8003ab4 <_dtoa_r+0xa54>
 8003aaa:	9807      	ldr	r0, [sp, #28]
 8003aac:	4301      	orrs	r1, r0
 8003aae:	9806      	ldr	r0, [sp, #24]
 8003ab0:	4301      	orrs	r1, r0
 8003ab2:	d120      	bne.n	8003af6 <_dtoa_r+0xa96>
 8003ab4:	2a00      	cmp	r2, #0
 8003ab6:	ddee      	ble.n	8003a96 <_dtoa_r+0xa36>
 8003ab8:	9902      	ldr	r1, [sp, #8]
 8003aba:	9300      	str	r3, [sp, #0]
 8003abc:	2201      	movs	r2, #1
 8003abe:	4648      	mov	r0, r9
 8003ac0:	f000 fba4 	bl	800420c <__lshift>
 8003ac4:	4621      	mov	r1, r4
 8003ac6:	9002      	str	r0, [sp, #8]
 8003ac8:	f000 fc0c 	bl	80042e4 <__mcmp>
 8003acc:	2800      	cmp	r0, #0
 8003ace:	9b00      	ldr	r3, [sp, #0]
 8003ad0:	dc02      	bgt.n	8003ad8 <_dtoa_r+0xa78>
 8003ad2:	d1e0      	bne.n	8003a96 <_dtoa_r+0xa36>
 8003ad4:	07da      	lsls	r2, r3, #31
 8003ad6:	d5de      	bpl.n	8003a96 <_dtoa_r+0xa36>
 8003ad8:	2b39      	cmp	r3, #57	@ 0x39
 8003ada:	d1da      	bne.n	8003a92 <_dtoa_r+0xa32>
 8003adc:	2339      	movs	r3, #57	@ 0x39
 8003ade:	f88b 3000 	strb.w	r3, [fp]
 8003ae2:	4633      	mov	r3, r6
 8003ae4:	461e      	mov	r6, r3
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8003aec:	2a39      	cmp	r2, #57	@ 0x39
 8003aee:	d04e      	beq.n	8003b8e <_dtoa_r+0xb2e>
 8003af0:	3201      	adds	r2, #1
 8003af2:	701a      	strb	r2, [r3, #0]
 8003af4:	e501      	b.n	80034fa <_dtoa_r+0x49a>
 8003af6:	2a00      	cmp	r2, #0
 8003af8:	dd03      	ble.n	8003b02 <_dtoa_r+0xaa2>
 8003afa:	2b39      	cmp	r3, #57	@ 0x39
 8003afc:	d0ee      	beq.n	8003adc <_dtoa_r+0xa7c>
 8003afe:	3301      	adds	r3, #1
 8003b00:	e7c9      	b.n	8003a96 <_dtoa_r+0xa36>
 8003b02:	9a00      	ldr	r2, [sp, #0]
 8003b04:	9908      	ldr	r1, [sp, #32]
 8003b06:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003b0a:	428a      	cmp	r2, r1
 8003b0c:	d028      	beq.n	8003b60 <_dtoa_r+0xb00>
 8003b0e:	9902      	ldr	r1, [sp, #8]
 8003b10:	2300      	movs	r3, #0
 8003b12:	220a      	movs	r2, #10
 8003b14:	4648      	mov	r0, r9
 8003b16:	f000 f9d5 	bl	8003ec4 <__multadd>
 8003b1a:	42af      	cmp	r7, r5
 8003b1c:	9002      	str	r0, [sp, #8]
 8003b1e:	f04f 0300 	mov.w	r3, #0
 8003b22:	f04f 020a 	mov.w	r2, #10
 8003b26:	4639      	mov	r1, r7
 8003b28:	4648      	mov	r0, r9
 8003b2a:	d107      	bne.n	8003b3c <_dtoa_r+0xadc>
 8003b2c:	f000 f9ca 	bl	8003ec4 <__multadd>
 8003b30:	4607      	mov	r7, r0
 8003b32:	4605      	mov	r5, r0
 8003b34:	9b00      	ldr	r3, [sp, #0]
 8003b36:	3301      	adds	r3, #1
 8003b38:	9300      	str	r3, [sp, #0]
 8003b3a:	e777      	b.n	8003a2c <_dtoa_r+0x9cc>
 8003b3c:	f000 f9c2 	bl	8003ec4 <__multadd>
 8003b40:	4629      	mov	r1, r5
 8003b42:	4607      	mov	r7, r0
 8003b44:	2300      	movs	r3, #0
 8003b46:	220a      	movs	r2, #10
 8003b48:	4648      	mov	r0, r9
 8003b4a:	f000 f9bb 	bl	8003ec4 <__multadd>
 8003b4e:	4605      	mov	r5, r0
 8003b50:	e7f0      	b.n	8003b34 <_dtoa_r+0xad4>
 8003b52:	f1bb 0f00 	cmp.w	fp, #0
 8003b56:	bfcc      	ite	gt
 8003b58:	465e      	movgt	r6, fp
 8003b5a:	2601      	movle	r6, #1
 8003b5c:	4456      	add	r6, sl
 8003b5e:	2700      	movs	r7, #0
 8003b60:	9902      	ldr	r1, [sp, #8]
 8003b62:	9300      	str	r3, [sp, #0]
 8003b64:	2201      	movs	r2, #1
 8003b66:	4648      	mov	r0, r9
 8003b68:	f000 fb50 	bl	800420c <__lshift>
 8003b6c:	4621      	mov	r1, r4
 8003b6e:	9002      	str	r0, [sp, #8]
 8003b70:	f000 fbb8 	bl	80042e4 <__mcmp>
 8003b74:	2800      	cmp	r0, #0
 8003b76:	dcb4      	bgt.n	8003ae2 <_dtoa_r+0xa82>
 8003b78:	d102      	bne.n	8003b80 <_dtoa_r+0xb20>
 8003b7a:	9b00      	ldr	r3, [sp, #0]
 8003b7c:	07db      	lsls	r3, r3, #31
 8003b7e:	d4b0      	bmi.n	8003ae2 <_dtoa_r+0xa82>
 8003b80:	4633      	mov	r3, r6
 8003b82:	461e      	mov	r6, r3
 8003b84:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003b88:	2a30      	cmp	r2, #48	@ 0x30
 8003b8a:	d0fa      	beq.n	8003b82 <_dtoa_r+0xb22>
 8003b8c:	e4b5      	b.n	80034fa <_dtoa_r+0x49a>
 8003b8e:	459a      	cmp	sl, r3
 8003b90:	d1a8      	bne.n	8003ae4 <_dtoa_r+0xa84>
 8003b92:	2331      	movs	r3, #49	@ 0x31
 8003b94:	f108 0801 	add.w	r8, r8, #1
 8003b98:	f88a 3000 	strb.w	r3, [sl]
 8003b9c:	e4ad      	b.n	80034fa <_dtoa_r+0x49a>
 8003b9e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003ba0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8003bfc <_dtoa_r+0xb9c>
 8003ba4:	b11b      	cbz	r3, 8003bae <_dtoa_r+0xb4e>
 8003ba6:	f10a 0308 	add.w	r3, sl, #8
 8003baa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8003bac:	6013      	str	r3, [r2, #0]
 8003bae:	4650      	mov	r0, sl
 8003bb0:	b017      	add	sp, #92	@ 0x5c
 8003bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bb6:	9b07      	ldr	r3, [sp, #28]
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	f77f ae2e 	ble.w	800381a <_dtoa_r+0x7ba>
 8003bbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003bc0:	9308      	str	r3, [sp, #32]
 8003bc2:	2001      	movs	r0, #1
 8003bc4:	e64d      	b.n	8003862 <_dtoa_r+0x802>
 8003bc6:	f1bb 0f00 	cmp.w	fp, #0
 8003bca:	f77f aed9 	ble.w	8003980 <_dtoa_r+0x920>
 8003bce:	4656      	mov	r6, sl
 8003bd0:	9802      	ldr	r0, [sp, #8]
 8003bd2:	4621      	mov	r1, r4
 8003bd4:	f7ff f9bb 	bl	8002f4e <quorem>
 8003bd8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8003bdc:	f806 3b01 	strb.w	r3, [r6], #1
 8003be0:	eba6 020a 	sub.w	r2, r6, sl
 8003be4:	4593      	cmp	fp, r2
 8003be6:	ddb4      	ble.n	8003b52 <_dtoa_r+0xaf2>
 8003be8:	9902      	ldr	r1, [sp, #8]
 8003bea:	2300      	movs	r3, #0
 8003bec:	220a      	movs	r2, #10
 8003bee:	4648      	mov	r0, r9
 8003bf0:	f000 f968 	bl	8003ec4 <__multadd>
 8003bf4:	9002      	str	r0, [sp, #8]
 8003bf6:	e7eb      	b.n	8003bd0 <_dtoa_r+0xb70>
 8003bf8:	08004d60 	.word	0x08004d60
 8003bfc:	08004ce4 	.word	0x08004ce4

08003c00 <_free_r>:
 8003c00:	b538      	push	{r3, r4, r5, lr}
 8003c02:	4605      	mov	r5, r0
 8003c04:	2900      	cmp	r1, #0
 8003c06:	d041      	beq.n	8003c8c <_free_r+0x8c>
 8003c08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c0c:	1f0c      	subs	r4, r1, #4
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	bfb8      	it	lt
 8003c12:	18e4      	addlt	r4, r4, r3
 8003c14:	f000 f8e8 	bl	8003de8 <__malloc_lock>
 8003c18:	4a1d      	ldr	r2, [pc, #116]	@ (8003c90 <_free_r+0x90>)
 8003c1a:	6813      	ldr	r3, [r2, #0]
 8003c1c:	b933      	cbnz	r3, 8003c2c <_free_r+0x2c>
 8003c1e:	6063      	str	r3, [r4, #4]
 8003c20:	6014      	str	r4, [r2, #0]
 8003c22:	4628      	mov	r0, r5
 8003c24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c28:	f000 b8e4 	b.w	8003df4 <__malloc_unlock>
 8003c2c:	42a3      	cmp	r3, r4
 8003c2e:	d908      	bls.n	8003c42 <_free_r+0x42>
 8003c30:	6820      	ldr	r0, [r4, #0]
 8003c32:	1821      	adds	r1, r4, r0
 8003c34:	428b      	cmp	r3, r1
 8003c36:	bf01      	itttt	eq
 8003c38:	6819      	ldreq	r1, [r3, #0]
 8003c3a:	685b      	ldreq	r3, [r3, #4]
 8003c3c:	1809      	addeq	r1, r1, r0
 8003c3e:	6021      	streq	r1, [r4, #0]
 8003c40:	e7ed      	b.n	8003c1e <_free_r+0x1e>
 8003c42:	461a      	mov	r2, r3
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	b10b      	cbz	r3, 8003c4c <_free_r+0x4c>
 8003c48:	42a3      	cmp	r3, r4
 8003c4a:	d9fa      	bls.n	8003c42 <_free_r+0x42>
 8003c4c:	6811      	ldr	r1, [r2, #0]
 8003c4e:	1850      	adds	r0, r2, r1
 8003c50:	42a0      	cmp	r0, r4
 8003c52:	d10b      	bne.n	8003c6c <_free_r+0x6c>
 8003c54:	6820      	ldr	r0, [r4, #0]
 8003c56:	4401      	add	r1, r0
 8003c58:	1850      	adds	r0, r2, r1
 8003c5a:	4283      	cmp	r3, r0
 8003c5c:	6011      	str	r1, [r2, #0]
 8003c5e:	d1e0      	bne.n	8003c22 <_free_r+0x22>
 8003c60:	6818      	ldr	r0, [r3, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	6053      	str	r3, [r2, #4]
 8003c66:	4408      	add	r0, r1
 8003c68:	6010      	str	r0, [r2, #0]
 8003c6a:	e7da      	b.n	8003c22 <_free_r+0x22>
 8003c6c:	d902      	bls.n	8003c74 <_free_r+0x74>
 8003c6e:	230c      	movs	r3, #12
 8003c70:	602b      	str	r3, [r5, #0]
 8003c72:	e7d6      	b.n	8003c22 <_free_r+0x22>
 8003c74:	6820      	ldr	r0, [r4, #0]
 8003c76:	1821      	adds	r1, r4, r0
 8003c78:	428b      	cmp	r3, r1
 8003c7a:	bf04      	itt	eq
 8003c7c:	6819      	ldreq	r1, [r3, #0]
 8003c7e:	685b      	ldreq	r3, [r3, #4]
 8003c80:	6063      	str	r3, [r4, #4]
 8003c82:	bf04      	itt	eq
 8003c84:	1809      	addeq	r1, r1, r0
 8003c86:	6021      	streq	r1, [r4, #0]
 8003c88:	6054      	str	r4, [r2, #4]
 8003c8a:	e7ca      	b.n	8003c22 <_free_r+0x22>
 8003c8c:	bd38      	pop	{r3, r4, r5, pc}
 8003c8e:	bf00      	nop
 8003c90:	20000410 	.word	0x20000410

08003c94 <malloc>:
 8003c94:	4b02      	ldr	r3, [pc, #8]	@ (8003ca0 <malloc+0xc>)
 8003c96:	4601      	mov	r1, r0
 8003c98:	6818      	ldr	r0, [r3, #0]
 8003c9a:	f000 b825 	b.w	8003ce8 <_malloc_r>
 8003c9e:	bf00      	nop
 8003ca0:	2000000c 	.word	0x2000000c

08003ca4 <sbrk_aligned>:
 8003ca4:	b570      	push	{r4, r5, r6, lr}
 8003ca6:	4e0f      	ldr	r6, [pc, #60]	@ (8003ce4 <sbrk_aligned+0x40>)
 8003ca8:	460c      	mov	r4, r1
 8003caa:	6831      	ldr	r1, [r6, #0]
 8003cac:	4605      	mov	r5, r0
 8003cae:	b911      	cbnz	r1, 8003cb6 <sbrk_aligned+0x12>
 8003cb0:	f000 fccc 	bl	800464c <_sbrk_r>
 8003cb4:	6030      	str	r0, [r6, #0]
 8003cb6:	4621      	mov	r1, r4
 8003cb8:	4628      	mov	r0, r5
 8003cba:	f000 fcc7 	bl	800464c <_sbrk_r>
 8003cbe:	1c43      	adds	r3, r0, #1
 8003cc0:	d103      	bne.n	8003cca <sbrk_aligned+0x26>
 8003cc2:	f04f 34ff 	mov.w	r4, #4294967295
 8003cc6:	4620      	mov	r0, r4
 8003cc8:	bd70      	pop	{r4, r5, r6, pc}
 8003cca:	1cc4      	adds	r4, r0, #3
 8003ccc:	f024 0403 	bic.w	r4, r4, #3
 8003cd0:	42a0      	cmp	r0, r4
 8003cd2:	d0f8      	beq.n	8003cc6 <sbrk_aligned+0x22>
 8003cd4:	1a21      	subs	r1, r4, r0
 8003cd6:	4628      	mov	r0, r5
 8003cd8:	f000 fcb8 	bl	800464c <_sbrk_r>
 8003cdc:	3001      	adds	r0, #1
 8003cde:	d1f2      	bne.n	8003cc6 <sbrk_aligned+0x22>
 8003ce0:	e7ef      	b.n	8003cc2 <sbrk_aligned+0x1e>
 8003ce2:	bf00      	nop
 8003ce4:	2000040c 	.word	0x2000040c

08003ce8 <_malloc_r>:
 8003ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cec:	1ccd      	adds	r5, r1, #3
 8003cee:	f025 0503 	bic.w	r5, r5, #3
 8003cf2:	3508      	adds	r5, #8
 8003cf4:	2d0c      	cmp	r5, #12
 8003cf6:	bf38      	it	cc
 8003cf8:	250c      	movcc	r5, #12
 8003cfa:	2d00      	cmp	r5, #0
 8003cfc:	4606      	mov	r6, r0
 8003cfe:	db01      	blt.n	8003d04 <_malloc_r+0x1c>
 8003d00:	42a9      	cmp	r1, r5
 8003d02:	d904      	bls.n	8003d0e <_malloc_r+0x26>
 8003d04:	230c      	movs	r3, #12
 8003d06:	6033      	str	r3, [r6, #0]
 8003d08:	2000      	movs	r0, #0
 8003d0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003de4 <_malloc_r+0xfc>
 8003d12:	f000 f869 	bl	8003de8 <__malloc_lock>
 8003d16:	f8d8 3000 	ldr.w	r3, [r8]
 8003d1a:	461c      	mov	r4, r3
 8003d1c:	bb44      	cbnz	r4, 8003d70 <_malloc_r+0x88>
 8003d1e:	4629      	mov	r1, r5
 8003d20:	4630      	mov	r0, r6
 8003d22:	f7ff ffbf 	bl	8003ca4 <sbrk_aligned>
 8003d26:	1c43      	adds	r3, r0, #1
 8003d28:	4604      	mov	r4, r0
 8003d2a:	d158      	bne.n	8003dde <_malloc_r+0xf6>
 8003d2c:	f8d8 4000 	ldr.w	r4, [r8]
 8003d30:	4627      	mov	r7, r4
 8003d32:	2f00      	cmp	r7, #0
 8003d34:	d143      	bne.n	8003dbe <_malloc_r+0xd6>
 8003d36:	2c00      	cmp	r4, #0
 8003d38:	d04b      	beq.n	8003dd2 <_malloc_r+0xea>
 8003d3a:	6823      	ldr	r3, [r4, #0]
 8003d3c:	4639      	mov	r1, r7
 8003d3e:	4630      	mov	r0, r6
 8003d40:	eb04 0903 	add.w	r9, r4, r3
 8003d44:	f000 fc82 	bl	800464c <_sbrk_r>
 8003d48:	4581      	cmp	r9, r0
 8003d4a:	d142      	bne.n	8003dd2 <_malloc_r+0xea>
 8003d4c:	6821      	ldr	r1, [r4, #0]
 8003d4e:	1a6d      	subs	r5, r5, r1
 8003d50:	4629      	mov	r1, r5
 8003d52:	4630      	mov	r0, r6
 8003d54:	f7ff ffa6 	bl	8003ca4 <sbrk_aligned>
 8003d58:	3001      	adds	r0, #1
 8003d5a:	d03a      	beq.n	8003dd2 <_malloc_r+0xea>
 8003d5c:	6823      	ldr	r3, [r4, #0]
 8003d5e:	442b      	add	r3, r5
 8003d60:	6023      	str	r3, [r4, #0]
 8003d62:	f8d8 3000 	ldr.w	r3, [r8]
 8003d66:	685a      	ldr	r2, [r3, #4]
 8003d68:	bb62      	cbnz	r2, 8003dc4 <_malloc_r+0xdc>
 8003d6a:	f8c8 7000 	str.w	r7, [r8]
 8003d6e:	e00f      	b.n	8003d90 <_malloc_r+0xa8>
 8003d70:	6822      	ldr	r2, [r4, #0]
 8003d72:	1b52      	subs	r2, r2, r5
 8003d74:	d420      	bmi.n	8003db8 <_malloc_r+0xd0>
 8003d76:	2a0b      	cmp	r2, #11
 8003d78:	d917      	bls.n	8003daa <_malloc_r+0xc2>
 8003d7a:	1961      	adds	r1, r4, r5
 8003d7c:	42a3      	cmp	r3, r4
 8003d7e:	6025      	str	r5, [r4, #0]
 8003d80:	bf18      	it	ne
 8003d82:	6059      	strne	r1, [r3, #4]
 8003d84:	6863      	ldr	r3, [r4, #4]
 8003d86:	bf08      	it	eq
 8003d88:	f8c8 1000 	streq.w	r1, [r8]
 8003d8c:	5162      	str	r2, [r4, r5]
 8003d8e:	604b      	str	r3, [r1, #4]
 8003d90:	4630      	mov	r0, r6
 8003d92:	f000 f82f 	bl	8003df4 <__malloc_unlock>
 8003d96:	f104 000b 	add.w	r0, r4, #11
 8003d9a:	1d23      	adds	r3, r4, #4
 8003d9c:	f020 0007 	bic.w	r0, r0, #7
 8003da0:	1ac2      	subs	r2, r0, r3
 8003da2:	bf1c      	itt	ne
 8003da4:	1a1b      	subne	r3, r3, r0
 8003da6:	50a3      	strne	r3, [r4, r2]
 8003da8:	e7af      	b.n	8003d0a <_malloc_r+0x22>
 8003daa:	6862      	ldr	r2, [r4, #4]
 8003dac:	42a3      	cmp	r3, r4
 8003dae:	bf0c      	ite	eq
 8003db0:	f8c8 2000 	streq.w	r2, [r8]
 8003db4:	605a      	strne	r2, [r3, #4]
 8003db6:	e7eb      	b.n	8003d90 <_malloc_r+0xa8>
 8003db8:	4623      	mov	r3, r4
 8003dba:	6864      	ldr	r4, [r4, #4]
 8003dbc:	e7ae      	b.n	8003d1c <_malloc_r+0x34>
 8003dbe:	463c      	mov	r4, r7
 8003dc0:	687f      	ldr	r7, [r7, #4]
 8003dc2:	e7b6      	b.n	8003d32 <_malloc_r+0x4a>
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	42a3      	cmp	r3, r4
 8003dca:	d1fb      	bne.n	8003dc4 <_malloc_r+0xdc>
 8003dcc:	2300      	movs	r3, #0
 8003dce:	6053      	str	r3, [r2, #4]
 8003dd0:	e7de      	b.n	8003d90 <_malloc_r+0xa8>
 8003dd2:	230c      	movs	r3, #12
 8003dd4:	6033      	str	r3, [r6, #0]
 8003dd6:	4630      	mov	r0, r6
 8003dd8:	f000 f80c 	bl	8003df4 <__malloc_unlock>
 8003ddc:	e794      	b.n	8003d08 <_malloc_r+0x20>
 8003dde:	6005      	str	r5, [r0, #0]
 8003de0:	e7d6      	b.n	8003d90 <_malloc_r+0xa8>
 8003de2:	bf00      	nop
 8003de4:	20000410 	.word	0x20000410

08003de8 <__malloc_lock>:
 8003de8:	4801      	ldr	r0, [pc, #4]	@ (8003df0 <__malloc_lock+0x8>)
 8003dea:	f7ff b8ae 	b.w	8002f4a <__retarget_lock_acquire_recursive>
 8003dee:	bf00      	nop
 8003df0:	20000408 	.word	0x20000408

08003df4 <__malloc_unlock>:
 8003df4:	4801      	ldr	r0, [pc, #4]	@ (8003dfc <__malloc_unlock+0x8>)
 8003df6:	f7ff b8a9 	b.w	8002f4c <__retarget_lock_release_recursive>
 8003dfa:	bf00      	nop
 8003dfc:	20000408 	.word	0x20000408

08003e00 <_Balloc>:
 8003e00:	b570      	push	{r4, r5, r6, lr}
 8003e02:	69c6      	ldr	r6, [r0, #28]
 8003e04:	4604      	mov	r4, r0
 8003e06:	460d      	mov	r5, r1
 8003e08:	b976      	cbnz	r6, 8003e28 <_Balloc+0x28>
 8003e0a:	2010      	movs	r0, #16
 8003e0c:	f7ff ff42 	bl	8003c94 <malloc>
 8003e10:	4602      	mov	r2, r0
 8003e12:	61e0      	str	r0, [r4, #28]
 8003e14:	b920      	cbnz	r0, 8003e20 <_Balloc+0x20>
 8003e16:	4b18      	ldr	r3, [pc, #96]	@ (8003e78 <_Balloc+0x78>)
 8003e18:	4818      	ldr	r0, [pc, #96]	@ (8003e7c <_Balloc+0x7c>)
 8003e1a:	216b      	movs	r1, #107	@ 0x6b
 8003e1c:	f000 fc34 	bl	8004688 <__assert_func>
 8003e20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003e24:	6006      	str	r6, [r0, #0]
 8003e26:	60c6      	str	r6, [r0, #12]
 8003e28:	69e6      	ldr	r6, [r4, #28]
 8003e2a:	68f3      	ldr	r3, [r6, #12]
 8003e2c:	b183      	cbz	r3, 8003e50 <_Balloc+0x50>
 8003e2e:	69e3      	ldr	r3, [r4, #28]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003e36:	b9b8      	cbnz	r0, 8003e68 <_Balloc+0x68>
 8003e38:	2101      	movs	r1, #1
 8003e3a:	fa01 f605 	lsl.w	r6, r1, r5
 8003e3e:	1d72      	adds	r2, r6, #5
 8003e40:	0092      	lsls	r2, r2, #2
 8003e42:	4620      	mov	r0, r4
 8003e44:	f000 fc3e 	bl	80046c4 <_calloc_r>
 8003e48:	b160      	cbz	r0, 8003e64 <_Balloc+0x64>
 8003e4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003e4e:	e00e      	b.n	8003e6e <_Balloc+0x6e>
 8003e50:	2221      	movs	r2, #33	@ 0x21
 8003e52:	2104      	movs	r1, #4
 8003e54:	4620      	mov	r0, r4
 8003e56:	f000 fc35 	bl	80046c4 <_calloc_r>
 8003e5a:	69e3      	ldr	r3, [r4, #28]
 8003e5c:	60f0      	str	r0, [r6, #12]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d1e4      	bne.n	8003e2e <_Balloc+0x2e>
 8003e64:	2000      	movs	r0, #0
 8003e66:	bd70      	pop	{r4, r5, r6, pc}
 8003e68:	6802      	ldr	r2, [r0, #0]
 8003e6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003e6e:	2300      	movs	r3, #0
 8003e70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003e74:	e7f7      	b.n	8003e66 <_Balloc+0x66>
 8003e76:	bf00      	nop
 8003e78:	08004cf1 	.word	0x08004cf1
 8003e7c:	08004d71 	.word	0x08004d71

08003e80 <_Bfree>:
 8003e80:	b570      	push	{r4, r5, r6, lr}
 8003e82:	69c6      	ldr	r6, [r0, #28]
 8003e84:	4605      	mov	r5, r0
 8003e86:	460c      	mov	r4, r1
 8003e88:	b976      	cbnz	r6, 8003ea8 <_Bfree+0x28>
 8003e8a:	2010      	movs	r0, #16
 8003e8c:	f7ff ff02 	bl	8003c94 <malloc>
 8003e90:	4602      	mov	r2, r0
 8003e92:	61e8      	str	r0, [r5, #28]
 8003e94:	b920      	cbnz	r0, 8003ea0 <_Bfree+0x20>
 8003e96:	4b09      	ldr	r3, [pc, #36]	@ (8003ebc <_Bfree+0x3c>)
 8003e98:	4809      	ldr	r0, [pc, #36]	@ (8003ec0 <_Bfree+0x40>)
 8003e9a:	218f      	movs	r1, #143	@ 0x8f
 8003e9c:	f000 fbf4 	bl	8004688 <__assert_func>
 8003ea0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003ea4:	6006      	str	r6, [r0, #0]
 8003ea6:	60c6      	str	r6, [r0, #12]
 8003ea8:	b13c      	cbz	r4, 8003eba <_Bfree+0x3a>
 8003eaa:	69eb      	ldr	r3, [r5, #28]
 8003eac:	6862      	ldr	r2, [r4, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003eb4:	6021      	str	r1, [r4, #0]
 8003eb6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003eba:	bd70      	pop	{r4, r5, r6, pc}
 8003ebc:	08004cf1 	.word	0x08004cf1
 8003ec0:	08004d71 	.word	0x08004d71

08003ec4 <__multadd>:
 8003ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ec8:	690d      	ldr	r5, [r1, #16]
 8003eca:	4607      	mov	r7, r0
 8003ecc:	460c      	mov	r4, r1
 8003ece:	461e      	mov	r6, r3
 8003ed0:	f101 0c14 	add.w	ip, r1, #20
 8003ed4:	2000      	movs	r0, #0
 8003ed6:	f8dc 3000 	ldr.w	r3, [ip]
 8003eda:	b299      	uxth	r1, r3
 8003edc:	fb02 6101 	mla	r1, r2, r1, r6
 8003ee0:	0c1e      	lsrs	r6, r3, #16
 8003ee2:	0c0b      	lsrs	r3, r1, #16
 8003ee4:	fb02 3306 	mla	r3, r2, r6, r3
 8003ee8:	b289      	uxth	r1, r1
 8003eea:	3001      	adds	r0, #1
 8003eec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003ef0:	4285      	cmp	r5, r0
 8003ef2:	f84c 1b04 	str.w	r1, [ip], #4
 8003ef6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003efa:	dcec      	bgt.n	8003ed6 <__multadd+0x12>
 8003efc:	b30e      	cbz	r6, 8003f42 <__multadd+0x7e>
 8003efe:	68a3      	ldr	r3, [r4, #8]
 8003f00:	42ab      	cmp	r3, r5
 8003f02:	dc19      	bgt.n	8003f38 <__multadd+0x74>
 8003f04:	6861      	ldr	r1, [r4, #4]
 8003f06:	4638      	mov	r0, r7
 8003f08:	3101      	adds	r1, #1
 8003f0a:	f7ff ff79 	bl	8003e00 <_Balloc>
 8003f0e:	4680      	mov	r8, r0
 8003f10:	b928      	cbnz	r0, 8003f1e <__multadd+0x5a>
 8003f12:	4602      	mov	r2, r0
 8003f14:	4b0c      	ldr	r3, [pc, #48]	@ (8003f48 <__multadd+0x84>)
 8003f16:	480d      	ldr	r0, [pc, #52]	@ (8003f4c <__multadd+0x88>)
 8003f18:	21ba      	movs	r1, #186	@ 0xba
 8003f1a:	f000 fbb5 	bl	8004688 <__assert_func>
 8003f1e:	6922      	ldr	r2, [r4, #16]
 8003f20:	3202      	adds	r2, #2
 8003f22:	f104 010c 	add.w	r1, r4, #12
 8003f26:	0092      	lsls	r2, r2, #2
 8003f28:	300c      	adds	r0, #12
 8003f2a:	f000 fb9f 	bl	800466c <memcpy>
 8003f2e:	4621      	mov	r1, r4
 8003f30:	4638      	mov	r0, r7
 8003f32:	f7ff ffa5 	bl	8003e80 <_Bfree>
 8003f36:	4644      	mov	r4, r8
 8003f38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003f3c:	3501      	adds	r5, #1
 8003f3e:	615e      	str	r6, [r3, #20]
 8003f40:	6125      	str	r5, [r4, #16]
 8003f42:	4620      	mov	r0, r4
 8003f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f48:	08004d60 	.word	0x08004d60
 8003f4c:	08004d71 	.word	0x08004d71

08003f50 <__hi0bits>:
 8003f50:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8003f54:	4603      	mov	r3, r0
 8003f56:	bf36      	itet	cc
 8003f58:	0403      	lslcc	r3, r0, #16
 8003f5a:	2000      	movcs	r0, #0
 8003f5c:	2010      	movcc	r0, #16
 8003f5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f62:	bf3c      	itt	cc
 8003f64:	021b      	lslcc	r3, r3, #8
 8003f66:	3008      	addcc	r0, #8
 8003f68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f6c:	bf3c      	itt	cc
 8003f6e:	011b      	lslcc	r3, r3, #4
 8003f70:	3004      	addcc	r0, #4
 8003f72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f76:	bf3c      	itt	cc
 8003f78:	009b      	lslcc	r3, r3, #2
 8003f7a:	3002      	addcc	r0, #2
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	db05      	blt.n	8003f8c <__hi0bits+0x3c>
 8003f80:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8003f84:	f100 0001 	add.w	r0, r0, #1
 8003f88:	bf08      	it	eq
 8003f8a:	2020      	moveq	r0, #32
 8003f8c:	4770      	bx	lr

08003f8e <__lo0bits>:
 8003f8e:	6803      	ldr	r3, [r0, #0]
 8003f90:	4602      	mov	r2, r0
 8003f92:	f013 0007 	ands.w	r0, r3, #7
 8003f96:	d00b      	beq.n	8003fb0 <__lo0bits+0x22>
 8003f98:	07d9      	lsls	r1, r3, #31
 8003f9a:	d421      	bmi.n	8003fe0 <__lo0bits+0x52>
 8003f9c:	0798      	lsls	r0, r3, #30
 8003f9e:	bf49      	itett	mi
 8003fa0:	085b      	lsrmi	r3, r3, #1
 8003fa2:	089b      	lsrpl	r3, r3, #2
 8003fa4:	2001      	movmi	r0, #1
 8003fa6:	6013      	strmi	r3, [r2, #0]
 8003fa8:	bf5c      	itt	pl
 8003faa:	6013      	strpl	r3, [r2, #0]
 8003fac:	2002      	movpl	r0, #2
 8003fae:	4770      	bx	lr
 8003fb0:	b299      	uxth	r1, r3
 8003fb2:	b909      	cbnz	r1, 8003fb8 <__lo0bits+0x2a>
 8003fb4:	0c1b      	lsrs	r3, r3, #16
 8003fb6:	2010      	movs	r0, #16
 8003fb8:	b2d9      	uxtb	r1, r3
 8003fba:	b909      	cbnz	r1, 8003fc0 <__lo0bits+0x32>
 8003fbc:	3008      	adds	r0, #8
 8003fbe:	0a1b      	lsrs	r3, r3, #8
 8003fc0:	0719      	lsls	r1, r3, #28
 8003fc2:	bf04      	itt	eq
 8003fc4:	091b      	lsreq	r3, r3, #4
 8003fc6:	3004      	addeq	r0, #4
 8003fc8:	0799      	lsls	r1, r3, #30
 8003fca:	bf04      	itt	eq
 8003fcc:	089b      	lsreq	r3, r3, #2
 8003fce:	3002      	addeq	r0, #2
 8003fd0:	07d9      	lsls	r1, r3, #31
 8003fd2:	d403      	bmi.n	8003fdc <__lo0bits+0x4e>
 8003fd4:	085b      	lsrs	r3, r3, #1
 8003fd6:	f100 0001 	add.w	r0, r0, #1
 8003fda:	d003      	beq.n	8003fe4 <__lo0bits+0x56>
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	4770      	bx	lr
 8003fe0:	2000      	movs	r0, #0
 8003fe2:	4770      	bx	lr
 8003fe4:	2020      	movs	r0, #32
 8003fe6:	4770      	bx	lr

08003fe8 <__i2b>:
 8003fe8:	b510      	push	{r4, lr}
 8003fea:	460c      	mov	r4, r1
 8003fec:	2101      	movs	r1, #1
 8003fee:	f7ff ff07 	bl	8003e00 <_Balloc>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	b928      	cbnz	r0, 8004002 <__i2b+0x1a>
 8003ff6:	4b05      	ldr	r3, [pc, #20]	@ (800400c <__i2b+0x24>)
 8003ff8:	4805      	ldr	r0, [pc, #20]	@ (8004010 <__i2b+0x28>)
 8003ffa:	f240 1145 	movw	r1, #325	@ 0x145
 8003ffe:	f000 fb43 	bl	8004688 <__assert_func>
 8004002:	2301      	movs	r3, #1
 8004004:	6144      	str	r4, [r0, #20]
 8004006:	6103      	str	r3, [r0, #16]
 8004008:	bd10      	pop	{r4, pc}
 800400a:	bf00      	nop
 800400c:	08004d60 	.word	0x08004d60
 8004010:	08004d71 	.word	0x08004d71

08004014 <__multiply>:
 8004014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004018:	4617      	mov	r7, r2
 800401a:	690a      	ldr	r2, [r1, #16]
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	429a      	cmp	r2, r3
 8004020:	bfa8      	it	ge
 8004022:	463b      	movge	r3, r7
 8004024:	4689      	mov	r9, r1
 8004026:	bfa4      	itt	ge
 8004028:	460f      	movge	r7, r1
 800402a:	4699      	movge	r9, r3
 800402c:	693d      	ldr	r5, [r7, #16]
 800402e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	6879      	ldr	r1, [r7, #4]
 8004036:	eb05 060a 	add.w	r6, r5, sl
 800403a:	42b3      	cmp	r3, r6
 800403c:	b085      	sub	sp, #20
 800403e:	bfb8      	it	lt
 8004040:	3101      	addlt	r1, #1
 8004042:	f7ff fedd 	bl	8003e00 <_Balloc>
 8004046:	b930      	cbnz	r0, 8004056 <__multiply+0x42>
 8004048:	4602      	mov	r2, r0
 800404a:	4b41      	ldr	r3, [pc, #260]	@ (8004150 <__multiply+0x13c>)
 800404c:	4841      	ldr	r0, [pc, #260]	@ (8004154 <__multiply+0x140>)
 800404e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004052:	f000 fb19 	bl	8004688 <__assert_func>
 8004056:	f100 0414 	add.w	r4, r0, #20
 800405a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800405e:	4623      	mov	r3, r4
 8004060:	2200      	movs	r2, #0
 8004062:	4573      	cmp	r3, lr
 8004064:	d320      	bcc.n	80040a8 <__multiply+0x94>
 8004066:	f107 0814 	add.w	r8, r7, #20
 800406a:	f109 0114 	add.w	r1, r9, #20
 800406e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8004072:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8004076:	9302      	str	r3, [sp, #8]
 8004078:	1beb      	subs	r3, r5, r7
 800407a:	3b15      	subs	r3, #21
 800407c:	f023 0303 	bic.w	r3, r3, #3
 8004080:	3304      	adds	r3, #4
 8004082:	3715      	adds	r7, #21
 8004084:	42bd      	cmp	r5, r7
 8004086:	bf38      	it	cc
 8004088:	2304      	movcc	r3, #4
 800408a:	9301      	str	r3, [sp, #4]
 800408c:	9b02      	ldr	r3, [sp, #8]
 800408e:	9103      	str	r1, [sp, #12]
 8004090:	428b      	cmp	r3, r1
 8004092:	d80c      	bhi.n	80040ae <__multiply+0x9a>
 8004094:	2e00      	cmp	r6, #0
 8004096:	dd03      	ble.n	80040a0 <__multiply+0x8c>
 8004098:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800409c:	2b00      	cmp	r3, #0
 800409e:	d055      	beq.n	800414c <__multiply+0x138>
 80040a0:	6106      	str	r6, [r0, #16]
 80040a2:	b005      	add	sp, #20
 80040a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040a8:	f843 2b04 	str.w	r2, [r3], #4
 80040ac:	e7d9      	b.n	8004062 <__multiply+0x4e>
 80040ae:	f8b1 a000 	ldrh.w	sl, [r1]
 80040b2:	f1ba 0f00 	cmp.w	sl, #0
 80040b6:	d01f      	beq.n	80040f8 <__multiply+0xe4>
 80040b8:	46c4      	mov	ip, r8
 80040ba:	46a1      	mov	r9, r4
 80040bc:	2700      	movs	r7, #0
 80040be:	f85c 2b04 	ldr.w	r2, [ip], #4
 80040c2:	f8d9 3000 	ldr.w	r3, [r9]
 80040c6:	fa1f fb82 	uxth.w	fp, r2
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	fb0a 330b 	mla	r3, sl, fp, r3
 80040d0:	443b      	add	r3, r7
 80040d2:	f8d9 7000 	ldr.w	r7, [r9]
 80040d6:	0c12      	lsrs	r2, r2, #16
 80040d8:	0c3f      	lsrs	r7, r7, #16
 80040da:	fb0a 7202 	mla	r2, sl, r2, r7
 80040de:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80040e8:	4565      	cmp	r5, ip
 80040ea:	f849 3b04 	str.w	r3, [r9], #4
 80040ee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80040f2:	d8e4      	bhi.n	80040be <__multiply+0xaa>
 80040f4:	9b01      	ldr	r3, [sp, #4]
 80040f6:	50e7      	str	r7, [r4, r3]
 80040f8:	9b03      	ldr	r3, [sp, #12]
 80040fa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80040fe:	3104      	adds	r1, #4
 8004100:	f1b9 0f00 	cmp.w	r9, #0
 8004104:	d020      	beq.n	8004148 <__multiply+0x134>
 8004106:	6823      	ldr	r3, [r4, #0]
 8004108:	4647      	mov	r7, r8
 800410a:	46a4      	mov	ip, r4
 800410c:	f04f 0a00 	mov.w	sl, #0
 8004110:	f8b7 b000 	ldrh.w	fp, [r7]
 8004114:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8004118:	fb09 220b 	mla	r2, r9, fp, r2
 800411c:	4452      	add	r2, sl
 800411e:	b29b      	uxth	r3, r3
 8004120:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004124:	f84c 3b04 	str.w	r3, [ip], #4
 8004128:	f857 3b04 	ldr.w	r3, [r7], #4
 800412c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004130:	f8bc 3000 	ldrh.w	r3, [ip]
 8004134:	fb09 330a 	mla	r3, r9, sl, r3
 8004138:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800413c:	42bd      	cmp	r5, r7
 800413e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004142:	d8e5      	bhi.n	8004110 <__multiply+0xfc>
 8004144:	9a01      	ldr	r2, [sp, #4]
 8004146:	50a3      	str	r3, [r4, r2]
 8004148:	3404      	adds	r4, #4
 800414a:	e79f      	b.n	800408c <__multiply+0x78>
 800414c:	3e01      	subs	r6, #1
 800414e:	e7a1      	b.n	8004094 <__multiply+0x80>
 8004150:	08004d60 	.word	0x08004d60
 8004154:	08004d71 	.word	0x08004d71

08004158 <__pow5mult>:
 8004158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800415c:	4615      	mov	r5, r2
 800415e:	f012 0203 	ands.w	r2, r2, #3
 8004162:	4607      	mov	r7, r0
 8004164:	460e      	mov	r6, r1
 8004166:	d007      	beq.n	8004178 <__pow5mult+0x20>
 8004168:	4c25      	ldr	r4, [pc, #148]	@ (8004200 <__pow5mult+0xa8>)
 800416a:	3a01      	subs	r2, #1
 800416c:	2300      	movs	r3, #0
 800416e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004172:	f7ff fea7 	bl	8003ec4 <__multadd>
 8004176:	4606      	mov	r6, r0
 8004178:	10ad      	asrs	r5, r5, #2
 800417a:	d03d      	beq.n	80041f8 <__pow5mult+0xa0>
 800417c:	69fc      	ldr	r4, [r7, #28]
 800417e:	b97c      	cbnz	r4, 80041a0 <__pow5mult+0x48>
 8004180:	2010      	movs	r0, #16
 8004182:	f7ff fd87 	bl	8003c94 <malloc>
 8004186:	4602      	mov	r2, r0
 8004188:	61f8      	str	r0, [r7, #28]
 800418a:	b928      	cbnz	r0, 8004198 <__pow5mult+0x40>
 800418c:	4b1d      	ldr	r3, [pc, #116]	@ (8004204 <__pow5mult+0xac>)
 800418e:	481e      	ldr	r0, [pc, #120]	@ (8004208 <__pow5mult+0xb0>)
 8004190:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004194:	f000 fa78 	bl	8004688 <__assert_func>
 8004198:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800419c:	6004      	str	r4, [r0, #0]
 800419e:	60c4      	str	r4, [r0, #12]
 80041a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80041a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80041a8:	b94c      	cbnz	r4, 80041be <__pow5mult+0x66>
 80041aa:	f240 2171 	movw	r1, #625	@ 0x271
 80041ae:	4638      	mov	r0, r7
 80041b0:	f7ff ff1a 	bl	8003fe8 <__i2b>
 80041b4:	2300      	movs	r3, #0
 80041b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80041ba:	4604      	mov	r4, r0
 80041bc:	6003      	str	r3, [r0, #0]
 80041be:	f04f 0900 	mov.w	r9, #0
 80041c2:	07eb      	lsls	r3, r5, #31
 80041c4:	d50a      	bpl.n	80041dc <__pow5mult+0x84>
 80041c6:	4631      	mov	r1, r6
 80041c8:	4622      	mov	r2, r4
 80041ca:	4638      	mov	r0, r7
 80041cc:	f7ff ff22 	bl	8004014 <__multiply>
 80041d0:	4631      	mov	r1, r6
 80041d2:	4680      	mov	r8, r0
 80041d4:	4638      	mov	r0, r7
 80041d6:	f7ff fe53 	bl	8003e80 <_Bfree>
 80041da:	4646      	mov	r6, r8
 80041dc:	106d      	asrs	r5, r5, #1
 80041de:	d00b      	beq.n	80041f8 <__pow5mult+0xa0>
 80041e0:	6820      	ldr	r0, [r4, #0]
 80041e2:	b938      	cbnz	r0, 80041f4 <__pow5mult+0x9c>
 80041e4:	4622      	mov	r2, r4
 80041e6:	4621      	mov	r1, r4
 80041e8:	4638      	mov	r0, r7
 80041ea:	f7ff ff13 	bl	8004014 <__multiply>
 80041ee:	6020      	str	r0, [r4, #0]
 80041f0:	f8c0 9000 	str.w	r9, [r0]
 80041f4:	4604      	mov	r4, r0
 80041f6:	e7e4      	b.n	80041c2 <__pow5mult+0x6a>
 80041f8:	4630      	mov	r0, r6
 80041fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041fe:	bf00      	nop
 8004200:	08004e24 	.word	0x08004e24
 8004204:	08004cf1 	.word	0x08004cf1
 8004208:	08004d71 	.word	0x08004d71

0800420c <__lshift>:
 800420c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004210:	460c      	mov	r4, r1
 8004212:	6849      	ldr	r1, [r1, #4]
 8004214:	6923      	ldr	r3, [r4, #16]
 8004216:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800421a:	68a3      	ldr	r3, [r4, #8]
 800421c:	4607      	mov	r7, r0
 800421e:	4691      	mov	r9, r2
 8004220:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004224:	f108 0601 	add.w	r6, r8, #1
 8004228:	42b3      	cmp	r3, r6
 800422a:	db0b      	blt.n	8004244 <__lshift+0x38>
 800422c:	4638      	mov	r0, r7
 800422e:	f7ff fde7 	bl	8003e00 <_Balloc>
 8004232:	4605      	mov	r5, r0
 8004234:	b948      	cbnz	r0, 800424a <__lshift+0x3e>
 8004236:	4602      	mov	r2, r0
 8004238:	4b28      	ldr	r3, [pc, #160]	@ (80042dc <__lshift+0xd0>)
 800423a:	4829      	ldr	r0, [pc, #164]	@ (80042e0 <__lshift+0xd4>)
 800423c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004240:	f000 fa22 	bl	8004688 <__assert_func>
 8004244:	3101      	adds	r1, #1
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	e7ee      	b.n	8004228 <__lshift+0x1c>
 800424a:	2300      	movs	r3, #0
 800424c:	f100 0114 	add.w	r1, r0, #20
 8004250:	f100 0210 	add.w	r2, r0, #16
 8004254:	4618      	mov	r0, r3
 8004256:	4553      	cmp	r3, sl
 8004258:	db33      	blt.n	80042c2 <__lshift+0xb6>
 800425a:	6920      	ldr	r0, [r4, #16]
 800425c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004260:	f104 0314 	add.w	r3, r4, #20
 8004264:	f019 091f 	ands.w	r9, r9, #31
 8004268:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800426c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004270:	d02b      	beq.n	80042ca <__lshift+0xbe>
 8004272:	f1c9 0e20 	rsb	lr, r9, #32
 8004276:	468a      	mov	sl, r1
 8004278:	2200      	movs	r2, #0
 800427a:	6818      	ldr	r0, [r3, #0]
 800427c:	fa00 f009 	lsl.w	r0, r0, r9
 8004280:	4310      	orrs	r0, r2
 8004282:	f84a 0b04 	str.w	r0, [sl], #4
 8004286:	f853 2b04 	ldr.w	r2, [r3], #4
 800428a:	459c      	cmp	ip, r3
 800428c:	fa22 f20e 	lsr.w	r2, r2, lr
 8004290:	d8f3      	bhi.n	800427a <__lshift+0x6e>
 8004292:	ebac 0304 	sub.w	r3, ip, r4
 8004296:	3b15      	subs	r3, #21
 8004298:	f023 0303 	bic.w	r3, r3, #3
 800429c:	3304      	adds	r3, #4
 800429e:	f104 0015 	add.w	r0, r4, #21
 80042a2:	4560      	cmp	r0, ip
 80042a4:	bf88      	it	hi
 80042a6:	2304      	movhi	r3, #4
 80042a8:	50ca      	str	r2, [r1, r3]
 80042aa:	b10a      	cbz	r2, 80042b0 <__lshift+0xa4>
 80042ac:	f108 0602 	add.w	r6, r8, #2
 80042b0:	3e01      	subs	r6, #1
 80042b2:	4638      	mov	r0, r7
 80042b4:	612e      	str	r6, [r5, #16]
 80042b6:	4621      	mov	r1, r4
 80042b8:	f7ff fde2 	bl	8003e80 <_Bfree>
 80042bc:	4628      	mov	r0, r5
 80042be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80042c6:	3301      	adds	r3, #1
 80042c8:	e7c5      	b.n	8004256 <__lshift+0x4a>
 80042ca:	3904      	subs	r1, #4
 80042cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80042d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80042d4:	459c      	cmp	ip, r3
 80042d6:	d8f9      	bhi.n	80042cc <__lshift+0xc0>
 80042d8:	e7ea      	b.n	80042b0 <__lshift+0xa4>
 80042da:	bf00      	nop
 80042dc:	08004d60 	.word	0x08004d60
 80042e0:	08004d71 	.word	0x08004d71

080042e4 <__mcmp>:
 80042e4:	690a      	ldr	r2, [r1, #16]
 80042e6:	4603      	mov	r3, r0
 80042e8:	6900      	ldr	r0, [r0, #16]
 80042ea:	1a80      	subs	r0, r0, r2
 80042ec:	b530      	push	{r4, r5, lr}
 80042ee:	d10e      	bne.n	800430e <__mcmp+0x2a>
 80042f0:	3314      	adds	r3, #20
 80042f2:	3114      	adds	r1, #20
 80042f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80042f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80042fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004300:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004304:	4295      	cmp	r5, r2
 8004306:	d003      	beq.n	8004310 <__mcmp+0x2c>
 8004308:	d205      	bcs.n	8004316 <__mcmp+0x32>
 800430a:	f04f 30ff 	mov.w	r0, #4294967295
 800430e:	bd30      	pop	{r4, r5, pc}
 8004310:	42a3      	cmp	r3, r4
 8004312:	d3f3      	bcc.n	80042fc <__mcmp+0x18>
 8004314:	e7fb      	b.n	800430e <__mcmp+0x2a>
 8004316:	2001      	movs	r0, #1
 8004318:	e7f9      	b.n	800430e <__mcmp+0x2a>
	...

0800431c <__mdiff>:
 800431c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004320:	4689      	mov	r9, r1
 8004322:	4606      	mov	r6, r0
 8004324:	4611      	mov	r1, r2
 8004326:	4648      	mov	r0, r9
 8004328:	4614      	mov	r4, r2
 800432a:	f7ff ffdb 	bl	80042e4 <__mcmp>
 800432e:	1e05      	subs	r5, r0, #0
 8004330:	d112      	bne.n	8004358 <__mdiff+0x3c>
 8004332:	4629      	mov	r1, r5
 8004334:	4630      	mov	r0, r6
 8004336:	f7ff fd63 	bl	8003e00 <_Balloc>
 800433a:	4602      	mov	r2, r0
 800433c:	b928      	cbnz	r0, 800434a <__mdiff+0x2e>
 800433e:	4b3f      	ldr	r3, [pc, #252]	@ (800443c <__mdiff+0x120>)
 8004340:	f240 2137 	movw	r1, #567	@ 0x237
 8004344:	483e      	ldr	r0, [pc, #248]	@ (8004440 <__mdiff+0x124>)
 8004346:	f000 f99f 	bl	8004688 <__assert_func>
 800434a:	2301      	movs	r3, #1
 800434c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004350:	4610      	mov	r0, r2
 8004352:	b003      	add	sp, #12
 8004354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004358:	bfbc      	itt	lt
 800435a:	464b      	movlt	r3, r9
 800435c:	46a1      	movlt	r9, r4
 800435e:	4630      	mov	r0, r6
 8004360:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004364:	bfba      	itte	lt
 8004366:	461c      	movlt	r4, r3
 8004368:	2501      	movlt	r5, #1
 800436a:	2500      	movge	r5, #0
 800436c:	f7ff fd48 	bl	8003e00 <_Balloc>
 8004370:	4602      	mov	r2, r0
 8004372:	b918      	cbnz	r0, 800437c <__mdiff+0x60>
 8004374:	4b31      	ldr	r3, [pc, #196]	@ (800443c <__mdiff+0x120>)
 8004376:	f240 2145 	movw	r1, #581	@ 0x245
 800437a:	e7e3      	b.n	8004344 <__mdiff+0x28>
 800437c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004380:	6926      	ldr	r6, [r4, #16]
 8004382:	60c5      	str	r5, [r0, #12]
 8004384:	f109 0310 	add.w	r3, r9, #16
 8004388:	f109 0514 	add.w	r5, r9, #20
 800438c:	f104 0e14 	add.w	lr, r4, #20
 8004390:	f100 0b14 	add.w	fp, r0, #20
 8004394:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004398:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800439c:	9301      	str	r3, [sp, #4]
 800439e:	46d9      	mov	r9, fp
 80043a0:	f04f 0c00 	mov.w	ip, #0
 80043a4:	9b01      	ldr	r3, [sp, #4]
 80043a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80043aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80043ae:	9301      	str	r3, [sp, #4]
 80043b0:	fa1f f38a 	uxth.w	r3, sl
 80043b4:	4619      	mov	r1, r3
 80043b6:	b283      	uxth	r3, r0
 80043b8:	1acb      	subs	r3, r1, r3
 80043ba:	0c00      	lsrs	r0, r0, #16
 80043bc:	4463      	add	r3, ip
 80043be:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80043c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80043cc:	4576      	cmp	r6, lr
 80043ce:	f849 3b04 	str.w	r3, [r9], #4
 80043d2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80043d6:	d8e5      	bhi.n	80043a4 <__mdiff+0x88>
 80043d8:	1b33      	subs	r3, r6, r4
 80043da:	3b15      	subs	r3, #21
 80043dc:	f023 0303 	bic.w	r3, r3, #3
 80043e0:	3415      	adds	r4, #21
 80043e2:	3304      	adds	r3, #4
 80043e4:	42a6      	cmp	r6, r4
 80043e6:	bf38      	it	cc
 80043e8:	2304      	movcc	r3, #4
 80043ea:	441d      	add	r5, r3
 80043ec:	445b      	add	r3, fp
 80043ee:	461e      	mov	r6, r3
 80043f0:	462c      	mov	r4, r5
 80043f2:	4544      	cmp	r4, r8
 80043f4:	d30e      	bcc.n	8004414 <__mdiff+0xf8>
 80043f6:	f108 0103 	add.w	r1, r8, #3
 80043fa:	1b49      	subs	r1, r1, r5
 80043fc:	f021 0103 	bic.w	r1, r1, #3
 8004400:	3d03      	subs	r5, #3
 8004402:	45a8      	cmp	r8, r5
 8004404:	bf38      	it	cc
 8004406:	2100      	movcc	r1, #0
 8004408:	440b      	add	r3, r1
 800440a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800440e:	b191      	cbz	r1, 8004436 <__mdiff+0x11a>
 8004410:	6117      	str	r7, [r2, #16]
 8004412:	e79d      	b.n	8004350 <__mdiff+0x34>
 8004414:	f854 1b04 	ldr.w	r1, [r4], #4
 8004418:	46e6      	mov	lr, ip
 800441a:	0c08      	lsrs	r0, r1, #16
 800441c:	fa1c fc81 	uxtah	ip, ip, r1
 8004420:	4471      	add	r1, lr
 8004422:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004426:	b289      	uxth	r1, r1
 8004428:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800442c:	f846 1b04 	str.w	r1, [r6], #4
 8004430:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004434:	e7dd      	b.n	80043f2 <__mdiff+0xd6>
 8004436:	3f01      	subs	r7, #1
 8004438:	e7e7      	b.n	800440a <__mdiff+0xee>
 800443a:	bf00      	nop
 800443c:	08004d60 	.word	0x08004d60
 8004440:	08004d71 	.word	0x08004d71

08004444 <__d2b>:
 8004444:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004448:	460f      	mov	r7, r1
 800444a:	2101      	movs	r1, #1
 800444c:	ec59 8b10 	vmov	r8, r9, d0
 8004450:	4616      	mov	r6, r2
 8004452:	f7ff fcd5 	bl	8003e00 <_Balloc>
 8004456:	4604      	mov	r4, r0
 8004458:	b930      	cbnz	r0, 8004468 <__d2b+0x24>
 800445a:	4602      	mov	r2, r0
 800445c:	4b23      	ldr	r3, [pc, #140]	@ (80044ec <__d2b+0xa8>)
 800445e:	4824      	ldr	r0, [pc, #144]	@ (80044f0 <__d2b+0xac>)
 8004460:	f240 310f 	movw	r1, #783	@ 0x30f
 8004464:	f000 f910 	bl	8004688 <__assert_func>
 8004468:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800446c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004470:	b10d      	cbz	r5, 8004476 <__d2b+0x32>
 8004472:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004476:	9301      	str	r3, [sp, #4]
 8004478:	f1b8 0300 	subs.w	r3, r8, #0
 800447c:	d023      	beq.n	80044c6 <__d2b+0x82>
 800447e:	4668      	mov	r0, sp
 8004480:	9300      	str	r3, [sp, #0]
 8004482:	f7ff fd84 	bl	8003f8e <__lo0bits>
 8004486:	e9dd 1200 	ldrd	r1, r2, [sp]
 800448a:	b1d0      	cbz	r0, 80044c2 <__d2b+0x7e>
 800448c:	f1c0 0320 	rsb	r3, r0, #32
 8004490:	fa02 f303 	lsl.w	r3, r2, r3
 8004494:	430b      	orrs	r3, r1
 8004496:	40c2      	lsrs	r2, r0
 8004498:	6163      	str	r3, [r4, #20]
 800449a:	9201      	str	r2, [sp, #4]
 800449c:	9b01      	ldr	r3, [sp, #4]
 800449e:	61a3      	str	r3, [r4, #24]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	bf0c      	ite	eq
 80044a4:	2201      	moveq	r2, #1
 80044a6:	2202      	movne	r2, #2
 80044a8:	6122      	str	r2, [r4, #16]
 80044aa:	b1a5      	cbz	r5, 80044d6 <__d2b+0x92>
 80044ac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80044b0:	4405      	add	r5, r0
 80044b2:	603d      	str	r5, [r7, #0]
 80044b4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80044b8:	6030      	str	r0, [r6, #0]
 80044ba:	4620      	mov	r0, r4
 80044bc:	b003      	add	sp, #12
 80044be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80044c2:	6161      	str	r1, [r4, #20]
 80044c4:	e7ea      	b.n	800449c <__d2b+0x58>
 80044c6:	a801      	add	r0, sp, #4
 80044c8:	f7ff fd61 	bl	8003f8e <__lo0bits>
 80044cc:	9b01      	ldr	r3, [sp, #4]
 80044ce:	6163      	str	r3, [r4, #20]
 80044d0:	3020      	adds	r0, #32
 80044d2:	2201      	movs	r2, #1
 80044d4:	e7e8      	b.n	80044a8 <__d2b+0x64>
 80044d6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80044da:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80044de:	6038      	str	r0, [r7, #0]
 80044e0:	6918      	ldr	r0, [r3, #16]
 80044e2:	f7ff fd35 	bl	8003f50 <__hi0bits>
 80044e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80044ea:	e7e5      	b.n	80044b8 <__d2b+0x74>
 80044ec:	08004d60 	.word	0x08004d60
 80044f0:	08004d71 	.word	0x08004d71

080044f4 <__sflush_r>:
 80044f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80044f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044fc:	0716      	lsls	r6, r2, #28
 80044fe:	4605      	mov	r5, r0
 8004500:	460c      	mov	r4, r1
 8004502:	d454      	bmi.n	80045ae <__sflush_r+0xba>
 8004504:	684b      	ldr	r3, [r1, #4]
 8004506:	2b00      	cmp	r3, #0
 8004508:	dc02      	bgt.n	8004510 <__sflush_r+0x1c>
 800450a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800450c:	2b00      	cmp	r3, #0
 800450e:	dd48      	ble.n	80045a2 <__sflush_r+0xae>
 8004510:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004512:	2e00      	cmp	r6, #0
 8004514:	d045      	beq.n	80045a2 <__sflush_r+0xae>
 8004516:	2300      	movs	r3, #0
 8004518:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800451c:	682f      	ldr	r7, [r5, #0]
 800451e:	6a21      	ldr	r1, [r4, #32]
 8004520:	602b      	str	r3, [r5, #0]
 8004522:	d030      	beq.n	8004586 <__sflush_r+0x92>
 8004524:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004526:	89a3      	ldrh	r3, [r4, #12]
 8004528:	0759      	lsls	r1, r3, #29
 800452a:	d505      	bpl.n	8004538 <__sflush_r+0x44>
 800452c:	6863      	ldr	r3, [r4, #4]
 800452e:	1ad2      	subs	r2, r2, r3
 8004530:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004532:	b10b      	cbz	r3, 8004538 <__sflush_r+0x44>
 8004534:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004536:	1ad2      	subs	r2, r2, r3
 8004538:	2300      	movs	r3, #0
 800453a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800453c:	6a21      	ldr	r1, [r4, #32]
 800453e:	4628      	mov	r0, r5
 8004540:	47b0      	blx	r6
 8004542:	1c43      	adds	r3, r0, #1
 8004544:	89a3      	ldrh	r3, [r4, #12]
 8004546:	d106      	bne.n	8004556 <__sflush_r+0x62>
 8004548:	6829      	ldr	r1, [r5, #0]
 800454a:	291d      	cmp	r1, #29
 800454c:	d82b      	bhi.n	80045a6 <__sflush_r+0xb2>
 800454e:	4a2a      	ldr	r2, [pc, #168]	@ (80045f8 <__sflush_r+0x104>)
 8004550:	40ca      	lsrs	r2, r1
 8004552:	07d6      	lsls	r6, r2, #31
 8004554:	d527      	bpl.n	80045a6 <__sflush_r+0xb2>
 8004556:	2200      	movs	r2, #0
 8004558:	6062      	str	r2, [r4, #4]
 800455a:	04d9      	lsls	r1, r3, #19
 800455c:	6922      	ldr	r2, [r4, #16]
 800455e:	6022      	str	r2, [r4, #0]
 8004560:	d504      	bpl.n	800456c <__sflush_r+0x78>
 8004562:	1c42      	adds	r2, r0, #1
 8004564:	d101      	bne.n	800456a <__sflush_r+0x76>
 8004566:	682b      	ldr	r3, [r5, #0]
 8004568:	b903      	cbnz	r3, 800456c <__sflush_r+0x78>
 800456a:	6560      	str	r0, [r4, #84]	@ 0x54
 800456c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800456e:	602f      	str	r7, [r5, #0]
 8004570:	b1b9      	cbz	r1, 80045a2 <__sflush_r+0xae>
 8004572:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004576:	4299      	cmp	r1, r3
 8004578:	d002      	beq.n	8004580 <__sflush_r+0x8c>
 800457a:	4628      	mov	r0, r5
 800457c:	f7ff fb40 	bl	8003c00 <_free_r>
 8004580:	2300      	movs	r3, #0
 8004582:	6363      	str	r3, [r4, #52]	@ 0x34
 8004584:	e00d      	b.n	80045a2 <__sflush_r+0xae>
 8004586:	2301      	movs	r3, #1
 8004588:	4628      	mov	r0, r5
 800458a:	47b0      	blx	r6
 800458c:	4602      	mov	r2, r0
 800458e:	1c50      	adds	r0, r2, #1
 8004590:	d1c9      	bne.n	8004526 <__sflush_r+0x32>
 8004592:	682b      	ldr	r3, [r5, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d0c6      	beq.n	8004526 <__sflush_r+0x32>
 8004598:	2b1d      	cmp	r3, #29
 800459a:	d001      	beq.n	80045a0 <__sflush_r+0xac>
 800459c:	2b16      	cmp	r3, #22
 800459e:	d11e      	bne.n	80045de <__sflush_r+0xea>
 80045a0:	602f      	str	r7, [r5, #0]
 80045a2:	2000      	movs	r0, #0
 80045a4:	e022      	b.n	80045ec <__sflush_r+0xf8>
 80045a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045aa:	b21b      	sxth	r3, r3
 80045ac:	e01b      	b.n	80045e6 <__sflush_r+0xf2>
 80045ae:	690f      	ldr	r7, [r1, #16]
 80045b0:	2f00      	cmp	r7, #0
 80045b2:	d0f6      	beq.n	80045a2 <__sflush_r+0xae>
 80045b4:	0793      	lsls	r3, r2, #30
 80045b6:	680e      	ldr	r6, [r1, #0]
 80045b8:	bf08      	it	eq
 80045ba:	694b      	ldreq	r3, [r1, #20]
 80045bc:	600f      	str	r7, [r1, #0]
 80045be:	bf18      	it	ne
 80045c0:	2300      	movne	r3, #0
 80045c2:	eba6 0807 	sub.w	r8, r6, r7
 80045c6:	608b      	str	r3, [r1, #8]
 80045c8:	f1b8 0f00 	cmp.w	r8, #0
 80045cc:	dde9      	ble.n	80045a2 <__sflush_r+0xae>
 80045ce:	6a21      	ldr	r1, [r4, #32]
 80045d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80045d2:	4643      	mov	r3, r8
 80045d4:	463a      	mov	r2, r7
 80045d6:	4628      	mov	r0, r5
 80045d8:	47b0      	blx	r6
 80045da:	2800      	cmp	r0, #0
 80045dc:	dc08      	bgt.n	80045f0 <__sflush_r+0xfc>
 80045de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045e6:	81a3      	strh	r3, [r4, #12]
 80045e8:	f04f 30ff 	mov.w	r0, #4294967295
 80045ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045f0:	4407      	add	r7, r0
 80045f2:	eba8 0800 	sub.w	r8, r8, r0
 80045f6:	e7e7      	b.n	80045c8 <__sflush_r+0xd4>
 80045f8:	20400001 	.word	0x20400001

080045fc <_fflush_r>:
 80045fc:	b538      	push	{r3, r4, r5, lr}
 80045fe:	690b      	ldr	r3, [r1, #16]
 8004600:	4605      	mov	r5, r0
 8004602:	460c      	mov	r4, r1
 8004604:	b913      	cbnz	r3, 800460c <_fflush_r+0x10>
 8004606:	2500      	movs	r5, #0
 8004608:	4628      	mov	r0, r5
 800460a:	bd38      	pop	{r3, r4, r5, pc}
 800460c:	b118      	cbz	r0, 8004616 <_fflush_r+0x1a>
 800460e:	6a03      	ldr	r3, [r0, #32]
 8004610:	b90b      	cbnz	r3, 8004616 <_fflush_r+0x1a>
 8004612:	f7fe fba3 	bl	8002d5c <__sinit>
 8004616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d0f3      	beq.n	8004606 <_fflush_r+0xa>
 800461e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004620:	07d0      	lsls	r0, r2, #31
 8004622:	d404      	bmi.n	800462e <_fflush_r+0x32>
 8004624:	0599      	lsls	r1, r3, #22
 8004626:	d402      	bmi.n	800462e <_fflush_r+0x32>
 8004628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800462a:	f7fe fc8e 	bl	8002f4a <__retarget_lock_acquire_recursive>
 800462e:	4628      	mov	r0, r5
 8004630:	4621      	mov	r1, r4
 8004632:	f7ff ff5f 	bl	80044f4 <__sflush_r>
 8004636:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004638:	07da      	lsls	r2, r3, #31
 800463a:	4605      	mov	r5, r0
 800463c:	d4e4      	bmi.n	8004608 <_fflush_r+0xc>
 800463e:	89a3      	ldrh	r3, [r4, #12]
 8004640:	059b      	lsls	r3, r3, #22
 8004642:	d4e1      	bmi.n	8004608 <_fflush_r+0xc>
 8004644:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004646:	f7fe fc81 	bl	8002f4c <__retarget_lock_release_recursive>
 800464a:	e7dd      	b.n	8004608 <_fflush_r+0xc>

0800464c <_sbrk_r>:
 800464c:	b538      	push	{r3, r4, r5, lr}
 800464e:	4d06      	ldr	r5, [pc, #24]	@ (8004668 <_sbrk_r+0x1c>)
 8004650:	2300      	movs	r3, #0
 8004652:	4604      	mov	r4, r0
 8004654:	4608      	mov	r0, r1
 8004656:	602b      	str	r3, [r5, #0]
 8004658:	f7fc fbaa 	bl	8000db0 <_sbrk>
 800465c:	1c43      	adds	r3, r0, #1
 800465e:	d102      	bne.n	8004666 <_sbrk_r+0x1a>
 8004660:	682b      	ldr	r3, [r5, #0]
 8004662:	b103      	cbz	r3, 8004666 <_sbrk_r+0x1a>
 8004664:	6023      	str	r3, [r4, #0]
 8004666:	bd38      	pop	{r3, r4, r5, pc}
 8004668:	20000404 	.word	0x20000404

0800466c <memcpy>:
 800466c:	440a      	add	r2, r1
 800466e:	4291      	cmp	r1, r2
 8004670:	f100 33ff 	add.w	r3, r0, #4294967295
 8004674:	d100      	bne.n	8004678 <memcpy+0xc>
 8004676:	4770      	bx	lr
 8004678:	b510      	push	{r4, lr}
 800467a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800467e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004682:	4291      	cmp	r1, r2
 8004684:	d1f9      	bne.n	800467a <memcpy+0xe>
 8004686:	bd10      	pop	{r4, pc}

08004688 <__assert_func>:
 8004688:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800468a:	4614      	mov	r4, r2
 800468c:	461a      	mov	r2, r3
 800468e:	4b09      	ldr	r3, [pc, #36]	@ (80046b4 <__assert_func+0x2c>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4605      	mov	r5, r0
 8004694:	68d8      	ldr	r0, [r3, #12]
 8004696:	b14c      	cbz	r4, 80046ac <__assert_func+0x24>
 8004698:	4b07      	ldr	r3, [pc, #28]	@ (80046b8 <__assert_func+0x30>)
 800469a:	9100      	str	r1, [sp, #0]
 800469c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80046a0:	4906      	ldr	r1, [pc, #24]	@ (80046bc <__assert_func+0x34>)
 80046a2:	462b      	mov	r3, r5
 80046a4:	f000 f842 	bl	800472c <fiprintf>
 80046a8:	f000 f852 	bl	8004750 <abort>
 80046ac:	4b04      	ldr	r3, [pc, #16]	@ (80046c0 <__assert_func+0x38>)
 80046ae:	461c      	mov	r4, r3
 80046b0:	e7f3      	b.n	800469a <__assert_func+0x12>
 80046b2:	bf00      	nop
 80046b4:	2000000c 	.word	0x2000000c
 80046b8:	08004dd4 	.word	0x08004dd4
 80046bc:	08004de1 	.word	0x08004de1
 80046c0:	08004e0f 	.word	0x08004e0f

080046c4 <_calloc_r>:
 80046c4:	b570      	push	{r4, r5, r6, lr}
 80046c6:	fba1 5402 	umull	r5, r4, r1, r2
 80046ca:	b934      	cbnz	r4, 80046da <_calloc_r+0x16>
 80046cc:	4629      	mov	r1, r5
 80046ce:	f7ff fb0b 	bl	8003ce8 <_malloc_r>
 80046d2:	4606      	mov	r6, r0
 80046d4:	b928      	cbnz	r0, 80046e2 <_calloc_r+0x1e>
 80046d6:	4630      	mov	r0, r6
 80046d8:	bd70      	pop	{r4, r5, r6, pc}
 80046da:	220c      	movs	r2, #12
 80046dc:	6002      	str	r2, [r0, #0]
 80046de:	2600      	movs	r6, #0
 80046e0:	e7f9      	b.n	80046d6 <_calloc_r+0x12>
 80046e2:	462a      	mov	r2, r5
 80046e4:	4621      	mov	r1, r4
 80046e6:	f7fe fbb2 	bl	8002e4e <memset>
 80046ea:	e7f4      	b.n	80046d6 <_calloc_r+0x12>

080046ec <__ascii_mbtowc>:
 80046ec:	b082      	sub	sp, #8
 80046ee:	b901      	cbnz	r1, 80046f2 <__ascii_mbtowc+0x6>
 80046f0:	a901      	add	r1, sp, #4
 80046f2:	b142      	cbz	r2, 8004706 <__ascii_mbtowc+0x1a>
 80046f4:	b14b      	cbz	r3, 800470a <__ascii_mbtowc+0x1e>
 80046f6:	7813      	ldrb	r3, [r2, #0]
 80046f8:	600b      	str	r3, [r1, #0]
 80046fa:	7812      	ldrb	r2, [r2, #0]
 80046fc:	1e10      	subs	r0, r2, #0
 80046fe:	bf18      	it	ne
 8004700:	2001      	movne	r0, #1
 8004702:	b002      	add	sp, #8
 8004704:	4770      	bx	lr
 8004706:	4610      	mov	r0, r2
 8004708:	e7fb      	b.n	8004702 <__ascii_mbtowc+0x16>
 800470a:	f06f 0001 	mvn.w	r0, #1
 800470e:	e7f8      	b.n	8004702 <__ascii_mbtowc+0x16>

08004710 <__ascii_wctomb>:
 8004710:	4603      	mov	r3, r0
 8004712:	4608      	mov	r0, r1
 8004714:	b141      	cbz	r1, 8004728 <__ascii_wctomb+0x18>
 8004716:	2aff      	cmp	r2, #255	@ 0xff
 8004718:	d904      	bls.n	8004724 <__ascii_wctomb+0x14>
 800471a:	228a      	movs	r2, #138	@ 0x8a
 800471c:	601a      	str	r2, [r3, #0]
 800471e:	f04f 30ff 	mov.w	r0, #4294967295
 8004722:	4770      	bx	lr
 8004724:	700a      	strb	r2, [r1, #0]
 8004726:	2001      	movs	r0, #1
 8004728:	4770      	bx	lr
	...

0800472c <fiprintf>:
 800472c:	b40e      	push	{r1, r2, r3}
 800472e:	b503      	push	{r0, r1, lr}
 8004730:	4601      	mov	r1, r0
 8004732:	ab03      	add	r3, sp, #12
 8004734:	4805      	ldr	r0, [pc, #20]	@ (800474c <fiprintf+0x20>)
 8004736:	f853 2b04 	ldr.w	r2, [r3], #4
 800473a:	6800      	ldr	r0, [r0, #0]
 800473c:	9301      	str	r3, [sp, #4]
 800473e:	f000 f837 	bl	80047b0 <_vfiprintf_r>
 8004742:	b002      	add	sp, #8
 8004744:	f85d eb04 	ldr.w	lr, [sp], #4
 8004748:	b003      	add	sp, #12
 800474a:	4770      	bx	lr
 800474c:	2000000c 	.word	0x2000000c

08004750 <abort>:
 8004750:	b508      	push	{r3, lr}
 8004752:	2006      	movs	r0, #6
 8004754:	f000 fa00 	bl	8004b58 <raise>
 8004758:	2001      	movs	r0, #1
 800475a:	f7fc fab1 	bl	8000cc0 <_exit>

0800475e <__sfputc_r>:
 800475e:	6893      	ldr	r3, [r2, #8]
 8004760:	3b01      	subs	r3, #1
 8004762:	2b00      	cmp	r3, #0
 8004764:	b410      	push	{r4}
 8004766:	6093      	str	r3, [r2, #8]
 8004768:	da08      	bge.n	800477c <__sfputc_r+0x1e>
 800476a:	6994      	ldr	r4, [r2, #24]
 800476c:	42a3      	cmp	r3, r4
 800476e:	db01      	blt.n	8004774 <__sfputc_r+0x16>
 8004770:	290a      	cmp	r1, #10
 8004772:	d103      	bne.n	800477c <__sfputc_r+0x1e>
 8004774:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004778:	f000 b932 	b.w	80049e0 <__swbuf_r>
 800477c:	6813      	ldr	r3, [r2, #0]
 800477e:	1c58      	adds	r0, r3, #1
 8004780:	6010      	str	r0, [r2, #0]
 8004782:	7019      	strb	r1, [r3, #0]
 8004784:	4608      	mov	r0, r1
 8004786:	f85d 4b04 	ldr.w	r4, [sp], #4
 800478a:	4770      	bx	lr

0800478c <__sfputs_r>:
 800478c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800478e:	4606      	mov	r6, r0
 8004790:	460f      	mov	r7, r1
 8004792:	4614      	mov	r4, r2
 8004794:	18d5      	adds	r5, r2, r3
 8004796:	42ac      	cmp	r4, r5
 8004798:	d101      	bne.n	800479e <__sfputs_r+0x12>
 800479a:	2000      	movs	r0, #0
 800479c:	e007      	b.n	80047ae <__sfputs_r+0x22>
 800479e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047a2:	463a      	mov	r2, r7
 80047a4:	4630      	mov	r0, r6
 80047a6:	f7ff ffda 	bl	800475e <__sfputc_r>
 80047aa:	1c43      	adds	r3, r0, #1
 80047ac:	d1f3      	bne.n	8004796 <__sfputs_r+0xa>
 80047ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080047b0 <_vfiprintf_r>:
 80047b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047b4:	460d      	mov	r5, r1
 80047b6:	b09d      	sub	sp, #116	@ 0x74
 80047b8:	4614      	mov	r4, r2
 80047ba:	4698      	mov	r8, r3
 80047bc:	4606      	mov	r6, r0
 80047be:	b118      	cbz	r0, 80047c8 <_vfiprintf_r+0x18>
 80047c0:	6a03      	ldr	r3, [r0, #32]
 80047c2:	b90b      	cbnz	r3, 80047c8 <_vfiprintf_r+0x18>
 80047c4:	f7fe faca 	bl	8002d5c <__sinit>
 80047c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80047ca:	07d9      	lsls	r1, r3, #31
 80047cc:	d405      	bmi.n	80047da <_vfiprintf_r+0x2a>
 80047ce:	89ab      	ldrh	r3, [r5, #12]
 80047d0:	059a      	lsls	r2, r3, #22
 80047d2:	d402      	bmi.n	80047da <_vfiprintf_r+0x2a>
 80047d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80047d6:	f7fe fbb8 	bl	8002f4a <__retarget_lock_acquire_recursive>
 80047da:	89ab      	ldrh	r3, [r5, #12]
 80047dc:	071b      	lsls	r3, r3, #28
 80047de:	d501      	bpl.n	80047e4 <_vfiprintf_r+0x34>
 80047e0:	692b      	ldr	r3, [r5, #16]
 80047e2:	b99b      	cbnz	r3, 800480c <_vfiprintf_r+0x5c>
 80047e4:	4629      	mov	r1, r5
 80047e6:	4630      	mov	r0, r6
 80047e8:	f000 f938 	bl	8004a5c <__swsetup_r>
 80047ec:	b170      	cbz	r0, 800480c <_vfiprintf_r+0x5c>
 80047ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80047f0:	07dc      	lsls	r4, r3, #31
 80047f2:	d504      	bpl.n	80047fe <_vfiprintf_r+0x4e>
 80047f4:	f04f 30ff 	mov.w	r0, #4294967295
 80047f8:	b01d      	add	sp, #116	@ 0x74
 80047fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047fe:	89ab      	ldrh	r3, [r5, #12]
 8004800:	0598      	lsls	r0, r3, #22
 8004802:	d4f7      	bmi.n	80047f4 <_vfiprintf_r+0x44>
 8004804:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004806:	f7fe fba1 	bl	8002f4c <__retarget_lock_release_recursive>
 800480a:	e7f3      	b.n	80047f4 <_vfiprintf_r+0x44>
 800480c:	2300      	movs	r3, #0
 800480e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004810:	2320      	movs	r3, #32
 8004812:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004816:	f8cd 800c 	str.w	r8, [sp, #12]
 800481a:	2330      	movs	r3, #48	@ 0x30
 800481c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80049cc <_vfiprintf_r+0x21c>
 8004820:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004824:	f04f 0901 	mov.w	r9, #1
 8004828:	4623      	mov	r3, r4
 800482a:	469a      	mov	sl, r3
 800482c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004830:	b10a      	cbz	r2, 8004836 <_vfiprintf_r+0x86>
 8004832:	2a25      	cmp	r2, #37	@ 0x25
 8004834:	d1f9      	bne.n	800482a <_vfiprintf_r+0x7a>
 8004836:	ebba 0b04 	subs.w	fp, sl, r4
 800483a:	d00b      	beq.n	8004854 <_vfiprintf_r+0xa4>
 800483c:	465b      	mov	r3, fp
 800483e:	4622      	mov	r2, r4
 8004840:	4629      	mov	r1, r5
 8004842:	4630      	mov	r0, r6
 8004844:	f7ff ffa2 	bl	800478c <__sfputs_r>
 8004848:	3001      	adds	r0, #1
 800484a:	f000 80a7 	beq.w	800499c <_vfiprintf_r+0x1ec>
 800484e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004850:	445a      	add	r2, fp
 8004852:	9209      	str	r2, [sp, #36]	@ 0x24
 8004854:	f89a 3000 	ldrb.w	r3, [sl]
 8004858:	2b00      	cmp	r3, #0
 800485a:	f000 809f 	beq.w	800499c <_vfiprintf_r+0x1ec>
 800485e:	2300      	movs	r3, #0
 8004860:	f04f 32ff 	mov.w	r2, #4294967295
 8004864:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004868:	f10a 0a01 	add.w	sl, sl, #1
 800486c:	9304      	str	r3, [sp, #16]
 800486e:	9307      	str	r3, [sp, #28]
 8004870:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004874:	931a      	str	r3, [sp, #104]	@ 0x68
 8004876:	4654      	mov	r4, sl
 8004878:	2205      	movs	r2, #5
 800487a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800487e:	4853      	ldr	r0, [pc, #332]	@ (80049cc <_vfiprintf_r+0x21c>)
 8004880:	f7fb fcae 	bl	80001e0 <memchr>
 8004884:	9a04      	ldr	r2, [sp, #16]
 8004886:	b9d8      	cbnz	r0, 80048c0 <_vfiprintf_r+0x110>
 8004888:	06d1      	lsls	r1, r2, #27
 800488a:	bf44      	itt	mi
 800488c:	2320      	movmi	r3, #32
 800488e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004892:	0713      	lsls	r3, r2, #28
 8004894:	bf44      	itt	mi
 8004896:	232b      	movmi	r3, #43	@ 0x2b
 8004898:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800489c:	f89a 3000 	ldrb.w	r3, [sl]
 80048a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80048a2:	d015      	beq.n	80048d0 <_vfiprintf_r+0x120>
 80048a4:	9a07      	ldr	r2, [sp, #28]
 80048a6:	4654      	mov	r4, sl
 80048a8:	2000      	movs	r0, #0
 80048aa:	f04f 0c0a 	mov.w	ip, #10
 80048ae:	4621      	mov	r1, r4
 80048b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048b4:	3b30      	subs	r3, #48	@ 0x30
 80048b6:	2b09      	cmp	r3, #9
 80048b8:	d94b      	bls.n	8004952 <_vfiprintf_r+0x1a2>
 80048ba:	b1b0      	cbz	r0, 80048ea <_vfiprintf_r+0x13a>
 80048bc:	9207      	str	r2, [sp, #28]
 80048be:	e014      	b.n	80048ea <_vfiprintf_r+0x13a>
 80048c0:	eba0 0308 	sub.w	r3, r0, r8
 80048c4:	fa09 f303 	lsl.w	r3, r9, r3
 80048c8:	4313      	orrs	r3, r2
 80048ca:	9304      	str	r3, [sp, #16]
 80048cc:	46a2      	mov	sl, r4
 80048ce:	e7d2      	b.n	8004876 <_vfiprintf_r+0xc6>
 80048d0:	9b03      	ldr	r3, [sp, #12]
 80048d2:	1d19      	adds	r1, r3, #4
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	9103      	str	r1, [sp, #12]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	bfbb      	ittet	lt
 80048dc:	425b      	neglt	r3, r3
 80048de:	f042 0202 	orrlt.w	r2, r2, #2
 80048e2:	9307      	strge	r3, [sp, #28]
 80048e4:	9307      	strlt	r3, [sp, #28]
 80048e6:	bfb8      	it	lt
 80048e8:	9204      	strlt	r2, [sp, #16]
 80048ea:	7823      	ldrb	r3, [r4, #0]
 80048ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80048ee:	d10a      	bne.n	8004906 <_vfiprintf_r+0x156>
 80048f0:	7863      	ldrb	r3, [r4, #1]
 80048f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80048f4:	d132      	bne.n	800495c <_vfiprintf_r+0x1ac>
 80048f6:	9b03      	ldr	r3, [sp, #12]
 80048f8:	1d1a      	adds	r2, r3, #4
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	9203      	str	r2, [sp, #12]
 80048fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004902:	3402      	adds	r4, #2
 8004904:	9305      	str	r3, [sp, #20]
 8004906:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80049dc <_vfiprintf_r+0x22c>
 800490a:	7821      	ldrb	r1, [r4, #0]
 800490c:	2203      	movs	r2, #3
 800490e:	4650      	mov	r0, sl
 8004910:	f7fb fc66 	bl	80001e0 <memchr>
 8004914:	b138      	cbz	r0, 8004926 <_vfiprintf_r+0x176>
 8004916:	9b04      	ldr	r3, [sp, #16]
 8004918:	eba0 000a 	sub.w	r0, r0, sl
 800491c:	2240      	movs	r2, #64	@ 0x40
 800491e:	4082      	lsls	r2, r0
 8004920:	4313      	orrs	r3, r2
 8004922:	3401      	adds	r4, #1
 8004924:	9304      	str	r3, [sp, #16]
 8004926:	f814 1b01 	ldrb.w	r1, [r4], #1
 800492a:	4829      	ldr	r0, [pc, #164]	@ (80049d0 <_vfiprintf_r+0x220>)
 800492c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004930:	2206      	movs	r2, #6
 8004932:	f7fb fc55 	bl	80001e0 <memchr>
 8004936:	2800      	cmp	r0, #0
 8004938:	d03f      	beq.n	80049ba <_vfiprintf_r+0x20a>
 800493a:	4b26      	ldr	r3, [pc, #152]	@ (80049d4 <_vfiprintf_r+0x224>)
 800493c:	bb1b      	cbnz	r3, 8004986 <_vfiprintf_r+0x1d6>
 800493e:	9b03      	ldr	r3, [sp, #12]
 8004940:	3307      	adds	r3, #7
 8004942:	f023 0307 	bic.w	r3, r3, #7
 8004946:	3308      	adds	r3, #8
 8004948:	9303      	str	r3, [sp, #12]
 800494a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800494c:	443b      	add	r3, r7
 800494e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004950:	e76a      	b.n	8004828 <_vfiprintf_r+0x78>
 8004952:	fb0c 3202 	mla	r2, ip, r2, r3
 8004956:	460c      	mov	r4, r1
 8004958:	2001      	movs	r0, #1
 800495a:	e7a8      	b.n	80048ae <_vfiprintf_r+0xfe>
 800495c:	2300      	movs	r3, #0
 800495e:	3401      	adds	r4, #1
 8004960:	9305      	str	r3, [sp, #20]
 8004962:	4619      	mov	r1, r3
 8004964:	f04f 0c0a 	mov.w	ip, #10
 8004968:	4620      	mov	r0, r4
 800496a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800496e:	3a30      	subs	r2, #48	@ 0x30
 8004970:	2a09      	cmp	r2, #9
 8004972:	d903      	bls.n	800497c <_vfiprintf_r+0x1cc>
 8004974:	2b00      	cmp	r3, #0
 8004976:	d0c6      	beq.n	8004906 <_vfiprintf_r+0x156>
 8004978:	9105      	str	r1, [sp, #20]
 800497a:	e7c4      	b.n	8004906 <_vfiprintf_r+0x156>
 800497c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004980:	4604      	mov	r4, r0
 8004982:	2301      	movs	r3, #1
 8004984:	e7f0      	b.n	8004968 <_vfiprintf_r+0x1b8>
 8004986:	ab03      	add	r3, sp, #12
 8004988:	9300      	str	r3, [sp, #0]
 800498a:	462a      	mov	r2, r5
 800498c:	4b12      	ldr	r3, [pc, #72]	@ (80049d8 <_vfiprintf_r+0x228>)
 800498e:	a904      	add	r1, sp, #16
 8004990:	4630      	mov	r0, r6
 8004992:	f7fd fda1 	bl	80024d8 <_printf_float>
 8004996:	4607      	mov	r7, r0
 8004998:	1c78      	adds	r0, r7, #1
 800499a:	d1d6      	bne.n	800494a <_vfiprintf_r+0x19a>
 800499c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800499e:	07d9      	lsls	r1, r3, #31
 80049a0:	d405      	bmi.n	80049ae <_vfiprintf_r+0x1fe>
 80049a2:	89ab      	ldrh	r3, [r5, #12]
 80049a4:	059a      	lsls	r2, r3, #22
 80049a6:	d402      	bmi.n	80049ae <_vfiprintf_r+0x1fe>
 80049a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80049aa:	f7fe facf 	bl	8002f4c <__retarget_lock_release_recursive>
 80049ae:	89ab      	ldrh	r3, [r5, #12]
 80049b0:	065b      	lsls	r3, r3, #25
 80049b2:	f53f af1f 	bmi.w	80047f4 <_vfiprintf_r+0x44>
 80049b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80049b8:	e71e      	b.n	80047f8 <_vfiprintf_r+0x48>
 80049ba:	ab03      	add	r3, sp, #12
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	462a      	mov	r2, r5
 80049c0:	4b05      	ldr	r3, [pc, #20]	@ (80049d8 <_vfiprintf_r+0x228>)
 80049c2:	a904      	add	r1, sp, #16
 80049c4:	4630      	mov	r0, r6
 80049c6:	f7fe f81f 	bl	8002a08 <_printf_i>
 80049ca:	e7e4      	b.n	8004996 <_vfiprintf_r+0x1e6>
 80049cc:	08004e10 	.word	0x08004e10
 80049d0:	08004e1a 	.word	0x08004e1a
 80049d4:	080024d9 	.word	0x080024d9
 80049d8:	0800478d 	.word	0x0800478d
 80049dc:	08004e16 	.word	0x08004e16

080049e0 <__swbuf_r>:
 80049e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049e2:	460e      	mov	r6, r1
 80049e4:	4614      	mov	r4, r2
 80049e6:	4605      	mov	r5, r0
 80049e8:	b118      	cbz	r0, 80049f2 <__swbuf_r+0x12>
 80049ea:	6a03      	ldr	r3, [r0, #32]
 80049ec:	b90b      	cbnz	r3, 80049f2 <__swbuf_r+0x12>
 80049ee:	f7fe f9b5 	bl	8002d5c <__sinit>
 80049f2:	69a3      	ldr	r3, [r4, #24]
 80049f4:	60a3      	str	r3, [r4, #8]
 80049f6:	89a3      	ldrh	r3, [r4, #12]
 80049f8:	071a      	lsls	r2, r3, #28
 80049fa:	d501      	bpl.n	8004a00 <__swbuf_r+0x20>
 80049fc:	6923      	ldr	r3, [r4, #16]
 80049fe:	b943      	cbnz	r3, 8004a12 <__swbuf_r+0x32>
 8004a00:	4621      	mov	r1, r4
 8004a02:	4628      	mov	r0, r5
 8004a04:	f000 f82a 	bl	8004a5c <__swsetup_r>
 8004a08:	b118      	cbz	r0, 8004a12 <__swbuf_r+0x32>
 8004a0a:	f04f 37ff 	mov.w	r7, #4294967295
 8004a0e:	4638      	mov	r0, r7
 8004a10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a12:	6823      	ldr	r3, [r4, #0]
 8004a14:	6922      	ldr	r2, [r4, #16]
 8004a16:	1a98      	subs	r0, r3, r2
 8004a18:	6963      	ldr	r3, [r4, #20]
 8004a1a:	b2f6      	uxtb	r6, r6
 8004a1c:	4283      	cmp	r3, r0
 8004a1e:	4637      	mov	r7, r6
 8004a20:	dc05      	bgt.n	8004a2e <__swbuf_r+0x4e>
 8004a22:	4621      	mov	r1, r4
 8004a24:	4628      	mov	r0, r5
 8004a26:	f7ff fde9 	bl	80045fc <_fflush_r>
 8004a2a:	2800      	cmp	r0, #0
 8004a2c:	d1ed      	bne.n	8004a0a <__swbuf_r+0x2a>
 8004a2e:	68a3      	ldr	r3, [r4, #8]
 8004a30:	3b01      	subs	r3, #1
 8004a32:	60a3      	str	r3, [r4, #8]
 8004a34:	6823      	ldr	r3, [r4, #0]
 8004a36:	1c5a      	adds	r2, r3, #1
 8004a38:	6022      	str	r2, [r4, #0]
 8004a3a:	701e      	strb	r6, [r3, #0]
 8004a3c:	6962      	ldr	r2, [r4, #20]
 8004a3e:	1c43      	adds	r3, r0, #1
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d004      	beq.n	8004a4e <__swbuf_r+0x6e>
 8004a44:	89a3      	ldrh	r3, [r4, #12]
 8004a46:	07db      	lsls	r3, r3, #31
 8004a48:	d5e1      	bpl.n	8004a0e <__swbuf_r+0x2e>
 8004a4a:	2e0a      	cmp	r6, #10
 8004a4c:	d1df      	bne.n	8004a0e <__swbuf_r+0x2e>
 8004a4e:	4621      	mov	r1, r4
 8004a50:	4628      	mov	r0, r5
 8004a52:	f7ff fdd3 	bl	80045fc <_fflush_r>
 8004a56:	2800      	cmp	r0, #0
 8004a58:	d0d9      	beq.n	8004a0e <__swbuf_r+0x2e>
 8004a5a:	e7d6      	b.n	8004a0a <__swbuf_r+0x2a>

08004a5c <__swsetup_r>:
 8004a5c:	b538      	push	{r3, r4, r5, lr}
 8004a5e:	4b29      	ldr	r3, [pc, #164]	@ (8004b04 <__swsetup_r+0xa8>)
 8004a60:	4605      	mov	r5, r0
 8004a62:	6818      	ldr	r0, [r3, #0]
 8004a64:	460c      	mov	r4, r1
 8004a66:	b118      	cbz	r0, 8004a70 <__swsetup_r+0x14>
 8004a68:	6a03      	ldr	r3, [r0, #32]
 8004a6a:	b90b      	cbnz	r3, 8004a70 <__swsetup_r+0x14>
 8004a6c:	f7fe f976 	bl	8002d5c <__sinit>
 8004a70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a74:	0719      	lsls	r1, r3, #28
 8004a76:	d422      	bmi.n	8004abe <__swsetup_r+0x62>
 8004a78:	06da      	lsls	r2, r3, #27
 8004a7a:	d407      	bmi.n	8004a8c <__swsetup_r+0x30>
 8004a7c:	2209      	movs	r2, #9
 8004a7e:	602a      	str	r2, [r5, #0]
 8004a80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a84:	81a3      	strh	r3, [r4, #12]
 8004a86:	f04f 30ff 	mov.w	r0, #4294967295
 8004a8a:	e033      	b.n	8004af4 <__swsetup_r+0x98>
 8004a8c:	0758      	lsls	r0, r3, #29
 8004a8e:	d512      	bpl.n	8004ab6 <__swsetup_r+0x5a>
 8004a90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a92:	b141      	cbz	r1, 8004aa6 <__swsetup_r+0x4a>
 8004a94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004a98:	4299      	cmp	r1, r3
 8004a9a:	d002      	beq.n	8004aa2 <__swsetup_r+0x46>
 8004a9c:	4628      	mov	r0, r5
 8004a9e:	f7ff f8af 	bl	8003c00 <_free_r>
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	6363      	str	r3, [r4, #52]	@ 0x34
 8004aa6:	89a3      	ldrh	r3, [r4, #12]
 8004aa8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004aac:	81a3      	strh	r3, [r4, #12]
 8004aae:	2300      	movs	r3, #0
 8004ab0:	6063      	str	r3, [r4, #4]
 8004ab2:	6923      	ldr	r3, [r4, #16]
 8004ab4:	6023      	str	r3, [r4, #0]
 8004ab6:	89a3      	ldrh	r3, [r4, #12]
 8004ab8:	f043 0308 	orr.w	r3, r3, #8
 8004abc:	81a3      	strh	r3, [r4, #12]
 8004abe:	6923      	ldr	r3, [r4, #16]
 8004ac0:	b94b      	cbnz	r3, 8004ad6 <__swsetup_r+0x7a>
 8004ac2:	89a3      	ldrh	r3, [r4, #12]
 8004ac4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004ac8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004acc:	d003      	beq.n	8004ad6 <__swsetup_r+0x7a>
 8004ace:	4621      	mov	r1, r4
 8004ad0:	4628      	mov	r0, r5
 8004ad2:	f000 f883 	bl	8004bdc <__smakebuf_r>
 8004ad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ada:	f013 0201 	ands.w	r2, r3, #1
 8004ade:	d00a      	beq.n	8004af6 <__swsetup_r+0x9a>
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	60a2      	str	r2, [r4, #8]
 8004ae4:	6962      	ldr	r2, [r4, #20]
 8004ae6:	4252      	negs	r2, r2
 8004ae8:	61a2      	str	r2, [r4, #24]
 8004aea:	6922      	ldr	r2, [r4, #16]
 8004aec:	b942      	cbnz	r2, 8004b00 <__swsetup_r+0xa4>
 8004aee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004af2:	d1c5      	bne.n	8004a80 <__swsetup_r+0x24>
 8004af4:	bd38      	pop	{r3, r4, r5, pc}
 8004af6:	0799      	lsls	r1, r3, #30
 8004af8:	bf58      	it	pl
 8004afa:	6962      	ldrpl	r2, [r4, #20]
 8004afc:	60a2      	str	r2, [r4, #8]
 8004afe:	e7f4      	b.n	8004aea <__swsetup_r+0x8e>
 8004b00:	2000      	movs	r0, #0
 8004b02:	e7f7      	b.n	8004af4 <__swsetup_r+0x98>
 8004b04:	2000000c 	.word	0x2000000c

08004b08 <_raise_r>:
 8004b08:	291f      	cmp	r1, #31
 8004b0a:	b538      	push	{r3, r4, r5, lr}
 8004b0c:	4605      	mov	r5, r0
 8004b0e:	460c      	mov	r4, r1
 8004b10:	d904      	bls.n	8004b1c <_raise_r+0x14>
 8004b12:	2316      	movs	r3, #22
 8004b14:	6003      	str	r3, [r0, #0]
 8004b16:	f04f 30ff 	mov.w	r0, #4294967295
 8004b1a:	bd38      	pop	{r3, r4, r5, pc}
 8004b1c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004b1e:	b112      	cbz	r2, 8004b26 <_raise_r+0x1e>
 8004b20:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004b24:	b94b      	cbnz	r3, 8004b3a <_raise_r+0x32>
 8004b26:	4628      	mov	r0, r5
 8004b28:	f000 f830 	bl	8004b8c <_getpid_r>
 8004b2c:	4622      	mov	r2, r4
 8004b2e:	4601      	mov	r1, r0
 8004b30:	4628      	mov	r0, r5
 8004b32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b36:	f000 b817 	b.w	8004b68 <_kill_r>
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d00a      	beq.n	8004b54 <_raise_r+0x4c>
 8004b3e:	1c59      	adds	r1, r3, #1
 8004b40:	d103      	bne.n	8004b4a <_raise_r+0x42>
 8004b42:	2316      	movs	r3, #22
 8004b44:	6003      	str	r3, [r0, #0]
 8004b46:	2001      	movs	r0, #1
 8004b48:	e7e7      	b.n	8004b1a <_raise_r+0x12>
 8004b4a:	2100      	movs	r1, #0
 8004b4c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004b50:	4620      	mov	r0, r4
 8004b52:	4798      	blx	r3
 8004b54:	2000      	movs	r0, #0
 8004b56:	e7e0      	b.n	8004b1a <_raise_r+0x12>

08004b58 <raise>:
 8004b58:	4b02      	ldr	r3, [pc, #8]	@ (8004b64 <raise+0xc>)
 8004b5a:	4601      	mov	r1, r0
 8004b5c:	6818      	ldr	r0, [r3, #0]
 8004b5e:	f7ff bfd3 	b.w	8004b08 <_raise_r>
 8004b62:	bf00      	nop
 8004b64:	2000000c 	.word	0x2000000c

08004b68 <_kill_r>:
 8004b68:	b538      	push	{r3, r4, r5, lr}
 8004b6a:	4d07      	ldr	r5, [pc, #28]	@ (8004b88 <_kill_r+0x20>)
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	4604      	mov	r4, r0
 8004b70:	4608      	mov	r0, r1
 8004b72:	4611      	mov	r1, r2
 8004b74:	602b      	str	r3, [r5, #0]
 8004b76:	f7fc f893 	bl	8000ca0 <_kill>
 8004b7a:	1c43      	adds	r3, r0, #1
 8004b7c:	d102      	bne.n	8004b84 <_kill_r+0x1c>
 8004b7e:	682b      	ldr	r3, [r5, #0]
 8004b80:	b103      	cbz	r3, 8004b84 <_kill_r+0x1c>
 8004b82:	6023      	str	r3, [r4, #0]
 8004b84:	bd38      	pop	{r3, r4, r5, pc}
 8004b86:	bf00      	nop
 8004b88:	20000404 	.word	0x20000404

08004b8c <_getpid_r>:
 8004b8c:	f7fc b880 	b.w	8000c90 <_getpid>

08004b90 <__swhatbuf_r>:
 8004b90:	b570      	push	{r4, r5, r6, lr}
 8004b92:	460c      	mov	r4, r1
 8004b94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b98:	2900      	cmp	r1, #0
 8004b9a:	b096      	sub	sp, #88	@ 0x58
 8004b9c:	4615      	mov	r5, r2
 8004b9e:	461e      	mov	r6, r3
 8004ba0:	da0d      	bge.n	8004bbe <__swhatbuf_r+0x2e>
 8004ba2:	89a3      	ldrh	r3, [r4, #12]
 8004ba4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004ba8:	f04f 0100 	mov.w	r1, #0
 8004bac:	bf14      	ite	ne
 8004bae:	2340      	movne	r3, #64	@ 0x40
 8004bb0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004bb4:	2000      	movs	r0, #0
 8004bb6:	6031      	str	r1, [r6, #0]
 8004bb8:	602b      	str	r3, [r5, #0]
 8004bba:	b016      	add	sp, #88	@ 0x58
 8004bbc:	bd70      	pop	{r4, r5, r6, pc}
 8004bbe:	466a      	mov	r2, sp
 8004bc0:	f000 f848 	bl	8004c54 <_fstat_r>
 8004bc4:	2800      	cmp	r0, #0
 8004bc6:	dbec      	blt.n	8004ba2 <__swhatbuf_r+0x12>
 8004bc8:	9901      	ldr	r1, [sp, #4]
 8004bca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004bce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004bd2:	4259      	negs	r1, r3
 8004bd4:	4159      	adcs	r1, r3
 8004bd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004bda:	e7eb      	b.n	8004bb4 <__swhatbuf_r+0x24>

08004bdc <__smakebuf_r>:
 8004bdc:	898b      	ldrh	r3, [r1, #12]
 8004bde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004be0:	079d      	lsls	r5, r3, #30
 8004be2:	4606      	mov	r6, r0
 8004be4:	460c      	mov	r4, r1
 8004be6:	d507      	bpl.n	8004bf8 <__smakebuf_r+0x1c>
 8004be8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004bec:	6023      	str	r3, [r4, #0]
 8004bee:	6123      	str	r3, [r4, #16]
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	6163      	str	r3, [r4, #20]
 8004bf4:	b003      	add	sp, #12
 8004bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bf8:	ab01      	add	r3, sp, #4
 8004bfa:	466a      	mov	r2, sp
 8004bfc:	f7ff ffc8 	bl	8004b90 <__swhatbuf_r>
 8004c00:	9f00      	ldr	r7, [sp, #0]
 8004c02:	4605      	mov	r5, r0
 8004c04:	4639      	mov	r1, r7
 8004c06:	4630      	mov	r0, r6
 8004c08:	f7ff f86e 	bl	8003ce8 <_malloc_r>
 8004c0c:	b948      	cbnz	r0, 8004c22 <__smakebuf_r+0x46>
 8004c0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c12:	059a      	lsls	r2, r3, #22
 8004c14:	d4ee      	bmi.n	8004bf4 <__smakebuf_r+0x18>
 8004c16:	f023 0303 	bic.w	r3, r3, #3
 8004c1a:	f043 0302 	orr.w	r3, r3, #2
 8004c1e:	81a3      	strh	r3, [r4, #12]
 8004c20:	e7e2      	b.n	8004be8 <__smakebuf_r+0xc>
 8004c22:	89a3      	ldrh	r3, [r4, #12]
 8004c24:	6020      	str	r0, [r4, #0]
 8004c26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c2a:	81a3      	strh	r3, [r4, #12]
 8004c2c:	9b01      	ldr	r3, [sp, #4]
 8004c2e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004c32:	b15b      	cbz	r3, 8004c4c <__smakebuf_r+0x70>
 8004c34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c38:	4630      	mov	r0, r6
 8004c3a:	f000 f81d 	bl	8004c78 <_isatty_r>
 8004c3e:	b128      	cbz	r0, 8004c4c <__smakebuf_r+0x70>
 8004c40:	89a3      	ldrh	r3, [r4, #12]
 8004c42:	f023 0303 	bic.w	r3, r3, #3
 8004c46:	f043 0301 	orr.w	r3, r3, #1
 8004c4a:	81a3      	strh	r3, [r4, #12]
 8004c4c:	89a3      	ldrh	r3, [r4, #12]
 8004c4e:	431d      	orrs	r5, r3
 8004c50:	81a5      	strh	r5, [r4, #12]
 8004c52:	e7cf      	b.n	8004bf4 <__smakebuf_r+0x18>

08004c54 <_fstat_r>:
 8004c54:	b538      	push	{r3, r4, r5, lr}
 8004c56:	4d07      	ldr	r5, [pc, #28]	@ (8004c74 <_fstat_r+0x20>)
 8004c58:	2300      	movs	r3, #0
 8004c5a:	4604      	mov	r4, r0
 8004c5c:	4608      	mov	r0, r1
 8004c5e:	4611      	mov	r1, r2
 8004c60:	602b      	str	r3, [r5, #0]
 8004c62:	f7fc f87d 	bl	8000d60 <_fstat>
 8004c66:	1c43      	adds	r3, r0, #1
 8004c68:	d102      	bne.n	8004c70 <_fstat_r+0x1c>
 8004c6a:	682b      	ldr	r3, [r5, #0]
 8004c6c:	b103      	cbz	r3, 8004c70 <_fstat_r+0x1c>
 8004c6e:	6023      	str	r3, [r4, #0]
 8004c70:	bd38      	pop	{r3, r4, r5, pc}
 8004c72:	bf00      	nop
 8004c74:	20000404 	.word	0x20000404

08004c78 <_isatty_r>:
 8004c78:	b538      	push	{r3, r4, r5, lr}
 8004c7a:	4d06      	ldr	r5, [pc, #24]	@ (8004c94 <_isatty_r+0x1c>)
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	4604      	mov	r4, r0
 8004c80:	4608      	mov	r0, r1
 8004c82:	602b      	str	r3, [r5, #0]
 8004c84:	f7fc f87c 	bl	8000d80 <_isatty>
 8004c88:	1c43      	adds	r3, r0, #1
 8004c8a:	d102      	bne.n	8004c92 <_isatty_r+0x1a>
 8004c8c:	682b      	ldr	r3, [r5, #0]
 8004c8e:	b103      	cbz	r3, 8004c92 <_isatty_r+0x1a>
 8004c90:	6023      	str	r3, [r4, #0]
 8004c92:	bd38      	pop	{r3, r4, r5, pc}
 8004c94:	20000404 	.word	0x20000404

08004c98 <_init>:
 8004c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c9a:	bf00      	nop
 8004c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c9e:	bc08      	pop	{r3}
 8004ca0:	469e      	mov	lr, r3
 8004ca2:	4770      	bx	lr

08004ca4 <_fini>:
 8004ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ca6:	bf00      	nop
 8004ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004caa:	bc08      	pop	{r3}
 8004cac:	469e      	mov	lr, r3
 8004cae:	4770      	bx	lr
