#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug  6 12:17:19 2025
# Process ID: 11976
# Current directory: C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25660 C:\Users\hadys\Desktop\verilog\chatgpt\UART_TX_project\UART_TX_project.xpr
# Log file: C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/vivado.log
# Journal file: C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg
source TX_module_TB.tcl
restart
run 700 us
relaunch_sim
restart
run 700 us
relaunch_sim
restart
run 700 us
relaunch_sim
restart
run 700 us
relaunch_sim
restart
run 700 us
relaunch_sim
restart
run 700 us
relaunch_sim
restart
run 700 us
restart
run 1000 us
restart
run 2 ms
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
relaunch_sim
restart
run 3 ms
restart
run 3 ms
restart
run 3 ms
close_sim
launch_simulation
open_wave_config C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg
source TX_module_TB.tcl
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
restart
run 3 ms
close_sim
launch_simulation
open_wave_config C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg
source TX_module_TB.tcl
restart
run 3 ms
close_sim
launch_simulation
open_wave_config C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg
source TX_module_TB.tcl
restart
run 3 ms
add_bp {C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v} 27
remove_bps -file {C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v} -line 27
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
run 3 ms
restart
run 3 ms
relaunch_sim
restart
run 3 ms
restart
run 3 ms
save_wave_config {C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg
source TX_module_TB.tcl
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
run 3 ms
relaunch_sim
restart
run 3 ms
close_sim
launch_simulation
open_wave_config C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg
source TX_module_TB.tcl
restart
run 3 ms
save_wave_config {C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg}
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
relaunch_sim
restart
run 3 ms
restart
run 5 ms
relaunch_sim
restart
run 5 ms
relaunch_sim
restart
run 5 ms
restart
run 5 ms
relaunch_sim
restart
run 5 ms
relaunch_sim
restart
run 5 ms
relaunch_sim
restart
relaunch_sim
restart
run 5 ms
relaunch_sim
restart
run 5 ms
relaunch_sim
restart
run 5 ms
relaunch_sim
restart
run 5 ms
relaunch_sim
restart
run 5 ms
relaunch_sim
restart
run 5 ms
restart
run 5 ms
relaunch_sim
restart
run 5 ms
restart
run 7 ms
restart
run 7 ms
relaunch_sim
restart
run 7 ms
relaunch_sim
restart
run 7 ms
relaunch_sim
restart
run 7 ms
relaunch_sim
restart
run 7 ms
relaunch_sim
restart
run 7 ms
restart
run 8 ms
relaunch_sim
update_compile_order -fileset sim_1
restart
run 8 ms
relaunch_sim
restart
run 8 ms
relaunch_sim
restart
run 8 ms
relaunch_sim
restart
run 8 ms
relaunch_sim
restart
run 8 ms
close_sim
launch_simulation
open_wave_config C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg
source TX_module.tcl
restart
close_sim
launch_simulation
open_wave_config C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg
source TX_module.tcl
restart
restart
run 8 ms
save_wave_config {C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg}
relaunch_sim
restart
run 8 ms
relaunch_sim
update_compile_order -fileset sim_1
restart
run 8 ms
relaunch_sim
restart
run 8 ms
close_sim
