// Seed: 3551173749
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_2.type_12 = 0;
  assign module_1.type_2  = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output tri id_2,
    input wor id_3
    , id_7,
    input tri0 id_4,
    input supply1 id_5
);
  wire id_8 = id_8;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
  assign id_0 = 1'b0;
endmodule
module module_2 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output tri0 id_3
    , id_8,
    input tri id_4,
    input tri0 id_5,
    output wand id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
  always @(negedge id_0);
  assign id_6 = 1;
  wire id_10;
endmodule
