// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="lenet5_ap2,hls_ip_2017_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.711500,HLS_SYN_LAT=2709062,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=14816,HLS_SYN_LUT=10174}" *)

module lenet5_ap2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        index,
        conv_bias_V_address0,
        conv_bias_V_ce0,
        conv_bias_V_q0,
        conv_dot_V_address0,
        conv_dot_V_ce0,
        conv_dot_V_we0,
        conv_dot_V_d0,
        conv_dot_V_q0,
        conv_weight_address0,
        conv_weight_ce0,
        conv_weight_q0,
        in_V_address0,
        in_V_ce0,
        in_V_q0,
        pool_dot_V_address0,
        pool_dot_V_ce0,
        pool_dot_V_we0,
        pool_dot_V_d0,
        pool_dot_V_q0,
        fc_in_V_address0,
        fc_in_V_ce0,
        fc_in_V_we0,
        fc_in_V_d0,
        fc_in_V_q0,
        fc_dot_V_address0,
        fc_dot_V_ce0,
        fc_dot_V_we0,
        fc_dot_V_d0,
        fc_dot_V_q0,
        fc_dot_V_address1,
        fc_dot_V_ce1,
        fc_dot_V_we1,
        fc_dot_V_d1,
        fc_dot_V_q1,
        fc_weight_address0,
        fc_weight_ce0,
        fc_weight_q0,
        fc_bias_V_address0,
        fc_bias_V_ce0,
        fc_bias_V_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 113'd1;
parameter    ap_ST_fsm_state2 = 113'd2;
parameter    ap_ST_fsm_state3 = 113'd4;
parameter    ap_ST_fsm_state4 = 113'd8;
parameter    ap_ST_fsm_state5 = 113'd16;
parameter    ap_ST_fsm_state6 = 113'd32;
parameter    ap_ST_fsm_state7 = 113'd64;
parameter    ap_ST_fsm_state8 = 113'd128;
parameter    ap_ST_fsm_state9 = 113'd256;
parameter    ap_ST_fsm_state10 = 113'd512;
parameter    ap_ST_fsm_state11 = 113'd1024;
parameter    ap_ST_fsm_state12 = 113'd2048;
parameter    ap_ST_fsm_state13 = 113'd4096;
parameter    ap_ST_fsm_state14 = 113'd8192;
parameter    ap_ST_fsm_state15 = 113'd16384;
parameter    ap_ST_fsm_state16 = 113'd32768;
parameter    ap_ST_fsm_state17 = 113'd65536;
parameter    ap_ST_fsm_state18 = 113'd131072;
parameter    ap_ST_fsm_state19 = 113'd262144;
parameter    ap_ST_fsm_state20 = 113'd524288;
parameter    ap_ST_fsm_state21 = 113'd1048576;
parameter    ap_ST_fsm_state22 = 113'd2097152;
parameter    ap_ST_fsm_state23 = 113'd4194304;
parameter    ap_ST_fsm_state24 = 113'd8388608;
parameter    ap_ST_fsm_state25 = 113'd16777216;
parameter    ap_ST_fsm_state26 = 113'd33554432;
parameter    ap_ST_fsm_state27 = 113'd67108864;
parameter    ap_ST_fsm_state28 = 113'd134217728;
parameter    ap_ST_fsm_state29 = 113'd268435456;
parameter    ap_ST_fsm_state30 = 113'd536870912;
parameter    ap_ST_fsm_state31 = 113'd1073741824;
parameter    ap_ST_fsm_state32 = 113'd2147483648;
parameter    ap_ST_fsm_state33 = 113'd4294967296;
parameter    ap_ST_fsm_state34 = 113'd8589934592;
parameter    ap_ST_fsm_state35 = 113'd17179869184;
parameter    ap_ST_fsm_state36 = 113'd34359738368;
parameter    ap_ST_fsm_state37 = 113'd68719476736;
parameter    ap_ST_fsm_state38 = 113'd137438953472;
parameter    ap_ST_fsm_state39 = 113'd274877906944;
parameter    ap_ST_fsm_state40 = 113'd549755813888;
parameter    ap_ST_fsm_state41 = 113'd1099511627776;
parameter    ap_ST_fsm_state42 = 113'd2199023255552;
parameter    ap_ST_fsm_state43 = 113'd4398046511104;
parameter    ap_ST_fsm_state44 = 113'd8796093022208;
parameter    ap_ST_fsm_state45 = 113'd17592186044416;
parameter    ap_ST_fsm_state46 = 113'd35184372088832;
parameter    ap_ST_fsm_state47 = 113'd70368744177664;
parameter    ap_ST_fsm_state48 = 113'd140737488355328;
parameter    ap_ST_fsm_state49 = 113'd281474976710656;
parameter    ap_ST_fsm_state50 = 113'd562949953421312;
parameter    ap_ST_fsm_state51 = 113'd1125899906842624;
parameter    ap_ST_fsm_state52 = 113'd2251799813685248;
parameter    ap_ST_fsm_state53 = 113'd4503599627370496;
parameter    ap_ST_fsm_state54 = 113'd9007199254740992;
parameter    ap_ST_fsm_state55 = 113'd18014398509481984;
parameter    ap_ST_fsm_state56 = 113'd36028797018963968;
parameter    ap_ST_fsm_state57 = 113'd72057594037927936;
parameter    ap_ST_fsm_state58 = 113'd144115188075855872;
parameter    ap_ST_fsm_state59 = 113'd288230376151711744;
parameter    ap_ST_fsm_state60 = 113'd576460752303423488;
parameter    ap_ST_fsm_state61 = 113'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 113'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 113'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 113'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 113'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 113'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 113'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 113'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 113'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 113'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 113'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 113'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 113'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 113'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 113'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 113'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 113'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 113'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 113'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 113'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 113'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 113'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 113'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 113'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 113'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 113'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 113'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 113'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 113'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 113'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 113'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 113'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 113'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 113'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 113'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 113'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 113'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 113'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 113'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 113'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 113'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 113'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 113'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 113'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 113'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 113'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 113'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 113'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 113'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 113'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 113'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 113'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 113'd5192296858534827628530496329220096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] index;
output  [5:0] conv_bias_V_address0;
output   conv_bias_V_ce0;
input  [31:0] conv_bias_V_q0;
output  [15:0] conv_dot_V_address0;
output   conv_dot_V_ce0;
output   conv_dot_V_we0;
output  [31:0] conv_dot_V_d0;
input  [31:0] conv_dot_V_q0;
output  [12:0] conv_weight_address0;
output   conv_weight_ce0;
input  [7:0] conv_weight_q0;
output  [23:0] in_V_address0;
output   in_V_ce0;
input  [31:0] in_V_q0;
output  [13:0] pool_dot_V_address0;
output   pool_dot_V_ce0;
output   pool_dot_V_we0;
output  [31:0] pool_dot_V_d0;
input  [31:0] pool_dot_V_q0;
output  [8:0] fc_in_V_address0;
output   fc_in_V_ce0;
output   fc_in_V_we0;
output  [31:0] fc_in_V_d0;
input  [31:0] fc_in_V_q0;
output  [1:0] fc_dot_V_address0;
output   fc_dot_V_ce0;
output   fc_dot_V_we0;
output  [unknown:unknown] fc_dot_V_d0;
input  [unknown:unknown] fc_dot_V_q0;
output  [1:0] fc_dot_V_address1;
output   fc_dot_V_ce1;
output   fc_dot_V_we1;
output  [unknown:unknown] fc_dot_V_d1;
input  [unknown:unknown] fc_dot_V_q1;
output  [19:0] fc_weight_address0;
output   fc_weight_ce0;
input  [7:0] fc_weight_q0;
output  [8:0] fc_bias_V_address0;
output   fc_bias_V_ce0;
input  [31:0] fc_bias_V_q0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] conv_bias_V_address0;
reg conv_bias_V_ce0;
reg[15:0] conv_dot_V_address0;
reg conv_dot_V_ce0;
reg conv_dot_V_we0;
reg[31:0] conv_dot_V_d0;
reg[12:0] conv_weight_address0;
reg conv_weight_ce0;
reg in_V_ce0;
reg[13:0] pool_dot_V_address0;
reg pool_dot_V_ce0;
reg pool_dot_V_we0;
reg[31:0] pool_dot_V_d0;
reg[8:0] fc_in_V_address0;
reg fc_in_V_ce0;
reg fc_in_V_we0;
reg[1:0] fc_dot_V_address0;
reg fc_dot_V_ce0;
reg fc_dot_V_we0;
reg[unknown:unknown] fc_dot_V_d0;
reg[1:0] fc_dot_V_address1;
reg fc_dot_V_ce1;
reg fc_dot_V_we1;
reg[unknown:unknown] fc_dot_V_d1;
reg[19:0] fc_weight_address0;
reg fc_weight_ce0;
reg[8:0] fc_bias_V_address0;
reg fc_bias_V_ce0;

(* fsm_encoding = "none" *) reg   [112:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_1094;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state43;
reg   [31:0] reg_1098;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state69;
wire   [63:0] grp_fu_1047_p1;
reg   [63:0] reg_1103;
wire    ap_CS_fsm_state25;
reg   [0:0] tmp_12_reg_4723;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state65;
reg   [0:0] tmp_34_reg_5126;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state110;
wire    ap_CS_fsm_state112;
reg   [0:0] sel_tmp46_reg_5607;
reg   [0:0] tmp_137_reg_5613;
wire   [24:0] tmp_fu_1127_p1;
reg   [24:0] tmp_reg_4501;
wire   [2:0] channel_1_fu_1137_p2;
reg   [2:0] channel_1_reg_4509;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond1_fu_1131_p2;
wire   [63:0] tmp_2_fu_1172_p2;
reg   [63:0] tmp_2_reg_4525;
wire   [63:0] tmp_3_fu_1188_p2;
reg   [63:0] tmp_3_reg_4530;
wire   [30:0] tmp_5_fu_1194_p1;
reg   [30:0] tmp_5_reg_4535;
wire   [4:0] col_1_fu_1204_p2;
reg   [4:0] col_1_reg_4543;
wire    ap_CS_fsm_state4;
wire   [16:0] tmp_17_fu_1243_p2;
reg   [16:0] tmp_17_reg_4548;
wire   [0:0] exitcond3_fu_1198_p2;
wire   [4:0] row_1_fu_1255_p2;
reg   [4:0] row_1_reg_4556;
wire    ap_CS_fsm_state5;
reg   [15:0] conv_dot_V_addr_reg_4561;
wire   [0:0] exitcond6_fu_1249_p2;
wire   [2:0] fil_col_1_fu_1285_p2;
reg   [2:0] fil_col_1_reg_4569;
wire    ap_CS_fsm_state6;
wire   [13:0] tmp_17_cast_fu_1291_p1;
reg   [13:0] tmp_17_cast_reg_4574;
wire   [0:0] exitcond10_fu_1279_p2;
wire   [4:0] tmp_18_fu_1295_p2;
reg   [4:0] tmp_18_reg_4579;
wire   [2:0] fil_row_1_fu_1311_p2;
reg   [2:0] fil_row_1_reg_4587;
wire    ap_CS_fsm_state7;
wire   [13:0] tmp_148_fu_1348_p2;
reg   [13:0] tmp_148_reg_4592;
wire   [0:0] exitcond14_fu_1305_p2;
wire   [24:0] grp_fu_4494_p3;
reg   [24:0] tmp_151_reg_4597;
wire    ap_CS_fsm_state8;
wire   [5:0] tmp_152_fu_1378_p1;
reg   [5:0] tmp_152_reg_4612;
wire    ap_CS_fsm_state9;
reg   [0:0] tmp_153_reg_4617;
wire   [0:0] grp_fu_1058_p3;
reg   [0:0] tmp_154_reg_4624;
wire   [0:0] rev_fu_1382_p2;
reg   [0:0] rev_reg_4630;
wire   [31:0] p_Val2_9_fu_1390_p2;
reg   [31:0] p_Val2_9_reg_4636;
wire   [31:0] p_Val2_11_fu_1396_p2;
reg   [31:0] p_Val2_11_reg_4642;
wire   [31:0] storemerge1_fu_1450_p3;
reg   [31:0] storemerge1_reg_4648;
wire    ap_CS_fsm_state12;
wire   [30:0] p_Val2_2_18_fu_1467_p3;
reg   [30:0] p_Val2_2_18_reg_4653;
wire    ap_CS_fsm_state14;
reg   [63:0] max_value_load_reg_4658;
wire    ap_CS_fsm_state16;
wire   [2:0] channel_2_fu_1488_p2;
reg   [2:0] channel_2_reg_4666;
wire   [63:0] tmp_s_fu_1514_p2;
reg   [63:0] tmp_s_reg_4671;
wire   [0:0] exitcond2_fu_1482_p2;
wire   [63:0] tmp_11_fu_1540_p2;
reg   [63:0] tmp_11_reg_4677;
wire   [3:0] col_2_fu_1552_p2;
reg   [3:0] col_2_reg_4685;
wire    ap_CS_fsm_state17;
wire   [4:0] tmp_7_fu_1558_p3;
reg   [4:0] tmp_7_reg_4690;
wire   [0:0] exitcond5_fu_1546_p2;
wire   [16:0] tmp_37_fu_1599_p2;
reg   [16:0] tmp_37_reg_4695;
wire   [14:0] tmp_52_fu_1638_p2;
reg   [14:0] tmp_52_reg_4700;
wire   [3:0] row_3_fu_1650_p2;
reg   [3:0] row_3_reg_4708;
wire    ap_CS_fsm_state18;
wire   [4:0] tmp_10_fu_1656_p3;
reg   [4:0] tmp_10_reg_4713;
wire   [0:0] exitcond9_fu_1644_p2;
wire   [0:0] grp_fu_1066_p2;
wire   [63:0] v_assign_ph_fu_1714_p3;
wire    ap_CS_fsm_state26;
wire   [1:0] fil_col_3_fu_1731_p2;
reg   [1:0] fil_col_3_reg_4736;
wire    ap_CS_fsm_state27;
wire   [16:0] tmp_143_fu_1775_p2;
reg   [16:0] tmp_143_reg_4741;
wire   [0:0] exitcond19_fu_1725_p2;
wire   [14:0] tmp_114_fu_1785_p2;
reg   [14:0] tmp_114_reg_4746;
reg   [0:0] isneg_reg_4751;
wire   [51:0] tmp_126_fu_1820_p1;
reg   [51:0] tmp_126_reg_4757;
wire   [0:0] tmp_44_fu_1824_p2;
reg   [0:0] tmp_44_reg_4762;
wire   [0:0] tmp_45_fu_1836_p2;
reg   [0:0] tmp_45_reg_4768;
wire   [11:0] sh_amt_fu_1854_p3;
reg   [11:0] sh_amt_reg_4774;
wire   [0:0] tmp_50_fu_1862_p2;
reg   [0:0] tmp_50_reg_4780;
reg   [6:0] tmp_139_reg_4786;
wire   [1:0] fil_row_3_fu_1893_p2;
reg   [1:0] fil_row_3_reg_4794;
wire    ap_CS_fsm_state28;
wire   [0:0] exitcond25_fu_1887_p2;
wire   [0:0] grp_fu_1121_p2;
reg   [0:0] tmp_64_reg_4804;
wire    ap_CS_fsm_state30;
wire   [63:0] dp_4_fu_1950_p1;
reg   [63:0] dp_4_reg_4810;
wire    ap_CS_fsm_state36;
wire   [63:0] p_0_i1_fu_1954_p3;
reg   [63:0] p_0_i1_reg_4815;
wire   [0:0] notlhs_fu_1978_p2;
reg   [0:0] notlhs_reg_4821;
wire    ap_CS_fsm_state37;
wire   [0:0] notrhs_fu_1984_p2;
reg   [0:0] notrhs_reg_4826;
wire   [0:0] grp_fu_1040_p2;
reg   [0:0] tmp_104_reg_4831;
wire   [63:0] max_value_5_fu_2060_p3;
wire    ap_CS_fsm_state38;
wire   [53:0] man_V_2_fu_2084_p3;
reg   [53:0] man_V_2_reg_4841;
wire    ap_CS_fsm_state39;
wire   [31:0] tmp_133_fu_2091_p1;
reg   [31:0] tmp_133_reg_4846;
wire   [0:0] tmp_53_fu_2095_p2;
reg   [0:0] tmp_53_reg_4852;
wire   [0:0] sel_tmp3_fu_2115_p2;
reg   [0:0] sel_tmp3_reg_4858;
wire   [0:0] sel_tmp14_fu_2131_p2;
reg   [0:0] sel_tmp14_reg_4864;
wire   [31:0] newSel3_fu_2228_p3;
reg   [31:0] newSel3_reg_4870;
wire    ap_CS_fsm_state40;
wire   [4:0] channel_3_fu_2246_p2;
reg   [4:0] channel_3_reg_4878;
wire    ap_CS_fsm_state42;
wire   [0:0] exitcond4_fu_2240_p2;
wire   [63:0] tmp_24_fu_2285_p2;
reg   [63:0] tmp_24_reg_4895;
wire   [63:0] tmp_25_fu_2311_p2;
reg   [63:0] tmp_25_reg_4900;
wire   [30:0] tmp_28_fu_2317_p1;
reg   [30:0] tmp_28_reg_4905;
wire   [3:0] col_3_fu_2327_p2;
reg   [3:0] col_3_reg_4913;
wire    ap_CS_fsm_state44;
wire   [16:0] tmp_76_fu_2366_p2;
reg   [16:0] tmp_76_reg_4918;
wire   [0:0] exitcond8_fu_2321_p2;
wire   [3:0] row_2_fu_2378_p2;
reg   [3:0] row_2_reg_4926;
wire    ap_CS_fsm_state45;
reg   [15:0] conv_dot_V_addr_2_reg_4931;
wire   [0:0] exitcond13_fu_2372_p2;
wire   [2:0] fil_col_2_fu_2408_p2;
reg   [2:0] fil_col_2_reg_4939;
wire    ap_CS_fsm_state46;
wire   [13:0] tmp_38_cast_fu_2414_p1;
reg   [13:0] tmp_38_cast_reg_4944;
wire   [0:0] exitcond18_fu_2402_p2;
wire   [63:0] tmp_40_fu_2424_p1;
reg   [63:0] tmp_40_reg_4949;
wire   [2:0] fil_row_2_fu_2438_p2;
reg   [2:0] fil_row_2_reg_4957;
wire    ap_CS_fsm_state47;
wire   [63:0] tmp_58_fu_2444_p1;
reg   [63:0] tmp_58_reg_4962;
wire   [0:0] exitcond24_fu_2432_p2;
wire   [14:0] tmp_60_cast_fu_2454_p1;
reg   [14:0] tmp_60_cast_reg_4967;
wire   [2:0] sample_fu_2464_p2;
reg   [2:0] sample_reg_4975;
wire    ap_CS_fsm_state48;
wire   [63:0] tmp_198_fu_2474_p2;
reg   [63:0] tmp_198_reg_4980;
wire   [0:0] exitcond29_fu_2458_p2;
wire   [10:0] tmp_208_fu_2510_p1;
reg   [10:0] tmp_208_reg_4986;
wire   [13:0] tmp_209_fu_2514_p1;
reg   [13:0] tmp_209_reg_4991;
wire   [13:0] tmp_202_fu_2533_p1;
reg   [13:0] tmp_202_reg_4996;
wire    ap_CS_fsm_state49;
wire   [11:0] tmp_203_fu_2537_p1;
reg   [11:0] tmp_203_reg_5001;
wire   [14:0] tmp_211_fu_2561_p2;
reg   [14:0] tmp_211_reg_5006;
wire    ap_CS_fsm_state50;
reg   [0:0] tmp_213_reg_5021;
reg   [0:0] tmp_214_reg_5028;
wire   [0:0] rev3_fu_2596_p2;
reg   [0:0] rev3_reg_5033;
wire   [31:0] p_Val2_31_fu_2606_p2;
reg   [31:0] p_Val2_31_reg_5039;
wire   [31:0] p_Val2_35_fu_2612_p2;
reg   [31:0] p_Val2_35_reg_5045;
wire   [31:0] storemerge5_fu_2666_p3;
reg   [31:0] storemerge5_reg_5051;
wire    ap_CS_fsm_state52;
wire   [30:0] p_Val2_6_31_fu_2683_p3;
reg   [30:0] p_Val2_6_31_reg_5056;
wire    ap_CS_fsm_state54;
reg   [63:0] max_value_6_load_reg_5061;
wire    ap_CS_fsm_state56;
wire   [4:0] i_1_fu_2704_p2;
reg   [4:0] i_1_reg_5069;
wire   [63:0] tmp_60_fu_2730_p2;
reg   [63:0] tmp_60_reg_5074;
wire   [0:0] exitcond7_fu_2698_p2;
wire   [63:0] tmp_61_fu_2756_p2;
reg   [63:0] tmp_61_reg_5080;
wire   [2:0] j_1_fu_2768_p2;
reg   [2:0] j_1_reg_5088;
wire    ap_CS_fsm_state57;
wire   [3:0] tmp_20_fu_2774_p3;
reg   [3:0] tmp_20_reg_5093;
wire   [0:0] exitcond12_fu_2762_p2;
wire   [16:0] tmp_107_fu_2815_p2;
reg   [16:0] tmp_107_reg_5098;
wire   [14:0] tmp_111_fu_2854_p2;
reg   [14:0] tmp_111_reg_5103;
wire   [2:0] k_2_fu_2866_p2;
reg   [2:0] k_2_reg_5111;
wire    ap_CS_fsm_state58;
wire   [3:0] tmp_32_fu_2872_p3;
reg   [3:0] tmp_32_reg_5116;
wire   [0:0] exitcond17_fu_2860_p2;
wire   [63:0] v_assign_1_ph_fu_2930_p3;
wire    ap_CS_fsm_state66;
wire   [1:0] l_1_fu_2947_p2;
reg   [1:0] l_1_reg_5139;
wire    ap_CS_fsm_state67;
wire   [16:0] tmp_185_fu_2991_p2;
reg   [16:0] tmp_185_reg_5144;
wire   [0:0] exitcond27_fu_2941_p2;
wire   [14:0] tmp_176_fu_3001_p2;
reg   [14:0] tmp_176_reg_5149;
reg   [0:0] isneg_1_reg_5154;
wire   [51:0] tmp_179_fu_3036_p1;
reg   [51:0] tmp_179_reg_5160;
wire   [0:0] tmp_77_fu_3040_p2;
reg   [0:0] tmp_77_reg_5165;
wire   [0:0] tmp_88_fu_3052_p2;
reg   [0:0] tmp_88_reg_5171;
wire   [11:0] sh_amt_1_fu_3070_p3;
reg   [11:0] sh_amt_1_reg_5177;
wire   [0:0] tmp_91_fu_3078_p2;
reg   [0:0] tmp_91_reg_5183;
reg   [6:0] tmp_181_reg_5189;
wire   [1:0] m_1_fu_3109_p2;
reg   [1:0] m_1_reg_5197;
wire    ap_CS_fsm_state68;
wire   [0:0] exitcond28_fu_3103_p2;
reg   [0:0] tmp_96_reg_5207;
wire    ap_CS_fsm_state70;
wire   [63:0] dp_7_fu_3166_p1;
reg   [63:0] dp_7_reg_5213;
wire    ap_CS_fsm_state76;
wire   [63:0] p_0_i2_fu_3170_p3;
reg   [63:0] p_0_i2_reg_5218;
wire   [0:0] notlhs2_fu_3194_p2;
reg   [0:0] notlhs2_reg_5224;
wire    ap_CS_fsm_state77;
wire   [0:0] notrhs2_fu_3200_p2;
reg   [0:0] notrhs2_reg_5229;
reg   [0:0] tmp_120_reg_5234;
wire   [63:0] max_value_s_fu_3276_p3;
wire    ap_CS_fsm_state78;
wire   [53:0] man_V_5_fu_3300_p3;
reg   [53:0] man_V_5_reg_5244;
wire    ap_CS_fsm_state79;
wire   [31:0] tmp_180_fu_3307_p1;
reg   [31:0] tmp_180_reg_5249;
wire   [0:0] tmp_97_fu_3311_p2;
reg   [0:0] tmp_97_reg_5255;
wire   [0:0] sel_tmp24_fu_3331_p2;
reg   [0:0] sel_tmp24_reg_5261;
wire   [0:0] sel_tmp29_fu_3347_p2;
reg   [0:0] sel_tmp29_reg_5267;
wire   [31:0] newSel7_fu_3444_p3;
reg   [31:0] newSel7_reg_5273;
wire    ap_CS_fsm_state80;
wire   [8:0] next_mul_fu_3456_p2;
reg   [8:0] next_mul_reg_5278;
wire    ap_CS_fsm_state82;
wire   [4:0] i_2_fu_3468_p2;
reg   [4:0] i_2_reg_5286;
wire   [63:0] tmp_93_fu_3494_p2;
reg   [63:0] tmp_93_reg_5291;
wire   [0:0] exitcond11_fu_3462_p2;
wire   [2:0] j_2_fu_3510_p2;
reg   [2:0] j_2_reg_5299;
wire    ap_CS_fsm_state83;
wire   [14:0] tmp_159_fu_3557_p2;
reg   [14:0] tmp_159_reg_5304;
wire   [0:0] exitcond16_fu_3504_p2;
wire   [8:0] tmp112_cast_fu_3569_p1;
reg   [8:0] tmp112_cast_reg_5309;
wire   [2:0] k_1_fu_3583_p2;
reg   [2:0] k_1_reg_5317;
wire    ap_CS_fsm_state84;
wire   [8:0] tmp_54_fu_3595_p2;
reg   [8:0] tmp_54_reg_5322;
wire   [0:0] exitcond23_fu_3577_p2;
wire   [6:0] col_4_fu_3624_p2;
reg   [6:0] col_4_reg_5335;
wire    ap_CS_fsm_state86;
wire   [18:0] tmp_15_cast1_fu_3635_p1;
reg   [18:0] tmp_15_cast1_reg_5340;
wire   [0:0] exitcond15_fu_3618_p2;
reg   [8:0] fc_bias_V_addr_reg_5345;
wire   [8:0] row_4_fu_3664_p2;
reg   [8:0] row_4_reg_5358;
wire    ap_CS_fsm_state87;
wire   [17:0] next_mul1_fu_3675_p2;
reg   [17:0] next_mul1_reg_5363;
wire   [0:0] exitcond22_fu_3658_p2;
reg   [0:0] tmp_173_reg_5378;
wire    ap_CS_fsm_state88;
wire   [0:0] grp_fu_1080_p3;
reg   [0:0] tmp_174_reg_5385;
wire   [0:0] grp_fu_1088_p2;
reg   [0:0] rev1_reg_5390;
wire   [31:0] p_Val2_16_fu_3705_p2;
reg   [31:0] p_Val2_16_reg_5396;
wire   [31:0] p_Val2_22_fu_3711_p2;
reg   [31:0] p_Val2_22_reg_5402;
wire   [31:0] storemerge3_fu_3765_p3;
wire    ap_CS_fsm_state89;
wire   [30:0] p_Val2_s_44_fu_3801_p3;
reg   [30:0] p_Val2_s_44_reg_5413;
wire    ap_CS_fsm_state90;
wire   [6:0] col_5_fu_3819_p2;
reg   [6:0] col_5_reg_5421;
wire    ap_CS_fsm_state92;
wire   [18:0] tmp_23_cast1_fu_3830_p1;
reg   [18:0] tmp_23_cast1_reg_5426;
wire   [0:0] exitcond20_fu_3813_p2;
reg   [8:0] fc_bias_V_addr_1_reg_5431;
wire   [1:0] fc_dot_V_addr_1_reg_5436;
wire   [6:0] row_5_fu_3859_p2;
reg   [6:0] row_5_reg_5445;
wire    ap_CS_fsm_state93;
wire   [15:0] next_mul2_fu_3870_p2;
reg   [15:0] next_mul2_reg_5450;
wire   [0:0] exitcond26_fu_3853_p2;
reg   [0:0] tmp_193_reg_5465;
wire    ap_CS_fsm_state94;
reg   [0:0] tmp_194_reg_5472;
reg   [0:0] rev2_reg_5477;
wire   [31:0] p_Val2_27_fu_3900_p2;
reg   [31:0] p_Val2_27_reg_5483;
wire   [31:0] p_Val2_29_fu_3906_p2;
reg   [31:0] p_Val2_29_reg_5489;
wire   [31:0] storemerge4_fu_3960_p3;
wire    ap_CS_fsm_state95;
wire   [30:0] p_Val2_1_48_fu_3996_p3;
reg   [30:0] p_Val2_1_48_reg_5500;
wire    ap_CS_fsm_state96;
wire   [31:0] max_index_1_cast_fu_4008_p1;
reg   [31:0] max_index_1_cast_reg_5505;
wire    ap_CS_fsm_state98;
wire   [3:0] col_6_fu_4018_p2;
reg   [3:0] col_6_reg_5514;
reg   [8:0] fc_bias_V_addr_2_reg_5519;
wire   [0:0] exitcond21_fu_4012_p2;
wire   [6:0] row_6_fu_4054_p2;
reg   [6:0] row_6_reg_5532;
wire    ap_CS_fsm_state99;
wire   [15:0] next_mul3_fu_4060_p2;
reg   [15:0] next_mul3_reg_5537;
wire   [0:0] exitcond_fu_4048_p2;
reg   [7:0] weight_3_reg_5547;
wire    ap_CS_fsm_state100;
wire   [5:0] tmp_226_fu_4121_p1;
reg   [5:0] tmp_226_reg_5552;
reg   [0:0] isNeg_reg_5558;
wire    ap_CS_fsm_state101;
wire   [5:0] sh_assign_1_fu_4143_p3;
reg   [5:0] sh_assign_1_reg_5569;
wire   [31:0] storemerge6_fu_4164_p3;
reg   [31:0] storemerge6_reg_5574;
wire    ap_CS_fsm_state102;
wire   [31:0] p_Val2_19_fu_4190_p2;
wire    ap_CS_fsm_state103;
wire   [31:0] p_Val2_4_fu_4196_p2;
reg   [31:0] p_Val2_4_reg_5585;
wire    ap_CS_fsm_state104;
wire   [0:0] tmp_86_fu_4203_p2;
reg   [0:0] tmp_86_reg_5591;
wire    ap_CS_fsm_state105;
wire   [0:0] tmp_66_fu_4208_p2;
reg   [0:0] tmp_66_reg_5597;
wire    ap_CS_fsm_state106;
reg   [31:0] fc_dot_V_load_1_reg_5602;
wire   [0:0] sel_tmp46_fu_4220_p2;
wire   [0:0] tmp_137_fu_4254_p2;
wire   [63:0] dp_11_fu_4292_p1;
reg   [63:0] dp_11_reg_5619;
wire    ap_CS_fsm_state111;
wire   [63:0] p_0_i_fu_4296_p3;
reg   [63:0] p_0_i_reg_5624;
wire   [0:0] notlhs4_fu_4338_p2;
reg   [0:0] notlhs4_reg_5630;
wire   [0:0] notrhs4_fu_4344_p2;
reg   [0:0] notrhs4_reg_5635;
wire   [0:0] notlhs5_fu_4350_p2;
reg   [0:0] notlhs5_reg_5640;
wire   [0:0] notrhs5_fu_4356_p2;
reg   [0:0] notrhs5_reg_5645;
reg   [0:0] tmp_130_reg_5650;
wire   [63:0] max_value_4_fu_4468_p3;
wire    ap_CS_fsm_state113;
wire   [31:0] max_index_2_fu_4486_p3;
reg   [2:0] channel_reg_550;
reg   [4:0] col_reg_562;
reg   [4:0] row_reg_574;
wire    ap_CS_fsm_state15;
reg   [2:0] fil_col_reg_586;
reg   [2:0] fil_row_reg_597;
wire    ap_CS_fsm_state13;
reg   [2:0] channel1_reg_608;
reg   [3:0] col2_reg_619;
reg   [3:0] row3_reg_630;
wire    ap_CS_fsm_state41;
reg   [63:0] v_assign_reg_642;
reg   [1:0] fil_col4_reg_652;
reg   [63:0] op1_assign_reg_663;
reg   [1:0] fil_row5_reg_675;
reg   [4:0] channel6_reg_686;
reg   [3:0] col7_reg_698;
reg   [3:0] row8_reg_710;
wire    ap_CS_fsm_state55;
reg   [2:0] fil_col9_reg_722;
reg   [2:0] fil_row2_reg_733;
reg   [2:0] sample1_reg_744;
wire    ap_CS_fsm_state53;
reg   [4:0] i_reg_755;
reg   [2:0] j_reg_766;
reg   [2:0] k_reg_777;
wire    ap_CS_fsm_state81;
reg   [63:0] v_assign_1_reg_789;
reg   [1:0] l_reg_799;
reg   [63:0] op1_assign_1_reg_810;
reg   [1:0] m_reg_822;
reg   [4:0] i1_reg_833;
reg   [8:0] phi_mul_reg_844;
reg   [2:0] j1_reg_856;
reg   [2:0] k1_reg_867;
wire    ap_CS_fsm_state85;
reg   [6:0] col4_reg_878;
wire    ap_CS_fsm_state91;
reg   [31:0] p_Val2_18_reg_889;
reg   [8:0] row2_reg_902;
reg   [17:0] phi_mul1_reg_913;
reg   [6:0] col5_reg_924;
wire    ap_CS_fsm_state97;
reg   [31:0] p_Val2_25_reg_935;
reg   [6:0] row4_reg_948;
reg   [15:0] phi_mul2_reg_959;
reg   [63:0] d_assign_1_reg_970;
reg   [31:0] max_index_reg_980;
reg   [3:0] max_index_1_reg_992;
reg   [31:0] p_Val2_37_reg_1004;
reg   [6:0] row5_reg_1017;
reg   [15:0] phi_mul3_reg_1029;
wire   [63:0] tmp_1_fu_1143_p3;
wire   [63:0] tmp_150_cast_fu_1270_p1;
wire   [63:0] tmp_176_cast_fu_1370_p1;
wire  signed [63:0] tmp_180_cast_fu_1374_p1;
wire   [63:0] tmp_157_cast_fu_1673_p1;
wire   [63:0] tmp_187_cast_fu_1913_p1;
wire   [63:0] tmp_168_cast_fu_2236_p1;
wire   [63:0] tmp_19_fu_2252_p3;
wire   [63:0] tmp_167_cast_fu_2393_p1;
wire   [63:0] tmp_209_cast_fu_2583_p1;
wire   [63:0] tmp_215_cast_fu_2588_p1;
wire   [63:0] tmp_186_cast_fu_2889_p1;
wire   [63:0] tmp_202_cast_fu_3129_p1;
wire   [63:0] tmp_193_cast_fu_3452_p1;
wire   [63:0] tmp_192_cast_fu_3609_p1;
wire   [63:0] tmp_55_fu_3614_p1;
wire   [63:0] tmp_181_cast_fu_3649_p1;
wire   [63:0] tmp_191_cast_fu_3692_p1;
wire   [63:0] tmp_35_fu_3670_p1;
wire   [63:0] tmp_188_cast_fu_3844_p1;
wire   [63:0] tmp_201_cast_fu_3887_p1;
wire   [63:0] tmp_198_cast_fu_4039_p1;
wire   [63:0] tmp_221_fu_4094_p1;
reg   [63:0] max_value_fu_266;
reg   [63:0] max_value_6_fu_270;
wire    ap_CS_fsm_state10;
wire   [31:0] p_Val2_2_cast_19_fu_1475_p1;
wire   [31:0] p_Val2_6_cast_32_fu_2691_p1;
wire   [31:0] p_Val2_cast_45_fu_3809_p1;
wire   [31:0] p_Val2_1_cast_49_fu_4004_p1;
reg   [63:0] grp_fu_1040_p0;
reg   [63:0] grp_fu_1040_p1;
reg   [31:0] grp_fu_1047_p0;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state107;
wire   [31:0] grp_fu_1107_p2;
wire   [63:0] p_shl3_fu_1152_p4;
wire   [63:0] p_shl4_fu_1162_p4;
wire   [63:0] p_shl2_fu_1178_p4;
wire   [63:0] tmp_4_fu_1210_p1;
wire   [63:0] tmp_13_fu_1214_p2;
wire   [11:0] tmp_14_fu_1219_p1;
wire   [14:0] tmp_16_fu_1231_p1;
wire   [16:0] p_shl5_cast_fu_1223_p3;
wire   [16:0] p_shl6_cast_fu_1235_p3;
wire   [16:0] tmp_cast_fu_1261_p1;
wire   [16:0] tmp_56_fu_1265_p2;
wire   [4:0] fil_col_cast_fu_1275_p1;
wire   [63:0] tmp_26_fu_1317_p1;
wire   [63:0] tmp_144_fu_1321_p2;
wire   [11:0] tmp_146_fu_1330_p1;
wire   [13:0] p_shl7_cast_fu_1334_p3;
wire   [13:0] tmp_145_fu_1326_p1;
wire   [13:0] tmp_147_fu_1342_p2;
wire   [4:0] fil_row_cast_fu_1301_p1;
wire   [4:0] tmp_27_fu_1353_p2;
wire   [9:0] tmp_149_fu_1359_p3;
wire   [31:0] sh_fu_1387_p1;
wire   [0:0] sel_tmp_fu_1412_p2;
wire   [0:0] sel_tmp1_fu_1417_p2;
wire   [31:0] sel_tmp2_v_fu_1422_p3;
wire   [0:0] sel_tmp4_fu_1434_p2;
wire   [31:0] p_Val2_12_fu_1407_p2;
wire   [31:0] sel_tmp2_fu_1428_p2;
wire   [0:0] sel_tmp6_fu_1446_p2;
wire   [31:0] p_Val2_10_fu_1402_p2;
wire   [31:0] sel_tmp5_fu_1438_p3;
wire   [30:0] tmp_83_fu_1458_p1;
wire   [0:0] grp_fu_1113_p3;
wire   [30:0] p_Val2_2_cast_fu_1462_p2;
wire   [63:0] p_shl1_fu_1494_p4;
wire   [63:0] p_shl5_fu_1504_p4;
wire   [63:0] p_shl8_fu_1520_p4;
wire   [63:0] p_shl9_fu_1530_p4;
wire   [63:0] tmp_8_fu_1566_p1;
wire   [63:0] tmp_31_fu_1570_p2;
wire   [11:0] tmp_33_fu_1575_p1;
wire   [14:0] tmp_36_fu_1587_p1;
wire   [16:0] p_shl14_cast_fu_1579_p3;
wire   [16:0] p_shl15_cast_fu_1591_p3;
wire   [63:0] tmp_9_fu_1605_p1;
wire   [63:0] tmp_38_fu_1609_p2;
wire   [10:0] tmp_41_fu_1614_p1;
wire   [13:0] tmp_51_fu_1626_p1;
wire   [14:0] p_shl12_cast_fu_1618_p3;
wire   [14:0] p_shl13_cast_fu_1630_p3;
wire   [16:0] tmp_11_cast_fu_1664_p1;
wire   [16:0] tmp_81_fu_1668_p2;
wire   [63:0] res_V_16_fu_1678_p1;
wire   [10:0] exp_V_fu_1682_p4;
wire   [10:0] exp_V_15_fu_1692_p2;
wire   [63:0] p_Result_s_fu_1698_p5;
wire   [63:0] dp_fu_1710_p1;
wire   [4:0] fil_col4_cast_fu_1721_p1;
wire   [4:0] tmp_46_fu_1737_p2;
wire   [63:0] tmp_47_fu_1742_p1;
wire   [63:0] tmp_124_fu_1746_p2;
wire   [11:0] tmp_141_fu_1751_p1;
wire   [14:0] tmp_142_fu_1763_p1;
wire   [16:0] p_shl16_cast_fu_1755_p3;
wire   [16:0] p_shl17_cast_fu_1767_p3;
wire   [14:0] tmp_41_cast_fu_1781_p1;
wire   [63:0] ireg_V_fu_1790_p1;
wire   [10:0] exp_tmp_V_fu_1806_p4;
wire   [62:0] tmp_116_fu_1794_p1;
wire   [11:0] tmp_42_fu_1816_p1;
wire   [11:0] F2_fu_1830_p2;
wire   [11:0] tmp_48_fu_1842_p2;
wire   [11:0] tmp_49_fu_1848_p2;
wire   [4:0] fil_row5_cast_fu_1883_p1;
wire   [4:0] tmp_62_fu_1899_p2;
wire   [16:0] tmp_63_cast_fu_1904_p1;
wire   [16:0] tmp_163_fu_1908_p2;
wire   [63:0] res_V_17_fu_1918_p1;
wire   [10:0] exp_V_4_fu_1922_p4;
wire   [10:0] exp_V_16_fu_1932_p2;
wire   [63:0] p_Result_1_fu_1938_p5;
wire   [63:0] p_0_i1_to_int_fu_1961_p1;
wire   [10:0] tmp_82_fu_1964_p4;
wire   [51:0] tmp_164_fu_1974_p1;
wire   [63:0] op1_assign_to_int_fu_1990_p1;
wire   [10:0] tmp_84_fu_1994_p4;
wire   [51:0] tmp_165_fu_2004_p1;
wire   [0:0] notrhs1_fu_2018_p2;
wire   [0:0] notlhs1_fu_2012_p2;
wire   [0:0] tmp_87_fu_2008_p2;
wire   [0:0] tmp_92_fu_2024_p2;
wire   [0:0] tmp_98_fu_2030_p2;
wire   [0:0] tmp_105_fu_2036_p2;
wire   [0:0] tmp_106_fu_2041_p2;
wire   [0:0] brmerge1_fu_2047_p2;
wire   [63:0] op1_assign_mux_fu_2052_p3;
wire   [52:0] tmp_43_fu_2067_p3;
wire   [53:0] p_Result_2_fu_2074_p1;
wire   [53:0] man_V_1_fu_2078_p2;
wire   [0:0] sel_tmp19_demorgan_fu_2105_p2;
wire   [0:0] sel_tmp9_fu_2109_p2;
wire   [0:0] sel_tmp34_demorgan_fu_2120_p2;
wire   [0:0] icmp_fu_2100_p2;
wire   [0:0] sel_tmp13_fu_2125_p2;
wire  signed [31:0] sh_amt_cast_fu_2137_p1;
wire   [53:0] tmp_65_fu_2140_p1;
wire   [53:0] tmp_68_fu_2144_p2;
wire   [0:0] sel_tmp7_fu_2165_p2;
wire   [0:0] sel_tmp10_fu_2175_p2;
wire   [31:0] tmp_74_fu_2160_p2;
wire   [31:0] tmp_140_fu_2149_p1;
wire   [0:0] sel_tmp12_fu_2185_p2;
wire   [0:0] sel_tmp11_fu_2180_p2;
wire   [31:0] storemerge_fu_2153_p3;
wire   [0:0] sel_tmp8_fu_2170_p2;
wire   [0:0] or_cond_fu_2196_p2;
wire   [31:0] newSel_fu_2189_p3;
wire   [31:0] newSel1_fu_2201_p3;
wire   [0:0] or_cond1_fu_2208_p2;
wire   [0:0] or_cond2_fu_2222_p2;
wire   [31:0] newSel2_fu_2214_p3;
wire   [63:0] p_shl6_fu_2265_p4;
wire   [63:0] p_shl7_fu_2275_p4;
wire   [63:0] p_shl10_fu_2291_p4;
wire   [63:0] p_shl11_fu_2301_p4;
wire   [63:0] tmp_6_fu_2333_p1;
wire   [63:0] tmp_63_fu_2337_p2;
wire   [11:0] tmp_71_fu_2342_p1;
wire   [14:0] tmp_73_fu_2354_p1;
wire   [16:0] p_shl22_cast_fu_2346_p3;
wire   [16:0] p_shl23_cast_fu_2358_p3;
wire   [16:0] tmp_25_cast_fu_2384_p1;
wire   [16:0] tmp_112_fu_2388_p2;
wire   [3:0] fil_col9_cast_fu_2398_p1;
wire   [3:0] tmp_39_fu_2418_p2;
wire   [3:0] fil_row2_cast_fu_2428_p1;
wire   [3:0] tmp_59_fu_2448_p2;
wire   [63:0] tmp_80_fu_2470_p1;
wire   [63:0] p_shl18_fu_2479_p4;
wire   [63:0] p_shl19_fu_2489_p4;
wire   [63:0] tmp_206_fu_2499_p2;
wire   [63:0] tmp_207_fu_2505_p2;
wire   [63:0] tmp_199_fu_2518_p2;
wire   [63:0] tmp_200_fu_2523_p2;
wire   [63:0] tmp_201_fu_2528_p2;
wire   [14:0] p_shl24_cast_fu_2541_p3;
wire   [14:0] p_shl25_cast_fu_2548_p3;
wire   [14:0] tmp_210_fu_2555_p2;
wire   [13:0] p_shl28_cast_fu_2566_p3;
wire   [13:0] tmp_204_fu_2573_p2;
wire   [13:0] tmp_205_fu_2578_p2;
wire   [5:0] tmp_212_fu_2592_p1;
wire   [31:0] sh_3_fu_2602_p1;
wire   [0:0] sel_tmp36_fu_2628_p2;
wire   [0:0] sel_tmp37_fu_2633_p2;
wire   [31:0] sel_tmp40_v_fu_2638_p3;
wire   [0:0] sel_tmp39_fu_2650_p2;
wire   [31:0] p_Val2_36_fu_2623_p2;
wire   [31:0] sel_tmp38_fu_2644_p2;
wire   [0:0] sel_tmp41_fu_2662_p2;
wire   [31:0] p_Val2_34_fu_2618_p2;
wire   [31:0] sel_tmp40_fu_2654_p3;
wire   [30:0] tmp_161_fu_2674_p1;
wire   [30:0] p_Val2_6_cast_fu_2678_p2;
wire   [63:0] p_shl12_fu_2710_p4;
wire   [63:0] p_shl13_fu_2720_p4;
wire   [63:0] p_shl14_fu_2736_p4;
wire   [63:0] p_shl15_fu_2746_p4;
wire   [63:0] tmp_21_fu_2782_p1;
wire   [63:0] tmp_95_fu_2786_p2;
wire   [11:0] tmp_99_fu_2791_p1;
wire   [14:0] tmp_102_fu_2803_p1;
wire   [16:0] p_shl36_cast_fu_2795_p3;
wire   [16:0] p_shl37_cast_fu_2807_p3;
wire   [63:0] tmp_22_fu_2821_p1;
wire   [63:0] tmp_108_fu_2825_p2;
wire   [10:0] tmp_109_fu_2830_p1;
wire   [13:0] tmp_110_fu_2842_p1;
wire   [14:0] p_shl34_cast_fu_2834_p3;
wire   [14:0] p_shl35_cast_fu_2846_p3;
wire   [16:0] tmp_33_cast_fu_2880_p1;
wire   [16:0] tmp_160_fu_2884_p2;
wire   [63:0] res_V_fu_2894_p1;
wire   [10:0] exp_V_2_fu_2898_p4;
wire   [10:0] exp_V_17_fu_2908_p2;
wire   [63:0] p_Result_3_fu_2914_p5;
wire   [63:0] dp_2_fu_2926_p1;
wire   [3:0] l_cast_fu_2937_p1;
wire   [3:0] tmp_78_fu_2953_p2;
wire   [63:0] tmp_79_fu_2958_p1;
wire   [63:0] tmp_178_fu_2962_p2;
wire   [11:0] tmp_183_fu_2967_p1;
wire   [14:0] tmp_184_fu_2979_p1;
wire   [16:0] p_shl38_cast_fu_2971_p3;
wire   [16:0] p_shl39_cast_fu_2983_p3;
wire   [14:0] tmp_71_cast_fu_2997_p1;
wire   [63:0] ireg_V_1_fu_3006_p1;
wire   [10:0] exp_tmp_V_1_fu_3022_p4;
wire   [62:0] tmp_177_fu_3010_p1;
wire   [11:0] tmp_72_fu_3032_p1;
wire   [11:0] F2_1_fu_3046_p2;
wire   [11:0] tmp_89_fu_3058_p2;
wire   [11:0] tmp_90_fu_3064_p2;
wire   [3:0] m_cast_fu_3099_p1;
wire   [3:0] tmp_94_fu_3115_p2;
wire   [16:0] tmp_95_cast_fu_3120_p1;
wire   [16:0] tmp_195_fu_3124_p2;
wire   [63:0] res_V_18_fu_3134_p1;
wire   [10:0] exp_V_7_fu_3138_p4;
wire   [10:0] exp_V_18_fu_3148_p2;
wire   [63:0] p_Result_4_fu_3154_p5;
wire   [63:0] p_0_i2_to_int_fu_3177_p1;
wire   [10:0] tmp_113_fu_3180_p4;
wire   [51:0] tmp_196_fu_3190_p1;
wire   [63:0] op1_assign_1_to_int_fu_3206_p1;
wire   [10:0] tmp_115_fu_3210_p4;
wire   [51:0] tmp_197_fu_3220_p1;
wire   [0:0] notrhs3_fu_3234_p2;
wire   [0:0] notlhs3_fu_3228_p2;
wire   [0:0] tmp_117_fu_3224_p2;
wire   [0:0] tmp_118_fu_3240_p2;
wire   [0:0] tmp_119_fu_3246_p2;
wire   [0:0] tmp_121_fu_3252_p2;
wire   [0:0] tmp_122_fu_3257_p2;
wire   [0:0] brmerge2_fu_3263_p2;
wire   [63:0] op1_assign_1_mux_fu_3268_p3;
wire   [52:0] tmp_75_fu_3283_p3;
wire   [53:0] p_Result_5_fu_3290_p1;
wire   [53:0] man_V_4_fu_3294_p2;
wire   [0:0] sel_tmp58_demorgan_fu_3321_p2;
wire   [0:0] sel_tmp23_fu_3325_p2;
wire   [0:0] sel_tmp73_demorgan_fu_3336_p2;
wire   [0:0] icmp1_fu_3316_p2;
wire   [0:0] sel_tmp28_fu_3341_p2;
wire  signed [31:0] sh_amt_1_cast_fu_3353_p1;
wire   [53:0] tmp_100_fu_3356_p1;
wire   [53:0] tmp_101_fu_3360_p2;
wire   [0:0] sel_tmp21_fu_3381_p2;
wire   [0:0] sel_tmp25_fu_3391_p2;
wire   [31:0] tmp_103_fu_3376_p2;
wire   [31:0] tmp_182_fu_3365_p1;
wire   [0:0] sel_tmp27_fu_3401_p2;
wire   [0:0] sel_tmp26_fu_3396_p2;
wire   [31:0] storemerge7_fu_3369_p3;
wire   [0:0] sel_tmp22_fu_3386_p2;
wire   [0:0] or_cond3_fu_3412_p2;
wire   [31:0] newSel4_fu_3405_p3;
wire   [31:0] newSel5_fu_3417_p3;
wire   [0:0] or_cond4_fu_3424_p2;
wire   [0:0] or_cond5_fu_3438_p2;
wire   [31:0] newSel6_fu_3430_p3;
wire   [63:0] p_shl16_fu_3474_p4;
wire   [63:0] p_shl17_fu_3484_p4;
wire   [63:0] tmp_29_fu_3524_p1;
wire   [63:0] tmp_156_fu_3528_p2;
wire   [10:0] tmp_157_fu_3533_p1;
wire   [13:0] tmp_158_fu_3545_p1;
wire   [14:0] p_shl42_cast_fu_3537_p3;
wire   [14:0] p_shl43_cast_fu_3549_p3;
wire   [4:0] p_shl_fu_3516_p3;
wire   [4:0] j1_cast_fu_3500_p1;
wire   [4:0] tmp109_fu_3563_p2;
wire   [8:0] k1_cast_fu_3573_p1;
wire   [8:0] tmp110_fu_3589_p2;
wire   [14:0] tmp_56_cast_fu_3600_p1;
wire   [14:0] tmp_175_fu_3604_p2;
wire   [7:0] tmp_15_cast_fu_3639_p1;
wire   [7:0] tmp_155_fu_3643_p2;
wire   [18:0] phi_mul44_cast_fu_3654_p1;
wire   [18:0] tmp_170_fu_3681_p2;
wire   [18:0] tmp_171_fu_3687_p2;
wire   [5:0] tmp_172_fu_3697_p1;
wire   [31:0] sh_1_fu_3701_p1;
wire   [0:0] sel_tmp15_fu_3727_p2;
wire   [0:0] sel_tmp16_fu_3732_p2;
wire   [31:0] sel_tmp79_v_fu_3737_p3;
wire   [0:0] sel_tmp18_fu_3749_p2;
wire   [31:0] p_Val2_23_fu_3722_p2;
wire   [31:0] sel_tmp17_fu_3743_p2;
wire   [0:0] sel_tmp20_fu_3761_p2;
wire   [31:0] p_Val2_17_fu_3717_p2;
wire   [31:0] sel_tmp19_fu_3753_p3;
wire   [30:0] tmp_167_fu_3773_p1;
wire   [30:0] tmp_168_fu_3777_p1;
wire   [31:0] p_Val2_s_43_fu_3781_p2;
wire   [0:0] tmp_169_fu_3793_p3;
wire   [30:0] p_Val2_cast_fu_3787_p2;
wire   [8:0] tmp_23_cast_fu_3834_p1;
wire   [8:0] tmp_166_fu_3838_p2;
wire   [18:0] phi_mul46_cast_fu_3849_p1;
wire   [18:0] tmp_190_fu_3876_p2;
wire   [18:0] tmp_191_fu_3882_p2;
wire   [5:0] tmp_192_fu_3892_p1;
wire   [31:0] p_Val2_27_fu_3900_p0;
wire   [31:0] sh_2_fu_3896_p1;
wire   [31:0] p_Val2_29_fu_3906_p0;
wire   [0:0] sel_tmp30_fu_3922_p2;
wire   [0:0] sel_tmp31_fu_3927_p2;
wire   [31:0] sel_tmp88_v_fu_3932_p3;
wire   [0:0] sel_tmp33_fu_3944_p2;
wire   [31:0] p_Val2_30_fu_3917_p2;
wire   [31:0] sel_tmp32_fu_3938_p2;
wire   [0:0] sel_tmp35_fu_3956_p2;
wire   [31:0] p_Val2_28_fu_3912_p2;
wire   [31:0] sel_tmp34_fu_3948_p3;
wire   [30:0] tmp_187_fu_3968_p1;
wire   [30:0] tmp_188_fu_3972_p1;
wire   [31:0] p_Val2_1_fu_3976_p2;
wire   [0:0] tmp_189_fu_3988_p3;
wire   [30:0] p_Val2_1_cast_fu_3982_p2;
wire   [8:0] tmp_30_cast_fu_4029_p1;
wire   [8:0] tmp_186_fu_4033_p2;
wire   [16:0] phi_mul48_cast_cast_fu_4044_p1;
wire   [16:0] tmp_217_fu_4066_p2;
wire   [12:0] tmp_219_fu_4072_p4;
wire   [16:0] tmp_220_fu_4082_p3;
wire  signed [18:0] tmp_222_fu_4090_p1;
wire   [5:0] tmp_223_fu_4099_p1;
wire   [6:0] tmp_117_i_cast_fu_4103_p1;
wire   [6:0] tmp_118_i_fu_4107_p2;
wire   [6:0] i_op_assign_fu_4113_p3;
wire   [5:0] tmp_68_cast_fu_4138_p2;
wire   [31:0] tmp_69_fu_4152_p0;
wire   [31:0] sh_assign_1_cast_fu_4149_p1;
wire   [31:0] tmp_70_fu_4158_p0;
wire   [31:0] tmp_70_fu_4158_p2;
wire   [31:0] tmp_69_fu_4152_p2;
wire   [0:0] tmp_224_fu_4171_p3;
wire   [31:0] mt_fu_4178_p2;
wire   [31:0] p_Val2_5_fu_4183_p3;
wire   [31:0] sel_tmp45_fu_4214_p0;
wire   [0:0] sel_tmp45_fu_4214_p2;
wire   [31:0] tmp_218_fu_4226_p0;
wire   [3:0] tmp_218_fu_4226_p1;
wire   [31:0] tmp_135_fu_4236_p1;
wire   [27:0] tmp_135_fu_4236_p4;
wire   [3:0] tmp_134_fu_4230_p2;
wire   [31:0] tmp_136_fu_4246_p3;
wire   [63:0] res_V_20_fu_4260_p1;
wire   [10:0] exp_V_12_fu_4264_p4;
wire   [10:0] exp_V_20_fu_4274_p2;
wire   [63:0] p_Result_7_fu_4280_p5;
wire   [63:0] p_0_i_to_int_fu_4303_p1;
wire   [63:0] d_assign_1_to_int_fu_4320_p1;
wire   [10:0] tmp_123_fu_4306_p4;
wire   [51:0] tmp_215_fu_4316_p1;
wire   [10:0] tmp_125_fu_4324_p4;
wire   [51:0] tmp_216_fu_4334_p1;
wire   [63:0] res_V_19_fu_4362_p1;
wire   [10:0] exp_V_8_fu_4366_p4;
wire   [10:0] exp_V_19_fu_4376_p2;
wire   [63:0] p_Result_6_fu_4382_p5;
wire   [0:0] tmp_127_fu_4398_p2;
wire   [0:0] tmp_128_fu_4402_p2;
wire   [0:0] tmp_129_fu_4406_p2;
wire   [0:0] tmp_131_fu_4412_p2;
wire   [0:0] tmp_132_fu_4417_p2;
wire   [0:0] brmerge_fu_4423_p2;
wire   [0:0] sel_tmp42_fu_4443_p2;
wire   [0:0] sel_tmp43_fu_4448_p2;
wire   [63:0] d_assign_3_mux_fu_4428_p3;
wire   [63:0] dp_9_fu_4394_p1;
wire   [63:0] sel_tmp44_fu_4454_p3;
wire   [63:0] sel_tmp47_fu_4461_p3;
wire   [31:0] max_index_mux_fu_4436_p3;
wire   [0:0] tmp_138_fu_4482_p2;
wire   [31:0] sel_tmp48_fu_4475_p3;
wire   [14:0] grp_fu_4494_p0;
wire   [9:0] grp_fu_4494_p1;
reg   [112:0] ap_NS_fsm;
wire   [24:0] grp_fu_4494_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 113'd1;
end

lenet5_ap2_dcmp_6bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
lenet5_ap2_dcmp_6bkb_U1(
    .din0(grp_fu_1040_p0),
    .din1(grp_fu_1040_p1),
    .opcode(5'd2),
    .dout(grp_fu_1040_p2)
);

lenet5_ap2_sitodpcud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
lenet5_ap2_sitodpcud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1047_p0),
    .ce(1'b1),
    .dout(grp_fu_1047_p1)
);

lenet5_ap2_mac_mudEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
lenet5_ap2_mac_mudEe_U3(
    .din0(grp_fu_4494_p0),
    .din1(grp_fu_4494_p1),
    .din2(tmp_reg_4501),
    .dout(grp_fu_4494_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'd1 == exitcond5_fu_1546_p2))) begin
        channel1_reg_608 <= channel_2_reg_4666;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == exitcond1_fu_1131_p2))) begin
        channel1_reg_608 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (1'd1 == exitcond2_fu_1482_p2))) begin
        channel6_reg_686 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state44) & (1'd1 == exitcond8_fu_2321_p2))) begin
        channel6_reg_686 <= channel_3_reg_4878;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == exitcond3_fu_1198_p2))) begin
        channel_reg_550 <= channel_1_reg_4509;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        channel_reg_550 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (1'd1 == exitcond9_fu_1644_p2))) begin
        col2_reg_619 <= col_2_reg_4685;
    end else if (((1'b1 == ap_CS_fsm_state16) & (1'd0 == exitcond2_fu_1482_p2))) begin
        col2_reg_619 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state82) & (1'd1 == exitcond11_fu_3462_p2))) begin
        col4_reg_878 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        col4_reg_878 <= col_4_reg_5335;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & (1'd1 == exitcond15_fu_3618_p2))) begin
        col5_reg_924 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        col5_reg_924 <= col_5_reg_5421;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (1'd1 == exitcond13_fu_2372_p2))) begin
        col7_reg_698 <= col_3_reg_4913;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        col7_reg_698 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == exitcond6_fu_1249_p2))) begin
        col_reg_562 <= col_1_reg_4543;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        col_reg_562 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state92) & (1'd1 == exitcond20_fu_3813_p2))) begin
        d_assign_1_reg_970 <= max_value_6_load_reg_5061;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        d_assign_1_reg_970 <= max_value_4_fu_4468_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (1'd1 == exitcond25_fu_1887_p2))) begin
        fil_col4_reg_652 <= fil_col_3_reg_4736;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        fil_col4_reg_652 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == exitcond24_fu_2432_p2))) begin
        fil_col9_reg_722 <= fil_col_2_reg_4939;
    end else if (((1'b1 == ap_CS_fsm_state45) & (1'd0 == exitcond13_fu_2372_p2))) begin
        fil_col9_reg_722 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == exitcond14_fu_1305_p2))) begin
        fil_col_reg_586 <= fil_col_1_reg_4569;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd0 == exitcond6_fu_1249_p2))) begin
        fil_col_reg_586 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (1'd1 == exitcond29_fu_2458_p2))) begin
        fil_row2_reg_733 <= fil_row_2_reg_4957;
    end else if (((1'b1 == ap_CS_fsm_state46) & (1'd0 == exitcond18_fu_2402_p2))) begin
        fil_row2_reg_733 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == exitcond19_fu_1725_p2))) begin
        fil_row5_reg_675 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        fil_row5_reg_675 <= fil_row_3_reg_4794;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd0 == exitcond10_fu_1279_p2))) begin
        fil_row_reg_597 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fil_row_reg_597 <= fil_row_1_reg_4587;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (1'd1 == exitcond7_fu_2698_p2))) begin
        i1_reg_833 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state83) & (1'd1 == exitcond16_fu_3504_p2))) begin
        i1_reg_833 <= i_2_reg_5286;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (1'd1 == exitcond12_fu_2762_p2))) begin
        i_reg_755 <= i_1_reg_5069;
    end else if (((1'b1 == ap_CS_fsm_state42) & (1'd1 == exitcond4_fu_2240_p2))) begin
        i_reg_755 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state84) & (1'd1 == exitcond23_fu_3577_p2))) begin
        j1_reg_856 <= j_2_reg_5299;
    end else if (((1'b1 == ap_CS_fsm_state82) & (1'd0 == exitcond11_fu_3462_p2))) begin
        j1_reg_856 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) & (1'd1 == exitcond17_fu_2860_p2))) begin
        j_reg_766 <= j_1_reg_5088;
    end else if (((1'b1 == ap_CS_fsm_state56) & (1'd0 == exitcond7_fu_2698_p2))) begin
        j_reg_766 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state83) & (1'd0 == exitcond16_fu_3504_p2))) begin
        k1_reg_867 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        k1_reg_867 <= k_1_reg_5317;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (1'd0 == exitcond12_fu_2762_p2))) begin
        k_reg_777 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        k_reg_777 <= k_2_reg_5111;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) & (1'd1 == exitcond28_fu_3103_p2))) begin
        l_reg_799 <= l_1_reg_5139;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        l_reg_799 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) & (1'd0 == exitcond27_fu_2941_p2))) begin
        m_reg_822 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        m_reg_822 <= m_1_reg_5197;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state92) & (1'd1 == exitcond20_fu_3813_p2))) begin
        max_index_1_reg_992 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        max_index_1_reg_992 <= col_6_reg_5514;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) & (1'd1 == exitcond27_fu_2941_p2))) begin
        max_value_6_fu_270 <= v_assign_1_reg_789;
    end else if (((1'b1 == ap_CS_fsm_state42) & (1'd1 == exitcond4_fu_2240_p2))) begin
        max_value_6_fu_270 <= max_value_load_reg_4658;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) & (1'd0 == exitcond27_fu_2941_p2))) begin
        op1_assign_1_reg_810 <= v_assign_1_reg_789;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        op1_assign_1_reg_810 <= max_value_s_fu_3276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == exitcond19_fu_1725_p2))) begin
        op1_assign_reg_663 <= v_assign_reg_642;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        op1_assign_reg_663 <= max_value_5_fu_2060_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        p_Val2_18_reg_889 <= storemerge3_fu_3765_p3;
    end else if (((1'b1 == ap_CS_fsm_state86) & (1'd0 == exitcond15_fu_3618_p2))) begin
        p_Val2_18_reg_889 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        p_Val2_25_reg_935 <= storemerge4_fu_3960_p3;
    end else if (((1'b1 == ap_CS_fsm_state92) & (1'd0 == exitcond20_fu_3813_p2))) begin
        p_Val2_25_reg_935 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        p_Val2_37_reg_1004 <= p_Val2_19_fu_4190_p2;
    end else if (((1'b1 == ap_CS_fsm_state98) & (1'd0 == exitcond21_fu_4012_p2))) begin
        p_Val2_37_reg_1004 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        phi_mul1_reg_913 <= next_mul1_reg_5363;
    end else if (((1'b1 == ap_CS_fsm_state86) & (1'd0 == exitcond15_fu_3618_p2))) begin
        phi_mul1_reg_913 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        phi_mul2_reg_959 <= next_mul2_reg_5450;
    end else if (((1'b1 == ap_CS_fsm_state92) & (1'd0 == exitcond20_fu_3813_p2))) begin
        phi_mul2_reg_959 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        phi_mul3_reg_1029 <= next_mul3_reg_5537;
    end else if (((1'b1 == ap_CS_fsm_state98) & (1'd0 == exitcond21_fu_4012_p2))) begin
        phi_mul3_reg_1029 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (1'd1 == exitcond7_fu_2698_p2))) begin
        phi_mul_reg_844 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state83) & (1'd1 == exitcond16_fu_3504_p2))) begin
        phi_mul_reg_844 <= next_mul_reg_5278;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        row2_reg_902 <= row_4_reg_5358;
    end else if (((1'b1 == ap_CS_fsm_state86) & (1'd0 == exitcond15_fu_3618_p2))) begin
        row2_reg_902 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'd0 == exitcond5_fu_1546_p2))) begin
        row3_reg_630 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        row3_reg_630 <= row_3_reg_4708;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        row4_reg_948 <= row_5_reg_5445;
    end else if (((1'b1 == ap_CS_fsm_state92) & (1'd0 == exitcond20_fu_3813_p2))) begin
        row4_reg_948 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        row5_reg_1017 <= row_6_reg_5532;
    end else if (((1'b1 == ap_CS_fsm_state98) & (1'd0 == exitcond21_fu_4012_p2))) begin
        row5_reg_1017 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'd0 == exitcond8_fu_2321_p2))) begin
        row8_reg_710 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        row8_reg_710 <= row_2_reg_4926;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd0 == exitcond3_fu_1198_p2))) begin
        row_reg_574 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_reg_574 <= row_1_reg_4556;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd0 == exitcond24_fu_2432_p2))) begin
        sample1_reg_744 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        sample1_reg_744 <= sample_reg_4975;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) & (1'd1 == exitcond28_fu_3103_p2))) begin
        v_assign_1_reg_789 <= op1_assign_1_reg_810;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        v_assign_1_reg_789 <= v_assign_1_ph_fu_2930_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (1'd1 == exitcond25_fu_1887_p2))) begin
        v_assign_reg_642 <= op1_assign_reg_663;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        v_assign_reg_642 <= v_assign_ph_fu_1714_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        channel_1_reg_4509 <= channel_1_fu_1137_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        channel_2_reg_4666 <= channel_2_fu_1488_p2;
        max_value_load_reg_4658 <= max_value_fu_266;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        channel_3_reg_4878 <= channel_3_fu_2246_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        col_1_reg_4543 <= col_1_fu_1204_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        col_2_reg_4685 <= col_2_fu_1552_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        col_3_reg_4913 <= col_3_fu_2327_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        col_4_reg_5335 <= col_4_fu_3624_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        col_5_reg_5421 <= col_5_fu_3819_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        col_6_reg_5514 <= col_6_fu_4018_p2;
        max_index_1_cast_reg_5505[3 : 0] <= max_index_1_cast_fu_4008_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (1'd0 == exitcond13_fu_2372_p2))) begin
        conv_dot_V_addr_2_reg_4931 <= tmp_167_cast_fu_2393_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'd0 == exitcond6_fu_1249_p2))) begin
        conv_dot_V_addr_reg_4561 <= tmp_150_cast_fu_1270_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        dp_11_reg_5619 <= dp_11_fu_4292_p1;
        p_0_i_reg_5624 <= p_0_i_fu_4296_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        dp_4_reg_4810 <= dp_4_fu_1950_p1;
        p_0_i1_reg_4815 <= p_0_i1_fu_1954_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        dp_7_reg_5213 <= dp_7_fu_3166_p1;
        p_0_i2_reg_5218 <= p_0_i2_fu_3170_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state92) & (1'd0 == exitcond20_fu_3813_p2))) begin
        fc_bias_V_addr_1_reg_5431 <= tmp_188_cast_fu_3844_p1;
        tmp_23_cast1_reg_5426[6 : 0] <= tmp_23_cast1_fu_3830_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state98) & (1'd0 == exitcond21_fu_4012_p2))) begin
        fc_bias_V_addr_2_reg_5519 <= tmp_198_cast_fu_4039_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & (1'd0 == exitcond15_fu_3618_p2))) begin
        fc_bias_V_addr_reg_5345[7 : 0] <= tmp_181_cast_fu_3649_p1[7 : 0];
        tmp_15_cast1_reg_5340[6 : 0] <= tmp_15_cast1_fu_3635_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state106)) begin
        fc_dot_V_load_1_reg_5602 <= fc_dot_V_q0;
        sel_tmp46_reg_5607 <= sel_tmp46_fu_4220_p2;
        tmp_137_reg_5613 <= tmp_137_fu_4254_p2;
        tmp_66_reg_5597 <= tmp_66_fu_4208_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fil_col_1_reg_4569 <= fil_col_1_fu_1285_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        fil_col_2_reg_4939 <= fil_col_2_fu_2408_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        fil_col_3_reg_4736 <= fil_col_3_fu_1731_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        fil_row_1_reg_4587 <= fil_row_1_fu_1311_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        fil_row_2_reg_4957 <= fil_row_2_fu_2438_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        fil_row_3_reg_4794 <= fil_row_3_fu_1893_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        i_1_reg_5069 <= i_1_fu_2704_p2;
        max_value_6_load_reg_5061 <= max_value_6_fu_270;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        i_2_reg_5286 <= i_2_fu_3468_p2;
        next_mul_reg_5278 <= next_mul_fu_3456_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        isNeg_reg_5558 <= i_op_assign_fu_4113_p3[32'd6];
        tmp_226_reg_5552 <= tmp_226_fu_4121_p1;
        weight_3_reg_5547 <= fc_weight_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) & (1'd1 == exitcond27_fu_2941_p2))) begin
        isneg_1_reg_5154 <= ireg_V_1_fu_3006_p1[32'd63];
        sh_amt_1_reg_5177 <= sh_amt_1_fu_3070_p3;
        tmp_176_reg_5149 <= tmp_176_fu_3001_p2;
        tmp_179_reg_5160 <= tmp_179_fu_3036_p1;
        tmp_181_reg_5189 <= {{sh_amt_1_fu_3070_p3[11:5]}};
        tmp_77_reg_5165 <= tmp_77_fu_3040_p2;
        tmp_88_reg_5171 <= tmp_88_fu_3052_p2;
        tmp_91_reg_5183 <= tmp_91_fu_3078_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (1'd1 == exitcond19_fu_1725_p2))) begin
        isneg_reg_4751 <= ireg_V_fu_1790_p1[32'd63];
        max_value_fu_266 <= v_assign_reg_642;
        sh_amt_reg_4774 <= sh_amt_fu_1854_p3;
        tmp_114_reg_4746 <= tmp_114_fu_1785_p2;
        tmp_126_reg_4757 <= tmp_126_fu_1820_p1;
        tmp_139_reg_4786 <= {{sh_amt_fu_1854_p3[11:5]}};
        tmp_44_reg_4762 <= tmp_44_fu_1824_p2;
        tmp_45_reg_4768 <= tmp_45_fu_1836_p2;
        tmp_50_reg_4780 <= tmp_50_fu_1862_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        j_1_reg_5088 <= j_1_fu_2768_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        j_2_reg_5299 <= j_2_fu_3510_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        k_1_reg_5317 <= k_1_fu_3583_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        k_2_reg_5111 <= k_2_fu_2866_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        l_1_reg_5139 <= l_1_fu_2947_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        m_1_reg_5197 <= m_1_fu_3109_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        man_V_2_reg_4841 <= man_V_2_fu_2084_p3;
        sel_tmp14_reg_4864 <= sel_tmp14_fu_2131_p2;
        sel_tmp3_reg_4858 <= sel_tmp3_fu_2115_p2;
        tmp_133_reg_4846 <= tmp_133_fu_2091_p1;
        tmp_53_reg_4852 <= tmp_53_fu_2095_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        man_V_5_reg_5244 <= man_V_5_fu_3300_p3;
        sel_tmp24_reg_5261 <= sel_tmp24_fu_3331_p2;
        sel_tmp29_reg_5267 <= sel_tmp29_fu_3347_p2;
        tmp_180_reg_5249 <= tmp_180_fu_3307_p1;
        tmp_97_reg_5255 <= tmp_97_fu_3311_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state113)) begin
        max_index_reg_980 <= max_index_2_fu_4486_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        newSel3_reg_4870 <= newSel3_fu_2228_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        newSel7_reg_5273 <= newSel7_fu_3444_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state87) & (1'd0 == exitcond22_fu_3658_p2))) begin
        next_mul1_reg_5363 <= next_mul1_fu_3675_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state93) & (1'd0 == exitcond26_fu_3853_p2))) begin
        next_mul2_reg_5450 <= next_mul2_fu_3870_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state99) & (1'd0 == exitcond_fu_4048_p2))) begin
        next_mul3_reg_5537 <= next_mul3_fu_4060_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        notlhs2_reg_5224 <= notlhs2_fu_3194_p2;
        notrhs2_reg_5229 <= notrhs2_fu_3200_p2;
        tmp_120_reg_5234 <= grp_fu_1040_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state112)) begin
        notlhs4_reg_5630 <= notlhs4_fu_4338_p2;
        notlhs5_reg_5640 <= notlhs5_fu_4350_p2;
        notrhs4_reg_5635 <= notrhs4_fu_4344_p2;
        notrhs5_reg_5645 <= notrhs5_fu_4356_p2;
        tmp_130_reg_5650 <= grp_fu_1040_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        notlhs_reg_4821 <= notlhs_fu_1978_p2;
        notrhs_reg_4826 <= notrhs_fu_1984_p2;
        tmp_104_reg_4831 <= grp_fu_1040_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Val2_11_reg_4642 <= p_Val2_11_fu_1396_p2;
        p_Val2_9_reg_4636 <= p_Val2_9_fu_1390_p2;
        rev_reg_4630 <= rev_fu_1382_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        p_Val2_16_reg_5396 <= p_Val2_16_fu_3705_p2;
        p_Val2_22_reg_5402 <= p_Val2_22_fu_3711_p2;
        rev1_reg_5390 <= grp_fu_1088_p2;
        tmp_173_reg_5378 <= fc_weight_q0[32'd7];
        tmp_174_reg_5385 <= fc_weight_q0[32'd6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        p_Val2_1_48_reg_5500 <= p_Val2_1_48_fu_3996_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        p_Val2_27_reg_5483 <= p_Val2_27_fu_3900_p2;
        p_Val2_29_reg_5489 <= p_Val2_29_fu_3906_p2;
        rev2_reg_5477 <= grp_fu_1088_p2;
        tmp_193_reg_5465 <= fc_weight_q0[32'd7];
        tmp_194_reg_5472 <= fc_weight_q0[32'd6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_Val2_2_18_reg_4653 <= p_Val2_2_18_fu_1467_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        p_Val2_31_reg_5039 <= p_Val2_31_fu_2606_p2;
        p_Val2_35_reg_5045 <= p_Val2_35_fu_2612_p2;
        rev3_reg_5033 <= rev3_fu_2596_p2;
        tmp_213_reg_5021 <= conv_weight_q0[32'd7];
        tmp_214_reg_5028 <= conv_weight_q0[32'd6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        p_Val2_4_reg_5585 <= p_Val2_4_fu_4196_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        p_Val2_6_31_reg_5056 <= p_Val2_6_31_fu_2683_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        p_Val2_s_44_reg_5413 <= p_Val2_s_44_fu_3801_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state43))) begin
        reg_1094 <= conv_bias_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state69))) begin
        reg_1098 <= conv_dot_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state25) & (tmp_12_reg_4723 == 1'd0)) | (1'b1 == ap_CS_fsm_state35) | ((1'b1 == ap_CS_fsm_state65) & (1'd0 == tmp_34_reg_5126)) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state110) | ((1'b1 == ap_CS_fsm_state112) & (sel_tmp46_reg_5607 == 1'd1) & (1'd0 == tmp_137_reg_5613)))) begin
        reg_1103 <= grp_fu_1047_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        row_1_reg_4556 <= row_1_fu_1255_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        row_2_reg_4926 <= row_2_fu_2378_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        row_3_reg_4708 <= row_3_fu_1650_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        row_4_reg_5358 <= row_4_fu_3664_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        row_5_reg_5445 <= row_5_fu_3859_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        row_6_reg_5532 <= row_6_fu_4054_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        sample_reg_4975 <= sample_fu_2464_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        sh_assign_1_reg_5569 <= sh_assign_1_fu_4143_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        storemerge1_reg_4648 <= storemerge1_fu_1450_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        storemerge5_reg_5051 <= storemerge5_fu_2666_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        storemerge6_reg_5574 <= storemerge6_fu_4164_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state83) & (1'd0 == exitcond16_fu_3504_p2))) begin
        tmp112_cast_reg_5309[4 : 0] <= tmp112_cast_fu_3569_p1[4 : 0];
        tmp_159_reg_5304[14 : 1] <= tmp_159_fu_3557_p2[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (1'd0 == exitcond12_fu_2762_p2))) begin
        tmp_107_reg_5098[16 : 3] <= tmp_107_fu_2815_p2[16 : 3];
        tmp_111_reg_5103[14 : 1] <= tmp_111_fu_2854_p2[14 : 1];
        tmp_20_reg_5093[3 : 1] <= tmp_20_fu_2774_p3[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (1'd0 == exitcond9_fu_1644_p2))) begin
        tmp_10_reg_4713[4 : 1] <= tmp_10_fu_1656_p3[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (1'd0 == exitcond2_fu_1482_p2))) begin
        tmp_11_reg_4677[63 : 1] <= tmp_11_fu_1540_p2[63 : 1];
        tmp_s_reg_4671[63 : 2] <= tmp_s_fu_1514_p2[63 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        tmp_12_reg_4723 <= grp_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == exitcond19_fu_1725_p2))) begin
        tmp_143_reg_4741[16 : 2] <= tmp_143_fu_1775_p2[16 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd0 == exitcond14_fu_1305_p2))) begin
        tmp_148_reg_4592 <= tmp_148_fu_1348_p2;
        tmp_151_reg_4597 <= grp_fu_4494_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_152_reg_4612 <= tmp_152_fu_1378_p1;
        tmp_153_reg_4617 <= conv_weight_q0[32'd7];
        tmp_154_reg_4624 <= conv_weight_q0[32'd6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd0 == exitcond10_fu_1279_p2))) begin
        tmp_17_cast_reg_4574[2 : 0] <= tmp_17_cast_fu_1291_p1[2 : 0];
        tmp_18_reg_4579 <= tmp_18_fu_1295_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd0 == exitcond3_fu_1198_p2))) begin
        tmp_17_reg_4548[16 : 2] <= tmp_17_fu_1243_p2[16 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) & (1'd0 == exitcond27_fu_2941_p2))) begin
        tmp_185_reg_5144[16 : 2] <= tmp_185_fu_2991_p2[16 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (1'd0 == exitcond29_fu_2458_p2))) begin
        tmp_198_reg_4980 <= tmp_198_fu_2474_p2;
        tmp_208_reg_4986 <= tmp_208_fu_2510_p1;
        tmp_209_reg_4991 <= tmp_209_fu_2514_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        tmp_202_reg_4996 <= tmp_202_fu_2533_p1;
        tmp_203_reg_5001 <= tmp_203_fu_2537_p1;
        tmp_211_reg_5006 <= tmp_211_fu_2561_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        tmp_24_reg_4895[63 : 1] <= tmp_24_fu_2285_p2[63 : 1];
        tmp_25_reg_4900[63 : 2] <= tmp_25_fu_2311_p2[63 : 2];
        tmp_28_reg_4905 <= tmp_28_fu_2317_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_2_reg_4525[63 : 1] <= tmp_2_fu_1172_p2[63 : 1];
        tmp_3_reg_4530[63 : 2] <= tmp_3_fu_1188_p2[63 : 2];
        tmp_5_reg_4535 <= tmp_5_fu_1194_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) & (1'd0 == exitcond17_fu_2860_p2))) begin
        tmp_32_reg_5116[3 : 1] <= tmp_32_fu_2872_p3[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        tmp_34_reg_5126 <= grp_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (1'd0 == exitcond5_fu_1546_p2))) begin
        tmp_37_reg_4695[16 : 3] <= tmp_37_fu_1599_p2[16 : 3];
        tmp_52_reg_4700[14 : 1] <= tmp_52_fu_1638_p2[14 : 1];
        tmp_7_reg_4690[4 : 1] <= tmp_7_fu_1558_p3[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (1'd0 == exitcond18_fu_2402_p2))) begin
        tmp_38_cast_reg_4944[2 : 0] <= tmp_38_cast_fu_2414_p1[2 : 0];
        tmp_40_reg_4949[3 : 0] <= tmp_40_fu_2424_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state84) & (1'd0 == exitcond23_fu_3577_p2))) begin
        tmp_54_reg_5322 <= tmp_54_fu_3595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd0 == exitcond24_fu_2432_p2))) begin
        tmp_58_reg_4962[2 : 0] <= tmp_58_fu_2444_p1[2 : 0];
        tmp_60_cast_reg_4967[3 : 0] <= tmp_60_cast_fu_2454_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (1'd0 == exitcond7_fu_2698_p2))) begin
        tmp_60_reg_5074[63 : 2] <= tmp_60_fu_2730_p2[63 : 2];
        tmp_61_reg_5080[63 : 1] <= tmp_61_fu_2756_p2[63 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_64_reg_4804 <= grp_fu_1121_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'd0 == exitcond8_fu_2321_p2))) begin
        tmp_76_reg_4918[16 : 2] <= tmp_76_fu_2366_p2[16 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state105)) begin
        tmp_86_reg_5591 <= tmp_86_fu_4203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state82) & (1'd0 == exitcond11_fu_3462_p2))) begin
        tmp_93_reg_5291[63 : 1] <= tmp_93_fu_3494_p2[63 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        tmp_96_reg_5207 <= grp_fu_1121_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_reg_4501 <= tmp_fu_1127_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) & (1'd1 == exitcond21_fu_4012_p2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) & (1'd1 == exitcond21_fu_4012_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        conv_bias_V_address0 = tmp_19_fu_2252_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_bias_V_address0 = tmp_1_fu_1143_p3;
    end else begin
        conv_bias_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state42))) begin
        conv_bias_V_ce0 = 1'b1;
    end else begin
        conv_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        conv_dot_V_address0 = tmp_202_cast_fu_3129_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        conv_dot_V_address0 = tmp_186_cast_fu_2889_p1;
    end else if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53))) begin
        conv_dot_V_address0 = conv_dot_V_addr_2_reg_4931;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_dot_V_address0 = tmp_167_cast_fu_2393_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv_dot_V_address0 = tmp_187_cast_fu_1913_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        conv_dot_V_address0 = tmp_157_cast_fu_1673_p1;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10))) begin
        conv_dot_V_address0 = conv_dot_V_addr_reg_4561;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_dot_V_address0 = tmp_150_cast_fu_1270_p1;
    end else begin
        conv_dot_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state10))) begin
        conv_dot_V_ce0 = 1'b1;
    end else begin
        conv_dot_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        conv_dot_V_d0 = p_Val2_6_cast_32_fu_2691_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        conv_dot_V_d0 = storemerge5_reg_5051;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv_dot_V_d0 = p_Val2_2_cast_19_fu_1475_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_dot_V_d0 = storemerge1_reg_4648;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state45))) begin
        conv_dot_V_d0 = 32'd0;
    end else begin
        conv_dot_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (1'd0 == exitcond6_fu_1249_p2)) | ((1'b1 == ap_CS_fsm_state45) & (1'd0 == exitcond13_fu_2372_p2)) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53))) begin
        conv_dot_V_we0 = 1'b1;
    end else begin
        conv_dot_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        conv_weight_address0 = tmp_209_cast_fu_2583_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_weight_address0 = tmp_176_cast_fu_1370_p1;
    end else begin
        conv_weight_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state50))) begin
        conv_weight_ce0 = 1'b1;
    end else begin
        conv_weight_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        fc_bias_V_address0 = fc_bias_V_addr_2_reg_5519;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        fc_bias_V_address0 = fc_bias_V_addr_1_reg_5431;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        fc_bias_V_address0 = fc_bias_V_addr_reg_5345;
    end else begin
        fc_bias_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state99))) begin
        fc_bias_V_ce0 = 1'b1;
    end else begin
        fc_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state105)) begin
        fc_dot_V_address0 = 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        fc_dot_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        fc_dot_V_address0 = fc_dot_V_addr_1_reg_5436;
    end else if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state91))) begin
        fc_dot_V_address0 = 64'd1;
    end else begin
        fc_dot_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state104))) begin
        fc_dot_V_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        fc_dot_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        fc_dot_V_address1 = 64'd1;
    end else begin
        fc_dot_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state91))) begin
        fc_dot_V_ce0 = 1'b1;
    end else begin
        fc_dot_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state97))) begin
        fc_dot_V_ce1 = 1'b1;
    end else begin
        fc_dot_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        fc_dot_V_d0 = p_Val2_25_reg_935;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        fc_dot_V_d0 = p_Val2_cast_45_fu_3809_p1;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        fc_dot_V_d0 = p_Val2_18_reg_889;
    end else begin
        fc_dot_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        fc_dot_V_d1 = p_Val2_4_fu_4196_p2;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        fc_dot_V_d1 = p_Val2_37_reg_1004;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        fc_dot_V_d1 = p_Val2_1_cast_49_fu_4004_p1;
    end else begin
        fc_dot_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91))) begin
        fc_dot_V_we0 = 1'b1;
    end else begin
        fc_dot_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state97))) begin
        fc_dot_V_we1 = 1'b1;
    end else begin
        fc_dot_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        fc_in_V_address0 = tmp_35_fu_3670_p1;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        fc_in_V_address0 = tmp_55_fu_3614_p1;
    end else begin
        fc_in_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state85))) begin
        fc_in_V_ce0 = 1'b1;
    end else begin
        fc_in_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        fc_in_V_we0 = 1'b1;
    end else begin
        fc_in_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        fc_weight_address0 = tmp_221_fu_4094_p1;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        fc_weight_address0 = tmp_201_cast_fu_3887_p1;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        fc_weight_address0 = tmp_191_cast_fu_3692_p1;
    end else begin
        fc_weight_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state99))) begin
        fc_weight_ce0 = 1'b1;
    end else begin
        fc_weight_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state112)) begin
        grp_fu_1040_p0 = p_0_i_reg_5624;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        grp_fu_1040_p0 = p_0_i2_reg_5218;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_1040_p0 = p_0_i1_reg_4815;
    end else begin
        grp_fu_1040_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state112)) begin
        grp_fu_1040_p1 = d_assign_1_reg_970;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        grp_fu_1040_p1 = op1_assign_1_reg_810;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_1040_p1 = op1_assign_reg_663;
    end else begin
        grp_fu_1040_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state107)) begin
        grp_fu_1047_p0 = fc_dot_V_load_1_reg_5602;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        grp_fu_1047_p0 = p_Val2_4_reg_5585;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state60))) begin
        grp_fu_1047_p0 = reg_1098;
    end else begin
        grp_fu_1047_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        in_V_ce0 = 1'b1;
    end else begin
        in_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        pool_dot_V_address0 = tmp_192_cast_fu_3609_p1;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        pool_dot_V_address0 = tmp_193_cast_fu_3452_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        pool_dot_V_address0 = tmp_215_cast_fu_2588_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        pool_dot_V_address0 = tmp_168_cast_fu_2236_p1;
    end else begin
        pool_dot_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state81))) begin
        pool_dot_V_ce0 = 1'b1;
    end else begin
        pool_dot_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        pool_dot_V_d0 = newSel7_reg_5273;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        pool_dot_V_d0 = newSel3_reg_4870;
    end else begin
        pool_dot_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state81))) begin
        pool_dot_V_we0 = 1'b1;
    end else begin
        pool_dot_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == exitcond1_fu_1131_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == exitcond3_fu_1198_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == exitcond6_fu_1249_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'd0 == exitcond10_fu_1279_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == exitcond14_fu_1305_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (1'd1 == exitcond2_fu_1482_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (1'd1 == exitcond5_fu_1546_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (1'd1 == exitcond9_fu_1644_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == exitcond19_fu_1725_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (1'd1 == exitcond25_fu_1887_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state42 : begin
            if (((1'b1 == ap_CS_fsm_state42) & (1'd1 == exitcond4_fu_2240_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (1'd1 == exitcond8_fu_2321_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((1'b1 == ap_CS_fsm_state45) & (1'd1 == exitcond13_fu_2372_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (1'd0 == exitcond18_fu_2402_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == exitcond24_fu_2432_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((1'b1 == ap_CS_fsm_state48) & (1'd1 == exitcond29_fu_2458_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state56 : begin
            if (((1'b1 == ap_CS_fsm_state56) & (1'd1 == exitcond7_fu_2698_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state57 : begin
            if (((1'b1 == ap_CS_fsm_state57) & (1'd1 == exitcond12_fu_2762_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((1'b1 == ap_CS_fsm_state58) & (1'd1 == exitcond17_fu_2860_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            if (((1'b1 == ap_CS_fsm_state67) & (1'd0 == exitcond27_fu_2941_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state68 : begin
            if (((1'b1 == ap_CS_fsm_state68) & (1'd1 == exitcond28_fu_3103_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state82 : begin
            if (((1'b1 == ap_CS_fsm_state82) & (1'd1 == exitcond11_fu_3462_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state83 : begin
            if (((1'b1 == ap_CS_fsm_state83) & (1'd1 == exitcond16_fu_3504_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end
        end
        ap_ST_fsm_state84 : begin
            if (((1'b1 == ap_CS_fsm_state84) & (1'd1 == exitcond23_fu_3577_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state86 : begin
            if (((1'b1 == ap_CS_fsm_state86) & (1'd1 == exitcond15_fu_3618_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state87 : begin
            if (((1'b1 == ap_CS_fsm_state87) & (1'd1 == exitcond22_fu_3658_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state92 : begin
            if (((1'b1 == ap_CS_fsm_state92) & (1'd1 == exitcond20_fu_3813_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state98;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end
        end
        ap_ST_fsm_state93 : begin
            if (((1'b1 == ap_CS_fsm_state93) & (1'd1 == exitcond26_fu_3853_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state98 : begin
            if (((1'b1 == ap_CS_fsm_state98) & (1'd1 == exitcond21_fu_4012_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end
        end
        ap_ST_fsm_state99 : begin
            if (((1'b1 == ap_CS_fsm_state99) & (1'd1 == exitcond_fu_4048_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_3046_p2 = (12'd1075 - tmp_72_fu_3032_p1);

assign F2_fu_1830_p2 = (12'd1075 - tmp_42_fu_1816_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

assign ap_return = max_index_reg_980;

assign brmerge1_fu_2047_p2 = (tmp_64_reg_4804 | tmp_106_fu_2041_p2);

assign brmerge2_fu_3263_p2 = (tmp_96_reg_5207 | tmp_122_fu_3257_p2);

assign brmerge_fu_4423_p2 = (tmp_86_reg_5591 | tmp_132_fu_4417_p2);

assign channel_1_fu_1137_p2 = (channel_reg_550 + 3'd1);

assign channel_2_fu_1488_p2 = (channel1_reg_608 + 3'd1);

assign channel_3_fu_2246_p2 = (channel6_reg_686 + 5'd1);

assign col_1_fu_1204_p2 = (col_reg_562 + 5'd1);

assign col_2_fu_1552_p2 = (col2_reg_619 + 4'd1);

assign col_3_fu_2327_p2 = (col7_reg_698 + 4'd1);

assign col_4_fu_3624_p2 = (col4_reg_878 + 7'd1);

assign col_5_fu_3819_p2 = (col5_reg_924 + 7'd1);

assign col_6_fu_4018_p2 = (max_index_1_reg_992 + 4'd1);

assign d_assign_1_to_int_fu_4320_p1 = d_assign_1_reg_970;

assign d_assign_3_mux_fu_4428_p3 = ((tmp_131_fu_4412_p2[0:0] === 1'b1) ? 64'd0 : d_assign_1_reg_970);

assign dp_11_fu_4292_p1 = p_Result_7_fu_4280_p5;

assign dp_2_fu_2926_p1 = p_Result_3_fu_2914_p5;

assign dp_4_fu_1950_p1 = p_Result_1_fu_1938_p5;

assign dp_7_fu_3166_p1 = p_Result_4_fu_3154_p5;

assign dp_9_fu_4394_p1 = p_Result_6_fu_4382_p5;

assign dp_fu_1710_p1 = p_Result_s_fu_1698_p5;

assign exitcond10_fu_1279_p2 = ((fil_col_reg_586 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond11_fu_3462_p2 = ((i1_reg_833 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond12_fu_2762_p2 = ((j_reg_766 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond13_fu_2372_p2 = ((row8_reg_710 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond14_fu_1305_p2 = ((fil_row_reg_597 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond15_fu_3618_p2 = ((col4_reg_878 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond16_fu_3504_p2 = ((j1_reg_856 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond17_fu_2860_p2 = ((k_reg_777 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond18_fu_2402_p2 = ((fil_col9_reg_722 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond19_fu_1725_p2 = ((fil_col4_reg_652 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond1_fu_1131_p2 = ((channel_reg_550 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond20_fu_3813_p2 = ((col5_reg_924 == 7'd84) ? 1'b1 : 1'b0);

assign exitcond21_fu_4012_p2 = ((max_index_1_reg_992 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond22_fu_3658_p2 = ((row2_reg_902 == 9'd400) ? 1'b1 : 1'b0);

assign exitcond23_fu_3577_p2 = ((k1_reg_867 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond24_fu_2432_p2 = ((fil_row2_reg_733 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond25_fu_1887_p2 = ((fil_row5_reg_675 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond26_fu_3853_p2 = ((row4_reg_948 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond27_fu_2941_p2 = ((l_reg_799 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond28_fu_3103_p2 = ((m_reg_822 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond29_fu_2458_p2 = ((sample1_reg_744 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond2_fu_1482_p2 = ((channel1_reg_608 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond3_fu_1198_p2 = ((col_reg_562 == 5'd28) ? 1'b1 : 1'b0);

assign exitcond4_fu_2240_p2 = ((channel6_reg_686 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond5_fu_1546_p2 = ((col2_reg_619 == 4'd14) ? 1'b1 : 1'b0);

assign exitcond6_fu_1249_p2 = ((row_reg_574 == 5'd28) ? 1'b1 : 1'b0);

assign exitcond7_fu_2698_p2 = ((i_reg_755 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond8_fu_2321_p2 = ((col7_reg_698 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond9_fu_1644_p2 = ((row3_reg_630 == 4'd14) ? 1'b1 : 1'b0);

assign exitcond_fu_4048_p2 = ((row5_reg_1017 == 7'd84) ? 1'b1 : 1'b0);

assign exp_V_12_fu_4264_p4 = {{res_V_20_fu_4260_p1[62:52]}};

assign exp_V_15_fu_1692_p2 = ($signed(exp_V_fu_1682_p4) + $signed(11'd2026));

assign exp_V_16_fu_1932_p2 = ($signed(11'd2026) + $signed(exp_V_4_fu_1922_p4));

assign exp_V_17_fu_2908_p2 = ($signed(exp_V_2_fu_2898_p4) + $signed(11'd2026));

assign exp_V_18_fu_3148_p2 = ($signed(11'd2026) + $signed(exp_V_7_fu_3138_p4));

assign exp_V_19_fu_4376_p2 = ($signed(11'd2026) + $signed(exp_V_8_fu_4366_p4));

assign exp_V_20_fu_4274_p2 = ($signed(11'd2026) + $signed(exp_V_12_fu_4264_p4));

assign exp_V_2_fu_2898_p4 = {{res_V_fu_2894_p1[62:52]}};

assign exp_V_4_fu_1922_p4 = {{res_V_17_fu_1918_p1[62:52]}};

assign exp_V_7_fu_3138_p4 = {{res_V_18_fu_3134_p1[62:52]}};

assign exp_V_8_fu_4366_p4 = {{res_V_19_fu_4362_p1[62:52]}};

assign exp_V_fu_1682_p4 = {{res_V_16_fu_1678_p1[62:52]}};

assign exp_tmp_V_1_fu_3022_p4 = {{ireg_V_1_fu_3006_p1[62:52]}};

assign exp_tmp_V_fu_1806_p4 = {{ireg_V_fu_1790_p1[62:52]}};

assign fc_dot_V_addr_1_reg_5436 = 64'd2;

assign fc_in_V_d0 = pool_dot_V_q0;

assign fil_col4_cast_fu_1721_p1 = fil_col4_reg_652;

assign fil_col9_cast_fu_2398_p1 = fil_col9_reg_722;

assign fil_col_1_fu_1285_p2 = (fil_col_reg_586 + 3'd1);

assign fil_col_2_fu_2408_p2 = (fil_col9_reg_722 + 3'd1);

assign fil_col_3_fu_1731_p2 = (fil_col4_reg_652 + 2'd1);

assign fil_col_cast_fu_1275_p1 = fil_col_reg_586;

assign fil_row2_cast_fu_2428_p1 = fil_row2_reg_733;

assign fil_row5_cast_fu_1883_p1 = fil_row5_reg_675;

assign fil_row_1_fu_1311_p2 = (fil_row_reg_597 + 3'd1);

assign fil_row_2_fu_2438_p2 = (fil_row2_reg_733 + 3'd1);

assign fil_row_3_fu_1893_p2 = (fil_row5_reg_675 + 2'd1);

assign fil_row_cast_fu_1301_p1 = fil_row_reg_597;

assign grp_fu_1058_p3 = conv_weight_q0[32'd6];

assign grp_fu_1066_p2 = ((conv_dot_V_q0 == 32'd0) ? 1'b1 : 1'b0);

assign grp_fu_1080_p3 = fc_weight_q0[32'd6];

assign grp_fu_1088_p2 = (grp_fu_1080_p3 ^ 1'd1);

assign grp_fu_1107_p2 = (conv_dot_V_q0 + reg_1094);

assign grp_fu_1113_p3 = grp_fu_1107_p2[32'd31];

assign grp_fu_1121_p2 = ((reg_1098 == 32'd0) ? 1'b1 : 1'b0);

assign grp_fu_4494_p0 = 25'd10000;

assign grp_fu_4494_p1 = grp_fu_4494_p10;

assign grp_fu_4494_p10 = tmp_149_fu_1359_p3;

assign i_1_fu_2704_p2 = (i_reg_755 + 5'd1);

assign i_2_fu_3468_p2 = (i1_reg_833 + 5'd1);

assign i_op_assign_fu_4113_p3 = ((grp_fu_1080_p3[0:0] === 1'b1) ? tmp_118_i_fu_4107_p2 : tmp_117_i_cast_fu_4103_p1);

assign icmp1_fu_3316_p2 = ((tmp_181_reg_5189 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_2100_p2 = ((tmp_139_reg_4786 == 7'd0) ? 1'b1 : 1'b0);

assign in_V_address0 = tmp_180_cast_fu_1374_p1;

assign ireg_V_1_fu_3006_p1 = v_assign_1_reg_789;

assign ireg_V_fu_1790_p1 = v_assign_reg_642;

assign j1_cast_fu_3500_p1 = j1_reg_856;

assign j_1_fu_2768_p2 = (j_reg_766 + 3'd1);

assign j_2_fu_3510_p2 = (j1_reg_856 + 3'd1);

assign k1_cast_fu_3573_p1 = k1_reg_867;

assign k_1_fu_3583_p2 = (k1_reg_867 + 3'd1);

assign k_2_fu_2866_p2 = (k_reg_777 + 3'd1);

assign l_1_fu_2947_p2 = (l_reg_799 + 2'd1);

assign l_cast_fu_2937_p1 = l_reg_799;

assign m_1_fu_3109_p2 = (m_reg_822 + 2'd1);

assign m_cast_fu_3099_p1 = m_reg_822;

assign man_V_1_fu_2078_p2 = (54'd0 - p_Result_2_fu_2074_p1);

assign man_V_2_fu_2084_p3 = ((isneg_reg_4751[0:0] === 1'b1) ? man_V_1_fu_2078_p2 : p_Result_2_fu_2074_p1);

assign man_V_4_fu_3294_p2 = (54'd0 - p_Result_5_fu_3290_p1);

assign man_V_5_fu_3300_p3 = ((isneg_1_reg_5154[0:0] === 1'b1) ? man_V_4_fu_3294_p2 : p_Result_5_fu_3290_p1);

assign max_index_1_cast_fu_4008_p1 = max_index_1_reg_992;

assign max_index_2_fu_4486_p3 = ((tmp_138_fu_4482_p2[0:0] === 1'b1) ? 32'd0 : sel_tmp48_fu_4475_p3);

assign max_index_mux_fu_4436_p3 = ((tmp_131_fu_4412_p2[0:0] === 1'b1) ? max_index_1_cast_reg_5505 : max_index_reg_980);

assign max_value_4_fu_4468_p3 = ((tmp_137_reg_5613[0:0] === 1'b1) ? 64'd0 : sel_tmp47_fu_4461_p3);

assign max_value_5_fu_2060_p3 = ((brmerge1_fu_2047_p2[0:0] === 1'b1) ? op1_assign_mux_fu_2052_p3 : dp_4_reg_4810);

assign max_value_s_fu_3276_p3 = ((brmerge2_fu_3263_p2[0:0] === 1'b1) ? op1_assign_1_mux_fu_3268_p3 : dp_7_reg_5213);

assign mt_fu_4178_p2 = (32'd0 - storemerge6_reg_5574);

assign newSel1_fu_2201_p3 = ((sel_tmp11_fu_2180_p2[0:0] === 1'b1) ? storemerge_fu_2153_p3 : tmp_133_reg_4846);

assign newSel2_fu_2214_p3 = ((or_cond_fu_2196_p2[0:0] === 1'b1) ? newSel_fu_2189_p3 : newSel1_fu_2201_p3);

assign newSel3_fu_2228_p3 = ((or_cond2_fu_2222_p2[0:0] === 1'b1) ? newSel2_fu_2214_p3 : 32'd0);

assign newSel4_fu_3405_p3 = ((sel_tmp29_reg_5267[0:0] === 1'b1) ? tmp_103_fu_3376_p2 : tmp_182_fu_3365_p1);

assign newSel5_fu_3417_p3 = ((sel_tmp26_fu_3396_p2[0:0] === 1'b1) ? storemerge7_fu_3369_p3 : tmp_180_reg_5249);

assign newSel6_fu_3430_p3 = ((or_cond3_fu_3412_p2[0:0] === 1'b1) ? newSel4_fu_3405_p3 : newSel5_fu_3417_p3);

assign newSel7_fu_3444_p3 = ((or_cond5_fu_3438_p2[0:0] === 1'b1) ? newSel6_fu_3430_p3 : 32'd0);

assign newSel_fu_2189_p3 = ((sel_tmp14_reg_4864[0:0] === 1'b1) ? tmp_74_fu_2160_p2 : tmp_140_fu_2149_p1);

assign next_mul1_fu_3675_p2 = (18'd400 + phi_mul1_reg_913);

assign next_mul2_fu_3870_p2 = (16'd400 + phi_mul2_reg_959);

assign next_mul3_fu_4060_p2 = (16'd400 + phi_mul3_reg_1029);

assign next_mul_fu_3456_p2 = (phi_mul_reg_844 + 9'd25);

assign notlhs1_fu_2012_p2 = ((tmp_84_fu_1994_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs2_fu_3194_p2 = ((tmp_113_fu_3180_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs3_fu_3228_p2 = ((tmp_115_fu_3210_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs4_fu_4338_p2 = ((tmp_123_fu_4306_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs5_fu_4350_p2 = ((tmp_125_fu_4324_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs_fu_1978_p2 = ((tmp_82_fu_1964_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notrhs1_fu_2018_p2 = ((tmp_165_fu_2004_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs2_fu_3200_p2 = ((tmp_196_fu_3190_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs3_fu_3234_p2 = ((tmp_197_fu_3220_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs4_fu_4344_p2 = ((tmp_215_fu_4316_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs5_fu_4356_p2 = ((tmp_216_fu_4334_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_1984_p2 = ((tmp_164_fu_1974_p1 == 52'd0) ? 1'b1 : 1'b0);

assign op1_assign_1_mux_fu_3268_p3 = ((tmp_121_fu_3252_p2[0:0] === 1'b1) ? 64'd0 : op1_assign_1_reg_810);

assign op1_assign_1_to_int_fu_3206_p1 = op1_assign_1_reg_810;

assign op1_assign_mux_fu_2052_p3 = ((tmp_105_fu_2036_p2[0:0] === 1'b1) ? 64'd0 : op1_assign_reg_663);

assign op1_assign_to_int_fu_1990_p1 = op1_assign_reg_663;

assign or_cond1_fu_2208_p2 = (sel_tmp11_fu_2180_p2 | sel_tmp8_fu_2170_p2);

assign or_cond2_fu_2222_p2 = (or_cond_fu_2196_p2 | or_cond1_fu_2208_p2);

assign or_cond3_fu_3412_p2 = (sel_tmp29_reg_5267 | sel_tmp27_fu_3401_p2);

assign or_cond4_fu_3424_p2 = (sel_tmp26_fu_3396_p2 | sel_tmp22_fu_3386_p2);

assign or_cond5_fu_3438_p2 = (or_cond3_fu_3412_p2 | or_cond4_fu_3424_p2);

assign or_cond_fu_2196_p2 = (sel_tmp14_reg_4864 | sel_tmp12_fu_2185_p2);

assign p_0_i1_fu_1954_p3 = ((tmp_64_reg_4804[0:0] === 1'b1) ? 64'd0 : dp_4_fu_1950_p1);

assign p_0_i1_to_int_fu_1961_p1 = p_0_i1_reg_4815;

assign p_0_i2_fu_3170_p3 = ((tmp_96_reg_5207[0:0] === 1'b1) ? 64'd0 : dp_7_fu_3166_p1);

assign p_0_i2_to_int_fu_3177_p1 = p_0_i2_reg_5218;

assign p_0_i_fu_4296_p3 = ((tmp_86_reg_5591[0:0] === 1'b1) ? 64'd0 : dp_11_fu_4292_p1);

assign p_0_i_to_int_fu_4303_p1 = p_0_i_reg_5624;

assign p_Result_1_fu_1938_p5 = {{res_V_17_fu_1918_p1[63:63]}, {exp_V_16_fu_1932_p2}, {res_V_17_fu_1918_p1[51:0]}};

assign p_Result_2_fu_2074_p1 = tmp_43_fu_2067_p3;

assign p_Result_3_fu_2914_p5 = {{res_V_fu_2894_p1[63:63]}, {exp_V_17_fu_2908_p2}, {res_V_fu_2894_p1[51:0]}};

assign p_Result_4_fu_3154_p5 = {{res_V_18_fu_3134_p1[63:63]}, {exp_V_18_fu_3148_p2}, {res_V_18_fu_3134_p1[51:0]}};

assign p_Result_5_fu_3290_p1 = tmp_75_fu_3283_p3;

assign p_Result_6_fu_4382_p5 = {{res_V_19_fu_4362_p1[63:63]}, {exp_V_19_fu_4376_p2}, {res_V_19_fu_4362_p1[51:0]}};

assign p_Result_7_fu_4280_p5 = {{res_V_20_fu_4260_p1[63:63]}, {exp_V_20_fu_4274_p2}, {res_V_20_fu_4260_p1[51:0]}};

assign p_Result_s_fu_1698_p5 = {{res_V_16_fu_1678_p1[63:63]}, {exp_V_15_fu_1692_p2}, {res_V_16_fu_1678_p1[51:0]}};

assign p_Val2_10_fu_1402_p2 = (reg_1098 - p_Val2_9_reg_4636);

assign p_Val2_11_fu_1396_p2 = $signed(in_V_q0) >>> sh_fu_1387_p1;

assign p_Val2_12_fu_1407_p2 = (reg_1098 - p_Val2_11_reg_4642);

assign p_Val2_16_fu_3705_p2 = fc_in_V_q0 << sh_1_fu_3701_p1;

assign p_Val2_17_fu_3717_p2 = (p_Val2_18_reg_889 - p_Val2_16_reg_5396);

assign p_Val2_19_fu_4190_p2 = (p_Val2_37_reg_1004 + p_Val2_5_fu_4183_p3);

assign p_Val2_1_48_fu_3996_p3 = ((tmp_189_fu_3988_p3[0:0] === 1'b1) ? 31'd0 : p_Val2_1_cast_fu_3982_p2);

assign p_Val2_1_cast_49_fu_4004_p1 = p_Val2_1_48_reg_5500;

assign p_Val2_1_cast_fu_3982_p2 = (tmp_187_fu_3968_p1 + tmp_188_fu_3972_p1);

assign p_Val2_1_fu_3976_p2 = (p_Val2_25_reg_935 + fc_bias_V_q0);

assign p_Val2_22_fu_3711_p2 = $signed(fc_in_V_q0) >>> sh_1_fu_3701_p1;

assign p_Val2_23_fu_3722_p2 = (p_Val2_18_reg_889 - p_Val2_22_reg_5402);

assign p_Val2_27_fu_3900_p0 = fc_dot_V_q1;

assign p_Val2_27_fu_3900_p2 = p_Val2_27_fu_3900_p0 << sh_2_fu_3896_p1;

assign p_Val2_28_fu_3912_p2 = (p_Val2_25_reg_935 - p_Val2_27_reg_5483);

assign p_Val2_29_fu_3906_p0 = fc_dot_V_q1;

assign p_Val2_29_fu_3906_p2 = $signed(p_Val2_29_fu_3906_p0) >>> sh_2_fu_3896_p1;

assign p_Val2_2_18_fu_1467_p3 = ((grp_fu_1113_p3[0:0] === 1'b1) ? 31'd0 : p_Val2_2_cast_fu_1462_p2);

assign p_Val2_2_cast_19_fu_1475_p1 = p_Val2_2_18_reg_4653;

assign p_Val2_2_cast_fu_1462_p2 = (tmp_5_reg_4535 + tmp_83_fu_1458_p1);

assign p_Val2_30_fu_3917_p2 = (p_Val2_25_reg_935 - p_Val2_29_reg_5489);

assign p_Val2_31_fu_2606_p2 = pool_dot_V_q0 << sh_3_fu_2602_p1;

assign p_Val2_34_fu_2618_p2 = (reg_1098 - p_Val2_31_reg_5039);

assign p_Val2_35_fu_2612_p2 = $signed(pool_dot_V_q0) >>> sh_3_fu_2602_p1;

assign p_Val2_36_fu_2623_p2 = (reg_1098 - p_Val2_35_reg_5045);

assign p_Val2_4_fu_4196_p2 = (p_Val2_37_reg_1004 + fc_bias_V_q0);

assign p_Val2_5_fu_4183_p3 = ((tmp_224_fu_4171_p3[0:0] === 1'b1) ? mt_fu_4178_p2 : storemerge6_reg_5574);

assign p_Val2_6_31_fu_2683_p3 = ((grp_fu_1113_p3[0:0] === 1'b1) ? 31'd0 : p_Val2_6_cast_fu_2678_p2);

assign p_Val2_6_cast_32_fu_2691_p1 = p_Val2_6_31_reg_5056;

assign p_Val2_6_cast_fu_2678_p2 = (tmp_28_reg_4905 + tmp_161_fu_2674_p1);

assign p_Val2_9_fu_1390_p2 = in_V_q0 << sh_fu_1387_p1;

assign p_Val2_cast_45_fu_3809_p1 = p_Val2_s_44_reg_5413;

assign p_Val2_cast_fu_3787_p2 = (tmp_167_fu_3773_p1 + tmp_168_fu_3777_p1);

assign p_Val2_s_43_fu_3781_p2 = (p_Val2_18_reg_889 + fc_bias_V_q0);

assign p_Val2_s_44_fu_3801_p3 = ((tmp_169_fu_3793_p3[0:0] === 1'b1) ? 31'd0 : p_Val2_cast_fu_3787_p2);

assign p_shl10_fu_2291_p4 = {{{{54'd1}, {channel6_reg_686}}}, {5'd0}};

assign p_shl11_fu_2301_p4 = {{{{57'd1}, {channel6_reg_686}}}, {2'd0}};

assign p_shl12_cast_fu_1618_p3 = {{tmp_41_fu_1614_p1}, {4'd0}};

assign p_shl12_fu_2710_p4 = {{{{54'd1}, {i_reg_755}}}, {5'd0}};

assign p_shl13_cast_fu_1630_p3 = {{tmp_51_fu_1626_p1}, {1'd0}};

assign p_shl13_fu_2720_p4 = {{{{57'd1}, {i_reg_755}}}, {2'd0}};

assign p_shl14_cast_fu_1579_p3 = {{tmp_33_fu_1575_p1}, {5'd0}};

assign p_shl14_fu_2736_p4 = {{{{55'd1}, {i_reg_755}}}, {4'd0}};

assign p_shl15_cast_fu_1591_p3 = {{tmp_36_fu_1587_p1}, {2'd0}};

assign p_shl15_fu_2746_p4 = {{{{58'd1}, {i_reg_755}}}, {1'd0}};

assign p_shl16_cast_fu_1755_p3 = {{tmp_141_fu_1751_p1}, {5'd0}};

assign p_shl16_fu_3474_p4 = {{{{55'd1}, {i1_reg_833}}}, {4'd0}};

assign p_shl17_cast_fu_1767_p3 = {{tmp_142_fu_1763_p1}, {2'd0}};

assign p_shl17_fu_3484_p4 = {{{{58'd1}, {i1_reg_833}}}, {1'd0}};

assign p_shl18_fu_2479_p4 = {{{{57'd2}, {sample1_reg_744}}}, {4'd0}};

assign p_shl19_fu_2489_p4 = {{{{60'd2}, {sample1_reg_744}}}, {1'd0}};

assign p_shl1_fu_1494_p4 = {{{{56'd2}, {channel1_reg_608}}}, {5'd0}};

assign p_shl22_cast_fu_2346_p3 = {{tmp_71_fu_2342_p1}, {5'd0}};

assign p_shl23_cast_fu_2358_p3 = {{tmp_73_fu_2354_p1}, {2'd0}};

assign p_shl24_cast_fu_2541_p3 = {{tmp_208_reg_4986}, {4'd0}};

assign p_shl25_cast_fu_2548_p3 = {{tmp_209_reg_4991}, {1'd0}};

assign p_shl28_cast_fu_2566_p3 = {{tmp_203_reg_5001}, {2'd0}};

assign p_shl2_fu_1178_p4 = {{{{59'd2}, {channel_reg_550}}}, {2'd0}};

assign p_shl34_cast_fu_2834_p3 = {{tmp_109_fu_2830_p1}, {4'd0}};

assign p_shl35_cast_fu_2846_p3 = {{tmp_110_fu_2842_p1}, {1'd0}};

assign p_shl36_cast_fu_2795_p3 = {{tmp_99_fu_2791_p1}, {5'd0}};

assign p_shl37_cast_fu_2807_p3 = {{tmp_102_fu_2803_p1}, {2'd0}};

assign p_shl38_cast_fu_2971_p3 = {{tmp_183_fu_2967_p1}, {5'd0}};

assign p_shl39_cast_fu_2983_p3 = {{tmp_184_fu_2979_p1}, {2'd0}};

assign p_shl3_fu_1152_p4 = {{{{56'd2}, {channel_reg_550}}}, {5'd0}};

assign p_shl42_cast_fu_3537_p3 = {{tmp_157_fu_3533_p1}, {4'd0}};

assign p_shl43_cast_fu_3549_p3 = {{tmp_158_fu_3545_p1}, {1'd0}};

assign p_shl4_fu_1162_p4 = {{{{60'd2}, {channel_reg_550}}}, {1'd0}};

assign p_shl5_cast_fu_1223_p3 = {{tmp_14_fu_1219_p1}, {5'd0}};

assign p_shl5_fu_1504_p4 = {{{{59'd2}, {channel1_reg_608}}}, {2'd0}};

assign p_shl6_cast_fu_1235_p3 = {{tmp_16_fu_1231_p1}, {2'd0}};

assign p_shl6_fu_2265_p4 = {{{{56'd1}, {channel6_reg_686}}}, {3'd0}};

assign p_shl7_cast_fu_1334_p3 = {{tmp_146_fu_1330_p1}, {2'd0}};

assign p_shl7_fu_2275_p4 = {{{{58'd1}, {channel6_reg_686}}}, {1'd0}};

assign p_shl8_fu_1520_p4 = {{{{57'd2}, {channel1_reg_608}}}, {4'd0}};

assign p_shl9_fu_1530_p4 = {{{{60'd2}, {channel1_reg_608}}}, {1'd0}};

assign p_shl_fu_3516_p3 = {{j1_reg_856}, {2'd0}};

assign phi_mul44_cast_fu_3654_p1 = phi_mul1_reg_913;

assign phi_mul46_cast_fu_3849_p1 = phi_mul2_reg_959;

assign phi_mul48_cast_cast_fu_4044_p1 = phi_mul3_reg_1029;

assign res_V_16_fu_1678_p1 = reg_1103;

assign res_V_17_fu_1918_p1 = reg_1103;

assign res_V_18_fu_3134_p1 = reg_1103;

assign res_V_19_fu_4362_p1 = reg_1103;

assign res_V_20_fu_4260_p1 = reg_1103;

assign res_V_fu_2894_p1 = reg_1103;

assign rev3_fu_2596_p2 = (grp_fu_1058_p3 ^ 1'd1);

assign rev_fu_1382_p2 = (tmp_154_reg_4624 ^ 1'd1);

assign row_1_fu_1255_p2 = (row_reg_574 + 5'd1);

assign row_2_fu_2378_p2 = (row8_reg_710 + 4'd1);

assign row_3_fu_1650_p2 = (row3_reg_630 + 4'd1);

assign row_4_fu_3664_p2 = (row2_reg_902 + 9'd1);

assign row_5_fu_3859_p2 = (row4_reg_948 + 7'd1);

assign row_6_fu_4054_p2 = (row5_reg_1017 + 7'd1);

assign sample_fu_2464_p2 = (sample1_reg_744 + 3'd1);

assign sel_tmp10_fu_2175_p2 = (tmp_53_reg_4852 ^ 1'd1);

assign sel_tmp11_fu_2180_p2 = (sel_tmp3_reg_4858 & sel_tmp10_fu_2175_p2);

assign sel_tmp12_fu_2185_p2 = (sel_tmp3_reg_4858 & tmp_53_reg_4852);

assign sel_tmp13_fu_2125_p2 = (sel_tmp34_demorgan_fu_2120_p2 ^ 1'd1);

assign sel_tmp14_fu_2131_p2 = (icmp_fu_2100_p2 & sel_tmp13_fu_2125_p2);

assign sel_tmp15_fu_3727_p2 = (tmp_173_reg_5378 ^ 1'd1);

assign sel_tmp16_fu_3732_p2 = (rev1_reg_5390 & sel_tmp15_fu_3727_p2);

assign sel_tmp17_fu_3743_p2 = (sel_tmp79_v_fu_3737_p3 + p_Val2_18_reg_889);

assign sel_tmp18_fu_3749_p2 = (tmp_173_reg_5378 & tmp_174_reg_5385);

assign sel_tmp19_demorgan_fu_2105_p2 = (tmp_44_reg_4762 | tmp_50_reg_4780);

assign sel_tmp19_fu_3753_p3 = ((sel_tmp18_fu_3749_p2[0:0] === 1'b1) ? p_Val2_23_fu_3722_p2 : sel_tmp17_fu_3743_p2);

assign sel_tmp1_fu_1417_p2 = (rev_reg_4630 & sel_tmp_fu_1412_p2);

assign sel_tmp20_fu_3761_p2 = (tmp_173_reg_5378 & rev1_reg_5390);

assign sel_tmp21_fu_3381_p2 = (tmp_77_reg_5165 ^ 1'd1);

assign sel_tmp22_fu_3386_p2 = (tmp_91_reg_5183 & sel_tmp21_fu_3381_p2);

assign sel_tmp23_fu_3325_p2 = (sel_tmp58_demorgan_fu_3321_p2 ^ 1'd1);

assign sel_tmp24_fu_3331_p2 = (tmp_88_reg_5171 & sel_tmp23_fu_3325_p2);

assign sel_tmp25_fu_3391_p2 = (tmp_97_reg_5255 ^ 1'd1);

assign sel_tmp26_fu_3396_p2 = (sel_tmp24_reg_5261 & sel_tmp25_fu_3391_p2);

assign sel_tmp27_fu_3401_p2 = (sel_tmp24_reg_5261 & tmp_97_reg_5255);

assign sel_tmp28_fu_3341_p2 = (sel_tmp73_demorgan_fu_3336_p2 ^ 1'd1);

assign sel_tmp29_fu_3347_p2 = (icmp1_fu_3316_p2 & sel_tmp28_fu_3341_p2);

assign sel_tmp2_fu_1428_p2 = (reg_1098 + sel_tmp2_v_fu_1422_p3);

assign sel_tmp2_v_fu_1422_p3 = ((sel_tmp1_fu_1417_p2[0:0] === 1'b1) ? p_Val2_9_reg_4636 : p_Val2_11_reg_4642);

assign sel_tmp30_fu_3922_p2 = (tmp_193_reg_5465 ^ 1'd1);

assign sel_tmp31_fu_3927_p2 = (rev2_reg_5477 & sel_tmp30_fu_3922_p2);

assign sel_tmp32_fu_3938_p2 = (sel_tmp88_v_fu_3932_p3 + p_Val2_25_reg_935);

assign sel_tmp33_fu_3944_p2 = (tmp_193_reg_5465 & tmp_194_reg_5472);

assign sel_tmp34_demorgan_fu_2120_p2 = (sel_tmp19_demorgan_fu_2105_p2 | tmp_45_reg_4768);

assign sel_tmp34_fu_3948_p3 = ((sel_tmp33_fu_3944_p2[0:0] === 1'b1) ? p_Val2_30_fu_3917_p2 : sel_tmp32_fu_3938_p2);

assign sel_tmp35_fu_3956_p2 = (tmp_193_reg_5465 & rev2_reg_5477);

assign sel_tmp36_fu_2628_p2 = (tmp_213_reg_5021 ^ 1'd1);

assign sel_tmp37_fu_2633_p2 = (rev3_reg_5033 & sel_tmp36_fu_2628_p2);

assign sel_tmp38_fu_2644_p2 = (sel_tmp40_v_fu_2638_p3 + reg_1098);

assign sel_tmp39_fu_2650_p2 = (tmp_213_reg_5021 & tmp_214_reg_5028);

assign sel_tmp3_fu_2115_p2 = (tmp_45_reg_4768 & sel_tmp9_fu_2109_p2);

assign sel_tmp40_fu_2654_p3 = ((sel_tmp39_fu_2650_p2[0:0] === 1'b1) ? p_Val2_36_fu_2623_p2 : sel_tmp38_fu_2644_p2);

assign sel_tmp40_v_fu_2638_p3 = ((sel_tmp37_fu_2633_p2[0:0] === 1'b1) ? p_Val2_31_reg_5039 : p_Val2_35_reg_5045);

assign sel_tmp41_fu_2662_p2 = (tmp_213_reg_5021 & rev3_reg_5033);

assign sel_tmp42_fu_4443_p2 = (tmp_66_reg_5597 ^ 1'd1);

assign sel_tmp43_fu_4448_p2 = (brmerge_fu_4423_p2 & sel_tmp42_fu_4443_p2);

assign sel_tmp44_fu_4454_p3 = ((sel_tmp43_fu_4448_p2[0:0] === 1'b1) ? d_assign_3_mux_fu_4428_p3 : dp_11_reg_5619);

assign sel_tmp45_fu_4214_p0 = fc_dot_V_q0;

assign sel_tmp45_fu_4214_p2 = ((sel_tmp45_fu_4214_p0 != 32'd0) ? 1'b1 : 1'b0);

assign sel_tmp46_fu_4220_p2 = (tmp_66_fu_4208_p2 & sel_tmp45_fu_4214_p2);

assign sel_tmp47_fu_4461_p3 = ((sel_tmp46_reg_5607[0:0] === 1'b1) ? dp_9_fu_4394_p1 : sel_tmp44_fu_4454_p3);

assign sel_tmp48_fu_4475_p3 = ((sel_tmp43_fu_4448_p2[0:0] === 1'b1) ? max_index_mux_fu_4436_p3 : max_index_1_cast_reg_5505);

assign sel_tmp4_fu_1434_p2 = (tmp_153_reg_4617 & tmp_154_reg_4624);

assign sel_tmp58_demorgan_fu_3321_p2 = (tmp_77_reg_5165 | tmp_91_reg_5183);

assign sel_tmp5_fu_1438_p3 = ((sel_tmp4_fu_1434_p2[0:0] === 1'b1) ? p_Val2_12_fu_1407_p2 : sel_tmp2_fu_1428_p2);

assign sel_tmp6_fu_1446_p2 = (tmp_153_reg_4617 & rev_reg_4630);

assign sel_tmp73_demorgan_fu_3336_p2 = (sel_tmp58_demorgan_fu_3321_p2 | tmp_88_reg_5171);

assign sel_tmp79_v_fu_3737_p3 = ((sel_tmp16_fu_3732_p2[0:0] === 1'b1) ? p_Val2_16_reg_5396 : p_Val2_22_reg_5402);

assign sel_tmp7_fu_2165_p2 = (tmp_44_reg_4762 ^ 1'd1);

assign sel_tmp88_v_fu_3932_p3 = ((sel_tmp31_fu_3927_p2[0:0] === 1'b1) ? p_Val2_27_reg_5483 : p_Val2_29_reg_5489);

assign sel_tmp8_fu_2170_p2 = (tmp_50_reg_4780 & sel_tmp7_fu_2165_p2);

assign sel_tmp9_fu_2109_p2 = (sel_tmp19_demorgan_fu_2105_p2 ^ 1'd1);

assign sel_tmp_fu_1412_p2 = (tmp_153_reg_4617 ^ 1'd1);

assign sh_1_fu_3701_p1 = tmp_172_fu_3697_p1;

assign sh_2_fu_3896_p1 = tmp_192_fu_3892_p1;

assign sh_3_fu_2602_p1 = tmp_212_fu_2592_p1;

assign sh_amt_1_cast_fu_3353_p1 = $signed(sh_amt_1_reg_5177);

assign sh_amt_1_fu_3070_p3 = ((tmp_88_fu_3052_p2[0:0] === 1'b1) ? tmp_89_fu_3058_p2 : tmp_90_fu_3064_p2);

assign sh_amt_cast_fu_2137_p1 = $signed(sh_amt_reg_4774);

assign sh_amt_fu_1854_p3 = ((tmp_45_fu_1836_p2[0:0] === 1'b1) ? tmp_48_fu_1842_p2 : tmp_49_fu_1848_p2);

assign sh_assign_1_cast_fu_4149_p1 = sh_assign_1_reg_5569;

assign sh_assign_1_fu_4143_p3 = ((isNeg_reg_5558[0:0] === 1'b1) ? tmp_68_cast_fu_4138_p2 : tmp_226_reg_5552);

assign sh_fu_1387_p1 = tmp_152_reg_4612;

assign storemerge1_fu_1450_p3 = ((sel_tmp6_fu_1446_p2[0:0] === 1'b1) ? p_Val2_10_fu_1402_p2 : sel_tmp5_fu_1438_p3);

assign storemerge3_fu_3765_p3 = ((sel_tmp20_fu_3761_p2[0:0] === 1'b1) ? p_Val2_17_fu_3717_p2 : sel_tmp19_fu_3753_p3);

assign storemerge4_fu_3960_p3 = ((sel_tmp35_fu_3956_p2[0:0] === 1'b1) ? p_Val2_28_fu_3912_p2 : sel_tmp34_fu_3948_p3);

assign storemerge5_fu_2666_p3 = ((sel_tmp41_fu_2662_p2[0:0] === 1'b1) ? p_Val2_34_fu_2618_p2 : sel_tmp40_fu_2654_p3);

assign storemerge6_fu_4164_p3 = ((isNeg_reg_5558[0:0] === 1'b1) ? tmp_70_fu_4158_p2 : tmp_69_fu_4152_p2);

assign storemerge7_fu_3369_p3 = ((isneg_1_reg_5154[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign storemerge_fu_2153_p3 = ((isneg_reg_4751[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign tmp109_fu_3563_p2 = (p_shl_fu_3516_p3 + j1_cast_fu_3500_p1);

assign tmp110_fu_3589_p2 = (k1_cast_fu_3573_p1 + phi_mul_reg_844);

assign tmp112_cast_fu_3569_p1 = tmp109_fu_3563_p2;

assign tmp_100_fu_3356_p1 = $unsigned(sh_amt_1_cast_fu_3353_p1);

assign tmp_101_fu_3360_p2 = $signed(man_V_5_reg_5244) >>> tmp_100_fu_3356_p1;

assign tmp_102_fu_2803_p1 = tmp_95_fu_2786_p2[14:0];

assign tmp_103_fu_3376_p2 = tmp_180_reg_5249 << sh_amt_1_cast_fu_3353_p1;

assign tmp_105_fu_2036_p2 = (tmp_98_fu_2030_p2 & tmp_104_reg_4831);

assign tmp_106_fu_2041_p2 = (tmp_105_fu_2036_p2 ^ 1'd1);

assign tmp_107_fu_2815_p2 = (p_shl36_cast_fu_2795_p3 - p_shl37_cast_fu_2807_p3);

assign tmp_108_fu_2825_p2 = (tmp_22_fu_2821_p1 + tmp_61_reg_5080);

assign tmp_109_fu_2830_p1 = tmp_108_fu_2825_p2[10:0];

assign tmp_10_fu_1656_p3 = {{row3_reg_630}, {1'd0}};

assign tmp_110_fu_2842_p1 = tmp_108_fu_2825_p2[13:0];

assign tmp_111_fu_2854_p2 = (p_shl34_cast_fu_2834_p3 - p_shl35_cast_fu_2846_p3);

assign tmp_112_fu_2388_p2 = (tmp_76_reg_4918 + tmp_25_cast_fu_2384_p1);

assign tmp_113_fu_3180_p4 = {{p_0_i2_to_int_fu_3177_p1[62:52]}};

assign tmp_114_fu_1785_p2 = (tmp_41_cast_fu_1781_p1 + tmp_52_reg_4700);

assign tmp_115_fu_3210_p4 = {{op1_assign_1_to_int_fu_3206_p1[62:52]}};

assign tmp_116_fu_1794_p1 = ireg_V_fu_1790_p1[62:0];

assign tmp_117_fu_3224_p2 = (notrhs2_reg_5229 | notlhs2_reg_5224);

assign tmp_117_i_cast_fu_4103_p1 = tmp_223_fu_4099_p1;

assign tmp_118_fu_3240_p2 = (notrhs3_fu_3234_p2 | notlhs3_fu_3228_p2);

assign tmp_118_i_fu_4107_p2 = (7'd0 - tmp_117_i_cast_fu_4103_p1);

assign tmp_119_fu_3246_p2 = (tmp_117_fu_3224_p2 & tmp_118_fu_3240_p2);

assign tmp_11_cast_fu_1664_p1 = tmp_10_fu_1656_p3;

assign tmp_11_fu_1540_p2 = (p_shl8_fu_1520_p4 - p_shl9_fu_1530_p4);

assign tmp_121_fu_3252_p2 = (tmp_119_fu_3246_p2 & tmp_120_reg_5234);

assign tmp_122_fu_3257_p2 = (tmp_121_fu_3252_p2 ^ 1'd1);

assign tmp_123_fu_4306_p4 = {{p_0_i_to_int_fu_4303_p1[62:52]}};

assign tmp_124_fu_1746_p2 = (tmp_s_reg_4671 + tmp_47_fu_1742_p1);

assign tmp_125_fu_4324_p4 = {{d_assign_1_to_int_fu_4320_p1[62:52]}};

assign tmp_126_fu_1820_p1 = ireg_V_fu_1790_p1[51:0];

assign tmp_127_fu_4398_p2 = (notrhs4_reg_5635 | notlhs4_reg_5630);

assign tmp_128_fu_4402_p2 = (notrhs5_reg_5645 | notlhs5_reg_5640);

assign tmp_129_fu_4406_p2 = (tmp_127_fu_4398_p2 & tmp_128_fu_4402_p2);

assign tmp_131_fu_4412_p2 = (tmp_129_fu_4406_p2 & tmp_130_reg_5650);

assign tmp_132_fu_4417_p2 = (tmp_131_fu_4412_p2 ^ 1'd1);

assign tmp_133_fu_2091_p1 = man_V_2_fu_2084_p3[31:0];

assign tmp_134_fu_4230_p2 = (tmp_218_fu_4226_p1 | max_index_1_reg_992);

assign tmp_135_fu_4236_p1 = fc_dot_V_q0;

assign tmp_135_fu_4236_p4 = {{tmp_135_fu_4236_p1[31:4]}};

assign tmp_136_fu_4246_p3 = {{tmp_135_fu_4236_p4}, {tmp_134_fu_4230_p2}};

assign tmp_137_fu_4254_p2 = ((tmp_136_fu_4246_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_138_fu_4482_p2 = (tmp_137_reg_5613 | sel_tmp46_reg_5607);

assign tmp_13_fu_1214_p2 = (tmp_3_reg_4530 + tmp_4_fu_1210_p1);

assign tmp_140_fu_2149_p1 = tmp_68_fu_2144_p2[31:0];

assign tmp_141_fu_1751_p1 = tmp_124_fu_1746_p2[11:0];

assign tmp_142_fu_1763_p1 = tmp_124_fu_1746_p2[14:0];

assign tmp_143_fu_1775_p2 = (p_shl16_cast_fu_1755_p3 - p_shl17_cast_fu_1767_p3);

assign tmp_144_fu_1321_p2 = (tmp_26_fu_1317_p1 + tmp_2_reg_4525);

assign tmp_145_fu_1326_p1 = tmp_144_fu_1321_p2[13:0];

assign tmp_146_fu_1330_p1 = tmp_144_fu_1321_p2[11:0];

assign tmp_147_fu_1342_p2 = (p_shl7_cast_fu_1334_p3 + tmp_145_fu_1326_p1);

assign tmp_148_fu_1348_p2 = (tmp_17_cast_reg_4574 + tmp_147_fu_1342_p2);

assign tmp_149_fu_1359_p3 = {{tmp_18_reg_4579}, {tmp_27_fu_1353_p2}};

assign tmp_14_fu_1219_p1 = tmp_13_fu_1214_p2[11:0];

assign tmp_150_cast_fu_1270_p1 = tmp_56_fu_1265_p2;

assign tmp_152_fu_1378_p1 = conv_weight_q0[5:0];

assign tmp_155_fu_3643_p2 = (tmp_15_cast_fu_3639_p1 + 8'd120);

assign tmp_156_fu_3528_p2 = (tmp_29_fu_3524_p1 + tmp_93_reg_5291);

assign tmp_157_cast_fu_1673_p1 = tmp_81_fu_1668_p2;

assign tmp_157_fu_3533_p1 = tmp_156_fu_3528_p2[10:0];

assign tmp_158_fu_3545_p1 = tmp_156_fu_3528_p2[13:0];

assign tmp_159_fu_3557_p2 = (p_shl42_cast_fu_3537_p3 - p_shl43_cast_fu_3549_p3);

assign tmp_15_cast1_fu_3635_p1 = col4_reg_878;

assign tmp_15_cast_fu_3639_p1 = col4_reg_878;

assign tmp_160_fu_2884_p2 = (tmp_33_cast_fu_2880_p1 + tmp_107_reg_5098);

assign tmp_161_fu_2674_p1 = conv_dot_V_q0[30:0];

assign tmp_163_fu_1908_p2 = (tmp_143_reg_4741 + tmp_63_cast_fu_1904_p1);

assign tmp_164_fu_1974_p1 = p_0_i1_to_int_fu_1961_p1[51:0];

assign tmp_165_fu_2004_p1 = op1_assign_to_int_fu_1990_p1[51:0];

assign tmp_166_fu_3838_p2 = (tmp_23_cast_fu_3834_p1 + 9'd240);

assign tmp_167_cast_fu_2393_p1 = tmp_112_fu_2388_p2;

assign tmp_167_fu_3773_p1 = fc_bias_V_q0[30:0];

assign tmp_168_cast_fu_2236_p1 = tmp_114_reg_4746;

assign tmp_168_fu_3777_p1 = p_Val2_18_reg_889[30:0];

assign tmp_169_fu_3793_p3 = p_Val2_s_43_fu_3781_p2[32'd31];

assign tmp_16_fu_1231_p1 = tmp_13_fu_1214_p2[14:0];

assign tmp_170_fu_3681_p2 = (19'd160000 + phi_mul44_cast_fu_3654_p1);

assign tmp_171_fu_3687_p2 = (tmp_170_fu_3681_p2 + tmp_15_cast1_reg_5340);

assign tmp_172_fu_3697_p1 = fc_weight_q0[5:0];

assign tmp_175_fu_3604_p2 = (tmp_159_reg_5304 + tmp_56_cast_fu_3600_p1);

assign tmp_176_cast_fu_1370_p1 = tmp_148_reg_4592;

assign tmp_176_fu_3001_p2 = (tmp_71_cast_fu_2997_p1 + tmp_111_reg_5103);

assign tmp_177_fu_3010_p1 = ireg_V_1_fu_3006_p1[62:0];

assign tmp_178_fu_2962_p2 = (tmp_60_reg_5074 + tmp_79_fu_2958_p1);

assign tmp_179_fu_3036_p1 = ireg_V_1_fu_3006_p1[51:0];

assign tmp_17_cast_fu_1291_p1 = fil_col_reg_586;

assign tmp_17_fu_1243_p2 = (p_shl5_cast_fu_1223_p3 - p_shl6_cast_fu_1235_p3);

assign tmp_180_cast_fu_1374_p1 = $signed(tmp_151_reg_4597);

assign tmp_180_fu_3307_p1 = man_V_5_fu_3300_p3[31:0];

assign tmp_181_cast_fu_3649_p1 = tmp_155_fu_3643_p2;

assign tmp_182_fu_3365_p1 = tmp_101_fu_3360_p2[31:0];

assign tmp_183_fu_2967_p1 = tmp_178_fu_2962_p2[11:0];

assign tmp_184_fu_2979_p1 = tmp_178_fu_2962_p2[14:0];

assign tmp_185_fu_2991_p2 = (p_shl38_cast_fu_2971_p3 - p_shl39_cast_fu_2983_p3);

assign tmp_186_cast_fu_2889_p1 = tmp_160_fu_2884_p2;

assign tmp_186_fu_4033_p2 = ($signed(tmp_30_cast_fu_4029_p1) + $signed(9'd360));

assign tmp_187_cast_fu_1913_p1 = tmp_163_fu_1908_p2;

assign tmp_187_fu_3968_p1 = fc_bias_V_q0[30:0];

assign tmp_188_cast_fu_3844_p1 = tmp_166_fu_3838_p2;

assign tmp_188_fu_3972_p1 = p_Val2_25_reg_935[30:0];

assign tmp_189_fu_3988_p3 = p_Val2_1_fu_3976_p2[32'd31];

assign tmp_18_fu_1295_p2 = (col_reg_562 + fil_col_cast_fu_1275_p1);

assign tmp_190_fu_3876_p2 = ($signed(19'd320000) + $signed(phi_mul46_cast_fu_3849_p1));

assign tmp_191_cast_fu_3692_p1 = tmp_171_fu_3687_p2;

assign tmp_191_fu_3882_p2 = (tmp_190_fu_3876_p2 + tmp_23_cast1_reg_5426);

assign tmp_192_cast_fu_3609_p1 = tmp_175_fu_3604_p2;

assign tmp_192_fu_3892_p1 = fc_weight_q0[5:0];

assign tmp_193_cast_fu_3452_p1 = tmp_176_reg_5149;

assign tmp_195_fu_3124_p2 = (tmp_185_reg_5144 + tmp_95_cast_fu_3120_p1);

assign tmp_196_fu_3190_p1 = p_0_i2_to_int_fu_3177_p1[51:0];

assign tmp_197_fu_3220_p1 = op1_assign_1_to_int_fu_3206_p1[51:0];

assign tmp_198_cast_fu_4039_p1 = tmp_186_fu_4033_p2;

assign tmp_198_fu_2474_p2 = (tmp_24_reg_4895 + tmp_80_fu_2470_p1);

assign tmp_199_fu_2518_p2 = tmp_198_reg_4980 << 64'd2;

assign tmp_19_fu_2252_p3 = {{59'd1}, {channel6_reg_686}};

assign tmp_1_fu_1143_p3 = {{61'd2}, {channel_reg_550}};

assign tmp_200_fu_2523_p2 = (tmp_198_reg_4980 + tmp_199_fu_2518_p2);

assign tmp_201_cast_fu_3887_p1 = tmp_191_fu_3882_p2;

assign tmp_201_fu_2528_p2 = (tmp_200_fu_2523_p2 + tmp_58_reg_4962);

assign tmp_202_cast_fu_3129_p1 = tmp_195_fu_3124_p2;

assign tmp_202_fu_2533_p1 = tmp_201_fu_2528_p2[13:0];

assign tmp_203_fu_2537_p1 = tmp_201_fu_2528_p2[11:0];

assign tmp_204_fu_2573_p2 = (tmp_202_reg_4996 + p_shl28_cast_fu_2566_p3);

assign tmp_205_fu_2578_p2 = (tmp_204_fu_2573_p2 + tmp_38_cast_reg_4944);

assign tmp_206_fu_2499_p2 = (p_shl18_fu_2479_p4 - p_shl19_fu_2489_p4);

assign tmp_207_fu_2505_p2 = (tmp_206_fu_2499_p2 + tmp_40_reg_4949);

assign tmp_208_fu_2510_p1 = tmp_207_fu_2505_p2[10:0];

assign tmp_209_cast_fu_2583_p1 = tmp_205_fu_2578_p2;

assign tmp_209_fu_2514_p1 = tmp_207_fu_2505_p2[13:0];

assign tmp_20_fu_2774_p3 = {{j_reg_766}, {1'd0}};

assign tmp_210_fu_2555_p2 = (p_shl24_cast_fu_2541_p3 - p_shl25_cast_fu_2548_p3);

assign tmp_211_fu_2561_p2 = (tmp_210_fu_2555_p2 + tmp_60_cast_reg_4967);

assign tmp_212_fu_2592_p1 = conv_weight_q0[5:0];

assign tmp_215_cast_fu_2588_p1 = tmp_211_reg_5006;

assign tmp_215_fu_4316_p1 = p_0_i_to_int_fu_4303_p1[51:0];

assign tmp_216_fu_4334_p1 = d_assign_1_to_int_fu_4320_p1[51:0];

assign tmp_217_fu_4066_p2 = ($signed(17'd86784) + $signed(phi_mul48_cast_cast_fu_4044_p1));

assign tmp_218_fu_4226_p0 = fc_dot_V_q0;

assign tmp_218_fu_4226_p1 = tmp_218_fu_4226_p0[3:0];

assign tmp_219_fu_4072_p4 = {{tmp_217_fu_4066_p2[16:4]}};

assign tmp_21_fu_2782_p1 = tmp_20_fu_2774_p3;

assign tmp_220_fu_4082_p3 = {{tmp_219_fu_4072_p4}, {max_index_1_reg_992}};

assign tmp_221_fu_4094_p1 = $unsigned(tmp_222_fu_4090_p1);

assign tmp_222_fu_4090_p1 = $signed(tmp_220_fu_4082_p3);

assign tmp_223_fu_4099_p1 = fc_weight_q0[5:0];

assign tmp_224_fu_4171_p3 = weight_3_reg_5547[32'd7];

assign tmp_226_fu_4121_p1 = i_op_assign_fu_4113_p3[5:0];

assign tmp_22_fu_2821_p1 = j_reg_766;

assign tmp_23_cast1_fu_3830_p1 = col5_reg_924;

assign tmp_23_cast_fu_3834_p1 = col5_reg_924;

assign tmp_24_fu_2285_p2 = (p_shl6_fu_2265_p4 - p_shl7_fu_2275_p4);

assign tmp_25_cast_fu_2384_p1 = row8_reg_710;

assign tmp_25_fu_2311_p2 = (p_shl10_fu_2291_p4 - p_shl11_fu_2301_p4);

assign tmp_26_fu_1317_p1 = fil_row_reg_597;

assign tmp_27_fu_1353_p2 = (row_reg_574 + fil_row_cast_fu_1301_p1);

assign tmp_28_fu_2317_p1 = conv_bias_V_q0[30:0];

assign tmp_29_fu_3524_p1 = j1_reg_856;

assign tmp_2_fu_1172_p2 = (p_shl3_fu_1152_p4 - p_shl4_fu_1162_p4);

assign tmp_30_cast_fu_4029_p1 = max_index_1_reg_992;

assign tmp_31_fu_1570_p2 = (tmp_8_fu_1566_p1 + tmp_s_reg_4671);

assign tmp_32_fu_2872_p3 = {{k_reg_777}, {1'd0}};

assign tmp_33_cast_fu_2880_p1 = tmp_32_fu_2872_p3;

assign tmp_33_fu_1575_p1 = tmp_31_fu_1570_p2[11:0];

assign tmp_35_fu_3670_p1 = row2_reg_902;

assign tmp_36_fu_1587_p1 = tmp_31_fu_1570_p2[14:0];

assign tmp_37_fu_1599_p2 = (p_shl14_cast_fu_1579_p3 - p_shl15_cast_fu_1591_p3);

assign tmp_38_cast_fu_2414_p1 = fil_col9_reg_722;

assign tmp_38_fu_1609_p2 = (tmp_9_fu_1605_p1 + tmp_11_reg_4677);

assign tmp_39_fu_2418_p2 = (fil_col9_cast_fu_2398_p1 + col7_reg_698);

assign tmp_3_fu_1188_p2 = (p_shl3_fu_1152_p4 - p_shl2_fu_1178_p4);

assign tmp_40_fu_2424_p1 = tmp_39_fu_2418_p2;

assign tmp_41_cast_fu_1781_p1 = row3_reg_630;

assign tmp_41_fu_1614_p1 = tmp_38_fu_1609_p2[10:0];

assign tmp_42_fu_1816_p1 = exp_tmp_V_fu_1806_p4;

assign tmp_43_fu_2067_p3 = {{1'd1}, {tmp_126_reg_4757}};

assign tmp_44_fu_1824_p2 = ((tmp_116_fu_1794_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_45_fu_1836_p2 = (($signed(F2_fu_1830_p2) > $signed(12'd22)) ? 1'b1 : 1'b0);

assign tmp_46_fu_1737_p2 = (fil_col4_cast_fu_1721_p1 + tmp_7_reg_4690);

assign tmp_47_fu_1742_p1 = tmp_46_fu_1737_p2;

assign tmp_48_fu_1842_p2 = ($signed(12'd4074) + $signed(F2_fu_1830_p2));

assign tmp_49_fu_1848_p2 = (12'd22 - F2_fu_1830_p2);

assign tmp_4_fu_1210_p1 = col_reg_562;

assign tmp_50_fu_1862_p2 = ((F2_fu_1830_p2 == 12'd22) ? 1'b1 : 1'b0);

assign tmp_51_fu_1626_p1 = tmp_38_fu_1609_p2[13:0];

assign tmp_52_fu_1638_p2 = (p_shl12_cast_fu_1618_p3 - p_shl13_cast_fu_1630_p3);

assign tmp_53_fu_2095_p2 = ((sh_amt_reg_4774 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_54_fu_3595_p2 = (tmp112_cast_reg_5309 + tmp110_fu_3589_p2);

assign tmp_55_fu_3614_p1 = tmp_54_reg_5322;

assign tmp_56_cast_fu_3600_p1 = k1_reg_867;

assign tmp_56_fu_1265_p2 = (tmp_17_reg_4548 + tmp_cast_fu_1261_p1);

assign tmp_58_fu_2444_p1 = fil_row2_reg_733;

assign tmp_59_fu_2448_p2 = (fil_row2_cast_fu_2428_p1 + row8_reg_710);

assign tmp_5_fu_1194_p1 = conv_bias_V_q0[30:0];

assign tmp_60_cast_fu_2454_p1 = tmp_59_fu_2448_p2;

assign tmp_60_fu_2730_p2 = (p_shl12_fu_2710_p4 - p_shl13_fu_2720_p4);

assign tmp_61_fu_2756_p2 = (p_shl14_fu_2736_p4 - p_shl15_fu_2746_p4);

assign tmp_62_fu_1899_p2 = (fil_row5_cast_fu_1883_p1 + tmp_10_reg_4713);

assign tmp_63_cast_fu_1904_p1 = tmp_62_fu_1899_p2;

assign tmp_63_fu_2337_p2 = (tmp_25_reg_4900 + tmp_6_fu_2333_p1);

assign tmp_65_fu_2140_p1 = $unsigned(sh_amt_cast_fu_2137_p1);

assign tmp_66_fu_4208_p2 = ((max_index_1_reg_992 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_68_cast_fu_4138_p2 = (6'd0 - tmp_226_reg_5552);

assign tmp_68_fu_2144_p2 = $signed(man_V_2_reg_4841) >>> tmp_65_fu_2140_p1;

assign tmp_69_fu_4152_p0 = fc_dot_V_q0;

assign tmp_69_fu_4152_p2 = tmp_69_fu_4152_p0 << sh_assign_1_cast_fu_4149_p1;

assign tmp_6_fu_2333_p1 = col7_reg_698;

assign tmp_70_fu_4158_p0 = fc_dot_V_q0;

assign tmp_70_fu_4158_p2 = $signed(tmp_70_fu_4158_p0) >>> sh_assign_1_cast_fu_4149_p1;

assign tmp_71_cast_fu_2997_p1 = k_reg_777;

assign tmp_71_fu_2342_p1 = tmp_63_fu_2337_p2[11:0];

assign tmp_72_fu_3032_p1 = exp_tmp_V_1_fu_3022_p4;

assign tmp_73_fu_2354_p1 = tmp_63_fu_2337_p2[14:0];

assign tmp_74_fu_2160_p2 = tmp_133_reg_4846 << sh_amt_cast_fu_2137_p1;

assign tmp_75_fu_3283_p3 = {{1'd1}, {tmp_179_reg_5160}};

assign tmp_76_fu_2366_p2 = (p_shl22_cast_fu_2346_p3 - p_shl23_cast_fu_2358_p3);

assign tmp_77_fu_3040_p2 = ((tmp_177_fu_3010_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_78_fu_2953_p2 = (l_cast_fu_2937_p1 + tmp_20_reg_5093);

assign tmp_79_fu_2958_p1 = tmp_78_fu_2953_p2;

assign tmp_7_fu_1558_p3 = {{col2_reg_619}, {1'd0}};

assign tmp_80_fu_2470_p1 = sample1_reg_744;

assign tmp_81_fu_1668_p2 = (tmp_11_cast_fu_1664_p1 + tmp_37_reg_4695);

assign tmp_82_fu_1964_p4 = {{p_0_i1_to_int_fu_1961_p1[62:52]}};

assign tmp_83_fu_1458_p1 = conv_dot_V_q0[30:0];

assign tmp_84_fu_1994_p4 = {{op1_assign_to_int_fu_1990_p1[62:52]}};

assign tmp_86_fu_4203_p2 = ((p_Val2_4_reg_5585 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_87_fu_2008_p2 = (notrhs_reg_4826 | notlhs_reg_4821);

assign tmp_88_fu_3052_p2 = (($signed(F2_1_fu_3046_p2) > $signed(12'd22)) ? 1'b1 : 1'b0);

assign tmp_89_fu_3058_p2 = ($signed(12'd4074) + $signed(F2_1_fu_3046_p2));

assign tmp_8_fu_1566_p1 = tmp_7_fu_1558_p3;

assign tmp_90_fu_3064_p2 = (12'd22 - F2_1_fu_3046_p2);

assign tmp_91_fu_3078_p2 = ((F2_1_fu_3046_p2 == 12'd22) ? 1'b1 : 1'b0);

assign tmp_92_fu_2024_p2 = (notrhs1_fu_2018_p2 | notlhs1_fu_2012_p2);

assign tmp_93_fu_3494_p2 = (p_shl16_fu_3474_p4 - p_shl17_fu_3484_p4);

assign tmp_94_fu_3115_p2 = (m_cast_fu_3099_p1 + tmp_32_reg_5116);

assign tmp_95_cast_fu_3120_p1 = tmp_94_fu_3115_p2;

assign tmp_95_fu_2786_p2 = (tmp_21_fu_2782_p1 + tmp_60_reg_5074);

assign tmp_97_fu_3311_p2 = ((sh_amt_1_reg_5177 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_98_fu_2030_p2 = (tmp_87_fu_2008_p2 & tmp_92_fu_2024_p2);

assign tmp_99_fu_2791_p1 = tmp_95_fu_2786_p2[11:0];

assign tmp_9_fu_1605_p1 = col2_reg_619;

assign tmp_cast_fu_1261_p1 = row_reg_574;

assign tmp_fu_1127_p1 = index[24:0];

assign tmp_s_fu_1514_p2 = (p_shl1_fu_1494_p4 - p_shl5_fu_1504_p4);

assign v_assign_1_ph_fu_2930_p3 = ((tmp_34_reg_5126[0:0] === 1'b1) ? 64'd0 : dp_2_fu_2926_p1);

assign v_assign_ph_fu_1714_p3 = ((tmp_12_reg_4723[0:0] === 1'b1) ? 64'd0 : dp_fu_1710_p1);

always @ (posedge ap_clk) begin
    tmp_2_reg_4525[0] <= 1'b0;
    tmp_3_reg_4530[1:0] <= 2'b00;
    tmp_17_reg_4548[1:0] <= 2'b00;
    tmp_17_cast_reg_4574[13:3] <= 11'b00000000000;
    tmp_s_reg_4671[1:0] <= 2'b00;
    tmp_11_reg_4677[0] <= 1'b0;
    tmp_7_reg_4690[0] <= 1'b0;
    tmp_37_reg_4695[2:0] <= 3'b000;
    tmp_52_reg_4700[0] <= 1'b0;
    tmp_10_reg_4713[0] <= 1'b0;
    tmp_143_reg_4741[1:0] <= 2'b00;
    tmp_24_reg_4895[0] <= 1'b0;
    tmp_25_reg_4900[1:0] <= 2'b00;
    tmp_76_reg_4918[1:0] <= 2'b00;
    tmp_38_cast_reg_4944[13:3] <= 11'b00000000000;
    tmp_40_reg_4949[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_58_reg_4962[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    tmp_60_cast_reg_4967[14:4] <= 11'b00000000000;
    tmp_60_reg_5074[1:0] <= 2'b00;
    tmp_61_reg_5080[0] <= 1'b0;
    tmp_20_reg_5093[0] <= 1'b0;
    tmp_107_reg_5098[2:0] <= 3'b000;
    tmp_111_reg_5103[0] <= 1'b0;
    tmp_32_reg_5116[0] <= 1'b0;
    tmp_185_reg_5144[1:0] <= 2'b00;
    tmp_93_reg_5291[0] <= 1'b0;
    tmp_159_reg_5304[0] <= 1'b0;
    tmp112_cast_reg_5309[8:5] <= 4'b0000;
    tmp_15_cast1_reg_5340[18:7] <= 12'b000000000000;
    fc_bias_V_addr_reg_5345[8] <= 1'b0;
    tmp_23_cast1_reg_5426[18:7] <= 12'b000000000000;
    max_index_1_cast_reg_5505[31:4] <= 28'b0000000000000000000000000000;
end

endmodule //lenet5_ap2
