<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pin2pin.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pin2pin.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="pin2pin.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="pin2pin.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pin2pin.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="pin2pin.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pin2pin.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pin2pin.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pin2pin.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="pin2pin.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pin2pin.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="pin2pin.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="pin2pin.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="pin2pin.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pin2pin.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="pin2pin.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pin2pin.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pin2pin.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="pin2pin.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="pin2pin.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="pin2pin.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pin2pin.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="pin2pin.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pin2pin.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="pin2pin_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pin2pin_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pin2pin_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pin2pin_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="pin2pin_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pin2pin_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pin2pin_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="pin2pin_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="pin2pin_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pin2pin_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pin2pin_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="pin2pin_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="pin2pin_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pin2pin_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1564130757" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1564130757">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1564130757" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6807874729101115717" xil_pn:start_ts="1564130757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1564130757" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4576304528473914263" xil_pn:start_ts="1564130757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1564130757" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1564130757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1564130757" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3040164359991118761" xil_pn:start_ts="1564130757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1564130757" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4574663104385507401" xil_pn:start_ts="1564130757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1564130757" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3088867467925052191" xil_pn:start_ts="1564130757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1564130768" xil_pn:in_ck="162136856719780" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="4525959737600611549" xil_pn:start_ts="1564130757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pin2pin.lso"/>
      <outfile xil_pn:name="pin2pin.ngc"/>
      <outfile xil_pn:name="pin2pin.ngr"/>
      <outfile xil_pn:name="pin2pin.prj"/>
      <outfile xil_pn:name="pin2pin.stx"/>
      <outfile xil_pn:name="pin2pin.syr"/>
      <outfile xil_pn:name="pin2pin.xst"/>
      <outfile xil_pn:name="pin2pin_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1564130768" xil_pn:in_ck="176567036967842700" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981278831135874" xil_pn:start_ts="1564130768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1564130774" xil_pn:in_ck="-7937577688022150638" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9209703264122202304" xil_pn:start_ts="1564130768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="pin2pin.bld"/>
      <outfile xil_pn:name="pin2pin.ngd"/>
      <outfile xil_pn:name="pin2pin_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1564130788" xil_pn:in_ck="-7887035581508423821" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="5052910704542941775" xil_pn:start_ts="1564130774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="pin2pin.pcf"/>
      <outfile xil_pn:name="pin2pin_map.map"/>
      <outfile xil_pn:name="pin2pin_map.mrp"/>
      <outfile xil_pn:name="pin2pin_map.ncd"/>
      <outfile xil_pn:name="pin2pin_map.ngm"/>
      <outfile xil_pn:name="pin2pin_map.xrpt"/>
      <outfile xil_pn:name="pin2pin_summary.xml"/>
      <outfile xil_pn:name="pin2pin_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1564130803" xil_pn:in_ck="-6839496075722704148" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-3950888624711703773" xil_pn:start_ts="1564130788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="pin2pin.ncd"/>
      <outfile xil_pn:name="pin2pin.pad"/>
      <outfile xil_pn:name="pin2pin.par"/>
      <outfile xil_pn:name="pin2pin.ptwx"/>
      <outfile xil_pn:name="pin2pin.unroutes"/>
      <outfile xil_pn:name="pin2pin.xpi"/>
      <outfile xil_pn:name="pin2pin_pad.csv"/>
      <outfile xil_pn:name="pin2pin_pad.txt"/>
      <outfile xil_pn:name="pin2pin_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1564130815" xil_pn:in_ck="176567036967835075" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="-4008143788065839743" xil_pn:start_ts="1564130803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="pin2pin.bgn"/>
      <outfile xil_pn:name="pin2pin.bit"/>
      <outfile xil_pn:name="pin2pin.drc"/>
      <outfile xil_pn:name="pin2pin.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1564130803" xil_pn:in_ck="3888150432389187951" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1564130797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="pin2pin.twr"/>
      <outfile xil_pn:name="pin2pin.twx"/>
    </transform>
  </transforms>

</generated_project>
