{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 02 04:19:52 2018 " "Info: Processing started: Fri Nov 02 04:19:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ripple_carry -c ripple_carry --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_carry -c ripple_carry --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "y\[2\] s\[3\] 14.575 ns Longest " "Info: Longest tpd from source pin \"y\[2\]\" to destination pin \"s\[3\]\" is 14.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns y\[2\] 1 PIN PIN_M19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M19; Fanout = 3; PIN Node = 'y\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[2] } "NODE_NAME" } } { "ripple_carry.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/VHDL Hw1/Ripple Carry Adder/ripple_carry.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.723 ns) + CELL(0.278 ns) 7.835 ns fulladd:stage2\|cout~1 2 COMB LCCOMB_X2_Y7_N28 1 " "Info: 2: + IC(6.723 ns) + CELL(0.278 ns) = 7.835 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 1; COMB Node = 'fulladd:stage2\|cout~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { y[2] fulladd:stage2|cout~1 } "NODE_NAME" } } { "fulladd.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/VHDL Hw1/Ripple Carry Adder/fulladd.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 8.661 ns fulladd:stage2\|cout~2 3 COMB LCCOMB_X2_Y7_N6 2 " "Info: 3: + IC(0.305 ns) + CELL(0.521 ns) = 8.661 ns; Loc. = LCCOMB_X2_Y7_N6; Fanout = 2; COMB Node = 'fulladd:stage2\|cout~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { fulladd:stage2|cout~1 fulladd:stage2|cout~2 } "NODE_NAME" } } { "fulladd.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/VHDL Hw1/Ripple Carry Adder/fulladd.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.544 ns) 9.521 ns fulladd:stage3\|s 4 COMB LCCOMB_X2_Y7_N8 1 " "Info: 4: + IC(0.316 ns) + CELL(0.544 ns) = 9.521 ns; Loc. = LCCOMB_X2_Y7_N8; Fanout = 1; COMB Node = 'fulladd:stage3\|s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { fulladd:stage2|cout~2 fulladd:stage3|s } "NODE_NAME" } } { "fulladd.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/VHDL Hw1/Ripple Carry Adder/fulladd.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(3.016 ns) 14.575 ns s\[3\] 5 PIN PIN_A3 0 " "Info: 5: + IC(2.038 ns) + CELL(3.016 ns) = 14.575 ns; Loc. = PIN_A3; Fanout = 0; PIN Node = 's\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.054 ns" { fulladd:stage3|s s[3] } "NODE_NAME" } } { "ripple_carry.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/VHDL Hw1/Ripple Carry Adder/ripple_carry.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.193 ns ( 35.63 % ) " "Info: Total cell delay = 5.193 ns ( 35.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.382 ns ( 64.37 % ) " "Info: Total interconnect delay = 9.382 ns ( 64.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.575 ns" { y[2] fulladd:stage2|cout~1 fulladd:stage2|cout~2 fulladd:stage3|s s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.575 ns" { y[2] {} y[2]~combout {} fulladd:stage2|cout~1 {} fulladd:stage2|cout~2 {} fulladd:stage3|s {} s[3] {} } { 0.000ns 0.000ns 6.723ns 0.305ns 0.316ns 2.038ns } { 0.000ns 0.834ns 0.278ns 0.521ns 0.544ns 3.016ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 02 04:19:52 2018 " "Info: Processing ended: Fri Nov 02 04:19:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
