// Seed: 1040028578
module module_0 #(
    parameter id_5 = 32'd63
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6#(
        .id_7(1 - -1),
        .id_8(1)
    ),
    id_9
);
  input logic [7:0] id_7;
  input wire id_6;
  input wire _id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8 = id_1;
  assign id_8 = id_7[id_5];
endmodule
module module_1 #(
    parameter id_4 = 32'd28,
    parameter id_9 = 32'd27
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  inout wire _id_4;
  inout supply1 id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  assign id_3 = -1;
  logic [7:0][-1 : -1] id_7;
  assign id_3 = id_6;
  logic id_8 = 1;
  parameter id_9 = -1;
  supply1 id_10 = -1;
  wand id_11;
  assign id_11 = -1;
  assign id_4  = id_7[id_4];
  wire [id_9 : -1] id_12;
  parameter id_13 = id_9;
  assign id_4 = (id_5);
  id_14 :
  assert property (@(-1'h0 or posedge -1) 1)
  else;
  assign id_8 = id_12;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_13,
      id_9,
      id_8,
      id_7
  );
  wire id_15;
  struct packed {logic id_16;} id_17;
  ;
  assign id_8  = id_17;
  assign id_10 = -1;
endmodule
