{
    "type": "module_graph",
    "edge_attrs": [],
    "has_edge_features": false,
    "nodes": [
        {
            "id": 0,
            "content": "clk",
            "type": "input port"
        },
        {
            "id": 1,
            "content": "rst",
            "type": "input port"
        },
        {
            "id": 2,
            "content": "opcode",
            "type": "input port"
        },
        {
            "id": 3,
            "content": "data_a",
            "type": "input port"
        },
        {
            "id": 4,
            "content": "data_b",
            "type": "input port"
        },
        {
            "id": 5,
            "content": "result",
            "type": "output port"
        },
        {
            "id": 6,
            "content": "valid",
            "type": "output port"
        },
        {
            "id": 7,
            "content": "add_module",
            "type": "submodule"
        },
        {
            "id": 8,
            "content": "sub_module",
            "type": "submodule"
        },
        {
            "id": 9,
            "content": "mul_module",
            "type": "submodule"
        },
        {
            "id": 10,
            "content": "div_module",
            "type": "submodule"
        }
    ],
    "connectivity": [
        [
            3,
            4,
            3,
            4,
            3,
            4,
            3,
            4,
            10,
            8,
            7,
            9,
            10
        ],
        [
            7,
            7,
            8,
            8,
            9,
            9,
            10,
            10,
            5,
            5,
            5,
            5,
            6
        ]
    ]
}