#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x143904080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x143904220 .scope module, "regfile_tb" "regfile_tb" 3 3;
 .timescale -9 -12;
v0x1439159a0_0 .var "clk", 0 0;
v0x143915a30_0 .var "read_addr1", 4 0;
v0x143915ac0_0 .var "read_addr2", 4 0;
v0x143915b50_0 .net "read_data1", 31 0, L_0x143916270;  1 drivers
v0x143915be0_0 .net "read_data2", 31 0, L_0x143916770;  1 drivers
v0x143915cb0_0 .var "reg_write_enable", 0 0;
v0x143915d60_0 .var "write_addr", 4 0;
v0x143915e10_0 .var "write_data", 31 0;
S_0x1439043a0 .scope module, "u_regfile" "regfile" 3 14, 4 1 0, S_0x143904220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x138040010 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x143914960_0 .net/2u *"_ivl_0", 4 0, L_0x138040010;  1 drivers
L_0x1380400a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143914a20_0 .net *"_ivl_11", 1 0, L_0x1380400a0;  1 drivers
L_0x1380400e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x143914ac0_0 .net/2u *"_ivl_14", 4 0, L_0x1380400e8;  1 drivers
v0x143914b70_0 .net *"_ivl_16", 0 0, L_0x143916410;  1 drivers
L_0x138040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x143914c10_0 .net/2u *"_ivl_18", 31 0, L_0x138040130;  1 drivers
v0x143914d00_0 .net *"_ivl_2", 0 0, L_0x143915ee0;  1 drivers
v0x143914da0_0 .net *"_ivl_20", 31 0, L_0x143916570;  1 drivers
v0x143914e50_0 .net *"_ivl_22", 6 0, L_0x143916610;  1 drivers
L_0x138040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143914f00_0 .net *"_ivl_25", 1 0, L_0x138040178;  1 drivers
L_0x138040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x143915010_0 .net/2u *"_ivl_4", 31 0, L_0x138040058;  1 drivers
v0x1439150c0_0 .net *"_ivl_6", 31 0, L_0x143916050;  1 drivers
v0x143915170_0 .net *"_ivl_8", 6 0, L_0x143916110;  1 drivers
v0x143915220_0 .net "clk", 0 0, v0x1439159a0_0;  1 drivers
v0x1439152c0_0 .net "read_addr1", 4 0, v0x143915a30_0;  1 drivers
v0x143915370_0 .net "read_addr2", 4 0, v0x143915ac0_0;  1 drivers
v0x143915420_0 .net "read_data1", 31 0, L_0x143916270;  alias, 1 drivers
v0x1439154d0_0 .net "read_data2", 31 0, L_0x143916770;  alias, 1 drivers
v0x143915660_0 .net "reg_write_enable", 0 0, v0x143915cb0_0;  1 drivers
v0x1439156f0 .array "registers", 31 0, 31 0;
v0x143915780_0 .net "write_addr", 4 0, v0x143915d60_0;  1 drivers
v0x143915830_0 .net "write_data", 31 0, v0x143915e10_0;  1 drivers
E_0x143904670 .event posedge, v0x143915220_0;
L_0x143915ee0 .cmp/eq 5, v0x143915a30_0, L_0x138040010;
L_0x143916050 .array/port v0x1439156f0, L_0x143916110;
L_0x143916110 .concat [ 5 2 0 0], v0x143915a30_0, L_0x1380400a0;
L_0x143916270 .functor MUXZ 32, L_0x143916050, L_0x138040058, L_0x143915ee0, C4<>;
L_0x143916410 .cmp/eq 5, v0x143915ac0_0, L_0x1380400e8;
L_0x143916570 .array/port v0x1439156f0, L_0x143916610;
L_0x143916610 .concat [ 5 2 0 0], v0x143915ac0_0, L_0x138040178;
L_0x143916770 .functor MUXZ 32, L_0x143916570, L_0x138040130, L_0x143916410, C4<>;
S_0x1439046d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 17, 4 17 0, S_0x1439043a0;
 .timescale -9 -12;
v0x1439048a0_0 .var/2s "i", 31 0;
    .scope S_0x1439043a0;
T_0 ;
    %fork t_1, S_0x1439046d0;
    %jmp t_0;
    .scope S_0x1439046d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1439048a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1439048a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1439048a0_0;
    %store/vec4a v0x1439156f0, 4, 0;
    %load/vec4 v0x1439048a0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1439048a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x1439043a0;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x1439043a0;
T_1 ;
    %wait E_0x143904670;
    %load/vec4 v0x143915660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x143915780_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x143915830_0;
    %load/vec4 v0x143915780_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1439156f0, 0, 4;
T_1.2 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x143904220;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1439159a0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x1439159a0_0;
    %inv;
    %store/vec4 v0x1439159a0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x143904220;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143915cb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x143915a30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x143915ac0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x143915d60_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143915e10_0, 0, 32;
    %delay 10000, 0;
    %vpi_call/w 3 40 "$display", "-- Test 1: Write to x1; Read x1 and x0 --" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143915cb0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x143915d60_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x143915e10_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x143915a30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x143915ac0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143915cb0_0, 0, 1;
    %vpi_call/w 3 49 "$display", "x1 should be 0xDEADBEEF, x0 should be 0x00000000" {0 0 0};
    %vpi_call/w 3 50 "$display", "Read Data 2 (x1): 0x%h, Read Data 2 (x0): 0x%h", v0x143915b50_0, v0x143915be0_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call/w 3 53 "$display", "-- Test 2 :Attempt write to x0, Read x0 and x1 --" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143915cb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x143915d60_0, 0, 5;
    %pushi/vec4 3405695742, 0, 32;
    %store/vec4 v0x143915e10_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x143915a30_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x143915ac0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143915cb0_0, 0, 1;
    %vpi_call/w 3 62 "$display", "x0 should still be 0x00000000, x1 should be 0xDEADBEEF" {0 0 0};
    %vpi_call/w 3 63 "$display", "Read Data 1 (x0): 0x%h, Read Data 2 (x1): 0x%h", v0x143915b50_0, v0x143915be0_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call/w 3 67 "$display", "-- Test 3: Write to x5, Read X1 and x5 --" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143915cb0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x143915d60_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x143915e10_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x143915a30_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x143915ac0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143915cb0_0, 0, 1;
    %vpi_call/w 3 75 "$display", "x! should be 0xDEADBEEF, x5 should be 0x12345678" {0 0 0};
    %vpi_call/w 3 76 "$display", "Read Data 1 (x1): 0x%h, Read Data 2 (x5): 0x%h", v0x143915b50_0, v0x143915be0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call/w 3 79 "$display", "Register File Simulation Finished." {0 0 0};
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x143904220;
T_4 ;
    %vpi_call/w 3 84 "$dumpfile", "regfile_test.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x143904220 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench/regfile_tb.sv";
    "modules/regfile.sv";
