

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10'
================================================================
* Date:           Mon Aug 12 18:53:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.815 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2056|     2056|  10.280 us|  10.280 us|  2056|  2056|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_9_VITIS_LOOP_79_10  |     2054|     2054|         9|          2|          1|  1024|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%res_1 = alloca i32 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:77]   --->   Operation 12 'alloca' 'res_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten8"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln78 = store i6 0, i6 %i" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 17 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln79 = store i6 0, i6 %j" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 18 'store' 'store_ln79' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln77 = store i11 0, i11 %res_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:77]   --->   Operation 19 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc120"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i11 %indvar_flatten8" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 21 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.63ns)   --->   "%icmp_ln78 = icmp_eq  i11 %indvar_flatten8_load, i11 1024" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 22 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.63ns)   --->   "%add_ln78 = add i11 %indvar_flatten8_load, i11 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 23 'add' 'add_ln78' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc123, void %for.end125.exitStub" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 24 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 26 'load' 'i_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%icmp_ln79 = icmp_eq  i6 %j_load, i6 32" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 27 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.18ns)   --->   "%select_ln78 = select i1 %icmp_ln79, i6 0, i6 %j_load" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 28 'select' 'select_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln78_1 = add i6 %i_load, i6 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 29 'add' 'add_ln78_1' <Predicate = (!icmp_ln78)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln78 = store i11 %add_ln78, i11 %indvar_flatten8" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 30 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 31 [1/1] (1.18ns)   --->   "%select_ln78_1 = select i1 %icmp_ln79, i6 %add_ln78_1, i6 %i_load" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 31 'select' 'select_ln78_1' <Predicate = (!icmp_ln78)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i6 %select_ln78_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 32 'trunc' 'empty' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 33 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i6 %select_ln78" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 34 'zext' 'zext_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln80 = add i10 %zext_ln79, i10 %tmp_9" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 35 'add' 'add_ln80' <Predicate = (!icmp_ln78)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln79 = add i6 %select_ln78, i6 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 36 'add' 'add_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln78 = store i6 %select_ln78_1, i6 %i" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 37 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln79 = store i6 %add_ln79, i6 %j" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 38 'store' 'store_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i10 %add_ln80" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 39 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%cov_addr = getelementptr i32 %cov, i64 0, i64 %zext_ln80" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 40 'getelementptr' 'cov_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%cov_load = load i10 %cov_addr" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 41 'load' 'cov_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%cov_addr_12 = getelementptr i32 %cov_s, i64 0, i64 %zext_ln80" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 42 'getelementptr' 'cov_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%cov_load_13 = load i10 %cov_addr_12" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 43 'load' 'cov_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 44 [1/2] (3.25ns)   --->   "%cov_load = load i10 %cov_addr" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 44 'load' 'cov_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%cov_load_13 = load i10 %cov_addr_12" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 45 'load' 'cov_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %cov_load" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 46 'bitcast' 'bitcast_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80, i32 23, i32 30" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 47 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %bitcast_ln80" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 48 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln80_1 = bitcast i32 %cov_load_13" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 49 'bitcast' 'bitcast_ln80_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_1, i32 23, i32 30" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 50 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i32 %bitcast_ln80_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 51 'trunc' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.91ns)   --->   "%icmp_ln80 = icmp_ne  i8 %tmp, i8 255" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 52 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (2.28ns)   --->   "%icmp_ln80_1 = icmp_eq  i23 %trunc_ln80, i23 0" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 53 'icmp' 'icmp_ln80_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.91ns)   --->   "%icmp_ln80_2 = icmp_ne  i8 %tmp_1, i8 255" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 54 'icmp' 'icmp_ln80_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (2.28ns)   --->   "%icmp_ln80_3 = icmp_eq  i23 %trunc_ln80_1, i23 0" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 55 'icmp' 'icmp_ln80_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [4/4] (2.73ns)   --->   "%tmp_2 = fcmp_oeq  i32 %cov_load, i32 %cov_load_13" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 56 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.73>
ST_6 : Operation 57 [3/4] (2.73ns)   --->   "%tmp_2 = fcmp_oeq  i32 %cov_load, i32 %cov_load_13" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 57 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.73>
ST_7 : Operation 58 [2/4] (2.73ns)   --->   "%tmp_2 = fcmp_oeq  i32 %cov_load, i32 %cov_load_13" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 58 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%res_1_load_1 = load i11 %res_1"   --->   Operation 72 'load' 'res_1_load_1' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %res_1_out, i11 %res_1_load_1"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.73>
ST_8 : Operation 59 [1/4] (2.73ns)   --->   "%tmp_2 = fcmp_oeq  i32 %cov_load, i32 %cov_load_13" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 59 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.22>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%res_1_load = load i11 %res_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 60 'load' 'res_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_9_VITIS_LOOP_79_10_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 63 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node res)   --->   "%or_ln80 = or i1 %icmp_ln80_1, i1 %icmp_ln80" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 64 'or' 'or_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node res)   --->   "%or_ln80_1 = or i1 %icmp_ln80_3, i1 %icmp_ln80_2" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 65 'or' 'or_ln80_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node res)   --->   "%and_ln80 = and i1 %or_ln80, i1 %or_ln80_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 66 'and' 'and_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node res)   --->   "%and_ln80_1 = and i1 %and_ln80, i1 %tmp_2" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 67 'and' 'and_ln80_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node res)   --->   "%zext_ln80_1 = zext i1 %and_ln80_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 68 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (1.63ns) (out node of the LUT)   --->   "%res = add i11 %zext_ln80_1, i11 %res_1_load" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 69 'add' 'res' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln77 = store i11 %res, i11 %res_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:77]   --->   Operation 70 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc120" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 71 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.815ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten8' [8]  (1.588 ns)
	'load' operation 11 bit ('indvar_flatten8_load', benchmarks/jianyicheng/covariance/src/covariance.cpp:78) on local variable 'indvar_flatten8' [14]  (0.000 ns)
	'add' operation 11 bit ('add_ln78', benchmarks/jianyicheng/covariance/src/covariance.cpp:78) [16]  (1.639 ns)
	'store' operation 0 bit ('store_ln78', benchmarks/jianyicheng/covariance/src/covariance.cpp:78) of variable 'add_ln78', benchmarks/jianyicheng/covariance/src/covariance.cpp:78 on local variable 'indvar_flatten8' [56]  (1.588 ns)

 <State 2>: 3.413ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln79', benchmarks/jianyicheng/covariance/src/covariance.cpp:79) [55]  (1.825 ns)
	'store' operation 0 bit ('store_ln79', benchmarks/jianyicheng/covariance/src/covariance.cpp:79) of variable 'add_ln79', benchmarks/jianyicheng/covariance/src/covariance.cpp:79 on local variable 'j', benchmarks/jianyicheng/covariance/src/covariance.cpp:79 [58]  (1.588 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('cov_addr', benchmarks/jianyicheng/covariance/src/covariance.cpp:80) [34]  (0.000 ns)
	'load' operation 32 bit ('cov_load', benchmarks/jianyicheng/covariance/src/covariance.cpp:80) on array 'cov' [35]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('cov_load', benchmarks/jianyicheng/covariance/src/covariance.cpp:80) on array 'cov' [35]  (3.254 ns)

 <State 5>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_2', benchmarks/jianyicheng/covariance/src/covariance.cpp:80) [51]  (2.730 ns)

 <State 6>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_2', benchmarks/jianyicheng/covariance/src/covariance.cpp:80) [51]  (2.730 ns)

 <State 7>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_2', benchmarks/jianyicheng/covariance/src/covariance.cpp:80) [51]  (2.730 ns)

 <State 8>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_2', benchmarks/jianyicheng/covariance/src/covariance.cpp:80) [51]  (2.730 ns)

 <State 9>: 3.227ns
The critical path consists of the following:
	'load' operation 11 bit ('res_1_load', benchmarks/jianyicheng/covariance/src/covariance.cpp:80) on local variable 'res', benchmarks/jianyicheng/covariance/src/covariance.cpp:77 [19]  (0.000 ns)
	'add' operation 11 bit ('res', benchmarks/jianyicheng/covariance/src/covariance.cpp:80) [54]  (1.639 ns)
	'store' operation 0 bit ('store_ln77', benchmarks/jianyicheng/covariance/src/covariance.cpp:77) of variable 'res', benchmarks/jianyicheng/covariance/src/covariance.cpp:80 on local variable 'res', benchmarks/jianyicheng/covariance/src/covariance.cpp:77 [59]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
