Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jun 23 14:36:18 2023
| Host         : LAPTOP-KVBO1570 running 64-bit major release  (build 9200)
| Command      : report_methodology -file EyeChart_Top_methodology_drc_routed.rpt -pb EyeChart_Top_methodology_drc_routed.pb -rpx EyeChart_Top_methodology_drc_routed.rpx
| Design       : EyeChart_Top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 31
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                        | 4          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| TIMING-18 | Warning          | Missing input or output delay                      | 12         |
| TIMING-20 | Warning          | Non-clocked latch                                  | 12         |
| LATCH-1   | Advisory         | Existing latches in the design                     | 1          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock cw0/inst/clk_in is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin nolabel_line120/clr_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin nolabel_line120/clr_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin nolabel_line120/clr_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin nolabel_line120/clr_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock cw0/inst/clk_in is created on an inappropriate internal pin cw0/inst/clk_in. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on dp relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch pix_data_reg[0] cannot be properly analyzed as its control pin pix_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch pix_data_reg[10] cannot be properly analyzed as its control pin pix_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch pix_data_reg[11] cannot be properly analyzed as its control pin pix_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch pix_data_reg[1] cannot be properly analyzed as its control pin pix_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch pix_data_reg[2] cannot be properly analyzed as its control pin pix_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch pix_data_reg[3] cannot be properly analyzed as its control pin pix_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch pix_data_reg[4] cannot be properly analyzed as its control pin pix_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch pix_data_reg[5] cannot be properly analyzed as its control pin pix_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch pix_data_reg[6] cannot be properly analyzed as its control pin pix_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch pix_data_reg[7] cannot be properly analyzed as its control pin pix_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch pix_data_reg[8] cannot be properly analyzed as its control pin pix_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch pix_data_reg[9] cannot be properly analyzed as its control pin pix_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 12 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


