<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c64xx › include › mach › dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-s3c6400/include/mach/dma.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008 Openmoko, Inc.</span>
<span class="cm"> * Copyright 2008 Simtec Electronics</span>
<span class="cm"> *      Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *      http://armlinux.simtec.co.uk/</span>
<span class="cm"> *</span>
<span class="cm"> * S3C6400 - DMA support</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_ARCH_DMA_H</span>
<span class="cp">#define __ASM_ARCH_DMA_H __FILE__</span>

<span class="cp">#define S3C_DMA_CHANNELS	(16)</span>

<span class="cm">/* see mach-s3c2410/dma.h for notes on dma channel numbers */</span>

<span class="cm">/* Note, for the S3C64XX architecture we keep the DMACH_</span>
<span class="cm"> * defines in the order they are allocated to [S]DMA0/[S]DMA1</span>
<span class="cm"> * so that is easy to do DHACH_ -&gt; DMA controller conversion</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">dma_ch</span> <span class="p">{</span>
	<span class="cm">/* DMA0/SDMA0 */</span>
	<span class="n">DMACH_UART0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">DMACH_UART0_SRC2</span><span class="p">,</span>
	<span class="n">DMACH_UART1</span><span class="p">,</span>
	<span class="n">DMACH_UART1_SRC2</span><span class="p">,</span>
	<span class="n">DMACH_UART2</span><span class="p">,</span>
	<span class="n">DMACH_UART2_SRC2</span><span class="p">,</span>
	<span class="n">DMACH_UART3</span><span class="p">,</span>
	<span class="n">DMACH_UART3_SRC2</span><span class="p">,</span>
	<span class="n">DMACH_PCM0_TX</span><span class="p">,</span>
	<span class="n">DMACH_PCM0_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_OUT</span><span class="p">,</span>
	<span class="n">DMACH_I2S0_IN</span><span class="p">,</span>
	<span class="n">DMACH_SPI0_TX</span><span class="p">,</span>
	<span class="n">DMACH_SPI0_RX</span><span class="p">,</span>
	<span class="n">DMACH_HSI_I2SV40_TX</span><span class="p">,</span>
	<span class="n">DMACH_HSI_I2SV40_RX</span><span class="p">,</span>

	<span class="cm">/* DMA1/SDMA1 */</span>
	<span class="n">DMACH_PCM1_TX</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">DMACH_PCM1_RX</span><span class="p">,</span>
	<span class="n">DMACH_I2S1_OUT</span><span class="p">,</span>
	<span class="n">DMACH_I2S1_IN</span><span class="p">,</span>
	<span class="n">DMACH_SPI1_TX</span><span class="p">,</span>
	<span class="n">DMACH_SPI1_RX</span><span class="p">,</span>
	<span class="n">DMACH_AC97_PCMOUT</span><span class="p">,</span>
	<span class="n">DMACH_AC97_PCMIN</span><span class="p">,</span>
	<span class="n">DMACH_AC97_MICIN</span><span class="p">,</span>
	<span class="n">DMACH_PWM</span><span class="p">,</span>
	<span class="n">DMACH_IRDA</span><span class="p">,</span>
	<span class="n">DMACH_EXTERNAL</span><span class="p">,</span>
	<span class="n">DMACH_RES1</span><span class="p">,</span>
	<span class="n">DMACH_RES2</span><span class="p">,</span>
	<span class="n">DMACH_SECURITY_RX</span><span class="p">,</span>	<span class="cm">/* SDMA1 only */</span>
	<span class="n">DMACH_SECURITY_TX</span><span class="p">,</span>	<span class="cm">/* SDMA1 only */</span>
	<span class="n">DMACH_MAX</span>		<span class="cm">/* the end */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">samsung_dma_has_circular</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">samsung_dma_is_dmadev</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#define S3C2410_DMAF_CIRCULAR		(1 &lt;&lt; 0)</span>

<span class="cp">#include &lt;plat/dma.h&gt;</span>

<span class="cp">#define DMACH_LOW_LEVEL (1&lt;&lt;28) </span><span class="cm">/* use this to specifiy hardware ch no */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">s3c64xx_dma_buff</span><span class="p">;</span>

<span class="cm">/** s3c64xx_dma_buff - S3C64XX DMA buffer descriptor</span>
<span class="cm"> * @next: Pointer to next buffer in queue or ring.</span>
<span class="cm"> * @pw: Client provided identifier</span>
<span class="cm"> * @lli: Pointer to hardware descriptor this buffer is associated with.</span>
<span class="cm"> * @lli_dma: Hardare address of the descriptor.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">s3c64xx_dma_buff</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_dma_buff</span> <span class="o">*</span><span class="n">next</span><span class="p">;</span>

	<span class="kt">void</span>			<span class="o">*</span><span class="n">pw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pl080s_lli</span>	<span class="o">*</span><span class="n">lli</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>		 <span class="n">lli_dma</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">s3c64xx_dmac</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">s3c2410_dma_chan</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>		 <span class="n">number</span><span class="p">;</span>      <span class="cm">/* number of this dma channel */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>		 <span class="n">in_use</span><span class="p">;</span>      <span class="cm">/* channel allocated */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>		 <span class="n">bit</span><span class="p">;</span>	      <span class="cm">/* bit for enable/disable/etc */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>		 <span class="n">hw_width</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>		 <span class="n">peripheral</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span>		 <span class="n">flags</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_data_direction</span>	 <span class="n">source</span><span class="p">;</span>


	<span class="n">dma_addr_t</span>		<span class="n">dev_addr</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">s3c2410_dma_client</span> <span class="o">*</span><span class="n">client</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s3c64xx_dmac</span>	<span class="o">*</span><span class="n">dmac</span><span class="p">;</span>		<span class="cm">/* pointer to controller */</span>

	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">regs</span><span class="p">;</span>

	<span class="cm">/* cdriver callbacks */</span>
	<span class="n">s3c2410_dma_cbfn_t</span>	 <span class="n">callback_fn</span><span class="p">;</span>	<span class="cm">/* buffer done callback */</span>
	<span class="n">s3c2410_dma_opfn_t</span>	 <span class="n">op_fn</span><span class="p">;</span>		<span class="cm">/* channel op callback */</span>

	<span class="cm">/* buffer list and information */</span>
	<span class="k">struct</span> <span class="n">s3c64xx_dma_buff</span>	<span class="o">*</span><span class="n">curr</span><span class="p">;</span>		<span class="cm">/* current dma buffer */</span>
	<span class="k">struct</span> <span class="n">s3c64xx_dma_buff</span>	<span class="o">*</span><span class="n">next</span><span class="p">;</span>		<span class="cm">/* next buffer to load */</span>
	<span class="k">struct</span> <span class="n">s3c64xx_dma_buff</span>	<span class="o">*</span><span class="n">end</span><span class="p">;</span>		<span class="cm">/* end of queue */</span>

	<span class="cm">/* note, when channel is running in circular mode, curr is the</span>
<span class="cm">	 * first buffer enqueued, end is the last and curr is where the</span>
<span class="cm">	 * last buffer-done event is set-at. The buffers are not freed</span>
<span class="cm">	 * and the last buffer hardware descriptor points back to the</span>
<span class="cm">	 * first.</span>
<span class="cm">	 */</span>
<span class="p">};</span>

<span class="cp">#include &lt;plat/dma-core.h&gt;</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_IRQ_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
