
---------- Begin Simulation Statistics ----------
final_tick                               807345542743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  28860                       # Simulator instruction rate (inst/s)
host_mem_usage                               17066936                       # Number of bytes of host memory used
host_op_rate                                    47999                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3465.05                       # Real time elapsed on the host
host_tick_rate                               22189412                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     166319252                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.076888                       # Number of seconds simulated
sim_ticks                                 76887524250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 47763.433779                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 47763.433779                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 140296632598                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 140296632598                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      2937323                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      2937323                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13394857                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13394857                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44604.827906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44604.827906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 24558.411516                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24558.411516                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10743335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10743335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 118270682500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 118270682500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.197951                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.197951                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2651522                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2651522                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2449644                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2449644                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4957803000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4957803000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.015071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       201878                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       201878                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92321.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92321.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      3877500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3877500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     37965349                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37965349                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 27216.739884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27216.739884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 15277.596366                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15277.596366                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     36635295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36635295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  36199733750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  36199733750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1330054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1330054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       420061                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       420061                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  13902505750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13902505750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.023969                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023969                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       909993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       909993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.switch_cpus.data           77                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           77                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.avg_blocked_cycles::no_mshrs    98.100000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   152.352941                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              17                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs          981                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2590                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data     51360206                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51360206                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38796.299819                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38796.299819                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16962.677100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16962.677100                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data     47378630                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47378630                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 154470416250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 154470416250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.077523                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077523                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data      3981576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3981576                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2869705                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2869705                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  18860308750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18860308750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.021648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1111871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1111871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data     51360258                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51360258                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38795.890578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38795.890578                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 47763.433779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16965.523607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39306.382450                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data     47378640                       # number of overall hits
system.cpu.dcache.overall_hits::total        47378640                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 154470416250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 154470416250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.077523                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077523                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data      3981618                       # number of overall misses
system.cpu.dcache.overall_misses::total       3981618                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2869705                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2869705                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 140296632598                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  18864186250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 159160818848                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.021649                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.078840                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      2937323                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1111913                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4049236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.switch_cpus.data           77                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           77                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetcher.num_hwpf_issued      7086546                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit       440698                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      7778928                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        184224                       # number of prefetches that crossed the page
system.cpu.dcache.replacements                4045743                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          458                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             12.255732                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        414928831                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   731.284257                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   292.634095                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.714145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.285775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          676                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1025          348                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.660156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1025     0.339844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs           4045743                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         414928831                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.918352                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49583542                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      807268655845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.unused_prefetches            170106                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      3219939                       # number of writebacks
system.cpu.dcache.writebacks::total           3219939                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker        21650                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total        21650                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.dtb.walker 19141.207627                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 19141.207627                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 18641.207627                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 18641.207627                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker        16930                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total        16930                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus.dtb.walker     90346500                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total     90346500                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.218014                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.218014                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker         4720                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total         4720                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.dtb.walker     87986500                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     87986500                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.218014                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.218014                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus.dtb.walker         4720                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         4720                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker        21650                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total        21650                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 19141.207627                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 19141.207627                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 18641.207627                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 18641.207627                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker        16930                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total        16930                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_miss_latency::.switch_cpus.dtb.walker     90346500                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total     90346500                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.218014                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.218014                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker         4720                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total         4720                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     87986500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     87986500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.218014                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.218014                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_misses::.switch_cpus.dtb.walker         4720                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total         4720                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker        21650                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total        21650                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 19141.207627                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 19141.207627                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 18641.207627                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 18641.207627                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker        16930                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total        16930                       # number of overall hits
system.cpu.dtb_walker_cache.overall_miss_latency::.switch_cpus.dtb.walker     90346500                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total     90346500                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.218014                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.218014                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker         4720                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total         4720                       # number of overall misses
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     87986500                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     87986500                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.218014                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.218014                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_misses::.switch_cpus.dtb.walker         4720                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total         4720                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.replacements         4663                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            6                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs     4.365221                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses        48020                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker    15.837633                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.989852                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.989852                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs         4704                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses        48020                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse    15.837633                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs        20534                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 807268655674000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      8758465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8758465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 40835.739866                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40835.739866                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 40727.566522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40727.566522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      8745341                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8745341                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    535928250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    535928250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001498                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001498                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        13124                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         13124                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         2526                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2526                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    431630750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    431630750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        10598                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10598                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst      8758465                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8758465                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 40835.739866                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40835.739866                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 40727.566522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40727.566522                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst      8745341                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8745341                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    535928250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    535928250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001498                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001498                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.switch_cpus.inst        13124                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          13124                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         2526                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2526                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    431630750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    431630750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001210                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001210                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        10598                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10598                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.switch_cpus.inst      8758465                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8758465                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 40835.739866                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40835.739866                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 40727.566522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40727.566522                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst      8745341                       # number of overall hits
system.cpu.icache.overall_hits::total         8745341                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    535928250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    535928250                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001498                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001498                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.switch_cpus.inst        13124                       # number of overall misses
system.cpu.icache.overall_misses::total         13124                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         2526                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2526                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    431630750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    431630750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001210                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001210                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        10598                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10598                       # number of overall MSHR misses
system.cpu.icache.replacements                  10086                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          343                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            231.204541                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         35044458                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   480.400522                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.938282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.938282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs             10086                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          35044458                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           480.400522                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2331929                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      807268655668000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.icache.writebacks::.writebacks        10086                       # number of writebacks
system.cpu.icache.writebacks::total             10086                       # number of writebacks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker          358                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total          358                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.itb.walker 60700.617284                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 60700.617284                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 60200.617284                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 60200.617284                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker          277                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total          277                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_miss_latency::.switch_cpus.itb.walker      4916750                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total      4916750                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.226257                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.226257                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker           81                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.itb.walker      4876250                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      4876250                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.itb.walker     0.226257                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.226257                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus.itb.walker           81                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker          358                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total          358                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_avg_miss_latency::.switch_cpus.itb.walker 60700.617284                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 60700.617284                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 60200.617284                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 60200.617284                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker          277                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total          277                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_miss_latency::.switch_cpus.itb.walker      4916750                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total      4916750                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.226257                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.226257                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker           81                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total           81                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      4876250                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total      4876250                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.226257                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.226257                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_misses::.switch_cpus.itb.walker           81                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total           81                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker          358                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total          358                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_avg_miss_latency::.switch_cpus.itb.walker 60700.617284                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 60700.617284                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 60200.617284                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 60200.617284                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker          277                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total          277                       # number of overall hits
system.cpu.itb_walker_cache.overall_miss_latency::.switch_cpus.itb.walker      4916750                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total      4916750                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.226257                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.226257                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker           81                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total           81                       # number of overall misses
system.cpu.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      4876250                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total      4876250                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.226257                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.226257                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_misses::.switch_cpus.itb.walker           81                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total           81                       # number of overall MSHR misses
system.cpu.itb_walker_cache.replacements           65                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     4.753846                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses          797                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker    13.499245                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.843703                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.843703                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           65                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses          797                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse    13.499245                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs          309                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 807268655327000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_misses::.writebacks         1157                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total         1157                       # number of CleanEvict MSHR misses
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 85585.815208                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 85585.815208                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher 246870657837                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 246870657837                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher      2884481                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total      2884481                       # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadCleanReq_accesses::.switch_cpus.inst        10598                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total        10598                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89393.654193                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 89393.654193                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 91796.923260                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 91796.923260                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_hits::.switch_cpus.inst         6162                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total         6162                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_miss_latency::.switch_cpus.inst    396550250                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    396550250                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_rate::.switch_cpus.inst     0.418570                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.418570                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_misses::.switch_cpus.inst         4436                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         4436                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_mshr_hits::.switch_cpus.inst          227                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total          227                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    386373250                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    386373250                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.397150                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.397150                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_misses::.switch_cpus.inst         4209                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         4209                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       907526                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       907526                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 56205.116931                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 56205.116931                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 113646.051227                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 113646.051227                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       723871                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       723871                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data  10322350750                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total  10322350750                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.202369                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.202369                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data       183655                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       183655                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_hits::.switch_cpus.data       132120                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total       132120                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data   5856749250                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   5856749250                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.056786                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.056786                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data        51535                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        51535                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher      2937323                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.dtb.walker         4673                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.itb.walker           81                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data       201918                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      3143995                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 59424.590268                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 82843.171296                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 106255.681818                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 72934.580900                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59765.573679                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 43275.777377                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 82923.522596                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 106255.681818                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 117920.720478                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 45077.729557                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher       639377                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.dtb.walker         3809                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.itb.walker           37                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data       144087                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       787310                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 136554499507                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     71576500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      4675250                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data   4217879748                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 140848631005                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.782327                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.184892                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.543210                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.286408                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.749583                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher      2297946                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.dtb.walker          864                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.itb.walker           44                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data        57831                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      2356685                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher      1195557                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.dtb.walker            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.data        31046                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total      1226604                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  47706740947                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     71563000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      4675250                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3158506498                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  50941485695                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.375304                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.184678                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.543210                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.132653                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.359441                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher      1102389                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          863                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           44                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data        26785                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total      1130081                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data         2473                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         2473                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus.data 17703.488372                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 17703.488372                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 18569.767442                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18569.767442                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data         2430                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total         2430                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_miss_latency::.switch_cpus.data       761250                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total       761250                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.017388                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.017388                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data           43                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total           43                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data       798500                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total       798500                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.017388                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.017388                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data           43                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total           43                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.WriteReq_mshr_uncacheable::.switch_cpus.data           77                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total           77                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WritebackClean_accesses::.writebacks        10086                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total        10086                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks        10086                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total        10086                       # number of WritebackClean hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      3219939                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      3219939                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks      3219939                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      3219939                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs    43.307692                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs          563                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher      2937323                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.dtb.walker         4673                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.itb.walker           81                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst        10598                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      1109444                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      4062119                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 59424.590268                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 82843.171296                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.itb.walker 106255.681818                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 89393.654193                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 60211.484301                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 59560.264638                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 43275.777377                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 82923.522596                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 106255.681818                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91796.923260                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 115107.964096                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 48223.480020                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.cpu.dcache.prefetcher       639377                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.dtb.walker         3809                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.itb.walker           37                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.inst         6162                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data       867958                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         1517343                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher 136554499507                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.dtb.walker     71576500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.itb.walker      4675250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst    396550250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data  14540230498                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 151567532005                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.782327                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.dtb.walker     0.184892                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.itb.walker     0.543210                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.418570                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.217664                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.626465                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher      2297946                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.dtb.walker          864                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.itb.walker           44                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst         4436                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data       241486                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       2544776                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher      1195557                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.inst          227                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.data       163166                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total      1358951                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher  47706740947                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     71563000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      4675250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst    386373250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data   9015255748                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  57184608195                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.375304                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.184678                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.543210                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.397150                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.070594                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.291923                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher      1102389                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.dtb.walker          863                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.itb.walker           44                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst         4209                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data        78320                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      1185825                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher      2937323                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.dtb.walker         4673                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.itb.walker           81                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst        10598                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      1109444                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      4062119                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 59424.590268                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 82843.171296                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.itb.walker 106255.681818                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 89393.654193                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 60211.484301                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 59560.264638                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 43275.777377                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 85585.815208                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 82923.522596                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 106255.681818                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91796.923260                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 115107.964096                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 74700.837242                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.cpu.dcache.prefetcher       639377                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.dtb.walker         3809                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.itb.walker           37                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst         6162                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data       867958                       # number of overall hits
system.cpu.l2cache.overall_hits::total        1517343                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher 136554499507                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.dtb.walker     71576500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.itb.walker      4675250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst    396550250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data  14540230498                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 151567532005                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.782327                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.dtb.walker     0.184892                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.itb.walker     0.543210                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.418570                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.217664                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.626465                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher      2297946                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.dtb.walker          864                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.itb.walker           44                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst         4436                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data       241486                       # number of overall misses
system.cpu.l2cache.overall_misses::total      2544776                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher      1195557                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.dtb.walker            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.inst          227                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.data       163166                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total      1358951                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  47706740947                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 246870657837                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     71563000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      4675250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst    386373250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data   9015255748                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 304055266032                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.375304                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.184678                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.543210                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.397150                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.070594                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     1.002015                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher      1102389                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher      2884481                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.dtb.walker          863                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.itb.walker           44                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst         4209                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data        78320                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      4070306                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::.switch_cpus.data           77                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total           77                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.prefetcher.num_hwpf_issued      3995593                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfBufferHit        20303                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfIdentified      4974429                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage       115123                       # number of prefetches that crossed the page
system.cpu.l2cache.replacements               4073955                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          327                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         3068                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          637                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0            6                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1           48                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2           10                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.365657                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses        69075459                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.writebacks     6.680414                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1158.901187                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher  2848.212499                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.dtb.walker     0.668163                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.itb.walker     0.030301                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     2.852242                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data    77.474166                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.001631                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.282935                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.695364                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.dtb.walker     0.000163                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.itb.walker     0.000007                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000696                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.018915                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999712                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         4032                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025           64                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.984375                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.015625                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs          4073955                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses         69075459                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse         4094.818972                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            9637580                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     807268655316500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.unused_prefetches            19548                       # number of HardPF blocks evicted w/o reference
system.cpu.l2cache.writebacks::.writebacks      3220859                       # number of writebacks
system.cpu.l2cache.writebacks::total          3220859                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                           126131                       # number of cpu cycles simulated
system.cpu.numExitSignal                            1                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               1                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        31282                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     12144377                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side          227                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side        14056                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total          12189942                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1323776                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    465069492                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side         5184                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side       299072                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          466697524                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy     3804070397                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          4.9                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy       9061530                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    3648396423                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          4.7                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy         71706                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy       3758870                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic             206141248                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples     12342404                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.001887                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.043853                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0           12319363     99.81%     99.81% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1              22795      0.18%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                246      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total       12342404                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests          656                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops          187                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests      4062933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops        22256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests      8125201                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops        22443                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                     8277732                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp       3154640                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq            77                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp           77                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty      6440849                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean        10086                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict      1689159                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq      4198148                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq         2473                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp         2473                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq       907526                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp       907526                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq        10598                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq      3144042                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_misses::.writebacks         4729                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          4729                       # number of CleanEvict MSHR misses
system.l3.DataMeta::0                               0                       # Distribution of access
system.l3.DataMeta::1                               0                       # Distribution of access
system.l3.DataMeta::2                               0                       # Distribution of access
system.l3.DataMeta::3                               0                       # Distribution of access
system.l3.HardPFReq_avg_mshr_miss_latency::.l3.prefetcher 107509.737868                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_avg_mshr_miss_latency::total 107509.737868                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_mshr_miss_latency::.l3.prefetcher 294855024470                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_latency::total 294855024470                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_misses::.l3.prefetcher      2742589                       # number of HardPFReq MSHR misses
system.l3.HardPFReq_mshr_misses::total        2742589                       # number of HardPFReq MSHR misses
system.l3.ReadExReq_accesses::.switch_cpus.data        51535                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             51535                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 115658.892759                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 115658.892759                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 115695.016421                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 115695.016421                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data         1871                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  1871                       # number of ReadExReq hits
system.l3.ReadExReq_miss_latency::.switch_cpus.data   5744083250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    5744083250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.963695                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.963695                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data        49664                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               49664                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_hits::.switch_cpus.data           31                       # number of ReadExReq MSHR hits
system.l3.ReadExReq_mshr_hits::total               31                       # number of ReadExReq MSHR hits
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data   5742290750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5742290750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.963093                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.963093                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data        49633                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          49633                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.dcache.prefetcher      1103537                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.cpu.l2cache.prefetcher      2881586                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker          863                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.itb.walker           44                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst         4209                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data        26785                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       4017024                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 73276.257046                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 98329.866221                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 114048.290598                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker       113800                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 100818.157255                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 135303.028627                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 94176.892830                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 116884.519121                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 122561.735944                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 114048.290598                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker       113800                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 101333.881402                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 136534.969105                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 122120.385560                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.cpu.dcache.prefetcher       572391                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.cpu.l2cache.prefetcher       441212                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker          278                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.itb.walker            4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst          508                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data         4184                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1018577                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  38920390825                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher 239961648950                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     66718250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      4552000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst    373128000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data   3057983750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 282384421775                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.481312                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher     0.846886                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.677868                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.909091                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.879306                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.843793                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.746435                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.dcache.prefetcher       531146                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.cpu.l2cache.prefetcher      2440374                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.dtb.walker          585                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.itb.walker           40                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst         3701                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data        22601                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         2998447                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher       392344                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.cpu.l2cache.prefetcher      1339752                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.switch_cpus.inst           50                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.switch_cpus.data          267                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::total      1732413                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  16223805023                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher 134894142938                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     66718250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      4552000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    369970001                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3049372000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 154608560212                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.125779                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher     0.381950                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.677868                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.909091                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.867427                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.833825                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.315167                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       138802                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher      1100622                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          585                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           40                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst         3651                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data        22334                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1266034                       # number of ReadSharedReq MSHR misses
system.l3.UpgradeReq_accesses::.switch_cpus.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               43                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus.data 15563.953488                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 15563.953488                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 16354.604651                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 16354.604651                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_miss_latency::.switch_cpus.data       669250                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total       669250                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_misses::.switch_cpus.data           43                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus.data       703248                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       703248                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus.data           43                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l3.WriteReq_mshr_uncacheable::.switch_cpus.data           77                       # number of WriteReq MSHR uncacheable
system.l3.WriteReq_mshr_uncacheable::total           77                       # number of WriteReq MSHR uncacheable
system.l3.WritebackDirty_accesses::.writebacks      3220859                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3220859                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks      3220859                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3220859                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.dcache.prefetcher      1103537                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.l2cache.prefetcher      2881586                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.dtb.walker          863                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.itb.walker           44                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst         4209                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data        78320                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4068559                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.dcache.prefetcher 73276.257046                       # average overall miss latency
system.l3.demand_avg_miss_latency::.cpu.l2cache.prefetcher 98329.866221                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.dtb.walker 114048.290598                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.itb.walker       113800                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.inst 100818.157255                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 121802.629212                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 94526.907001                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 116884.519121                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 122561.735944                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 114048.290598                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker       113800                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 101333.881402                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 122162.418192                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 121877.991135                       # average overall mshr miss latency
system.l3.demand_hits::.cpu.dcache.prefetcher       572391                       # number of demand (read+write) hits
system.l3.demand_hits::.cpu.l2cache.prefetcher       441212                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.dtb.walker          278                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.itb.walker            4                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst          508                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data         6055                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1020448                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.cpu.dcache.prefetcher  38920390825                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.cpu.l2cache.prefetcher 239961648950                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.dtb.walker     66718250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.itb.walker      4552000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.inst    373128000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data   8802067000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     288128505025                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.dcache.prefetcher     0.481312                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.l2cache.prefetcher     0.846886                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.dtb.walker     0.677868                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.itb.walker     0.909091                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.879306                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.922689                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.749187                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.dcache.prefetcher       531146                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.l2cache.prefetcher      2440374                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.dtb.walker          585                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.itb.walker           40                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst         3701                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data        72265                       # number of demand (read+write) misses
system.l3.demand_misses::total                3048111                       # number of demand (read+write) misses
system.l3.demand_mshr_hits::.cpu.dcache.prefetcher       392344                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.cpu.l2cache.prefetcher      1339752                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.switch_cpus.inst           50                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.switch_cpus.data          298                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::total             1732444                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_miss_latency::.cpu.dcache.prefetcher  16223805023                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.cpu.l2cache.prefetcher 134894142938                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.dtb.walker     66718250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.itb.walker      4552000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.inst    369970001                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data   8791662750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 160350850962                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.125779                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.cpu.l2cache.prefetcher     0.381950                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.677868                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.909091                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.inst     0.867427                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.918884                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.323374                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.dcache.prefetcher       138802                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.cpu.l2cache.prefetcher      1100622                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.dtb.walker          585                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.itb.walker           40                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.inst         3651                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data        71967                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1315667                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.dcache.prefetcher      1103537                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.l2cache.prefetcher      2881586                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.dtb.walker          863                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.itb.walker           44                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst         4209                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data        78320                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4068559                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.dcache.prefetcher 73276.257046                       # average overall miss latency
system.l3.overall_avg_miss_latency::.cpu.l2cache.prefetcher 98329.866221                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.dtb.walker 114048.290598                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.itb.walker       113800                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 100818.157255                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 121802.629212                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 94526.907001                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 116884.519121                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 122561.735944                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.l3.prefetcher 107509.737868                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 114048.290598                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker       113800                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 101333.881402                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 122162.418192                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 112167.856200                       # average overall mshr miss latency
system.l3.overall_hits::.cpu.dcache.prefetcher       572391                       # number of overall hits
system.l3.overall_hits::.cpu.l2cache.prefetcher       441212                       # number of overall hits
system.l3.overall_hits::.switch_cpus.dtb.walker          278                       # number of overall hits
system.l3.overall_hits::.switch_cpus.itb.walker            4                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst          508                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data         6055                       # number of overall hits
system.l3.overall_hits::total                 1020448                       # number of overall hits
system.l3.overall_miss_latency::.cpu.dcache.prefetcher  38920390825                       # number of overall miss cycles
system.l3.overall_miss_latency::.cpu.l2cache.prefetcher 239961648950                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.dtb.walker     66718250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.itb.walker      4552000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst    373128000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data   8802067000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    288128505025                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.dcache.prefetcher     0.481312                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.l2cache.prefetcher     0.846886                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.dtb.walker     0.677868                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.itb.walker     0.909091                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.879306                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.922689                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.749187                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.dcache.prefetcher       531146                       # number of overall misses
system.l3.overall_misses::.cpu.l2cache.prefetcher      2440374                       # number of overall misses
system.l3.overall_misses::.switch_cpus.dtb.walker          585                       # number of overall misses
system.l3.overall_misses::.switch_cpus.itb.walker           40                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst         3701                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data        72265                       # number of overall misses
system.l3.overall_misses::total               3048111                       # number of overall misses
system.l3.overall_mshr_hits::.cpu.dcache.prefetcher       392344                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.cpu.l2cache.prefetcher      1339752                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.switch_cpus.inst           50                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.switch_cpus.data          298                       # number of overall MSHR hits
system.l3.overall_mshr_hits::total            1732444                       # number of overall MSHR hits
system.l3.overall_mshr_miss_latency::.cpu.dcache.prefetcher  16223805023                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 134894142938                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.l3.prefetcher 294855024470                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.dtb.walker     66718250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.itb.walker      4552000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst    369970001                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data   8791662750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 455205875432                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.125779                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.cpu.l2cache.prefetcher     0.381950                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.677868                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.909091                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst     0.867427                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.918884                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.997468                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.dcache.prefetcher       138802                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.cpu.l2cache.prefetcher      1100622                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.l3.prefetcher      2742589                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.dtb.walker          585                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.itb.walker           40                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst         3651                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data        71967                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4058256                       # number of overall MSHR misses
system.l3.overall_mshr_uncacheable_misses::.switch_cpus.data           77                       # number of overall MSHR uncacheable misses
system.l3.overall_mshr_uncacheable_misses::total           77                       # number of overall MSHR uncacheable misses
system.l3.prefetcher.num_hwpf_issued          4324780                       # number of hwpf issued
system.l3.prefetcher.pfBufferHit               101011                       # number of redundant prefetches already in prefetch queue
system.l3.prefetcher.pfIdentified             5953215                       # number of prefetch candidates identified
system.l3.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l3.prefetcher.pfRemovedFull                 10                       # number of prefetches dropped due to prefetch queue size
system.l3.prefetcher.pfSpanPage                143007                       # number of prefetches that crossed the page
system.l3.replacements                        4022627                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          333                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         3066                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        28724                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3           61                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           48                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          529                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::3            1                       # Occupied blocks per task id
system.l3.tags.avg_refs                      2.250755                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                134173331                       # Number of data accesses
system.l3.tags.occ_blocks::.writebacks       0.943831                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.dcache.prefetcher  1121.169979                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.l2cache.prefetcher  9476.244805                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.l3.prefetcher 21477.593107                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker     5.093264                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.itb.walker     0.218522                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst    27.939395                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   581.834757                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000029                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.dcache.prefetcher     0.034215                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.l2cache.prefetcher     0.289192                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.l3.prefetcher     0.655444                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000155                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000853                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.017756                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.997651                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         32184                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           584                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.982178                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.017822                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                   4022627                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                 134173331                       # Number of tag accesses
system.l3.tags.tagsinuse                 32691.037660                       # Cycle average of tags in use
system.l3.tags.total_refs                     9053947                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle              807268655306000                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.unused_prefetches                     16103                       # number of HardPF blocks evicted w/o reference
system.l3.writebacks::.writebacks             3168432                       # number of writebacks
system.l3.writebacks::total                   3168432                       # number of writebacks
system.mem_ctrls0.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1940194.90                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               51328.73                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.writebacks::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.dcache.prefetcher::samples      5233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.l2cache.prefetcher::samples     11221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l3.prefetcher::samples     11076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.dtb.walker::samples       114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples      3503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples      3079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    33836.73                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       28.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    30.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      5.56                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     1.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     42.83                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.15                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst      2915844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2915844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.dcache.prefetcher      5082541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.l2cache.prefetcher      9746393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.l3.prefetcher      9509163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.dtb.walker        94892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.itb.walker          832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.inst      2915844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data      3411113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             30760777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       1846229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.dcache.prefetcher      5082541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.l2cache.prefetcher      9746393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.l3.prefetcher      9509163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.dtb.walker        94892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.itb.walker          832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst      2915844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data      3411113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            32607006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       1846229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1846229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples         5531                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   396.045561                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   315.670380                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   243.978230                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          603     10.90%     10.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          663     11.99%     22.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1605     29.02%     51.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1401     25.33%     77.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          352      6.36%     83.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          312      5.64%     89.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          142      2.57%     91.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          193      3.49%     95.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          260      4.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         5531                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               2190528                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                2365120                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                 174592                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys              141952                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst       224192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       224192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.dcache.prefetcher       390784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.l2cache.prefetcher       749376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.l3.prefetcher       731136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.dtb.walker         7296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.inst       224192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data       262272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           2365120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks       141952                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         141952                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.cpu.dcache.prefetcher         6106                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu.l2cache.prefetcher        11709                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.l3.prefetcher        11424                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.dtb.walker          114                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.itb.walker            1                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst         3503                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data         4098                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.cpu.dcache.prefetcher     48550.96                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu.l2cache.prefetcher     48858.54                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.l3.prefetcher     44562.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.dtb.walker     44506.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.itb.walker     28492.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     54248.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     44917.22                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.cpu.dcache.prefetcher       334912                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu.l2cache.prefetcher       718144                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.l3.prefetcher       708864                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.dtb.walker         7296                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.itb.walker           64                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst       224192                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data       197056                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu.dcache.prefetcher 4355869.216324779205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu.l2cache.prefetcher 9340188.892868403345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.l3.prefetcher 9219493.109117763117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.dtb.walker 94891.857569467771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.itb.walker 832.384715521647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2915843.658472329844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 2562912.539091151673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.cpu.dcache.prefetcher    296452188                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu.l2cache.prefetcher    572084700                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.l3.prefetcher    509085024                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.dtb.walker      5073712                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.itb.walker        28492                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst    190033466                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data    184070749                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.writebacks         2218                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                 2168                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState              76010                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.cpu.dcache.prefetcher         6106                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu.l2cache.prefetcher        11709                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.l3.prefetcher        11424                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.dtb.walker          114                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst         3503                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data         4098                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              36955                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks         2218                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2218                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   83.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0             2046                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               35                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1270                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              210                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              658                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             1750                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              584                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             1069                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              678                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1894                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            1215                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            2189                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1914                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            2068                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             719                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            1296                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16             832                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17              30                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18              15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19             705                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20            1045                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21             976                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22             375                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23            1487                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24             509                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25             938                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26            2192                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27            1666                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28            1295                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29            1175                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30            1203                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31             189                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000968932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                   4714                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   4337                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4064                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   3848                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   3575                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2519                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   2241                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   1607                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                   1294                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                   1189                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                  1008                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   794                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                   646                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                   565                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                   350                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                   291                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                   231                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                   194                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                   164                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                   121                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                   102                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                    89                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                    64                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                    42                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                    39                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                    29                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                    21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                    16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                    21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                    12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                    11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                    36955                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                36955                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                      36955                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                83.84                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                   28696                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                  2728                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                 114044364                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                  76003254750                       # Total gap between requests
system.mem_ctrls0.totMemAccLat             1756828331                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                  1158129647                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                    2218                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                2218                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                      2218                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        2302212444.521065                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy            4548699.792000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           423.304188                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE  71879735862                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF   3456250000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   1551528388                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        23504198958.237991                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy            8030204.632800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy           53747172.528000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        6674073552.298981                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          32546811032.009491                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        2293818875.292272                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy            4076208.864000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           423.076340                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE  71897698662                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF   3456250000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   1533565588                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        23509993503.492386                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy            7196076.417600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy           40134147.916800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        6674073552.298981                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          32529292364.280708                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     10701.79                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               76806.28                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples   3166214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.dcache.prefetcher::samples    134050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.l2cache.prefetcher::samples   1141664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l3.prefetcher::samples   2673544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.dtb.walker::samples       471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.itb.walker::samples        39.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples       151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples     67938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    59314.28                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     3344.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  3344.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      7.48                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2635.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2635.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     58.81                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       31.13                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   17.41                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  13.72                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst       125690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          125690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.dcache.prefetcher    111619461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.l2cache.prefetcher    950410209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.l3.prefetcher   2225651062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.dtb.walker       392053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.itb.walker        32463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.inst       125690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     56561374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           3344792312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2635508140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.dcache.prefetcher    111619461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.l2cache.prefetcher    950410209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.l3.prefetcher   2225651062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.dtb.walker       392053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.itb.walker        32463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst       125690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     56561374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          5980300452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2635508140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2635508140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples       830156                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   553.842044                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   430.453718                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   339.314144                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        48975      5.90%      5.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       142879     17.21%     23.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        90411     10.89%     34.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       173033     20.84%     54.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        58288      7.02%     61.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        40130      4.83%     66.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        24720      2.98%     69.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        41712      5.02%     74.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       210008     25.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       830156                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM             257142848                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys              257172800                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  29952                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              202634112                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys           202637696                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         9664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         9664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.dcache.prefetcher      8582144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.l2cache.prefetcher     73074688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.l3.prefetcher    171124800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.dtb.walker        30144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.itb.walker         2496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.inst         9664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data      4348864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         257172800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    202637696                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      202637696                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.dcache.prefetcher       134096                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.l2cache.prefetcher      1141792                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.l3.prefetcher      2673825                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.dtb.walker          471                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.itb.walker           39                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst          151                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data        67951                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.dcache.prefetcher     74770.07                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.l2cache.prefetcher     77581.24                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.l3.prefetcher     76466.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.dtb.walker     74964.61                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.itb.walker     72807.95                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     75660.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     80645.44                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.dcache.prefetcher      8579200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.l2cache.prefetcher     73066496                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.l3.prefetcher    171106816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.dtb.walker        30144                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.itb.walker         2496                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         9664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data      4348032                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.dcache.prefetcher 111581171.115676805377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.l2cache.prefetcher 950303663.861305713654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.l3.prefetcher 2225417161.874606609344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.dtb.walker 392053.201010695775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.itb.walker 32463.003905344238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 125690.092043768716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 56550552.803109660745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.dcache.prefetcher  10026367410                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.l2cache.prefetcher  88581636096                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.l3.prefetcher 204459119596                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.dtb.walker     35308330                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.itb.walker      2839510                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst     11424761                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data   5479938611                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks      3166214                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1405896.00                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks    202634112                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2635461526.126587390900                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4451367592647                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds       184574                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState            8026464                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2998484                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds       184574                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.dcache.prefetcher       134096                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.l2cache.prefetcher      1141792                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.l3.prefetcher      2673825                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.dtb.walker          471                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.itb.walker           39                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst          151                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data        67951                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4018325                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      3166214                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3166214                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   88.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0           124144                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           124876                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           125403                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           124822                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           124792                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           126141                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           128213                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           126718                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           127308                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           128417                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          127955                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          125916                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          125162                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          125448                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          124575                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          124502                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16          124834                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17          124941                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18          125276                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19          127340                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20          125451                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21          124930                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22          125048                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23          124888                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24          125329                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25          126123                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26          124549                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27          126539                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28          124540                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29          124292                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30          124285                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31          125100                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            96807                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            98738                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            98631                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            98730                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            98418                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            98959                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            99175                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            99263                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            99625                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            99910                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          100346                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           99142                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           99135                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           98928                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           98581                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           98780                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16           99034                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17           99100                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18           99183                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19          100068                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20           99299                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21           99376                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22           99176                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23           98883                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24           99021                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25           98953                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26           98571                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27           98591                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28           98320                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29           98412                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30           98374                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31           98629                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000067479652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples       184574                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.768223                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    73.695424                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       184551     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023           21      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30720-31231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       184574                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                 464674                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 590797                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 642568                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 452863                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                 357610                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                 336441                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                 297512                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                 233981                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 161210                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                 116810                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                103286                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                 87258                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                 77151                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                 63932                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                 21059                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                  3803                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                  2526                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                  1904                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                  1079                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                   231                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                   213                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                   185                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                   155                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                   137                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                   114                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                    92                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                    83                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                    61                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                    33                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                    23                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                    18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                    16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                    11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                  4018325                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4018325                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                    4018325                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                88.21                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                 3544106                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   468                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat               13387499524                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                  76887456500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat           308596634314                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                238316279670                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples       184574                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.153868                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.017752                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.433904                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          127783     69.23%     69.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            3771      2.04%     71.27% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           28977     15.70%     86.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            4199      2.27%     89.25% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3943      2.14%     91.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            4072      2.21%     93.59% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            3269      1.77%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23            2451      1.33%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24            1478      0.80%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25            1336      0.72%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26             797      0.43%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27             702      0.38%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28             492      0.27%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29             630      0.34%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30             150      0.08%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31              98      0.05%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::32              89      0.05%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::33              72      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::34              52      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::35              29      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::36              48      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::37              35      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::38              25      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::39              12      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::40              14      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::41               7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::42               7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::43               7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::44               5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::45               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::46               3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::47               2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::48               2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::49               3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::51               2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::52               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::53               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::55               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::59               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::61               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::81               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       184574                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 39158                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 44531                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                 56210                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                 74985                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                107001                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                139377                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                167317                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                191760                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                203418                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                221711                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                251350                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                249264                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                227203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                218436                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                199202                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                199648                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                201314                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                198837                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                 34870                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                 23637                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                 19003                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                 14356                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                 11155                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                  8780                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                  6998                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                  6437                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                  6016                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                  5470                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                  4846                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                  4384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                  3972                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                  3415                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                  2786                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                  2138                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                  1728                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                  1590                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                  1391                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                  1362                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                  1325                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                  1170                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                  1093                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                   910                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                   842                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                   762                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                   704                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                   539                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                   471                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                   474                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                   389                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                   373                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                   347                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                   331                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                   300                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                  220                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                  182                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                  152                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                  140                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                   85                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                   79                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                   59                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                   53                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                   44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                   34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                   14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                 3166214                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3166214                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                   3166214                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               88.74                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                2809749                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        33318304954.956264                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            648616209.696004                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           691.148432                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE   5771580314                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF   3456250000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT  67659683936                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        2094582919.564866                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            1145051572.089608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           5525280651.340723                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        6674073552.298981                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          53140691829.355141                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          3734781969.408024                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        33015373589.990578                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            645915370.464002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           689.436458                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE   6440922914                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF   3456250000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT  66990341336                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        2303745285.139166                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            1140283552.060810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           5495308956.815896                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        6674073552.298981                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          53009062364.210258                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          3734362057.440020                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.cpu.interrupts.pio          154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port       110127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port     12022301                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     12132582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12132582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.cpu.interrupts.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port      2507072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port    459810496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    462317876                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               462317876                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer1.occupancy              209694                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy           113100976                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer4.occupancy         22605270679                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              29.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy        20813240680                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             27.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4055400                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4055400    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4055400                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4022067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8077148                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            4005647                       # Transaction distribution
system.membus.trans_dist::WriteReq                 77                       # Transaction distribution
system.membus.trans_dist::WriteResp                77                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3168432                       # Transaction distribution
system.membus.trans_dist::CleanEvict           853393                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               43                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49633                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49633                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4005647                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     15718336                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          114                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        70605                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     18903285                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      5001126                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     15718336                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     10717210                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        19128181                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect      4900176                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong     13635832                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect      3195109                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong     15340899                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect          493                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong           44                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0       198676                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2       263016                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6       255772                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9       437482                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10       224657                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11        41773                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12       271719                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13         2803                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14       416662                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15        32943                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16        44653                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17         7607                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18         1878                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19         4319                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20         1031                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21         8705                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22         1403                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24        13654                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26         2426                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28        30039                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32        58245                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect         5039                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit         5966                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong         3098                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect     16189925                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong          706                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2        99573                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6       298228                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9       110129                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10       207159                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11       452815                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12       177690                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13         5804                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14       299905                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15        40670                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16       411064                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17        52858                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18         2604                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19        28593                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20         1354                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21         6624                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22         2720                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24        12770                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26         2213                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28        17812                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32        30295                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36        58583                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect      2300059                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1342                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong        11267                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS          103329                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        32224                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          96622882                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         52795575                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        71083                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           18663384                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1379414                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         7348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1089778                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      166319252                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    306507144                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.542628                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.313959                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    237790437     77.58%     77.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     34266456     11.18%     88.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8503988      2.77%     91.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5883220      1.92%     93.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      9414940      3.07%     96.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      7730509      2.52%     99.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       719717      0.23%     99.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       818463      0.27%     99.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1379414      0.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    306507144                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                176                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        63686                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         166240382                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              19723592                       # Number of loads committed
system.switch_cpus.commit.membars                1348                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        39453      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    108550080     65.27%     65.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        36378      0.02%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         4211      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           16      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           32      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     19723528     11.86%     77.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     37965426     22.83%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    166319252                       # Class of committed instruction
system.switch_cpus.commit.refs               57689082                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             166319252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.075501                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.075501                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     277552029                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      168056699                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7871233                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1570457                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          74789                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      19638758                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            19845228                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  3515                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            38012645                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3908                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            19128181                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8758465                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             279905842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         34006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              101825360                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes              10                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles        23510                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        35138                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          149578                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               4729                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.062195                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     26663262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      5104455                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.331085                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    306707270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.556805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.895368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        277213048     90.38%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3636528      1.19%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1976927      0.64%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2150894      0.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1203526      0.39%     93.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2360229      0.77%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1641084      0.54%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1929052      0.63%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         14595982      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    306707270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               128                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              136                       # number of floating regfile writes
system.switch_cpus.idleCycles                  842787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        80945                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         18716169                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.542913                       # Inst execution rate
system.switch_cpus.iew.exec_refs             57851760                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           38009892                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         4889245                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      19891849                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        29051                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        75942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     38063391                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    167410315                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      19841868                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        59202                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     166972902                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          54743                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      77598454                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          74789                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      77749015                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      6444480                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2295                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4002                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2166                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       168256                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        97900                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4002                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        52915                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        28030                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         102118451                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             166901778                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.773902                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          79029641                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.542682                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              166916930                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        248723196                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       110144396                       # number of integer regfile writes
system.switch_cpus.ipc                       0.325150                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.325150                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        47967      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     109063955     65.29%     65.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        38380      0.02%     65.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          6625      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           16      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           32      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     19856648     11.89%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     38025746     22.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           64      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           96      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      167039529                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             251                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          459                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          208                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          272                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              316762                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001896                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           25155      7.94%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          55806     17.62%     25.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        235758     74.43%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           16      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           27      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      167308073                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    641106957                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    166901570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    168505063                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          167378623                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         167039529                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        31692                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1091051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4330                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        24344                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1518633                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    306707270                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.544622                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.200541                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    235030799     76.63%     76.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     29095280      9.49%     86.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     14074803      4.59%     90.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     12899062      4.21%     94.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8615076      2.81%     97.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5490074      1.79%     99.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1385684      0.45%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        59257      0.02%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        57235      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    306707270                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.543130                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8759281                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   115                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads       156652                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21642                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     19891849                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     38063391                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        95300869                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           6366                       # number of misc regfile writes
system.switch_cpus.numCycles                307550057                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        84141284                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     162361499                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1131078                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         14783224                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents         49576                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     442782092                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      167706835                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    163918788                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          14264480                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      187419865                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          74789                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     192524827                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1557271                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          152                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    249993492                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       918662                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        27971                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         120152287                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        28074                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            472534781                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           335019382                       # The number of ROB writes
system.switch_cpus.timesIdled                    5247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side     12201127                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side    466523060                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy         3800133744                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        3808628121                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             5.0                       # Layer utilization (%)
system.tol3bus.snoopTraffic                 202779648                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         12742811                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.004938                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.070096                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               12679889     99.51%     99.51% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  62922      0.49%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           12742811                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4064026                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        62922                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      8132371                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          62922                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                         8674132                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp           4017024                       # Transaction distribution
system.tol3bus.trans_dist::WriteReq                77                       # Transaction distribution
system.tol3bus.trans_dist::WriteResp               77                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6389291                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1697105                       # Transaction distribution
system.tol3bus.trans_dist::HardPFReq          4651505                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              43                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             43                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            51535                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           51535                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      4017024                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  76887524250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.l3.prefetcher.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    76887514250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 807345542743500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               807345655230250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               12651660                       # Simulator instruction rate (inst/s)
host_mem_usage                               17068984                       # Number of bytes of host memory used
host_op_rate                                 21049637                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.93                       # Real time elapsed on the host
host_tick_rate                               14186986                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100310500                       # Number of instructions simulated
sim_ops                                     166898852                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000112                       # Number of seconds simulated
sim_ticks                                   112486750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 17609.245144                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 17609.245144                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher     45326197                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     45326197                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         2574                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         2574                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data        31050                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        31050                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        31050                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           31050                       # number of ReadReq hits
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        93150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        93150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        10550                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        10550                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  9608.695652                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9608.695652                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        91815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          91815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     14084250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14084250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014332                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014332                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     12597000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12597000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1311                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1311                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data       124200                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       124200                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data        10550                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        10550                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  9608.695652                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9608.695652                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data       122865                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           122865                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     14084250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     14084250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010749                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010749                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data         1335                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1335                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     12597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010556                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010556                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         1311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data       124200                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       124200                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data        10550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        10550                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 17609.245144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  9608.695652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14909.445817                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data       122865                       # number of overall hits
system.cpu.dcache.overall_hits::total          122865                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     14084250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     14084250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010749                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010749                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data         1335                       # number of overall misses
system.cpu.dcache.overall_misses::total          1335                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           24                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     45326197                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     12597000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     57923197                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010556                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031280                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         2574                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         1311                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3885                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued         2598                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         2598                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            72                       # number of prefetches that crossed the page
system.cpu.dcache.replacements                   3885                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            401.526176                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses           997485                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   676.859143                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   347.140857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.660995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.339005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          681                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1025          343                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.665039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1025     0.334961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs              4909                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses            997485                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1971092                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.writebacks::.writebacks         3885                       # number of writebacks
system.cpu.dcache.writebacks::total              3885                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            6                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs    69.750000                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs         1116                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        31050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        31050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        31050                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           31050                       # number of ReadReq hits
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst        31050                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        31050                       # number of demand (read+write) accesses
system.cpu.icache.demand_hits::.switch_cpus.inst        31050                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            31050                       # number of demand (read+write) hits
system.cpu.icache.overall_accesses::.switch_cpus.inst        31050                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        31050                       # number of overall (read+write) accesses
system.cpu.icache.overall_hits::.switch_cpus.inst        31050                       # number of overall hits
system.cpu.icache.overall_hits::total           31050                       # number of overall hits
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          343                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          12607.539062                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses           124200                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs               512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses            124200                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6455060                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     3.062500                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker           16                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs           49                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 62731.119968                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 62731.119968                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher    155824102                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total    155824102                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher         2484                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total         2484                       # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data         1311                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total         1311                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data       114625                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total       114625                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data       114625                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total       114625                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data         1251                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total         1251                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data      6877500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      6877500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.045767                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.045767                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data           60                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           60                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data      6877500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      6877500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.045767                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.045767                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data           60                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           60                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         2574                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         2574                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 28857.568966                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 28857.568966                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24792.692021                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 24792.692021                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1182                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total         1182                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher     40169736                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     40169736                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.540793                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.540793                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         1392                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total         1392                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           51                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total           51                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher     33247000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     33247000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.520979                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.520979                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         1341                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total         1341                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.WritebackDirty_accesses::.writebacks         3885                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total         3885                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks         3885                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total         3885                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher         2574                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data         1311                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         3885                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 28857.568966                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data       114625                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 32401.677686                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24792.692021                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data       114625                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 28639.900071                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.cpu.dcache.prefetcher         1182                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data         1251                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total            2433                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher     40169736                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data      6877500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     47047236                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.540793                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.045767                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.373745                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher         1392                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data           60                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          1452                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           51                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher     33247000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data      6877500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     40124500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.520979                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.045767                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.360618                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         1341                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data           60                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         1401                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher         2574                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data         1311                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         3885                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 28857.568966                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data       114625                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 32401.677686                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24792.692021                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 62731.119968                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data       114625                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50437.220592                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.cpu.dcache.prefetcher         1182                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data         1251                       # number of overall hits
system.cpu.l2cache.overall_hits::total           2433                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher     40169736                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data      6877500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     47047236                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.540793                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.045767                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.373745                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher         1392                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data           60                       # number of overall misses
system.cpu.l2cache.overall_misses::total         1452                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           51                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     33247000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher    155824102                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data      6877500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    195948602                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.520979                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.045767                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         1341                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher         2484                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data           60                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         3885                       # number of overall MSHR misses
system.cpu.l2cache.prefetcher.num_hwpf_issued         2622                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfIdentified         2820                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage           84                       # number of prefetches that crossed the page
system.cpu.l2cache.replacements                  3883                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          338                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         3055                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          639                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0            6                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1           48                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2           10                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.496679                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses           66043                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1413.712093                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher  2618.287907                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data           64                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.345145                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.639230                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.015625                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         4032                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025           64                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.984375                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.015625                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs             7979                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses            66043                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse                4096                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs              19921                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.writebacks::.writebacks         3883                       # number of writebacks
system.cpu.l2cache.writebacks::total             3883                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numExitSignal                            0                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               0                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        11655                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total             11655                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       497280                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total             497280                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy        3889980                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          3.5                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy       3273804                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic                248512                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples        11802                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.000169                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.013017                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0              11800     99.98%     99.98% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1                  2      0.02%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total          11802                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests         3885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests         7770                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops            2                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                        7917                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp          2574                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty         7768                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict            2                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq         4032                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq         1311                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp         1311                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq         2574                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.DataMeta::0                               0                       # Distribution of access
system.l3.DataMeta::1                               0                       # Distribution of access
system.l3.DataMeta::2                               0                       # Distribution of access
system.l3.DataMeta::3                               0                       # Distribution of access
system.l3.HardPFReq_avg_mshr_miss_latency::.l3.prefetcher 95040.264174                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_avg_mshr_miss_latency::total 95040.264174                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_mshr_miss_latency::.l3.prefetcher    231328003                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_latency::total    231328003                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_misses::.l3.prefetcher         2434                       # number of HardPFReq MSHR misses
system.l3.HardPFReq_mshr_misses::total           2434                       # number of HardPFReq MSHR misses
system.l3.ReadExReq_accesses::.switch_cpus.data           60                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                60                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data       112875                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total       112875                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data       112875                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total       112875                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_miss_latency::.switch_cpus.data      6772500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total       6772500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data           60                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  60                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data      6772500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total      6772500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data           60                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             60                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.dcache.prefetcher         1341                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.cpu.l2cache.prefetcher         2484                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          3825                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher       116120                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 106318.448457                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 107312.520622                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher       105750                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 106145.554681                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 106111.430625                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.cpu.dcache.prefetcher         1191                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.cpu.l2cache.prefetcher         1155                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              2346                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher     17418000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher    141297218                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    158715218                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.111857                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher     0.535024                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.386667                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.dcache.prefetcher          150                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.cpu.l2cache.prefetcher         1329                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1479                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.cpu.l2cache.prefetcher           58                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::total           88                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher     12690000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher    134911000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    147601000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.089485                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher     0.511675                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.363660                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          120                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher         1271                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1391                       # number of ReadSharedReq MSHR misses
system.l3.WritebackDirty_accesses::.writebacks         3883                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total         3883                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks         3883                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total             3883                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.dcache.prefetcher         1341                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.l2cache.prefetcher         2484                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data           60                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 3885                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.dcache.prefetcher       116120                       # average overall miss latency
system.l3.demand_avg_miss_latency::.cpu.l2cache.prefetcher 106318.448457                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data       112875                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 107529.381417                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher       105750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 106145.554681                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data       112875                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 106391.109580                       # average overall mshr miss latency
system.l3.demand_hits::.cpu.dcache.prefetcher         1191                       # number of demand (read+write) hits
system.l3.demand_hits::.cpu.l2cache.prefetcher         1155                       # number of demand (read+write) hits
system.l3.demand_hits::total                     2346                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.cpu.dcache.prefetcher     17418000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.cpu.l2cache.prefetcher    141297218                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data      6772500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        165487718                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.dcache.prefetcher     0.111857                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.l2cache.prefetcher     0.535024                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.396139                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.dcache.prefetcher          150                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.l2cache.prefetcher         1329                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data           60                       # number of demand (read+write) misses
system.l3.demand_misses::total                   1539                       # number of demand (read+write) misses
system.l3.demand_mshr_hits::.cpu.dcache.prefetcher           30                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.cpu.l2cache.prefetcher           58                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::total                  88                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_miss_latency::.cpu.dcache.prefetcher     12690000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.cpu.l2cache.prefetcher    134911000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data      6772500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    154373500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.089485                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.cpu.l2cache.prefetcher     0.511675                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.373488                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.dcache.prefetcher          120                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.cpu.l2cache.prefetcher         1271                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data           60                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              1451                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.dcache.prefetcher         1341                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.l2cache.prefetcher         2484                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data           60                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                3885                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.dcache.prefetcher       116120                       # average overall miss latency
system.l3.overall_avg_miss_latency::.cpu.l2cache.prefetcher 106318.448457                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data       112875                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 107529.381417                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher       105750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 106145.554681                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.l3.prefetcher 95040.264174                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data       112875                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 99279.666152                       # average overall mshr miss latency
system.l3.overall_hits::.cpu.dcache.prefetcher         1191                       # number of overall hits
system.l3.overall_hits::.cpu.l2cache.prefetcher         1155                       # number of overall hits
system.l3.overall_hits::total                    2346                       # number of overall hits
system.l3.overall_miss_latency::.cpu.dcache.prefetcher     17418000                       # number of overall miss cycles
system.l3.overall_miss_latency::.cpu.l2cache.prefetcher    141297218                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data      6772500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       165487718                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.dcache.prefetcher     0.111857                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.l2cache.prefetcher     0.535024                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.396139                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.dcache.prefetcher          150                       # number of overall misses
system.l3.overall_misses::.cpu.l2cache.prefetcher         1329                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data           60                       # number of overall misses
system.l3.overall_misses::total                  1539                       # number of overall misses
system.l3.overall_mshr_hits::.cpu.dcache.prefetcher           30                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.cpu.l2cache.prefetcher           58                       # number of overall MSHR hits
system.l3.overall_mshr_hits::total                 88                       # number of overall MSHR hits
system.l3.overall_mshr_miss_latency::.cpu.dcache.prefetcher     12690000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.cpu.l2cache.prefetcher    134911000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.l3.prefetcher    231328003                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data      6772500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    385701503                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.089485                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.cpu.l2cache.prefetcher     0.511675                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.dcache.prefetcher          120                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.cpu.l2cache.prefetcher         1271                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.l3.prefetcher         2434                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data           60                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             3885                       # number of overall MSHR misses
system.l3.prefetcher.num_hwpf_issued             2752                       # number of hwpf issued
system.l3.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l3.prefetcher.pfIdentified                3054                       # number of prefetch candidates identified
system.l3.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l3.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l3.prefetcher.pfSpanPage                    24                       # number of prefetches that crossed the page
system.l3.replacements                           3879                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          334                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         3056                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        28727                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3           68                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           48                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          528                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::3            1                       # Occupied blocks per task id
system.l3.tags.avg_refs                      2.482331                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                   128167                       # Number of data accesses
system.l3.tags.occ_blocks::.cpu.dcache.prefetcher  1108.251919                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.l2cache.prefetcher 10770.325387                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.l3.prefetcher 20306.011228                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker     2.874107                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     6.411466                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   574.125893                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.dcache.prefetcher     0.033821                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.l2cache.prefetcher     0.328684                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.l3.prefetcher     0.619690                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000088                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000196                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.017521                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         32185                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           583                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.982208                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.017792                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                     36647                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                    128167                       # Number of tag accesses
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                       90970                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.unused_prefetches                        10                       # number of HardPF blocks evicted w/o reference
system.l3.writebacks::.writebacks                3865                       # number of writebacks
system.l3.writebacks::total                      3865                       # number of writebacks
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     50.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState                 28                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        2227572.614400                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           416.647983                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE    107586750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF      4900000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        35177827.238400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        9461977.694400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          46867377.547200                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        2227572.614400                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           416.647983                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE    107586750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF      4900000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        35177827.238400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        9461977.694400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          46867377.547200                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     14518.97                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               64114.16                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples      3865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.dcache.prefetcher::samples       120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.l2cache.prefetcher::samples      1281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l3.prefetcher::samples      2424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    46622.16                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     2210.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  2210.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      7.71                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2197.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2199.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     59.08                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       22.95                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   11.51                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  11.44                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.cpu.dcache.prefetcher     68274708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.l2cache.prefetcher    728832507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.l3.prefetcher   1379149100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     34137354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2210393669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2199014551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.dcache.prefetcher     68274708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.l2cache.prefetcher    728832507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.l3.prefetcher   1379149100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     34137354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4409408219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2199014551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2199014551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples         1094                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   452.095064                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   349.713724                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   321.230329                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127           36      3.29%      3.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          420     38.39%     41.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           57      5.21%     46.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          242     22.12%     69.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           46      4.20%     73.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           41      3.75%     76.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           37      3.38%     80.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           18      1.65%     81.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          197     18.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         1094                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                248640                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                 248640                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                 247168                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys              247360                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.cpu.dcache.prefetcher         7680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.l2cache.prefetcher        81984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.l3.prefetcher       155136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            248640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks       247360                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         247360                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.dcache.prefetcher          120                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.l2cache.prefetcher         1281                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.l3.prefetcher         2424                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.dcache.prefetcher     64678.53                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.l2cache.prefetcher     66224.88                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.l3.prefetcher     62801.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     70935.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.dcache.prefetcher         7680                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.l2cache.prefetcher        81984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.l3.prefetcher       155136                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.dcache.prefetcher 68274707.910042732954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.l2cache.prefetcher 728832506.939706206322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.l3.prefetcher 1379149099.782863140106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 34137353.955021366477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.dcache.prefetcher      7761424                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.l2cache.prefetcher     84834068                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.l3.prefetcher    152231897                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data      4256122                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks         3865                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1596377.35                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks       247168                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2197307682.904875278473                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks   6169998440                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds          209                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               9389                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState              3734                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds          209                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.dcache.prefetcher          120                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.l2cache.prefetcher         1281                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.l3.prefetcher         2424                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data           60                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               3885                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks         3865                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              3865                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   85.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              142                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             295                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17             272                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18             128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19             128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20             128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21             128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22             104                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              270                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              102                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               26                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               15                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               28                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               14                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              57                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13             117                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14             123                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15             106                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16             109                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17             122                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18             102                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19             120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20             111                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21              98                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22              59                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23             178                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24             256                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25             240                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26             256                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27             251                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28             256                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29             267                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30             261                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31             278                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000009281652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples          209                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     18.545455                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    18.424950                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     2.359329                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12               1      0.48%      0.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14               2      0.96%      1.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::15               2      0.96%      2.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16              10      4.78%      7.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18             156     74.64%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::19               3      1.44%     83.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20              11      5.26%     88.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::21              12      5.74%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::23               7      3.35%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::27               3      1.44%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::29               1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38               1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          209                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    470                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    473                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    479                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    438                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    435                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    427                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    398                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    495                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    176                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                    10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     3885                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 3885                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       3885                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                82.78                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                    3216                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                  12944820                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    112522000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat              249083511                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                   181127091                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples          209                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.478469                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.385101                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.004986                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16              24     11.48%     11.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               2      0.96%     12.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             140     66.99%     79.43% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               5      2.39%     81.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              13      6.22%     88.04% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              10      4.78%     92.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               7      3.35%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               4      1.91%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               2      0.96%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29               1      0.48%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30               1      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          209                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                   175                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                   186                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                   194                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                   199                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                   206                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                   207                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                   209                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                   221                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                   222                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                   233                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                   252                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                   252                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                   228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                   215                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                   215                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                   209                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                   210                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                   212                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                    3865                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                3865                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                      3865                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               88.90                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                   3436                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        52229016.033600                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            901319.328000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           658.994849                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE       841488                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF      4900000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT    106745262                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        659064.268800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            1591175.275200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           7167203.971200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        9461977.694400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          74128188.859200                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          2118432.288000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        52507462.610400                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            806197.392000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           668.026984                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE       904272                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF      4900000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT    106682478                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        466837.190400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            1420495.574400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           3488971.852800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        9461977.694400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          75144184.298400                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          6992241.984000                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port        11633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        11641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port       495616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       495616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  495616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer3.occupancy               14000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy            24538213                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              21.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           19824654                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             17.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3885                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3885    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3885                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7762                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               3819                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3865                       # Transaction distribution
system.membus.trans_dist::CleanEvict               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq                60                       # Transaction distribution
system.membus.trans_dist::ReadExResp               60                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3825                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        55890                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        72450                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        10350                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        55890                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        45540                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           72450                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect        16560                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong        55890                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect        16560                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong        55890                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0         2070                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2         4140                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6         2070                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9         2070                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11         2070                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect        60030                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6         4140                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9         4140                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11         2070                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15         2070                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect        12420                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            393300                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           207000                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branches              72450                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             0                       # number cycles where commit BW limit reached
system.switch_cpus.commit.committedInsts       310500                       # Number of instructions committed
system.switch_cpus.commit.committedOps         579600                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       449946                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.288155                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.783382                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       225084     50.02%     50.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        99801     22.18%     72.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        28581      6.35%     78.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        21608      4.80%     83.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        33964      7.55%     90.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        29158      6.48%     97.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         6083      1.35%     98.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         5667      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            7                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       449946                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts            579600                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 62100                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       424350     73.21%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        62100     10.71%     83.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        93150     16.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       579600                       # Class of committed instruction
system.switch_cpus.commit.refs                 155250                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              310500                       # Number of Instructions Simulated
system.switch_cpus.committedOps                579600                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.449101                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.449101                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        356796                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         579600                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            20700                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             10350                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         62100                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               62100                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               93150                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               72450                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             31050                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                356796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.Insts                 310500                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branchRate          0.161019                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        93150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        10350                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.690083                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       449946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.288155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.720985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           356796     79.30%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                0      0.00%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            10350      2.30%     81.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            10350      2.30%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                0      0.00%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10350      2.30%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            10350      2.30%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                0      0.00%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            51750     11.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       449946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            72450                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.288155                       # Inst execution rate
system.switch_cpus.iew.exec_refs               155250                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              93150                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               0                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         62100                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        93150                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       579600                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         62100                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        579600                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              0                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        31050                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            394980                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                579600                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.770925                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            304500                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.288155                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 579600                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           755550                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          414001                       # number of integer regfile writes
system.switch_cpus.ipc                       0.690083                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.690083                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        424350     73.21%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        62100     10.71%     83.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        93150     16.07%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         579600                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         579600                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      1609146                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       579600                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       579600                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             579600                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            579600                       # Number of instructions issued
system.switch_cpus.iq.issued_per_cycle::samples       449946                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.288155                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.752278                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       242472     53.89%     53.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        53624     11.92%     65.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        60219     13.38%     79.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        16961      3.77%     82.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        39953      8.88%     91.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        25459      5.66%     97.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11258      2.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       449946                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.288155                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               31050                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        62100                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        93150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          300150                       # number of misc regfile reads
system.switch_cpus.numCycles                   449946                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.CommittedMaps        621000                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles            46575                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups       1449000                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         579600                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       621000                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             46575                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         340779                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.UnblockCycles        356796                       # Number of cycles rename is unblocking
system.switch_cpus.rename.int_rename_lookups       755550                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            403650                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              1029546                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1159200                       # The number of ROB writes
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side        11651                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side       497024                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy            3887968                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           3293967                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol3bus.snoopTraffic                    247360                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            12166                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000986                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.031392                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  12154     99.90%     99.90% # Request fanout histogram
system.tol3bus.snoop_fanout::1                     12      0.10%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              12166                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests         3883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests         7768                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops             12                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                            8281                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp              3823                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         7748                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              14                       # Transaction distribution
system.tol3bus.trans_dist::HardPFReq             4402                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq               60                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp              60                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         3825                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF    112486750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.l3.prefetcher.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      112486750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED    112486750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
