// Seed: 678956527
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  uwire id_3,
    output tri   id_4
);
  logic id_6, id_7;
  assign id_7 = id_3(id_7) - id_1;
  wire id_8;
  ;
  assign module_1.id_16 = 0;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_9 = 32'd89
) (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input uwire id_5,
    output uwire id_6,
    input tri id_7,
    input supply1 id_8,
    input uwire _id_9,
    input wor id_10,
    input supply1 id_11,
    input tri id_12,
    output wor id_13,
    input tri id_14[-1  !=  id_9 : -1 'b0],
    input tri1 id_15[-1 : -1],
    input tri1 id_16,
    input wor id_17
);
  module_0 modCall_1 (
      id_5,
      id_11,
      id_13,
      id_4,
      id_13
  );
endmodule
