EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
PROJECT,"RESDMAC"
REVISION,"RESDMAC"
PROJECT_FILE,"C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.qpf"
TIME,"Sat Jan 07 20:15:55 2023"
TIME_SECONDS,"1673122555"
FAMILY,"Cyclone II"
DEVICE,"EP2C5"
PACKAGE,"TQFP"
PART,"EP2C5T144C8"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
MIN_JUNCTION_TEMPERATURE,"0"
MAX_JUNCTION_TEMPERATURE,"85"
POWER_PRESET_COOLING_SOLUTION,"23 mm heat sink with 200 LFpM airflow"
POWER_BOARD_THERMAL_MODEL,"None (Conservative)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"10.00"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"4.30"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1,3.30,2,3.30,3,3.30,4,3.30,
RAIL_VOLTAGES,,VCCINT,1.200,


BLOCK,I/O,count,3,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"INPUT_PIN",io_bank,"4",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,16,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"2",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0.5625",vod,"0",slew_rate,"0"
BLOCK,I/O,count,3,avg_toggle_rate,"1875000.400000",avg_toggle_rate_ratio,"0.075000",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"2",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0.5",vod,"0",slew_rate,"0"
BLOCK,I/O,count,2,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"OPEN_DRAIN_BIDIR_PIN",io_bank,"2",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,7,avg_toggle_rate,"2678571.571429",avg_toggle_rate_ratio,"0.107143",avg_fanout,"0.000000",fmax,"25",io_mode,"INPUT_PIN",io_bank,"1",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,2,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"1",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",io_bank,"3",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,3,avg_toggle_rate,"1407978.041667",avg_toggle_rate_ratio,"0.056319",avg_fanout,"0.000000",fmax,"25",io_mode,"OUTPUT_PIN",io_bank,"1",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,2,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"3",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0.25",vod,"0",slew_rate,"0"
BLOCK,I/O,count,12,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"3",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0.5625",vod,"0",slew_rate,"0"
BLOCK,I/O,count,4,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"1",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0.25",vod,"0",slew_rate,"0"
BLOCK,I/O,count,3,avg_toggle_rate,"18750000.000000",avg_toggle_rate_ratio,"0.750000",avg_fanout,"0.000000",fmax,"25",io_mode,"INPUT_PIN",io_bank,"3",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,1,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"OPEN_DRAIN_BIDIR_PIN",io_bank,"3",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,2,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"4",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0.25",vod,"0",slew_rate,"0"
BLOCK,I/O,count,4,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"BIDIR_PIN",io_bank,"4",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0.5625",vod,"0",slew_rate,"0"
BLOCK,I/O,count,8,avg_toggle_rate,"2478938.031250",avg_toggle_rate_ratio,"0.099158",avg_fanout,"0.000000",fmax,"25",io_mode,"OUTPUT_PIN",io_bank,"4",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,2,avg_toggle_rate,"1754752.828125",avg_toggle_rate_ratio,"0.070190",avg_fanout,"0.000000",fmax,"25",io_mode,"OPEN_DRAIN_OUTPUT_PIN",io_bank,"4",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,1,avg_toggle_rate,"1562500.000000",avg_toggle_rate_ratio,"0.062500",avg_fanout,"0.000000",fmax,"25",io_mode,"OUTPUT_PIN",io_bank,"2",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0.5",vod,"0",slew_rate,"0"
BLOCK,Combinational cell,count,1,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0"
BLOCK,Combinational cell,count,662,avg_toggle_rate,"2252133.521487",avg_toggle_rate_ratio,"0.090085",avg_fanout,"2.283988",fmax,"25"
BLOCK,Register cell,count,396,avg_toggle_rate,"3032156.511364",avg_toggle_rate_ratio,"0.121286",avg_fanout,"3.512626",fmax,"25"
BLOCK,Clock control block,count,1,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"16.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"16",num_lc_comb_fanout,"0",num_lc_ff_fanout,"16",sum_lc_ff_clkena_static_prob,"16",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"32.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"32",num_lc_comb_fanout,"0",num_lc_ff_fanout,"32",sum_lc_ff_clkena_static_prob,"32",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"1001930.250000",avg_toggle_rate_ratio,"0.040077",avg_fanout,"64.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"64",num_lc_comb_fanout,"0",num_lc_ff_fanout,"64",sum_lc_ff_clkena_static_prob,"8",avg_lc_ff_clk_ena_static_prob,"0.125",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"50000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"32.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"32",num_lc_comb_fanout,"0",num_lc_ff_fanout,"32",sum_lc_ff_clkena_static_prob,"31",avg_lc_ff_clk_ena_static_prob,"0.96875",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"1001930.250000",avg_toggle_rate_ratio,"0.040077",avg_fanout,"64.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"64",num_lc_comb_fanout,"0",num_lc_ff_fanout,"64",sum_lc_ff_clkena_static_prob,"8",avg_lc_ff_clk_ena_static_prob,"0.125",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"2621460.000000",avg_toggle_rate_ratio,"0.104858",avg_fanout,"64.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"64",num_lc_comb_fanout,"0",num_lc_ff_fanout,"64",sum_lc_ff_clkena_static_prob,"8",avg_lc_ff_clk_ena_static_prob,"0.125",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"2621460.000000",avg_toggle_rate_ratio,"0.104858",avg_fanout,"64.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"64",num_lc_comb_fanout,"0",num_lc_ff_fanout,"64",sum_lc_ff_clkena_static_prob,"8",avg_lc_ff_clk_ena_static_prob,"0.125",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"8.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"8",num_lc_comb_fanout,"0",num_lc_ff_fanout,"8",sum_lc_ff_clkena_static_prob,"8",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
