
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22996 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 409.285 ; gain = 96.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'muxPC' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/muxPC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'muxPC' (1#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/muxPC.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (2#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/ProgramCounter.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstrMem' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/InstrMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstrMem' (3#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/InstrMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (4#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_fetch' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/register_fetch.v:22]
INFO: [Synth 8-6155] done synthesizing module 'register_fetch' (5#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/register_fetch.v:22]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Fetch' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/InstrFetch.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Fetch' (6#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/InstrFetch.v:25]
INFO: [Synth 8-6157] synthesizing module 'SignExtend' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/SignExtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignExtend' (7#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/SignExtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:23]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[29] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[28] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[27] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[26] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[25] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[24] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[23] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[22] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[21] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[20] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[19] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[18] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[17] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[16] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[15] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[14] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[13] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[12] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[11] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[10] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[9] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[8] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[7] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[6] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[5] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[4] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[3] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[2] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
WARNING: [Synth 8-6014] Unused sequential element registers_reg[1] was removed.  [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:96]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (8#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_decode_execute' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/register_decode_execute.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_decode_execute' (9#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/register_decode_execute.v:5]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-6157] synthesizing module 'PCTarget' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/PCTarget.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCTarget' (11#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/PCTarget.v:22]
INFO: [Synth 8-6157] synthesizing module 'mux_execute' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/mux_execute.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux_execute' (12#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/mux_execute.v:22]
INFO: [Synth 8-6157] synthesizing module 'register_execute_mem' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/register_execute_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_execute_mem' (13#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/register_execute_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Data_Mem.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (14#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Data_Mem.v:22]
INFO: [Synth 8-6157] synthesizing module 'register_mem_wb' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/register_mem_wb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'register_mem_wb' (15#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/register_mem_wb.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_wb' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/mux_wb.v:22]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_wb' (16#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/mux_wb.v:22]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (17#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'forward1_mux' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/forward1_mux.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forward1_mux' (18#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/forward1_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'forward2_mux' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/forward2_mux.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forward2_mux' (19#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/forward2_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/hazard_unit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (20#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/hazard_unit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'main' (21#1) [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port ResultSrcE[1]
WARNING: [Synth 8-3331] design controller has unconnected port funct7
WARNING: [Synth 8-3331] design InstrMem has unconnected port PCF[1]
WARNING: [Synth 8-3331] design InstrMem has unconnected port PCF[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 475.949 ; gain = 163.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 475.949 ; gain = 163.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 475.949 ; gain = 163.531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "instr_mem_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "data_mem_reg[255]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[254]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[253]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[252]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[251]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[250]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[249]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[248]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[247]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[246]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[245]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[244]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[243]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[242]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[241]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[240]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[239]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[238]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[237]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[236]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[235]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[234]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[233]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[232]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[231]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[230]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[229]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[228]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[227]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[226]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[225]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[224]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[223]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[222]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[221]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[220]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[219]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[218]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[217]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[216]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[215]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[214]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[213]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[212]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[211]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[210]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[209]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[208]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[207]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[206]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[205]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[204]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[203]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[202]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[201]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[200]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[199]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[198]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[197]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[196]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[195]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[194]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[193]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[192]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[191]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[190]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[189]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[188]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[187]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[186]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[185]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[184]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[183]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[182]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[181]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[180]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[179]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[178]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[177]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[176]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[175]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[174]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[173]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[172]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[171]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[170]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[169]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[168]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[167]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[166]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[165]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[164]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[163]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[162]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[161]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[160]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[159]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[158]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[157]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[156]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "MemWriteD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWriteD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BranchD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "JumpD" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 633.895 ; gain = 321.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 274   
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  15 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 259   
	   7 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module muxPC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstrMem 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module register_fetch 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module SignExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module register_decode_execute 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PCTarget 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux_execute 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module register_execute_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Data_Mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 256   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
Module register_mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mux_wb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module forward1_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module forward2_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module hazard_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/ALU.v:78]
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-5546] ROM "cu/MemWriteD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cu/RegWriteD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cu/BranchD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cu/JumpD" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design main has port checkx1[31] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[30] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[29] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[28] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[27] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[26] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[25] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[24] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[23] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[22] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[21] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[20] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[19] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[18] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[17] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[16] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[15] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[14] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[13] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[12] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[11] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[10] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[9] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[8] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[7] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[6] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[5] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[4] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx1[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port checkx1[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port checkx1[0] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[31] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[30] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[29] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[28] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[27] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[26] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[25] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[24] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[23] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[22] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[21] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[20] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[19] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[18] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[17] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[16] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[15] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[14] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[13] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[12] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[11] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[10] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[9] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[8] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[7] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[6] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[5] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[4] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx2[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port checkx2[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port checkx2[0] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[31] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[30] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[29] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[28] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[27] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[26] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[25] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[24] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[23] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[22] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[21] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[20] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[19] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[18] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[17] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[16] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[15] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[14] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[13] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[12] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[11] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[10] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[9] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[8] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[7] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[6] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[5] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[4] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx3[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port checkx3[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port checkx3[0] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx4[31] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx4[30] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx4[29] driven by constant 0
WARNING: [Synth 8-3917] design main has port checkx4[28] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][31]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][30]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][29]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][28]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][27]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][26]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][25]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][24]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][23]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][22]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][21]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][20]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][19]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][18]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][17]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][16]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][15]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][14]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][13]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][12]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][11]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][10]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][9]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][8]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][7]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][6]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][5]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][4]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][3]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][2]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][1]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[255][0]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][31]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][30]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][29]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][28]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][27]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][26]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][25]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][24]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][23]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][22]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][21]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][20]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][19]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][18]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][17]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][16]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][15]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][14]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][13]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][12]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][11]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][10]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][9]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][8]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][7]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][6]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][5]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][4]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][3]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][2]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][1]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[254][0]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][31]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][30]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][29]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][28]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][27]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][26]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][25]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][24]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][23]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][22]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][21]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][20]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][19]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][18]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][17]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][16]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][15]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][14]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][13]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][12]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][11]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][10]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][9]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][8]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][7]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][6]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][5]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][4]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][3]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][2]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][1]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[253][0]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[252][31]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[252][30]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[252][29]) is unused and will be removed from module Data_Mem.
WARNING: [Synth 8-3332] Sequential element (data_mem_reg[252][28]) is unused and will be removed from module Data_Mem.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 634.488 ; gain = 322.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 634.488 ; gain = 322.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 634.488 ; gain = 322.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 634.488 ; gain = 322.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 634.488 ; gain = 322.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 634.488 ; gain = 322.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 634.488 ; gain = 322.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 634.488 ; gain = 322.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 634.488 ; gain = 322.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |   192|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   192|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 634.488 ; gain = 322.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8997 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 634.488 ; gain = 322.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 634.488 ; gain = 322.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 233 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 725.195 ; gain = 425.645
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/RV32I-Pipelined-processor/Pipelined Processor/Pipelined Processor.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 725.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan  1 16:16:23 2024...
