# 100DaysofRTL
<hr>
<h3>HiðŸ‘‹, I'm Ekansh Bansal, and I'm currently immersing myself in the world of VLSIðŸŽ¯, focusing on RTL design using Verilog HDL. My goal is to learn RTL within 100 days, and I rely on Xilinx Vivado 2022.2 Design Suite for synthesizing and simulating RTL codes. This powerful tool allows me to efficiently develop complex digital circuits, including FPGAs and ASICs. I'm excited about my journey and the potential it holds for equipping me with valuable skills that I can apply to real-world problems in the future.</h3>
<hr><h4>
Day: 1-> Behavioral Modeling Style <br><br>
Day: 2-> Structral Modeling Style<br><br>
Day: 3-> Gate Level Modeling Style<br><br>
Day: 4-> Switch Level Modeling Style<br>
<hr>
Day: 5-> Universal Logic Gates using Switch Level Modeling<br><br>
Day: 6-> Even Parity Generator and Checker<br><br>
Day: 7-> Half Adder & Full Adder <br><br>
Day: 8-> Half Subtractor & Full Subtractor<br><br>
Day: 9->  Half Adder, Full Adder, Half Subtractor, Full Subtractor using Nand Gate<br><br>
Day: 10-> 4 bit Parallel Adder<br><br>
Day: 11-> Adder cum Subtractor <br><br>
Day: 12-> Carry Look Ahead Generator<br><br>
Day: 13-> Carry Select Adder<br><br>
Day: 14-> Carry Skip Adder<br><br>
Day: 15-> 4 bit Multiplier<br><br>
Day: 16-> 4 bit Divider<br><br>
Day: 17-> N bit Comparator<br><br>
Day: 18-> Multiplexer [2:1] <br><br>
Day: 19-> [4:1] Mux using [2:1]<br><br> 
Day: 20-> [8:1] Mux using [4:1] and [2:1]<br> <br>
Day: 21-> Basic Logic Gates using Mux<br><br>
Day: 22-> Universal Logic Gates using Mux<br><br>
Day: 23-> Special Logic Gates using Mux<br><br>
Day: 24-> DeMultiplexer [1:2]<br><br>
Day: 25-> DeMultiplexer[1:8] using [1:2]<br><br>
Day: 26-> Basic Logic Gates using Dmux<br><br> 
Day: 27-> Universal Logic Gates using Dmux<br> <br>
Day: 28-> Special Logic Gates using Dmux <br><br>
Day: 29-> Encoder [8:3]<br><br>
Day: 30-> Priority Encoder<br><br>
Day: 31-> Decoder [3:8] <br><br>
Day: 32-> Basic Logic Gates using Decoder<br><br> 
Day: 33-> Universal Logic Gates using Decoder<br> <br>
Day: 34-> Special Logic Gates using Decoder <br><br>
<hr>
Day: 35-> N bit number Square [N -> N^2] <br><br>
Day: 36-> Input Majority Circuit [3]<br><br>
Day: 37-> Binary to Gray code Converter<br><br>
Day: 38-> Gray code to Binary Converter<br><br>
Day: 39-> Binary to Excess-3 code Converter<br><br>
Day: 40-> Binary to BCD Converter<br><br>
Day: 41-> BCD 2 Excess-3 code Converter<br><br>
Day: 42-> BCD to 7-Segment Converter<br><br>
Day: 43-> Booth Algorithm <br><br>
Day: 44-> Vedic Multiplier [2Ã—2]<br><br>
Day: 45-> Vedic Multiplier [4Ã—4] using [2Ã—2]<br><br>
<hr >
Day: 46-> Asynchronous and Synchronous Reset<br><br>
Day: 47-> SR Latch & FF<br><br>
Day: 48-> SR FF using UDP(user define primitives)<br><br>
Day: 49-> JK Latch & FF<br><br>
Day: 50-> JK FF using UDP(user define primitives) <br><br>
Day: 51-> D FF<br><br>
Day: 52-> D FF using UDP(user define primitives)<br><br>
Day: 53-> Dual Edge Triggered FF<br><br>
<hr >
Day: 54-> SISO Register<br><br>
Day: 55-> SIPO Register<br><br>
Day: 56-> PISO Register<br><br>
Day: 57-> PIPO Register<br><br>
Day: 58-> Linear Feedback Shift Register (LFSR)<br><br>
Day: 59-> Universal Shift Register<br><br>
Day: 60-> Barrel Shift Register<br><br>
<hr>
Day: 61-> Mod-N Counter<br><br>
Day: 62-> Synchronous Counter<br><br>
Day: 63-> up/down Counter<br><br>
Day: 64-> Ring Counter<br><br>
Day: 65-> Johnson Couter<br><br>
Day: 66-> Gray Counter<br><br>
<hr >
Day: 67-> Clock Divider<br><br>
Day: 68-> Frequency Divider {even}<br><br>
Day: 69-> Frequency Divider {odd}<br><br>
Day: 70-> Frequency Divider {decimal}<br><br>
<hr> 
Day: 71-> One-HOT FSM(finite state machine)<br><br>
Day: 72-> FSM Mealy_Overlapping<br><br>
Day: 73-> FSM Mealy_Non-Overlapping<br><br>
Day: 74-> FSM Moore_Overlapping<br><br>
Day: 75-> FSM Mealy_Overlapping<br><br>
Day: 76-> Two sequence detector using FSM<br><br>
<hr>
Day: 77-> Trafic Light Controller via FSM <br><br>
Day: 78-> Finding Factorial of a number<br><br>
Day: 79-> Fibbonaci series<br><br>
Day: 80-> Checking Armstrong Number <br><br>
Day: 81-> Finding Pallindrome of a number<br><br>
Day: 82-> Checking Prime or not<br><br>
<hr>
Day: 83-> Single Port RAM<br><br>
Day: 84-> Dual Port RAM<br><br>
Day: 85-> Single Port ROM<br><br>
Day: 86-> Dual Port ROM<br><br>
<hr>
Day: 87-> 16 bit ALU<br><br>
Day: 88-> Round Robin Arbiter<br><br>
Day: 89-> Fixed Priority Arbiter<br><br>
Day: 90-> Greatest Common Divisor(GCD) via Behavioral Modelling<br><br>
Day: 91-> Greatest Common Divisor(GCD) via FSM<br><br>
Day: 92-> Bistable Multivibrator <br><br>
Day: 93-> Astable multivibrator<br><br>
<hr>
Day: 94-> Running_LED<br><br>
Day: 95-> I2C<br><br>
Day: 96-> SPI<br><br>
Day: 97-> BIST for SW & LED<br><br>
Day: 98-> LCD<br><br>
Day: 99-> PWM<br><br>
Day: 100-> Vending Machine<br><br>
</h4><hr>
