INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'op' is not allowed [D:/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:33]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rs' is not allowed [D:/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rt' is not allowed [D:/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd' is not allowed [D:/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sign_extend' is not allowed [D:/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'func' is not allowed [D:/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sim_1/new/Instruction_memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory_tb
