All values are equal!
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/clyybber/builds/vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_EntryConv_top glbl -Oenable_linking_all_libraries -prj EntryConv.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s EntryConv -debug all 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/ip/xil_defaultlib/EntryConv_fadd_32ns_32ns_32_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EntryConv_fadd_32ns_32ns_32_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/ip/xil_defaultlib/EntryConv_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EntryConv_fmul_32ns_32ns_32_4_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/EntryConv.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_EntryConv_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/EntryConv_EntryConv_Pipeline_VITIS_LOOP_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EntryConv_EntryConv_Pipeline_VITIS_LOOP_8_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/EntryConv_EntryConv_Pipeline_OL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EntryConv_EntryConv_Pipeline_OL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/EntryConv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EntryConv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/EntryConv_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EntryConv_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/EntryConv_fadd_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EntryConv_fadd_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/EntryConv_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EntryConv_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/EntryConv_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EntryConv_gmem_m_axi
INFO: [VRFC 10-311] analyzing module EntryConv_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module EntryConv_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module EntryConv_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module EntryConv_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module EntryConv_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module EntryConv_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module EntryConv_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module EntryConv_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module EntryConv_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module EntryConv_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/EntryConv_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EntryConv_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.EntryConv_flow_control_loop_pipe...
Compiling module xil_defaultlib.EntryConv_EntryConv_Pipeline_VIT...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.EntryConv_fadd_32ns_32ns_32_5_fu...
Compiling module xil_defaultlib.EntryConv_fadd_32ns_32ns_32_5_fu...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.EntryConv_fmul_32ns_32ns_32_4_ma...
Compiling module xil_defaultlib.EntryConv_fmul_32ns_32ns_32_4_ma...
Compiling module xil_defaultlib.EntryConv_EntryConv_Pipeline_OL
Compiling module xil_defaultlib.EntryConv_control_s_axi
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_store(NUM_W...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_reg_slice(D...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_burst_conve...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_reg_slice(D...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_throttle(CO...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_reg_slice(D...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_write(CONSE...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_reg_slice(D...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi_read(C_USER...
Compiling module xil_defaultlib.EntryConv_gmem_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.EntryConv
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_EntryConv_top
Compiling module work.glbl
Built simulation snapshot EntryConv

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/EntryConv/xsim_script.tcl
# xsim {EntryConv} -view {{EntryConv_dataflow_ana.wcfg}} -tclbatch {EntryConv.tcl} -protoinst {EntryConv.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file EntryConv.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_EntryConv_top/AESL_inst_EntryConv//AESL_inst_EntryConv_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_EntryConv_top/AESL_inst_EntryConv/grp_EntryConv_Pipeline_OL_fu_134/grp_EntryConv_Pipeline_OL_fu_134_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_EntryConv_top/AESL_inst_EntryConv/grp_EntryConv_Pipeline_VITIS_LOOP_8_1_fu_121/grp_EntryConv_Pipeline_VITIS_LOOP_8_1_fu_121_activity
Time resolution is 1 ps
open_wave_config EntryConv_dataflow_ana.wcfg
source EntryConv.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set X__W__Z_group [add_wave_group X__W__Z(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $X__W__Z_group]
## set wdata_group [add_wave_group "Write Channel" -into $X__W__Z_group]
## set ctrl_group [add_wave_group "Handshakes" -into $X__W__Z_group]
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set X__W__Z__return_group [add_wave_group X__W__Z__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/interrupt -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_BRESP -into $X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_BREADY -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_BVALID -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_RRESP -into $X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_RDATA -into $X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_RREADY -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_RVALID -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_ARREADY -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_ARVALID -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_ARADDR -into $X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WSTRB -into $X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WDATA -into $X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WREADY -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WVALID -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_AWREADY -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_AWVALID -into $X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_AWADDR -into $X__W__Z__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_done -into $blocksiggroup
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_idle -into $blocksiggroup
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_ready -into $blocksiggroup
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_EntryConv_top/AESL_inst_EntryConv/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_EntryConv_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_EntryConv_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_EntryConv_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_EntryConv_top/LENGTH_W -into $tb_portdepth_group -radix hex
## add_wave /apatb_EntryConv_top/LENGTH_X -into $tb_portdepth_group -radix hex
## add_wave /apatb_EntryConv_top/LENGTH_Z -into $tb_portdepth_group -radix hex
## add_wave /apatb_EntryConv_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_X__W__Z_group [add_wave_group X__W__Z(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_X__W__Z_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_X__W__Z_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_X__W__Z_group]
## add_wave /apatb_EntryConv_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_X__W__Z__return_group [add_wave_group X__W__Z__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_EntryConv_top/control_INTERRUPT -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_BRESP -into $tb_X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/control_BREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_BVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_RRESP -into $tb_X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/control_RDATA -into $tb_X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/control_RREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_RVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_ARREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_ARVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_ARADDR -into $tb_X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/control_WSTRB -into $tb_X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/control_WDATA -into $tb_X__W__Z__return_group -radix hex
## add_wave /apatb_EntryConv_top/control_WREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_WVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_AWREADY -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_AWVALID -into $tb_X__W__Z__return_group -color #ffff00 -radix hex
## add_wave /apatb_EntryConv_top/control_AWADDR -into $tb_X__W__Z__return_group -radix hex
## save_wave_config EntryConv.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "125000"
// RTL Simulation : 1 / 10 [0.00%] @ "2495000"
// RTL Simulation : 2 / 10 [0.00%] @ "4645000"
// RTL Simulation : 3 / 10 [0.00%] @ "6795000"
// RTL Simulation : 4 / 10 [0.00%] @ "8945000"
// RTL Simulation : 5 / 10 [0.00%] @ "11095000"
// RTL Simulation : 6 / 10 [0.00%] @ "13245000"
// RTL Simulation : 7 / 10 [0.00%] @ "15395000"
// RTL Simulation : 8 / 10 [0.00%] @ "17545000"
// RTL Simulation : 9 / 10 [0.00%] @ "19695000"
// RTL Simulation : 10 / 10 [100.00%] @ "21845000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 21905 ns : File "/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/EntryConv.autotb.v" Line 435
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jul  9 00:09:50 2023...
All values are equal!
