// Seed: 3305192755
module module_0 #(
    parameter id_1 = 32'd52
);
  wire _id_1;
  wire [id_1 : id_1] id_2;
endmodule
module module_1 #(
    parameter id_0  = 32'd64,
    parameter id_11 = 32'd90,
    parameter id_4  = 32'd63,
    parameter id_5  = 32'd91
) (
    input wor _id_0,
    output uwire id_1,
    output wand id_2,
    output supply1 id_3,
    input wire _id_4,
    output uwire _id_5,
    input wire id_6,
    input wand id_7,
    input tri0 id_8,
    input supply1 id_9,
    output supply1 id_10,
    output supply1 _id_11
);
  wire id_13;
  module_0 modCall_1 ();
  xor primCall (id_1, id_13, id_6, id_7, id_8, id_9);
  logic id_14[id_11 : id_5];
  wire [id_0 : id_4] id_15;
endmodule
