###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 31 01:03:46 2025
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackRep...
###############################################################
Path 1: VIOLATED Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.714
- Setup                         0.230
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.284
- Arrival Time                 10.494
= Slack Time                   -0.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |   -0.210 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.021 | 0.024 |   0.024 |   -0.186 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M   | 0.030 | 0.029 |   0.053 |   -0.157 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X8M      | 0.117 | 0.201 |   0.254 |    0.044 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^   | CLKBUFX12M  | 0.109 | 0.168 |   0.421 |    0.212 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.063 | 0.075 |   0.497 |    0.287 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^   | CLKINVX40M  | 0.070 | 0.059 |   0.556 |    0.346 | 
     | CLK_R_M__L4_I3                          | A ^ -> Y v   | CLKINVX40M  | 0.066 | 0.077 |   0.633 |    0.423 | 
     | CLK_R_M__L5_I6                          | A v -> Y ^   | CLKINVX40M  | 0.085 | 0.073 |   0.706 |    0.496 | 
     | U0_Register_File/\regfile_reg[1][2]     | CK ^ -> Q v  | SDFFRHQX4M  | 0.182 | 0.382 |   1.088 |    0.878 | 
     | U0_ALU/div_29/U29                       | A v -> Y ^   | INVX12M     | 0.318 | 0.231 |   1.318 |    1.109 | 
     | U0_ALU/div_29/FE_RC_11_0                | A ^ -> Y v   | INVX2M      | 0.096 | 0.102 |   1.420 |    1.211 | 
     | U0_ALU/div_29/FE_RC_18_0                | B v -> Y ^   | NOR2X4M     | 0.162 | 0.138 |   1.559 |    1.349 | 
     | U0_ALU/div_29/FE_RC_17_0                | B ^ -> Y v   | NAND3BX4M   | 0.135 | 0.127 |   1.686 |    1.476 | 
     | U0_ALU/div_29/FE_RC_16_0                | A v -> Y ^   | INVX2M      | 0.094 | 0.094 |   1.780 |    1.570 | 
     | U0_ALU/div_29/FE_RC_15_0                | A ^ -> Y v   | NAND3X4M    | 0.172 | 0.115 |   1.895 |    1.685 | 
     | U0_ALU/div_29/FE_RC_25_0                | A v -> Y ^   | NAND3X6M    | 0.169 | 0.140 |   2.034 |    1.824 | 
     | U0_ALU/div_29/FE_RC_47_0                | B ^ -> Y v   | NAND3BX4M   | 0.215 | 0.178 |   2.213 |    2.003 | 
     | U0_ALU/div_29/FE_RC_46_0                | A v -> Y ^   | NAND2X4M    | 0.215 | 0.183 |   2.396 |    2.186 | 
     | U0_ALU/div_29/FE_RC_98_0                | A0 ^ -> Y v  | OAI21X3M    | 0.082 | 0.090 |   2.486 |    2.276 | 
     | U0_ALU/div_29/FE_RC_109_0               | AN v -> Y v  | NAND2BX2M   | 0.114 | 0.191 |   2.677 |    2.467 | 
     | U0_ALU/div_29/FE_RC_104_0               | B v -> Y ^   | NAND2X4M    | 0.168 | 0.136 |   2.813 |    2.603 | 
     | U0_ALU/div_29/FE_RC_117_0               | A0 ^ -> Y v  | OAI2B2X8M   | 0.129 | 0.108 |   2.921 |    2.711 | 
     | U0_ALU/div_29/FE_RC_178_0               | A0 v -> Y ^  | OAI2B1X2M   | 0.694 | 0.447 |   3.368 |    3.158 | 
     | U0_ALU/div_29/FE_RC_177_0               | A ^ -> Y v   | NAND2X6M    | 0.215 | 0.188 |   3.556 |    3.346 | 
     | U0_ALU/div_29/FE_RC_205_0               | A v -> Y ^   | INVX2M      | 0.110 | 0.117 |   3.673 |    3.463 | 
     | U0_ALU/div_29/FE_RC_204_0               | B1 ^ -> Y v  | AOI22X4M    | 0.119 | 0.089 |   3.763 |    3.553 | 
     | U0_ALU/div_29/FE_RC_208_0               | AN v -> Y v  | NAND2BX4M   | 0.113 | 0.190 |   3.952 |    3.742 | 
     | U0_ALU/div_29/FE_RC_212_0               | B v -> Y ^   | NAND2X6M    | 0.249 | 0.181 |   4.134 |    3.924 | 
     | U0_ALU/div_29/U37                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.243 | 0.365 |   4.499 |    4.289 | 
     | U0_ALU/div_29/FE_RC_287_0               | AN v -> Y v  | NOR2BX8M    | 0.061 | 0.175 |   4.674 |    4.464 | 
     | U0_ALU/div_29/FE_RC_286_0               | A v -> Y ^   | INVX2M      | 0.059 | 0.056 |   4.730 |    4.520 | 
     | U0_ALU/div_29/FE_RC_301_0               | A ^ -> Y v   | INVX2M      | 0.032 | 0.039 |   4.769 |    4.559 | 
     | U0_ALU/div_29/FE_RC_300_0               | A v -> Y ^   | NAND2X2M    | 0.302 | 0.177 |   4.945 |    4.736 | 
     | U0_ALU/div_29/FE_RC_353_0               | B ^ -> Y v   | NAND2X2M    | 0.202 | 0.189 |   5.134 |    4.925 | 
     | U0_ALU/div_29/U49                       | S0 v -> Y ^  | CLKMX2X2M   | 0.230 | 0.338 |   5.473 |    5.263 | 
     | U0_ALU/div_29/FE_RC_383_0               | A ^ -> Y v   | NAND2X4M    | 0.118 | 0.120 |   5.593 |    5.383 | 
     | U0_ALU/div_29/FE_RC_382_0               | A v -> Y ^   | INVX2M      | 0.092 | 0.089 |   5.682 |    5.472 | 
     | U0_ALU/div_29/FE_RC_381_0               | B ^ -> Y v   | CLKNAND2X4M | 0.081 | 0.083 |   5.766 |    5.556 | 
     | U0_ALU/div_29/FE_RC_406_0               | A v -> Y ^   | INVX2M      | 0.083 | 0.075 |   5.840 |    5.630 | 
     | U0_ALU/div_29/FE_RC_405_0               | A ^ -> Y v   | NOR2X3M     | 0.052 | 0.051 |   5.891 |    5.681 | 
     | U0_ALU/div_29/FE_RC_404_0               | A v -> Y ^   | NAND2X4M    | 0.144 | 0.096 |   5.987 |    5.778 | 
     | U0_ALU/div_29/FE_RC_403_0               | A ^ -> Y v   | NAND2X4M    | 0.065 | 0.069 |   6.057 |    5.847 | 
     | U0_ALU/div_29/FE_RC_402_0               | A v -> Y ^   | NAND2X4M    | 0.095 | 0.072 |   6.129 |    5.919 | 
     | U0_ALU/div_29/FE_RC_471_0               | A ^ -> Y v   | CLKNAND2X8M | 0.241 | 0.151 |   6.280 |    6.070 | 
     | U0_ALU/div_29/FE_RC_470_0               | S0 v -> Y ^  | MXI2X6M     | 0.305 | 0.205 |   6.485 |    6.276 | 
     | U0_ALU/div_29/FE_RC_474_0               | A ^ -> Y v   | NAND2X6M    | 0.142 | 0.141 |   6.626 |    6.416 | 
     | U0_ALU/div_29/FE_RC_476_0               | A v -> Y ^   | NAND2X4M    | 0.117 | 0.108 |   6.734 |    6.524 | 
     | U0_ALU/div_29/FE_RC_475_0               | B0 ^ -> Y v  | AOI2B1X8M   | 0.062 | 0.041 |   6.775 |    6.565 | 
     | U0_ALU/div_29/FE_RC_499_0               | A v -> Y ^   | INVX2M      | 0.053 | 0.052 |   6.827 |    6.617 | 
     | U0_ALU/div_29/FE_RC_498_0               | A ^ -> Y v   | CLKNAND2X2M | 0.168 | 0.120 |   6.947 |    6.737 | 
     | U0_ALU/div_29/FE_RC_497_0               | A v -> Y ^   | NAND2X4M    | 0.117 | 0.115 |   7.062 |    6.852 | 
     | U0_ALU/div_29/FE_RC_496_0               | A ^ -> Y v   | NAND2X4M    | 0.118 | 0.104 |   7.166 |    6.956 | 
     | U0_ALU/div_29/FE_RC_532_0               | AN v -> Y v  | NAND3BX4M   | 0.100 | 0.180 |   7.346 |    7.136 | 
     | U0_ALU/div_29/FE_RC_531_0               | A v -> Y ^   | NAND3X4M    | 0.090 | 0.074 |   7.420 |    7.210 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI ^ -> CO ^ | ADDFHX1M    | 0.140 | 0.214 |   7.634 |    7.424 | 
     | U0_ALU/div_29/U71                       | A ^ -> Y ^   | AND2X8M     | 0.162 | 0.197 |   7.830 |    7.620 | 
     | U0_ALU/div_29/U61                       | S0 ^ -> Y v  | MX2X2M      | 0.101 | 0.242 |   8.072 |    7.862 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.091 | 0.387 |   8.459 |    8.249 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.095 | 0.242 |   8.701 |    8.491 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.092 | 0.239 |   8.940 |    8.730 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.237 |   9.177 |    8.968 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.096 | 0.243 |   9.420 |    9.210 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.237 |   9.657 |    9.447 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.129 | 0.278 |   9.935 |    9.725 | 
     | U0_ALU/U84                              | C0 v -> Y ^  | AOI222X4M   | 0.468 | 0.397 |  10.332 |   10.122 | 
     | U0_ALU/U81                              | A1 ^ -> Y v  | AOI31X2M    | 0.152 | 0.161 |  10.494 |   10.284 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.152 | 0.000 |  10.494 |   10.284 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |    0.210 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |    0.234 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    0.263 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |    0.463 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |    0.658 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |    0.658 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |    0.816 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |    0.873 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |    0.922 | 
     | U0_ALU/\ALU_OUT_reg[0]    | CK ^          | SDFFRHQX1M | 0.051 | 0.002 |   0.714 |    0.924 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.713
- Setup                         0.239
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.274
- Arrival Time                  8.307
= Slack Time                    1.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    1.967 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.021 | 0.024 |   0.024 |    1.991 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M   | 0.030 | 0.029 |   0.053 |    2.020 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X8M      | 0.117 | 0.201 |   0.254 |    2.221 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^   | CLKBUFX12M  | 0.109 | 0.168 |   0.421 |    2.388 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.063 | 0.075 |   0.497 |    2.464 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^   | CLKINVX40M  | 0.070 | 0.059 |   0.556 |    2.523 | 
     | CLK_R_M__L4_I3                          | A ^ -> Y v   | CLKINVX40M  | 0.066 | 0.077 |   0.633 |    2.600 | 
     | CLK_R_M__L5_I6                          | A v -> Y ^   | CLKINVX40M  | 0.085 | 0.073 |   0.706 |    2.673 | 
     | U0_Register_File/\regfile_reg[1][2]     | CK ^ -> Q v  | SDFFRHQX4M  | 0.182 | 0.382 |   1.088 |    3.055 | 
     | U0_ALU/div_29/U29                       | A v -> Y ^   | INVX12M     | 0.318 | 0.231 |   1.318 |    3.285 | 
     | U0_ALU/div_29/FE_RC_11_0                | A ^ -> Y v   | INVX2M      | 0.096 | 0.102 |   1.420 |    3.387 | 
     | U0_ALU/div_29/FE_RC_18_0                | B v -> Y ^   | NOR2X4M     | 0.162 | 0.138 |   1.559 |    3.526 | 
     | U0_ALU/div_29/FE_RC_17_0                | B ^ -> Y v   | NAND3BX4M   | 0.135 | 0.127 |   1.686 |    3.653 | 
     | U0_ALU/div_29/FE_RC_16_0                | A v -> Y ^   | INVX2M      | 0.094 | 0.094 |   1.780 |    3.747 | 
     | U0_ALU/div_29/FE_RC_15_0                | A ^ -> Y v   | NAND3X4M    | 0.172 | 0.115 |   1.895 |    3.861 | 
     | U0_ALU/div_29/FE_RC_25_0                | A v -> Y ^   | NAND3X6M    | 0.169 | 0.140 |   2.034 |    4.001 | 
     | U0_ALU/div_29/FE_RC_47_0                | B ^ -> Y v   | NAND3BX4M   | 0.215 | 0.178 |   2.213 |    4.180 | 
     | U0_ALU/div_29/FE_RC_46_0                | A v -> Y ^   | NAND2X4M    | 0.215 | 0.183 |   2.396 |    4.363 | 
     | U0_ALU/div_29/FE_RC_98_0                | A0 ^ -> Y v  | OAI21X3M    | 0.082 | 0.090 |   2.486 |    4.453 | 
     | U0_ALU/div_29/FE_RC_109_0               | AN v -> Y v  | NAND2BX2M   | 0.114 | 0.191 |   2.677 |    4.644 | 
     | U0_ALU/div_29/FE_RC_104_0               | B v -> Y ^   | NAND2X4M    | 0.168 | 0.136 |   2.813 |    4.780 | 
     | U0_ALU/div_29/FE_RC_117_0               | A0 ^ -> Y v  | OAI2B2X8M   | 0.129 | 0.108 |   2.921 |    4.888 | 
     | U0_ALU/div_29/FE_RC_178_0               | A0 v -> Y ^  | OAI2B1X2M   | 0.694 | 0.447 |   3.368 |    5.335 | 
     | U0_ALU/div_29/FE_RC_177_0               | A ^ -> Y v   | NAND2X6M    | 0.215 | 0.188 |   3.556 |    5.523 | 
     | U0_ALU/div_29/FE_RC_205_0               | A v -> Y ^   | INVX2M      | 0.110 | 0.117 |   3.673 |    5.640 | 
     | U0_ALU/div_29/FE_RC_204_0               | B1 ^ -> Y v  | AOI22X4M    | 0.119 | 0.089 |   3.763 |    5.729 | 
     | U0_ALU/div_29/FE_RC_208_0               | AN v -> Y v  | NAND2BX4M   | 0.113 | 0.190 |   3.952 |    5.919 | 
     | U0_ALU/div_29/FE_RC_212_0               | B v -> Y ^   | NAND2X6M    | 0.249 | 0.181 |   4.134 |    6.101 | 
     | U0_ALU/div_29/U37                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.243 | 0.365 |   4.499 |    6.466 | 
     | U0_ALU/div_29/FE_RC_287_0               | AN v -> Y v  | NOR2BX8M    | 0.061 | 0.175 |   4.674 |    6.641 | 
     | U0_ALU/div_29/FE_RC_286_0               | A v -> Y ^   | INVX2M      | 0.059 | 0.056 |   4.730 |    6.697 | 
     | U0_ALU/div_29/FE_RC_301_0               | A ^ -> Y v   | INVX2M      | 0.032 | 0.039 |   4.769 |    6.736 | 
     | U0_ALU/div_29/FE_RC_300_0               | A v -> Y ^   | NAND2X2M    | 0.302 | 0.177 |   4.945 |    6.912 | 
     | U0_ALU/div_29/FE_RC_353_0               | B ^ -> Y v   | NAND2X2M    | 0.202 | 0.189 |   5.134 |    7.101 | 
     | U0_ALU/div_29/U49                       | S0 v -> Y ^  | CLKMX2X2M   | 0.230 | 0.338 |   5.473 |    7.440 | 
     | U0_ALU/div_29/FE_RC_383_0               | A ^ -> Y v   | NAND2X4M    | 0.118 | 0.120 |   5.593 |    7.560 | 
     | U0_ALU/div_29/FE_RC_382_0               | A v -> Y ^   | INVX2M      | 0.092 | 0.089 |   5.682 |    7.649 | 
     | U0_ALU/div_29/FE_RC_381_0               | B ^ -> Y v   | CLKNAND2X4M | 0.081 | 0.083 |   5.766 |    7.732 | 
     | U0_ALU/div_29/FE_RC_406_0               | A v -> Y ^   | INVX2M      | 0.083 | 0.075 |   5.840 |    7.807 | 
     | U0_ALU/div_29/FE_RC_405_0               | A ^ -> Y v   | NOR2X3M     | 0.052 | 0.051 |   5.891 |    7.858 | 
     | U0_ALU/div_29/FE_RC_404_0               | A v -> Y ^   | NAND2X4M    | 0.144 | 0.096 |   5.987 |    7.954 | 
     | U0_ALU/div_29/FE_RC_403_0               | A ^ -> Y v   | NAND2X4M    | 0.065 | 0.069 |   6.057 |    8.024 | 
     | U0_ALU/div_29/FE_RC_402_0               | A v -> Y ^   | NAND2X4M    | 0.095 | 0.072 |   6.129 |    8.096 | 
     | U0_ALU/div_29/FE_RC_471_0               | A ^ -> Y v   | CLKNAND2X8M | 0.241 | 0.151 |   6.280 |    8.247 | 
     | U0_ALU/div_29/FE_RC_470_0               | S0 v -> Y v  | MXI2X6M     | 0.149 | 0.206 |   6.486 |    8.453 | 
     | U0_ALU/div_29/FE_RC_474_0               | A v -> Y ^   | NAND2X6M    | 0.158 | 0.130 |   6.616 |    8.583 | 
     | U0_ALU/div_29/FE_RC_476_0               | A ^ -> Y v   | NAND2X4M    | 0.093 | 0.094 |   6.709 |    8.676 | 
     | U0_ALU/div_29/FE_RC_475_0               | B0 v -> Y ^  | AOI2B1X8M   | 0.121 | 0.104 |   6.814 |    8.780 | 
     | U0_ALU/div_29/FE_RC_499_0               | A ^ -> Y v   | INVX2M      | 0.043 | 0.048 |   6.862 |    8.829 | 
     | U0_ALU/div_29/FE_RC_498_0               | A v -> Y ^   | CLKNAND2X2M | 0.126 | 0.078 |   6.940 |    8.907 | 
     | U0_ALU/div_29/FE_RC_497_0               | A ^ -> Y v   | NAND2X4M    | 0.087 | 0.086 |   7.025 |    8.992 | 
     | U0_ALU/div_29/FE_RC_496_0               | A v -> Y ^   | NAND2X4M    | 0.162 | 0.117 |   7.142 |    9.109 | 
     | U0_ALU/div_29/FE_RC_532_0               | AN ^ -> Y ^  | NAND3BX4M   | 0.109 | 0.141 |   7.284 |    9.250 | 
     | U0_ALU/div_29/FE_RC_531_0               | A ^ -> Y v   | NAND3X4M    | 0.077 | 0.074 |   7.358 |    9.325 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.135 | 0.286 |   7.644 |    9.611 | 
     | U0_ALU/div_29/U71                       | A v -> Y v   | AND2X8M     | 0.094 | 0.199 |   7.843 |    9.810 | 
     | U0_ALU/U87                              | A0 v -> Y ^  | AOI222X1M   | 0.518 | 0.283 |   8.126 |   10.093 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.187 | 0.181 |   8.307 |   10.274 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRHQX1M  | 0.187 | 0.000 |   8.307 |   10.274 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -1.967 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -1.943 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -1.914 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -1.713 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -1.518 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -1.518 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -1.360 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -1.304 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -1.255 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^          | SDFFRHQX1M | 0.051 | 0.002 |   0.714 |   -1.253 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.713
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.108
- Arrival Time                  8.073
= Slack Time                    2.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.034 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.021 | 0.024 |   0.024 |    2.058 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    2.087 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.117 | 0.201 |   0.254 |    2.288 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.109 | 0.168 |   0.421 |    2.456 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.497 |    2.531 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.070 | 0.059 |   0.556 |    2.590 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.066 | 0.077 |   0.633 |    2.667 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.085 | 0.073 |   0.706 |    2.740 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.737 | 0.759 |   1.465 |    3.499 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.277 | 0.281 |   1.746 |    3.780 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.299 | 0.250 |   1.996 |    4.030 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   2.178 |    4.213 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.742 |    4.777 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   3.313 |    5.348 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   3.876 |    5.910 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.438 |    6.473 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.999 |    7.034 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.151 | 0.585 |   5.584 |    7.618 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.121 | 0.318 |   5.901 |    7.936 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.080 |   5.981 |    8.016 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   6.370 |    8.404 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.119 | 0.281 |   6.651 |    8.686 | 
     | U0_ALU/mult_28/FS_1/U18             | A1 v -> Y v  | OA21X1M    | 0.148 | 0.419 |   7.070 |    9.105 | 
     | U0_ALU/mult_28/FS_1/U13             | A1 v -> Y ^  | OAI21BX1M  | 0.441 | 0.315 |   7.385 |    9.420 | 
     | U0_ALU/mult_28/FS_1/U11             | A1 ^ -> Y v  | OAI21X1M   | 0.127 | 0.147 |   7.532 |    9.566 | 
     | U0_ALU/mult_28/FS_1/U2              | B0N v -> Y v | AOI21BX2M  | 0.063 | 0.184 |   7.716 |    9.750 | 
     | U0_ALU/mult_28/FS_1/U6              | B v -> Y v   | XNOR2X2M   | 0.103 | 0.157 |   7.873 |    9.907 | 
     | U0_ALU/U42                          | A0N v -> Y v | OAI2BB1X2M | 0.101 | 0.200 |   8.073 |   10.108 | 
     | U0_ALU/\ALU_OUT_reg[15]             | D v          | SDFFRQX2M  | 0.101 | 0.000 |   8.073 |   10.108 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.034 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -2.011 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -1.982 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -1.781 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -1.586 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -1.586 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -1.428 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -1.371 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -1.323 | 
     | U0_ALU/\ALU_OUT_reg[15]   | CK ^          | SDFFRQX2M  | 0.051 | 0.001 |   0.713 |   -1.322 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.713
- Setup                         0.400
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.113
- Arrival Time                  7.855
= Slack Time                    2.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.258 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.021 | 0.024 |   0.024 |    2.281 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    2.310 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.117 | 0.201 |   0.254 |    2.511 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.109 | 0.168 |   0.421 |    2.679 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.497 |    2.754 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.070 | 0.059 |   0.556 |    2.814 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.066 | 0.077 |   0.633 |    2.890 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.085 | 0.073 |   0.706 |    2.963 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.737 | 0.759 |   1.465 |    3.722 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.277 | 0.281 |   1.746 |    4.003 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.299 | 0.250 |   1.996 |    4.253 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   2.178 |    4.436 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.742 |    5.000 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   3.313 |    5.571 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   3.876 |    6.133 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.438 |    6.696 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.999 |    7.257 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.151 | 0.585 |   5.584 |    7.841 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.121 | 0.318 |   5.901 |    8.159 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.080 |   5.981 |    8.239 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   6.370 |    8.628 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.119 | 0.281 |   6.651 |    8.909 | 
     | U0_ALU/mult_28/FS_1/U18             | A1 v -> Y v  | OA21X1M    | 0.148 | 0.419 |   7.070 |    9.328 | 
     | U0_ALU/mult_28/FS_1/U13             | A1 v -> Y ^  | OAI21BX1M  | 0.441 | 0.315 |   7.385 |    9.643 | 
     | U0_ALU/mult_28/FS_1/U12             | C ^ -> Y v   | XOR3XLM    | 0.163 | 0.271 |   7.656 |    9.914 | 
     | U0_ALU/U41                          | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.199 |   7.855 |   10.113 | 
     | U0_ALU/\ALU_OUT_reg[14]             | D v          | SDFFRQX2M  | 0.077 | 0.000 |   7.855 |   10.113 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.258 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -2.234 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -2.205 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -2.004 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -1.809 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -1.809 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -1.651 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -1.594 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -1.546 | 
     | U0_ALU/\ALU_OUT_reg[14]   | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.713 |   -1.544 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.713
- Setup                         0.399
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.114
- Arrival Time                  7.403
= Slack Time                    2.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.711 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.021 | 0.024 |   0.024 |    2.735 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    2.764 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.117 | 0.201 |   0.254 |    2.965 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.109 | 0.168 |   0.421 |    3.133 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.497 |    3.208 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.070 | 0.059 |   0.556 |    3.267 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.066 | 0.077 |   0.633 |    3.344 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.085 | 0.073 |   0.706 |    3.417 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.737 | 0.759 |   1.465 |    4.176 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.277 | 0.281 |   1.746 |    4.457 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.299 | 0.250 |   1.996 |    4.707 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   2.178 |    4.890 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.742 |    5.454 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   3.313 |    6.024 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   3.876 |    6.587 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.438 |    7.150 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.999 |    7.711 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.151 | 0.585 |   5.584 |    8.295 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.121 | 0.318 |   5.901 |    8.613 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.080 |   5.981 |    8.693 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   6.370 |    9.081 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.119 | 0.281 |   6.651 |    9.363 | 
     | U0_ALU/mult_28/FS_1/U18             | A1 v -> Y v  | OA21X1M    | 0.148 | 0.419 |   7.070 |    9.781 | 
     | U0_ALU/mult_28/FS_1/U14             | A v -> Y v   | XNOR2X1M   | 0.109 | 0.154 |   7.224 |    9.936 | 
     | U0_ALU/U40                          | A0N v -> Y v | OAI2BB1X2M | 0.072 | 0.178 |   7.403 |   10.114 | 
     | U0_ALU/\ALU_OUT_reg[13]             | D v          | SDFFRQX2M  | 0.072 | 0.000 |   7.403 |   10.114 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.711 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -2.688 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -2.658 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -2.458 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -2.263 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -2.263 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -2.105 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -2.048 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -2.000 | 
     | U0_ALU/\ALU_OUT_reg[13]   | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.713 |   -1.998 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.713
- Setup                         0.400
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.114
- Arrival Time                  7.058
= Slack Time                    3.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.055 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.021 | 0.024 |   0.024 |    3.079 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    3.108 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.117 | 0.201 |   0.254 |    3.309 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.109 | 0.168 |   0.421 |    3.477 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.497 |    3.552 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.070 | 0.059 |   0.556 |    3.611 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.066 | 0.077 |   0.633 |    3.688 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.085 | 0.073 |   0.706 |    3.761 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.737 | 0.759 |   1.465 |    4.520 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.277 | 0.281 |   1.746 |    4.801 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.299 | 0.250 |   1.996 |    5.051 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   2.178 |    5.234 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.742 |    5.798 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   3.313 |    6.369 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   3.876 |    6.931 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.438 |    7.494 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.999 |    8.055 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.151 | 0.585 |   5.584 |    8.639 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.121 | 0.318 |   5.901 |    8.957 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.080 |   5.981 |    9.037 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   6.370 |    9.425 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.119 | 0.281 |   6.651 |    9.707 | 
     | U0_ALU/mult_28/FS_1/U19             | B v -> Y v   | CLKXOR2X2M | 0.087 | 0.233 |   6.884 |    9.939 | 
     | U0_ALU/U39                          | A0N v -> Y v | OAI2BB1X2M | 0.074 | 0.174 |   7.058 |   10.114 | 
     | U0_ALU/\ALU_OUT_reg[12]             | D v          | SDFFRQX2M  | 0.074 | 0.000 |   7.058 |   10.114 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.055 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -3.032 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -3.003 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -2.802 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -2.607 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -2.607 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -2.449 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -2.392 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -2.344 | 
     | U0_ALU/\ALU_OUT_reg[12]   | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.713 |   -2.342 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.714
- Setup                         0.251
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.263
- Arrival Time                  7.154
= Slack Time                    3.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                     |             |             |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |             | 0.000 |       |   0.000 |    3.109 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M  | 0.021 | 0.024 |   0.024 |    3.133 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M   | 0.030 | 0.029 |   0.053 |    3.162 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M      | 0.117 | 0.201 |   0.254 |    3.363 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M  | 0.109 | 0.168 |   0.421 |    3.531 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M  | 0.063 | 0.075 |   0.497 |    3.606 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M  | 0.070 | 0.059 |   0.556 |    3.665 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M  | 0.066 | 0.077 |   0.633 |    3.742 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M  | 0.085 | 0.073 |   0.706 |    3.815 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^ -> Q v | SDFFRHQX4M  | 0.182 | 0.382 |   1.088 |    4.197 | 
     | U0_ALU/div_29/U29                   | A v -> Y ^  | INVX12M     | 0.318 | 0.231 |   1.318 |    4.428 | 
     | U0_ALU/div_29/FE_RC_11_0            | A ^ -> Y v  | INVX2M      | 0.096 | 0.102 |   1.420 |    4.530 | 
     | U0_ALU/div_29/FE_RC_18_0            | B v -> Y ^  | NOR2X4M     | 0.162 | 0.138 |   1.559 |    4.668 | 
     | U0_ALU/div_29/FE_RC_17_0            | B ^ -> Y v  | NAND3BX4M   | 0.135 | 0.127 |   1.686 |    4.795 | 
     | U0_ALU/div_29/FE_RC_16_0            | A v -> Y ^  | INVX2M      | 0.094 | 0.094 |   1.780 |    4.889 | 
     | U0_ALU/div_29/FE_RC_15_0            | A ^ -> Y v  | NAND3X4M    | 0.172 | 0.115 |   1.895 |    5.004 | 
     | U0_ALU/div_29/FE_RC_25_0            | A v -> Y ^  | NAND3X6M    | 0.169 | 0.140 |   2.034 |    5.144 | 
     | U0_ALU/div_29/FE_RC_47_0            | B ^ -> Y v  | NAND3BX4M   | 0.215 | 0.178 |   2.213 |    5.322 | 
     | U0_ALU/div_29/FE_RC_46_0            | A v -> Y ^  | NAND2X4M    | 0.215 | 0.183 |   2.396 |    5.506 | 
     | U0_ALU/div_29/FE_RC_98_0            | A0 ^ -> Y v | OAI21X3M    | 0.082 | 0.090 |   2.486 |    5.595 | 
     | U0_ALU/div_29/FE_RC_109_0           | AN v -> Y v | NAND2BX2M   | 0.114 | 0.191 |   2.677 |    5.786 | 
     | U0_ALU/div_29/FE_RC_104_0           | B v -> Y ^  | NAND2X4M    | 0.168 | 0.136 |   2.813 |    5.922 | 
     | U0_ALU/div_29/FE_RC_117_0           | A0 ^ -> Y v | OAI2B2X8M   | 0.129 | 0.108 |   2.921 |    6.030 | 
     | U0_ALU/div_29/FE_RC_178_0           | A0 v -> Y ^ | OAI2B1X2M   | 0.694 | 0.447 |   3.368 |    6.477 | 
     | U0_ALU/div_29/FE_RC_177_0           | A ^ -> Y v  | NAND2X6M    | 0.215 | 0.188 |   3.556 |    6.665 | 
     | U0_ALU/div_29/FE_RC_205_0           | A v -> Y ^  | INVX2M      | 0.110 | 0.117 |   3.673 |    6.782 | 
     | U0_ALU/div_29/FE_RC_204_0           | B1 ^ -> Y v | AOI22X4M    | 0.119 | 0.089 |   3.763 |    6.872 | 
     | U0_ALU/div_29/FE_RC_208_0           | AN v -> Y v | NAND2BX4M   | 0.113 | 0.190 |   3.952 |    7.062 | 
     | U0_ALU/div_29/FE_RC_212_0           | B v -> Y ^  | NAND2X6M    | 0.249 | 0.181 |   4.134 |    7.243 | 
     | U0_ALU/div_29/FE_RC_241_0           | AN ^ -> Y ^ | NOR2BX8M    | 0.261 | 0.248 |   4.382 |    7.491 | 
     | U0_ALU/div_29/FE_RC_240_0           | A ^ -> Y v  | NOR2X8M     | 0.080 | 0.062 |   4.444 |    7.553 | 
     | U0_ALU/div_29/FE_RC_239_0           | A v -> Y ^  | NAND2X4M    | 0.076 | 0.066 |   4.510 |    7.619 | 
     | U0_ALU/div_29/FE_RC_282_0           | A ^ -> Y v  | NAND2X4M    | 0.117 | 0.074 |   4.584 |    7.693 | 
     | U0_ALU/div_29/FE_RC_281_0           | A v -> Y ^  | NAND2X4M    | 0.071 | 0.072 |   4.656 |    7.765 | 
     | U0_ALU/div_29/FE_RC_280_0           | A ^ -> Y v  | NAND2X3M    | 0.082 | 0.072 |   4.728 |    7.837 | 
     | U0_ALU/div_29/FE_RC_279_0           | A v -> Y ^  | NAND2X4M    | 0.120 | 0.091 |   4.819 |    7.928 | 
     | U0_ALU/div_29/FE_RC_317_0           | B ^ -> Y v  | NAND2X4M    | 0.130 | 0.114 |   4.933 |    8.042 | 
     | U0_ALU/div_29/FE_RC_353_0           | A v -> Y ^  | NAND2X2M    | 0.247 | 0.173 |   5.107 |    8.216 | 
     | U0_ALU/div_29/U49                   | S0 ^ -> Y v | CLKMX2X2M   | 0.239 | 0.361 |   5.467 |    8.577 | 
     | U0_ALU/div_29/FE_RC_383_0           | A v -> Y ^  | NAND2X4M    | 0.143 | 0.148 |   5.615 |    8.724 | 
     | U0_ALU/div_29/FE_RC_382_0           | A ^ -> Y v  | INVX2M      | 0.060 | 0.067 |   5.682 |    8.792 | 
     | U0_ALU/div_29/FE_RC_381_0           | B v -> Y ^  | CLKNAND2X4M | 0.056 | 0.053 |   5.735 |    8.845 | 
     | U0_ALU/div_29/FE_RC_406_0           | A ^ -> Y v  | INVX2M      | 0.041 | 0.044 |   5.779 |    8.889 | 
     | U0_ALU/div_29/FE_RC_405_0           | A v -> Y ^  | NOR2X3M     | 0.196 | 0.131 |   5.911 |    9.020 | 
     | U0_ALU/div_29/FE_RC_404_0           | A ^ -> Y v  | NAND2X4M    | 0.113 | 0.115 |   6.026 |    9.135 | 
     | U0_ALU/div_29/FE_RC_403_0           | A v -> Y ^  | NAND2X4M    | 0.077 | 0.076 |   6.102 |    9.211 | 
     | U0_ALU/div_29/FE_RC_402_0           | A ^ -> Y v  | NAND2X4M    | 0.067 | 0.064 |   6.166 |    9.275 | 
     | U0_ALU/div_29/FE_RC_471_0           | A v -> Y ^  | CLKNAND2X8M | 0.147 | 0.105 |   6.271 |    9.380 | 
     | U0_ALU/div_29/FE_RC_494_0           | A ^ -> Y v  | INVX6M      | 0.072 | 0.080 |   6.351 |    9.460 | 
     | U0_ALU/U60                          | C0 v -> Y ^ | AOI222X1M   | 0.786 | 0.576 |   6.928 |   10.037 | 
     | U0_ALU/U57                          | A1 ^ -> Y v | AOI31X2M    | 0.230 | 0.226 |   7.154 |   10.263 | 
     | U0_ALU/\ALU_OUT_reg[2]              | D v         | SDFFRHQX1M  | 0.230 | 0.000 |   7.154 |   10.263 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.109 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -3.086 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -3.056 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -2.856 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -2.661 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -2.661 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -2.503 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -2.446 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -2.397 | 
     | U0_ALU/\ALU_OUT_reg[2]    | CK ^          | SDFFRHQX1M | 0.051 | 0.002 |   0.714 |   -2.395 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U1_clock_divider/o_div_clk_reg_reg/CK 
Endpoint:   U1_clock_divider/o_div_clk_reg_reg/D   (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.313
- Setup                         0.291
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.822
- Arrival Time                  6.505
= Slack Time                    3.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    3.317 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    3.343 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    3.439 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    3.553 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    3.670 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    3.788 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    3.905 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    4.023 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    4.057 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    4.255 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    4.423 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    4.498 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    4.558 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    4.634 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.066 | 0.063 |   1.380 |    4.697 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.511 | 0.681 |   2.062 |    5.379 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   2.221 |    5.538 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   2.459 |    5.776 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   2.858 |    6.175 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.196 | 0.195 |   3.053 |    6.370 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.268 |   3.321 |    6.638 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.267 |   3.587 |    6.904 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   3.846 |    7.163 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.156 | 0.296 |   4.141 |    7.458 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.161 |   4.302 |    7.619 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   4.451 |    7.768 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.554 | 0.401 |   4.852 |    8.169 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   4.998 |    8.315 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   5.350 |    8.667 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   5.473 |    8.790 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   5.611 |    8.928 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.157 | 0.100 |   5.712 |    9.029 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.108 | 0.209 |   5.920 |    9.237 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   6.022 |    9.339 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   6.183 |    9.500 | 
     | U1_clock_divider/U32                | A2 v -> Y ^ | OAI32X1M   | 0.428 | 0.322 |   6.505 |    9.822 | 
     | U1_clock_divider/o_div_clk_reg_reg  | D ^         | SDFFRQX2M  | 0.428 | 0.000 |   6.505 |    9.822 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -3.317 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -3.291 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -3.266 | 
     | U1_mux2X1/U1                       | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -3.006 | 
     | U1_clock_divider/o_div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.263 | 0.002 |   0.313 |   -3.004 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.714
- Setup                         0.400
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.114
- Arrival Time                  6.707
= Slack Time                    3.407
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.407 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.021 | 0.024 |   0.024 |    3.430 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    3.460 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.117 | 0.201 |   0.254 |    3.660 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.109 | 0.168 |   0.421 |    3.828 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.497 |    3.904 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.070 | 0.059 |   0.556 |    3.963 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.066 | 0.077 |   0.633 |    4.039 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.085 | 0.073 |   0.706 |    4.112 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.737 | 0.759 |   1.465 |    4.871 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.277 | 0.281 |   1.746 |    5.153 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.299 | 0.250 |   1.996 |    5.402 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   2.178 |    5.585 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.742 |    6.149 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   3.313 |    6.720 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   3.876 |    7.282 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.438 |    7.845 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.999 |    8.406 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.151 | 0.585 |   5.584 |    8.991 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.121 | 0.318 |   5.901 |    9.308 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.080 |   5.981 |    9.388 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   6.370 |    9.777 | 
     | U0_ALU/mult_28/FS_1/U7              | A v -> Y v   | XNOR2X1M   | 0.115 | 0.155 |   6.525 |    9.931 | 
     | U0_ALU/U38                          | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.183 |   6.707 |   10.114 | 
     | U0_ALU/\ALU_OUT_reg[11]             | D v          | SDFFRQX2M  | 0.075 | 0.000 |   6.707 |   10.114 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.407 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -3.383 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -3.354 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -3.153 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -2.958 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -2.958 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -2.800 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -2.743 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -2.695 | 
     | U0_ALU/\ALU_OUT_reg[11]   | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.714 |   -2.693 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.714
- Setup                         0.402
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.112
- Arrival Time                  6.520
= Slack Time                    3.592
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.592 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.021 | 0.024 |   0.024 |    3.616 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    3.645 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.117 | 0.201 |   0.254 |    3.846 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.109 | 0.168 |   0.421 |    4.014 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.497 |    4.089 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.070 | 0.059 |   0.556 |    4.148 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.066 | 0.077 |   0.633 |    4.225 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.085 | 0.073 |   0.706 |    4.298 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.737 | 0.759 |   1.465 |    5.057 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.277 | 0.281 |   1.746 |    5.338 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.299 | 0.250 |   1.996 |    5.588 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   2.178 |    5.771 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.742 |    6.335 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   3.313 |    6.905 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   3.876 |    7.468 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.438 |    8.031 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.999 |    8.592 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> CO ^  | ADDFX2M    | 0.140 | 0.578 |   5.578 |    9.170 | 
     | U0_ALU/mult_28/U14                  | A ^ -> Y v   | CLKXOR2X2M | 0.119 | 0.248 |   5.825 |    9.417 | 
     | U0_ALU/mult_28/FS_1/U25             | B v -> Y ^   | NOR2X1M    | 0.170 | 0.147 |   5.972 |    9.564 | 
     | U0_ALU/mult_28/FS_1/U10             | AN ^ -> Y ^  | NAND2BX1M  | 0.114 | 0.159 |   6.130 |    9.723 | 
     | U0_ALU/mult_28/FS_1/U9              | A ^ -> Y v   | CLKXOR2X2M | 0.083 | 0.209 |   6.339 |    9.932 | 
     | U0_ALU/U37                          | A0N v -> Y v | OAI2BB1X2M | 0.083 | 0.180 |   6.520 |   10.112 | 
     | U0_ALU/\ALU_OUT_reg[10]             | D v          | SDFFRQX2M  | 0.083 | 0.000 |   6.520 |   10.112 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.592 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -3.569 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -3.539 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -3.339 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -3.144 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -3.144 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -2.986 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -2.929 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -2.880 | 
     | U0_ALU/\ALU_OUT_reg[10]   | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.714 |   -2.878 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.713
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.106
- Arrival Time                  6.211
= Slack Time                    3.895
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.895 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.021 | 0.024 |   0.024 |    3.918 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    3.947 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.117 | 0.201 |   0.254 |    4.148 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.109 | 0.168 |   0.421 |    4.316 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   0.497 |    4.391 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.070 | 0.059 |   0.556 |    4.451 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.066 | 0.077 |   0.633 |    4.527 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.085 | 0.073 |   0.706 |    4.600 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.737 | 0.759 |   1.465 |    5.359 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v   | INVX2M     | 0.277 | 0.281 |   1.746 |    5.640 | 
     | U0_ALU/mult_28/U114                 | B v -> Y ^   | NOR2X1M    | 0.299 | 0.250 |   1.996 |    5.890 | 
     | U0_ALU/mult_28/U5                   | A ^ -> Y ^   | AND2X2M    | 0.087 | 0.183 |   2.178 |    6.073 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.132 | 0.564 |   2.742 |    6.637 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.571 |   3.313 |    7.208 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   3.876 |    7.770 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.438 |    8.333 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.999 |    8.894 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.151 | 0.585 |   5.584 |    9.479 | 
     | U0_ALU/mult_28/U11                  | B v -> Y v   | CLKXOR2X2M | 0.135 | 0.282 |   5.866 |    9.761 | 
     | U0_ALU/mult_28/FS_1/U4              | A v -> Y v   | XNOR2X2M   | 0.103 | 0.138 |   6.004 |    9.899 | 
     | U0_ALU/U36                          | A0N v -> Y v | OAI2BB1X2M | 0.109 | 0.207 |   6.211 |   10.106 | 
     | U0_ALU/\ALU_OUT_reg[9]              | D v          | SDFFRQX2M  | 0.109 | 0.000 |   6.211 |   10.106 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.895 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -3.871 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -3.842 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -3.641 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -3.446 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -3.446 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -3.288 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -3.231 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -3.183 | 
     | U0_ALU/\ALU_OUT_reg[9]    | CK ^          | SDFFRQX2M  | 0.051 | 0.001 |   0.713 |   -3.182 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D              (^) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.713
- Setup                         0.300
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.212
- Arrival Time                  6.201
= Slack Time                    4.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.012 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.024 |   0.024 |    4.036 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    4.065 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.117 | 0.201 |   0.254 |    4.266 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   0.421 |    4.433 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   0.497 |    4.509 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   0.556 |    4.568 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   0.633 |    4.645 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.085 | 0.073 |   0.706 |    4.718 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.737 | 0.759 |   1.465 |    5.476 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v  | INVX2M     | 0.277 | 0.281 |   1.746 |    5.758 | 
     | U0_ALU/mult_28/U115                 | B v -> Y ^  | NOR2X1M    | 0.273 | 0.234 |   1.980 |    5.992 | 
     | U0_ALU/mult_28/U6                   | A ^ -> Y ^  | AND2X2M    | 0.083 | 0.176 |   2.156 |    6.168 | 
     | U0_ALU/mult_28/S2_2_1               | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.549 |   2.706 |    6.717 | 
     | U0_ALU/mult_28/S2_3_1               | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.558 |   3.264 |    7.276 | 
     | U0_ALU/mult_28/S2_4_1               | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.567 |   3.830 |    7.842 | 
     | U0_ALU/mult_28/S2_5_1               | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.562 |   4.392 |    8.404 | 
     | U0_ALU/mult_28/S2_6_1               | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   4.950 |    8.962 | 
     | U0_ALU/mult_28/S4_1                 | B ^ -> S v  | ADDFX2M    | 0.160 | 0.595 |   5.545 |    9.557 | 
     | U0_ALU/mult_28/U24                  | A v -> Y ^  | INVX2M     | 0.078 | 0.084 |   5.629 |    9.641 | 
     | U0_ALU/mult_28/U30                  | B ^ -> Y ^  | XNOR2X2M   | 0.254 | 0.180 |   5.809 |    9.821 | 
     | U0_ALU/U92                          | B0 ^ -> Y v | AOI2BB2XLM | 0.202 | 0.161 |   5.970 |    9.982 | 
     | U0_ALU/U90                          | A1 v -> Y ^ | AOI21X2M   | 0.254 | 0.230 |   6.200 |   10.212 | 
     | U0_ALU/\ALU_OUT_reg[8]              | D ^         | SDFFRQX2M  | 0.254 | 0.000 |   6.201 |   10.212 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -4.012 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -3.988 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -3.959 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -3.758 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -3.563 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -3.563 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -3.405 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -3.349 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -3.300 | 
     | U0_ALU/\ALU_OUT_reg[8]    | CK ^          | SDFFRQX2M  | 0.051 | 0.001 |   0.713 |   -3.299 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_clock_divider/o_div_clk_reg_reg/CK 
Endpoint:   U0_clock_divider/o_div_clk_reg_reg/D   (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.312
- Setup                         0.291
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.822
- Arrival Time                  5.708
= Slack Time                    4.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.113 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.140 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.236 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    4.349 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    4.466 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    4.584 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    4.702 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    4.820 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    4.854 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    5.052 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    5.219 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    5.295 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    5.354 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   1.317 |    5.431 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.090 | 0.078 |   1.395 |    5.508 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.556 |   1.951 |    6.064 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.153 |   2.104 |    6.217 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.140 |   2.243 |    6.357 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   2.523 |    6.636 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.263 |   2.786 |    6.900 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.152 | 0.294 |   3.080 |    7.194 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.209 | 0.168 |   3.248 |    7.361 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.193 | 0.162 |   3.410 |    7.523 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.570 | 0.414 |   3.824 |    7.937 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.295 | 0.190 |   4.013 |    8.127 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.670 | 0.443 |   4.456 |    8.570 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.169 | 0.145 |   4.601 |    8.714 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.191 | 0.168 |   4.769 |    8.883 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.162 | 0.114 |   4.883 |    8.997 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.129 | 0.217 |   5.100 |    9.214 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.338 | 0.118 |   5.218 |    9.332 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.385 |    9.499 | 
     | U0_clock_divider/U31                | A2 v -> Y ^ | OAI32X1M   | 0.428 | 0.323 |   5.708 |    9.822 | 
     | U0_clock_divider/o_div_clk_reg_reg  | D ^         | SDFFRQX2M  | 0.428 | 0.000 |   5.708 |    9.822 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.114 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.087 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -4.062 | 
     | U1_mux2X1/U1                       | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -3.802 | 
     | U0_clock_divider/o_div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.263 | 0.001 |   0.312 |   -3.801 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.713
- Setup                         0.423
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.090
- Arrival Time                  5.910
= Slack Time                    4.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.180 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.024 |   0.024 |    4.203 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    4.233 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.117 | 0.201 |   0.254 |    4.433 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   0.421 |    4.601 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   0.497 |    4.677 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   0.556 |    4.736 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   0.633 |    4.812 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.085 | 0.073 |   0.706 |    4.885 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.737 | 0.759 |   1.465 |    5.644 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v  | INVX2M     | 0.277 | 0.281 |   1.746 |    5.926 | 
     | U0_ALU/mult_28/U116                 | B v -> Y ^  | NOR2X1M    | 0.210 | 0.195 |   1.941 |    6.121 | 
     | U0_ALU/mult_28/U8                   | A ^ -> Y ^  | AND2X2M    | 0.088 | 0.169 |   2.110 |    6.290 | 
     | U0_ALU/mult_28/S1_2_0               | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.549 |   2.660 |    6.840 | 
     | U0_ALU/mult_28/S1_3_0               | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   3.220 |    7.400 | 
     | U0_ALU/mult_28/S1_4_0               | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.782 |    7.962 | 
     | U0_ALU/mult_28/S1_5_0               | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   4.343 |    8.523 | 
     | U0_ALU/mult_28/S1_6_0               | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.906 |    9.086 | 
     | U0_ALU/mult_28/S4_0                 | B ^ -> S v  | ADDFX2M    | 0.160 | 0.597 |   5.503 |    9.682 | 
     | U0_ALU/U78                          | B0 v -> Y ^ | AOI22X1M   | 0.280 | 0.243 |   5.746 |    9.926 | 
     | U0_ALU/U77                          | A1 ^ -> Y v | AOI31X2M   | 0.189 | 0.164 |   5.910 |   10.090 | 
     | U0_ALU/\ALU_OUT_reg[7]              | D v         | SDFFRQX2M  | 0.189 | 0.000 |   5.910 |   10.090 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -4.180 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -4.156 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -4.127 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -3.926 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -3.731 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -3.731 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -3.573 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -3.516 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -3.468 | 
     | U0_ALU/\ALU_OUT_reg[7]    | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.713 |   -3.466 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.713
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  5.904
= Slack Time                    4.182
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.182 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.024 |   0.024 |    4.206 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    4.235 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.117 | 0.201 |   0.254 |    4.436 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   0.421 |    4.603 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   0.497 |    4.679 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   0.556 |    4.738 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   0.633 |    4.815 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.085 | 0.073 |   0.706 |    4.888 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^ -> Q v | SDFFRHQX4M | 0.182 | 0.382 |   1.088 |    5.270 | 
     | U0_ALU/div_29/U29                   | A v -> Y ^  | INVX12M    | 0.318 | 0.231 |   1.318 |    5.500 | 
     | U0_ALU/div_29/FE_RC_11_0            | A ^ -> Y v  | INVX2M     | 0.096 | 0.102 |   1.420 |    5.602 | 
     | U0_ALU/div_29/FE_RC_18_0            | B v -> Y ^  | NOR2X4M    | 0.162 | 0.138 |   1.559 |    5.741 | 
     | U0_ALU/div_29/FE_RC_17_0            | B ^ -> Y v  | NAND3BX4M  | 0.135 | 0.127 |   1.686 |    5.868 | 
     | U0_ALU/div_29/FE_RC_16_0            | A v -> Y ^  | INVX2M     | 0.094 | 0.094 |   1.780 |    5.962 | 
     | U0_ALU/div_29/FE_RC_15_0            | A ^ -> Y v  | NAND3X4M   | 0.172 | 0.115 |   1.895 |    6.076 | 
     | U0_ALU/div_29/FE_RC_25_0            | A v -> Y ^  | NAND3X6M   | 0.169 | 0.140 |   2.034 |    6.216 | 
     | U0_ALU/div_29/FE_RC_47_0            | B ^ -> Y v  | NAND3BX4M  | 0.215 | 0.178 |   2.213 |    6.395 | 
     | U0_ALU/div_29/FE_RC_46_0            | A v -> Y ^  | NAND2X4M   | 0.215 | 0.183 |   2.396 |    6.578 | 
     | U0_ALU/div_29/FE_RC_98_0            | A0 ^ -> Y v | OAI21X3M   | 0.082 | 0.090 |   2.486 |    6.668 | 
     | U0_ALU/div_29/FE_RC_109_0           | AN v -> Y v | NAND2BX2M  | 0.114 | 0.191 |   2.677 |    6.859 | 
     | U0_ALU/div_29/FE_RC_104_0           | B v -> Y ^  | NAND2X4M   | 0.168 | 0.136 |   2.813 |    6.995 | 
     | U0_ALU/div_29/FE_RC_117_0           | A0 ^ -> Y v | OAI2B2X8M  | 0.129 | 0.108 |   2.921 |    7.103 | 
     | U0_ALU/div_29/FE_RC_178_0           | A0 v -> Y ^ | OAI2B1X2M  | 0.694 | 0.447 |   3.368 |    7.550 | 
     | U0_ALU/div_29/FE_RC_177_0           | A ^ -> Y v  | NAND2X6M   | 0.215 | 0.188 |   3.556 |    7.738 | 
     | U0_ALU/div_29/FE_RC_205_0           | A v -> Y ^  | INVX2M     | 0.110 | 0.117 |   3.673 |    7.855 | 
     | U0_ALU/div_29/FE_RC_204_0           | B1 ^ -> Y v | AOI22X4M   | 0.119 | 0.089 |   3.763 |    7.944 | 
     | U0_ALU/div_29/FE_RC_208_0           | AN v -> Y v | NAND2BX4M  | 0.113 | 0.190 |   3.952 |    8.134 | 
     | U0_ALU/div_29/FE_RC_212_0           | B v -> Y ^  | NAND2X6M   | 0.249 | 0.181 |   4.134 |    8.316 | 
     | U0_ALU/div_29/U37                   | S0 ^ -> Y v | CLKMX2X2M  | 0.243 | 0.365 |   4.499 |    8.681 | 
     | U0_ALU/div_29/FE_RC_287_0           | AN v -> Y v | NOR2BX8M   | 0.061 | 0.175 |   4.674 |    8.856 | 
     | U0_ALU/div_29/FE_RC_286_0           | A v -> Y ^  | INVX2M     | 0.059 | 0.056 |   4.730 |    8.912 | 
     | U0_ALU/div_29/FE_RC_301_0           | A ^ -> Y v  | INVX2M     | 0.032 | 0.039 |   4.769 |    8.951 | 
     | U0_ALU/div_29/FE_RC_300_0           | A v -> Y ^  | NAND2X2M   | 0.302 | 0.177 |   4.945 |    9.127 | 
     | U0_ALU/div_29/FE_RC_353_0           | B ^ -> Y v  | NAND2X2M   | 0.202 | 0.189 |   5.134 |    9.316 | 
     | U0_ALU/U64                          | C0 v -> Y ^ | AOI222X1M  | 0.709 | 0.564 |   5.698 |    9.880 | 
     | U0_ALU/U61                          | A1 ^ -> Y v | AOI31X2M   | 0.207 | 0.206 |   5.904 |   10.086 | 
     | U0_ALU/\ALU_OUT_reg[3]              | D v         | SDFFRQX2M  | 0.207 | 0.000 |   5.904 |   10.086 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -4.182 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -4.158 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -4.129 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -3.928 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -3.733 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -3.733 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -3.575 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -3.519 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -3.470 | 
     | U0_ALU/\ALU_OUT_reg[3]    | CK ^          | SDFFRQX2M  | 0.051 | 0.001 |   0.713 |   -3.469 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U1_clock_divider/\counter_reg[0] /CK 
Endpoint:   U1_clock_divider/\counter_reg[0] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.383
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.787
- Arrival Time                  6.376
= Slack Time                    4.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.411 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.438 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.534 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    4.647 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    4.764 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    4.882 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.000 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.118 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.152 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    5.350 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    5.517 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    5.593 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    5.652 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    5.728 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.066 | 0.063 |   1.380 |    5.792 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.511 | 0.681 |   2.062 |    6.473 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   2.221 |    6.632 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   2.459 |    6.870 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   2.858 |    7.269 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.196 | 0.195 |   3.053 |    7.464 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.268 |   3.321 |    7.732 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.267 |   3.587 |    7.999 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   3.846 |    8.257 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.156 | 0.296 |   4.141 |    8.553 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.161 |   4.302 |    8.713 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   4.451 |    8.862 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.554 | 0.401 |   4.852 |    9.264 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   4.998 |    9.409 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   5.350 |    9.761 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   5.473 |    9.884 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   5.611 |   10.023 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.157 | 0.100 |   5.712 |   10.123 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.108 | 0.209 |   5.920 |   10.332 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   6.022 |   10.433 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   6.183 |   10.595 | 
     | U1_clock_divider/U37                | B v -> Y v  | AND2X2M    | 0.059 | 0.192 |   6.375 |   10.787 | 
     | U1_clock_divider/\counter_reg[0]    | D v         | SDFFRQX2M  | 0.059 | 0.000 |   6.376 |   10.787 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.411 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.385 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -4.360 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.100 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -3.969 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -3.857 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -3.740 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -3.688 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -3.578 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.947 |   -3.464 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -3.347 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -3.229 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.088 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.030 | 
     | U1_clock_divider/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.053 | 0.001 |   1.383 |   -3.028 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U1_clock_divider/\counter_reg[1] /CK 
Endpoint:   U1_clock_divider/\counter_reg[1] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  6.375
= Slack Time                    4.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.414 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.440 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.536 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    4.650 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    4.767 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    4.885 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.002 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.120 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.154 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    5.352 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    5.520 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    5.595 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    5.655 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    5.731 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.066 | 0.063 |   1.380 |    5.794 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.511 | 0.681 |   2.062 |    6.476 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   2.221 |    6.635 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   2.459 |    6.873 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   2.858 |    7.272 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.196 | 0.195 |   3.053 |    7.467 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.268 |   3.321 |    7.735 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.267 |   3.587 |    8.001 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   3.846 |    8.260 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.156 | 0.296 |   4.141 |    8.555 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.161 |   4.302 |    8.716 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   4.451 |    8.865 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.554 | 0.401 |   4.852 |    9.266 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   4.998 |    9.412 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   5.350 |    9.764 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   5.473 |    9.887 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   5.611 |   10.025 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.157 | 0.100 |   5.712 |   10.126 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.108 | 0.209 |   5.920 |   10.334 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   6.022 |   10.436 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   6.183 |   10.597 | 
     | U1_clock_divider/U8                 | B v -> Y v  | AND2X2M    | 0.058 | 0.191 |   6.375 |   10.789 | 
     | U1_clock_divider/\counter_reg[1]    | D v         | SDFFRQX2M  | 0.058 | 0.000 |   6.375 |   10.789 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.414 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.388 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -4.363 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.103 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -3.972 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -3.859 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -3.743 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -3.690 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -3.581 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.947 |   -3.466 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -3.350 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -3.232 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.090 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.032 | 
     | U1_clock_divider/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.385 |   -3.029 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_clock_divider/\counter_reg[2] /CK 
Endpoint:   U1_clock_divider/\counter_reg[2] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.790
- Arrival Time                  6.371
= Slack Time                    4.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.418 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.444 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.541 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    4.654 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    4.771 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    4.889 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.007 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.124 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.158 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    5.356 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    5.524 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    5.599 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    5.659 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    5.735 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.066 | 0.063 |   1.380 |    5.799 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.511 | 0.681 |   2.062 |    6.480 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   2.221 |    6.639 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   2.459 |    6.877 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   2.858 |    7.276 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.196 | 0.195 |   3.053 |    7.471 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.268 |   3.321 |    7.739 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.267 |   3.587 |    8.005 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   3.846 |    8.264 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.156 | 0.296 |   4.141 |    8.560 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.161 |   4.302 |    8.720 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   4.451 |    8.869 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.554 | 0.401 |   4.852 |    9.270 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   4.998 |    9.416 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   5.350 |    9.768 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   5.473 |    9.891 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   5.611 |   10.029 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.157 | 0.100 |   5.712 |   10.130 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.108 | 0.209 |   5.920 |   10.338 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   6.022 |   10.440 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   6.183 |   10.601 | 
     | U1_clock_divider/U9                 | B v -> Y v  | AND2X2M    | 0.054 | 0.188 |   6.371 |   10.789 | 
     | U1_clock_divider/\counter_reg[2]    | D v         | SDFFRQX2M  | 0.054 | 0.000 |   6.371 |   10.790 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.418 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.392 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -4.367 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.107 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -3.976 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -3.863 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -3.747 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -3.694 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -3.585 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.947 |   -3.471 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -3.354 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -3.236 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.094 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.036 | 
     | U1_clock_divider/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.385 |   -3.033 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_clock_divider/\counter_reg[6] /CK 
Endpoint:   U1_clock_divider/\counter_reg[6] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.384
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  6.369
= Slack Time                    4.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.420 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.446 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.542 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    4.656 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    4.773 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    4.891 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.008 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.126 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.160 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    5.358 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    5.526 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    5.601 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    5.661 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    5.737 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.066 | 0.063 |   1.380 |    5.800 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.511 | 0.681 |   2.062 |    6.482 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   2.221 |    6.641 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   2.459 |    6.879 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   2.858 |    7.278 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.196 | 0.195 |   3.053 |    7.473 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.268 |   3.321 |    7.741 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.267 |   3.587 |    8.007 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   3.846 |    8.266 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.156 | 0.296 |   4.141 |    8.561 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.161 |   4.302 |    8.722 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   4.451 |    8.871 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.554 | 0.401 |   4.852 |    9.272 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   4.998 |    9.418 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   5.350 |    9.770 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   5.473 |    9.893 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   5.611 |   10.031 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.157 | 0.100 |   5.712 |   10.132 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.108 | 0.209 |   5.920 |   10.340 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   6.022 |   10.442 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   6.183 |   10.603 | 
     | U1_clock_divider/U36                | B v -> Y v  | AND2X2M    | 0.053 | 0.186 |   6.369 |   10.789 | 
     | U1_clock_divider/\counter_reg[6]    | D v         | SDFFRQX2M  | 0.053 | 0.000 |   6.369 |   10.789 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.420 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.394 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -4.369 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.109 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -3.978 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -3.865 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -3.749 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -3.696 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -3.587 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.947 |   -3.472 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -3.356 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -3.238 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.096 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.038 | 
     | U1_clock_divider/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.384 |   -3.036 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U1_clock_divider/\counter_reg[4] /CK 
Endpoint:   U1_clock_divider/\counter_reg[4] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.790
- Arrival Time                  6.369
= Slack Time                    4.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.420 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.447 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.543 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    4.656 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    4.773 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    4.891 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.009 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.127 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.161 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    5.359 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    5.526 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    5.602 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    5.661 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    5.738 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.066 | 0.063 |   1.380 |    5.801 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.511 | 0.681 |   2.062 |    6.482 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   2.221 |    6.641 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   2.459 |    6.879 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   2.858 |    7.278 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.196 | 0.195 |   3.053 |    7.473 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.268 |   3.321 |    7.741 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.267 |   3.587 |    8.008 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   3.846 |    8.266 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.156 | 0.296 |   4.141 |    8.562 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.161 |   4.302 |    8.723 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   4.451 |    8.871 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.554 | 0.401 |   4.852 |    9.273 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   4.998 |    9.418 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   5.350 |    9.771 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   5.473 |    9.893 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   5.611 |   10.032 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.157 | 0.100 |   5.712 |   10.132 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.108 | 0.209 |   5.920 |   10.341 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   6.022 |   10.442 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   6.183 |   10.604 | 
     | U1_clock_divider/U18                | B v -> Y v  | AND2X2M    | 0.052 | 0.186 |   6.369 |   10.790 | 
     | U1_clock_divider/\counter_reg[4]    | D v         | SDFFRQX2M  | 0.052 | 0.000 |   6.369 |   10.790 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.421 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.394 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -4.369 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.109 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -3.979 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -3.866 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -3.749 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -3.697 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -3.587 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.947 |   -3.473 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -3.356 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -3.238 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.097 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.039 | 
     | U1_clock_divider/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.385 |   -3.036 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U1_clock_divider/\counter_reg[5] /CK 
Endpoint:   U1_clock_divider/\counter_reg[5] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.384
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.790
- Arrival Time                  6.367
= Slack Time                    4.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.423 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.449 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.545 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    4.659 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    4.776 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    4.894 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.011 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.129 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.163 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    5.361 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    5.529 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    5.604 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    5.664 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    5.740 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.066 | 0.063 |   1.380 |    5.803 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.511 | 0.681 |   2.062 |    6.485 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   2.221 |    6.644 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   2.459 |    6.882 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   2.858 |    7.281 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.196 | 0.195 |   3.053 |    7.476 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.268 |   3.321 |    7.744 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.267 |   3.587 |    8.010 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   3.846 |    8.269 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.156 | 0.296 |   4.141 |    8.564 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.161 |   4.302 |    8.725 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   4.451 |    8.874 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.554 | 0.401 |   4.852 |    9.275 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   4.998 |    9.421 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   5.350 |    9.773 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   5.473 |    9.896 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   5.611 |   10.034 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.157 | 0.100 |   5.712 |   10.135 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.108 | 0.209 |   5.920 |   10.343 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   6.022 |   10.445 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   6.183 |   10.606 | 
     | U1_clock_divider/U19                | B v -> Y v  | AND2X2M    | 0.051 | 0.184 |   6.367 |   10.790 | 
     | U1_clock_divider/\counter_reg[5]    | D v         | SDFFRQX2M  | 0.051 | 0.000 |   6.367 |   10.790 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.423 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.397 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -4.372 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.112 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -3.981 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -3.868 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -3.752 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -3.699 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -3.590 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.947 |   -3.476 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -3.359 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -3.241 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.099 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.041 | 
     | U1_clock_divider/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.384 |   -3.039 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U1_clock_divider/\counter_reg[3] /CK 
Endpoint:   U1_clock_divider/\counter_reg[3] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.790
- Arrival Time                  6.367
= Slack Time                    4.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.423 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.450 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.546 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    4.659 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    4.777 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    4.894 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.012 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.130 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.164 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    5.362 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    5.530 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    5.605 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    5.664 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    5.741 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.066 | 0.063 |   1.380 |    5.804 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.511 | 0.681 |   2.062 |    6.485 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   2.221 |    6.644 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   2.459 |    6.882 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   2.858 |    7.282 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.196 | 0.195 |   3.053 |    7.476 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.268 |   3.321 |    7.744 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.267 |   3.587 |    8.011 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   3.846 |    8.269 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.156 | 0.296 |   4.141 |    8.565 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.161 |   4.302 |    8.726 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   4.451 |    8.875 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.554 | 0.401 |   4.852 |    9.276 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   4.998 |    9.421 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   5.350 |    9.774 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   5.473 |    9.896 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   5.611 |   10.035 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.157 | 0.100 |   5.712 |   10.135 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.108 | 0.209 |   5.920 |   10.344 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.102 |   6.022 |   10.446 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.154 | 0.161 |   6.183 |   10.607 | 
     | U1_clock_divider/U17                | B v -> Y v  | AND2X2M    | 0.050 | 0.183 |   6.367 |   10.790 | 
     | U1_clock_divider/\counter_reg[3]    | D v         | SDFFRQX2M  | 0.050 | 0.000 |   6.367 |   10.790 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.424 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.397 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -4.372 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.112 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -3.982 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -3.869 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -3.752 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -3.700 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -3.590 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.947 |   -3.476 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -3.359 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -3.241 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.100 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.042 | 
     | U1_clock_divider/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.385 |   -3.039 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.713
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.083
- Arrival Time                  5.428
= Slack Time                    4.655
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.655 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.024 |   0.024 |    4.679 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    4.708 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.117 | 0.201 |   0.254 |    4.909 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   0.421 |    5.076 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   0.497 |    5.152 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   0.556 |    5.211 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   0.633 |    5.288 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.085 | 0.073 |   0.706 |    5.361 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.737 | 0.759 |   1.465 |    6.119 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v  | INVX2M     | 0.277 | 0.281 |   1.746 |    6.401 | 
     | U0_ALU/mult_28/U116                 | B v -> Y ^  | NOR2X1M    | 0.210 | 0.195 |   1.941 |    6.596 | 
     | U0_ALU/mult_28/U8                   | A ^ -> Y ^  | AND2X2M    | 0.088 | 0.169 |   2.110 |    6.765 | 
     | U0_ALU/mult_28/S1_2_0               | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.549 |   2.660 |    7.315 | 
     | U0_ALU/mult_28/S1_3_0               | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   3.220 |    7.875 | 
     | U0_ALU/mult_28/S1_4_0               | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.782 |    8.437 | 
     | U0_ALU/mult_28/S1_5_0               | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   4.343 |    8.998 | 
     | U0_ALU/mult_28/S1_6_0               | B ^ -> S v  | ADDFX2M    | 0.149 | 0.582 |   4.925 |    9.580 | 
     | U0_ALU/U76                          | A0 v -> Y ^ | AOI222X1M  | 0.523 | 0.297 |   5.222 |    9.877 | 
     | U0_ALU/U73                          | A1 ^ -> Y v | AOI31X2M   | 0.221 | 0.206 |   5.428 |   10.083 | 
     | U0_ALU/\ALU_OUT_reg[6]              | D v         | SDFFRQX2M  | 0.221 | 0.001 |   5.428 |   10.083 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -4.655 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -4.631 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -4.602 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -4.401 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -4.206 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -4.206 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -4.049 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -3.992 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -3.943 | 
     | U0_ALU/\ALU_OUT_reg[6]    | CK ^          | SDFFRQX2M  | 0.051 | 0.001 |   0.713 |   -3.942 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U1_clock_divider/flag_reg/CK 
Endpoint:   U1_clock_divider/flag_reg/D            (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][7] /Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.384
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.787
- Arrival Time                  6.092
= Slack Time                    4.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.695 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.722 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    4.818 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    4.931 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.048 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.166 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.284 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.402 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.436 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    5.634 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    5.801 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    5.877 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    5.936 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.012 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.066 | 0.063 |   1.380 |    6.076 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.511 | 0.681 |   2.062 |    6.757 | 
     | U0_MUX_prescale/U12                 | D ^ -> Y v  | NOR4BX1M   | 0.155 | 0.159 |   2.221 |    6.916 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.157 | 0.238 |   2.459 |    7.154 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.417 | 0.399 |   2.858 |    7.553 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.196 | 0.195 |   3.053 |    7.748 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.149 | 0.268 |   3.321 |    8.016 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.112 | 0.267 |   3.587 |    8.283 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.113 | 0.258 |   3.846 |    8.541 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.156 | 0.296 |   4.141 |    8.837 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.195 | 0.161 |   4.302 |    8.997 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.174 | 0.149 |   4.451 |    9.146 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.554 | 0.401 |   4.852 |    9.548 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.224 | 0.146 |   4.998 |    9.693 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.541 | 0.352 |   5.350 |   10.045 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.139 | 0.123 |   5.473 |   10.168 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.150 | 0.138 |   5.611 |   10.306 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.157 | 0.100 |   5.712 |   10.407 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.108 | 0.209 |   5.920 |   10.616 | 
     | U1_clock_divider/U21                | A v -> Y ^  | XNOR2X2M   | 0.259 | 0.113 |   6.033 |   10.729 | 
     | U1_clock_divider/U20                | A ^ -> Y v  | NOR2X2M    | 0.063 | 0.058 |   6.092 |   10.787 | 
     | U1_clock_divider/flag_reg           | D v         | SDFFRQX2M  | 0.063 | 0.000 |   6.092 |   10.787 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.695 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.669 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -4.644 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.384 | 
     | CLK_UART_M__L1_I0         | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -4.253 | 
     | CLK_UART_M__L2_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -4.141 | 
     | CLK_UART_M__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -4.024 | 
     | CLK_UART_M__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -3.972 | 
     | CLK_UART_M__L5_I1         | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -3.862 | 
     | CLK_UART_M__L6_I0         | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.947 |   -3.748 | 
     | CLK_UART_M__L7_I0         | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -3.631 | 
     | CLK_UART_M__L8_I0         | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -3.513 | 
     | CLK_UART_M__L9_I0         | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.371 | 
     | CLK_UART_M__L10_I0        | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.313 | 
     | U1_clock_divider/flag_reg | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.384 |   -3.311 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /D (v) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.315
- Setup                         0.404
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.711
- Arrival Time                  5.686
= Slack Time                    5.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^   |            | 0.000 |       |   0.000 |    5.026 | 
     | scan_clk__L1_I0                               | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.052 | 
     | scan_clk__L2_I1                               | A v -> Y v   | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.148 | 
     | scan_clk__L3_I0                               | A v -> Y v   | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.261 | 
     | scan_clk__L4_I0                               | A v -> Y v   | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.379 | 
     | scan_clk__L5_I0                               | A v -> Y v   | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.496 | 
     | scan_clk__L6_I0                               | A v -> Y v   | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.614 | 
     | scan_clk__L7_I0                               | A v -> Y v   | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.732 | 
     | scan_clk__L8_I0                               | A v -> Y ^   | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.766 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^   | MX2X8M     | 0.116 | 0.198 |   0.938 |    5.964 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^   | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.132 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.207 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^   | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.266 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.343 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^   | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.420 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v  | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.055 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^   | INVX2M     | 0.147 | 0.159 |   2.188 |    7.214 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v   | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.345 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v   | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.617 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v   | OR2X1M     | 0.117 | 0.262 |   2.854 |    7.879 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v   | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.143 | 
     | U0_RX_TOP/FSM_RX1/U51                         | A v -> Y ^   | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.292 | 
     | U0_RX_TOP/FSM_RX1/U52                         | B0 ^ -> Y ^  | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.475 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A ^ -> Y ^   | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.614 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v   | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    8.810 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^   | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.533 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v   | INVX2M     | 0.253 | 0.194 |   4.701 |    9.727 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^   | NOR2X2M    | 0.703 | 0.469 |   5.170 |   10.196 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v   | INVX2M     | 0.244 | 0.241 |   5.411 |   10.437 | 
     | U0_RX_TOP/deserializer_RX1/U10                | A1N v -> Y v | OAI2BB2X1M | 0.106 | 0.274 |   5.686 |   10.711 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] | D v          | SDFFRQX2M  | 0.106 | 0.000 |   5.686 |   10.711 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.026 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -4.999 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -4.903 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -4.790 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.673 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.555 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -4.437 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.319 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.205 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.168 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -3.978 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -3.905 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.776 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.713 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] | CK ^       | SDFFRQX2M  | 0.065 | 0.002 |   1.315 |   -3.711 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[2] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.315
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.707
- Arrival Time                  5.586
= Slack Time                    5.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.121 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.147 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.243 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.357 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.474 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.592 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.709 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.827 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.861 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.059 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.227 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.302 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.362 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.438 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.515 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.150 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.147 | 0.159 |   2.188 |    7.309 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.440 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.713 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   2.854 |    7.975 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.239 | 
     | U0_RX_TOP/FSM_RX1/U51                              | A v -> Y ^  | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.387 | 
     | U0_RX_TOP/FSM_RX1/U52                              | B0 ^ -> Y ^ | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.570 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A ^ -> Y ^  | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.709 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    8.905 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.628 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.417 | 0.362 |   4.869 |    9.990 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.115 | 0.283 |   5.152 |   10.273 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U26                 | B1 v -> Y v | AO22X1M    | 0.127 | 0.434 |   5.586 |   10.707 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2 | D v         | SDFFRQX2M  | 0.127 | 0.000 |   5.586 |   10.707 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.121 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.095 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.123 |   -4.998 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -4.885 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.768 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.650 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -4.532 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.415 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.301 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.264 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.073 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.000 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.871 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.808 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2 | CK ^       | SDFFRQX2M  | 0.065 | 0.002 |   1.315 |   -3.806 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[4] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.315
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.708
- Arrival Time                  5.581
= Slack Time                    5.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.127 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.153 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.249 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.362 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.480 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.597 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.715 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.833 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.867 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.065 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.233 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.308 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.367 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.444 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.521 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.156 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.147 | 0.159 |   2.188 |    7.315 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.446 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.719 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   2.854 |    7.981 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.244 | 
     | U0_RX_TOP/FSM_RX1/U51                              | A v -> Y ^  | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.393 | 
     | U0_RX_TOP/FSM_RX1/U52                              | B0 ^ -> Y ^ | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.576 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A ^ -> Y ^  | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.715 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    8.911 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.634 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.417 | 0.362 |   4.869 |    9.996 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.115 | 0.283 |   5.152 |   10.279 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U24                 | B1 v -> Y v | AO22X1M    | 0.122 | 0.429 |   5.581 |   10.708 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4 | D v         | SDFFRQX2M  | 0.122 | 0.000 |   5.581 |   10.708 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.127 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.100 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.004 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -4.891 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.774 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.656 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -4.538 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.420 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.306 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.269 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.079 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.006 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.877 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.814 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4 | CK ^       | SDFFRQX2M  | 0.065 | 0.002 |   1.315 |   -3.812 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[3] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.315
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.710
- Arrival Time                  5.569
= Slack Time                    5.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.142 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.168 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.264 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.377 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.495 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.612 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.730 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.848 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.882 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.080 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.248 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.323 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.382 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.459 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.536 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.171 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.147 | 0.159 |   2.188 |    7.330 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.461 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.733 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   2.854 |    7.995 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.259 | 
     | U0_RX_TOP/FSM_RX1/U51                              | A v -> Y ^  | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.408 | 
     | U0_RX_TOP/FSM_RX1/U52                              | B0 ^ -> Y ^ | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.591 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A ^ -> Y ^  | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.730 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    8.926 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.649 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.417 | 0.362 |   4.869 |   10.011 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.115 | 0.283 |   5.152 |   10.293 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U25                 | B1 v -> Y v | AO22X1M    | 0.111 | 0.417 |   5.569 |   10.710 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3 | D v         | SDFFRQX2M  | 0.111 | 0.000 |   5.569 |   10.710 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.142 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.115 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.019 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -4.906 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.789 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.671 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -4.553 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.435 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.321 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.284 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.094 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.021 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.892 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.829 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3 | CK ^       | SDFFRQX2M  | 0.065 | 0.002 |   1.315 |   -3.827 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[1] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.314
- Setup                         0.404
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.710
- Arrival Time                  5.564
= Slack Time                    5.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.146 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.173 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.269 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.382 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.499 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.617 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.735 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.853 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.887 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.085 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.252 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.328 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.387 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.464 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.540 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.176 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.147 | 0.159 |   2.188 |    7.335 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.466 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.738 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   2.854 |    8.000 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.264 | 
     | U0_RX_TOP/FSM_RX1/U51                              | A v -> Y ^  | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.413 | 
     | U0_RX_TOP/FSM_RX1/U52                              | B0 ^ -> Y ^ | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.596 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A ^ -> Y ^  | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.734 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    8.931 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.654 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.417 | 0.362 |   4.869 |   10.015 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.115 | 0.283 |   5.152 |   10.298 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U27                 | B1 v -> Y v | AO22X1M    | 0.107 | 0.412 |   5.564 |   10.710 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1 | D v         | SDFFRQX2M  | 0.107 | 0.000 |   5.564 |   10.710 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.147 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.120 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.024 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -4.911 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.794 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.676 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -4.558 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.440 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.326 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.289 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.098 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.026 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.897 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.834 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1 | CK ^       | SDFFRQX2M  | 0.065 | 0.002 |   1.314 |   -3.832 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[0] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.314
- Setup                         0.404
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.710
- Arrival Time                  5.563
= Slack Time                    5.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.147 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.174 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.270 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.383 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.500 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.618 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.736 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.853 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.887 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.086 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.253 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.329 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.388 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.464 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.541 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.176 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.147 | 0.159 |   2.188 |    7.336 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.466 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.739 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   2.854 |    8.001 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.265 | 
     | U0_RX_TOP/FSM_RX1/U51                              | A v -> Y ^  | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.413 | 
     | U0_RX_TOP/FSM_RX1/U52                              | B0 ^ -> Y ^ | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.597 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A ^ -> Y ^  | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.735 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    8.932 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.655 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.417 | 0.362 |   4.869 |   10.016 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.115 | 0.283 |   5.152 |   10.299 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U28                 | B1 v -> Y v | AO22X1M    | 0.107 | 0.411 |   5.563 |   10.710 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0 | D v         | SDFFRQX2M  | 0.107 | 0.000 |   5.563 |   10.710 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.147 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.121 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.025 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -4.911 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.794 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.676 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -4.559 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.441 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.327 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.290 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.099 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.026 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.898 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.834 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0 | CK ^       | SDFFRQX2M  | 0.065 | 0.001 |   1.314 |   -3.833 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[5] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.315
- Setup                         0.404
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.711
- Arrival Time                  5.562
= Slack Time                    5.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.149 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.175 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.271 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.384 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.502 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.619 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.737 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.855 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.889 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.087 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.255 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.330 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.389 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.466 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.543 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.178 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.147 | 0.159 |   2.188 |    7.337 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.468 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.741 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   2.854 |    8.002 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.266 | 
     | U0_RX_TOP/FSM_RX1/U51                              | A v -> Y ^  | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.415 | 
     | U0_RX_TOP/FSM_RX1/U52                              | B0 ^ -> Y ^ | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.598 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A ^ -> Y ^  | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.737 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    8.933 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.656 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.417 | 0.362 |   4.869 |   10.018 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.115 | 0.283 |   5.152 |   10.300 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U30                 | B1 v -> Y v | AO22X1M    | 0.106 | 0.411 |   5.562 |   10.711 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5 | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.562 |   10.711 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.149 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.122 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.026 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -4.913 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.796 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.678 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -4.560 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.442 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.328 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.291 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.101 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.028 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.899 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.836 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5 | CK ^       | SDFFRQX2M  | 0.065 | 0.002 |   1.315 |   -3.834 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RX_TOP/FSM_RX1/\cs_reg[0] /CK 
Endpoint:   U0_RX_TOP/FSM_RX1/\cs_reg[0] /D        (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.315
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.710
- Arrival Time                  5.505
= Slack Time                    5.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.205 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.231 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.328 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.441 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.558 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.676 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.794 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.911 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.945 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.143 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.311 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.386 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.446 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.522 | 
     | CLK_R_M__L5_I4                      | A v -> Y ^  | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.599 | 
     | U0_Register_File/\regfile_reg[2][2] | CK ^ -> Q v | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.234 | 
     | U0_RX_TOP/FSM_RX1/U34               | A v -> Y ^  | INVX2M     | 0.147 | 0.159 |   2.188 |    7.394 | 
     | U0_RX_TOP/FSM_RX1/U43               | B ^ -> Y v  | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.524 | 
     | U0_RX_TOP/FSM_RX1/U45               | A v -> Y v  | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.797 | 
     | U0_RX_TOP/FSM_RX1/U47               | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   2.854 |    8.059 | 
     | U0_RX_TOP/FSM_RX1/U49               | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.323 | 
     | U0_RX_TOP/FSM_RX1/U51               | A v -> Y ^  | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.471 | 
     | U0_RX_TOP/FSM_RX1/U52               | B0 ^ -> Y ^ | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.654 | 
     | U0_RX_TOP/FSM_RX1/U55               | A ^ -> Y ^  | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.793 | 
     | U0_RX_TOP/FSM_RX1/U58               | C ^ -> Y v  | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    8.990 | 
     | U0_RX_TOP/FSM_RX1/U62               | A v -> Y ^  | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.712 | 
     | U0_RX_TOP/FSM_RX1/U20               | B ^ -> Y v  | NAND4BXLM  | 0.651 | 0.508 |   5.016 |   10.221 | 
     | U0_RX_TOP/FSM_RX1/U31               | B1 v -> Y ^ | AOI32X1M   | 0.360 | 0.371 |   5.387 |   10.592 | 
     | U0_RX_TOP/FSM_RX1/U30               | B0 ^ -> Y v | OAI2B1X2M  | 0.113 | 0.118 |   5.505 |   10.710 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[0]        | D v         | SDFFRQX2M  | 0.113 | 0.000 |   5.505 |   10.710 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.205 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.179 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.083 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -4.969 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.852 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.734 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -4.617 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.499 | 
     | scan_clk__L8_I1              | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.385 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.348 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.157 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.084 | 
     | RX_CLK_M__L2_I0              | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.956 | 
     | RX_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.892 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[0] | CK ^       | SDFFRQX2M  | 0.065 | 0.002 |   1.315 |   -3.890 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][0] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.713
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.085
- Arrival Time                  4.877
= Slack Time                    5.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.208 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.024 |   0.024 |    5.232 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    5.261 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.117 | 0.201 |   0.254 |    5.462 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   0.421 |    5.630 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   0.497 |    5.705 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   0.556 |    5.764 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   0.633 |    5.841 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.085 | 0.073 |   0.706 |    5.914 | 
     | U0_Register_File/\regfile_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.737 | 0.759 |   1.465 |    6.673 | 
     | U0_ALU/mult_28/U40                  | A ^ -> Y v  | INVX2M     | 0.277 | 0.281 |   1.746 |    6.954 | 
     | U0_ALU/mult_28/U116                 | B v -> Y ^  | NOR2X1M    | 0.210 | 0.195 |   1.941 |    7.149 | 
     | U0_ALU/mult_28/U8                   | A ^ -> Y ^  | AND2X2M    | 0.088 | 0.169 |   2.110 |    7.319 | 
     | U0_ALU/mult_28/S1_2_0               | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.549 |   2.660 |    7.868 | 
     | U0_ALU/mult_28/S1_3_0               | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   3.220 |    8.428 | 
     | U0_ALU/mult_28/S1_4_0               | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.782 |    8.990 | 
     | U0_ALU/mult_28/S1_5_0               | B ^ -> S v  | ADDFX2M    | 0.161 | 0.598 |   4.381 |    9.589 | 
     | U0_ALU/U72                          | A0 v -> Y ^ | AOI222X1M  | 0.521 | 0.298 |   4.679 |    9.887 | 
     | U0_ALU/U69                          | A1 ^ -> Y v | AOI31X2M   | 0.214 | 0.197 |   4.876 |   10.084 | 
     | U0_ALU/\ALU_OUT_reg[5]              | D v         | SDFFRQX2M  | 0.214 | 0.000 |   4.877 |   10.085 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -5.208 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -5.184 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -5.155 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -4.954 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -4.759 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -4.759 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -4.602 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -4.545 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -4.496 | 
     | U0_ALU/\ALU_OUT_reg[5]    | CK ^          | SDFFRQX2M  | 0.051 | 0.001 |   0.713 |   -4.495 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_clock_divider/\counter_reg[4] /CK 
Endpoint:   U0_clock_divider/\counter_reg[4] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.790
- Arrival Time                  5.574
= Slack Time                    5.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.215 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.242 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.338 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.451 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.568 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.686 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.804 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.922 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.956 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.154 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.321 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.397 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.456 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   1.317 |    6.533 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.090 | 0.078 |   1.395 |    6.610 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.556 |   1.951 |    7.166 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.153 |   2.104 |    7.319 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.140 |   2.243 |    7.459 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   2.523 |    7.738 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.263 |   2.786 |    8.002 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.152 | 0.294 |   3.080 |    8.296 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.209 | 0.168 |   3.248 |    8.463 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.193 | 0.162 |   3.410 |    8.625 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.570 | 0.414 |   3.824 |    9.039 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.295 | 0.190 |   4.013 |    9.229 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.670 | 0.443 |   4.456 |    9.672 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.169 | 0.145 |   4.601 |    9.816 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.191 | 0.168 |   4.769 |    9.985 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.162 | 0.114 |   4.883 |   10.098 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.129 | 0.217 |   5.100 |   10.316 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.338 | 0.118 |   5.218 |   10.434 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.385 |   10.601 | 
     | U0_clock_divider/U18                | B v -> Y v  | AND2X2M    | 0.054 | 0.189 |   5.574 |   10.790 | 
     | U0_clock_divider/\counter_reg[4]    | D v         | SDFFRQX2M  | 0.054 | 0.000 |   5.574 |   10.790 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.215 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.189 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -5.164 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.904 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -4.773 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -4.661 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -4.544 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -4.492 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -4.382 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.948 |   -4.268 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -4.151 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -4.033 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.892 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.834 | 
     | U0_clock_divider/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.385 |   -3.830 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.315
- Setup                         0.307
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.808
- Arrival Time                  5.591
= Slack Time                    5.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.216 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.243 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.339 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.452 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.569 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.687 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.805 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.923 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.957 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.155 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.322 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.398 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.457 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.534 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.610 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.246 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.147 | 0.159 |   2.188 |    7.405 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.536 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.808 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   2.854 |    8.070 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.334 | 
     | U0_RX_TOP/FSM_RX1/U51                         | A v -> Y ^  | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.483 | 
     | U0_RX_TOP/FSM_RX1/U52                         | B0 ^ -> Y ^ | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.666 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A ^ -> Y ^  | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.804 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    9.001 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.724 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.253 | 0.194 |   4.701 |    9.918 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.703 | 0.469 |   5.170 |   10.387 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.244 | 0.241 |   5.411 |   10.628 | 
     | U0_RX_TOP/deserializer_RX1/U5                 | A0 v -> Y ^ | OAI22X1M   | 0.309 | 0.180 |   5.591 |   10.808 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] | D ^         | SDFFRQX2M  | 0.309 | 0.000 |   5.591 |   10.808 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.217 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.190 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.094 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -4.981 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.863 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.746 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -4.628 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.510 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.396 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.359 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.168 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.096 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.967 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.904 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] | CK ^       | SDFFRQX2M  | 0.065 | 0.002 |   1.315 |   -3.902 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_clock_divider/\counter_reg[6] /CK 
Endpoint:   U0_clock_divider/\counter_reg[6] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.790
- Arrival Time                  5.573
= Slack Time                    5.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.217 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.243 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.339 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.452 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.570 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.688 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.805 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.923 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.957 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.155 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.323 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.398 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.457 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   1.317 |    6.534 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.090 | 0.078 |   1.395 |    6.612 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.556 |   1.951 |    7.168 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.153 |   2.104 |    7.320 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.140 |   2.243 |    7.460 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   2.523 |    7.740 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.263 |   2.786 |    8.003 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.152 | 0.294 |   3.080 |    8.297 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.209 | 0.168 |   3.248 |    8.465 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.193 | 0.162 |   3.410 |    8.626 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.570 | 0.414 |   3.824 |    9.040 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.295 | 0.190 |   4.013 |    9.230 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.670 | 0.443 |   4.456 |    9.673 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.169 | 0.145 |   4.601 |    9.818 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.191 | 0.168 |   4.769 |    9.986 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.162 | 0.114 |   4.883 |   10.100 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.129 | 0.217 |   5.100 |   10.317 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.338 | 0.118 |   5.218 |   10.435 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.385 |   10.602 | 
     | U0_clock_divider/U36                | B v -> Y v  | AND2X2M    | 0.054 | 0.188 |   5.573 |   10.790 | 
     | U0_clock_divider/\counter_reg[6]    | D v         | SDFFRQX2M  | 0.054 | 0.000 |   5.573 |   10.790 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.217 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.190 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -5.165 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.906 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -4.775 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -4.662 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -4.546 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -4.493 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -4.384 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.948 |   -4.269 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -4.153 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -4.035 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.893 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.835 | 
     | U0_clock_divider/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.385 |   -3.832 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_clock_divider/\counter_reg[0] /CK 
Endpoint:   U0_clock_divider/\counter_reg[0] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.790
- Arrival Time                  5.572
= Slack Time                    5.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.218 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.244 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.340 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.454 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.571 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.689 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.806 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.924 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.958 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.156 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.324 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.399 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.459 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   1.317 |    6.535 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.090 | 0.078 |   1.395 |    6.613 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.556 |   1.951 |    7.169 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.153 |   2.104 |    7.322 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.140 |   2.243 |    7.461 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   2.523 |    7.741 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.263 |   2.786 |    8.004 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.152 | 0.294 |   3.080 |    8.298 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.209 | 0.168 |   3.248 |    8.466 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.193 | 0.162 |   3.409 |    8.627 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.570 | 0.414 |   3.823 |    9.041 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.295 | 0.190 |   4.013 |    9.231 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.670 | 0.443 |   4.456 |    9.674 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.169 | 0.145 |   4.601 |    9.819 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.191 | 0.168 |   4.769 |    9.987 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.162 | 0.114 |   4.883 |   10.101 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.129 | 0.217 |   5.100 |   10.318 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.338 | 0.118 |   5.218 |   10.436 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.385 |   10.603 | 
     | U0_clock_divider/U37                | B v -> Y v  | AND2X2M    | 0.052 | 0.186 |   5.572 |   10.790 | 
     | U0_clock_divider/\counter_reg[0]    | D v         | SDFFRQX2M  | 0.052 | 0.000 |   5.572 |   10.790 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.218 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.192 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -5.167 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.907 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -4.776 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -4.663 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -4.547 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -4.494 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -4.385 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.948 |   -4.270 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -4.154 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -4.036 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.894 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.836 | 
     | U0_clock_divider/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.385 |   -3.833 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_clock_divider/\counter_reg[3] /CK 
Endpoint:   U0_clock_divider/\counter_reg[3] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.790
- Arrival Time                  5.572
= Slack Time                    5.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.218 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.244 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.340 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.454 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.571 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.689 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.806 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.924 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.958 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.156 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.324 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.399 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.459 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   1.317 |    6.535 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.090 | 0.078 |   1.395 |    6.613 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.556 |   1.951 |    7.169 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.153 |   2.104 |    7.322 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.140 |   2.243 |    7.461 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   2.523 |    7.741 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.263 |   2.786 |    8.004 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.152 | 0.294 |   3.080 |    8.298 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.209 | 0.168 |   3.248 |    8.466 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.193 | 0.162 |   3.410 |    8.628 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.570 | 0.414 |   3.824 |    9.042 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.295 | 0.190 |   4.013 |    9.231 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.670 | 0.443 |   4.456 |    9.674 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.169 | 0.145 |   4.601 |    9.819 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.191 | 0.168 |   4.769 |    9.987 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.162 | 0.114 |   4.883 |   10.101 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.129 | 0.217 |   5.100 |   10.318 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.338 | 0.118 |   5.218 |   10.436 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.385 |   10.603 | 
     | U0_clock_divider/U17                | B v -> Y v  | AND2X2M    | 0.052 | 0.187 |   5.572 |   10.790 | 
     | U0_clock_divider/\counter_reg[3]    | D v         | SDFFRQX2M  | 0.052 | 0.000 |   5.572 |   10.790 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.218 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.192 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -5.167 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.907 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -4.776 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -4.663 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -4.547 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -4.494 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -4.385 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.948 |   -4.270 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -4.154 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -4.036 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.894 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.836 | 
     | U0_clock_divider/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.385 |   -3.833 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_clock_divider/\counter_reg[5] /CK 
Endpoint:   U0_clock_divider/\counter_reg[5] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.791
- Arrival Time                  5.570
= Slack Time                    5.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.220 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.247 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.343 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.456 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.573 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.691 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.809 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.927 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.961 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.159 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.326 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.402 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.461 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   1.317 |    6.538 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.090 | 0.078 |   1.395 |    6.615 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.556 |   1.951 |    7.171 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.153 |   2.104 |    7.324 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.140 |   2.243 |    7.464 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   2.523 |    7.743 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.263 |   2.786 |    8.007 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.152 | 0.294 |   3.080 |    8.301 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.209 | 0.168 |   3.248 |    8.468 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.193 | 0.162 |   3.410 |    8.630 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.570 | 0.414 |   3.824 |    9.044 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.295 | 0.190 |   4.013 |    9.234 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.670 | 0.443 |   4.456 |    9.677 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.169 | 0.145 |   4.601 |    9.821 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.191 | 0.168 |   4.769 |    9.990 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.162 | 0.114 |   4.883 |   10.103 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.129 | 0.217 |   5.100 |   10.321 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.338 | 0.118 |   5.218 |   10.439 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.385 |   10.606 | 
     | U0_clock_divider/U19                | B v -> Y v  | AND2X2M    | 0.051 | 0.185 |   5.570 |   10.791 | 
     | U0_clock_divider/\counter_reg[5]    | D v         | SDFFRQX2M  | 0.051 | 0.000 |   5.570 |   10.791 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.220 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.194 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -5.169 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.909 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -4.778 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -4.666 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -4.549 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -4.497 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -4.387 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.948 |   -4.273 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -4.156 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -4.038 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.897 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.839 | 
     | U0_clock_divider/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.385 |   -3.835 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_clock_divider/\counter_reg[1] /CK 
Endpoint:   U0_clock_divider/\counter_reg[1] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.790
- Arrival Time                  5.570
= Slack Time                    5.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.221 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.247 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.343 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.456 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.574 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.691 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.809 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.927 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.961 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.159 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.327 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.402 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.461 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   1.317 |    6.538 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.090 | 0.078 |   1.395 |    6.616 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.556 |   1.951 |    7.172 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.153 |   2.104 |    7.324 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.140 |   2.243 |    7.464 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   2.523 |    7.744 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.263 |   2.786 |    8.007 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.152 | 0.294 |   3.080 |    8.301 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.209 | 0.168 |   3.248 |    8.468 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.193 | 0.162 |   3.410 |    8.630 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.570 | 0.414 |   3.824 |    9.044 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.295 | 0.190 |   4.013 |    9.234 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.670 | 0.443 |   4.456 |    9.677 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.169 | 0.145 |   4.601 |    9.822 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.191 | 0.168 |   4.769 |    9.990 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.162 | 0.114 |   4.883 |   10.104 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.129 | 0.217 |   5.100 |   10.321 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.338 | 0.118 |   5.218 |   10.439 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.385 |   10.606 | 
     | U0_clock_divider/U8                 | B v -> Y v  | AND2X2M    | 0.050 | 0.184 |   5.570 |   10.790 | 
     | U0_clock_divider/\counter_reg[1]    | D v         | SDFFRQX2M  | 0.050 | 0.000 |   5.570 |   10.790 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.221 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.194 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -5.169 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.910 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -4.779 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -4.666 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -4.550 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -4.497 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -4.388 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.948 |   -4.273 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -4.157 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -4.038 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.897 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.839 | 
     | U0_clock_divider/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.385 |   -3.836 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_clock_divider/\counter_reg[2] /CK 
Endpoint:   U0_clock_divider/\counter_reg[2] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.790
- Arrival Time                  5.570
= Slack Time                    5.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.221 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.247 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.343 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.457 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.574 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.692 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.809 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.927 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.961 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.159 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.327 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.402 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.461 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   1.317 |    6.538 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.090 | 0.078 |   1.395 |    6.616 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.556 |   1.951 |    7.172 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.165 | 0.153 |   2.104 |    7.325 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.171 | 0.140 |   2.243 |    7.464 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.120 | 0.280 |   2.523 |    7.744 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.263 |   2.786 |    8.007 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.152 | 0.294 |   3.080 |    8.301 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.209 | 0.168 |   3.248 |    8.469 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.193 | 0.162 |   3.409 |    8.630 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.570 | 0.414 |   3.824 |    9.044 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.295 | 0.190 |   4.013 |    9.234 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.670 | 0.443 |   4.456 |    9.677 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.169 | 0.145 |   4.601 |    9.822 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.191 | 0.168 |   4.769 |    9.990 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.162 | 0.114 |   4.883 |   10.104 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.129 | 0.217 |   5.100 |   10.321 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.338 | 0.118 |   5.218 |   10.439 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.385 |   10.606 | 
     | U0_clock_divider/U9                 | B v -> Y v  | AND2X2M    | 0.050 | 0.184 |   5.570 |   10.790 | 
     | U0_clock_divider/\counter_reg[2]    | D v         | SDFFRQX2M  | 0.050 | 0.000 |   5.570 |   10.790 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.221 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.194 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.025 |   0.051 |   -5.169 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.263 | 0.260 |   0.311 |   -4.910 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.059 | 0.131 |   0.442 |   -4.779 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.055 | 0.113 |   0.555 |   -4.666 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.116 |   0.671 |   -4.550 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.043 | 0.052 |   0.724 |   -4.497 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.041 | 0.110 |   0.833 |   -4.388 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.114 |   0.948 |   -4.273 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.064 |   -4.157 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.118 |   1.182 |   -4.039 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.078 | 0.142 |   1.324 |   -3.897 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.053 | 0.058 |   1.382 |   -3.839 | 
     | U0_clock_divider/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.385 |   -3.836 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.314
- Setup                         0.306
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.808
- Arrival Time                  5.587
= Slack Time                    5.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.222 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.248 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.344 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.457 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.575 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.692 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.810 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.928 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.962 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.160 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.328 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.403 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.462 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.539 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.616 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.251 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.147 | 0.159 |   2.188 |    7.410 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.541 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.814 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   2.854 |    8.075 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.339 | 
     | U0_RX_TOP/FSM_RX1/U51                         | A v -> Y ^  | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.488 | 
     | U0_RX_TOP/FSM_RX1/U52                         | B0 ^ -> Y ^ | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.671 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A ^ -> Y ^  | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.810 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    9.006 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.729 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.253 | 0.194 |   4.701 |    9.923 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.703 | 0.469 |   5.170 |   10.392 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.244 | 0.241 |   5.411 |   10.633 | 
     | U0_RX_TOP/deserializer_RX1/U9                 | A0 v -> Y ^ | OAI22X1M   | 0.301 | 0.176 |   5.587 |   10.808 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] | D ^         | SDFFRQX2M  | 0.301 | 0.000 |   5.587 |   10.808 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.222 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.195 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.099 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -4.986 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.869 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.751 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -4.633 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.515 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.401 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.364 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.174 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.101 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.972 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.909 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] | CK ^       | SDFFRQX2M  | 0.065 | 0.001 |   1.314 |   -3.907 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RX_TOP/parity_check_RX1/par_err_reg/CK 
Endpoint:   U0_RX_TOP/parity_check_RX1/par_err_reg/D (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q   (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.313
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.702
- Arrival Time                  5.480
= Slack Time                    5.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^   |            | 0.000 |       |   0.000 |    5.222 | 
     | scan_clk__L1_I0                        | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.249 | 
     | scan_clk__L2_I1                        | A v -> Y v   | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.345 | 
     | scan_clk__L3_I0                        | A v -> Y v   | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.458 | 
     | scan_clk__L4_I0                        | A v -> Y v   | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.575 | 
     | scan_clk__L5_I0                        | A v -> Y v   | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.693 | 
     | scan_clk__L6_I0                        | A v -> Y v   | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.811 | 
     | scan_clk__L7_I0                        | A v -> Y v   | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.929 | 
     | scan_clk__L8_I0                        | A v -> Y ^   | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.963 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^   | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.161 | 
     | CLK_R_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.328 | 
     | CLK_R_M__L2_I0                         | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.404 | 
     | CLK_R_M__L3_I1                         | A v -> Y ^   | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.463 | 
     | CLK_R_M__L4_I2                         | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.539 | 
     | CLK_R_M__L5_I4                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.616 | 
     | U0_Register_File/\regfile_reg[2][2]    | CK ^ -> Q v  | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.252 | 
     | U0_RX_TOP/FSM_RX1/U34                  | A v -> Y ^   | INVX2M     | 0.147 | 0.159 |   2.188 |    7.411 | 
     | U0_RX_TOP/FSM_RX1/U43                  | B ^ -> Y v   | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.542 | 
     | U0_RX_TOP/FSM_RX1/U45                  | A v -> Y v   | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.814 | 
     | U0_RX_TOP/FSM_RX1/U47                  | A v -> Y v   | OR2X1M     | 0.117 | 0.262 |   2.854 |    8.076 | 
     | U0_RX_TOP/FSM_RX1/U49                  | A v -> Y v   | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.340 | 
     | U0_RX_TOP/FSM_RX1/U51                  | A v -> Y ^   | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.489 | 
     | U0_RX_TOP/FSM_RX1/U52                  | B0 ^ -> Y ^  | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.672 | 
     | U0_RX_TOP/FSM_RX1/U55                  | A ^ -> Y ^   | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.810 | 
     | U0_RX_TOP/FSM_RX1/U58                  | C ^ -> Y v   | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    9.007 | 
     | U0_RX_TOP/FSM_RX1/U62                  | A v -> Y ^   | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.730 | 
     | U0_RX_TOP/FSM_RX1/U9                   | A ^ -> Y v   | INVX2M     | 0.253 | 0.194 |   4.701 |    9.924 | 
     | U0_RX_TOP/FSM_RX1/U16                  | A v -> Y ^   | NOR2X2M    | 0.280 | 0.230 |   4.931 |   10.153 | 
     | U0_RX_TOP/FSM_RX1/U10                  | AN ^ -> Y ^  | NOR2BX2M   | 0.234 | 0.235 |   5.166 |   10.389 | 
     | U0_RX_TOP/parity_check_RX1/U4          | A ^ -> Y v   | INVX2M     | 0.072 | 0.074 |   5.240 |   10.462 | 
     | U0_RX_TOP/parity_check_RX1/U2          | A1N v -> Y v | OAI2BB2X1M | 0.129 | 0.240 |   5.480 |   10.702 | 
     | U0_RX_TOP/parity_check_RX1/par_err_reg | D v          | SDFFRQX4M  | 0.129 | 0.000 |   5.480 |   10.702 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.222 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.196 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.100 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -4.987 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.869 | 
     | scan_clk__L5_I0                        | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.752 | 
     | scan_clk__L6_I0                        | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -4.634 | 
     | scan_clk__L7_I0                        | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.516 | 
     | scan_clk__L8_I1                        | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.402 | 
     | scan_clk__L9_I0                        | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.365 | 
     | U4_mux2X1/U1                           | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.174 | 
     | RX_CLK_M__L1_I0                        | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.101 | 
     | RX_CLK_M__L2_I0                        | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.973 | 
     | RX_CLK_M__L3_I0                        | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.909 | 
     | U0_RX_TOP/parity_check_RX1/par_err_reg | CK ^       | SDFFRQX4M  | 0.065 | 0.000 |   1.313 |   -3.909 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.314
- Setup                         0.304
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.810
- Arrival Time                  5.581
= Slack Time                    5.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.229 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.255 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.351 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.465 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.582 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.700 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.817 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.935 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.969 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.167 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.335 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.410 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.469 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.546 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.623 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.258 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.147 | 0.159 |   2.188 |    7.417 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.548 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.821 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   2.854 |    8.083 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.346 | 
     | U0_RX_TOP/FSM_RX1/U51                         | A v -> Y ^  | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.495 | 
     | U0_RX_TOP/FSM_RX1/U52                         | B0 ^ -> Y ^ | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.678 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A ^ -> Y ^  | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.817 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    9.013 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.736 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.253 | 0.194 |   4.701 |    9.930 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.703 | 0.469 |   5.170 |   10.399 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.244 | 0.241 |   5.411 |   10.640 | 
     | U0_RX_TOP/deserializer_RX1/U8                 | A0 v -> Y ^ | OAI22X1M   | 0.291 | 0.170 |   5.581 |   10.810 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] | D ^         | SDFFRQX2M  | 0.291 | 0.000 |   5.581 |   10.810 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.229 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.203 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.106 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -4.993 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.876 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.758 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -4.640 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.523 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.409 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.372 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.181 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.108 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.979 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.916 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] | CK ^       | SDFFRQX2M  | 0.065 | 0.002 |   1.314 |   -3.914 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.315
- Setup                         0.301
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  5.570
= Slack Time                    5.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.244 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.271 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.367 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.480 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.597 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.715 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.833 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.951 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.984 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.183 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.350 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.426 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.485 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.561 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.638 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.273 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.147 | 0.159 |   2.188 |    7.433 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.563 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.836 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   2.854 |    8.098 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.362 | 
     | U0_RX_TOP/FSM_RX1/U51                         | A v -> Y ^  | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.510 | 
     | U0_RX_TOP/FSM_RX1/U52                         | B0 ^ -> Y ^ | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.694 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A ^ -> Y ^  | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.832 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    9.029 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.752 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.253 | 0.194 |   4.701 |    9.946 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.703 | 0.469 |   5.170 |   10.415 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.244 | 0.241 |   5.411 |   10.655 | 
     | U0_RX_TOP/deserializer_RX1/U6                 | A0 v -> Y ^ | OAI22X1M   | 0.271 | 0.159 |   5.570 |   10.814 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] | D ^         | SDFFRQX2M  | 0.271 | 0.000 |   5.570 |   10.814 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.244 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.218 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.122 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -5.009 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.891 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.773 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -4.656 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.538 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.424 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.387 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.196 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.123 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.995 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.931 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] | CK ^       | SDFFRQX2M  | 0.065 | 0.002 |   1.315 |   -3.929 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.315
- Setup                         0.300
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  5.569
= Slack Time                    5.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.245 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.272 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.368 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.481 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.598 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.716 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.834 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.952 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.986 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.184 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.351 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.427 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.486 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.563 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.639 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.275 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.147 | 0.159 |   2.188 |    7.434 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.565 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.837 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   2.854 |    8.099 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.363 | 
     | U0_RX_TOP/FSM_RX1/U51                         | A v -> Y ^  | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.512 | 
     | U0_RX_TOP/FSM_RX1/U52                         | B0 ^ -> Y ^ | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.695 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A ^ -> Y ^  | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.833 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    9.030 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.753 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.253 | 0.194 |   4.701 |    9.947 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.703 | 0.469 |   5.170 |   10.416 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.244 | 0.241 |   5.411 |   10.657 | 
     | U0_RX_TOP/deserializer_RX1/U4                 | A0 v -> Y ^ | OAI22X1M   | 0.269 | 0.158 |   5.569 |   10.814 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] | D ^         | SDFFRQX2M  | 0.269 | 0.000 |   5.569 |   10.814 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.246 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.219 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.123 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -5.010 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.893 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.775 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -4.657 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.539 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.425 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.388 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.197 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.125 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -3.996 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.933 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] | CK ^       | SDFFRQX2M  | 0.065 | 0.002 |   1.315 |   -3.931 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.315
- Setup                         0.299
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.815
- Arrival Time                  5.565
= Slack Time                    5.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.250 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.276 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.372 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.485 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.603 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.721 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.838 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    5.956 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    5.990 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.188 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.356 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.431 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.490 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.567 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.644 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.279 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.147 | 0.159 |   2.188 |    7.438 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.569 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.842 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   2.854 |    8.104 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.367 | 
     | U0_RX_TOP/FSM_RX1/U51                         | A v -> Y ^  | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.516 | 
     | U0_RX_TOP/FSM_RX1/U52                         | B0 ^ -> Y ^ | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.699 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A ^ -> Y ^  | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.838 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    9.034 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.757 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.253 | 0.194 |   4.701 |    9.951 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.703 | 0.469 |   5.170 |   10.420 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.244 | 0.241 |   5.411 |   10.661 | 
     | U0_RX_TOP/deserializer_RX1/U7                 | A0 v -> Y ^ | OAI22X1M   | 0.263 | 0.154 |   5.565 |   10.815 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] | D ^         | SDFFRQX2M  | 0.263 | 0.000 |   5.565 |   10.815 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.250 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.223 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.127 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -5.014 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.897 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.779 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -4.661 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.544 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.430 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.392 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.202 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.129 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -4.000 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -3.937 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] | CK ^       | SDFFRQX2M  | 0.065 | 0.002 |   1.315 |   -3.935 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.713
- Setup                         0.432
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  4.809
= Slack Time                    5.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.272 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.024 |   0.024 |    5.296 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.029 |   0.053 |    5.325 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.117 | 0.201 |   0.254 |    5.526 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.109 | 0.168 |   0.421 |    5.693 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.063 | 0.075 |   0.497 |    5.769 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.070 | 0.059 |   0.556 |    5.828 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.066 | 0.077 |   0.633 |    5.905 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.085 | 0.073 |   0.706 |    5.978 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^ -> Q v | SDFFRHQX4M | 0.182 | 0.382 |   1.088 |    6.360 | 
     | U0_ALU/div_29/U29                   | A v -> Y ^  | INVX12M    | 0.318 | 0.231 |   1.318 |    6.590 | 
     | U0_ALU/div_29/FE_RC_11_0            | A ^ -> Y v  | INVX2M     | 0.096 | 0.102 |   1.420 |    6.692 | 
     | U0_ALU/div_29/FE_RC_18_0            | B v -> Y ^  | NOR2X4M    | 0.162 | 0.138 |   1.559 |    6.831 | 
     | U0_ALU/div_29/FE_RC_17_0            | B ^ -> Y v  | NAND3BX4M  | 0.135 | 0.127 |   1.686 |    6.958 | 
     | U0_ALU/div_29/FE_RC_16_0            | A v -> Y ^  | INVX2M     | 0.094 | 0.094 |   1.780 |    7.051 | 
     | U0_ALU/div_29/FE_RC_15_0            | A ^ -> Y v  | NAND3X4M   | 0.172 | 0.115 |   1.894 |    7.166 | 
     | U0_ALU/div_29/FE_RC_25_0            | A v -> Y ^  | NAND3X6M   | 0.169 | 0.140 |   2.034 |    7.306 | 
     | U0_ALU/div_29/FE_RC_47_0            | B ^ -> Y v  | NAND3BX4M  | 0.215 | 0.178 |   2.213 |    7.485 | 
     | U0_ALU/div_29/FE_RC_46_0            | A v -> Y ^  | NAND2X4M   | 0.215 | 0.183 |   2.396 |    7.668 | 
     | U0_ALU/div_29/FE_RC_54_0            | B ^ -> Y v  | NAND2X3M   | 0.118 | 0.121 |   2.517 |    7.789 | 
     | U0_ALU/div_29/FE_RC_97_0            | A v -> Y ^  | INVX2M     | 0.066 | 0.072 |   2.588 |    7.860 | 
     | U0_ALU/div_29/FE_RC_110_0           | A ^ -> Y v  | INVX2M     | 0.033 | 0.039 |   2.628 |    7.900 | 
     | U0_ALU/div_29/FE_RC_109_0           | B v -> Y ^  | NAND2BX2M  | 0.133 | 0.090 |   2.718 |    7.990 | 
     | U0_ALU/div_29/FE_RC_104_0           | B ^ -> Y v  | NAND2X4M   | 0.124 | 0.114 |   2.832 |    8.104 | 
     | U0_ALU/div_29/FE_RC_117_0           | A0 v -> Y ^ | OAI2B2X8M  | 0.367 | 0.186 |   3.019 |    8.291 | 
     | U0_ALU/div_29/U38                   | S0 ^ -> Y v | MX2X1M     | 0.269 | 0.419 |   3.438 |    8.709 | 
     | U0_ALU/div_29/FE_RC_184_0           | A v -> Y ^  | NOR2X3M    | 0.151 | 0.153 |   3.591 |    8.863 | 
     | U0_ALU/div_29/FE_RC_181_0           | AN ^ -> Y ^ | NAND3BX4M  | 0.114 | 0.134 |   3.725 |    8.997 | 
     | U0_ALU/div_29/FE_RC_202_0           | A ^ -> Y v  | INVX2M     | 0.047 | 0.054 |   3.779 |    9.051 | 
     | U0_ALU/div_29/FE_RC_201_0           | A v -> Y ^  | NAND2X2M   | 0.212 | 0.131 |   3.911 |    9.183 | 
     | U0_ALU/div_29/FE_RC_212_0           | A ^ -> Y v  | NAND2X6M   | 0.181 | 0.163 |   4.074 |    9.346 | 
     | U0_ALU/U68                          | C0 v -> Y ^ | AOI222X1M  | 0.653 | 0.529 |   4.603 |    9.874 | 
     | U0_ALU/U65                          | A1 ^ -> Y v | AOI31X2M   | 0.231 | 0.207 |   4.809 |   10.081 | 
     | U0_ALU/\ALU_OUT_reg[4]              | D v         | SDFFRQX2M  | 0.231 | 0.000 |   4.809 |   10.081 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -5.272 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.021 | 0.024 |   0.024 |   -5.248 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.030 | 0.029 |   0.053 |   -5.219 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.117 | 0.201 |   0.254 |   -5.018 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.162 | 0.195 |   0.449 |   -4.823 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.449 |   -4.823 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.080 | 0.158 |   0.606 |   -4.666 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.057 |   0.663 |   -4.609 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.051 | 0.049 |   0.712 |   -4.560 | 
     | U0_ALU/\ALU_OUT_reg[4]    | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.713 |   -4.559 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RX_TOP/FSM_RX1/\cs_reg[2] /CK 
Endpoint:   U0_RX_TOP/FSM_RX1/\cs_reg[2] /D        (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.314
- Setup                         0.323
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.792
- Arrival Time                  5.469
= Slack Time                    5.323
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.000 |       |   0.000 |    5.323 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.349 | 
     | scan_clk__L2_I1                     | A v -> Y v   | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.445 | 
     | scan_clk__L3_I0                     | A v -> Y v   | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.558 | 
     | scan_clk__L4_I0                     | A v -> Y v   | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.676 | 
     | scan_clk__L5_I0                     | A v -> Y v   | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.793 | 
     | scan_clk__L6_I0                     | A v -> Y v   | CLKBUFX20M | 0.049 | 0.118 |   0.588 |    5.911 | 
     | scan_clk__L7_I0                     | A v -> Y v   | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    6.029 | 
     | scan_clk__L8_I0                     | A v -> Y ^   | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    6.063 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^   | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.261 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.429 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.504 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.563 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.640 | 
     | CLK_R_M__L5_I4                      | A v -> Y ^   | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.717 | 
     | U0_Register_File/\regfile_reg[2][2] | CK ^ -> Q v  | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.352 | 
     | U0_RX_TOP/FSM_RX1/U34               | A v -> Y ^   | INVX2M     | 0.147 | 0.159 |   2.188 |    7.511 | 
     | U0_RX_TOP/FSM_RX1/U43               | B ^ -> Y v   | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.642 | 
     | U0_RX_TOP/FSM_RX1/U45               | A v -> Y v   | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.915 | 
     | U0_RX_TOP/FSM_RX1/U47               | A v -> Y v   | OR2X1M     | 0.117 | 0.262 |   2.854 |    8.176 | 
     | U0_RX_TOP/FSM_RX1/U49               | A v -> Y v   | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.440 | 
     | U0_RX_TOP/FSM_RX1/U51               | A v -> Y ^   | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.589 | 
     | U0_RX_TOP/FSM_RX1/U52               | B0 ^ -> Y ^  | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.772 | 
     | U0_RX_TOP/FSM_RX1/U55               | A ^ -> Y ^   | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.911 | 
     | U0_RX_TOP/FSM_RX1/U58               | C ^ -> Y v   | NAND4BX1M  | 0.219 | 0.196 |   3.784 |    9.107 | 
     | U0_RX_TOP/FSM_RX1/U62               | A v -> Y ^   | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.830 | 
     | U0_RX_TOP/FSM_RX1/U20               | B ^ -> Y v   | NAND4BXLM  | 0.651 | 0.508 |   5.016 |   10.339 | 
     | U0_RX_TOP/FSM_RX1/U23               | A1N v -> Y v | AOI2B1X1M  | 0.111 | 0.361 |   5.376 |   10.699 | 
     | U0_RX_TOP/FSM_RX1/U22               | B0 v -> Y ^  | OAI31XLM   | 0.409 | 0.092 |   5.469 |   10.792 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[2]        | D ^          | SDFFRQX2M  | 0.409 | 0.000 |   5.469 |   10.792 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.323 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.296 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.200 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -5.087 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -4.970 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.852 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -4.734 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.616 | 
     | scan_clk__L8_I1              | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.502 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.465 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.275 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.202 | 
     | RX_CLK_M__L2_I0              | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -4.073 | 
     | RX_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -4.010 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[2] | CK ^       | SDFFRQX2M  | 0.065 | 0.001 |   1.314 |   -4.009 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK 
Endpoint:   U0_RX_TOP/FSM_RX1/par_err_reg_reg/D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.314
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.708
- Arrival Time                  5.321
= Slack Time                    5.388
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.000 |       |   0.000 |    5.388 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.414 | 
     | scan_clk__L2_I1                     | A v -> Y v   | BUFX18M    | 0.036 | 0.096 |   0.122 |    5.510 | 
     | scan_clk__L3_I0                     | A v -> Y v   | CLKBUFX20M | 0.048 | 0.113 |   0.236 |    5.624 | 
     | scan_clk__L4_I0                     | A v -> Y v   | CLKBUFX20M | 0.049 | 0.117 |   0.353 |    5.741 | 
     | scan_clk__L5_I0                     | A v -> Y v   | CLKBUFX20M | 0.049 | 0.118 |   0.471 |    5.859 | 
     | scan_clk__L6_I0                     | A v -> Y v   | CLKBUFX20M | 0.049 | 0.118 |   0.589 |    5.976 | 
     | scan_clk__L7_I0                     | A v -> Y v   | CLKBUFX20M | 0.049 | 0.118 |   0.706 |    6.094 | 
     | scan_clk__L8_I0                     | A v -> Y ^   | CLKINVX6M  | 0.030 | 0.034 |   0.740 |    6.128 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^   | MX2X8M     | 0.116 | 0.198 |   0.938 |    6.326 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.109 | 0.168 |   1.106 |    6.494 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.063 | 0.075 |   1.181 |    6.569 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.070 | 0.059 |   1.241 |    6.628 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.076 |   1.317 |    6.705 | 
     | CLK_R_M__L5_I4                      | A v -> Y ^   | CLKINVX40M | 0.085 | 0.077 |   1.394 |    6.782 | 
     | U0_Register_File/\regfile_reg[2][2] | CK ^ -> Q v  | SDFFRQX2M  | 0.324 | 0.635 |   2.029 |    7.417 | 
     | U0_RX_TOP/FSM_RX1/U34               | A v -> Y ^   | INVX2M     | 0.147 | 0.159 |   2.189 |    7.576 | 
     | U0_RX_TOP/FSM_RX1/U43               | B ^ -> Y v   | NAND2BX1M  | 0.163 | 0.131 |   2.319 |    7.707 | 
     | U0_RX_TOP/FSM_RX1/U45               | A v -> Y v   | OR2X1M     | 0.115 | 0.273 |   2.592 |    7.980 | 
     | U0_RX_TOP/FSM_RX1/U47               | A v -> Y v   | OR2X1M     | 0.117 | 0.262 |   2.854 |    8.242 | 
     | U0_RX_TOP/FSM_RX1/U49               | A v -> Y v   | OR2X1M     | 0.118 | 0.264 |   3.118 |    8.505 | 
     | U0_RX_TOP/FSM_RX1/U51               | A v -> Y ^   | NOR2X1M    | 0.206 | 0.149 |   3.266 |    8.654 | 
     | U0_RX_TOP/FSM_RX1/U52               | B0 ^ -> Y ^  | AO21XLM    | 0.154 | 0.183 |   3.449 |    8.837 | 
     | U0_RX_TOP/FSM_RX1/U55               | A ^ -> Y ^   | XNOR2X1M   | 0.289 | 0.139 |   3.588 |    8.976 | 
     | U0_RX_TOP/FSM_RX1/U58               | C ^ -> Y v   | NAND4BX1M  | 0.219 | 0.196 |   3.785 |    9.172 | 
     | U0_RX_TOP/FSM_RX1/U62               | A v -> Y ^   | NOR4X1M    | 1.222 | 0.723 |   4.507 |    9.895 | 
     | U0_RX_TOP/FSM_RX1/U9                | A ^ -> Y v   | INVX2M     | 0.253 | 0.194 |   4.701 |   10.089 | 
     | U0_RX_TOP/FSM_RX1/U16               | A v -> Y ^   | NOR2X2M    | 0.280 | 0.230 |   4.931 |   10.319 | 
     | U0_RX_TOP/FSM_RX1/U29               | A1 ^ -> Y v  | AOI21X2M   | 0.191 | 0.122 |   5.053 |   10.440 | 
     | U0_RX_TOP/FSM_RX1/U28               | A0N v -> Y v | OAI2BB2X1M | 0.116 | 0.268 |   5.321 |   10.708 | 
     | U0_RX_TOP/FSM_RX1/par_err_reg_reg   | D v          | SDFFRQX2M  | 0.116 | 0.000 |   5.321 |   10.708 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.388 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.361 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -5.265 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -5.152 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -5.035 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -4.917 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -4.799 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -4.682 | 
     | scan_clk__L8_I1                   | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   0.820 |   -4.568 | 
     | scan_clk__L9_I0                   | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.857 |   -4.530 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.191 |   1.048 |   -4.340 | 
     | RX_CLK_M__L1_I0                   | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.121 |   -4.267 | 
     | RX_CLK_M__L2_I0                   | A v -> Y v | BUFX14M    | 0.061 | 0.129 |   1.250 |   -4.138 | 
     | RX_CLK_M__L3_I0                   | A v -> Y ^ | CLKINVX40M | 0.065 | 0.063 |   1.313 |   -4.075 | 
     | U0_RX_TOP/FSM_RX1/par_err_reg_reg | CK ^       | SDFFRQX2M  | 0.065 | 0.001 |   1.314 |   -4.074 | 
     +--------------------------------------------------------------------------------------------------+ 

