Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/arify/Programs_4_user/Xlinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test07_fulladder_behav xil_defaultlib.test07_fulladder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'halfadder' remains a black box since it has no binding entity [C:/Users/arify/OneDrive/Belgeler/VHDL_mitrona_zorunlustaj/project_5/project_5.srcs/sources_1/new/test07_fulladder.vhd:64]
WARNING: [VRFC 10-4940] 'halfadder' remains a black box since it has no binding entity [C:/Users/arify/OneDrive/Belgeler/VHDL_mitrona_zorunlustaj/project_5/project_5.srcs/sources_1/new/test07_fulladder.vhd:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.test07_fulladder
Built simulation snapshot test07_fulladder_behav
