Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Thu May 29 22:11:11 2025
****************************************
Information: Activity propagation will be performed for scenario scenarioSS.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerSS' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioSS (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioFF identical to that on scenarioSS (POW-006)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.831736 ohm/um, via_r = 1.815407 ohm/cut, c = 0.121303 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.849034 ohm/um, via_r = 1.815407 ohm/cut, c = 0.144583 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 171, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 171, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[4] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.378838 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[5] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.378838 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port ZN on cell counter_and_parity/ctmi_221 for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.002155 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[3] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.380516 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[2] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.379066 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[1] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.381374 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port ZN on cell counter_and_parity/ctmi_7 for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.002575 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[0] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.380516 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/counter_stored_reg[6] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.380287 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/counter_stored_reg[5] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.378838 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.
Warning: Fall toggles on pin counter_and_parity/count_reg_reg[6]/QN are impossible given input states; converted to rise toggles. (POW-069)

  Cell Internal Power    = 3.74e+04 nW ( 88.2%)
  Net Switching Power    = 5.01e+03 nW ( 11.8%)
Total Dynamic Power      = 4.24e+04 nW (100.0%)

Cell Leakage Power       = 2.04e+04 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             3.24e+04               1.14e+03               1.06e+03               3.46e+04    ( 55.1%)        i
register                  2.55e+03               1.24e+03               9.34e+03               1.31e+04    ( 20.9%)         
sequential                4.23e+02               4.93e+01               1.19e+03               1.67e+03    (  2.7%)         
combinational             2.06e+03               2.59e+03               8.80e+03               1.34e+04    ( 21.4%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     3.74e+04 nW            5.01e+03 nW            2.04e+04 nW            6.28e+04 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Fall toggles on pin counter_and_parity/count_reg_reg[6]/QN are impossible given input states; converted to rise toggles. (POW-069)

  Cell Internal Power    = 1.90e+04 nW ( 85.1%)
  Net Switching Power    = 3.34e+03 nW ( 14.9%)
Total Dynamic Power      = 2.24e+04 nW (100.0%)

Cell Leakage Power       = 2.29e+02 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             1.63e+04               7.66e+02               1.35e+01               1.70e+04    ( 75.4%)        i
register                  1.42e+03               8.04e+02               1.07e+02               2.33e+03    ( 10.3%)         
sequential                2.24e+02               3.14e+01               1.48e+01               2.70e+02    (  1.2%)         
combinational             1.14e+03               1.74e+03               9.38e+01               2.97e+03    ( 13.2%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.90e+04 nW            3.34e+03 nW            2.29e+02 nW            2.26e+04 nW
1
