# do toplevel_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/mrgeotech/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/mrgeotech/School/ECE 375/Labs/Lab2/toplevel.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:05 on Oct 15,2024
# vcom -reportprogress 300 -93 -work work /home/mrgeotech/School/ECE 375/Labs/Lab2/toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TOPLEVEL
# -- Compiling architecture ARCH of TOPLEVEL
# End time: 16:50:05 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/mrgeotech/School/ECE 375/Labs/Lab2/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:05 on Oct 15,2024
# vcom -reportprogress 300 -93 -work work /home/mrgeotech/School/ECE 375/Labs/Lab2/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity COUNTER
# -- Compiling architecture ARCH of COUNTER
# End time: 16:50:05 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/mrgeotech/School/ECE 375/Labs/Lab2/fsm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:05 on Oct 15,2024
# vcom -reportprogress 300 -93 -work work /home/mrgeotech/School/ECE 375/Labs/Lab2/fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FSM
# -- Compiling architecture ARCH of FSM
# End time: 16:50:05 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.toplevel
# vsim work.toplevel 
# Start time: 16:50:08 on Oct 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevel(arch)
# Loading work.counter(arch)
# Loading work.fsm(arch)
vsim work.toplevel
# End time: 17:09:51 on Oct 15,2024, Elapsed time: 0:19:43
# Errors: 0, Warnings: 0
# vsim work.toplevel 
# Start time: 17:09:51 on Oct 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.toplevel(arch)
# Loading work.counter(arch)
# Loading work.fsm(arch)
add wave -position insertpoint  \
sim:/toplevel/EXTERN_CLOCK \
sim:/toplevel/RESET \
sim:/toplevel/START \
sim:/toplevel/INTERN_CLOCK \
sim:/toplevel/RED \
sim:/toplevel/YELLOW \
sim:/toplevel/GREEN
vcom -93 -work work {/home/mrgeotech/School/ECE 375/Labs/Lab2/toplevel.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:24 on Oct 15,2024
# vcom -reportprogress 300 -93 -work work /home/mrgeotech/School/ECE 375/Labs/Lab2/toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TOPLEVEL
# -- Compiling architecture ARCH of TOPLEVEL
# ** Error: /home/mrgeotech/School/ECE 375/Labs/Lab2/toplevel.vhd(37): (vcom-1436) Actual expression (infix expression) of formal "CLOCK" is not globally static.
# ** Note: /home/mrgeotech/School/ECE 375/Labs/Lab2/toplevel.vhd(44): VHDL Compiler exiting
# End time: 17:12:24 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/mrgeotech/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# End time: 17:57:30 on Oct 15,2024, Elapsed time: 0:47:39
# Errors: 0, Warnings: 0
