<div><span>Q1</span> - <p>We have two implementations of the same Instruction Set Architecture (ISA). Machine A has a clock cycle time of 50 ns and a CPI of 4.0 for a program, while machine B has a clock cycle of 65 ns and a CPI of 2.5 for the same program.</p>

<p>Which of the following is TRUE?</p>

<ol style="list-style-type:upper-alpha">
	<li>Machine A is faster than B.</li>
	<li>Machine B is faster than A.</li>
	<li>Both have the same speed.</li>
	<li>None of the above</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q2</span> - In a seven-segment pipeline, each segment takes 1 cycle. Assuming there are no stalls, the number of clock cycles required to process 180 tasks in a seven – segment pipeline is _______ cycles.<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q3</span> - <p>A hard disk system has the following parameters:</p>

<ul>
	<li>Rotation speed – 6000 rpm.</li>
	<li>Size of each sector – 1 KB.</li>
	<li>Average   nbsp;number of sectors per track – 128.</li>
</ul>

<p>Based on these parameters, which of the following statements is/are CORRECT?   nbsp;</p>

<ol start="1" style="list-style-type:upper-roman">
	<li>The average latency of the drive is less than 6 milliseconds.</li>
	<li>The burst data rate of the drive is more than 10 MB/sec.</li>
	<li>The average capacity per track is larger than 1 MB.</li>
</ol>

<ol start="1" style="list-style-type:upper-alpha">
	<li>I   nbsp;only</li>
	<li>I and III only</li>
	<li>I   nbsp;and II   nbsp;only</li>
	<li>I, II, and III</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q4</span> - <p>A direct-mapped cache has    nbsp;2^10 cache lines   nbsp;with    nbsp;2^4 bytes of data per cache line. If the cache is used to store blocks for a byte addressable memory of size    nbsp;2^30 bytes, then how many bytes of space will be required for storing the tags?</p>

<ol style="list-style-type:upper-alpha">
	<li>   nbsp;2^15 bytes</li>
	<li>   nbsp;2^11 bytes</li>
	<li>   nbsp;2^6 KB</li>
	<li>   nbsp;2^7 KB</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q5</span> - <p>Which of the following is displacement addressing mode?</p>

<ol style="list-style-type:upper-alpha">
	<li>Relative</li>
	<li>Indexed</li>
	<li>Base</li>
	<li>Immediate</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q6</span> - <p>An interrupt that can temporarily be ignored by the computer is called:</p>

<ol style="list-style-type:upper-alpha">
	<li>   nbsp;Vectored Interrupt</li>
	<li>   nbsp;Non-Maskable Interrupt</li>
	<li>   nbsp;Scalar Interrupt</li>
	<li>   nbsp;Maskable Interrupt</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q7</span> - <p>A disk unit has 24 recording surfaces and a total of 14,000   nbsp;cylinders. There is an average of 400 sectors per track. Each sector contains 512 bytes of data.</p>

<p>What are the maximum number of bytes that can be stored in this unit?</p>

<ol style="list-style-type:upper-alpha">
	<li>67.80 *   nbsp;10^9 B</li>
	<li>68.90 *   nbsp;10^7 B   nbsp;</li>
	<li>68.80 * 10^9 B    nbsp;   nbsp;</li>
	<li>69.87 * 10^9 B</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q8</span> - <p>A link between the CPU and the user is provided by:</p>

<ol style="list-style-type:upper-alpha">
	<li>Peripheral Devices</li>
	<li>Storage</li>
	<li>Control Unit</li>
	<li>Software</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q9</span> - A byte-addressable computer has a small data cache capable of holding eight 32-bit words. Each cache block consists of one 32-bit word. When a given program is executed, the processor reads data from the following sequence of hex addresses:

200,  204,  208,  20C,  2F4,  2F0,  200,  204,  218,  21C,  24C,   2F4

This pattern is repeated four times. Assume that the cache is initially empty. If a direct-mapped cache is used, then the hit rate is __________ %<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q10</span> - <p>Registers R1 and R2 of a computer contain the decimal values 1300 and 4500. The following instructions are run:</p>

<ol start="1" style="list-style-type:lower-alpha">
	<li>Load 20(R1),R5</li>
	<li>Move #3000,R5</li>
	<li>Store R5,30(R1,R2)</li>
</ol>

<p>The effective address of the memory operand is ___________.</p><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q11</span> - <p>A   nbsp;system has 3 levels of cache i.e., L_1, L_2 and L_3. The access times of L_1,L_2 and L_3 cache memories are 100 ns/word, 150 ns/word and 250 ns/word, respectively.</p>

<p>L_1, L_2 and L_3   nbsp;are divided into blocks   nbsp;of 1,4 and 8 words. The hit ratios for L_1,   nbsp;   nbsp;L_2 and L_3 are 80%, 90% and 100%, respectively. Assuming memory access has to wait on a cache miss until a complete memory block gets transferred, what is the average access time?   nbsp;</p>

<ol style="list-style-type:upper-alpha">
	<li>103 ns</li>
	<li>220 ns</li>
	<li>150 ns   nbsp;</li>
	<li>135 ns   nbsp;</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q12</span> - <p>A computer uses a small direct-mapped cache between the main memory and the processor. The cache has four 16-bit words (the data field), and each word has an associated 13-bit tag field. When a miss occurs during a read operation, the requested word is read from the main memory and sent to the processor. At the same time, it is copied into the cache, and its block number is stored in the associated tag.</p>

<p>Consider the following loop in a program where all instructions and operands are 16 bits long:</p>

<p>
    [           LOOP       amp; Add amp; (RI)+, RO;                amp; Decrement        amp; R2;                      amp; BNE      amp; LOOP;                ]
</p>

<p>Main memory contents:</p>

<p>
    [   Address amp; Data;      054E amp; A03C;           amp; 05D9;           amp; 10D7;           ]
</p>

<p>Assume that   nbsp;before this loop is entered, registers R0,    nbsp;Rl, and R2 contain 0, 054E and 3, respectively. Also assume that the main memory contains the data shown in the above diagram of Main memory contents, where all entries are given in hexadecimal notation. The loop starts at location LOOP = 02EC.   nbsp;</p>

<p>What is the number of Main memory access at the end of the First pass through the loop?</p>

<ol style="list-style-type:upper-alpha">
	<li>3</li>
	<li>4</li>
	<li>6</li>
	<li>8</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q13</span> - A non-pipeline system takes 25 ns to process a task. The same task can be processed in a six-segment pipeline in a clock cycle of 10 ns.

The speed-up rotation of the pipeline for 10 tasks will be _______.<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q14</span> - <p>A disk has 20 sectors per track. Assume there are 512 bytes per sector. What is the data transfer rate (in bytes per second) at a rotational speed of 7200 rpm?</p>

<ol style="list-style-type:upper-alpha">
	<li>1.26 * 10^8   nbsp;bytes/second</li>
	<li>1.58 * 10^6 bytes/second</li>
	<li>1.318 * 10^5 bytes/second</li>
	<li>1.2288 * 10^6 bytes/second</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q15</span> - An instruction is stored at location 300 with its address field at location 301. The address field has a value of 400. A processor register R1 contains the number 200. If relative-addressing mode is used by the instruction (with R1 as index register) then the effective address is _________.<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q16</span> - A pipelined processor has two branch delay slots. An optimizing compiler can fill one of these slots 85 

If we assume that 20 <hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q17</span> - <p>The fastest mode of data transfer   nbsp;is:</p>

<ol style="list-style-type:upper-alpha">
	<li>Programmable I/O</li>
	<li>Interrupt I/O</li>
	<li>DMA</li>
	<li>Both A and B</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q18</span> - In a system, cache memory access time is 100ns and the main memory is 10 times slower than cache memory. The hit ratio for read request is 0.92.

Of the memory requests generated by CPU, 85 % are for read and the remaining are for write. The average access time (in ns) considering both read     write requests (using write-through policy) is ______.<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q19</span> - In an 8 segment pipeline, the total number of clock pulses that process 150 tasks are ______ cycles.<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q20</span> - A computer has 32 bit instructions and 12 bit addresses.
If there are 250 two-address instructions, the number of one-address instructions that can be formulated are ______.<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q21</span> - In a computer system, there are 5 registers, namely – PC, AR, DR, IR, and SC. The initial content of PC is 7FF. The content of memory at address 7FF is EA9F;  at address A9F is 0C35;  at address C35 is FFFF. (All register contents are in hexadecimal format).

When an ISZ indirect instruction is fetched from memory and executed, the content of PC register after 6 clock pulse is ________ (put the integer value of register content).<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q22</span> - Consider a hypothetical processor that supports two addresses – one address and zero address instructions. It has a 256 word memory, and a 20 bit instruction is placed in 1 word of memory (where memory is word addressable).

If there exist 8 two address instructions and 1984 one address instructions, then the total number of zero address instructions formulated are _______.<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q23</span> - A hard disk is connected to a 2 GHz processor through a DMA controller which works in burst mode. The initial set up of a DMA transfer takes 1000 clock cycles for the processor and DMA completion requires 700 clock cycles.

The hard disk has a transfer rate of 4000 KB / sec and the average block size transferred is 16 KB. Then, the fraction of CPU time free if the disk is transferring data is  _______<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q24</span> - Consider two pipelines A and B. Pipeline A has 8 stages with uniform stage delay of 2ns. Pipeline B has 5 stages with uniform stage delays of 3ns. Time saved (in ns) by pipeline A compared to pipeline B to execute 100 instructions is _____.<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q25</span> - <p>What is the addressing mode of the below mentioned instruction?<br>
’MUL   nbsp;  R1,  #2’</p>

<ol style="list-style-type:upper-alpha">
	<li>   nbsp;Indirect</li>
	<li>   nbsp;Indexed</li>
	<li>   nbsp;Immediate</li>
	<li>   nbsp;Direct</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q26</span> - <p>A block-set-associative cache consists of a total of 64 blocks divided into 4-block sets. The main memory contains 4096 blocks (each consisting of 128 words).</p>

<p>Answer the following questions based on this info:</p>

<ol start="1" style="list-style-type:lower-alpha">
	<li>How many bits   nbsp;are there in a main memory address?</li>
	<li>How many bits are there in each of the TAG, SET, and WORD fields?</li>
</ol>

<ol start="1" style="list-style-type:upper-alpha">
	<li>19   nbsp;and   nbsp;8,7,4</li>
	<li>20 and 6,7,8</li>
	<li>19 and   nbsp;8,4,7</li>
	<li>17 and 8,7,4</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q27</span> - <p>The memory unit of a computer has 256 K words of 32 bits each. The computer has an instruction format with four fields: an operation code field, a mode field (to specify one of seven addressing modes), a register address field (to specify one of 60 processor registers), and a memory address.</p>

<p>What are   nbsp;the number of bits, in each of the   nbsp;below given fields, when   nbsp;the   nbsp;instruction is one memory word long?</p>

<ol style="list-style-type:lower-roman">
	<li>Op-code</li>
	<li>Mode</li>
	<li>Register address</li>
	<li>Memory address   nbsp;</li>
</ol>

<p>   nbsp;</p>

<ol style="list-style-type:upper-alpha">
	<li>6,5,3,18</li>
	<li>5,6,3,18</li>
	<li>5,18,6,3</li>
	<li>5,3,6,18</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q28</span> - <p>A computer system has a main memory consisting of 1M 16-bit words. It also has a 4K-word cache organized in the block-set-associative manner   nbsp;(with   nbsp;4 blocks per set and 64 words per block).</p>

<p>Assume that the cache is initially empty. The processor fetches 4352   nbsp;words from locations 0, 1, 2,   nbsp; …,   nbsp;4351, in that order. It then repeats this fetch sequence nine more times. If the cache is 10 times faster than the main memory, estimate the improvement factor resulting from the use of the cache. [Assume that the LRU algorithm is used for block replacement.]</p>

<ol style="list-style-type:upper-alpha">
	<li>3.19</li>
	<li>3.16</li>
	<li>2.15</li>
	<li>2.19</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q29</span> - <p>A CPU has a 32 KB direct-mapped cache with 128byte block size. ’A’ is a two dimensional array of size 512 × 512 with elements that occupy 8bytes each.</p>

<pre class="prettyprint lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">
for (j=0; j   lt;512; j++)

    for (i=0; i   lt;512; i++)
    
        x +=A[j] [i];
    
</pre>

<p>The number of cache misses in row major order is:</p>

<ol style="list-style-type:upper-alpha">
	<li>2^11</li>
	<li>2^14</li>
	<li>2^18</li>
	<li>2^15</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q30</span> - Consider the following program segment for a CPU having three Registers R1, R2, and R3:


    [   Instruction     Operation   Instruction;                             Size In words;    MOV R1,200      R1←[200]             2;     ADD R2,R1   R2← R2 + R1             1;     MUL R3,R1  R3← R3  ∗ R1             1;    MOV 200,R3    M[200]← R3             2;          HALT Machine Halts             1;               ]


The memory is byte-addressable with word size 2 Bytes, and the program is loaded starting from memory location 200. If an interruption occurs while the ‘Multiply’ instruction is being executing by the CPU, then the return address saved onto the stack will be _______.<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div>
      <script>
      let data={'name': 'Test by Bikram | Computer Organization and Architecture | Test 1', 'duration': '90', 'total_qs': '30', 'total_qs_one': 0, 'total_qs_two': 30, 'apti_num_qs': 0, 'technical_num_qs': 30, 'apti_marks': 0, 'technical_marks': 60, 'total_marks': 60, 'num_options': '4', 'section': [{'name': 'Technical', 'num_qs': 30, 'marks': 60, 'question': [{'contents': '', 'post_id': '86057', 'text': '<p>We have two implementations of the same Instruction Set Architecture (ISA). Machine $A$ has a clock cycle time of $50$ ns and a CPI of $4.0$ for a program, while machine $B$ has a clock cycle of $65$ ns and a CPI of $2.5$ for the same program.</p>\n\n<p>Which of the following is TRUE?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Machine A is faster than B.</li>\n\t<li>Machine B is faster than A.</li>\n\t<li>Both have the same speed.</li>\n\t<li>None of the above</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture,speedup', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86059', 'text': 'In a seven-segment pipeline, each segment takes $1$ cycle. Assuming there are no stalls, the number of clock cycles required to process $180$ tasks in a seven – segment pipeline is _______ cycles.', 'type': 'Numerical', 'answer': '186', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,numerical-answers,pipelining,clock-cycles', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86061', 'text': '<p>A hard disk system has the following parameters:</p>\n\n<ul>\n\t<li>Rotation speed – $6000$ rpm.</li>\n\t<li>Size of each sector – $1$ KB.</li>\n\t<li>Average&nbsp;number of sectors per track – $128$.</li>\n</ul>\n\n<p>Based on these parameters, which of the following statements is/are CORRECT?&nbsp;</p>\n\n<ol start="1" style="list-style-type:upper-roman">\n\t<li>The average latency of the drive is less than $6$ milliseconds.</li>\n\t<li>The burst data rate of the drive is more than $10$ MB/sec.</li>\n\t<li>The average capacity per track is larger than $1$ MB.</li>\n</ol>\n\n<ol start="1" style="list-style-type:upper-alpha">\n\t<li>I&nbsp;only</li>\n\t<li>I and III only</li>\n\t<li>I&nbsp;and II&nbsp;only</li>\n\t<li>I, II, and III</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86062', 'text': '<p>A direct-mapped cache has &nbsp;$2^{10}$ cache lines&nbsp;with &nbsp;$2^4$ bytes of data per cache line. If the cache is used to store blocks for a byte addressable memory of size &nbsp;$2^{30}$ bytes, then how many bytes of space will be required for storing the tags?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>&nbsp;$2^{15}$ bytes</li>\n\t<li>&nbsp;$2^{11}$ bytes</li>\n\t<li>&nbsp;$2^6$ KB</li>\n\t<li>&nbsp;$2^7$ KB</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86063', 'text': '<p>Which of the following is displacement addressing mode?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Relative</li>\n\t<li>Indexed</li>\n\t<li>Base</li>\n\t<li>Immediate</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture,addressing-modes,easy', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86064', 'text': '<p>An interrupt that can temporarily be ignored by the computer is called:</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>&nbsp;Vectored Interrupt</li>\n\t<li>&nbsp;Non-Maskable Interrupt</li>\n\t<li>&nbsp;Scalar Interrupt</li>\n\t<li>&nbsp;Maskable Interrupt</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86065', 'text': '<p>A disk unit has $24$ recording surfaces and a total of $14,000$&nbsp;cylinders. There is an average of $400$ sectors per track. Each sector contains $512$ bytes of data.</p>\n\n<p>What are the maximum number of bytes that can be stored in this unit?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$67.80 *&nbsp;10^9$ B</li>\n\t<li>$68.90 *&nbsp;10^7$ B&nbsp;</li>\n\t<li>$68.80 * 10^9$ B &nbsp;&nbsp;</li>\n\t<li>$69.87 * 10^9$ B</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86067', 'text': '<p>A link between the CPU and the user is provided by:</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Peripheral Devices</li>\n\t<li>Storage</li>\n\t<li>Control Unit</li>\n\t<li>Software</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86068', 'text': 'A byte-addressable computer has a small data cache capable of holding eight $32$-bit words. Each cache block consists of one $32$-bit word. When a given program is executed, the processor reads data from the following sequence of hex addresses:\n\n$200, \\ 204, \\ 208, \\ 20C, \\ 2F4, \\ 2F0, \\ 200, \\ 204, \\ 218, \\ 21C, \\ 24C,  \\ 2F4$\n\nThis pattern is repeated four times. Assume that the cache is initially empty. If a direct-mapped cache is used, then the hit rate is __________ $\\%$', 'type': 'Numerical', 'answer': '69', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,numerical-answers', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86070', 'text': '<p>Registers $R1$ and $R2$ of a computer contain the decimal values $1300$ and $4500$. The following instructions are run:</p>\n\n<ol start="1" style="list-style-type:lower-alpha">\n\t<li>$\\text{ Load 20(R1),R5}$</li>\n\t<li>$\\text{Move #3000,R5}$</li>\n\t<li>$\\text{Store R5,30(R1,R2)}$</li>\n</ol>\n\n<p>The effective address of the memory operand is ___________.</p>', 'type': 'Numerical', 'answer': '5830', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,machine-instruction,numerical-answers', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86072', 'text': '<p>A&nbsp;system has $3$ levels of cache i.e., $L_1, L_2$ and $L_3.$ The access times of $L_1,L_2$ and $L_3$ cache memories are $100$ ns/word, $150$ ns/word and $250$ ns/word, respectively.</p>\n\n<p>$L_1, L_2$ and $L_3$&nbsp;are divided into blocks&nbsp;of $1,4$ and $8$ words. The hit ratios for $L_1,&nbsp;&nbsp;L_2$ and $L_3$ are $80\\%, 90\\%$ and $100\\%$, respectively. Assuming memory access has to wait on a cache miss until a complete memory block gets transferred, what is the average access time?&nbsp;</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$103$ ns</li>\n\t<li>$220$ ns</li>\n\t<li>$150$ ns&nbsp;</li>\n\t<li>$135$ ns&nbsp;</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture,cache-memory,multilevel-cache', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86073', 'text': '<p>A computer uses a small direct-mapped cache between the main memory and the processor. The cache has four $16$-bit words (the data field), and each word has an associated $13$-bit tag field. When a miss occurs during a read operation, the requested word is read from the main memory and sent to the processor. At the same time, it is copied into the cache, and its block number is stored in the associated tag.</p>\n\n<p>Consider the following loop in a program where all instructions and operands are $16$ bits long:</p>\n\n<p>$$ \\begin{array}{|c|c|c|} \\hline \\text{LOOP} &amp; \\text{Add} &amp; \\text{(RI)+, RO} \\\\ \\hline &amp; \\text{Decrement} &amp; R2 \\\\ \\hline &amp; \\text{BNE} &amp; \\text{LOOP} \\\\ \\hline \\end{array}$$</p>\n\n<p>Main memory contents:</p>\n\n<p>$$ \\begin{array}{|c|c|c|} \\hline \\text{Address} &amp; \\text{Data} \\\\ \\hline \\text{054E} &amp; \\text{A03C} \\\\ \\hline &amp; \\text{05D9} \\\\ \\hline &amp; \\text{10D7}\\\\ \\hline \\end{array}$$</p>\n\n<p>Assume that&nbsp;before this loop is entered, registers $R0, &nbsp;Rl$, and $R2$ contain $0, 054E$ and $3$, respectively. Also assume that the main memory contains the data shown in the above diagram of Main memory contents, where all entries are given in hexadecimal notation. The loop starts at location $\\text{LOOP }= 02EC$.&nbsp;</p>\n\n<p>What is the number of Main memory access at the end of the First pass through the loop?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$3$</li>\n\t<li>$4$</li>\n\t<li>$6$</li>\n\t<li>$8$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture,machine-instruction', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86074', 'text': 'A non-pipeline system takes $25$ ns to process a task. The same task can be processed in a six-segment pipeline in a clock cycle of $10$ ns.\n\nThe speed-up rotation of the pipeline for $10$ tasks will be _______.', 'type': 'Numerical', 'answer': '1.66 : 1.68', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,pipelining,speedup,numerical-answers', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86075', 'text': '<p>A disk has $20$ sectors per track. Assume there are $512$ bytes per sector. What is the data transfer rate (in bytes per second) at a rotational speed of $7200$ rpm?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$1.26 * 10^8$&nbsp;bytes/second</li>\n\t<li>$1.58 * 10^6$ bytes/second</li>\n\t<li>$1.318 * 10^5$ bytes/second</li>\n\t<li>$1.2288 * 10^6$ bytes/second</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture,operating-system,disk', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86077', 'text': 'An instruction is stored at location $300$ with its address field at location $301$. The address field has a value of $400$. A processor register $R1$ contains the number $200$. If relative-addressing mode is used by the instruction (with $R1$ as index register) then the effective address is _________.', 'type': 'Numerical', 'answer': '702', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,numerical-answers,addressing-modes', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86079', 'text': 'A pipelined processor has two branch delay slots. An optimizing compiler can fill one of these slots $85$ % of the time, and can fill the second slot only $20$ % of the time.\n\nIf we assume that $20$ % of the instructions executed are branch instructions, then the percentage improvement in performance achieved by this optimization is ________%.', 'type': 'Numerical', 'answer': '17.64', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,pipelining,speedup,numerical-answers', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86081', 'text': '<p>The fastest mode of data transfer&nbsp;is:</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Programmable I/O</li>\n\t<li>Interrupt I/O</li>\n\t<li>DMA</li>\n\t<li>Both A and B</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture,io-handling,interrupts,dma', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86082', 'text': 'In a system, cache memory access time is $100ns$ and the main memory is $10$ times slower than cache memory. The hit ratio for read request is $0.92$.\n\nOf the memory requests generated by CPU, $85 \\%$ are for read and the remaining are for write. The average access time (in ns) considering both read & write requests (using write-through policy) is ______.', 'type': 'Numerical', 'answer': '303', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,cache-memory,numerical-answers', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86083', 'text': 'In an $8$ segment pipeline, the total number of clock pulses that process $150$ tasks are ______ cycles.', 'type': 'Numerical', 'answer': '157', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,numerical-answers,clock-cycles', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86084', 'text': 'A computer has $32$ bit instructions and $12$ bit addresses.\nIf there are $250$ two-address instructions, the number of one-address instructions that can be formulated are ______.', 'type': 'Numerical', 'answer': '24576', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,numerical-answers,instruction-format', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86086', 'text': 'In a computer system, there are $5$ registers, namely -- $PC, AR, DR, IR,$ and $SC$. The initial content of $PC$ is $7FF$. The content of memory at address $7FF$ is $EA9F$;  at address $A9F$ is $0C35$;  at address $C35$ is $FFFF$. (All register contents are in hexadecimal format).\n\nWhen an ISZ indirect instruction is fetched from memory and executed, the content of $PC$ register after $6$ clock pulse is ________ (put the integer value of register content).', 'type': 'Numerical', 'answer': '801', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,machine-instruction,numerical-answers', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86087', 'text': 'Consider a hypothetical processor that supports two addresses -- one address and zero address instructions. It has a $256$ word memory, and a $20$ bit instruction is placed in $1$ word of memory (where memory is word addressable).\n\nIf there exist $8$ two address instructions and $1984$ one address instructions, then the total number of zero address instructions formulated are _______.', 'type': 'Numerical', 'answer': '16384', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,instruction-format,numerical-answers', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86089', 'text': 'A hard disk is connected to a $2$ GHz processor through a DMA controller which works in burst mode. The initial set up of a DMA transfer takes $1000$ clock cycles for the processor and DMA completion requires $700$ clock cycles.\n\nThe hard disk has a transfer rate of $4000$ KB / sec and the average block size transferred is $16$ KB. Then, the fraction of CPU time free if the disk is transferring data is  _______%.', 'type': 'Numerical', 'answer': '99.70 : 99.978', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,numerical-answers,io-handling,dma', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86090', 'text': 'Consider two pipelines A and B. Pipeline A has $8$ stages with uniform stage delay of $2$ns. Pipeline B has $5$ stages with uniform stage delays of $3$ns. Time saved (in ns) by pipeline A compared to pipeline B to execute $100$ instructions is _____.', 'type': 'Numerical', 'answer': '98', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,numerical-answers,pipelining,speedup', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86091', 'text': '<p>What is the addressing mode of the below mentioned instruction?<br>\n$’\\text{MUL&nbsp; } \\ R1, \\ \\#2’$</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>&nbsp;Indirect</li>\n\t<li>&nbsp;Indexed</li>\n\t<li>&nbsp;Immediate</li>\n\t<li>&nbsp;Direct</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture,addressing-modes', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86093', 'text': '<p>A block-set-associative cache consists of a total of $64$ blocks divided into $4$-block sets. The main memory contains $4096$ blocks (each consisting of $128$ words).</p>\n\n<p>Answer the following questions based on this info:</p>\n\n<ol start="1" style="list-style-type:lower-alpha">\n\t<li>How many bits&nbsp;are there in a main memory address?</li>\n\t<li>How many bits are there in each of the TAG, SET, and WORD fields?</li>\n</ol>\n\n<ol start="1" style="list-style-type:upper-alpha">\n\t<li>$19$&nbsp;and&nbsp;$8,7,4$</li>\n\t<li>$20$ and $6,7,8$</li>\n\t<li>$19$ and&nbsp;$8,4,7$</li>\n\t<li>$17$ and $8,7,4$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture,cache-memory', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86094', 'text': '<p>The memory unit of a computer has $256$ K words of $32$ bits each. The computer has an instruction format with four fields: an operation code field, a mode field (to specify one of seven addressing modes), a register address field (to specify one of $60$ processor registers), and a memory address.</p>\n\n<p>What are&nbsp;the number of bits, in each of the&nbsp;below given fields, when&nbsp;the&nbsp;instruction is $one$ memory word long?</p>\n\n<ol style="list-style-type:lower-roman">\n\t<li>Op-code</li>\n\t<li>Mode</li>\n\t<li>Register address</li>\n\t<li>Memory address&nbsp;</li>\n</ol>\n\n<p>&nbsp;</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$6,5,3,18$</li>\n\t<li>$5,6,3,18$</li>\n\t<li>$5,18,6,3$</li>\n\t<li>$5,3,6,18$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture,instruction-format', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86095', 'text': '<p>A computer system has a main memory consisting of $1$M $16$-bit words. It also has a $4$K-word cache organized in the block-set-associative manner&nbsp;(with&nbsp;$4$ blocks per set and $64$ words per block).</p>\n\n<p>Assume that the cache is initially empty. The processor fetches $4352$&nbsp;words from locations $0, 1, 2,&nbsp; \\dots,&nbsp;4351$, in that order. It then repeats this fetch sequence nine more times. If the cache is $10$ times faster than the main memory, estimate the $improvement factor$ resulting from the use of the cache. [Assume that the LRU algorithm is used for block replacement.]</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$3.19$</li>\n\t<li>$3.16$</li>\n\t<li>$2.15$</li>\n\t<li>$2.19$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86096', 'text': '<p>A CPU has a $32$ KB direct-mapped cache with $128$byte block size. $’A’$ is a two dimensional array of size $512 \\times 512$ with elements that occupy $8$bytes each.</p>\n\n<pre class="prettyprint lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">\nfor (j=0; j&lt;512; j++)\n{\n    for (i=0; i&lt;512; i++)\n    {\n        x +=A[j] [i];\n    }\n}</pre>\n\n<p>The number of cache misses in row major order is:</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$2^{11}$</li>\n\t<li>$2^{14}$</li>\n\t<li>$2^{18}$</li>\n\t<li>$2^{15}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 2, 'penalty': '0.6666', 'tags': 'tbb-coa-1,co-and-architecture', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '86097', 'text': 'Consider the following program segment for a CPU having three Registers $R1, R2,$ and $R3$:\n\n$$ \\begin{array}{|l|l|l|} \\hline \\text{Instruction} & \\text{Operation} & \\text{Instruction } \\\\ {} & {} & \\text{Size In words} \\\\ \\hline \\text{MOV R1,200} & R1\\leftarrow[200] & 2 \\\\ \\hline \\text{ADD R2,R1} & R2\\leftarrow R2 + R1 & 1  \\\\ \\hline \\text{MUL R3,R1} & R3\\leftarrow R3 \\:\\ast R1 & 1 \\\\ \\hline \\text{MOV 200,R3} & M[200]\\leftarrow R3 & 2  \\\\ \\hline \\text{HALT} & \\text{Machine Halts} & 1 \\\\ \\hline \\end{array}$$\n\nThe memory is byte-addressable with word size $2 Bytes$, and the program is loaded starting from memory location $200$. If an interruption occurs while the ‘Multiply’ instruction is being executing by the CPU, then the return address saved onto the stack will be _______.', 'type': 'Numerical', 'answer': '208', 'award': 2, 'penalty': '0.0000', 'tags': 'tbb-coa-1,co-and-architecture,numerical-answers', 'category': 'CO and Architecture'}]}]}
      </script>
      