==================================================================
=====  Summary Report for RTL Simulation and FPGA Synthesis  =====
==================================================================

Project name: RoutCheb
FPGA Vendor: INTEL
Device Family: Arria10
Device: 10AX115N2F40E2LG

Table of Contents
  1. Simulation Cycle Latency
  2. Timing Result
  3. Resource Usage


====== 1. Simulation Cycle Latency ======

LegUp-generated testbench finished in 123628 cycles.

====== 2. Timing Result ======

+--------------------------------------------------+
; Slow 900mV 100C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 194.29 MHz ; 194.29 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+



====== 3. Resource Usage ======

Fitter Status : Successful - Fri May  8 23:09:55 2020
Quartus Prime Version : 16.0.0 Build 211 04/27/2016 SJ Pro Edition
Revision Name : top
Top-level Entity Name : top
Family : Arria 10
Device : 10AX115N2F40E2LG
Timing Models : Final
Logic utilization (in ALMs) : 752 / 427,200 ( < 1 % )
Total registers : 804
Total pins : 0 / 826 ( 0 % )
Total virtual pins : 36
Total block memory bits : 11,980 / 55,562,240 ( < 1 % )
Total RAM Blocks : 14 / 2,713 ( < 1 % )
Total DSP Blocks : 0 / 1,518 ( 0 % )
Total HSSI RX channels : 0 / 48 ( 0 % )
Total HSSI TX channels : 0 / 48 ( 0 % )
Total PLLs : 0 / 112 ( 0 % )

