
INFO (TDA-005): Command Line Invocation: 
            build_testmode stepid=pd__build_testmode_050415065414-701483000 testmode=FULLSCAN workdir=/afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 12.1.101 Feb 21, 2013 (linux26_64 ET121)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2012 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Monday May 04 06:54:14 2015  EDT
            Host machine is nemesis.lab.ece.cmu.local, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 339.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=/afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work
            TESTMODE=FULLSCAN

          * ASSIGNFILE=
            logfile=/afs/ece.cmu.edu/usr/elliotr/Private/18765/765p5/test_run/work/testresults/logs/log_build_testmode_FULLSCAN_050415065414-701483000
            stepid=pd__build_testmode
[end TDA_009]
MODEDEFPATH set to:  /afs/ece.cmu.edu/support/cds/share/image/usr/cds/et-12.10.101/tools.lnx86/tb/defaults/rules/modedef 
TDRPATH set to: /afs/ece.cmu.edu/support/cds/share/image/usr/cds/et-12.10.101/tools.lnx86/tb/defaults/rules/tdr 
malloc: using debugging hooks

Encounter Test Build Test Mode(s) beginning...
malloc: using debugging hooks

INFO (TFM-704): Maximum Global Test Coverage Statistics: 

                  %Active    #Faults    #Active  #Inactive
Total Static         0.00      16589          0      16589
Collapsed Static     0.00       7107          0       7107
PI Static            0.00        494          0        494
PO Static            0.00        500          0        500

Total Dynamic                      0

Parametric        

There are 1 test mode(s) defined:
      FULLSCAN

[end TFM_704]

   TDR NAME      =  dummy.tdr 

   SCAN_TYPE     =  GSD 
   BOUNDARY      =  NONE 
   IN            =  PI 
   OUT           =  PO 

malloc: using debugging hooks
INFO (TTM-391): A default modeinit sequence will be generated.   [end TTM_391] 
INFO (THM-814): Testmode contains 100.00% active logic,  0.00% inactive logic and  0.00% constraint logic.   [end THM_814] 

                           Testmode Statistics: FULLSCAN

                   ---- ATCov ----   ---------------- Testmode Faults --------------------  ------------------ Global Faults --------------------
                 Testmode Global      Total     Tested   Possibly  Redundant   Untested      Total     Tested   Possibly  Redundant   Untested

Total Static         0.00   0.00      16589          0          0          0      16589      16589          0          0          0      16589
Collapsed Static     0.00   0.00       7107          0          0          0       7107       7107          0          0          0       7107
PI Static            0.00   0.00        494          0          0          0        494        494          0          0          0        494
PO Static            0.00   0.00        500          0          0          0        500        500          0          0          0        500

Total Dynamic                             0

Parametric        

IDDq                 0.00   0.00      16589          0                            16589      16589          0                            16589

Path                 0.00   0.00          0          0                                0          0          0                                0


INFO (TFM-704): Maximum Global Test Coverage Statistics: 

                  %Active    #Faults    #Active  #Inactive
Total Static       100.00      16589      16589          0
Collapsed Static   100.00       7107       7107          0
PI Static          100.00        494        494          0
PO Static          100.00        500        500          0

Total Dynamic                      0

Parametric        

There are 1 test mode(s) defined:
      FULLSCAN

[end TFM_704]
malloc: using debugging hooks

There are no PPIs for Test Mode:  FULLSCAN

Information for Test Mode:  FULLSCAN
--------------------------

         Scan Type = GSD


 Latch Summary for Test Mode:  FULLSCAN
 Latch Type                #Active   #Inactive       Total
 ---------------------   ---------   ---------   ---------
 Test Constraint (TC)            0           0           0 
 Scan Enable     (SE)            0           0           0 
 Fixed Value     (FV)            0           0           0 
 Floating                        0           0           0 
 Finite State    (FSM)           0           0           0 

INFO (TTM-800): build_testmode has created mode FULLSCAN. [end TTM_800] 

Test Function Pin Information for Test Mode:  FULLSCAN
-------------------------------------------

          0  SC    (System  Clock)             Pins
          0  AC    (A Shift Clock)             Pins
          0  BC    (B Shift Clock)             Pins
          0  PC    (P Shift Clock)             Pins
          0  EC    (E Shift Clock)             Pins

          0  OSC   (Oscillator)                Pins

          0  TI    (Test Inhibit)              Pins
          0  SE    (Scan Enable)               Pins
          0  CI    (Clock Isolation)           Pins
          0  OI    (Output Inhibit)            Pins

          0  SI    (Scan Input)                Pins
          0  SO    (Scan Output)               Pins


            Cumulative Time in hours:minutes:seconds:
                   CPU Time =   0:00:00.37
               Elapsed Time =   0:00:01.23




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      2 INFO (TFM-704): Maximum Global Test Coverage Statistics: 
      1 INFO (THM-814): Testmode contains 100.00% active logic,  0.00% inactive logic and  0.00% constraint logic.    
      1 INFO (TTM-391): A default modeinit sequence will be generated.    
      1 INFO (TTM-800): build_testmode has created mode FULLSCAN.  


*******************************************************************************
