Root:
  enable: True
  ForceWrite: False
  App:
    enable: True
    AsicTop:
      enable: True
      RegisterControlDualClock:
        enable: True
        GlblRstPolarityN: True
        ClkSyncEn: True
        RoLogicRstN: True
        SyncPolarity: False
        SyncDelay: 40000
        SyncWidth: 100
        SR0Polarity: False
        SR0Delay1: 10
        SR0Width1: 31600
        ePixAdcSHPeriod: 160
        ePixAdcSHOffset: 80
        AcqPolarity: False
        AcqDelay1: 573
        AcqWidth1: 563
        AcqDelay2: 0
        AcqWidth2: 0
        R0Polarity: False
        R0Delay: 10
        R0Width: 1127
        PPbePolarity: False
        PPbeDelay: 0
        PPbeWidth: 0
        PpmatPolarity: False
        PpmatDelay: 0
        PpmatWidth: 0
        SaciSyncPolarity: False
        SaciSyncDelay: 0
        SaciSyncWidth: 0
        ResetCounters: False
        AsicPwrEnable: False
        AsicPwrManual: False
        AsicPwrManualDig: False
        AsicPwrManualAna: False
        AsicPwrManualIo: False
        AsicPwrManualFpga: False
        DebugSel0: AsicAcq
