<!DOCTYPE HTML>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">
	  
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <meta name="google-site-verification" content="5zXEGNhX3lx3YuDkBSA0DbZYLM-BmeBD4-Z3hitKjY4" />

    <link rel="icon" type="image/png" href="images/Sathwika Bavikadi-HS.jpg">
    <link rel="stylesheet" href="css/academicons.min.css"/>

<!-- Global site tag (gtag.js) ‚Üí Google Analytics -->
<!--   <script async src="https://www.googletagmanager.com/gtag/js?id=UA-112406581-4"></script>

  <script>
    window.dataLayer = window.dataLayer ||  [] ;
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());
    gtag('config', 'UA-112406581-4');
  </script> -->
 <!-- End Google Analytics -->
	  
  <title>Sathwika Bavikadi</title>
 
  <meta name="author" content="Sathwika Bavikadi">
 <!-- <meta name="viewport" content="width=device-width, initial-scale=1"> -->
  
  <link rel="stylesheet" type="text/css" href="stylesheet.css">
	  <!--
  <link rel="icon" href="data:image/svg+xml,<svg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 100 100%22><text y=%22.9em%22 font-size=%2290%22>üåê</text></svg>">
-->
<!--
<style>
body {
  margin: 0;
  font-family: Arial, sans-serif;
}

.top-container {
  background-color: #f1f1f1;
  padding: 0px;
  text-align: center;
}

.left {
    float: left;
    width: 200px;
    margin: auto;
}

.header {
  padding: 1px 16px;
  background: #555;
  color: #f1f1f1;
}

.content {
  font-size: xx-small;
  padding: 16px;
}

.sticky {
  position: fixed;
  top: 0;
  width: 100%;
}

.hidden {
  display:none;
}

.sticky + .content {
  padding-top: 102px;
}
</style>
-->
<!--<link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/jpswalsh/academicons@1/css/academicons.min.css"> -->
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0-beta3/css/all.min.css">
<style>
body {
  margin: 0;
  font-family: 'Roboto', Lato, Helvetica, Times;
}
	  
    .contact-wrapper {
      display: flex;
      align-items: center;
      justify-content: center;
      margin-top: 50px;
    }
    .profile-pic {
      border-radius: 50%;
      width: 150px;
      height: 150px;
      margin-right: 20px;
    }
    .contact-info {
      text-align: right;
    }
    .download-btn {
      display: inline-block;
      padding: 10px 20px;
      margin-top: 10px;
      background-color: #cccccc;
      color: #000;
      text-decoration: none;
      border-radius: 5px;
    }
    .social-icons {
      margin-top: 20px;
    }
  .social-icons a {
      margin: 0 10px;
      font-size: 24px;
      text-decoration: none;
    }
    .social-icons a:hover {
      color: #000;
    }
    .social-icons a .fa-envelope {
      color: #ea4335; /* Set your desired color for email icon */
    }
    .social-icons a .fa-linkedin {
      color: #0077b5; /* Set your desired color for LinkedIn icon */
    }
    .social-icons a .fa-github {
      color: #333; /* Set your desired color for GitHub icon */
    }
    .social-icons a .fa-google-scholar {
      color: #4285f4; /* Set your desired color for Google Scholar icon */
    }
    .social-icons a .fa-twitter {
      color: #1da1f2; /* Set your desired color for Twitter icon */
    }
    .social-icons a .fa-facebook {
      color: #1877f2; /* Set your desired color for Facebook icon */
    }
    .social-icons a .fa-researchgate {
      color: #00ccbb; /* Set your desired color for ResearchGate icon */
    }
    .social-icons a .fa-file-alt {
      color: #007bff; /* Set your desired color for CV icon */
    } 

        .content {
            padding: 10px 5%;
            max-width: 1200px;
            margin: auto;
        }


        /* Flexbox layout for responsiveness */
        .contact-wrapper {
            display: flex;
            align-items: center;
            justify-content: space-between;
            flex-wrap: wrap;
        }

        .profile-pic {
            border-radius: 50%;
            width: 150px;
            height: 150px;
        }

        .contact-info {
            text-align: left;
            max-width: 60%;
        }

	.navbar {
	  display: flex;
	  align-items: center;
	  justify-content: space-between;
	  background-color: #126875;
	  padding: 10px 20px;
	  position: sticky;
	  top: 0;
	  z-index: 1000;
	}
	
	.title {
	  font-size: 24px;
	  font-weight: bold;
	  color: white;
	}
	
	.nav-links a {
	  color: #f2f2f2;
	  text-decoration: none;
	  margin-left: 20px;
	}
	
	.nav-links a:hover {
	  color: #ddd;
	}
  </style>

<!-- 

.topnav {
  overflow: hidden;
  background-color: #126875;
  position: sticky;
  position: -webkit-sticky;
  position: fixed;
  width: 100%;
  margin: 0;
  z-index: 1000;
}

.topnav a {
  float: right;
  color: #f2f2f2;
  text-align: center;
  padding: 12px 15px;
  text-decoration: none;
  font-size: 16px;
}

.topnav a:hover, .topnav a.active {
            background-color: #2A92A4;
            color: white;
        }
.topnav a:hover {
  background-color: #ddd;
  color: black;
}

.topnav a.active {
  background-color:#2A92A4 !important;
  color: white !important;
}
.circular-img {
        width: 200px; /* Adjust size as needed */
        height: 200px; /* Ensure width and height are equal for a perfect circle */
        border-radius: 5%; /* This makes the element circular */
        overflow: hidden; /* Ensures the image is clipped to the circle */
    }

.hidden-item {
    display: none; /* Hide items beyond the initially visible ones */


} -->
	  
  </head>

	<body>
<div class="navbar">
<div class="title">Sathwika Bavikadi</div>
<div class="nav-links">
    <a href="#bio">Bio</a>
    <a href="#news">News</a>
    <a href="#research">Research</a>
    <a href="#publications">Publications</a>
    <a href="#media">Media</a>
  </div>
</div>

		
  <table style="width:100%;max-width:800px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;padding-top: 60px;"><tbody>
    <tr style="padding:0px">
      <td style="padding:0px">
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
	<section id="bio">
          <tr style="padding:0px">
            <td style="padding:2.5%;width:63%;vertical-align:middle">
              <p style="text-align:center">

        <p>
	</p><name>Sathwika Bavikadi</name>
	</p>
        <p>sbavikad at gmu dot edu </p> 
	      
	      <hr>
              </p>
              <p>     I am an Incoming Tenure Track Assistant Professor in the Department of Computer Engineering at 
                <a href="https://www.rit.edu/engineeringtechnology/department-electrical-and-computer-engineering-technology">Rochester Institute of Technology (RIT) </a>.

		      <p>
		      My major research interest is in "Machine learning for hardware accelerator design" in simple words, my work comprises creating customized computer architectures and programming for domain-specific applications such as healthcare, transportation, security, IoT, AI, and ML.
		      <!--Hi, my name is Sathwika Bavikadi and I am a PhD Candidate, researching in the Hardware Architecture and Artificial Intelligence (HART) lab from the Electrical and Computer Engineering Department at George Mason University, Fairfax, Virginia. 
		      My major research interest is in "Machine learning for hardware accelerator design" in simple words, my work comprises creating customized computer architectures and programming for domain-specific applications such as healthcare, transportation, security, IoT, AI, and ML. --> 
<!--<p>-->		      
		      <!--Hi, my name is Sathwika Bavikadi and I'm an Incoming Faculty at Rochester Institute of Technology from this Fall 2024. I will be defending my thesis in the comming weeks. 
		      During my PhD researching in the Hardware Architecture and Artificial Intelligence (HART) lab from the Electrical and Computer Engineering Department at George Mason University, Fairfax, Virginia. 
		      My major research interest is in "Machine learning for hardware accelerator design" in simple words, my work comprises creating customized computer architectures and programming for domain-specific applications such as healthcare, transportation, security, IoT, AI, and ML. --> 
<p>		      
I completed my PhD in the Electrical and Computer Engineering Department at 
                <a href="https://ece.gmu.edu/">George Mason University (GMU) </a>, Fairfax, Virginia. Under the guidance of <a href="http://mason.gmu.edu/~spudukot/"> Dr. Sai Manoj PD</a>, Assistant Professor at GMU, funded by NSF, (Commonwealth Cyber Initiative) CCI and DARPA.
	My research work has culminated in a patent publication and numerous contributions to leading conferences and journals, including at various venues including TCAD, ISQED, GLSVLSI, TPDS, CAL, and ISCAS. 
	<!-- Also, I am working closely with <a href="https://www.rit.edu/directory/axgeec-amlan-ganguly">Dr. Amlan Ganguly</a>, Head of the Department of Computer Engineering from Rochester Institute of Technology. -->
</p>
Before joining GMU, I was working as a PD Baseband Developer at Ericsson, Lund, Sweden. I got my Master's degree from Blekinge Institute of Technology (BTH), Sweden in Electrical Engineering emphasising Signal Processing. I did my Bachelors degree at Jawaharlal Nehru Technology University, Hyderabad, India.


<!--
              <p style="text-align:center">
		<a href="mailto:sbavikad@gmu.edu">Email</a> &nbsp/&nbsp
                <a href="SathwikaBavikadi_website_CV.pdf">CV</a> &nbsp/&nbsp
                <a href="https://scholar.google.com/citations?user=EjyNQ4wAAAAJ&hl=en">Google Scholar</a> &nbsp/&nbsp
                <a href="https://www.linkedin.com/in/sathwika-bavikadi/">LinkedIn</a> &nbsp/&nbsp
                <a href="https://www.researchgate.net/profile/Sathwika-Bavikadi">ResearchGate</a> -->
                <!--<a href="https://www.researchgate.net/profile/Sathwika-Bavikadi">Twitter</a>-->

	      
	      
	      </p>
            </td>
            <td style="padding:2.5%;width:40%;max-width:40%">
             <img style="width:100%;max-width:100%" alt="profile photo" src="images/Sathwika Bavikadi-HS.jpg" class="hoverZoomLink"></a>

      <div class="social-icons">
	<a href="mailto:sbavikad@gmu.edu" target="_blank"><i class="fas fa-envelope"></i></a>
        <a href="https://www.linkedin.com/in/sathwika-bavikadi" target="_blank"><i class="fab fa-linkedin"></i></a>
       <!-- <a href="https://github.com/yourprofile" target="_blank"><i class="fab fa-github"></i></a> -->
        <a href="https://scholar.google.com/citations?user=EjyNQ4wAAAAJ&hl=en" target="_blank"><i class="ai ai-google-scholar-square"></i></a>  <!--fas fa-graduation-cap"></i></a> -->
        <a href="https://www.researchgate.net/profile/Sathwika-Bavikadi" target="_blank"><i class="fab fa-researchgate"></i></a>
      	<a href="path/to/your/cv.pdf" target="_blank"><i class="ai ai-cv-square"></i></a> <!-- class="fas fa-file-alt"></i></a> -->

      <!--  <a href="https://twitter.com/yourprofile" target="_blank"><i class="fab fa-twitter"></i></a> -->
       <!-- <a href="https://facebook.com/yourprofile" target="_blank"><i class="fab fa-facebook"></i></a> -->
  </div>
            </td>
          </tr>
        </tbody>
	</section>
	</table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>


 <tr>
            <td style="padding:20px;width:100%;vertical-align:middle">

        </tbody></table>
	      
	      <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20"><tbody>
	<section id="research">
  <tr>
    <td>
              <heading>Research Interests</heading>
              <hr>
I am passionate about Research and Development. I'm interested in Machine Learning, Tiny ML, In-Memory Computing, Computer Architecture, High-Performance Computing, Hardware Software Co-Design, IoT, Artificial Intelligence and Signal Processing. <!--My current research focus is highlighted as follows: -->
</p>
Projects I worked on:
<ul>
<li> Machine learning on hardware accelerator design.
<li> Hardware-software co-design on Processing-in-Memory systems.
<li> Reconfigurable Processor-in-Memory design to handle multiple functionalities of ML algorithms.
<li> Heterogeneous hardware accelerator design for handling humongous computational load.
<li> Online Learning on PIM for Low power IoT applications.
<li> Approximate Computing and Mixed Precision Implementation on Deep Neural Networks.
</ul>
My future research vision:
<ul>
<li> Developing novel ML hardware architectures that meet the evolving demands of AI workloads.
<li> Advancing research in heterogeneous computing, co-design of hardware and software, and energy-efficient
accelerators.
<li> Efficient Embedded AI acceleration, model compression, pruning, quantization, hardware-aware neural architecture search, on-device training and inference.
<li> Neuromorphic computing-based Deep Neural Networks.
<li> Exploring the Heterogeneous Quantum-CMOS Accelerators. 
</ul>

<p align="center">
<quote>
<span style="color: red; font-weight: bold;"> I am seeking motivated and technically strong PhD students, interns, and research assistants (both graduate and undergraduate) to join my lab. If you're interested, please fill out this </span> 
	<a href="https://forms.gle/McUv28ErQGnxK5fv8">form</a> <span style="color: red; font-weight: bold;"> and shoot me an </span> <a href="mailto:sbavikad@gmu.edu">email</a>.
 </quote>
		      
 </td>
<td style="padding:2.5%;width:30%;max-width:40%">
<img style="width:100%;max-width:100%" alt="profile photo" src="images/Research_Interest.png" class="hoverZoomLink"></a>
           
    </td>
  </tr>
</section>		      
</tbody>
		      
  </table>
        <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20"><tbody>
	<section id="news">
          <tr>
            <td>

<heading>News</heading>
      <hr>
    	<ul>
<li><strong>August 2024 ‚Üí </strong> Joining 
                <a href="https://www.rit.edu/engineeringtechnology/department-electrical-and-computer-engineering-technology">Rochester Institute of Technology (RIT) </a> as a Tenure Track Assistant Professor in the Department of Computer Engineering. </li>
		
<li><strong>June 2024 ‚Üí </strong> Selected and Attended the Design Automation Conference (DAC) Young Fellowship Program (2024) to present my work in the poster session. </li>
		
<li><strong>March 2024 ‚Üí </strong> Selected as an NSF iREDEFINE Fellow by the Electrical and Computer Engineering Department Heads Association (ECEDHA), where I presented my research work </li>
		
<li><strong>Feb 2024 ‚Üí </strong> Presented my PHD work at George Mason University's ECE seminar .</li>

<li><strong>Jan 2024 ‚Üí </strong> Attended VLSID 2024, and presented 2 poster presentations on two of my accepted papers .</li>
		
<li><strong>Jan 2024 ‚Üí </strong> Invited to give a guest lecture at Indian Institute of Technology Hyderabad (IITH).</li>	
		
<li><strong>Dec 2023 ‚Üí </strong> Got selected to receive 2024 Dissertation Completion grant from George Mason University.</li>	
		
<li><strong>Oct 2023 ‚Üí </strong> Our patent application titled <a href="https://patents.google.com/patent/US20220326958A1/en">  "Look-up table containing processor-in-memory cluster for data-intensive applications" </a> is granted and published by <a href="https://www.uspto.gov/"> United States Patent and Trademark Office</a>.</li>

<li><strong>Feb 2023 ‚Üí </strong> Got selected for Design, Automation and Test in Europe Conference (DATE) 2023 Young fellow Program.</li>		

<li><strong>Oct 2022 ‚Üí </strong> <a href="https://patents.google.com/patent/US20220326958A1/en"> Our patent application</a> is published by <a href="https://www.uspto.gov/"> United States Patent and Trademark Office</a>.</li>

<li><strong>Feb 2022 ‚Üí </strong> Got selected for 59th Design Automation Conference (DAC) Young fellow Program.</li>

<li><strong>Nov 2021 ‚Üí </strong> Selected and Attended 58th Design Automation Conference (DAC) Young fellow Program.</li>

<li><strong>July 2021 ‚Üí </strong> Presented my work at ICONS 2021 Doctoral Consortium.</li>

<li><strong>May to August 2021 ‚Üí </strong> Worked as a Visiting Researcher at University of Southern California (USC) Information Sciences Institute (ISI) under the supervision of <a href="https://www.isi.edu/people/aschmidt/about"> Dr. Andrew Schmidt</a>, Senior Computer Scientist / Research Lead, Computational Systems and Technology at USC-ISI.</li>

<li><strong>Nov 2020 ‚Üí </strong> Attended NeuralIPS 2020 Conference.</li>

<li><strong>Oct 2020- 2021 ‚Üí </strong> Helped the author while writing the book <a href="https://link.springer.com/book/10.1007/978-3-030-96756-7">Machine Learning for Computer Scientists and Data Analysts from an Applied Perspective</a>.</li>
		
    	</ul>
    </td>
  </tr>
</section>
</tbody>
		
  </table>
        <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20"><tbody>
	<section id="publications">
          <tr>
            <td>

<heading>Selected Publications</heading>
<hr>
              </p>
            </td>
				</tr>
        </tbody>
  </table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
          

<!--Some papers are <span class="highlight">highlighted</span>.-->

<heading>Patents</heading>

		</tr>
        </tbody></table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
		
  <!--<tr onmouseout="cat3d_stop()" onmouseover="cat3d_start()" bgcolor="#ffffd0"> -->
<tr>
      <td width="20%"><img src="images/precision.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://patents.google.com/patent/US11775312B2/en">
        <papertitle> Look-up table containing processor-in-memory cluster for data-intensive applications </papertitle>
      </a>
      <br>
 	 Amlan Ganguly, Sai Manoj Pudukotai Dinakarrao, Mark Connolly, Purab Ranjan Sutradhar, <strong>Sathwika Bavikadi</strong>, Mark Allen Indovina 
        <br>
        <a href="https://www.uspto.gov/"><em>United States Patent and Trademark Office </em></a>
        <br>     
	 <!-- <a href="https://dl.acm.org/doi/abs/10.1145/3583781.3590313">paper</a> | <a href="data/tetc23.bib">bibtex</a>   -->
        </td>
    </tr>
	
</span>

<table width="100%" align="left" border="0" cellspacing="0" cellpadding="20">
  <tr>
    <td>
		
<heading>Journal Papers</heading>


</tr>
        </tbody></table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
		
<tr>
      <td width="20%"><img src="images/precision.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/10443597">
        <papertitle> ReApprox-PIM: Reconfigurable Approximate Look-Up-Table (LUT)-Based Processing-in-Memory (PIM) Machine Learning Accelerator </papertitle>
      </a>
      <br>
 	 <strong>Sathwika Bavikadi</strong>, Purab Ranjan Sutradhar, Mark Indovina, Amlan Ganguly, Sai Manoj Pudukotai Dinakarrao 
        <br>
        <strong>Keywords: </strong> Computer architecture, In-Memory Computations, Approximation, Look-up Table, Hardware acceleration
        <br>
        <a href="https://ieee-ceda.org/publications/tcad"><em> 2024 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) </em></a>
        <br>     
	 <!-- <a href="https://dl.acm.org/doi/abs/10.1145/3583781.3590313">paper</a> | <a href="data/tetc23.bib">bibtex</a>   -->
        </td>
    </tr>


<tr>
      <td width="20%"><img src="images/hbm.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/10181127">
        <papertitle>3DL-PIM: A Look-up Table oriented Programmable Processing in Memory Architecture based on the 3-D Stacked Memory for Data-Intensive Applications</papertitle>
      </a>
      <br>
 	Purab Ranjan Sutradhar, <strong>Sathwika Bavikadi</strong>, Mark Indovina, Sai Manoj Pudukotai Dinakarrao, Amlan Ganguly
        <br>
        <strong>Keywords: </strong> Computer architecture, In-Memory Computations, Look-up Table, Parallel processing, Hardware acceleration
        <br>
        <a href="https://www.computer.org/csdl/journal/ec"><em> 2023 IEEE Transactions on Emerging Topics in Computing (TETC) </em></a>
        <br>     
	 <!-- <a href="https://dl.acm.org/doi/abs/10.1145/3583781.3590313">paper</a> | <a href="data/tetc23.bib">bibtex</a>   -->
        </td>
    </tr>



<tr>
      <td width="25%"><img src="images/dt.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/9739030">
        <papertitle>A Survey on Machine Learning Accelerators and Evolutionary Hardware Platforms</papertitle>
      </a>
      <br>
 <strong>Sathwika Bavikadi</strong>,  Abhijitt Dhavlle, Amlan Ganguly, Anand Haridass, Hagar Hendy, Cory Merkel, Vijay Janapa Reddi, Purab Ranjan Sutradhar, Arun Joseph, Sai Manoj Pudukotai Dinakarrao
        <br>
        <strong>Keywords: </strong> Field programmable gate arrays , Hardware , Machine learning , Computer architecture , Optimization , Neural networks , Graphics processing units , Machine learning , Artificial intelligence
        <br>
        <a href="https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=6221038"><em>IEEE Design & Test 2022</em></a>
        <br>
        <a href="https://ieeexplore.ieee.org/abstract/document/9739030">paper</a> | <a href="data/dt2022.bib">bibtex</a> 
        </td>
    </tr>


<tr>
      <td width="25%"><img src="images/mac.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/9380930">
        <papertitle>Look-up-Table based Processing-in-Memory Architecture with Programmable Precision-Scaling for Deep Learning Applications</papertitle>
      </a>
      <br>
Purab Ranjan Sutradhar, <strong>Sathwika Bavikadi</strong>, Mark Connolly, Savan Kumar Prajapati, Mark A Indovina, Sai Manoj Pudukotaidinakarrao, Amlan Ganguly
        <br>
        <strong>Keywords: </strong> Computer architecture, Random access memory, Table lookup, Performance evaluation, Registers, Parallel processing, Optimization
        <br>
        <a href="https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=71"><em>IEEE Transactions on Parallel and Distributed Systems 2021 (TPDS)</em></a>
        <br>
        <a href="https://ieeexplore.ieee.org/abstract/document/9380930">paper</a> | <a href="data/tpds2021.bib">bibtex</a> | <a href="https://youtu.be/3MEEecp7gww">video</a>
        </td>
    </tr>

<tr>
      <td width="25%"><img src="images/tpds.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/9146670">
        <papertitle>pPIM: A Programmable Processor-in-Memory Architecture With Precision-Scaling for Deep Learning</papertitle>
      </a>
      <br>
      Purab Ranjan Sutradhar, Mark Connolly, <strong>Sathwika Bavikadi</strong>, Sai Manoj Pudukotai Dinakarrao, Mark A. Indovina, Amlan Ganguly
        <br>
        <strong>Keywords: </strong> Processing in memory, look up table, convolutional neural network,deep neural network,DRAM
        <br>
        <a href="https://www.computer.org/csdl/journal/ca"><em>IEEE Computer Architecture Letters (CAL), July 2020</em></a>
        <br>
        <a href="https://ieeexplore.ieee.org/abstract/document/9146670">paper</a> | <a href="data/ppim2020.bib">bibtex</a> | <a href="https://youtu.be/3MEEecp7gww">video</a>
        </td>
    </tr>

		
<table width="100%" align="left" border="0" cellspacing="0" cellpadding="20">
  <tr>
    <td>
	    
<heading>Conference Papers</heading>

		
</tr>
        </tbody></table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
		
		
<tr>
      <td width="20%"><img src="images/energyharvesting.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://dl.acm.org/doi/abs/10.1145/3649476.3660392">
        <papertitle> Energy Harvesting-assisted Ultra-Low-Power Processing-in-Memory Accelerator for ML Applications </papertitle>
      </a>
      <br>
 	 Sanket Shukla*, <strong>Sathwika Bavikadi*</strong>, Sai Manoj Pudukotai Dinakarrao 
        <br>
        <strong>Keywords: </strong> Computer architecture, In-Memory Computations, Look-up Table, Hardware acceleration
        <br>
        <a href="https://www.glsvlsi.org/"><em> 2024 Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI) </em></a>
        <br>     
	 <!-- <a href="https://dl.acm.org/doi/abs/10.1145/3583781.3590313">paper</a> | <a href="data/tetc23.bib">bibtex</a>   -->
        </td>
    </tr>

		

<tr>
      <td width="20%"><img src="images/precision.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/10483311">
        <papertitle> Reconfigurable Processing-in-Memory Architecture for Data-Intensive Applications </papertitle>
      </a>
      <br>
 	 <strong>Sathwika Bavikadi</strong>, Purab Ranjan Sutradhar, Amlan Ganguly, Sai Manoj Pudukotai Dinakarrao 
        <br>
        <strong>Keywords: </strong> Computer architecture, In-Memory Computations, Look-up Table, Hardware acceleration
        <br>
        <a href="https://vlsid.org/"><em> 2024 International Conference on VLSI Design (VLSID) </em></a>
        <br>     
	 <!-- <a href="https://dl.acm.org/doi/abs/10.1145/3583781.3590313">paper</a> | <a href="data/tetc23.bib">bibtex</a>   -->
        </td>
    </tr>

<tr>
      <td width="20%"><img src="images/malware.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/10483336">
        <papertitle> Processing-in-Memory Architecture with Precision-Scaling for Malware Detection</papertitle>
      </a>
      <br>
 	Sreenitha Kasarapu*, <strong>Sathwika Bavikadi*</strong>, Sai Manoj Pudukotai Dinakarrao
        <br>
        <strong>Keywords: </strong> Computer architecture, In-Memory Computations, Look-up Table, Precision-Scaling, Malware Detection,Hardware acceleration
        <br>
        <a href="https://vlsid.org/"><em> 2024 International Conference on VLSI Design (VLSID) </em></a>
        <br>     
	 <!-- <a href="https://dl.acm.org/doi/abs/10.1145/3583781.3590313">paper</a> | <a href="data/tetc23.bib">bibtex</a>   -->
        </td>
    </tr>

		
<tr>
      <td width="20%"><img src="images/FlutPIM.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://dl.acm.org/doi/abs/10.1145/3583781.3590313">
        <papertitle>FlutPIM: A Look-up Table-based Processing in Memory Architecture with Floating-point computation Support for Deep Learning Applications</papertitle>
      </a>
      <br>
 	Purab Ranjan Sutradhar, <strong>Sathwika Bavikadi</strong>, Mark Indovina, Sai Manoj Pudukotai Dinakarrao, Amlan Ganguly
        <br>
        <strong>Keywords: </strong> Computer architecture, In-Memory Computations, Look-up Table, Parallel processing, Hardware acceleration
        <br>
        <a href="https://www.glsvlsi.org/"><em>Proceedings of the Great Lakes Symposium on VLSI 2023 (GLSVLSI) </em></a>
        <br>     
	<a href="https://dl.acm.org/doi/abs/10.1145/3583781.3590313">paper</a> | <a href="data/glsvlsi23.bib">bibtex</a>
        </td>
    </tr>
		
<tr>
      <td width="20%"><img src="images/functions.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/10129338">
        <papertitle>Heterogeneous Multi-Functional Look-Up-Table-based Processing-in-Memory Architecture for Deep Learning Acceleration</papertitle>
      </a>
      <br>
 	<strong>Sathwika Bavikadi</strong>, Purab Ranjan Sutradhar, Amlan Ganguly, Sai Manoj Pudukotai Dinakarrao      <br>
        <strong>Keywords: </strong> Multi-functional, Look-up-table, Machine Learning, Convolutional Neural Networks, In Memory Computations, Computer architecture, Processing-in-Memory, Hardware acceleration.
        <br>
        <a href="https://www.isqed.org/"><em>The 2023 International Symposium on Quality Electronic Design (ISQED)</em></a>
        <br>
	   
       <a href="https://ieeexplore.ieee.org/abstract/document/10129338">paper</a> | <a href="data/isqed23.bib">bibtex</a>
        </td>
    </tr>
		
		<tr>
      <td width="20%"><img src="images/nn_labled.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/10181758">
        <papertitle>Reconfigurable FET Approximate Computing-based Accelerator for Deep Learning Applications</papertitle>
      </a>
      <br>
 	 Raghul Saravanan, <strong>Sathwika Bavikadi</strong>, Sai Manoj Pudukotai Dinakarrao      <br>
        <strong>Keywords: </strong> Reconfigurable FET, Machine Learning, Convolutional Neural Networks, Approximate Computations, Computer architecture, Hardware acceleration.
        <br>
        <a href="https://www.iscas2022.org/iscas-2023"><em>2023 IEEE International Symposium on Circuits and Systems (ISCAS)</em></a>
        <br>
    <!--    <a href="https://ieeexplore.ieee.org/document/9996719">paper</a> | <a href="data/iscas23.bib">bibtex</a>  -->
        </td>
    </tr>

<tr>
      <td width="20%"><img src="images/CISS_blockdiagram.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/10089735?casa_token=jyRYikoYLRgAAAAA:KK0s2dEWzOGyv97-pXf6tTLEQ2OozF3zSd5ZTf6q24gUc37LJMhtBoK4egt39Ett08lLLXfdPg">
        <papertitle>Coarse-Grained High-Speed Reconfigurable Array-Based Approximate Accelerator for Deep Learning Applications</papertitle>
      </a>
      <br>
 	Katherine Nicole Mercado Rejas, <strong>Sathwika Bavikadi</strong>, Sai Manoj Pudukotai Dinakarrao      <br>
        <strong>Keywords: </strong> Approximate Computing, Machine Learning, Convolutional Neural Networks, Computer architecture, Hardware acceleration.
        <br>
        <a href="https://ciss.jhu.edu/"><em>The 57th Conference on Information Sciences and Systems (CISS)</em></a>
        <br>
	   
      <a href="https://ieeexplore.ieee.org/abstract/document/10089735?casa_token=jyRYikoYLRgAAAAA:KK0s2dEWzOGyv97-pXf6tTLEQ2OozF3zSd5ZTf6q24gUc37LJMhtBoK4egt39Ett08lLLXfdPg">paper</a> | <a href="data/ciss2023.bib">bibtex</a>
        </td>
    </tr>
		
<tr>
      <td width="20%"><img src="images/generalpim.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/10076617">
        <papertitle>Accelerating Adversarial Attack using Process-in-Memory Architecture</papertitle>
      </a>
      <br>
 Shiyi Liu,  <strong>Sathwika Bavikadi</strong>, Tanmoy Sen, Haiying Shen, Purab Ranjan Sutradhar, Amlan Ganguly, Sai Manoj Pudukotai Dinakarrao and Brian Smith        <br>
        <strong>Keywords: </strong> Adversarial Attacks, Real-time systems, Computer architecture, Processing-in-Memory, Hardware acceleration.
        <br>
        <a href="https://ieee-msn.org/2022/"><em>The 18th International Conference on Mobility, Sensing and Networking (MSN 2022)</em></a>
        <br>
     	<a href="https://ieeexplore.ieee.org/abstract/document/10076617">paper</a> | <a href="data/msn2022.bib">bibtex</a>
        </td>
    </tr>


<tr>
      <td width="20%"><img src="images/gtsrb.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/document/9996719">
        <papertitle>POLAR: Performance-aware On-device Learning Capable Programmable Processing-in-Memory Architecture for Low-Power ML Applications</papertitle>
      </a>
      <br>
 <strong>Sathwika Bavikadi</strong>, Purab Ranjan Sutradhar, Amlan Ganguly, Sai Manoj Pudukotai Dinakarrao
        <br>
        <strong>Keywords: </strong> Generative adversarial networks, Real-time systems, Computer architecture, Performance evaluation, Parallel processing, Hardware acceleration
        <br>
        <a href="https://dsd-seaa2022.iuma.ulpgc.es/"><em>Euromicro Conference on Digital System Design 2022</em></a>
        <br>
        <a href="https://ieeexplore.ieee.org/document/9996719">paper</a> | <a href="data/polar2022.bib">bibtex</a> 
        </td>
    </tr>


<tr>
      <td width="25%"><img src="images/upim.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://ieeexplore.ieee.org/abstract/document/9458575">
        <papertitle>uPIM: Performance-aware Online Learning Capable Processing-in-Memory</papertitle>
      </a>
      <br>
 <strong>Sathwika Bavikadi</strong>, Purab Ranjan Sutradhar, Amlan Ganguly, Sai Manoj Pudukotai Dinakarrao
        <br>
        <strong>Keywords: </strong> Generative adversarial networks, Real-time systems, Computer architecture, Performance evaluation, Parallel processing, Hardware acceleration
        <br>
        <a href="https://ieeexplore.ieee.org/xpl/conhome/9458399/proceeding"><em>2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS)</em></a>
        <br>
        <a href="https://ieeexplore.ieee.org/abstract/document/9458575">paper</a> | <a href="data/upim2021.bib">bibtex</a> 
        </td>
    </tr>



<tr>
      <td width="25%"><img src="images/glsvlsi.png" alt="3DSP" width="250" height="130" style="border-style: none">
      <td valign="top" width="75%">
      <a href="https://dl.acm.org/doi/abs/10.1145/3386263.3407649">
        <papertitle>A Review of In-Memory Computing Architectures for Machine Learning Applications</papertitle>
      </a>
      <br>
<strong>Sathwika Bavikadi</strong>, Purab Ranjan Sutradhar, Khaled N Khasawneh, Amlan Ganguly, Sai Manoj Pudukotai Dinakarrao,
        <br>
        <strong>Keywords: </strong> Processing in memory, look up table, convolutional neural network, deep neural network,
        <br>
        <a href="https://dl.acm.org/conference/glsvlsi"><em>Proceedings of the 2020 on Great Lakes Symposium on VLSI (GLSVLSI), September 2020</em></a>
        <br>
        <a href="https://dl.acm.org/doi/abs/10.1145/3386263.3407649">paper</a> | <a href="data/glsvlsi2020.bib">bibtex</a> | <a href="https://dl.acm.org/doi/abs/10.1145/3386263.3407649#sec-supp">video</a>
        </td>
    </tr>
</section>
							
<!--
<table width="100%" align="left" border="0" cellspacing="0" cellpadding="20">
  <tr>
    <td> -->
<table width="100%" align="left" border="0" cellspacing="0" cellpadding="20">
  <tr>
    <td>
    	<heading> Awards and Recognition</heading>
      <hr>
    	<ul>

<li>[2024] Received Provost Doctoral Fellowship from GMU</li>		
<li>[2024] Selected as an NSF iREDEFINE Fellow by the Electrical and Computer Engineering Department Heads Association (ECEDHA)‚Äã</li> 
<li>[2024] Selected for DAC young fellow program.</li> 
<li>[2024] Selected for DATE young fellow program.</li> 
<li>[2022] Selected for DAC young fellow program.</li> 
<li>[2021] Selected for DAC young fellow program.</li>
		
    	</ul>
    </td>
  </tr>
  </table>		

<table width="100%" align="left" border="0" cellspacing="0" cellpadding="20">
  <tr>
    <td>


	    
    	<heading>Teaching</heading>
      <hr>
    	<ul>

<p>
<quote> During my PhD I served as a grader, Instructor, and TA for various courses at the undergraduate and graduate levels from Spring 2020 to Spring 2022 at GMU.</quote><br> 
<quote><strong>Graduate level courses: </strong> (capacity of 30-45 students/class)</quote><br> 
<li>Learning from Data, Big Data Technologies, Computer Architecture, Digital System Design with VHDL and VLSI Design for ASICs.</li> 
<quote><strong>Undergrad level courses: </strong> (capacity of ‚àº75-120 students/class)</quote><br> 
<li>Digital Electronics, Electric Circuit Analysis, Computer Networking Protocols, FPGA and ASIC Design with VHDL.</li> 

        <!-- <li><strong>Spring 2022 ‚Üí </strong> ECE 448 FPGA and ASIC Design with VHDL, ECE 681 VLSI Design for ASICs...-->
        <!--<li><strong>Fall 2021  ‚Üí </strong> ECE 545 Digital System Design with VHDL, ECE 527 Learning from Data, ECE 448 FPGA and ASIC Design with VHDL...-->
        <!--<li><strong>Spring 2021 ‚Üí </strong> ECE 285 Electric Circuit Analysis, ECE 301 Digital Electronics, ECE 448 FPGA and ASIC Design with VHDL...-->
        <!--<li><strong>Fall 2020  ‚Üí </strong> ECE 465  Computer Networking Protocols, ECE 590 Big Data Technologies, ECE 511 Computer Architecture, ECE 301 Digital Electronics...-->
        <!--<li><strong>Spring 2020 ‚Üí </strong> ECE 301 Digital Electronics...-->
		
    	</ul>
    </td>
  </tr>
  </table>

<table width="100%" align="left" border="0" cellspacing="0" cellpadding="20">
  <tr>
    <td>
    	<heading>Invited Talks </heading>
      <hr>
    	<ul>

<li>[2024] Indian Institute of Technology, Hyderabad, India (IITH).</li>		
<li>[2024] Poster Presentation at Design Automation Conference(DAC) Conference.</li> 
<li>[2024] Poster Presentation at Electrical and Computer Engineering Department Heads Association (ECEDHA) Conference.</li> 
<li>[2023] Sustainable Research Pathways (SRP) Workshop.</li> 
<li>[2021] International Conference on Neuromorphic Systems (ICONS) Doctoral Consortium.</li>
		
    	</ul>
    </td>
  </tr>
  </table>
		

<table width="100%" align="left" border="0" cellspacing="0" cellpadding="20">
  <tr>
    <td>
    	<heading>Professional Service </heading>
      <hr>
    	<ul>

<quote>	      
<span style="color: red; font-weight: bold;"> I commit 1~2 hours every week to offer guidance, suggestions, and mentorship to students from underrepresented groups or anyone in need. If you're interested, please fill out this</span> <a href="https://forms.gle/xnFiULSyYg3vLr3EA">form</a>.
	<!--<a href="https://docs.google.com/forms/d/e/1FAIpQLSc80y1ZbYzPC3hQTvejNgIgrF9FoGwo-z0SPit-vvXfdiFo3w/viewform?vc=0&c=0&w=1&flr=0">form</a>. -->
 </quote><br> 
		
<quote><strong>Served as a Program Committiee for:</strong> GLSVLSI '24, ISVLSI'24, IGSC'24, IEEE iSES'24.</quote><br> 

<quote><strong>Served as a Main Reviewer for:</strong></quote><br>     <!--ICCD ('22,'24), SUSCOM '23, Integration '23, TCAD ('23,'24), TCAS-1 ('23,'24), ISCAS '24, GLSVLSI '24, ISVLSI'24.--> </quote>

<li><strong>Journal Reviewer:</strong> SUSCOM '23, Integration '23, TCAD ('23,'24), TCAS-1 ('23,'24).</li>

<li><strong>Conference Reviewer:</strong> ICCD ('22,'24), SUSCOM '23, Integration '23, TCAD ('23,'24), TCAS-1 ('23,'24), ISCAS '24, GLSVLSI '24, ISVLSI'24.</li>
		
<quote><strong>Served as a Secondary Reviewer for:</strong> ESWEEK CASES ('22,'23), TCAD '23, ISCAS '22, HPCA '22, ICCAD ('21,'22), DAC '22, GLSVLSI ('20,'21), IEEE ACCESS '21.</quote> <br> 

<quote><strong>Leadership Experience :</strong></quote> <br> 
<li> Member of iREDEFINE Mentoring Hub (Since 2024)‚Äã</li>
<li> Member of IEE Young Professional Micro-Mentoring Program (Since 2024)‚Äã</li>
<li> Member of IEEE Women in Engineering (Since 2020)‚Äã</li>
<li> Member of Women in High-Performance Computing (Since 2021)‚Äã</li>
<li> President of a Yoga Group at GMU (2020-2024)</li>
<li> Lead driver for Ericsdotter (women‚Äôs network in Ericsson) (2018-2019)‚Äã</li>
<li> Led a Student Innovative cell at BTH (2017) </li>
		
    	</ul>
    </td>
  </tr>
  </table>
<!--
		<table width="100%" align="left" border="0" cellspacing="0" cellpadding="20">
  <tr>
    <td>
    	<heading>Professional Service </heading>
      <hr>
    	<ul>

<li><strong>Served as a Program Committiee for:</strong> GLSVLSI '24, ISVLSI'24.</li>

<li><strong>Served as a Main Reviewer for:</strong> -->  <!--ICCD ('22,'24), SUSCOM '23, Integration '23, TCAD ('23,'24), TCAS-1 ('23,'24), ISCAS '24, GLSVLSI '24, ISVLSI'24.--> </li>

<!--
<li><strong>Journal Reviewer:</strong> SUSCOM '23, Integration '23, TCAD ('23,'24), TCAS-1 ('23,'24).</li>

<li><strong>Conference Reviewer:</strong> ICCD ('22,'24), SUSCOM '23, Integration '23, TCAD ('23,'24), TCAS-1 ('23,'24), ISCAS '24, GLSVLSI '24, ISVLSI'24.</li>
		
<li><strong>Served as a Secondary Reviewer for:</strong> ESWEEK CASES ('22,'23), TCAD '23, ISCAS '22, HPCA '22, ICCAD ('21,'22), DAC '22, GLSVLSI ('20,'21), IEEE ACCESS '21.</li>
		
    	</ul>
    </td>
  </tr>
  </table>
-->

				
<table width="100%" align="center" border="0" cellspacing="0" cellpadding="20">
	       <tr>
		<td>
		<br>
		<hr>
		<p align="center">
        	<quote>"Learning is paramount and everything else comes later." </quote>
                <!--Design and <a href="https://github.com/jonbarron/jonbarron_website">source code</a> inspiration.-->
              </p>
        </td>
      </tr>
      </table>

<a href="https://clustrmaps.com/site/1c08z"  title="Visit tracker"><img src="//www.clustrmaps.com/map_v2.png?d=uLZkocQGAXEuQoOe5nWpVaKxEniVsgM9yKRBBoQgTzo&cl=ffffff" /></a>
    </td>
    </tr>
</table>
  </body>
</html>
