0.6
2017.4
Dec 15 2017
21:07:18
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.sim/sim_1/behav/xsim/glbl.v,1678976327,verilog,,,,glbl,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sim_1/imports/DigEng_Proj_T3_model/TOP_LEVEL_tb.vhd,1678976328,vhdl,,,,top_level_tb,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sim_1/new/SRAM_Model.vhd,1678976328,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sim_1/imports/DigEng_Proj_T3_model/TOP_LEVEL_tb.vhd,,,sram_model,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/Debouncer.vhd,1678976328,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd,,,debouncer,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/DigEng.vhd,1678976328,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/Param_Counter.vhd;H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/STUDENT_AREA.vhd;H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/new/Param_Counter_UpDown.vhd,,,digeng,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/Param_Counter.vhd,1678976328,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/STUDENT_AREA.vhd,,,param_counter,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/SPI_MASTER.vhd,1678976328,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd,,,spi_master,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/STUDENT_AREA.vhd,1678976328,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd,,,student_area,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd,1678976937,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sim_1/imports/DigEng_Proj_T3_model/TOP_LEVEL_tb.vhd,,,top_level,,,,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/ip/CLK_GEN/CLK_GEN.v,1678976328,verilog,,,,CLK_GEN,,,../../../../DE_Project_T3.srcs/sources_1/ip/CLK_GEN,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/ip/CLK_GEN/CLK_GEN_clk_wiz.v,1678976328,verilog,,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/ip/CLK_GEN/CLK_GEN.v,,CLK_GEN_clk_wiz,,,../../../../DE_Project_T3.srcs/sources_1/ip/CLK_GEN,,,,,
H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/new/Param_Counter_UpDown.vhd,1678976328,vhdl,H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/STUDENT_AREA.vhd,,,param_counter_updown,,,,,,,,
