// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_axi,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.162400,HLS_SYN_LAT=7795348,HLS_SYN_TPT=2112501,HLS_SYN_MEM=366,HLS_SYN_DSP=42,HLS_SYN_FF=132450,HLS_SYN_LUT=149767,HLS_VERSION=2019_2}" *)

module myproject_axi (
        in_r_TDATA,
        in_r_TLAST,
        out_r_TDATA,
        out_r_TLAST,
        ap_clk,
        ap_rst_n,
        in_r_TVALID,
        in_r_TREADY,
        out_r_TVALID,
        out_r_TREADY
);


input  [31:0] in_r_TDATA;
input  [0:0] in_r_TLAST;
output  [31:0] out_r_TDATA;
output  [0:0] out_r_TLAST;
input   ap_clk;
input   ap_rst_n;
input   in_r_TVALID;
output   in_r_TREADY;
output   out_r_TVALID;
input   out_r_TREADY;

 reg    ap_rst_n_inv;
wire    Loop_1_proc554_U0_ap_start;
wire    Loop_1_proc554_U0_start_full_n;
wire    Loop_1_proc554_U0_ap_done;
wire    Loop_1_proc554_U0_ap_continue;
wire    Loop_1_proc554_U0_ap_idle;
wire    Loop_1_proc554_U0_ap_ready;
wire    Loop_1_proc554_U0_start_out;
wire    Loop_1_proc554_U0_start_write;
wire    Loop_1_proc554_U0_in_r_TREADY;
wire   [31:0] Loop_1_proc554_U0_in_local_V_V_din;
wire    Loop_1_proc554_U0_in_local_V_V_write;
wire   [0:0] Loop_1_proc554_U0_is_last_0_loc_0_i_out_out_din;
wire    Loop_1_proc554_U0_is_last_0_loc_0_i_out_out_write;
wire    myproject_U0_input_1_V_V_read;
wire   [31:0] myproject_U0_layer48_out_V_V_din;
wire    myproject_U0_layer48_out_V_V_write;
wire    myproject_U0_ap_start;
wire    myproject_U0_ap_done;
wire    myproject_U0_ap_ready;
wire    myproject_U0_ap_idle;
wire    myproject_U0_ap_continue;
wire    Loop_2_proc_U0_ap_start;
wire    Loop_2_proc_U0_ap_done;
wire    Loop_2_proc_U0_ap_continue;
wire    Loop_2_proc_U0_ap_idle;
wire    Loop_2_proc_U0_ap_ready;
wire   [31:0] Loop_2_proc_U0_out_r_TDATA;
wire    Loop_2_proc_U0_out_r_TVALID;
wire   [0:0] Loop_2_proc_U0_out_r_TLAST;
wire    Loop_2_proc_U0_out_local_V_V_read;
wire    Loop_2_proc_U0_is_last_0_loc_0_i_loc_read;
wire    ap_sync_continue;
wire    in_local_V_V_full_n;
wire   [31:0] in_local_V_V_dout;
wire    in_local_V_V_empty_n;
wire    is_last_0_loc_0_i_loc_c_full_n;
wire   [0:0] is_last_0_loc_0_i_loc_c_dout;
wire    is_last_0_loc_0_i_loc_c_empty_n;
wire    out_local_V_V_full_n;
wire   [31:0] out_local_V_V_dout;
wire    out_local_V_V_empty_n;
wire   [0:0] start_for_myproject_U0_din;
wire    start_for_myproject_U0_full_n;
wire   [0:0] start_for_myproject_U0_dout;
wire    start_for_myproject_U0_empty_n;
wire   [0:0] start_for_Loop_2_proc_U0_din;
wire    start_for_Loop_2_proc_U0_full_n;
wire   [0:0] start_for_Loop_2_proc_U0_dout;
wire    start_for_Loop_2_proc_U0_empty_n;
wire    myproject_U0_start_full_n;
wire    myproject_U0_start_write;
wire    Loop_2_proc_U0_start_full_n;
wire    Loop_2_proc_U0_start_write;

Loop_1_proc554 Loop_1_proc554_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_1_proc554_U0_ap_start),
    .start_full_n(Loop_1_proc554_U0_start_full_n),
    .ap_done(Loop_1_proc554_U0_ap_done),
    .ap_continue(Loop_1_proc554_U0_ap_continue),
    .ap_idle(Loop_1_proc554_U0_ap_idle),
    .ap_ready(Loop_1_proc554_U0_ap_ready),
    .start_out(Loop_1_proc554_U0_start_out),
    .start_write(Loop_1_proc554_U0_start_write),
    .in_r_TLAST(in_r_TLAST),
    .in_r_TVALID(in_r_TVALID),
    .in_r_TREADY(Loop_1_proc554_U0_in_r_TREADY),
    .in_local_V_V_din(Loop_1_proc554_U0_in_local_V_V_din),
    .in_local_V_V_full_n(in_local_V_V_full_n),
    .in_local_V_V_write(Loop_1_proc554_U0_in_local_V_V_write),
    .in_r_TDATA(in_r_TDATA),
    .is_last_0_loc_0_i_out_out_din(Loop_1_proc554_U0_is_last_0_loc_0_i_out_out_din),
    .is_last_0_loc_0_i_out_out_full_n(is_last_0_loc_0_i_loc_c_full_n),
    .is_last_0_loc_0_i_out_out_write(Loop_1_proc554_U0_is_last_0_loc_0_i_out_out_write)
);

myproject myproject_U0(
    .input_1_V_V_dout(in_local_V_V_dout),
    .input_1_V_V_empty_n(in_local_V_V_empty_n),
    .input_1_V_V_read(myproject_U0_input_1_V_V_read),
    .layer48_out_V_V_din(myproject_U0_layer48_out_V_V_din),
    .layer48_out_V_V_full_n(out_local_V_V_full_n),
    .layer48_out_V_V_write(myproject_U0_layer48_out_V_V_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(myproject_U0_ap_start),
    .ap_done(myproject_U0_ap_done),
    .ap_ready(myproject_U0_ap_ready),
    .ap_idle(myproject_U0_ap_idle),
    .ap_continue(myproject_U0_ap_continue)
);

Loop_2_proc Loop_2_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_2_proc_U0_ap_start),
    .ap_done(Loop_2_proc_U0_ap_done),
    .ap_continue(Loop_2_proc_U0_ap_continue),
    .ap_idle(Loop_2_proc_U0_ap_idle),
    .ap_ready(Loop_2_proc_U0_ap_ready),
    .out_r_TDATA(Loop_2_proc_U0_out_r_TDATA),
    .out_r_TVALID(Loop_2_proc_U0_out_r_TVALID),
    .out_r_TREADY(out_r_TREADY),
    .out_r_TLAST(Loop_2_proc_U0_out_r_TLAST),
    .out_local_V_V_dout(out_local_V_V_dout),
    .out_local_V_V_empty_n(out_local_V_V_empty_n),
    .out_local_V_V_read(Loop_2_proc_U0_out_local_V_V_read),
    .is_last_0_loc_0_i_loc_dout(is_last_0_loc_0_i_loc_c_dout),
    .is_last_0_loc_0_i_loc_empty_n(is_last_0_loc_0_i_loc_c_empty_n),
    .is_last_0_loc_0_i_loc_read(Loop_2_proc_U0_is_last_0_loc_0_i_loc_read)
);

fifo_w32_d49152_A in_local_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_1_proc554_U0_in_local_V_V_din),
    .if_full_n(in_local_V_V_full_n),
    .if_write(Loop_1_proc554_U0_in_local_V_V_write),
    .if_dout(in_local_V_V_dout),
    .if_empty_n(in_local_V_V_empty_n),
    .if_read(myproject_U0_input_1_V_V_read)
);

fifo_w1_d3_A is_last_0_loc_0_i_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_1_proc554_U0_is_last_0_loc_0_i_out_out_din),
    .if_full_n(is_last_0_loc_0_i_loc_c_full_n),
    .if_write(Loop_1_proc554_U0_is_last_0_loc_0_i_out_out_write),
    .if_dout(is_last_0_loc_0_i_loc_c_dout),
    .if_empty_n(is_last_0_loc_0_i_loc_c_empty_n),
    .if_read(Loop_2_proc_U0_is_last_0_loc_0_i_loc_read)
);

fifo_w32_d1152_A out_local_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(myproject_U0_layer48_out_V_V_din),
    .if_full_n(out_local_V_V_full_n),
    .if_write(myproject_U0_layer48_out_V_V_write),
    .if_dout(out_local_V_V_dout),
    .if_empty_n(out_local_V_V_empty_n),
    .if_read(Loop_2_proc_U0_out_local_V_V_read)
);

start_for_myproject_U0 start_for_myproject_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_myproject_U0_din),
    .if_full_n(start_for_myproject_U0_full_n),
    .if_write(Loop_1_proc554_U0_start_write),
    .if_dout(start_for_myproject_U0_dout),
    .if_empty_n(start_for_myproject_U0_empty_n),
    .if_read(myproject_U0_ap_ready)
);

start_for_Loop_2_proc_U0 start_for_Loop_2_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_2_proc_U0_din),
    .if_full_n(start_for_Loop_2_proc_U0_full_n),
    .if_write(Loop_1_proc554_U0_start_write),
    .if_dout(start_for_Loop_2_proc_U0_dout),
    .if_empty_n(start_for_Loop_2_proc_U0_empty_n),
    .if_read(Loop_2_proc_U0_ap_ready)
);

assign Loop_1_proc554_U0_ap_continue = 1'b1;

assign Loop_1_proc554_U0_ap_start = 1'b1;

assign Loop_1_proc554_U0_start_full_n = (start_for_myproject_U0_full_n & start_for_Loop_2_proc_U0_full_n);

assign Loop_2_proc_U0_ap_continue = 1'b1;

assign Loop_2_proc_U0_ap_start = start_for_Loop_2_proc_U0_empty_n;

assign Loop_2_proc_U0_start_full_n = 1'b1;

assign Loop_2_proc_U0_start_write = 1'b0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b0;

assign in_r_TREADY = Loop_1_proc554_U0_in_r_TREADY;

assign myproject_U0_ap_continue = 1'b1;

assign myproject_U0_ap_start = start_for_myproject_U0_empty_n;

assign myproject_U0_start_full_n = 1'b1;

assign myproject_U0_start_write = 1'b0;

assign out_r_TDATA = Loop_2_proc_U0_out_r_TDATA;

assign out_r_TLAST = Loop_2_proc_U0_out_r_TLAST;

assign out_r_TVALID = Loop_2_proc_U0_out_r_TVALID;

assign start_for_Loop_2_proc_U0_din = 1'b1;

assign start_for_myproject_U0_din = 1'b1;

endmodule //myproject_axi
