// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module resizeNNBilinear (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        imgInput_data_V_dout,
        imgInput_data_V_empty_n,
        imgInput_data_V_read,
        imgOutput_data_V_din,
        imgOutput_data_V_full_n,
        imgOutput_data_V_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_pp0_stage0 = 8'd8;
parameter    ap_ST_fsm_state6 = 8'd16;
parameter    ap_ST_fsm_state7 = 8'd32;
parameter    ap_ST_fsm_pp1_stage0 = 8'd64;
parameter    ap_ST_fsm_state17 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [23:0] imgInput_data_V_dout;
input   imgInput_data_V_empty_n;
output   imgInput_data_V_read;
output  [23:0] imgOutput_data_V_din;
input   imgOutput_data_V_full_n;
output   imgOutput_data_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg imgInput_data_V_read;
reg imgOutput_data_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    imgInput_data_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln266_reg_2092;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln308_reg_2218;
reg   [0:0] icmp_ln318_reg_2176;
reg   [0:0] icmp_ln322_reg_2227;
reg    imgOutput_data_V_blk_n;
reg    ap_enable_reg_pp1_iter8;
reg   [0:0] icmp_ln409_reg_2184;
reg   [0:0] icmp_ln879_15_reg_2236;
reg   [0:0] icmp_ln879_15_reg_2236_pp1_iter7_reg;
reg   [0:0] and_ln411_reg_2246;
reg   [0:0] and_ln411_reg_2246_pp1_iter7_reg;
reg   [0:0] and_ln411_1_reg_2242;
reg   [0:0] and_ln411_1_reg_2242_pp1_iter7_reg;
reg   [12:0] indvar_flatten_reg_361;
reg   [1:0] read_rows_count_0_reg_372;
reg   [10:0] j_0_reg_383;
reg   [10:0] j13_0_reg_441;
reg   [10:0] j13_0_reg_441_pp1_iter1_reg;
wire    ap_block_state8_pp1_stage0_iter0;
reg    ap_predicate_op130_read_state9;
reg    ap_block_state9_pp1_stage0_iter1;
wire    ap_block_state10_pp1_stage0_iter2;
wire    ap_block_state11_pp1_stage0_iter3;
wire    ap_block_state12_pp1_stage0_iter4;
wire    ap_block_state13_pp1_stage0_iter5;
wire    ap_block_state14_pp1_stage0_iter6;
wire    ap_block_state15_pp1_stage0_iter7;
reg    ap_predicate_op400_write_state16;
reg    ap_block_state16_pp1_stage0_iter8;
reg    ap_block_pp1_stage0_11001;
wire   [31:0] grp_xfUDivResize_fu_519_ap_return;
reg   [31:0] reg_576;
wire    ap_CS_fsm_state2;
wire    grp_xfUDivResize_fu_519_ap_ready;
wire    grp_xfUDivResize_fu_519_ap_done;
wire    ap_CS_fsm_state3;
wire   [23:0] line_buffer_2_0_V_q1;
reg    ap_enable_reg_pp1_iter3;
reg   [0:0] icmp_ln308_reg_2218_pp1_iter2_reg;
reg   [0:0] icmp_ln343_reg_2154;
reg   [0:0] icmp_ln365_reg_2172;
reg   [0:0] icmp_ln879_15_reg_2236_pp1_iter2_reg;
wire   [23:0] line_buffer_0_0_V_q1;
wire   [23:0] line_buffer_1_0_V_q1;
wire   [31:0] scalex_V_fu_598_p2;
reg   [31:0] scalex_V_reg_2082;
wire   [31:0] scaley_V_fu_604_p2;
reg   [31:0] scaley_V_reg_2087;
wire   [0:0] icmp_ln266_fu_616_p2;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [12:0] add_ln266_fu_622_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [10:0] select_ln321_fu_634_p3;
reg   [10:0] select_ln321_reg_2101;
wire   [1:0] select_ln321_1_fu_642_p3;
reg   [1:0] select_ln321_1_reg_2106;
wire   [0:0] trunc_ln321_fu_650_p1;
reg   [0:0] trunc_ln321_reg_2111;
wire   [10:0] j_fu_654_p2;
wire   [42:0] rhs_V_fu_675_p1;
reg   [42:0] rhs_V_reg_2140;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln304_fu_689_p2;
wire    ap_CS_fsm_state7;
wire   [9:0] add_ln304_fu_695_p2;
reg   [9:0] add_ln304_reg_2149;
wire   [0:0] icmp_ln343_fu_701_p2;
wire   [31:0] add_ln409_fu_707_p2;
reg   [31:0] add_ln409_reg_2158;
wire   [31:0] add_ln409_1_fu_713_p2;
reg   [31:0] add_ln409_1_reg_2166;
wire   [0:0] icmp_ln365_fu_719_p2;
wire   [0:0] icmp_ln318_fu_725_p2;
wire   [0:0] icmp_ln409_fu_731_p2;
wire   [42:0] ret_V_fu_741_p2;
reg   [42:0] ret_V_reg_2191;
reg   [0:0] p_Result_s_reg_2197;
wire   [41:0] p_Val2_12_fu_856_p3;
reg   [41:0] p_Val2_12_reg_2202;
reg   [0:0] p_Result_1_reg_2208;
wire   [23:0] trunc_ln700_fu_872_p1;
reg   [23:0] trunc_ln700_reg_2213;
wire   [0:0] icmp_ln308_fu_876_p2;
reg   [0:0] icmp_ln308_reg_2218_pp1_iter1_reg;
wire   [10:0] j_1_fu_882_p2;
reg   [10:0] j_1_reg_2222;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln322_fu_931_p2;
wire   [1:0] trunc_ln703_fu_980_p1;
reg   [1:0] trunc_ln703_reg_2231;
wire   [0:0] icmp_ln879_15_fu_993_p2;
reg   [0:0] icmp_ln879_15_reg_2236_pp1_iter3_reg;
reg   [0:0] icmp_ln879_15_reg_2236_pp1_iter4_reg;
reg   [0:0] icmp_ln879_15_reg_2236_pp1_iter5_reg;
reg   [0:0] icmp_ln879_15_reg_2236_pp1_iter6_reg;
wire   [0:0] and_ln411_1_fu_1003_p2;
reg   [0:0] and_ln411_1_reg_2242_pp1_iter2_reg;
reg   [0:0] and_ln411_1_reg_2242_pp1_iter3_reg;
reg   [0:0] and_ln411_1_reg_2242_pp1_iter4_reg;
reg   [0:0] and_ln411_1_reg_2242_pp1_iter5_reg;
reg   [0:0] and_ln411_1_reg_2242_pp1_iter6_reg;
wire   [0:0] and_ln411_fu_1009_p2;
reg   [0:0] and_ln411_reg_2246_pp1_iter2_reg;
reg   [0:0] and_ln411_reg_2246_pp1_iter3_reg;
reg   [0:0] and_ln411_reg_2246_pp1_iter4_reg;
reg   [0:0] and_ln411_reg_2246_pp1_iter5_reg;
reg   [0:0] and_ln411_reg_2246_pp1_iter6_reg;
wire   [11:0] WeightY_V_fu_1036_p4;
reg   [11:0] WeightY_V_reg_2250;
wire   [11:0] WeightX_0_V_fu_1204_p4;
reg   [11:0] WeightX_0_V_reg_2255;
reg   [11:0] WeightX_0_V_reg_2255_pp1_iter3_reg;
wire   [10:0] line_buffer_2_0_V_1_gep_fu_305_p3;
wire   [10:0] line_buffer_0_0_V_1_gep_fu_326_p3;
wire   [10:0] line_buffer_1_0_V_1_gep_fu_340_p3;
wire   [7:0] trunc_ln647_fu_1292_p1;
reg   [7:0] trunc_ln647_reg_2330;
reg   [7:0] trunc_ln647_reg_2330_pp1_iter4_reg;
reg   [7:0] trunc_ln647_reg_2330_pp1_iter5_reg;
reg   [7:0] trunc_ln647_reg_2330_pp1_iter6_reg;
reg   [7:0] trunc_ln647_reg_2330_pp1_iter7_reg;
wire   [8:0] zext_ln215_fu_1300_p1;
reg   [8:0] zext_ln215_reg_2335;
wire   [8:0] zext_ln215_17_fu_1304_p1;
reg   [8:0] zext_ln215_17_reg_2341;
wire   [20:0] zext_ln1118_3_fu_1318_p1;
wire   [7:0] p_Result_i_i_i_i23_2_fu_1321_p4;
reg   [7:0] p_Result_i_i_i_i23_2_reg_2358;
reg   [7:0] p_Result_i_i_i_i23_2_reg_2358_pp1_iter4_reg;
reg   [7:0] p_Result_i_i_i_i23_2_reg_2358_pp1_iter5_reg;
reg   [7:0] p_Result_i_i_i_i23_2_reg_2358_pp1_iter6_reg;
reg   [7:0] p_Result_i_i_i_i23_2_reg_2358_pp1_iter7_reg;
wire   [8:0] zext_ln215_21_fu_1341_p1;
reg   [8:0] zext_ln215_21_reg_2363;
wire   [8:0] zext_ln215_23_fu_1345_p1;
reg   [8:0] zext_ln215_23_reg_2369;
wire   [7:0] p_Result_i_i_i_i23_4_fu_1359_p4;
reg   [7:0] p_Result_i_i_i_i23_4_reg_2379;
reg   [7:0] p_Result_i_i_i_i23_4_reg_2379_pp1_iter4_reg;
reg   [7:0] p_Result_i_i_i_i23_4_reg_2379_pp1_iter5_reg;
reg   [7:0] p_Result_i_i_i_i23_4_reg_2379_pp1_iter6_reg;
reg   [7:0] p_Result_i_i_i_i23_4_reg_2379_pp1_iter7_reg;
wire   [8:0] zext_ln215_27_fu_1379_p1;
reg   [8:0] zext_ln215_27_reg_2384;
wire   [8:0] zext_ln215_29_fu_1383_p1;
reg   [8:0] zext_ln215_29_reg_2390;
wire   [9:0] sub_ln1354_fu_1438_p2;
reg  signed [9:0] sub_ln1354_reg_2400;
wire   [20:0] zext_ln1118_4_fu_1453_p1;
wire   [9:0] sub_ln1354_3_fu_1502_p2;
reg  signed [9:0] sub_ln1354_3_reg_2417;
wire   [9:0] sub_ln1354_6_fu_1563_p2;
reg  signed [9:0] sub_ln1354_6_reg_2427;
wire   [21:0] zext_ln1118_2_fu_1590_p1;
wire   [31:0] output_rows_count_1_fu_1918_p3;
wire    ap_CS_fsm_state17;
wire   [31:0] read_rows_count_3_fu_1971_p3;
wire   [31:0] first_row_index_1_fu_1992_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state8;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg   [10:0] line_buffer_0_0_V_address0;
reg    line_buffer_0_0_V_ce0;
reg    line_buffer_0_0_V_we0;
reg   [23:0] line_buffer_0_0_V_d0;
wire   [23:0] line_buffer_0_0_V_q0;
reg   [10:0] line_buffer_0_0_V_address1;
reg    line_buffer_0_0_V_ce1;
reg   [10:0] line_buffer_1_0_V_address0;
reg    line_buffer_1_0_V_ce0;
reg    line_buffer_1_0_V_we0;
reg   [23:0] line_buffer_1_0_V_d0;
wire   [23:0] line_buffer_1_0_V_q0;
reg   [10:0] line_buffer_1_0_V_address1;
reg    line_buffer_1_0_V_ce1;
reg   [10:0] line_buffer_2_0_V_address0;
reg    line_buffer_2_0_V_ce0;
reg    line_buffer_2_0_V_we0;
wire   [23:0] line_buffer_2_0_V_q0;
reg   [10:0] line_buffer_2_0_V_address1;
reg    line_buffer_2_0_V_ce1;
wire    grp_xfUDivResize_fu_519_ap_start;
wire    grp_xfUDivResize_fu_519_ap_idle;
reg   [39:0] grp_xfUDivResize_fu_519_in_n;
reg   [9:0] grp_xfUDivResize_fu_519_in_d;
wire    grp_scaleCompute_fu_544_ap_ready;
reg   [31:0] grp_scaleCompute_fu_544_currindex;
reg   [31:0] grp_scaleCompute_fu_544_inscale_V;
wire   [41:0] grp_scaleCompute_fu_544_ap_return;
reg   [1:0] ap_phi_mux_read_rows_count_0_phi_fu_376_p4;
reg   [31:0] read_rows_count_1_reg_394;
reg   [31:0] output_rows_count_0_reg_406;
reg   [31:0] indexstores_reg_418;
reg   [9:0] i12_0_reg_430;
reg   [10:0] ap_phi_mux_j13_0_phi_fu_445_p4;
wire   [0:0] ap_phi_mux_flag_write_2_phi_fu_458_p6;
wire   [0:0] ap_phi_reg_pp1_iter0_flag_write_2_reg_453;
reg   [0:0] ap_phi_reg_pp1_iter1_flag_write_2_reg_453;
reg   [0:0] ap_phi_reg_pp1_iter2_flag_write_2_reg_453;
reg   [23:0] ap_phi_mux_P0Buf_0_V_3_phi_fu_472_p6;
wire   [23:0] ap_phi_reg_pp1_iter3_P0Buf_0_V_3_reg_469;
reg   [23:0] ap_phi_mux_P0Buf_V_0_1_phi_fu_486_p6;
wire   [23:0] ap_phi_reg_pp1_iter3_P0Buf_V_0_1_reg_483;
wire   [23:0] ap_phi_reg_pp1_iter0_P0Buf_V_1_1_reg_497;
reg   [23:0] ap_phi_reg_pp1_iter1_P0Buf_V_1_1_reg_497;
reg   [23:0] ap_phi_reg_pp1_iter2_P0Buf_V_1_1_reg_497;
reg   [23:0] ap_phi_reg_pp1_iter3_P0Buf_V_1_1_reg_497;
reg   [23:0] ap_phi_reg_pp1_iter4_P0Buf_V_1_1_reg_497;
wire   [23:0] ap_phi_reg_pp1_iter0_P0Buf_1_V_3_reg_508;
reg   [23:0] ap_phi_reg_pp1_iter1_P0Buf_1_V_3_reg_508;
reg   [23:0] ap_phi_reg_pp1_iter2_P0Buf_1_V_3_reg_508;
reg   [23:0] ap_phi_reg_pp1_iter3_P0Buf_1_V_3_reg_508;
reg   [23:0] ap_phi_reg_pp1_iter4_P0Buf_1_V_3_reg_508;
reg    grp_xfUDivResize_fu_519_ap_start_reg;
reg    ap_block_state1_ignore_call8;
wire   [31:0] zext_ln308_fu_1019_p1;
wire   [63:0] zext_ln275_fu_660_p1;
wire   [63:0] zext_ln351_fu_1234_p1;
wire   [63:0] zext_ln396_fu_1244_p1;
wire   [63:0] zext_ln405_fu_1250_p1;
wire   [63:0] zext_ln374_fu_1255_p1;
wire   [63:0] zext_ln383_fu_1261_p1;
wire   [63:0] zext_ln352_fu_1266_p1;
wire   [63:0] zext_ln361_fu_1272_p1;
reg   [23:0] read_pixel_V_1_fu_188;
reg   [16:0] indexy_V_fu_192;
wire   [16:0] tmp_V_fu_973_p3;
reg   [16:0] nextYScale_V_1_fu_196;
wire   [16:0] nextYScale_V_fu_920_p3;
reg    ap_block_pp1_stage0_01001;
wire   [0:0] icmp_ln269_fu_610_p2;
wire   [1:0] i_fu_628_p2;
wire   [24:0] trunc_ln708_2_fu_665_p4;
wire  signed [41:0] lhs_V_fu_737_p0;
wire  signed [42:0] lhs_V_fu_737_p1;
wire  signed [41:0] tmp_17_fu_754_p1;
wire  signed [41:0] icmp_ln1494_fu_762_p0;
wire   [0:0] tmp_17_fu_754_p3;
wire   [0:0] icmp_ln1494_fu_762_p2;
wire   [0:0] xor_ln1495_fu_768_p2;
wire  signed [41:0] tmp_18_fu_780_p1;
wire  signed [41:0] tmp_19_fu_788_p1;
wire  signed [41:0] tmp_20_fu_796_p1;
wire   [0:0] tmp_20_fu_796_p3;
wire  signed [41:0] tmp_21_fu_812_p1;
wire   [0:0] tmp_18_fu_780_p3;
wire   [0:0] tmp_19_fu_788_p3;
wire   [1:0] select_ln1495_1_fu_804_p3;
wire   [0:0] tmp_21_fu_812_p3;
wire   [32:0] tmp_22_fu_820_p9;
wire  signed [41:0] sext_ln1495_fu_840_p1;
wire   [0:0] and_ln1494_fu_774_p2;
wire   [0:0] or_ln1495_fu_850_p2;
wire   [41:0] add_ln1495_fu_844_p2;
wire  signed [41:0] p_Val2_12_fu_856_p2;
wire   [21:0] trunc_ln851_fu_888_p1;
wire   [16:0] tmp_3_fu_897_p4;
wire   [0:0] icmp_ln851_3_fu_891_p2;
wire   [16:0] add_ln851_fu_906_p2;
wire   [16:0] select_ln851_fu_912_p3;
wire   [31:0] zext_ln891_fu_927_p1;
wire   [21:0] trunc_ln851_3_fu_941_p1;
wire   [16:0] tmp_4_fu_950_p4;
wire   [0:0] icmp_ln851_4_fu_944_p2;
wire   [16:0] add_ln851_1_fu_959_p2;
wire   [16:0] select_ln851_1_fu_965_p3;
wire   [31:0] zext_ln879_1_fu_989_p1;
wire   [0:0] icmp_ln879_16_fu_998_p2;
wire   [0:0] grp_fu_564_p2;
wire   [23:0] shl_ln_fu_1024_p3;
wire   [23:0] ret_V_9_fu_1031_p2;
wire   [0:0] tmp_26_fu_1068_p3;
wire   [0:0] tmp_25_fu_1060_p3;
wire   [1:0] select_ln1495_3_fu_1076_p3;
wire   [0:0] tmp_27_fu_1084_p3;
wire   [33:0] tmp_28_fu_1092_p7;
wire  signed [41:0] sext_ln1495_1_fu_1108_p1;
wire   [0:0] tmp_24_fu_1046_p3;
wire   [0:0] icmp_ln1494_1_fu_1054_p2;
wire   [0:0] or_ln1495_1_fu_1118_p2;
wire   [41:0] add_ln1495_1_fu_1112_p2;
wire   [41:0] select_ln1495_fu_1124_p3;
wire   [21:0] trunc_ln851_4_fu_1140_p1;
wire   [16:0] tmp_5_fu_1150_p4;
wire   [0:0] icmp_ln851_5_fu_1144_p2;
wire   [16:0] add_ln851_2_fu_1160_p2;
wire   [0:0] tmp_29_fu_1132_p3;
wire   [16:0] select_ln851_2_fu_1166_p3;
wire   [16:0] indexx_0_V_fu_1174_p3;
wire   [1:0] trunc_ln1193_fu_1182_p1;
wire   [23:0] trunc_ln703_1_fu_1194_p1;
wire   [23:0] shl_ln4_fu_1186_p3;
wire   [23:0] sub_ln1193_fu_1198_p2;
wire   [0:0] icmp_ln349_fu_1218_p2;
wire   [17:0] zext_ln349_fu_1214_p1;
wire   [17:0] zext_ln349_1_fu_1224_p1;
wire   [17:0] add_ln349_fu_1228_p2;
wire   [23:0] select_ln413_1_fu_1285_p3;
wire   [7:0] trunc_ln647_2_fu_1296_p1;
wire  signed [8:0] sub_ln1354_1_fu_1308_p2;
wire   [7:0] p_Result_i_i_i_i_0_2_fu_1331_p4;
wire  signed [8:0] sub_ln1354_4_fu_1349_p2;
wire   [7:0] p_Result_i_i_i_i_0_4_fu_1369_p4;
wire  signed [8:0] sub_ln1354_7_fu_1387_p2;
wire   [23:0] select_ln413_fu_1397_p3;
wire   [7:0] trunc_ln647_4_fu_1408_p1;
wire   [8:0] zext_ln215_16_fu_1412_p1;
wire   [7:0] trunc_ln647_3_fu_1404_p1;
wire   [8:0] zext_ln215_18_fu_1421_p1;
wire   [8:0] add_ln1353_fu_1416_p2;
wire   [8:0] add_ln1353_6_fu_1425_p2;
wire   [9:0] zext_ln215_19_fu_1430_p1;
wire   [9:0] zext_ln215_20_fu_1434_p1;
wire  signed [8:0] sub_ln1354_2_fu_1444_p2;
wire   [7:0] p_Result_i_i_i_i_0_3_fu_1466_p4;
wire   [8:0] zext_ln215_22_fu_1476_p1;
wire   [7:0] p_Result_i_i_i_i23_3_fu_1456_p4;
wire   [8:0] zext_ln215_24_fu_1485_p1;
wire   [8:0] add_ln1353_7_fu_1480_p2;
wire   [8:0] add_ln1353_8_fu_1489_p2;
wire   [9:0] zext_ln215_25_fu_1494_p1;
wire   [9:0] zext_ln215_26_fu_1498_p1;
wire  signed [8:0] sub_ln1354_5_fu_1508_p2;
wire   [7:0] p_Result_i_i_i_i_0_5_fu_1527_p4;
wire   [8:0] zext_ln215_28_fu_1537_p1;
wire   [7:0] p_Result_i_i_i_i23_5_fu_1517_p4;
wire   [8:0] zext_ln215_30_fu_1546_p1;
wire   [8:0] add_ln1353_9_fu_1541_p2;
wire   [8:0] add_ln1353_10_fu_1550_p2;
wire   [9:0] zext_ln215_31_fu_1555_p1;
wire   [9:0] zext_ln215_32_fu_1559_p1;
wire  signed [8:0] sub_ln1354_8_fu_1569_p2;
wire   [21:0] grp_fu_2000_p2;
wire   [11:0] trunc_ln_fu_1578_p4;
wire  signed [20:0] grp_fu_2007_p2;
wire  signed [20:0] grp_fu_2014_p2;
wire  signed [20:0] grp_fu_2021_p2;
wire  signed [21:0] grp_fu_2028_p3;
wire  signed [21:0] grp_fu_2037_p3;
wire  signed [21:0] grp_fu_2046_p3;
wire  signed [22:0] grp_fu_2055_p3;
wire   [17:0] shl_ln5_fu_1618_p3;
wire  signed [23:0] sext_ln703_1_fu_1625_p1;
wire   [23:0] zext_ln1192_fu_1628_p1;
wire   [23:0] add_ln1192_2_fu_1632_p2;
wire   [9:0] trunc_ln851_5_fu_1646_p1;
wire   [7:0] trunc_ln1_fu_1656_p4;
wire   [0:0] icmp_ln851_fu_1650_p2;
wire   [7:0] add_ln851_3_fu_1666_p2;
wire   [0:0] tmp_30_fu_1638_p3;
wire   [7:0] select_ln851_3_fu_1672_p3;
wire  signed [22:0] grp_fu_2064_p3;
wire   [17:0] shl_ln728_2_fu_1688_p3;
wire  signed [23:0] sext_ln703_3_fu_1695_p1;
wire   [23:0] zext_ln1192_1_fu_1698_p1;
wire   [23:0] add_ln1192_5_fu_1702_p2;
wire   [9:0] trunc_ln851_6_fu_1716_p1;
wire   [7:0] trunc_ln851_1_fu_1726_p4;
wire   [0:0] icmp_ln851_1_fu_1720_p2;
wire   [7:0] add_ln851_4_fu_1736_p2;
wire   [0:0] tmp_31_fu_1708_p3;
wire   [7:0] select_ln851_4_fu_1742_p3;
wire  signed [22:0] grp_fu_2073_p3;
wire   [17:0] shl_ln728_3_fu_1758_p3;
wire  signed [23:0] sext_ln703_5_fu_1765_p1;
wire   [23:0] zext_ln1192_2_fu_1768_p1;
wire   [23:0] add_ln1192_8_fu_1772_p2;
wire   [9:0] trunc_ln851_7_fu_1786_p1;
wire   [7:0] trunc_ln851_2_fu_1796_p4;
wire   [0:0] icmp_ln851_2_fu_1790_p2;
wire   [7:0] add_ln851_5_fu_1806_p2;
wire   [0:0] tmp_32_fu_1778_p3;
wire   [7:0] select_ln851_5_fu_1812_p3;
wire   [7:0] select_ln850_4_fu_1820_p3;
wire   [7:0] select_ln850_3_fu_1750_p3;
wire   [7:0] select_ln850_fu_1680_p3;
wire   [31:0] zext_ln879_fu_1845_p1;
wire   [0:0] icmp_ln879_fu_1849_p2;
wire   [0:0] or_ln879_fu_1860_p2;
wire   [0:0] icmp_ln879_14_fu_1871_p2;
wire   [0:0] xor_ln879_fu_1865_p2;
wire   [0:0] icmp_ln428_fu_1887_p2;
wire   [0:0] xor_ln428_fu_1882_p2;
wire   [0:0] and_ln428_fu_1893_p2;
wire   [0:0] and_ln428_1_fu_1899_p2;
wire   [0:0] and_ln879_fu_1876_p2;
wire   [31:0] output_rows_count_fu_1854_p2;
wire   [0:0] or_ln428_fu_1905_p2;
wire   [31:0] select_ln428_fu_1911_p3;
wire   [31:0] zext_ln891_1_fu_1926_p1;
wire   [31:0] first_row_index_fu_1935_p2;
wire   [31:0] read_rows_count_fu_1947_p2;
wire   [0:0] icmp_ln891_fu_1930_p2;
wire   [0:0] xor_ln432_fu_1960_p2;
wire   [0:0] and_ln891_fu_1965_p2;
wire   [31:0] read_rows_count_2_fu_1953_p3;
wire   [0:0] icmp_ln443_fu_1941_p2;
wire   [0:0] or_ln891_fu_1979_p2;
wire   [31:0] select_ln891_fu_1984_p3;
wire   [11:0] grp_fu_2000_p0;
wire   [11:0] grp_fu_2000_p1;
wire   [11:0] grp_fu_2007_p0;
wire   [11:0] grp_fu_2014_p0;
wire   [11:0] grp_fu_2021_p0;
wire   [11:0] grp_fu_2028_p0;
wire   [11:0] grp_fu_2037_p0;
wire   [11:0] grp_fu_2046_p0;
wire   [11:0] grp_fu_2055_p0;
wire   [11:0] grp_fu_2064_p0;
wire   [11:0] grp_fu_2073_p0;
reg    grp_fu_2000_ce;
reg    grp_fu_2007_ce;
reg    grp_fu_2014_ce;
reg    grp_fu_2021_ce;
reg    grp_fu_2028_ce;
reg    grp_fu_2037_ce;
reg    grp_fu_2046_ce;
reg    grp_fu_2055_ce;
reg    grp_fu_2064_ce;
reg    grp_fu_2073_ce;
reg   [7:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [21:0] grp_fu_2000_p00;
wire   [21:0] grp_fu_2000_p10;
reg    ap_condition_617;
reg    ap_condition_277;
reg    ap_condition_76;
reg    ap_condition_603;
reg    ap_condition_181;
reg    ap_condition_175;
reg    ap_condition_651;
reg    ap_condition_1915;
reg    ap_condition_333;
reg    ap_condition_344;
reg    ap_condition_1924;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 grp_xfUDivResize_fu_519_ap_start_reg = 1'b0;
end

resizeNNBilinear_eOg #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
line_buffer_0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_0_0_V_address0),
    .ce0(line_buffer_0_0_V_ce0),
    .we0(line_buffer_0_0_V_we0),
    .d0(line_buffer_0_0_V_d0),
    .q0(line_buffer_0_0_V_q0),
    .address1(line_buffer_0_0_V_address1),
    .ce1(line_buffer_0_0_V_ce1),
    .q1(line_buffer_0_0_V_q1)
);

resizeNNBilinear_eOg #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
line_buffer_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_1_0_V_address0),
    .ce0(line_buffer_1_0_V_ce0),
    .we0(line_buffer_1_0_V_we0),
    .d0(line_buffer_1_0_V_d0),
    .q0(line_buffer_1_0_V_q0),
    .address1(line_buffer_1_0_V_address1),
    .ce1(line_buffer_1_0_V_ce1),
    .q1(line_buffer_1_0_V_q1)
);

resizeNNBilinear_eOg #(
    .DataWidth( 24 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
line_buffer_2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_2_0_V_address0),
    .ce0(line_buffer_2_0_V_ce0),
    .we0(line_buffer_2_0_V_we0),
    .d0(read_pixel_V_1_fu_188),
    .q0(line_buffer_2_0_V_q0),
    .address1(line_buffer_2_0_V_address1),
    .ce1(line_buffer_2_0_V_ce1),
    .q1(line_buffer_2_0_V_q1)
);

xfUDivResize grp_xfUDivResize_fu_519(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xfUDivResize_fu_519_ap_start),
    .ap_done(grp_xfUDivResize_fu_519_ap_done),
    .ap_idle(grp_xfUDivResize_fu_519_ap_idle),
    .ap_ready(grp_xfUDivResize_fu_519_ap_ready),
    .in_n(grp_xfUDivResize_fu_519_in_n),
    .in_d(grp_xfUDivResize_fu_519_in_d),
    .ap_return(grp_xfUDivResize_fu_519_ap_return)
);

scaleCompute grp_scaleCompute_fu_544(
    .ap_ready(grp_scaleCompute_fu_544_ap_ready),
    .currindex(grp_scaleCompute_fu_544_currindex),
    .inscale_V(grp_scaleCompute_fu_544_inscale_V),
    .ap_return(grp_scaleCompute_fu_544_ap_return)
);

ip_accel_app_mul_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
ip_accel_app_mul_hbi_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2000_p0),
    .din1(grp_fu_2000_p1),
    .ce(grp_fu_2000_ce),
    .dout(grp_fu_2000_p2)
);

ip_accel_app_mul_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
ip_accel_app_mul_ibs_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2007_p0),
    .din1(sub_ln1354_1_fu_1308_p2),
    .ce(grp_fu_2007_ce),
    .dout(grp_fu_2007_p2)
);

ip_accel_app_mul_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
ip_accel_app_mul_ibs_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2014_p0),
    .din1(sub_ln1354_4_fu_1349_p2),
    .ce(grp_fu_2014_ce),
    .dout(grp_fu_2014_p2)
);

ip_accel_app_mul_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
ip_accel_app_mul_ibs_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2021_p0),
    .din1(sub_ln1354_7_fu_1387_p2),
    .ce(grp_fu_2021_ce),
    .dout(grp_fu_2021_p2)
);

ip_accel_app_mac_jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
ip_accel_app_mac_jbC_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2028_p0),
    .din1(sub_ln1354_2_fu_1444_p2),
    .din2(grp_fu_2007_p2),
    .ce(grp_fu_2028_ce),
    .dout(grp_fu_2028_p3)
);

ip_accel_app_mac_jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
ip_accel_app_mac_jbC_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2037_p0),
    .din1(sub_ln1354_5_fu_1508_p2),
    .din2(grp_fu_2014_p2),
    .ce(grp_fu_2037_ce),
    .dout(grp_fu_2037_p3)
);

ip_accel_app_mac_jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
ip_accel_app_mac_jbC_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2046_p0),
    .din1(sub_ln1354_8_fu_1569_p2),
    .din2(grp_fu_2021_p2),
    .ce(grp_fu_2046_ce),
    .dout(grp_fu_2046_p3)
);

ip_accel_app_mac_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
ip_accel_app_mac_kbM_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2055_p0),
    .din1(sub_ln1354_reg_2400),
    .din2(grp_fu_2028_p3),
    .ce(grp_fu_2055_ce),
    .dout(grp_fu_2055_p3)
);

ip_accel_app_mac_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
ip_accel_app_mac_kbM_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2064_p0),
    .din1(sub_ln1354_3_reg_2417),
    .din2(grp_fu_2037_p3),
    .ce(grp_fu_2064_ce),
    .dout(grp_fu_2064_p3)
);

ip_accel_app_mac_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
ip_accel_app_mac_kbM_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2073_p0),
    .din1(sub_ln1354_6_reg_2427),
    .din2(grp_fu_2046_p3),
    .ce(grp_fu_2073_ce),
    .dout(grp_fu_2073_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln304_fu_689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (grp_xfUDivResize_fu_519_ap_done == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (grp_xfUDivResize_fu_519_ap_done == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state8))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln304_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state8)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state8);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end else if (((icmp_ln304_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp1_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xfUDivResize_fu_519_ap_start_reg <= 1'b0;
    end else begin
        if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_xfUDivResize_fu_519_ap_done == 1'b1)))) begin
            grp_xfUDivResize_fu_519_ap_start_reg <= 1'b1;
        end else if ((grp_xfUDivResize_fu_519_ap_ready == 1'b1)) begin
            grp_xfUDivResize_fu_519_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_277)) begin
        if ((1'b1 == ap_condition_617)) begin
            ap_phi_reg_pp1_iter1_flag_write_2_reg_453 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_flag_write_2_reg_453 <= ap_phi_reg_pp1_iter0_flag_write_2_reg_453;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if (((icmp_ln318_reg_2176 == 1'd1) & (icmp_ln308_reg_2218 == 1'd1))) begin
            ap_phi_reg_pp1_iter2_flag_write_2_reg_453 <= 1'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp1_iter2_flag_write_2_reg_453 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_flag_write_2_reg_453 <= ap_phi_reg_pp1_iter1_flag_write_2_reg_453;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        if ((1'b1 == ap_condition_175)) begin
            ap_phi_reg_pp1_iter4_P0Buf_1_V_3_reg_508 <= line_buffer_0_0_V_q1;
        end else if ((1'b1 == ap_condition_181)) begin
            ap_phi_reg_pp1_iter4_P0Buf_1_V_3_reg_508 <= line_buffer_2_0_V_q1;
        end else if (((icmp_ln343_reg_2154 == 1'd1) & (icmp_ln308_reg_2218_pp1_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp1_iter4_P0Buf_1_V_3_reg_508 <= line_buffer_1_0_V_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter4_P0Buf_1_V_3_reg_508 <= ap_phi_reg_pp1_iter3_P0Buf_1_V_3_reg_508;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        if ((1'b1 == ap_condition_175)) begin
            ap_phi_reg_pp1_iter4_P0Buf_V_1_1_reg_497 <= line_buffer_2_0_V_q1;
        end else if ((1'b1 == ap_condition_181)) begin
            ap_phi_reg_pp1_iter4_P0Buf_V_1_1_reg_497 <= line_buffer_1_0_V_q1;
        end else if (((icmp_ln343_reg_2154 == 1'd1) & (icmp_ln308_reg_2218_pp1_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp1_iter4_P0Buf_V_1_1_reg_497 <= line_buffer_0_0_V_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter4_P0Buf_V_1_1_reg_497 <= ap_phi_reg_pp1_iter3_P0Buf_V_1_1_reg_497;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        i12_0_reg_430 <= add_ln304_reg_2149;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        i12_0_reg_430 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        indexstores_reg_418 <= first_row_index_1_fu_1992_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        indexstores_reg_418 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln308_reg_2218 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indexy_V_fu_192 <= tmp_V_fu_973_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        indexy_V_fu_192 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln266_fu_616_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_reg_361 <= add_ln266_fu_622_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_xfUDivResize_fu_519_ap_done == 1'b1))) begin
        indvar_flatten_reg_361 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln308_reg_2218 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        j13_0_reg_441 <= j_1_reg_2222;
    end else if (((icmp_ln304_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        j13_0_reg_441 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln266_fu_616_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        j_0_reg_383 <= j_fu_654_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_xfUDivResize_fu_519_ap_done == 1'b1))) begin
        j_0_reg_383 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln308_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        nextYScale_V_1_fu_196 <= nextYScale_V_fu_920_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        nextYScale_V_1_fu_196 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        output_rows_count_0_reg_406 <= output_rows_count_1_fu_1918_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        output_rows_count_0_reg_406 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln266_reg_2092 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_rows_count_0_reg_372 <= select_ln321_1_reg_2106;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_xfUDivResize_fu_519_ap_done == 1'b1))) begin
        read_rows_count_0_reg_372 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        read_rows_count_1_reg_394 <= read_rows_count_3_fu_1971_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        read_rows_count_1_reg_394 <= 32'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        WeightX_0_V_reg_2255 <= {{sub_ln1193_fu_1198_p2[23:12]}};
        WeightY_V_reg_2250 <= {{ret_V_9_fu_1031_p2[23:12]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        WeightX_0_V_reg_2255_pp1_iter3_reg <= WeightX_0_V_reg_2255;
        and_ln411_1_reg_2242_pp1_iter2_reg <= and_ln411_1_reg_2242;
        and_ln411_1_reg_2242_pp1_iter3_reg <= and_ln411_1_reg_2242_pp1_iter2_reg;
        and_ln411_1_reg_2242_pp1_iter4_reg <= and_ln411_1_reg_2242_pp1_iter3_reg;
        and_ln411_1_reg_2242_pp1_iter5_reg <= and_ln411_1_reg_2242_pp1_iter4_reg;
        and_ln411_1_reg_2242_pp1_iter6_reg <= and_ln411_1_reg_2242_pp1_iter5_reg;
        and_ln411_1_reg_2242_pp1_iter7_reg <= and_ln411_1_reg_2242_pp1_iter6_reg;
        and_ln411_reg_2246_pp1_iter2_reg <= and_ln411_reg_2246;
        and_ln411_reg_2246_pp1_iter3_reg <= and_ln411_reg_2246_pp1_iter2_reg;
        and_ln411_reg_2246_pp1_iter4_reg <= and_ln411_reg_2246_pp1_iter3_reg;
        and_ln411_reg_2246_pp1_iter5_reg <= and_ln411_reg_2246_pp1_iter4_reg;
        and_ln411_reg_2246_pp1_iter6_reg <= and_ln411_reg_2246_pp1_iter5_reg;
        and_ln411_reg_2246_pp1_iter7_reg <= and_ln411_reg_2246_pp1_iter6_reg;
        icmp_ln308_reg_2218_pp1_iter2_reg <= icmp_ln308_reg_2218_pp1_iter1_reg;
        icmp_ln879_15_reg_2236_pp1_iter2_reg <= icmp_ln879_15_reg_2236;
        icmp_ln879_15_reg_2236_pp1_iter3_reg <= icmp_ln879_15_reg_2236_pp1_iter2_reg;
        icmp_ln879_15_reg_2236_pp1_iter4_reg <= icmp_ln879_15_reg_2236_pp1_iter3_reg;
        icmp_ln879_15_reg_2236_pp1_iter5_reg <= icmp_ln879_15_reg_2236_pp1_iter4_reg;
        icmp_ln879_15_reg_2236_pp1_iter6_reg <= icmp_ln879_15_reg_2236_pp1_iter5_reg;
        icmp_ln879_15_reg_2236_pp1_iter7_reg <= icmp_ln879_15_reg_2236_pp1_iter6_reg;
        p_Result_i_i_i_i23_2_reg_2358_pp1_iter4_reg <= p_Result_i_i_i_i23_2_reg_2358;
        p_Result_i_i_i_i23_2_reg_2358_pp1_iter5_reg <= p_Result_i_i_i_i23_2_reg_2358_pp1_iter4_reg;
        p_Result_i_i_i_i23_2_reg_2358_pp1_iter6_reg <= p_Result_i_i_i_i23_2_reg_2358_pp1_iter5_reg;
        p_Result_i_i_i_i23_2_reg_2358_pp1_iter7_reg <= p_Result_i_i_i_i23_2_reg_2358_pp1_iter6_reg;
        p_Result_i_i_i_i23_4_reg_2379_pp1_iter4_reg <= p_Result_i_i_i_i23_4_reg_2379;
        p_Result_i_i_i_i23_4_reg_2379_pp1_iter5_reg <= p_Result_i_i_i_i23_4_reg_2379_pp1_iter4_reg;
        p_Result_i_i_i_i23_4_reg_2379_pp1_iter6_reg <= p_Result_i_i_i_i23_4_reg_2379_pp1_iter5_reg;
        p_Result_i_i_i_i23_4_reg_2379_pp1_iter7_reg <= p_Result_i_i_i_i23_4_reg_2379_pp1_iter6_reg;
        trunc_ln647_reg_2330_pp1_iter4_reg <= trunc_ln647_reg_2330;
        trunc_ln647_reg_2330_pp1_iter5_reg <= trunc_ln647_reg_2330_pp1_iter4_reg;
        trunc_ln647_reg_2330_pp1_iter6_reg <= trunc_ln647_reg_2330_pp1_iter5_reg;
        trunc_ln647_reg_2330_pp1_iter7_reg <= trunc_ln647_reg_2330_pp1_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln304_reg_2149 <= add_ln304_fu_695_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln304_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        add_ln409_1_reg_2166 <= add_ln409_1_fu_713_p2;
        add_ln409_reg_2158 <= add_ln409_fu_707_p2;
        icmp_ln318_reg_2176 <= icmp_ln318_fu_725_p2;
        icmp_ln343_reg_2154 <= icmp_ln343_fu_701_p2;
        icmp_ln365_reg_2172 <= icmp_ln365_fu_719_p2;
        icmp_ln409_reg_2184 <= icmp_ln409_fu_731_p2;
        p_Result_1_reg_2208 <= p_Val2_12_fu_856_p3[32'd41];
        p_Result_s_reg_2197 <= ret_V_fu_741_p2[32'd42];
        p_Val2_12_reg_2202 <= p_Val2_12_fu_856_p3;
        ret_V_reg_2191 <= ret_V_fu_741_p2;
        trunc_ln700_reg_2213 <= trunc_ln700_fu_872_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln409_reg_2184 == 1'd0) & (icmp_ln879_15_fu_993_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        and_ln411_1_reg_2242 <= and_ln411_1_fu_1003_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_15_fu_993_p2 == 1'd1) & (icmp_ln409_reg_2184 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        and_ln411_reg_2246 <= and_ln411_fu_1009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_P0Buf_1_V_3_reg_508 <= ap_phi_reg_pp1_iter0_P0Buf_1_V_3_reg_508;
        ap_phi_reg_pp1_iter1_P0Buf_V_1_1_reg_497 <= ap_phi_reg_pp1_iter0_P0Buf_V_1_1_reg_497;
        j_1_reg_2222 <= j_1_fu_882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter2_P0Buf_1_V_3_reg_508 <= ap_phi_reg_pp1_iter1_P0Buf_1_V_3_reg_508;
        ap_phi_reg_pp1_iter2_P0Buf_V_1_1_reg_497 <= ap_phi_reg_pp1_iter1_P0Buf_V_1_1_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter3_P0Buf_1_V_3_reg_508 <= ap_phi_reg_pp1_iter2_P0Buf_1_V_3_reg_508;
        ap_phi_reg_pp1_iter3_P0Buf_V_1_1_reg_497 <= ap_phi_reg_pp1_iter2_P0Buf_V_1_1_reg_497;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln266_reg_2092 <= icmp_ln266_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln308_reg_2218 <= icmp_ln308_fu_876_p2;
        icmp_ln308_reg_2218_pp1_iter1_reg <= icmp_ln308_reg_2218;
        j13_0_reg_441_pp1_iter1_reg <= j13_0_reg_441;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln308_fu_876_p2 == 1'd1) & (icmp_ln318_reg_2176 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln322_reg_2227 <= icmp_ln322_fu_931_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln409_reg_2184 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln879_15_reg_2236 <= icmp_ln879_15_fu_993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((1'd1 == and_ln411_reg_2246_pp1_iter2_reg) & (icmp_ln879_15_reg_2236_pp1_iter2_reg == 1'd1) & (icmp_ln409_reg_2184 == 1'd0)) | ((1'd1 == and_ln411_1_reg_2242_pp1_iter2_reg) & (icmp_ln409_reg_2184 == 1'd0) & (icmp_ln879_15_reg_2236_pp1_iter2_reg == 1'd0))))) begin
        p_Result_i_i_i_i23_2_reg_2358 <= {{select_ln413_1_fu_1285_p3[15:8]}};
        p_Result_i_i_i_i23_4_reg_2379 <= {{select_ln413_1_fu_1285_p3[23:16]}};
        trunc_ln647_reg_2330 <= trunc_ln647_fu_1292_p1;
        zext_ln215_17_reg_2341[7 : 0] <= zext_ln215_17_fu_1304_p1[7 : 0];
        zext_ln215_21_reg_2363[7 : 0] <= zext_ln215_21_fu_1341_p1[7 : 0];
        zext_ln215_23_reg_2369[7 : 0] <= zext_ln215_23_fu_1345_p1[7 : 0];
        zext_ln215_27_reg_2384[7 : 0] <= zext_ln215_27_fu_1379_p1[7 : 0];
        zext_ln215_29_reg_2390[7 : 0] <= zext_ln215_29_fu_1383_p1[7 : 0];
        zext_ln215_reg_2335[7 : 0] <= zext_ln215_fu_1300_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln308_reg_2218 == 1'd1) & (icmp_ln322_reg_2227 == 1'd0) & (icmp_ln318_reg_2176 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        read_pixel_V_1_fu_188 <= imgInput_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (grp_xfUDivResize_fu_519_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_xfUDivResize_fu_519_ap_done == 1'b1)))) begin
        reg_576 <= grp_xfUDivResize_fu_519_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rhs_V_reg_2140[24 : 0] <= rhs_V_fu_675_p1[24 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_xfUDivResize_fu_519_ap_done == 1'b1))) begin
        scalex_V_reg_2082[31 : 1] <= scalex_V_fu_598_p2[31 : 1];
        scaley_V_reg_2087[31 : 1] <= scaley_V_fu_604_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln266_fu_616_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln321_1_reg_2106 <= select_ln321_1_fu_642_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln266_fu_616_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln321_reg_2101 <= select_ln321_fu_634_p3;
        trunc_ln321_reg_2111 <= trunc_ln321_fu_650_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((1'd1 == and_ln411_1_reg_2242_pp1_iter3_reg) & (icmp_ln409_reg_2184 == 1'd0) & (icmp_ln879_15_reg_2236_pp1_iter3_reg == 1'd0)) | ((1'd1 == and_ln411_reg_2246_pp1_iter3_reg) & (icmp_ln879_15_reg_2236_pp1_iter3_reg == 1'd1) & (icmp_ln409_reg_2184 == 1'd0))))) begin
        sub_ln1354_3_reg_2417 <= sub_ln1354_3_fu_1502_p2;
        sub_ln1354_6_reg_2427 <= sub_ln1354_6_fu_1563_p2;
        sub_ln1354_reg_2400 <= sub_ln1354_fu_1438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln308_reg_2218 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        trunc_ln703_reg_2231 <= trunc_ln703_fu_980_p1;
    end
end

always @ (*) begin
    if ((icmp_ln266_fu_616_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln308_fu_876_p2 == 1'd0)) begin
        ap_condition_pp1_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln304_fu_689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln308_reg_2218_pp1_iter2_reg == 1'd1)) begin
        if (((icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0))) begin
            ap_phi_mux_P0Buf_0_V_3_phi_fu_472_p6 = line_buffer_0_0_V_q0;
        end else if (((icmp_ln365_reg_2172 == 1'd1) & (icmp_ln343_reg_2154 == 1'd0))) begin
            ap_phi_mux_P0Buf_0_V_3_phi_fu_472_p6 = line_buffer_2_0_V_q0;
        end else if ((icmp_ln343_reg_2154 == 1'd1)) begin
            ap_phi_mux_P0Buf_0_V_3_phi_fu_472_p6 = line_buffer_1_0_V_q0;
        end else begin
            ap_phi_mux_P0Buf_0_V_3_phi_fu_472_p6 = ap_phi_reg_pp1_iter3_P0Buf_0_V_3_reg_469;
        end
    end else begin
        ap_phi_mux_P0Buf_0_V_3_phi_fu_472_p6 = ap_phi_reg_pp1_iter3_P0Buf_0_V_3_reg_469;
    end
end

always @ (*) begin
    if ((icmp_ln308_reg_2218_pp1_iter2_reg == 1'd1)) begin
        if (((icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0))) begin
            ap_phi_mux_P0Buf_V_0_1_phi_fu_486_p6 = line_buffer_2_0_V_q0;
        end else if (((icmp_ln365_reg_2172 == 1'd1) & (icmp_ln343_reg_2154 == 1'd0))) begin
            ap_phi_mux_P0Buf_V_0_1_phi_fu_486_p6 = line_buffer_1_0_V_q0;
        end else if ((icmp_ln343_reg_2154 == 1'd1)) begin
            ap_phi_mux_P0Buf_V_0_1_phi_fu_486_p6 = line_buffer_0_0_V_q0;
        end else begin
            ap_phi_mux_P0Buf_V_0_1_phi_fu_486_p6 = ap_phi_reg_pp1_iter3_P0Buf_V_0_1_reg_483;
        end
    end else begin
        ap_phi_mux_P0Buf_V_0_1_phi_fu_486_p6 = ap_phi_reg_pp1_iter3_P0Buf_V_0_1_reg_483;
    end
end

always @ (*) begin
    if (((icmp_ln308_reg_2218 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_j13_0_phi_fu_445_p4 = j_1_reg_2222;
    end else begin
        ap_phi_mux_j13_0_phi_fu_445_p4 = j13_0_reg_441;
    end
end

always @ (*) begin
    if (((icmp_ln266_reg_2092 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read_rows_count_0_phi_fu_376_p4 = select_ln321_1_reg_2106;
    end else begin
        ap_phi_mux_read_rows_count_0_phi_fu_376_p4 = read_rows_count_0_reg_372;
    end
end

always @ (*) begin
    if (((icmp_ln304_fu_689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_2000_ce = 1'b1;
    end else begin
        grp_fu_2000_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_2007_ce = 1'b1;
    end else begin
        grp_fu_2007_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_2014_ce = 1'b1;
    end else begin
        grp_fu_2014_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_2021_ce = 1'b1;
    end else begin
        grp_fu_2021_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_2028_ce = 1'b1;
    end else begin
        grp_fu_2028_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_2037_ce = 1'b1;
    end else begin
        grp_fu_2037_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_2046_ce = 1'b1;
    end else begin
        grp_fu_2046_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_2055_ce = 1'b1;
    end else begin
        grp_fu_2055_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_2064_ce = 1'b1;
    end else begin
        grp_fu_2064_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_2073_ce = 1'b1;
    end else begin
        grp_fu_2073_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_scaleCompute_fu_544_currindex = zext_ln308_fu_1019_p1;
    end else if (((icmp_ln304_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        grp_scaleCompute_fu_544_currindex = output_rows_count_0_reg_406;
    end else begin
        grp_scaleCompute_fu_544_currindex = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_scaleCompute_fu_544_inscale_V = scalex_V_reg_2082;
    end else if (((icmp_ln304_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        grp_scaleCompute_fu_544_inscale_V = scaley_V_reg_2087;
    end else begin
        grp_scaleCompute_fu_544_inscale_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_xfUDivResize_fu_519_in_d = 10'd180;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_xfUDivResize_fu_519_in_d = 10'd320;
    end else begin
        grp_xfUDivResize_fu_519_in_d = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_xfUDivResize_fu_519_in_n = 40'd193273528320;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_xfUDivResize_fu_519_in_n = 40'd343597383680;
    end else begin
        grp_xfUDivResize_fu_519_in_n = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln308_reg_2218 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln322_reg_2227 == 1'd0) & (icmp_ln318_reg_2176 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln266_reg_2092 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        imgInput_data_V_blk_n = imgInput_data_V_empty_n;
    end else begin
        imgInput_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op130_read_state9 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln266_reg_2092 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        imgInput_data_V_read = 1'b1;
    end else begin
        imgInput_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter8 == 1'b1) & (((1'd1 == and_ln411_1_reg_2242_pp1_iter7_reg) & (icmp_ln879_15_reg_2236_pp1_iter7_reg == 1'd0) & (icmp_ln409_reg_2184 == 1'd0)) | ((1'd1 == and_ln411_reg_2246_pp1_iter7_reg) & (icmp_ln879_15_reg_2236_pp1_iter7_reg == 1'd1) & (icmp_ln409_reg_2184 == 1'd0))))) begin
        imgOutput_data_V_blk_n = imgOutput_data_V_full_n;
    end else begin
        imgOutput_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op400_write_state16 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        imgOutput_data_V_write = 1'b1;
    end else begin
        imgOutput_data_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln343_reg_2154 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln879_15_reg_2236 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        line_buffer_0_0_V_address0 = line_buffer_0_0_V_1_gep_fu_326_p3;
    end else if (((ap_phi_mux_flag_write_2_phi_fu_458_p6 == 1'd1) & (icmp_ln365_reg_2172 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        line_buffer_0_0_V_address0 = zext_ln383_fu_1261_p1;
    end else if (((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        line_buffer_0_0_V_address0 = zext_ln351_fu_1234_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_0_0_V_address0 = zext_ln275_fu_660_p1;
    end else begin
        line_buffer_0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_651)) begin
        if (((icmp_ln343_reg_2154 == 1'd1) & (icmp_ln879_15_reg_2236 == 1'd0))) begin
            line_buffer_0_0_V_address1 = zext_ln352_fu_1266_p1;
        end else if (((icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0))) begin
            line_buffer_0_0_V_address1 = zext_ln396_fu_1244_p1;
        end else begin
            line_buffer_0_0_V_address1 = 'bx;
        end
    end else begin
        line_buffer_0_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln343_reg_2154 == 1'd1) & (icmp_ln879_15_reg_2236 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_phi_mux_flag_write_2_phi_fu_458_p6 == 1'd1) & (icmp_ln365_reg_2172 == 1'd1) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        line_buffer_0_0_V_ce0 = 1'b1;
    end else begin
        line_buffer_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln343_reg_2154 == 1'd1) & (icmp_ln879_15_reg_2236 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        line_buffer_0_0_V_ce1 = 1'b1;
    end else begin
        line_buffer_0_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_flag_write_2_phi_fu_458_p6 == 1'd1) & (icmp_ln365_reg_2172 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        line_buffer_0_0_V_d0 = read_pixel_V_1_fu_188;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_0_0_V_d0 = imgInput_data_V_dout;
    end else begin
        line_buffer_0_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln321_reg_2111 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_flag_write_2_phi_fu_458_p6 == 1'd1) & (icmp_ln365_reg_2172 == 1'd1) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        line_buffer_0_0_V_we0 = 1'b1;
    end else begin
        line_buffer_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln343_reg_2154 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        line_buffer_1_0_V_address0 = line_buffer_1_0_V_1_gep_fu_340_p3;
    end else if (((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln365_reg_2172 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln879_15_reg_2236 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        line_buffer_1_0_V_address0 = zext_ln351_fu_1234_p1;
    end else if (((ap_phi_mux_flag_write_2_phi_fu_458_p6 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        line_buffer_1_0_V_address0 = zext_ln405_fu_1250_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_1_0_V_address0 = zext_ln275_fu_660_p1;
    end else begin
        line_buffer_1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_651)) begin
        if ((icmp_ln343_reg_2154 == 1'd1)) begin
            line_buffer_1_0_V_address1 = zext_ln352_fu_1266_p1;
        end else if ((1'b1 == ap_condition_1915)) begin
            line_buffer_1_0_V_address1 = zext_ln374_fu_1255_p1;
        end else begin
            line_buffer_1_0_V_address1 = 'bx;
        end
    end else begin
        line_buffer_1_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln343_reg_2154 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln365_reg_2172 == 1'd1) & (icmp_ln879_15_reg_2236 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_phi_mux_flag_write_2_phi_fu_458_p6 == 1'd1) & (icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        line_buffer_1_0_V_ce0 = 1'b1;
    end else begin
        line_buffer_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln343_reg_2154 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln365_reg_2172 == 1'd1) & (icmp_ln879_15_reg_2236 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        line_buffer_1_0_V_ce1 = 1'b1;
    end else begin
        line_buffer_1_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_flag_write_2_phi_fu_458_p6 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        line_buffer_1_0_V_d0 = read_pixel_V_1_fu_188;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_1_0_V_d0 = imgInput_data_V_dout;
    end else begin
        line_buffer_1_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln321_reg_2111 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_flag_write_2_phi_fu_458_p6 == 1'd1) & (icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        line_buffer_1_0_V_we0 = 1'b1;
    end else begin
        line_buffer_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((ap_phi_mux_flag_write_2_phi_fu_458_p6 == 1'd1) & (icmp_ln343_reg_2154 == 1'd1))) begin
            line_buffer_2_0_V_address0 = zext_ln361_fu_1272_p1;
        end else if ((1'b1 == ap_condition_344)) begin
            line_buffer_2_0_V_address0 = line_buffer_2_0_V_1_gep_fu_305_p3;
        end else if ((1'b1 == ap_condition_333)) begin
            line_buffer_2_0_V_address0 = zext_ln351_fu_1234_p1;
        end else begin
            line_buffer_2_0_V_address0 = 'bx;
        end
    end else begin
        line_buffer_2_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1924)) begin
        if ((icmp_ln365_reg_2172 == 1'd1)) begin
            line_buffer_2_0_V_address1 = zext_ln374_fu_1255_p1;
        end else if (((icmp_ln879_15_reg_2236 == 1'd0) & (icmp_ln365_reg_2172 == 1'd0))) begin
            line_buffer_2_0_V_address1 = zext_ln396_fu_1244_p1;
        end else begin
            line_buffer_2_0_V_address1 = 'bx;
        end
    end else begin
        line_buffer_2_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_phi_mux_flag_write_2_phi_fu_458_p6 == 1'd1) & (icmp_ln343_reg_2154 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln365_reg_2172 == 1'd1) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln879_15_reg_2236 == 1'd0) & (icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        line_buffer_2_0_V_ce0 = 1'b1;
    end else begin
        line_buffer_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln365_reg_2172 == 1'd1) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln879_15_reg_2236 == 1'd0) & (icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        line_buffer_2_0_V_ce1 = 1'b1;
    end else begin
        line_buffer_2_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_flag_write_2_phi_fu_458_p6 == 1'd1) & (icmp_ln343_reg_2154 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        line_buffer_2_0_V_we0 = 1'b1;
    end else begin
        line_buffer_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_xfUDivResize_fu_519_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_xfUDivResize_fu_519_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln266_fu_616_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln266_fu_616_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln304_fu_689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln308_fu_876_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter7 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter7 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter8 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln308_fu_876_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign WeightX_0_V_fu_1204_p4 = {{sub_ln1193_fu_1198_p2[23:12]}};

assign WeightY_V_fu_1036_p4 = {{ret_V_9_fu_1031_p2[23:12]}};

assign add_ln1192_2_fu_1632_p2 = ($signed(sext_ln703_1_fu_1625_p1) + $signed(zext_ln1192_fu_1628_p1));

assign add_ln1192_5_fu_1702_p2 = ($signed(sext_ln703_3_fu_1695_p1) + $signed(zext_ln1192_1_fu_1698_p1));

assign add_ln1192_8_fu_1772_p2 = ($signed(sext_ln703_5_fu_1765_p1) + $signed(zext_ln1192_2_fu_1768_p1));

assign add_ln1353_10_fu_1550_p2 = (zext_ln215_29_reg_2390 + zext_ln215_30_fu_1546_p1);

assign add_ln1353_6_fu_1425_p2 = (zext_ln215_17_reg_2341 + zext_ln215_18_fu_1421_p1);

assign add_ln1353_7_fu_1480_p2 = (zext_ln215_21_reg_2363 + zext_ln215_22_fu_1476_p1);

assign add_ln1353_8_fu_1489_p2 = (zext_ln215_23_reg_2369 + zext_ln215_24_fu_1485_p1);

assign add_ln1353_9_fu_1541_p2 = (zext_ln215_27_reg_2384 + zext_ln215_28_fu_1537_p1);

assign add_ln1353_fu_1416_p2 = (zext_ln215_reg_2335 + zext_ln215_16_fu_1412_p1);

assign add_ln1495_1_fu_1112_p2 = ($signed(42'd5364514816) + $signed(sext_ln1495_1_fu_1108_p1));

assign add_ln1495_fu_844_p2 = ($signed(42'd3015704576) + $signed(sext_ln1495_fu_840_p1));

assign add_ln266_fu_622_p2 = (indvar_flatten_reg_361 + 13'd1);

assign add_ln304_fu_695_p2 = (i12_0_reg_430 + 10'd1);

assign add_ln349_fu_1228_p2 = (zext_ln349_fu_1214_p1 + zext_ln349_1_fu_1224_p1);

assign add_ln409_1_fu_713_p2 = ($signed(32'd4294967294) + $signed(read_rows_count_1_reg_394));

assign add_ln409_fu_707_p2 = ($signed(32'd4294967295) + $signed(read_rows_count_1_reg_394));

assign add_ln851_1_fu_959_p2 = (17'd1 + tmp_4_fu_950_p4);

assign add_ln851_2_fu_1160_p2 = (17'd1 + tmp_5_fu_1150_p4);

assign add_ln851_3_fu_1666_p2 = (8'd1 + trunc_ln1_fu_1656_p4);

assign add_ln851_4_fu_1736_p2 = (8'd1 + trunc_ln851_1_fu_1726_p4);

assign add_ln851_5_fu_1806_p2 = (8'd1 + trunc_ln851_2_fu_1796_p4);

assign add_ln851_fu_906_p2 = (17'd1 + tmp_3_fu_897_p4);

assign and_ln1494_fu_774_p2 = (xor_ln1495_fu_768_p2 & icmp_ln1494_fu_762_p2);

assign and_ln411_1_fu_1003_p2 = (icmp_ln879_16_fu_998_p2 & grp_fu_564_p2);

assign and_ln411_fu_1009_p2 = (icmp_ln318_reg_2176 & grp_fu_564_p2);

assign and_ln428_1_fu_1899_p2 = (icmp_ln879_fu_1849_p2 & and_ln428_fu_1893_p2);

assign and_ln428_fu_1893_p2 = (xor_ln428_fu_1882_p2 & icmp_ln428_fu_1887_p2);

assign and_ln879_fu_1876_p2 = (xor_ln879_fu_1865_p2 & icmp_ln879_14_fu_1871_p2);

assign and_ln891_fu_1965_p2 = (xor_ln432_fu_1960_p2 & icmp_ln891_fu_1930_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln266_reg_2092 == 1'd0) & (imgInput_data_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln266_reg_2092 == 1'd0) & (imgInput_data_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((imgOutput_data_V_full_n == 1'b0) & (ap_predicate_op400_write_state16 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1)) | ((imgInput_data_V_empty_n == 1'b0) & (ap_predicate_op130_read_state9 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((imgOutput_data_V_full_n == 1'b0) & (ap_predicate_op400_write_state16 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1)) | ((imgInput_data_V_empty_n == 1'b0) & (ap_predicate_op130_read_state9 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((imgOutput_data_V_full_n == 1'b0) & (ap_predicate_op400_write_state16 == 1'b1) & (ap_enable_reg_pp1_iter8 == 1'b1)) | ((imgInput_data_V_empty_n == 1'b0) & (ap_predicate_op130_read_state9 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_pp1_stage0_iter8 = ((imgOutput_data_V_full_n == 1'b0) & (ap_predicate_op400_write_state16 == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call8 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = ((icmp_ln266_reg_2092 == 1'd0) & (imgInput_data_V_empty_n == 1'b0));
end

assign ap_block_state8_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp1_stage0_iter1 = ((imgInput_data_V_empty_n == 1'b0) & (ap_predicate_op130_read_state9 == 1'b1));
end

always @ (*) begin
    ap_condition_175 = ((icmp_ln308_reg_2218_pp1_iter2_reg == 1'd1) & (icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0));
end

always @ (*) begin
    ap_condition_181 = ((icmp_ln365_reg_2172 == 1'd1) & (icmp_ln308_reg_2218_pp1_iter2_reg == 1'd1) & (icmp_ln343_reg_2154 == 1'd0));
end

always @ (*) begin
    ap_condition_1915 = ((icmp_ln365_reg_2172 == 1'd1) & (icmp_ln879_15_reg_2236 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0));
end

always @ (*) begin
    ap_condition_1924 = ((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln343_reg_2154 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_277 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001));
end

always @ (*) begin
    ap_condition_333 = ((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln879_15_reg_2236 == 1'd0) & (icmp_ln365_reg_2172 == 1'd0) & (icmp_ln343_reg_2154 == 1'd0));
end

always @ (*) begin
    ap_condition_344 = ((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (icmp_ln365_reg_2172 == 1'd1) & (icmp_ln343_reg_2154 == 1'd0));
end

always @ (*) begin
    ap_condition_603 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001));
end

always @ (*) begin
    ap_condition_617 = ((icmp_ln322_fu_931_p2 == 1'd1) & (icmp_ln308_fu_876_p2 == 1'd1) & (icmp_ln318_reg_2176 == 1'd0));
end

always @ (*) begin
    ap_condition_651 = ((icmp_ln308_reg_2218_pp1_iter1_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_76 = ((icmp_ln308_reg_2218 == 1'd1) & (icmp_ln322_reg_2227 == 1'd0) & (icmp_ln318_reg_2176 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_flag_write_2_phi_fu_458_p6 = ap_phi_reg_pp1_iter2_flag_write_2_reg_453;

assign ap_phi_reg_pp1_iter0_P0Buf_1_V_3_reg_508 = 'bx;

assign ap_phi_reg_pp1_iter0_P0Buf_V_1_1_reg_497 = 'bx;

assign ap_phi_reg_pp1_iter0_flag_write_2_reg_453 = 'bx;

assign ap_phi_reg_pp1_iter3_P0Buf_0_V_3_reg_469 = 'bx;

assign ap_phi_reg_pp1_iter3_P0Buf_V_0_1_reg_483 = 'bx;

always @ (*) begin
    ap_predicate_op130_read_state9 = ((icmp_ln308_reg_2218 == 1'd1) & (icmp_ln322_reg_2227 == 1'd0) & (icmp_ln318_reg_2176 == 1'd0));
end

always @ (*) begin
    ap_predicate_op400_write_state16 = (((1'd1 == and_ln411_1_reg_2242_pp1_iter7_reg) & (icmp_ln879_15_reg_2236_pp1_iter7_reg == 1'd0) & (icmp_ln409_reg_2184 == 1'd0)) | ((1'd1 == and_ln411_reg_2246_pp1_iter7_reg) & (icmp_ln879_15_reg_2236_pp1_iter7_reg == 1'd1) & (icmp_ln409_reg_2184 == 1'd0)));
end

assign first_row_index_1_fu_1992_p3 = ((or_ln891_fu_1979_p2[0:0] === 1'b1) ? indexstores_reg_418 : select_ln891_fu_1984_p3);

assign first_row_index_fu_1935_p2 = (indexstores_reg_418 + 32'd1);

assign grp_fu_2000_p0 = grp_fu_2000_p00;

assign grp_fu_2000_p00 = WeightY_V_fu_1036_p4;

assign grp_fu_2000_p1 = grp_fu_2000_p10;

assign grp_fu_2000_p10 = WeightX_0_V_fu_1204_p4;

assign grp_fu_2007_p0 = zext_ln1118_3_fu_1318_p1;

assign grp_fu_2014_p0 = zext_ln1118_3_fu_1318_p1;

assign grp_fu_2021_p0 = zext_ln1118_3_fu_1318_p1;

assign grp_fu_2028_p0 = zext_ln1118_4_fu_1453_p1;

assign grp_fu_2037_p0 = zext_ln1118_4_fu_1453_p1;

assign grp_fu_2046_p0 = zext_ln1118_4_fu_1453_p1;

assign grp_fu_2055_p0 = zext_ln1118_2_fu_1590_p1;

assign grp_fu_2064_p0 = zext_ln1118_2_fu_1590_p1;

assign grp_fu_2073_p0 = zext_ln1118_2_fu_1590_p1;

assign grp_fu_564_p2 = ((j13_0_reg_441 < 11'd320) ? 1'b1 : 1'b0);

assign grp_xfUDivResize_fu_519_ap_start = grp_xfUDivResize_fu_519_ap_start_reg;

assign i_fu_628_p2 = (2'd1 + ap_phi_mux_read_rows_count_0_phi_fu_376_p4);

assign icmp_ln1494_1_fu_1054_p2 = ((grp_scaleCompute_fu_544_ap_return > 42'd5364514816) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_762_p0 = grp_scaleCompute_fu_544_ap_return;

assign icmp_ln1494_fu_762_p2 = ((icmp_ln1494_fu_762_p0 > 42'd3015704576) ? 1'b1 : 1'b0);

assign icmp_ln266_fu_616_p2 = ((indvar_flatten_reg_361 == 13'd2560) ? 1'b1 : 1'b0);

assign icmp_ln269_fu_610_p2 = ((j_0_reg_383 < 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln304_fu_689_p2 = ((i12_0_reg_430 < 10'd720) ? 1'b1 : 1'b0);

assign icmp_ln308_fu_876_p2 = ((ap_phi_mux_j13_0_phi_fu_445_p4 < 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln318_fu_725_p2 = ((read_rows_count_1_reg_394 == 32'd720) ? 1'b1 : 1'b0);

assign icmp_ln322_fu_931_p2 = (($signed(zext_ln891_fu_927_p1) < $signed(add_ln409_reg_2158)) ? 1'b1 : 1'b0);

assign icmp_ln343_fu_701_p2 = ((indexstores_reg_418 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln349_fu_1218_p2 = ((indexx_0_V_fu_1174_p3 != 17'd1279) ? 1'b1 : 1'b0);

assign icmp_ln365_fu_719_p2 = ((indexstores_reg_418 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln409_fu_731_p2 = (($signed(output_rows_count_0_reg_406) > $signed(32'd179)) ? 1'b1 : 1'b0);

assign icmp_ln428_fu_1887_p2 = ((read_rows_count_1_reg_394 != 32'd720) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_1941_p2 = ((first_row_index_fu_1935_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_1720_p2 = ((trunc_ln851_6_fu_1716_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_1790_p2 = ((trunc_ln851_7_fu_1786_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_891_p2 = ((trunc_ln851_fu_888_p1 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_4_fu_944_p2 = ((trunc_ln851_3_fu_941_p1 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_5_fu_1144_p2 = ((trunc_ln851_4_fu_1140_p1 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_1650_p2 = ((trunc_ln851_5_fu_1646_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_1871_p2 = ((zext_ln879_fu_1845_p1 != add_ln409_1_reg_2166) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_993_p2 = ((zext_ln879_1_fu_989_p1 == add_ln409_reg_2158) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_998_p2 = ((zext_ln879_1_fu_989_p1 == add_ln409_1_reg_2166) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1849_p2 = ((zext_ln879_fu_1845_p1 == add_ln409_reg_2158) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1930_p2 = (($signed(zext_ln891_1_fu_1926_p1) < $signed(add_ln409_reg_2158)) ? 1'b1 : 1'b0);

assign imgOutput_data_V_din = {{{select_ln850_4_fu_1820_p3}, {select_ln850_3_fu_1750_p3}}, {select_ln850_fu_1680_p3}};

assign indexx_0_V_fu_1174_p3 = ((tmp_29_fu_1132_p3[0:0] === 1'b1) ? select_ln851_2_fu_1166_p3 : tmp_5_fu_1150_p4);

assign j_1_fu_882_p2 = (ap_phi_mux_j13_0_phi_fu_445_p4 + 11'd1);

assign j_fu_654_p2 = (select_ln321_fu_634_p3 + 11'd1);

assign lhs_V_fu_737_p0 = grp_scaleCompute_fu_544_ap_return;

assign lhs_V_fu_737_p1 = lhs_V_fu_737_p0;

assign line_buffer_0_0_V_1_gep_fu_326_p3 = zext_ln351_fu_1234_p1;

assign line_buffer_1_0_V_1_gep_fu_340_p3 = zext_ln351_fu_1234_p1;

assign line_buffer_2_0_V_1_gep_fu_305_p3 = zext_ln351_fu_1234_p1;

assign nextYScale_V_fu_920_p3 = ((p_Result_s_reg_2197[0:0] === 1'b1) ? select_ln851_fu_912_p3 : tmp_3_fu_897_p4);

assign or_ln1495_1_fu_1118_p2 = (tmp_24_fu_1046_p3 | icmp_ln1494_1_fu_1054_p2);

assign or_ln1495_fu_850_p2 = (tmp_17_fu_754_p3 | and_ln1494_fu_774_p2);

assign or_ln428_fu_1905_p2 = (and_ln879_fu_1876_p2 | and_ln428_1_fu_1899_p2);

assign or_ln879_fu_1860_p2 = (icmp_ln879_fu_1849_p2 | icmp_ln409_reg_2184);

assign or_ln891_fu_1979_p2 = (icmp_ln318_reg_2176 | and_ln891_fu_1965_p2);

assign output_rows_count_1_fu_1918_p3 = ((or_ln428_fu_1905_p2[0:0] === 1'b1) ? output_rows_count_0_reg_406 : select_ln428_fu_1911_p3);

assign output_rows_count_fu_1854_p2 = (output_rows_count_0_reg_406 + 32'd1);

assign p_Result_i_i_i_i23_2_fu_1321_p4 = {{select_ln413_1_fu_1285_p3[15:8]}};

assign p_Result_i_i_i_i23_3_fu_1456_p4 = {{select_ln413_fu_1397_p3[15:8]}};

assign p_Result_i_i_i_i23_4_fu_1359_p4 = {{select_ln413_1_fu_1285_p3[23:16]}};

assign p_Result_i_i_i_i23_5_fu_1517_p4 = {{select_ln413_fu_1397_p3[23:16]}};

assign p_Result_i_i_i_i_0_2_fu_1331_p4 = {{ap_phi_mux_P0Buf_0_V_3_phi_fu_472_p6[15:8]}};

assign p_Result_i_i_i_i_0_3_fu_1466_p4 = {{ap_phi_reg_pp1_iter4_P0Buf_1_V_3_reg_508[15:8]}};

assign p_Result_i_i_i_i_0_4_fu_1369_p4 = {{ap_phi_mux_P0Buf_0_V_3_phi_fu_472_p6[23:16]}};

assign p_Result_i_i_i_i_0_5_fu_1527_p4 = {{ap_phi_reg_pp1_iter4_P0Buf_1_V_3_reg_508[23:16]}};

assign p_Val2_12_fu_856_p2 = grp_scaleCompute_fu_544_ap_return;

assign p_Val2_12_fu_856_p3 = ((or_ln1495_fu_850_p2[0:0] === 1'b1) ? add_ln1495_fu_844_p2 : p_Val2_12_fu_856_p2);

assign read_rows_count_2_fu_1953_p3 = ((icmp_ln318_reg_2176[0:0] === 1'b1) ? 32'd720 : read_rows_count_fu_1947_p2);

assign read_rows_count_3_fu_1971_p3 = ((and_ln891_fu_1965_p2[0:0] === 1'b1) ? read_rows_count_1_reg_394 : read_rows_count_2_fu_1953_p3);

assign read_rows_count_fu_1947_p2 = (read_rows_count_1_reg_394 + 32'd1);

assign ret_V_9_fu_1031_p2 = (trunc_ln700_reg_2213 - shl_ln_fu_1024_p3);

assign ret_V_fu_741_p2 = ($signed(lhs_V_fu_737_p1) + $signed(rhs_V_reg_2140));

assign rhs_V_fu_675_p1 = trunc_ln708_2_fu_665_p4;

assign scalex_V_fu_598_p2 = reg_576 << 32'd1;

assign scaley_V_fu_604_p2 = grp_xfUDivResize_fu_519_ap_return << 32'd1;

assign select_ln1495_1_fu_804_p3 = ((tmp_20_fu_796_p3[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln1495_3_fu_1076_p3 = ((tmp_26_fu_1068_p3[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln1495_fu_1124_p3 = ((or_ln1495_1_fu_1118_p2[0:0] === 1'b1) ? add_ln1495_1_fu_1112_p2 : grp_scaleCompute_fu_544_ap_return);

assign select_ln321_1_fu_642_p3 = ((icmp_ln269_fu_610_p2[0:0] === 1'b1) ? ap_phi_mux_read_rows_count_0_phi_fu_376_p4 : i_fu_628_p2);

assign select_ln321_fu_634_p3 = ((icmp_ln269_fu_610_p2[0:0] === 1'b1) ? j_0_reg_383 : 11'd0);

assign select_ln413_1_fu_1285_p3 = ((icmp_ln879_15_reg_2236_pp1_iter2_reg[0:0] === 1'b1) ? ap_phi_mux_P0Buf_0_V_3_phi_fu_472_p6 : ap_phi_mux_P0Buf_V_0_1_phi_fu_486_p6);

assign select_ln413_fu_1397_p3 = ((icmp_ln879_15_reg_2236_pp1_iter3_reg[0:0] === 1'b1) ? ap_phi_reg_pp1_iter4_P0Buf_1_V_3_reg_508 : ap_phi_reg_pp1_iter4_P0Buf_V_1_1_reg_497);

assign select_ln428_fu_1911_p3 = ((icmp_ln409_reg_2184[0:0] === 1'b1) ? output_rows_count_0_reg_406 : output_rows_count_fu_1854_p2);

assign select_ln850_3_fu_1750_p3 = ((tmp_31_fu_1708_p3[0:0] === 1'b1) ? select_ln851_4_fu_1742_p3 : trunc_ln851_1_fu_1726_p4);

assign select_ln850_4_fu_1820_p3 = ((tmp_32_fu_1778_p3[0:0] === 1'b1) ? select_ln851_5_fu_1812_p3 : trunc_ln851_2_fu_1796_p4);

assign select_ln850_fu_1680_p3 = ((tmp_30_fu_1638_p3[0:0] === 1'b1) ? select_ln851_3_fu_1672_p3 : trunc_ln1_fu_1656_p4);

assign select_ln851_1_fu_965_p3 = ((icmp_ln851_4_fu_944_p2[0:0] === 1'b1) ? tmp_4_fu_950_p4 : add_ln851_1_fu_959_p2);

assign select_ln851_2_fu_1166_p3 = ((icmp_ln851_5_fu_1144_p2[0:0] === 1'b1) ? tmp_5_fu_1150_p4 : add_ln851_2_fu_1160_p2);

assign select_ln851_3_fu_1672_p3 = ((icmp_ln851_fu_1650_p2[0:0] === 1'b1) ? trunc_ln1_fu_1656_p4 : add_ln851_3_fu_1666_p2);

assign select_ln851_4_fu_1742_p3 = ((icmp_ln851_1_fu_1720_p2[0:0] === 1'b1) ? trunc_ln851_1_fu_1726_p4 : add_ln851_4_fu_1736_p2);

assign select_ln851_5_fu_1812_p3 = ((icmp_ln851_2_fu_1790_p2[0:0] === 1'b1) ? trunc_ln851_2_fu_1796_p4 : add_ln851_5_fu_1806_p2);

assign select_ln851_fu_912_p3 = ((icmp_ln851_3_fu_891_p2[0:0] === 1'b1) ? tmp_3_fu_897_p4 : add_ln851_fu_906_p2);

assign select_ln891_fu_1984_p3 = ((icmp_ln443_fu_1941_p2[0:0] === 1'b1) ? 32'd0 : first_row_index_fu_1935_p2);

assign sext_ln1495_1_fu_1108_p1 = $signed(tmp_28_fu_1092_p7);

assign sext_ln1495_fu_840_p1 = $signed(tmp_22_fu_820_p9);

assign sext_ln703_1_fu_1625_p1 = grp_fu_2055_p3;

assign sext_ln703_3_fu_1695_p1 = grp_fu_2064_p3;

assign sext_ln703_5_fu_1765_p1 = grp_fu_2073_p3;

assign shl_ln4_fu_1186_p3 = {{trunc_ln1193_fu_1182_p1}, {22'd0}};

assign shl_ln5_fu_1618_p3 = {{trunc_ln647_reg_2330_pp1_iter7_reg}, {10'd0}};

assign shl_ln728_2_fu_1688_p3 = {{p_Result_i_i_i_i23_2_reg_2358_pp1_iter7_reg}, {10'd0}};

assign shl_ln728_3_fu_1758_p3 = {{p_Result_i_i_i_i23_4_reg_2379_pp1_iter7_reg}, {10'd0}};

assign shl_ln_fu_1024_p3 = {{trunc_ln703_reg_2231}, {22'd0}};

assign sub_ln1193_fu_1198_p2 = (trunc_ln703_1_fu_1194_p1 - shl_ln4_fu_1186_p3);

assign sub_ln1354_1_fu_1308_p2 = (zext_ln215_17_fu_1304_p1 - zext_ln215_fu_1300_p1);

assign sub_ln1354_2_fu_1444_p2 = (zext_ln215_18_fu_1421_p1 - zext_ln215_reg_2335);

assign sub_ln1354_3_fu_1502_p2 = (zext_ln215_25_fu_1494_p1 - zext_ln215_26_fu_1498_p1);

assign sub_ln1354_4_fu_1349_p2 = (zext_ln215_23_fu_1345_p1 - zext_ln215_21_fu_1341_p1);

assign sub_ln1354_5_fu_1508_p2 = (zext_ln215_24_fu_1485_p1 - zext_ln215_21_reg_2363);

assign sub_ln1354_6_fu_1563_p2 = (zext_ln215_31_fu_1555_p1 - zext_ln215_32_fu_1559_p1);

assign sub_ln1354_7_fu_1387_p2 = (zext_ln215_29_fu_1383_p1 - zext_ln215_27_fu_1379_p1);

assign sub_ln1354_8_fu_1569_p2 = (zext_ln215_30_fu_1546_p1 - zext_ln215_27_reg_2384);

assign sub_ln1354_fu_1438_p2 = (zext_ln215_19_fu_1430_p1 - zext_ln215_20_fu_1434_p1);

assign tmp_17_fu_754_p1 = grp_scaleCompute_fu_544_ap_return;

assign tmp_17_fu_754_p3 = tmp_17_fu_754_p1[32'd41];

assign tmp_18_fu_780_p1 = grp_scaleCompute_fu_544_ap_return;

assign tmp_18_fu_780_p3 = tmp_18_fu_780_p1[32'd41];

assign tmp_19_fu_788_p1 = grp_scaleCompute_fu_544_ap_return;

assign tmp_19_fu_788_p3 = tmp_19_fu_788_p1[32'd41];

assign tmp_20_fu_796_p1 = grp_scaleCompute_fu_544_ap_return;

assign tmp_20_fu_796_p3 = tmp_20_fu_796_p1[32'd41];

assign tmp_21_fu_812_p1 = grp_scaleCompute_fu_544_ap_return;

assign tmp_21_fu_812_p3 = tmp_21_fu_812_p1[32'd41];

assign tmp_22_fu_820_p9 = {{{{{{{{tmp_18_fu_780_p3}, {1'd0}}, {tmp_19_fu_788_p3}}, {2'd0}}, {select_ln1495_1_fu_804_p3}}, {3'd0}}, {tmp_21_fu_812_p3}}, {22'd0}};

assign tmp_24_fu_1046_p3 = grp_scaleCompute_fu_544_ap_return[32'd41];

assign tmp_25_fu_1060_p3 = grp_scaleCompute_fu_544_ap_return[32'd41];

assign tmp_26_fu_1068_p3 = grp_scaleCompute_fu_544_ap_return[32'd41];

assign tmp_27_fu_1084_p3 = grp_scaleCompute_fu_544_ap_return[32'd41];

assign tmp_28_fu_1092_p7 = {{{{{{tmp_25_fu_1060_p3}, {1'd0}}, {select_ln1495_3_fu_1076_p3}}, {7'd0}}, {tmp_27_fu_1084_p3}}, {22'd0}};

assign tmp_29_fu_1132_p3 = select_ln1495_fu_1124_p3[32'd41];

assign tmp_30_fu_1638_p3 = add_ln1192_2_fu_1632_p2[32'd23];

assign tmp_31_fu_1708_p3 = add_ln1192_5_fu_1702_p2[32'd23];

assign tmp_32_fu_1778_p3 = add_ln1192_8_fu_1772_p2[32'd23];

assign tmp_3_fu_897_p4 = {{ret_V_reg_2191[38:22]}};

assign tmp_4_fu_950_p4 = {{p_Val2_12_reg_2202[38:22]}};

assign tmp_5_fu_1150_p4 = {{select_ln1495_fu_1124_p3[38:22]}};

assign tmp_V_fu_973_p3 = ((p_Result_1_reg_2208[0:0] === 1'b1) ? select_ln851_1_fu_965_p3 : tmp_4_fu_950_p4);

assign trunc_ln1193_fu_1182_p1 = indexx_0_V_fu_1174_p3[1:0];

assign trunc_ln1_fu_1656_p4 = {{add_ln1192_2_fu_1632_p2[17:10]}};

assign trunc_ln321_fu_650_p1 = select_ln321_1_fu_642_p3[0:0];

assign trunc_ln647_2_fu_1296_p1 = ap_phi_mux_P0Buf_0_V_3_phi_fu_472_p6[7:0];

assign trunc_ln647_3_fu_1404_p1 = select_ln413_fu_1397_p3[7:0];

assign trunc_ln647_4_fu_1408_p1 = ap_phi_reg_pp1_iter4_P0Buf_1_V_3_reg_508[7:0];

assign trunc_ln647_fu_1292_p1 = select_ln413_1_fu_1285_p3[7:0];

assign trunc_ln700_fu_872_p1 = p_Val2_12_fu_856_p3[23:0];

assign trunc_ln703_1_fu_1194_p1 = select_ln1495_fu_1124_p3[23:0];

assign trunc_ln703_fu_980_p1 = tmp_V_fu_973_p3[1:0];

assign trunc_ln708_2_fu_665_p4 = {{reg_576[30:6]}};

assign trunc_ln851_1_fu_1726_p4 = {{add_ln1192_5_fu_1702_p2[17:10]}};

assign trunc_ln851_2_fu_1796_p4 = {{add_ln1192_8_fu_1772_p2[17:10]}};

assign trunc_ln851_3_fu_941_p1 = p_Val2_12_reg_2202[21:0];

assign trunc_ln851_4_fu_1140_p1 = select_ln1495_fu_1124_p3[21:0];

assign trunc_ln851_5_fu_1646_p1 = add_ln1192_2_fu_1632_p2[9:0];

assign trunc_ln851_6_fu_1716_p1 = add_ln1192_5_fu_1702_p2[9:0];

assign trunc_ln851_7_fu_1786_p1 = add_ln1192_8_fu_1772_p2[9:0];

assign trunc_ln851_fu_888_p1 = ret_V_reg_2191[21:0];

assign trunc_ln_fu_1578_p4 = {{grp_fu_2000_p2[21:10]}};

assign xor_ln1495_fu_768_p2 = (tmp_17_fu_754_p3 ^ 1'd1);

assign xor_ln428_fu_1882_p2 = (icmp_ln409_reg_2184 ^ 1'd1);

assign xor_ln432_fu_1960_p2 = (icmp_ln318_reg_2176 ^ 1'd1);

assign xor_ln879_fu_1865_p2 = (or_ln879_fu_1860_p2 ^ 1'd1);

assign zext_ln1118_2_fu_1590_p1 = trunc_ln_fu_1578_p4;

assign zext_ln1118_3_fu_1318_p1 = WeightY_V_reg_2250;

assign zext_ln1118_4_fu_1453_p1 = WeightX_0_V_reg_2255_pp1_iter3_reg;

assign zext_ln1192_1_fu_1698_p1 = shl_ln728_2_fu_1688_p3;

assign zext_ln1192_2_fu_1768_p1 = shl_ln728_3_fu_1758_p3;

assign zext_ln1192_fu_1628_p1 = shl_ln5_fu_1618_p3;

assign zext_ln215_16_fu_1412_p1 = trunc_ln647_4_fu_1408_p1;

assign zext_ln215_17_fu_1304_p1 = trunc_ln647_2_fu_1296_p1;

assign zext_ln215_18_fu_1421_p1 = trunc_ln647_3_fu_1404_p1;

assign zext_ln215_19_fu_1430_p1 = add_ln1353_fu_1416_p2;

assign zext_ln215_20_fu_1434_p1 = add_ln1353_6_fu_1425_p2;

assign zext_ln215_21_fu_1341_p1 = p_Result_i_i_i_i23_2_fu_1321_p4;

assign zext_ln215_22_fu_1476_p1 = p_Result_i_i_i_i_0_3_fu_1466_p4;

assign zext_ln215_23_fu_1345_p1 = p_Result_i_i_i_i_0_2_fu_1331_p4;

assign zext_ln215_24_fu_1485_p1 = p_Result_i_i_i_i23_3_fu_1456_p4;

assign zext_ln215_25_fu_1494_p1 = add_ln1353_7_fu_1480_p2;

assign zext_ln215_26_fu_1498_p1 = add_ln1353_8_fu_1489_p2;

assign zext_ln215_27_fu_1379_p1 = p_Result_i_i_i_i23_4_fu_1359_p4;

assign zext_ln215_28_fu_1537_p1 = p_Result_i_i_i_i_0_5_fu_1527_p4;

assign zext_ln215_29_fu_1383_p1 = p_Result_i_i_i_i_0_4_fu_1369_p4;

assign zext_ln215_30_fu_1546_p1 = p_Result_i_i_i_i23_5_fu_1517_p4;

assign zext_ln215_31_fu_1555_p1 = add_ln1353_9_fu_1541_p2;

assign zext_ln215_32_fu_1559_p1 = add_ln1353_10_fu_1550_p2;

assign zext_ln215_fu_1300_p1 = trunc_ln647_fu_1292_p1;

assign zext_ln275_fu_660_p1 = select_ln321_reg_2101;

assign zext_ln308_fu_1019_p1 = j13_0_reg_441_pp1_iter1_reg;

assign zext_ln349_1_fu_1224_p1 = icmp_ln349_fu_1218_p2;

assign zext_ln349_fu_1214_p1 = indexx_0_V_fu_1174_p3;

assign zext_ln351_fu_1234_p1 = indexx_0_V_fu_1174_p3;

assign zext_ln352_fu_1266_p1 = add_ln349_fu_1228_p2;

assign zext_ln361_fu_1272_p1 = j13_0_reg_441_pp1_iter1_reg;

assign zext_ln374_fu_1255_p1 = add_ln349_fu_1228_p2;

assign zext_ln383_fu_1261_p1 = j13_0_reg_441_pp1_iter1_reg;

assign zext_ln396_fu_1244_p1 = add_ln349_fu_1228_p2;

assign zext_ln405_fu_1250_p1 = j13_0_reg_441_pp1_iter1_reg;

assign zext_ln879_1_fu_989_p1 = tmp_V_fu_973_p3;

assign zext_ln879_fu_1845_p1 = indexy_V_fu_192;

assign zext_ln891_1_fu_1926_p1 = nextYScale_V_1_fu_196;

assign zext_ln891_fu_927_p1 = nextYScale_V_fu_920_p3;

always @ (posedge ap_clk) begin
    scalex_V_reg_2082[0] <= 1'b0;
    scaley_V_reg_2087[0] <= 1'b0;
    rhs_V_reg_2140[42:25] <= 18'b000000000000000000;
    zext_ln215_reg_2335[8] <= 1'b0;
    zext_ln215_17_reg_2341[8] <= 1'b0;
    zext_ln215_21_reg_2363[8] <= 1'b0;
    zext_ln215_23_reg_2369[8] <= 1'b0;
    zext_ln215_27_reg_2384[8] <= 1'b0;
    zext_ln215_29_reg_2390[8] <= 1'b0;
end

endmodule //resizeNNBilinear
