\hypertarget{classudmaio_1_1_uio_axi_dma_if}{}\doxysection{udmaio\+::Uio\+Axi\+Dma\+If Class Reference}
\label{classudmaio_1_1_uio_axi_dma_if}\index{udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}}


Interface to AXI DMA Core.  




{\ttfamily \#include $<$Uio\+Axi\+Dma\+If.\+hpp$>$}



Inheritance diagram for udmaio\+::Uio\+Axi\+Dma\+If\+:
% FIG 0


Collaboration diagram for udmaio\+::Uio\+Axi\+Dma\+If\+:
% FIG 1
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classudmaio_1_1_uio_axi_dma_if_aff01d963fa85b9a234d2d90be6a63011}{Uio\+Axi\+Dma\+If}} (\mbox{\hyperlink{classudmaio_1_1_uio_device_location}{Uio\+Device\+Location}} dev\+\_\+loc)
\item 
void \mbox{\hyperlink{classudmaio_1_1_uio_axi_dma_if_a00bfa497dcdb7fba7c9d30ea0949675d}{start}} (uintptr\+\_\+t start\+\_\+desc)
\begin{DoxyCompactList}\small\item\em Configure and start the AXI DMA controller. \end{DoxyCompactList}\item 
uintptr\+\_\+t \mbox{\hyperlink{classudmaio_1_1_uio_axi_dma_if_a52177a071c9c29e2ed57a6da50d12ebd}{get\+\_\+curr\+\_\+desc}} ()
\item 
std\+::tuple$<$ uint32\+\_\+t, \mbox{\hyperlink{structaxi__dma_1_1s2mm__dmasr__t}{axi\+\_\+dma\+::s2mm\+\_\+dmasr\+\_\+t}} $>$ \mbox{\hyperlink{classudmaio_1_1_uio_axi_dma_if_a1cbc86036333f77a67e79a1077618a56}{clear\+\_\+interrupt}} ()
\begin{DoxyCompactList}\small\item\em Wait for interrupt and acknowledge it. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{classudmaio_1_1_uio_axi_dma_if_a5917c7c9808afd9a4271759e60e17ca6}{check\+\_\+for\+\_\+errors}} ()
\begin{DoxyCompactList}\small\item\em Check status register and log any errors. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classudmaio_1_1_uio_axi_dma_if_a02d6527c841f5766b616ce7f8f2f25c0}{dump\+\_\+status}} ()
\begin{DoxyCompactList}\small\item\em Dump all status register flags in the log. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classudmaio_1_1_uio_axi_dma_if_a6756aeb5ca3c013d0c4be22e3d573963}{arm\+\_\+interrupt}} ()
\end{DoxyCompactItemize}
\doxysubsection*{Additional Inherited Members}


\doxysubsection{Detailed Description}
Interface to AXI DMA Core. 

\doxysubsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classudmaio_1_1_uio_axi_dma_if_aff01d963fa85b9a234d2d90be6a63011}\label{classudmaio_1_1_uio_axi_dma_if_aff01d963fa85b9a234d2d90be6a63011}} 
\index{udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}!UioAxiDmaIf@{UioAxiDmaIf}}
\index{UioAxiDmaIf@{UioAxiDmaIf}!udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}}
\doxysubsubsection{\texorpdfstring{UioAxiDmaIf()}{UioAxiDmaIf()}}
{\footnotesize\ttfamily udmaio\+::\+Uio\+Axi\+Dma\+If\+::\+Uio\+Axi\+Dma\+If (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classudmaio_1_1_uio_device_location}{Uio\+Device\+Location}}}]{dev\+\_\+loc }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classudmaio_1_1_uio_axi_dma_if_a6756aeb5ca3c013d0c4be22e3d573963}\label{classudmaio_1_1_uio_axi_dma_if_a6756aeb5ca3c013d0c4be22e3d573963}} 
\index{udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}!arm\_interrupt@{arm\_interrupt}}
\index{arm\_interrupt@{arm\_interrupt}!udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}}
\doxysubsubsection{\texorpdfstring{arm\_interrupt()}{arm\_interrupt()}}
{\footnotesize\ttfamily void udmaio\+::\+Uio\+If\+::arm\+\_\+interrupt (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{classudmaio_1_1_uio_axi_dma_if_a5917c7c9808afd9a4271759e60e17ca6}\label{classudmaio_1_1_uio_axi_dma_if_a5917c7c9808afd9a4271759e60e17ca6}} 
\index{udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}!check\_for\_errors@{check\_for\_errors}}
\index{check\_for\_errors@{check\_for\_errors}!udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}}
\doxysubsubsection{\texorpdfstring{check\_for\_errors()}{check\_for\_errors()}}
{\footnotesize\ttfamily bool udmaio\+::\+Uio\+Axi\+Dma\+If\+::check\+\_\+for\+\_\+errors (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Check status register and log any errors. 

\begin{DoxyReturn}{Returns}
true if any error occurred 
\end{DoxyReturn}
\mbox{\Hypertarget{classudmaio_1_1_uio_axi_dma_if_a1cbc86036333f77a67e79a1077618a56}\label{classudmaio_1_1_uio_axi_dma_if_a1cbc86036333f77a67e79a1077618a56}} 
\index{udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}!clear\_interrupt@{clear\_interrupt}}
\index{clear\_interrupt@{clear\_interrupt}!udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}}
\doxysubsubsection{\texorpdfstring{clear\_interrupt()}{clear\_interrupt()}}
{\footnotesize\ttfamily std\+::tuple$<$ uint32\+\_\+t, \mbox{\hyperlink{structaxi__dma_1_1s2mm__dmasr__t}{axi\+\_\+dma\+::s2mm\+\_\+dmasr\+\_\+t}} $>$ udmaio\+::\+Uio\+Axi\+Dma\+If\+::clear\+\_\+interrupt (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Wait for interrupt and acknowledge it. 

\mbox{\Hypertarget{classudmaio_1_1_uio_axi_dma_if_a02d6527c841f5766b616ce7f8f2f25c0}\label{classudmaio_1_1_uio_axi_dma_if_a02d6527c841f5766b616ce7f8f2f25c0}} 
\index{udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}!dump\_status@{dump\_status}}
\index{dump\_status@{dump\_status}!udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}}
\doxysubsubsection{\texorpdfstring{dump\_status()}{dump\_status()}}
{\footnotesize\ttfamily void udmaio\+::\+Uio\+Axi\+Dma\+If\+::dump\+\_\+status (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Dump all status register flags in the log. 

\mbox{\Hypertarget{classudmaio_1_1_uio_axi_dma_if_a52177a071c9c29e2ed57a6da50d12ebd}\label{classudmaio_1_1_uio_axi_dma_if_a52177a071c9c29e2ed57a6da50d12ebd}} 
\index{udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}!get\_curr\_desc@{get\_curr\_desc}}
\index{get\_curr\_desc@{get\_curr\_desc}!udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}}
\doxysubsubsection{\texorpdfstring{get\_curr\_desc()}{get\_curr\_desc()}}
{\footnotesize\ttfamily uintptr\+\_\+t udmaio\+::\+Uio\+Axi\+Dma\+If\+::get\+\_\+curr\+\_\+desc (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{classudmaio_1_1_uio_axi_dma_if_a00bfa497dcdb7fba7c9d30ea0949675d}\label{classudmaio_1_1_uio_axi_dma_if_a00bfa497dcdb7fba7c9d30ea0949675d}} 
\index{udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}!start@{start}}
\index{start@{start}!udmaio::UioAxiDmaIf@{udmaio::UioAxiDmaIf}}
\doxysubsubsection{\texorpdfstring{start()}{start()}}
{\footnotesize\ttfamily void udmaio\+::\+Uio\+Axi\+Dma\+If\+::start (\begin{DoxyParamCaption}\item[{uintptr\+\_\+t}]{start\+\_\+desc }\end{DoxyParamCaption})}



Configure and start the AXI DMA controller. 


\begin{DoxyParams}{Parameters}
{\em start\+\_\+desc} & Address of first SGDMA descriptor \\
\hline
\end{DoxyParams}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_uio_axi_dma_if_8hpp}{Uio\+Axi\+Dma\+If.\+hpp}}\item 
\mbox{\hyperlink{_uio_axi_dma_if_8cpp}{Uio\+Axi\+Dma\+If.\+cpp}}\end{DoxyCompactItemize}
