
*** Running vivado
    with args -log Pipeline_CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pipeline_CPU.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Pipeline_CPU.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 486.969 ; gain = 182.566
Command: synth_design -top Pipeline_CPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23688
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 932.199 ; gain = 441.242
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'RegWrite_out_EXMeme', assumed default net type 'wire' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/new/Pipeline_CPU.v:247]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_CPU' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/new/Pipeline_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_IF' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5_source/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/imports/pre/Pipeline_IF.v:15]
INFO: [Synth 8-6157] synthesizing module 'IF_reg_ID' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5_source/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/imports/pre/IF_reg_ID.v:15]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_ID' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5_source/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/imports/pre/Pipeline_ID.v:15]
INFO: [Synth 8-6157] synthesizing module 'ID_reg_Ex' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5_source/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/imports/pre/ID_reg_Ex.v:15]
WARNING: [Synth 8-689] width (32) of port connection 'Rd_addr_IDEX' does not match port width (5) of module 'ID_reg_Ex_bbox_3' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/new/Pipeline_CPU.v:157]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_Ex' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5_source/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/imports/pre/Pipeline_Ex.v:15]
WARNING: [Synth 8-689] width (32) of port connection 'zero_out_EX' does not match port width (1) of module 'Pipeline_Ex_bbox_4' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/new/Pipeline_CPU.v:194]
INFO: [Synth 8-6157] synthesizing module 'Ex_reg_Mem' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5_source/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/imports/pre/Ex_reg_Mem.v:15]
WARNING: [Synth 8-689] width (32) of port connection 'zero_in_EXMem' does not match port width (1) of module 'Ex_reg_Mem_bbox_5' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/new/Pipeline_CPU.v:206]
WARNING: [Synth 8-689] width (32) of port connection 'Rd_addr_out_EXMem' does not match port width (5) of module 'Ex_reg_Mem_bbox_5' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/new/Pipeline_CPU.v:218]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_Mem' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5_source/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/imports/pre/Pipeline_Mem.v:15]
INFO: [Synth 8-6157] synthesizing module 'Mem_reg_WB' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5_source/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/imports/pre/Mem_reg_WB.v:15]
WARNING: [Synth 8-689] width (32) of port connection 'Rd_addr_MemWB' does not match port width (5) of module 'Mem_reg_WB_bbox_7' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/new/Pipeline_CPU.v:243]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_WB' [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5_source/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/imports/pre/Pipeline_WB.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_CPU' (0#1) [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/new/Pipeline_CPU.v:23]
WARNING: [Synth 8-3848] Net PC_out_IF in module/entity Pipeline_CPU does not have driver. [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/new/Pipeline_CPU.v:32]
WARNING: [Synth 8-3848] Net RegWrite_out_EXMeme in module/entity Pipeline_CPU does not have driver. [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/Vivado_Labs/Lab5/OExp05-Pipeline_CPU/OExp05-Pipeline_CPU.srcs/sources_1/new/Pipeline_CPU.v:247]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1040.086 ; gain = 549.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.086 ; gain = 549.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.086 ; gain = 549.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.086 ; gain = 549.129
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1224.312 ; gain = 733.355
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1224.312 ; gain = 733.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1224.312 ; gain = 733.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module Mem_reg_WB has unconnected pin RegWrite_in_MemWB
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1224.312 ; gain = 733.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1224.312 ; gain = 733.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1224.312 ; gain = 733.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1224.312 ; gain = 733.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1224.312 ; gain = 733.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1224.312 ; gain = 733.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Pipeline_IF   |         1|
|2     |IF_reg_ID     |         1|
|3     |Pipeline_ID   |         1|
|4     |ID_reg_Ex     |         1|
|5     |Pipeline_Ex   |         1|
|6     |Ex_reg_Mem    |         1|
|7     |Pipeline_Mem  |         1|
|8     |Mem_reg_WB    |         1|
|9     |Pipeline_WB   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |Ex_reg_Mem_bbox   |     1|
|2     |ID_reg_Ex_bbox    |     1|
|3     |IF_reg_ID_bbox    |     1|
|4     |Mem_reg_WB_bbox   |     1|
|5     |Pipeline_Ex_bbox  |     1|
|6     |Pipeline_ID_bbox  |     1|
|7     |Pipeline_IF_bbox  |     1|
|8     |Pipeline_Mem_bbox |     1|
|9     |Pipeline_WB_bbox  |     1|
|10    |IBUF              |    66|
|11    |OBUF              |   226|
+------+------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1078|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1224.312 ; gain = 733.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1224.312 ; gain = 733.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1224.312 ; gain = 733.355
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Pipeline_IF.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Pipeline_IF.edf]
Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/IF_reg_ID.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/IF_reg_ID.edf]
Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Pipeline_ID.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Pipeline_ID.edf]
Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/ID_reg_Ex.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/ID_reg_Ex.edf]
Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Pipeline_Ex.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Pipeline_Ex.edf]
Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Ex_reg_Mem.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Ex_reg_Mem.edf]
Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Pipeline_Mem.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Pipeline_Mem.edf]
Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Mem_reg_WB.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Mem_reg_WB.edf]
Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Pipeline_WB.edf]
Finished Parsing EDIF File [D:/Vivado_Labs/lab5_vertify/lab5_vertify.srcs/sources_1/imports/pre/Pipeline_WB.edf]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1238.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1345.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: d4d86134
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1345.102 ; gain = 858.133
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1345.102 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Labs/lab5_vertify/lab5_vertify.runs/synth_1/Pipeline_CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pipeline_CPU_utilization_synth.rpt -pb Pipeline_CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 30 19:19:31 2024...
