Host command: /opt/cadence/CDROM/IUS06.20.004/tools/verilog/bin/verilog.exe
Command arguments:
    if_stage_test.v
    if_stage.v
    pc.v

Tool:	VERILOG-XL	06.20.001-s log file created Apr 26, 2016  00:51:53
Tool:	VERILOG-XL	06.20.001-s   Apr 26, 2016  00:51:53

Copyright (c) 1995-2004 Cadence Design Systems, Inc.  All Rights Reserved.
Unpublished -- rights reserved under the copyright laws of the United States.

Copyright (c) 1995-2004 UNIX Systems Laboratories, Inc.  Reproduced with Permission.

THIS SOFTWARE AND ON-LINE DOCUMENTATION CONTAIN CONFIDENTIAL INFORMATION
AND TRADE SECRETS OF CADENCE DESIGN SYSTEMS, INC.  USE, DISCLOSURE, OR
REPRODUCTION IS PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF
CADENCE DESIGN SYSTEMS, INC.
RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.

                Cadence Design Systems, Inc.
                555 River Oaks Parkway
                San Jose, California  95134

For technical assistance please contact the Cadence Response Center at
1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to
talkv@cadence.com

Compiling source file "if_stage_test.v"
Compiling source file "if_stage.v"
Compiling source file "pc.v"
Highest level modules:
if_stage_test

         0 clk=0 pc_out=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx pc_4_out=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
         5 clk=1 pc_out=10101111000000000000000000000000 pc_4_out=10101111000000000000000000000100
        10 clk=0 pc_out=10101111000000000000000000000000 pc_4_out=10101111000000000000000000000100
        15 clk=1 pc_out=10101111000000000000000000000100 pc_4_out=10101111000000000000000000001000
        20 clk=0 pc_out=10101111000000000000000000000100 pc_4_out=10101111000000000000000000001000
        25 clk=1 pc_out=10101111000000000000000000001000 pc_4_out=10101111000000000000000000001100
        30 clk=0 pc_out=10101111000000000000000000001000 pc_4_out=10101111000000000000000000001100
        35 clk=1 pc_out=10101111000000000000000000001100 pc_4_out=10101111000000000000000000010000
        40 clk=0 pc_out=10101111000000000000000000001100 pc_4_out=10101111000000000000000000010000
        45 clk=1 pc_out=10101111000000000000000000010000 pc_4_out=10101111000000000000000000010100
L26 "if_stage_test.v": $finish at simulation time 50
0 simulation events (use +profile or +listcounts option to count)
CPU time: 0.0 secs to compile + 0.0 secs to link + 0.0 secs in simulation
End of Tool:	VERILOG-XL	06.20.001-s   Apr 26, 2016  00:51:54
