/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [29:0] _00_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [14:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_3z[0] ? in_data[72] : celloutsig_0_11z[4];
  assign celloutsig_0_6z = ~celloutsig_0_0z;
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_0z | celloutsig_0_4z));
  assign celloutsig_1_12z = celloutsig_1_10z[4] | ~(celloutsig_1_2z[4]);
  assign celloutsig_1_19z = celloutsig_1_7z | ~(celloutsig_1_5z);
  assign celloutsig_0_20z = celloutsig_0_6z | ~(celloutsig_0_0z);
  assign celloutsig_1_4z = in_data[145] | ~(celloutsig_1_0z);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 30'h00000000;
    else _00_ <= { in_data[58:45], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_12z } >= celloutsig_1_2z[6:4];
  assign celloutsig_1_0z = in_data[162:146] >= in_data[177:161];
  assign celloutsig_1_1z = in_data[133:117] >= in_data[188:172];
  assign celloutsig_1_7z = { in_data[158:151], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z } >= { in_data[110:96], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_8z = in_data[146:138] >= { in_data[188:187], celloutsig_1_6z };
  assign celloutsig_0_12z = ! { celloutsig_0_3z[12:8], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_18z = ! _00_[14:10];
  assign celloutsig_0_7z = ~ { in_data[60:55], celloutsig_0_2z };
  assign celloutsig_1_2z = ~ { in_data[146:141], celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[32:16] | { in_data[73:67], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_11z = in_data[89:84] | celloutsig_0_7z[5:0];
  assign celloutsig_1_6z = in_data[157:151] | { celloutsig_1_2z[4:2], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[91] & in_data[71];
  assign celloutsig_1_11z = celloutsig_1_3z & celloutsig_1_8z;
  assign celloutsig_1_16z = celloutsig_1_15z & celloutsig_1_3z;
  assign celloutsig_0_4z = celloutsig_0_0z & in_data[74];
  assign celloutsig_1_18z = | { celloutsig_1_17z[3:2], celloutsig_1_17z[0], celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z[2:0], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = | { celloutsig_1_2z[2:0], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[55:54], celloutsig_0_0z } <<< in_data[94:92];
  assign celloutsig_1_10z = celloutsig_1_6z <<< { in_data[168:164], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_19z = ~((celloutsig_0_1z[1] & celloutsig_0_18z) | (celloutsig_0_1z[0] & in_data[68]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[1] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_1z[0]));
  assign celloutsig_1_5z = ~((in_data[103] & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_2z[2]));
  assign { celloutsig_1_17z[0], celloutsig_1_17z[2], celloutsig_1_17z[10:3], celloutsig_1_17z[14:11] } = ~ { celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_2z[4:1] };
  assign celloutsig_1_17z[1] = celloutsig_1_17z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
