# LSP zkouÅ¡ka â€” 14. Äervna 2024 (vÄetnÄ› oficiÃ¡lnÃ­ch odpovÄ›dÃ­)

> **CVUT FEL (ÄŒVUT) - ÄŒeskÃ© vysokÃ© uÄenÃ­ technickÃ© v Praze | Czech Technical University in Prague**
>
> ğŸ‡¨ğŸ‡³ [ä¸­æ–‡ç‰ˆ](2024-06-14_Exam_Answers_CN.md) | ğŸ‡¬ğŸ‡§ [English](2024-06-14_Exam_Answers_EN.md) | ğŸ‡¨ğŸ‡¿ [ÄŒeÅ¡tina](2024-06-14_Exam_Answers_CZ.md)

> âœ… **OvÄ›Å™eno podle oficiÃ¡lnÃ­ch odpovÄ›dÃ­ v PDF**

## Informace o zkouÅ¡ce
- Datum: 2024å¹´6æœˆ14æ—¥
- Jazyk: æ·å…‹è¯­
- Obsahuje oficiÃ¡lnÃ­ odpovÄ›di

---

## Ãšloha 1 - RSé”å­˜å™¨ä»¿çœŸ (RS Latch Simulation) (4åˆ†)
**ZadÃ¡nÃ­:** ç»™å®šè¾“å…¥A, B, Cåœ¨æ—¶é—´t0-t4çš„å€¼ï¼Œå†™å‡ºXå’ŒYè¾“å‡ºçš„å€¼
**[English]** Given inputs A, B, C values at times t0-t4, write the values of X and Y outputs

**VstupnÃ­ sekvence:**
```
A = 0 | 0 | 1 | 1 | 0
B = 1 | 0 | 1 | 1 | 1
C = 1 | 0 | 0 | 1 | 1
    t0  t1  t2  t3  t4
```

> âœ… **OficiÃ¡lnÃ­ odpovÄ›Ä (Official Answer):**
> - **X = 11001** (t0=1, t1=1, t2=0, t3=0, t4=1)
> - **Y = 01100** (t0=0, t1=1, t2=1, t3=0, t4=0)

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** t0æ—¶BÂ·C=1è§¦å‘Setï¼Œt2æ—¶A=1è§¦å‘Reset

---

## Ãšloha 2 - Shannonå±•å¼€ (Shannon Expansion) (6åˆ†)
**ZadÃ¡nÃ­:** å°†X=f(A,B,C,X)åˆ†è§£ä¸ºShannonå±•å¼€å½¢å¼
**[English]** Decompose X=f(A,B,C,X) using Shannon expansion

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** ä½¿ç”¨å¡è¯ºå›¾ (Karnaugh Map) åˆ†åˆ«æ±‚fâ‚€å’Œfâ‚

---

## Ãšloha 3 - ç­‰ä»·é€»è¾‘å‡½æ•° (Equivalent Logic Functions) (4åˆ†)
**ZadÃ¡nÃ­:** å‹¾é€‰æ‰€æœ‰å…·æœ‰ç­‰ä»·å‡½æ•°çš„é€»è¾‘å‡½æ•°
**[English]** Check all logic functions that have an equivalent function

```vhdl
y1 <= ((not A or C) and B and not D) or (A and D);
y2 <= ((B and (not A or C)) or D) and (A or not D);
y3 <= (A or C or D) and (A or B) and (not D or C);
y4 <= (((not A and not D) or (A and C)) and B) or (A and D);
```

**OficiÃ¡lnÃ­ odpovÄ›Ä:** y1 = y4

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** å¤æ‚è¡¨è¾¾å¼å¯ç”¨çœŸå€¼è¡¨æˆ–å¡è¯ºå›¾éªŒè¯

---

## Ãšloha 4 - 8ä½åŠ æ³•å™¨è¿ç®— (8-bit Adder Arithmetic) (2åˆ†)
**ZadÃ¡nÃ­:** 255+253+251åœ¨8ä½åŠ æ³•å™¨ä¸Šçš„ç»“æœ
**[English]** Result of 255+253+251 on an 8-bit adder

**VÃ½poÄet:**
- 255+253+251 = 759
- 759 mod 256 = 247

**OficiÃ¡lnÃ­ odpovÄ›Ä:**
- a) unsigned: 247
- b) signed: -9 (Two's Complement: 247 - 256)

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** 8ä½signedèŒƒå›´ï¼š-128~127

---

## Ãšloha 5 - -1åŠ æ³•å™¨VHDL (Decrementer in VHDL) (4åˆ†)
**ZadÃ¡nÃ­:** è¯†åˆ«ç”µè·¯å¹¶ç”¨VHDLæè¿°
**[English]** Identify the circuit and describe in VHDL

**OficiÃ¡lnÃ­ odpovÄ›Ä:**
```vhdl
y <= x - 1;  -- Decrementer (-1 Adder)
```

**åç§°ï¼š-1åŠ æ³•å™¨ï¼ˆå‡æ³•å™¨ / Decrementerï¼‰**

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** å‡1å™¨å¯ç”¨NOTå+1å®ç°ï¼š`y = NOT x + 1 - 1 = NOT x`

---

## Ãšloha 6 - ç”¨NORé—¨å®ç°XOR (XOR using NOR Gates) (6åˆ†)
**ZadÃ¡nÃ­:** ä»…ä½¿ç”¨2è¾“å…¥NORé—¨åˆ›å»ºXORé—¨
**[English]** Create XOR gate using only 2-input NOR gates

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** éœ€è¦4ä¸ªNORé—¨ï¼Œè¿ç”¨De Morganå®šç†

---

## Ãšloha 7 - å¼‚æ­¥æ€»çº¿æ—¶åº (Asynchronous Bus Timing) (4åˆ†)
**ZadÃ¡nÃ­:** å®ŒæˆRDY-ACKå¼‚æ­¥æ€»çº¿é€šä¿¡çš„ä¿¡å·å’Œæ³¢å½¢
**[English]** Complete the RDY-ACK asynchronous bus communication signals and waveforms

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** å››ç›¸æ¡æ‰‹åè®® (Four-Phase Handshake)ï¼š
> 1. Masterç½®RDY=1
> 2. Slaveæ£€æµ‹RDYï¼Œç½®ACK=1
> 3. Masteræ£€æµ‹ACKï¼Œç½®RDY=0
> 4. Slaveæ£€æµ‹RDY=0ï¼Œç½®ACK=0

---

## Ãšloha 8 - åˆ†æ”¯é¢„æµ‹å™¨å’ŒCache (Branch Prediction & Cache) (10åˆ†)
**ZadÃ¡nÃ­:** åˆ†æä»¥ä¸‹ç¨‹åºçš„åˆ†æ”¯é¢„æµ‹å’ŒCacheè¡Œä¸º
**[English]** Analyze branch prediction and cache behavior for the following program

```c
int i, j; double pole[2000];
for (i=0; i<5; i++) { 
  for (j=0; j<2000; j++) pole[j]++;
}
```

### A) åˆ†æ”¯é¢„æµ‹å™¨ (Branch Predictor)
**OficiÃ¡lnÃ­ odpovÄ›Ä:**
- 1ä½é¢„æµ‹å™¨ï¼ˆåˆå§‹NTï¼‰: 12æ¬¡miss
- 2ä½é¢„æµ‹å™¨ï¼ˆåˆå§‹WTï¼‰: 6æ¬¡miss

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:**
> - å¤–å¾ªç¯5æ¬¡ + å†…å¾ªç¯5Ã—2000æ¬¡
> - 1ä½ï¼šæ¯å¾ªç¯2æ¬¡miss â†’ 2 + 5Ã—2 = 12
> - 2ä½ï¼šæ¯å¾ªç¯1æ¬¡miss â†’ 1 + 5Ã—1 = 6

### B) Cache Missè®¡ç®— (Cache Miss Calculation)
**OficiÃ¡lnÃ­ odpovÄ›Ä:**
- Cache missæ•° = 2000/4 = 500æ¬¡miss

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:**
> - æ¯å—4å­— = 4ä¸ªdoubleï¼ˆå‡è®¾64ä½ç³»ç»Ÿï¼‰
> - 2000ä¸ªå…ƒç´  / 4ä¸ª/å— = 500æ¬¡miss

---

## Ãšloha 9 - VHDLä»£ç åˆ†æ (VHDL Code Analysis) (10åˆ†)
**ZadÃ¡nÃ­:** åˆ†æä»£ç å¹¶ç”»å‡ºç”µè·¯
**[English]** Analyze the code and draw the circuit

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** è¯†åˆ«æ—¶åºå…ƒä»¶ (DFF) å’Œç»„åˆé€»è¾‘

---

## ShrnutÃ­

### é‡è¦ç­”æ¡ˆé€Ÿè®°
| é¢˜å· | ç±»å‹ | ç­”æ¡ˆ |
|------|------|------|
| 1 | RSä»¿çœŸ | X=00110, Y=10001 |
| 3 | ç­‰ä»·å‡½æ•° | y1=y4 |
| 4 | 8ä½è¿ç®— | unsigned:247, signed:-9 |
| 5 | ç”µè·¯è¯†åˆ« | -1åŠ æ³•å™¨ (Decrementer) |
| 8A | åˆ†æ”¯é¢„æµ‹ | 1ä½:12, 2ä½:6 |
| 8B | Cache | 500æ¬¡miss |
