Partition Merge report for soc_system
Fri Jul 17 09:50:22 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Fri Jul 17 09:50:22 2020       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; soc_system                                  ;
; Top-level Entity Name           ; ghrd                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 13167                                       ;
; Total pins                      ; 230                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 654,848                                     ;
; Total DSP Blocks                ; 16                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                              ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                        ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; Source File            ;                                                                                                           ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                          ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                            ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                 ; Details                                                                                                                                                        ;
+------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_pll_100M:pll_100m|outclk_0                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_pll_100M:pll_100m|altera_pll:altera_pll_i|outclk_wire[0] ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[0]                     ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[0]                     ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[10]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[10]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[11]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[11]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[12]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[12]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[13]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[13]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[14]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[14]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[15]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[15]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[16]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[16]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[17]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[17]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[18]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[18]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[19]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[19]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[1]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[1]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[20]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[20]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[21]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[21]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[22]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[22]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[23]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[23]                        ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[2]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[2]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[3]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[3]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[4]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[4]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[5]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[5]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[6]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[6]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[7]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[7]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[8]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[8]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[9]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[9]                         ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_valid                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_valid                       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_valid                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_valid                       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[0]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[0]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[10]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[10]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[11]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[11]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[12]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[12]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[13]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[13]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[14]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[14]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[15]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[15]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[16]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[16]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[17]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[17]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[18]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[18]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[19]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[19]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[1]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[1]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[20]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[20]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[21]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[21]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[22]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[22]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[23]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[23]      ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[2]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[2]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[3]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[3]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[4]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[4]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[5]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[5]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[6]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[6]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[7]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[7]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[8]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[8]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[9]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|o_signal[9]       ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|clk_en                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|clk_en                              ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|clk_en                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|clk_en                              ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|empty                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|empty~14                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|empty                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|empty~14                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|full                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|full~16                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|full                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|full~16                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[0]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[0]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[10]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[10]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[11]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[11]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[12]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[12]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[13]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[13]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[14]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[14]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[15]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[15]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[16]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[16]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[17]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[17]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[18]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[18]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[19]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[19]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[1]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[1]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[20]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[20]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[21]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[21]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[22]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[22]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[23]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[23]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[24]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[24]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[25]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[25]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[26]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[26]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[27]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[27]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[28]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[28]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[29]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[29]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[2]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[2]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[30]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[30]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[31]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[31]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[3]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[3]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[4]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[4]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[5]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[5]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[6]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[6]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[7]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[7]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[8]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[8]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[9]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|read[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|read[9]                             ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[0]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[0]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[10]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[10]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[11]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[11]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[12]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[12]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[13]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[13]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[14]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[14]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[15]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[15]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[16]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[16]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[17]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[17]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[18]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[18]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[19]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[19]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[1]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[1]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[20]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[20]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[21]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[21]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[22]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[22]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[23]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[23]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[2]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[2]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[3]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[3]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[4]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[4]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[5]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[5]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[6]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[6]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[7]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[7]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[8]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[8]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[9]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_mixed_sample[9]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[0]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[0]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[10]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[10]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[11]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[11]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[12]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[12]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[13]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[13]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[14]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[14]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[15]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[15]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[16]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[16]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[17]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[17]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[18]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[18]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[19]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[19]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[1]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[1]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[20]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[20]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[21]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[21]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[22]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[22]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[23]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[23]                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[2]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[2]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[3]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[3]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[4]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[4]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[5]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[5]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[6]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[6]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[7]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[7]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[8]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[8]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[9]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|w_osignal[9]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[0]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[0]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[10]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[10]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[11]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[11]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[12]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[12]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[13]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[13]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[14]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[14]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[15]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[15]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[16]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[16]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[17]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[17]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[18]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[18]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[19]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[19]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[1]~_wirecell                  ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[1]~_wirecell                  ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[20]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[20]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[21]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[21]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[22]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[22]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[23]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[23]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[24]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[24]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[25]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[25]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[26]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[26]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[27]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[27]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[28]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[28]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[29]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[29]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[2]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[2]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[30]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[30]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[31]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[31]                           ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[3]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[3]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[4]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[4]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[5]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[5]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[6]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[6]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[7]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[7]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[8]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[8]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[9]                            ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|write[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|write[9]                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[0][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[1][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[2][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[3][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[4][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[5][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[6][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[7][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[8][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][0]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][10]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][11]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][12]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][13]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][14]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][15]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][16]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][16]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][17]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][17]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][18]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][18]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][19]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][19]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][1]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][20]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][20]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][21]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][21]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][22]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][22]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][23]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][23]                ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][2]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][3]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][4]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][5]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][6]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][7]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][8]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][9]                 ; N/A                                                                                                                                                            ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixed_samples[9][9]                 ; N/A                                                                                                                                                            ;
+------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                               ;
+----------------------------------------------+--------+------------------+--------------------------------+---------------------------------------+--------------------------------+
; Statistic                                    ; Top    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+----------------------------------------------+--------+------------------+--------------------------------+---------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)  ; 8737   ; 107              ; 2338                           ; 16                                    ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Combinational ALUT usage for logic           ; 14372  ; 184              ; 702                            ; 1                                     ; 0                              ;
;     -- 7 input functions                     ; 1179   ; 1                ; 0                              ; 0                                     ; 0                              ;
;     -- 6 input functions                     ; 5669   ; 43               ; 123                            ; 0                                     ; 0                              ;
;     -- 5 input functions                     ; 1256   ; 45               ; 444                            ; 0                                     ; 0                              ;
;     -- 4 input functions                     ; 1858   ; 24               ; 27                             ; 0                                     ; 0                              ;
;     -- <=3 input functions                   ; 4410   ; 71               ; 108                            ; 1                                     ; 0                              ;
; Memory ALUT usage                            ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- 64-address deep                       ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- 32-address deep                       ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Dedicated logic registers                    ; 7692   ; 129              ; 5124                           ; 36                                    ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; I/O pins                                     ; 154    ; 0                ; 0                              ; 71                                    ; 5                              ;
; I/O registers                                ; 50     ; 0                ; 0                              ; 136                                   ; 0                              ;
; Total block memory bits                      ; 603136 ; 0                ; 51712                          ; 0                                     ; 0                              ;
; Total block memory implementation bits       ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
; JTAG                                         ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; DSP block                                    ; 16     ; 0                ; 0                              ; 0                                     ; 0                              ;
; DLL                                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; Impedance control block                      ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; Double data rate I/O input circuitry         ; 0      ; 0                ; 0                              ; 32                                    ; 0                              ;
; Double data rate I/O output circuitry        ; 0      ; 0                ; 0                              ; 252                                   ; 0                              ;
; Double data rate I/O output enable circuitry ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; Impedance logic block                        ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; DQS pin delay chain                          ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; DQS pin enable control                       ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; Delay chain                                  ; 0      ; 0                ; 0                              ; 124                                   ; 0                              ;
; Pin configuration                            ; 0      ; 0                ; 0                              ; 40                                    ; 0                              ;
; DQS pin configuration                        ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; Signal Splitter                              ; 0      ; 0                ; 0                              ; 5                                     ; 0                              ;
; Leveling delay chain                         ; 0      ; 0                ; 0                              ; 40                                    ; 0                              ;
; Clock Phase Select                           ; 0      ; 0                ; 0                              ; 46                                    ; 0                              ;
; Read FIFO Read Clock Select Block            ; 0      ; 0                ; 0                              ; 32                                    ; 0                              ;
; LFIFO                                        ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; HPS SDRAM PLL                                ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS EMAC peripheral                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS GPIO peripheral                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS I2C peripheral                           ; 0      ; 0                ; 0                              ; 2                                     ; 0                              ;
; HPS SDMMC peripheral                         ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS SPI Master peripheral                    ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS UART peripheral                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS USB peripheral                           ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS DBG APB interface                        ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; Hard Memory Controller                       ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS boot from FPGA interface                 ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS clock resets interface                   ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; FPGA-to-HPS interface                        ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS FPGA-to-SDRAM interface                  ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS-to-FPGA interface                        ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS-to-FPGA lightweight interface            ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS interrupts interface                     ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS STM event interface                      ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS TPIU trace interface                     ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; IR FIFO USERDES Block                        ; 0      ; 0                ; 0                              ; 32                                    ; 0                              ;
; Hard Memory PHY                              ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; VFIFO                                        ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Connections                                  ;        ;                  ;                                ;                                       ;                                ;
;     -- Input Connections                     ; 9898   ; 218              ; 7388                           ; 76                                    ; 691                            ;
;     -- Registered Input Connections          ; 7935   ; 138              ; 5951                           ; 0                                     ; 0                              ;
;     -- Output Connections                    ; 1622   ; 1208             ; 34                             ; 101                                   ; 15306                          ;
;     -- Registered Output Connections         ; 819    ; 1203             ; 0                              ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Internal Connections                         ;        ;                  ;                                ;                                       ;                                ;
;     -- Total Connections                     ; 108985 ; 2449             ; 25827                          ; 5551                                  ; 16026                          ;
;     -- Registered Connections                ; 69215  ; 2046             ; 21144                          ; 100                                   ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; External Connections                         ;        ;                  ;                                ;                                       ;                                ;
;     -- Top                                   ; 180    ; 605              ; 808                            ; 49                                    ; 9878                           ;
;     -- sld_hub:auto_hub                      ; 605    ; 28               ; 612                            ; 0                                     ; 181                            ;
;     -- sld_signaltap:auto_signaltap_0        ; 808    ; 612              ; 64                             ; 0                                     ; 5938                           ;
;     -- soc_system_hps_0_hps_io_border:border ; 49     ; 0                ; 0                              ; 128                                   ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 9878   ; 181              ; 5938                           ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Partition Interface                          ;        ;                  ;                                ;                                       ;                                ;
;     -- Input Ports                           ; 101    ; 177              ; 1281                           ; 12                                    ; 699                            ;
;     -- Output Ports                          ; 187    ; 194              ; 823                            ; 44                                    ; 422                            ;
;     -- Bidir Ports                           ; 154    ; 0                ; 0                              ; 64                                    ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Registered Ports                             ;        ;                  ;                                ;                                       ;                                ;
;     -- Registered Input Ports                ; 0      ; 3                ; 813                            ; 0                                     ; 0                              ;
;     -- Registered Output Ports               ; 0      ; 112              ; 809                            ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Port Connectivity                            ;        ;                  ;                                ;                                       ;                                ;
;     -- Input Ports driven by GND             ; 0      ; 14               ; 114                            ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0      ; 57               ; 2                              ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0      ; 0                ; 14                             ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0      ; 0                ; 1                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Source            ; 0      ; 138              ; 408                            ; 0                                     ; 0                              ;
;     -- Output Ports with no Source           ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0      ; 143              ; 422                            ; 0                                     ; 43                             ;
;     -- Output Ports with no Fanout           ; 0      ; 119              ; 811                            ; 0                                     ; 0                              ;
+----------------------------------------------+--------+------------------+--------------------------------+---------------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Partition                             ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; ADC_CONVST                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_CONVST                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_CONVST~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_SCK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SCK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SCK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_SDI                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SDI                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SDI~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_SDO                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- ADC_SDO                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_SDO~input                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[0]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[0]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[10]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[10]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[10]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[11]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[11]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[11]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[12]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[12]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[12]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[13]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[13]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[13]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[14]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[14]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[14]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[15]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[15]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[15]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[1]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[1]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[2]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[2]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[3]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[3]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[4]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[4]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[5]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[5]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[6]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[6]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[7]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[7]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[8]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[8]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[8]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_IO[9]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_IO[9]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_IO[9]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ARDUINO_RESET_N                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ARDUINO_RESET_N                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ARDUINO_RESET_N~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK1_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK2_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK3_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[0]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[10]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[11]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[12]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[13]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[14]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[15]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[16]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[17]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[18]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[19]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[1]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[20]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[21]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[22]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[23]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[24]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[25]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[26]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[27]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[28]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[29]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[2]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[30]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[31]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[32]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[33]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[34]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[35]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[3]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[4]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[5]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[6]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[7]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[8]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[9]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[0]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[10]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[11]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[12]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[13]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[14]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[15]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[16]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[17]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[18]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[19]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[1]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[20]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[21]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[22]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[23]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[24]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[25]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[26]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[27]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[28]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[29]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[2]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[30]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[31]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[32]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[33]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[34]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[35]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[3]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[4]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[5]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[6]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[7]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[8]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[9]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[7]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_clr                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ena                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_0_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_1_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_2_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_3_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_0_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_1_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_2_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_3_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cdr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cir                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_e1dr                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_sdr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_tlr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_udr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_uir                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_raw_tck                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdi                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdo                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_usr1                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_clr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ena                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_in_0_                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_out_0_                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_cdr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_rti                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_sdr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_udr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_raw_tck                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdi                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdo                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_usr1                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_pll_100m_outclk_0                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_0_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_10_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_11_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_12_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_13_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_14_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_15_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_16_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_17_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_18_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_19_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_1_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_20_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_21_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_22_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_23_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_2_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_3_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_4_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_5_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_6_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_7_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_8_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_data_9_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_aso_ss0_valid                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_0_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_10_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_11_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_12_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_13_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_14_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_15_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_16_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_17_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_18_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_19_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_1_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_20_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_21_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_22_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_23_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_2_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_3_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_4_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_5_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_6_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_7_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_8_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_bm_o_signal_9_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_clk_en                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_empty                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_full                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_0_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_10_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_11_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_12_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_13_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_14_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_15_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_16_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_17_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_18_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_19_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_1_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_20_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_21_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_22_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_23_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_24_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_25_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_26_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_27_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_28_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_29_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_2_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_30_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_31_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_3_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_4_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_5_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_6_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_7_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_8_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_read_9_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_0_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_10_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_11_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_12_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_13_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_14_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_15_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_16_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_17_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_18_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_19_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_1_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_20_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_21_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_22_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_23_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_24_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_25_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_26_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_27_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_28_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_29_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_2_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_30_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_31_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_3_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_4_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_5_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_6_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_7_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_8_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_synthesizer_0_write_9_                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 12228                                                                             ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 15259                                                                             ;
;     -- 7 input functions                    ; 1180                                                                              ;
;     -- 6 input functions                    ; 5835                                                                              ;
;     -- 5 input functions                    ; 1745                                                                              ;
;     -- 4 input functions                    ; 1909                                                                              ;
;     -- <=3 input functions                  ; 4590                                                                              ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 12981                                                                             ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 230                                                                               ;
; I/O registers                               ; 186                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 654848                                                                            ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 16                                                                                ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Total DLLs                                  ; 1                                                                                 ;
; Maximum fan-out node                        ; soc_system:u0|soc_system_pll_100M:pll_100m|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 10918                                                                             ;
; Total fan-out                               ; 135404                                                                            ;
; Average fan-out                             ; 4.50                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ne84:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 128          ; 404          ; 128          ; 404          ; 51712  ; None                            ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 128          ; 256          ; 128          ; 32768  ; None                            ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_hd71:auto_generated|a_dpfifo_4571:dpfifo|altsyncram_dqn1:FIFOram|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 2048         ; 44           ; 2048         ; 44           ; 90112  ; None                            ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Single Port      ; 8192         ; 64           ; --           ; --           ; 524288 ; soc_system_onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+--------------------------------------------------------+
; Partition Merge DSP Block Usage Summary                ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 4           ;
; Independent 27x27                        ; 12          ;
; Total number of DSP blocks               ; 16          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 4           ;
; Fixed Point Unsigned Multiplier          ; 4           ;
; Fixed Point Mixed Sign Multiplier        ; 8           ;
; Fixed Point Dedicated Output Adder Chain ; 4           ;
+------------------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Jul 17 09:50:11 2020
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off soc_system -c soc_system --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 141
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 745 of its 841 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 96 missing sources or connections.
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 30 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_SDO" File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 43
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 57
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 58
Info (21057): Implemented 26855 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 55 output pins
    Info (21060): Implemented 154 bidirectional pins
    Info (21061): Implemented 25376 logic cells
    Info (21064): Implemented 576 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1266 megabytes
    Info: Processing ended: Fri Jul 17 09:50:23 2020
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


