digraph my_graph {
node[fontname=<Courier>,shape=<plaintext>]
vertex_0x126d460_0x1271770[label=<<TABLE bgcolor = "white">
<TR><TD BORDER = "0" PORT = "port_0x1271770_in"></TD><TD BORDER = "0" PORT = "port_">2</TD><TD BORDER = "0" PORT = "port_0x1271770_out"></TD></TR>
<TR><TD BORDER = "0" PORT = "port_0x126d460_out"></TD><TD BORDER = "0" PORT = "port_">3</TD><TD BORDER = "0" PORT = "port_0x126d460_in"></TD></TR>
</TABLE>>,style=<filled>,color=<black>,fillcolor=<white>]
vertex_0x126d5a0_0x126d820[label=<<TABLE bgcolor = "white">
<TR><TD BORDER = "0" PORT = "port_0x126d5a0_in"></TD><TD BORDER = "0" PORT = "port_">4</TD><TD BORDER = "0" PORT = "port_0x126d5a0_out"></TD></TR>
<TR><TD BORDER = "0" PORT = "port_0x126d820_out"></TD><TD BORDER = "0" PORT = "port_">5</TD><TD BORDER = "0" PORT = "port_0x126d820_in"></TD></TR>
</TABLE>>,style=<filled>,color=<black>,fillcolor=<white>]
vertex_0x126c0e0_0x126d750[label=<<TABLE bgcolor = "white">
<TR><TD BORDER = "0" PORT = "port_0x126d750_in"></TD><TD BORDER = "0" PORT = "port_">6</TD><TD BORDER = "0" PORT = "port_0x126d750_out"></TD></TR>
<TR><TD BORDER = "0" PORT = "port_0x126c0e0_out"></TD><TD BORDER = "0" PORT = "port_">7</TD><TD BORDER = "0" PORT = "port_0x126c0e0_in"></TD></TR>
</TABLE>>,style=<filled>,color=<black>,fillcolor=<white>]
vertex_0x126c440_0x126c480[label=<<TABLE bgcolor = "white">
<TR><TD BORDER = "0" PORT = "port_0x126c440_in"></TD><TD BORDER = "0" PORT = "port_">8</TD><TD BORDER = "0" PORT = "port_0x126c440_out"></TD></TR>
<TR><TD BORDER = "0" PORT = "port_0x126c480_out"></TD><TD BORDER = "0" PORT = "port_">9</TD><TD BORDER = "0" PORT = "port_0x126c480_in"></TD></TR>
</TABLE>>,style=<filled>,color=<black>,fillcolor=<white>]
vertex_0x126d320_0x126db20[label=<<TABLE bgcolor = "white">
<TR><TD BORDER = "0" PORT = "port_0x126d320_in"></TD><TD BORDER = "0" PORT = "port_">11</TD><TD BORDER = "0" PORT = "port_0x126d320_out"></TD></TR>
<TR><TD BORDER = "0" PORT = "port_0x126db20_out"></TD><TD BORDER = "0" PORT = "port_">10</TD><TD BORDER = "0" PORT = "port_0x126db20_in"></TD></TR>
</TABLE>>,style=<filled>,color=<black>,fillcolor=<white>]
vertex_0x126dd60_0x126ddd0[label=<<TABLE bgcolor = "white">
<TR><TD BORDER = "0" PORT = "port_0x126ddd0_in"></TD><TD BORDER = "0" PORT = "port_">13</TD><TD BORDER = "0" PORT = "port_0x126ddd0_out"></TD></TR>
<TR><TD BORDER = "0" PORT = "port_0x126dd60_out"></TD><TD BORDER = "0" PORT = "port_">12</TD><TD BORDER = "0" PORT = "port_0x126dd60_in"></TD></TR>
</TABLE>>,style=<filled>,color=<black>,fillcolor=<white>]
vertex_0x126d460_0x1271770:port_0x1271770_out->vertex_0x126d5a0_0x126d820:port_0x126d5a0_in[label="100 (id: 2)\nPositions: (genome_0_contig_0_RC: 276-375: 1-100)\n(genome_1_contig_0_RC: 376-475: 1-100)\n",len=<0>,K=<0>,color=<purple>]
vertex_0x126c0e0_0x126d750:port_0x126d750_out->vertex_0x126c440_0x126c480:port_0x126c440_in[label="75 (id: 4)\nPositions: (genome_0_contig_0_RC: 1-75: 1-75)\n(genome_1_contig_0_RC: 1-75: 1-75)\n",len=<0>,K=<0>,color=<purple>]
vertex_0x126dd60_0x126ddd0:port_0x126ddd0_out->vertex_0x126d320_0x126db20:port_0x126d320_in[label="99 (id: 7)\nPositions: (genome_0_contig_0_RC: 101-199: 1-99)\n(genome_1_contig_0_RC: 201-299: 1-99)\n",len=<0>,K=<0>,color=<purple>]
vertex_0x126d320_0x126db20:port_0x126d320_out->vertex_0x126d460_0x1271770:port_0x1271770_in[label="76 (id: 9)\nPositions: (genome_0_contig_0_RC: 200-275: 1-76)\n(genome_1_contig_0_RC: 100-175: 1-76)\n(genome_1_contig_0_RC: 300-375: 1-76)\n",len=<0>,K=<0>,color=<purple>]
vertex_0x126d460_0x1271770:port_0x1271770_out->vertex_0x126dd60_0x126ddd0:port_0x126ddd0_in[label="25 (id: 10)\nPositions: (genome_1_contig_0_RC: 176-200: 1-25)\n",len=<0>,K=<0>,color=<blue>]
vertex_0x126c440_0x126c480:port_0x126c440_out->vertex_0x126d320_0x126db20:port_0x126d320_in[label="24 (id: 12)\nPositions: (genome_1_contig_0_RC: 76-99: 1-24)\n",len=<0>,K=<0>,color=<blue>]
vertex_0x126c440_0x126c480:port_0x126c440_out->vertex_0x126dd60_0x126ddd0:port_0x126ddd0_in[label="25 (id: 15)\nPositions: (genome_0_contig_0_RC: 76-100: 1-25)\n",len=<0>,K=<0>,color=<red>]
}
