{
  "module_name": "pinctrl-sm6115.c",
  "hash_id": "0abdf0401d6481585903bdf30ec9180e14ad1929bb19a659cbab730cdeb4aa7c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-sm6115.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\nstatic const char * const sm6115_tiles[] = {\n\t\"south\",\n\t\"east\",\n\t\"west\"\n};\n\nenum {\n\tSOUTH,\n\tEAST,\n\tWEST\n};\n\n#define PINGROUP(id, _tile, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t\t\\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = 0x1000 * id,\t\t\\\n\t\t.io_reg = 0x4 + 0x1000 * id,\t\t\\\n\t\t.intr_cfg_reg = 0x8 + 0x1000 * id,\t\\\n\t\t.intr_status_reg = 0xc + 0x1000 * id,\t\\\n\t\t.intr_target_reg = 0x8 + 0x1000 * id,\t\\\n\t\t.tile = _tile,\t\t\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\n#define SDC_QDSD_PINGROUP(pg_name, _tile, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.tile = _tile,\t\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\n#define UFS_RESET(pg_name, offset)\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = offset,\t\t\t\\\n\t\t.io_reg = offset + 0x4,\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.tile = WEST,\t\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = 3,\t\t\t\t\\\n\t\t.drv_bit = 0,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = 0,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\nstatic const struct pinctrl_pin_desc sm6115_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"UFS_RESET\"),\n\tPINCTRL_PIN(114, \"SDC1_RCLK\"),\n\tPINCTRL_PIN(115, \"SDC1_CLK\"),\n\tPINCTRL_PIN(116, \"SDC1_CMD\"),\n\tPINCTRL_PIN(117, \"SDC1_DATA\"),\n\tPINCTRL_PIN(118, \"SDC2_CLK\"),\n\tPINCTRL_PIN(119, \"SDC2_CMD\"),\n\tPINCTRL_PIN(120, \"SDC2_DATA\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\n\nstatic const unsigned int ufs_reset_pins[] = { 113 };\nstatic const unsigned int sdc1_rclk_pins[] = { 114 };\nstatic const unsigned int sdc1_clk_pins[] = { 115 };\nstatic const unsigned int sdc1_cmd_pins[] = { 116 };\nstatic const unsigned int sdc1_data_pins[] = { 117 };\nstatic const unsigned int sdc2_clk_pins[] = { 118 };\nstatic const unsigned int sdc2_cmd_pins[] = { 119 };\nstatic const unsigned int sdc2_data_pins[] = { 120 };\n\nenum sm6115_functions {\n\tmsm_mux_adsp_ext,\n\tmsm_mux_agera_pll,\n\tmsm_mux_atest,\n\tmsm_mux_cam_mclk,\n\tmsm_mux_cci_async,\n\tmsm_mux_cci_i2c,\n\tmsm_mux_cci_timer,\n\tmsm_mux_cri_trng,\n\tmsm_mux_dac_calib,\n\tmsm_mux_dbg_out,\n\tmsm_mux_ddr_bist,\n\tmsm_mux_ddr_pxi0,\n\tmsm_mux_ddr_pxi1,\n\tmsm_mux_ddr_pxi2,\n\tmsm_mux_ddr_pxi3,\n\tmsm_mux_gcc_gp1,\n\tmsm_mux_gcc_gp2,\n\tmsm_mux_gcc_gp3,\n\tmsm_mux_gpio,\n\tmsm_mux_gp_pdm0,\n\tmsm_mux_gp_pdm1,\n\tmsm_mux_gp_pdm2,\n\tmsm_mux_gsm0_tx,\n\tmsm_mux_gsm1_tx,\n\tmsm_mux_jitter_bist,\n\tmsm_mux_mdp_vsync,\n\tmsm_mux_mdp_vsync_out_0,\n\tmsm_mux_mdp_vsync_out_1,\n\tmsm_mux_mpm_pwr,\n\tmsm_mux_mss_lte,\n\tmsm_mux_m_voc,\n\tmsm_mux_nav_gpio,\n\tmsm_mux_pa_indicator,\n\tmsm_mux_pbs,\n\tmsm_mux_pbs_out,\n\tmsm_mux_phase_flag,\n\tmsm_mux_pll_bist,\n\tmsm_mux_pll_bypassnl,\n\tmsm_mux_pll_reset,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_qdss_cti,\n\tmsm_mux_qdss_gpio,\n\tmsm_mux_qup0,\n\tmsm_mux_qup1,\n\tmsm_mux_qup2,\n\tmsm_mux_qup3,\n\tmsm_mux_qup4,\n\tmsm_mux_qup5,\n\tmsm_mux_sdc1_tb,\n\tmsm_mux_sdc2_tb,\n\tmsm_mux_sd_write,\n\tmsm_mux_ssbi_wtr1,\n\tmsm_mux_tgu,\n\tmsm_mux_tsense_pwm,\n\tmsm_mux_uim1_clk,\n\tmsm_mux_uim1_data,\n\tmsm_mux_uim1_present,\n\tmsm_mux_uim1_reset,\n\tmsm_mux_uim2_clk,\n\tmsm_mux_uim2_data,\n\tmsm_mux_uim2_present,\n\tmsm_mux_uim2_reset,\n\tmsm_mux_usb_phy,\n\tmsm_mux_vfr_1,\n\tmsm_mux_vsense_trigger,\n\tmsm_mux_wlan1_adc0,\n\tmsm_mux_wlan1_adc1,\n\tmsm_mux__,\n};\n\nstatic const char * const qup0_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio82\", \"gpio86\",\n};\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\",\n\t\"gpio111\", \"gpio112\",\n};\nstatic const char * const ddr_bist_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\nstatic const char * const phase_flag_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\",\n\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\", \"gpio22\", \"gpio23\", \"gpio24\",\n\t\"gpio25\", \"gpio26\", \"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\",\n\t\"gpio35\", \"gpio36\", \"gpio43\", \"gpio44\", \"gpio45\", \"gpio63\", \"gpio64\",\n\t\"gpio102\", \"gpio103\", \"gpio104\", \"gpio105\",\n};\nstatic const char * const qdss_gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio8\", \"gpio9\", \"gpio10\",\n\t\"gpio11\", \"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n\t\"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\",\n\t\"gpio47\", \"gpio48\", \"gpio69\", \"gpio70\", \"gpio87\", \"gpio90\", \"gpio91\",\n\t\"gpio94\", \"gpio95\", \"gpio104\", \"gpio105\", \"gpio106\", \"gpio107\",\n\t\"gpio109\", \"gpio110\",\n};\nstatic const char * const atest_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio29\", \"gpio30\",\n\t\"gpio31\", \"gpio32\", \"gpio33\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\",\n\t\"gpio100\", \"gpio101\",\n};\nstatic const char * const mpm_pwr_groups[] = {\n\t\"gpio1\",\n};\nstatic const char * const m_voc_groups[] = {\n\t\"gpio0\",\n};\nstatic const char * const dac_calib_groups[] = {\n\t\"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio14\", \"gpio15\",\n\t\"gpio16\", \"gpio17\", \"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio80\", \"gpio81\",\n\t\"gpio82\", \"gpio102\", \"gpio103\", \"gpio104\", \"gpio105\"\n};\nstatic const char * const qup1_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio69\", \"gpio70\",\n};\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio18\",\n};\nstatic const char * const qup2_groups[] = {\n\t\"gpio6\", \"gpio7\", \"gpio71\", \"gpio80\",\n};\nstatic const char * const qup3_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\nstatic const char * const pbs_out_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio52\",\n};\nstatic const char * const pll_bist_groups[] = {\n\t\"gpio8\", \"gpio9\",\n};\nstatic const char * const tsense_pwm_groups[] = {\n\t\"gpio8\",\n};\nstatic const char * const agera_pll_groups[] = {\n\t\"gpio10\", \"gpio11\",\n};\nstatic const char * const pbs_groups[] = {\n\t\"gpio10\", \"gpio11\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\", \"gpio22\",\n\t\"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio47\", \"gpio48\", \"gpio87\",\n\t\"gpio90\", \"gpio91\",\n};\nstatic const char * const qup4_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio96\", \"gpio97\",\n};\nstatic const char * const tgu_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\",\n};\nstatic const char * const qup5_groups[] = {\n\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\",\n};\nstatic const char * const sdc2_tb_groups[] = {\n\t\"gpio18\",\n};\nstatic const char * const sdc1_tb_groups[] = {\n\t\"gpio19\",\n};\nstatic const char * const cam_mclk_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio27\", \"gpio28\",\n};\nstatic const char * const adsp_ext_groups[] = {\n\t\"gpio21\",\n};\nstatic const char * const cci_i2c_groups[] = {\n\t\"gpio22\", \"gpio23\", \"gpio29\", \"gpio30\",\n};\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio22\", \"gpio23\",\n};\nstatic const char * const cci_timer_groups[] = {\n\t\"gpio24\", \"gpio25\", \"gpio28\", \"gpio32\",\n};\nstatic const char * const gcc_gp1_groups[] = {\n\t\"gpio24\", \"gpio86\",\n};\nstatic const char * const cci_async_groups[] = {\n\t\"gpio25\",\n};\nstatic const char * const vsense_trigger_groups[] = {\n\t\"gpio26\",\n};\nstatic const char * const qdss_cti_groups[] = {\n\t\"gpio27\", \"gpio28\", \"gpio72\", \"gpio73\", \"gpio96\", \"gpio97\",\n};\nstatic const char * const gp_pdm0_groups[] = {\n\t\"gpio31\", \"gpio95\",\n};\nstatic const char * const gp_pdm1_groups[] = {\n\t\"gpio32\", \"gpio96\",\n};\nstatic const char * const gp_pdm2_groups[] = {\n\t\"gpio33\", \"gpio97\",\n};\nstatic const char * const nav_gpio_groups[] = {\n\t\"gpio42\", \"gpio47\", \"gpio52\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio106\",\n\t\"gpio107\", \"gpio108\",\n};\nstatic const char * const vfr_1_groups[] = {\n\t\"gpio48\",\n};\nstatic const char * const pa_indicator_groups[] = {\n\t\"gpio49\",\n};\nstatic const char * const gsm1_tx_groups[] = {\n\t\"gpio53\",\n};\nstatic const char * const ssbi_wtr1_groups[] = {\n\t\"gpio59\", \"gpio60\",\n};\nstatic const char * const pll_bypassnl_groups[] = {\n\t\"gpio62\",\n};\nstatic const char * const pll_reset_groups[] = {\n\t\"gpio63\",\n};\nstatic const char * const ddr_pxi0_groups[] = {\n\t\"gpio63\", \"gpio64\",\n};\nstatic const char * const gsm0_tx_groups[] = {\n\t\"gpio64\",\n};\nstatic const char * const gcc_gp2_groups[] = {\n\t\"gpio69\", \"gpio107\",\n};\nstatic const char * const ddr_pxi1_groups[] = {\n\t\"gpio69\", \"gpio70\",\n};\nstatic const char * const gcc_gp3_groups[] = {\n\t\"gpio70\", \"gpio106\",\n};\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio71\",\n};\nstatic const char * const uim2_data_groups[] = {\n\t\"gpio72\",\n};\nstatic const char * const uim2_clk_groups[] = {\n\t\"gpio73\",\n};\nstatic const char * const uim2_reset_groups[] = {\n\t\"gpio74\",\n};\nstatic const char * const uim2_present_groups[] = {\n\t\"gpio75\",\n};\nstatic const char * const uim1_data_groups[] = {\n\t\"gpio76\",\n};\nstatic const char * const uim1_clk_groups[] = {\n\t\"gpio77\",\n};\nstatic const char * const uim1_reset_groups[] = {\n\t\"gpio78\",\n};\nstatic const char * const uim1_present_groups[] = {\n\t\"gpio79\",\n};\nstatic const char * const mdp_vsync_groups[] = {\n\t\"gpio81\", \"gpio96\", \"gpio97\",\n};\nstatic const char * const mdp_vsync_out_0_groups[] = {\n\t\"gpio81\",\n};\nstatic const char * const mdp_vsync_out_1_groups[] = {\n\t\"gpio81\",\n};\nstatic const char * const usb_phy_groups[] = {\n\t\"gpio89\",\n};\nstatic const char * const mss_lte_groups[] = {\n\t\"gpio90\", \"gpio91\",\n};\nstatic const char * const wlan1_adc0_groups[] = {\n\t\"gpio94\",\n};\nstatic const char * const wlan1_adc1_groups[] = {\n\t\"gpio95\",\n};\nstatic const char * const sd_write_groups[] = {\n\t\"gpio96\",\n};\nstatic const char * const jitter_bist_groups[] = {\n\t\"gpio96\", \"gpio97\",\n};\nstatic const char * const ddr_pxi2_groups[] = {\n\t\"gpio102\", \"gpio103\",\n};\nstatic const char * const ddr_pxi3_groups[] = {\n\t\"gpio104\", \"gpio105\",\n};\n\nstatic const struct pinfunction sm6115_functions[] = {\n\tMSM_PIN_FUNCTION(adsp_ext),\n\tMSM_PIN_FUNCTION(agera_pll),\n\tMSM_PIN_FUNCTION(atest),\n\tMSM_PIN_FUNCTION(cam_mclk),\n\tMSM_PIN_FUNCTION(cci_async),\n\tMSM_PIN_FUNCTION(cci_i2c),\n\tMSM_PIN_FUNCTION(cci_timer),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(dac_calib),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(ddr_bist),\n\tMSM_PIN_FUNCTION(ddr_pxi0),\n\tMSM_PIN_FUNCTION(ddr_pxi1),\n\tMSM_PIN_FUNCTION(ddr_pxi2),\n\tMSM_PIN_FUNCTION(ddr_pxi3),\n\tMSM_PIN_FUNCTION(gcc_gp1),\n\tMSM_PIN_FUNCTION(gcc_gp2),\n\tMSM_PIN_FUNCTION(gcc_gp3),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(gp_pdm0),\n\tMSM_PIN_FUNCTION(gp_pdm1),\n\tMSM_PIN_FUNCTION(gp_pdm2),\n\tMSM_PIN_FUNCTION(gsm0_tx),\n\tMSM_PIN_FUNCTION(gsm1_tx),\n\tMSM_PIN_FUNCTION(jitter_bist),\n\tMSM_PIN_FUNCTION(mdp_vsync),\n\tMSM_PIN_FUNCTION(mdp_vsync_out_0),\n\tMSM_PIN_FUNCTION(mdp_vsync_out_1),\n\tMSM_PIN_FUNCTION(mpm_pwr),\n\tMSM_PIN_FUNCTION(mss_lte),\n\tMSM_PIN_FUNCTION(m_voc),\n\tMSM_PIN_FUNCTION(nav_gpio),\n\tMSM_PIN_FUNCTION(pa_indicator),\n\tMSM_PIN_FUNCTION(pbs),\n\tMSM_PIN_FUNCTION(pbs_out),\n\tMSM_PIN_FUNCTION(phase_flag),\n\tMSM_PIN_FUNCTION(pll_bist),\n\tMSM_PIN_FUNCTION(pll_bypassnl),\n\tMSM_PIN_FUNCTION(pll_reset),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(qdss_cti),\n\tMSM_PIN_FUNCTION(qdss_gpio),\n\tMSM_PIN_FUNCTION(qup0),\n\tMSM_PIN_FUNCTION(qup1),\n\tMSM_PIN_FUNCTION(qup2),\n\tMSM_PIN_FUNCTION(qup3),\n\tMSM_PIN_FUNCTION(qup4),\n\tMSM_PIN_FUNCTION(qup5),\n\tMSM_PIN_FUNCTION(sdc1_tb),\n\tMSM_PIN_FUNCTION(sdc2_tb),\n\tMSM_PIN_FUNCTION(sd_write),\n\tMSM_PIN_FUNCTION(ssbi_wtr1),\n\tMSM_PIN_FUNCTION(tgu),\n\tMSM_PIN_FUNCTION(tsense_pwm),\n\tMSM_PIN_FUNCTION(uim1_clk),\n\tMSM_PIN_FUNCTION(uim1_data),\n\tMSM_PIN_FUNCTION(uim1_present),\n\tMSM_PIN_FUNCTION(uim1_reset),\n\tMSM_PIN_FUNCTION(uim2_clk),\n\tMSM_PIN_FUNCTION(uim2_data),\n\tMSM_PIN_FUNCTION(uim2_present),\n\tMSM_PIN_FUNCTION(uim2_reset),\n\tMSM_PIN_FUNCTION(usb_phy),\n\tMSM_PIN_FUNCTION(vfr_1),\n\tMSM_PIN_FUNCTION(vsense_trigger),\n\tMSM_PIN_FUNCTION(wlan1_adc0),\n\tMSM_PIN_FUNCTION(wlan1_adc1),\n};\n\n \nstatic const struct msm_pingroup sm6115_groups[] = {\n\t[0] = PINGROUP(0, WEST, qup0, m_voc, ddr_bist, _, phase_flag, qdss_gpio, atest, _, _),\n\t[1] = PINGROUP(1, WEST, qup0, mpm_pwr, ddr_bist, _, phase_flag, qdss_gpio, atest, _, _),\n\t[2] = PINGROUP(2, WEST, qup0, ddr_bist, _, phase_flag, qdss_gpio, dac_calib, atest, _, _),\n\t[3] = PINGROUP(3, WEST, qup0, ddr_bist, _, phase_flag, qdss_gpio, dac_calib, atest, _, _),\n\t[4] = PINGROUP(4, WEST, qup1, cri_trng, _, phase_flag, dac_calib, atest, _, _, _),\n\t[5] = PINGROUP(5, WEST, qup1, cri_trng, _, phase_flag, dac_calib, atest, _, _, _),\n\t[6] = PINGROUP(6, WEST, qup2, _, phase_flag, dac_calib, atest, _, _, _, _),\n\t[7] = PINGROUP(7, WEST, qup2, _, _, _, _, _, _, _, _),\n\t[8] = PINGROUP(8, EAST, qup3, pbs_out, pll_bist, _, qdss_gpio, _, tsense_pwm, _, _),\n\t[9] = PINGROUP(9, EAST, qup3, pbs_out, pll_bist, _, qdss_gpio, _, _, _, _),\n\t[10] = PINGROUP(10, EAST, qup3, agera_pll, _, pbs, qdss_gpio, _, _, _, _),\n\t[11] = PINGROUP(11, EAST, qup3, agera_pll, _, pbs, qdss_gpio, _, _, _, _),\n\t[12] = PINGROUP(12, WEST, qup4, tgu, _, _, _, _, _, _, _),\n\t[13] = PINGROUP(13, WEST, qup4, tgu, _, _, _, _, _, _, _),\n\t[14] = PINGROUP(14, WEST, qup5, tgu, _, phase_flag, qdss_gpio, dac_calib, _, _, _),\n\t[15] = PINGROUP(15, WEST, qup5, tgu, _, phase_flag, qdss_gpio, dac_calib, _, _, _),\n\t[16] = PINGROUP(16, WEST, qup5, _, phase_flag, qdss_gpio, dac_calib, _, _, _, _),\n\t[17] = PINGROUP(17, WEST, qup5, _, phase_flag, qdss_gpio, dac_calib, _, _, _, _),\n\t[18] = PINGROUP(18, EAST, sdc2_tb, cri_trng, pbs, qdss_gpio, _, _, _, _, _),\n\t[19] = PINGROUP(19, EAST, sdc1_tb, pbs, qdss_gpio, _, _, _, _, _, _),\n\t[20] = PINGROUP(20, EAST, cam_mclk, pbs, qdss_gpio, _, _, _, _, _, _),\n\t[21] = PINGROUP(21, EAST, cam_mclk, adsp_ext, pbs, qdss_gpio, _, _, _, _, _),\n\t[22] = PINGROUP(22, EAST, cci_i2c, prng_rosc, _, pbs, phase_flag, qdss_gpio, dac_calib, atest, _),\n\t[23] = PINGROUP(23, EAST, cci_i2c, prng_rosc, _, pbs, phase_flag, qdss_gpio, dac_calib, atest, _),\n\t[24] = PINGROUP(24, EAST, cci_timer, gcc_gp1, _, pbs, phase_flag, qdss_gpio, dac_calib, atest, _),\n\t[25] = PINGROUP(25, EAST, cci_async, cci_timer, _, pbs, phase_flag, qdss_gpio, dac_calib, atest, _),\n\t[26] = PINGROUP(26, EAST, _, pbs, phase_flag, qdss_gpio, dac_calib, atest, vsense_trigger, _, _),\n\t[27] = PINGROUP(27, EAST, cam_mclk, qdss_cti, _, _, _, _, _, _, _),\n\t[28] = PINGROUP(28, EAST, cam_mclk, cci_timer, qdss_cti, _, _, _, _, _, _),\n\t[29] = PINGROUP(29, EAST, cci_i2c, _, phase_flag, dac_calib, atest, _, _, _, _),\n\t[30] = PINGROUP(30, EAST, cci_i2c, _, phase_flag, dac_calib, atest, _, _, _, _),\n\t[31] = PINGROUP(31, EAST, gp_pdm0, _, phase_flag, dac_calib, atest, _, _, _, _),\n\t[32] = PINGROUP(32, EAST, cci_timer, gp_pdm1, _, phase_flag, dac_calib, atest, _, _, _),\n\t[33] = PINGROUP(33, EAST, gp_pdm2, _, phase_flag, dac_calib, atest, _, _, _, _),\n\t[34] = PINGROUP(34, EAST, _, _, _, _, _, _, _, _, _),\n\t[35] = PINGROUP(35, EAST, _, phase_flag, _, _, _, _, _, _, _),\n\t[36] = PINGROUP(36, EAST, _, phase_flag, _, _, _, _, _, _, _),\n\t[37] = PINGROUP(37, EAST, _, _, _, _, _, _, _, _, _),\n\t[38] = PINGROUP(38, EAST, _, _, _, _, _, _, _, _, _),\n\t[39] = PINGROUP(39, EAST, _, _, _, _, _, _, _, _, _),\n\t[40] = PINGROUP(40, EAST, _, _, _, _, _, _, _, _, _),\n\t[41] = PINGROUP(41, EAST, _, _, _, _, _, _, _, _, _),\n\t[42] = PINGROUP(42, EAST, _, nav_gpio, _, _, _, _, _, _, _),\n\t[43] = PINGROUP(43, EAST, _, _, phase_flag, _, _, _, _, _, _),\n\t[44] = PINGROUP(44, EAST, _, _, phase_flag, _, _, _, _, _, _),\n\t[45] = PINGROUP(45, EAST, _, _, phase_flag, _, _, _, _, _, _),\n\t[46] = PINGROUP(46, EAST, _, _, _, _, _, _, _, _, _),\n\t[47] = PINGROUP(47, EAST, _, nav_gpio, pbs, qdss_gpio, _, _, _, _, _),\n\t[48] = PINGROUP(48, EAST, _, vfr_1, _, pbs, qdss_gpio, _, _, _, _),\n\t[49] = PINGROUP(49, EAST, _, pa_indicator, _, _, _, _, _, _, _),\n\t[50] = PINGROUP(50, EAST, _, _, _, _, _, _, _, _, _),\n\t[51] = PINGROUP(51, EAST, _, _, _, _, _, _, _, _, _),\n\t[52] = PINGROUP(52, EAST, _, nav_gpio, pbs_out, _, _, _, _, _, _),\n\t[53] = PINGROUP(53, EAST, _, gsm1_tx, _, _, _, _, _, _, _),\n\t[54] = PINGROUP(54, EAST, _, _, _, _, _, _, _, _, _),\n\t[55] = PINGROUP(55, EAST, _, _, _, _, _, _, _, _, _),\n\t[56] = PINGROUP(56, EAST, _, _, _, _, _, _, _, _, _),\n\t[57] = PINGROUP(57, EAST, _, _, _, _, _, _, _, _, _),\n\t[58] = PINGROUP(58, EAST, _, _, _, _, _, _, _, _, _),\n\t[59] = PINGROUP(59, EAST, _, ssbi_wtr1, _, _, _, _, _, _, _),\n\t[60] = PINGROUP(60, EAST, _, ssbi_wtr1, _, _, _, _, _, _, _),\n\t[61] = PINGROUP(61, EAST, _, _, _, _, _, _, _, _, _),\n\t[62] = PINGROUP(62, EAST, _, pll_bypassnl, _, _, _, _, _, _, _),\n\t[63] = PINGROUP(63, EAST, pll_reset, _, phase_flag, ddr_pxi0, _, _, _, _, _),\n\t[64] = PINGROUP(64, EAST, gsm0_tx, _, phase_flag, ddr_pxi0, _, _, _, _, _),\n\t[65] = PINGROUP(65, WEST, _, _, _, _, _, _, _, _, _),\n\t[66] = PINGROUP(66, WEST, _, _, _, _, _, _, _, _, _),\n\t[67] = PINGROUP(67, WEST, _, _, _, _, _, _, _, _, _),\n\t[68] = PINGROUP(68, WEST, _, _, _, _, _, _, _, _, _),\n\t[69] = PINGROUP(69, WEST, qup1, gcc_gp2, qdss_gpio, ddr_pxi1, _, _, _, _, _),\n\t[70] = PINGROUP(70, WEST, qup1, gcc_gp3, qdss_gpio, ddr_pxi1, _, _, _, _, _),\n\t[71] = PINGROUP(71, WEST, qup2, dbg_out, _, _, _, _, _, _, _),\n\t[72] = PINGROUP(72, SOUTH, uim2_data, qdss_cti, _, _, _, _, _, _, _),\n\t[73] = PINGROUP(73, SOUTH, uim2_clk, _, qdss_cti, _, _, _, _, _, _),\n\t[74] = PINGROUP(74, SOUTH, uim2_reset, _, _, _, _, _, _, _, _),\n\t[75] = PINGROUP(75, SOUTH, uim2_present, _, _, _, _, _, _, _, _),\n\t[76] = PINGROUP(76, SOUTH, uim1_data, _, _, _, _, _, _, _, _),\n\t[77] = PINGROUP(77, SOUTH, uim1_clk, _, _, _, _, _, _, _, _),\n\t[78] = PINGROUP(78, SOUTH, uim1_reset, _, _, _, _, _, _, _, _),\n\t[79] = PINGROUP(79, SOUTH, uim1_present, _, _, _, _, _, _, _, _),\n\t[80] = PINGROUP(80, WEST, qup2, dac_calib, _, _, _, _, _, _, _),\n\t[81] = PINGROUP(81, WEST, mdp_vsync_out_0, mdp_vsync_out_1, mdp_vsync, dac_calib, _, _, _, _, _),\n\t[82] = PINGROUP(82, WEST, qup0, dac_calib, _, _, _, _, _, _, _),\n\t[83] = PINGROUP(83, WEST, _, _, _, _, _, _, _, _, _),\n\t[84] = PINGROUP(84, WEST, _, _, _, _, _, _, _, _, _),\n\t[85] = PINGROUP(85, WEST, _, _, _, _, _, _, _, _, _),\n\t[86] = PINGROUP(86, WEST, qup0, gcc_gp1, atest, _, _, _, _, _, _),\n\t[87] = PINGROUP(87, EAST, pbs, qdss_gpio, _, _, _, _, _, _, _),\n\t[88] = PINGROUP(88, EAST, _, _, _, _, _, _, _, _, _),\n\t[89] = PINGROUP(89, WEST, usb_phy, atest, _, _, _, _, _, _, _),\n\t[90] = PINGROUP(90, EAST, mss_lte, pbs, qdss_gpio, _, _, _, _, _, _),\n\t[91] = PINGROUP(91, EAST, mss_lte, pbs, qdss_gpio, _, _, _, _, _, _),\n\t[92] = PINGROUP(92, WEST, _, _, _, _, _, _, _, _, _),\n\t[93] = PINGROUP(93, WEST, _, _, _, _, _, _, _, _, _),\n\t[94] = PINGROUP(94, WEST, _, qdss_gpio, wlan1_adc0, _, _, _, _, _, _),\n\t[95] = PINGROUP(95, WEST, nav_gpio, gp_pdm0, qdss_gpio, wlan1_adc1, _, _, _, _, _),\n\t[96] = PINGROUP(96, WEST, qup4, nav_gpio, mdp_vsync, gp_pdm1, sd_write, jitter_bist, qdss_cti, qdss_cti, _),\n\t[97] = PINGROUP(97, WEST, qup4, nav_gpio, mdp_vsync, gp_pdm2, jitter_bist, qdss_cti, qdss_cti, _, _),\n\t[98] = PINGROUP(98, SOUTH, _, _, _, _, _, _, _, _, _),\n\t[99] = PINGROUP(99, SOUTH, _, _, _, _, _, _, _, _, _),\n\t[100] = PINGROUP(100, SOUTH, atest, _, _, _, _, _, _, _, _),\n\t[101] = PINGROUP(101, SOUTH, atest, _, _, _, _, _, _, _, _),\n\t[102] = PINGROUP(102, SOUTH, _, phase_flag, dac_calib, ddr_pxi2, _, _, _, _, _),\n\t[103] = PINGROUP(103, SOUTH, _, phase_flag, dac_calib, ddr_pxi2, _, _, _, _, _),\n\t[104] = PINGROUP(104, SOUTH, _, phase_flag, qdss_gpio, dac_calib, ddr_pxi3, _, _, _, _),\n\t[105] = PINGROUP(105, SOUTH, _, phase_flag, qdss_gpio, dac_calib, ddr_pxi3, _, _, _, _),\n\t[106] = PINGROUP(106, SOUTH, nav_gpio, gcc_gp3, qdss_gpio, _, _, _, _, _, _),\n\t[107] = PINGROUP(107, SOUTH, nav_gpio, gcc_gp2, qdss_gpio, _, _, _, _, _, _),\n\t[108] = PINGROUP(108, SOUTH, nav_gpio, _, _, _, _, _, _, _, _),\n\t[109] = PINGROUP(109, SOUTH, _, qdss_gpio, _, _, _, _, _, _, _),\n\t[110] = PINGROUP(110, SOUTH, _, qdss_gpio, _, _, _, _, _, _, _),\n\t[111] = PINGROUP(111, SOUTH, _, _, _, _, _, _, _, _, _),\n\t[112] = PINGROUP(112, SOUTH, _, _, _, _, _, _, _, _, _),\n\t[113] = UFS_RESET(ufs_reset, 0x78000),\n\t[114] = SDC_QDSD_PINGROUP(sdc1_rclk, WEST, 0x75000, 15, 0),\n\t[115] = SDC_QDSD_PINGROUP(sdc1_clk, WEST, 0x75000, 13, 6),\n\t[116] = SDC_QDSD_PINGROUP(sdc1_cmd, WEST, 0x75000, 11, 3),\n\t[117] = SDC_QDSD_PINGROUP(sdc1_data, WEST, 0x75000, 9, 0),\n\t[118] = SDC_QDSD_PINGROUP(sdc2_clk, SOUTH, 0x73000, 14, 6),\n\t[119] = SDC_QDSD_PINGROUP(sdc2_cmd, SOUTH, 0x73000, 11, 3),\n\t[120] = SDC_QDSD_PINGROUP(sdc2_data, SOUTH, 0x73000, 9, 0),\n};\n\nstatic const struct msm_pinctrl_soc_data sm6115_tlmm = {\n\t.pins = sm6115_pins,\n\t.npins = ARRAY_SIZE(sm6115_pins),\n\t.functions = sm6115_functions,\n\t.nfunctions = ARRAY_SIZE(sm6115_functions),\n\t.groups = sm6115_groups,\n\t.ngroups = ARRAY_SIZE(sm6115_groups),\n\t.ngpios = 114,\n\t.tiles = sm6115_tiles,\n\t.ntiles = ARRAY_SIZE(sm6115_tiles),\n};\n\nstatic int sm6115_tlmm_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &sm6115_tlmm);\n}\n\nstatic const struct of_device_id sm6115_tlmm_of_match[] = {\n\t{ .compatible = \"qcom,sm6115-tlmm\", },\n\t{ }\n};\n\nstatic struct platform_driver sm6115_tlmm_driver = {\n\t.driver = {\n\t\t.name = \"sm6115-tlmm\",\n\t\t.of_match_table = sm6115_tlmm_of_match,\n\t},\n\t.probe = sm6115_tlmm_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init sm6115_tlmm_init(void)\n{\n\treturn platform_driver_register(&sm6115_tlmm_driver);\n}\narch_initcall(sm6115_tlmm_init);\n\nstatic void __exit sm6115_tlmm_exit(void)\n{\n\tplatform_driver_unregister(&sm6115_tlmm_driver);\n}\nmodule_exit(sm6115_tlmm_exit);\n\nMODULE_DESCRIPTION(\"QTI sm6115 tlmm driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, sm6115_tlmm_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}