###############################################################
#  Generated by:      Cadence Innovus 22.14-s061_1
#  OS:                Linux x86_64(Host ID kc-sse-tux01.umad.umsystem.edu)
#  Generated on:      Fri Sep 27 16:25:21 2024
#  Design:            uart_top
#  Command:           report_timing > timing_final.rpt
###############################################################
Path 1: MET Setup Check with Pin clk_divider/clk_count_reg[31]/CK 
Endpoint:   clk_divider/clk_count_reg[31]/D (^) checked with  leading edge of 
'clk_230400'
Beginpoint: clk_divider/clk_count_reg[0]/Q  (^) triggered by  leading edge of 
'clk_230400'
Path Groups: {clk_230400}
Analysis View: WORST
Other End Arrival Time         -0.001
- Setup                         0.109
+ Phase Shift                  43.403
- Uncertainty                   0.100
= Required Time                43.193
- Arrival Time                  4.055
= Slack Time                   39.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                       |             |          |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------+-------+---------+----------| 
     | clk_divider/clk_count_reg[0]          | CK ^        |          |       |  -0.002 |   39.135 | 
     | clk_divider/clk_count_reg[0]          | CK ^ -> Q ^ | DFFHQX1  | 0.210 |   0.208 |   39.345 | 
     | clk_divider/inc_add_102_27_g464__2883 | A ^ -> Y ^  | AND2XL   | 0.138 |   0.346 |   39.483 | 
     | clk_divider/inc_add_102_27_g462__9315 | B ^ -> Y ^  | AND2XL   | 0.127 |   0.473 |   39.610 | 
     | clk_divider/inc_add_102_27_g460__4733 | B ^ -> Y ^  | AND2XL   | 0.127 |   0.599 |   39.737 | 
     | clk_divider/inc_add_102_27_g458__5115 | B ^ -> Y ^  | AND2XL   | 0.129 |   0.729 |   39.866 | 
     | clk_divider/inc_add_102_27_g456__6131 | B ^ -> CO ^ | ADDHX1   | 0.137 |   0.865 |   40.003 | 
     | clk_divider/inc_add_102_27_g455__7098 | B ^ -> Y ^  | AND2XL   | 0.121 |   0.986 |   40.123 | 
     | clk_divider/inc_add_102_27_g453__5122 | B ^ -> Y v  | NAND2X1  | 0.100 |   1.086 |   40.223 | 
     | clk_divider/inc_add_102_27_g451__2802 | B v -> Y ^  | NOR2BX1  | 0.099 |   1.185 |   40.322 | 
     | clk_divider/inc_add_102_27_g449__3680 | B ^ -> Y ^  | AND2XL   | 0.142 |   1.327 |   40.464 | 
     | clk_divider/inc_add_102_27_g447__5526 | B ^ -> Y ^  | AND2XL   | 0.135 |   1.461 |   40.599 | 
     | clk_divider/inc_add_102_27_g445__4319 | B ^ -> CO ^ | ADDHX1   | 0.135 |   1.597 |   40.734 | 
     | clk_divider/inc_add_102_27_g444__6260 | B ^ -> Y ^  | AND2XL   | 0.119 |   1.716 |   40.853 | 
     | clk_divider/inc_add_102_27_g442__2398 | B ^ -> CO ^ | ADDHX1   | 0.135 |   1.851 |   40.988 | 
     | clk_divider/inc_add_102_27_g441__5477 | B ^ -> Y ^  | AND2XL   | 0.121 |   1.972 |   41.109 | 
     | clk_divider/inc_add_102_27_g439__7410 | B ^ -> Y v  | NAND2X1  | 0.092 |   2.064 |   41.201 | 
     | clk_divider/inc_add_102_27_g437__2346 | AN v -> Y v | NAND2BX1 | 0.139 |   2.203 |   41.341 | 
     | clk_divider/inc_add_102_27_g435__9945 | B v -> Y ^  | NOR2BX1  | 0.088 |   2.291 |   41.428 | 
     | clk_divider/inc_add_102_27_g433__6161 | B ^ -> Y ^  | AND2XL   | 0.140 |   2.431 |   41.569 | 
     | clk_divider/inc_add_102_27_g431__7482 | B ^ -> Y v  | NAND2X1  | 0.104 |   2.535 |   41.672 | 
     | clk_divider/inc_add_102_27_g429__1881 | B v -> Y ^  | NOR2BX1  | 0.100 |   2.635 |   41.773 | 
     | clk_divider/inc_add_102_27_g427__7098 | B ^ -> Y ^  | AND2XL   | 0.144 |   2.779 |   41.916 | 
     | clk_divider/inc_add_102_27_g425__5122 | B ^ -> Y v  | NAND2X1  | 0.103 |   2.882 |   42.019 | 
     | clk_divider/inc_add_102_27_g423__2802 | B v -> Y ^  | NOR2BX1  | 0.096 |   2.977 |   42.115 | 
     | clk_divider/inc_add_102_27_g421__3680 | B ^ -> Y ^  | AND2XL   | 0.137 |   3.114 |   42.251 | 
     | clk_divider/inc_add_102_27_g419__5526 | B ^ -> Y ^  | AND2XL   | 0.134 |   3.247 |   42.385 | 
     | clk_divider/inc_add_102_27_g417__4319 | B ^ -> Y v  | NAND2X1  | 0.101 |   3.348 |   42.485 | 
     | clk_divider/inc_add_102_27_g415__5107 | B v -> Y ^  | NOR2BX1  | 0.100 |   3.448 |   42.586 | 
     | clk_divider/inc_add_102_27_g413__5477 | B ^ -> Y v  | NAND2X1  | 0.114 |   3.562 |   42.699 | 
     | clk_divider/inc_add_102_27_g411__7410 | B v -> Y ^  | NOR2BX1  | 0.106 |   3.668 |   42.806 | 
     | clk_divider/inc_add_102_27_g409__2346 | B ^ -> Y v  | NAND2X1  | 0.097 |   3.765 |   42.902 | 
     | clk_divider/inc_add_102_27_g407__9945 | B v -> Y ^  | XNOR2X1  | 0.184 |   3.949 |   43.086 | 
     | clk_divider/g1215__2883               | B ^ -> Y ^  | AND2XL   | 0.107 |   4.055 |   43.193 | 
     | clk_divider/clk_count_reg[31]         | D ^         | DFFHQX1  | 0.000 |   4.055 |   43.193 | 
     +---------------------------------------------------------------------------------------------+ 


