.include "macros.inc"

.section .text

.global ftCo_CalcYScaledKnockback
ftCo_CalcYScaledKnockback:
/* 800CF594 000CC174  7C 08 02 A6 */	mflr r0
/* 800CF598 000CC178  3C 60 80 3C */	lis r3, .L_803C6F78@ha
/* 800CF59C 000CC17C  90 01 00 04 */	stw r0, 4(r1)
/* 800CF5A0 000CC180  94 21 FF C8 */	stwu r1, -0x38(r1)
/* 800CF5A4 000CC184  DB E1 00 30 */	stfd f31, 0x30(r1)
/* 800CF5A8 000CC188  FF E0 18 90 */	fmr f31, f3
/* 800CF5AC 000CC18C  DB C1 00 28 */	stfd f30, 0x28(r1)
/* 800CF5B0 000CC190  FF C0 10 90 */	fmr f30, f2
/* 800CF5B4 000CC194  DB A1 00 20 */	stfd f29, 0x20(r1)
/* 800CF5B8 000CC198  FF A0 08 90 */	fmr f29, f1
/* 800CF5BC 000CC19C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800CF5C0 000CC1A0  3B E3 6F 78 */	addi r31, r3, .L_803C6F78@l
/* 800CF5C4 000CC1A4  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CF5C8 000CC1A8  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CF5CC 000CC1AC  40 82 00 14 */	bne .L_800CF5E0
/* 800CF5D0 000CC1B0  38 7F 00 00 */	addi r3, r31, 0
/* 800CF5D4 000CC1B4  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CF5D8 000CC1B8  38 80 00 1E */	li r4, 0x1e
/* 800CF5DC 000CC1BC  48 2B 8C 45 */	bl __assert
.L_800CF5E0:
/* 800CF5E0 000CC1C0  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CF5E4 000CC1C4  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CF5E8 000CC1C8  40 82 00 0C */	bne .L_800CF5F4
/* 800CF5EC 000CC1CC  FC 20 E8 90 */	fmr f1, f29
/* 800CF5F0 000CC1D0  48 00 00 D8 */	b .L_800CF6C8
.L_800CF5F4:
/* 800CF5F4 000CC1D4  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CF5F8 000CC1D8  40 80 00 98 */	bge .L_800CF690
/* 800CF5FC 000CC1DC  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CF600 000CC1E0  40 82 00 14 */	bne .L_800CF614
/* 800CF604 000CC1E4  38 7F 00 00 */	addi r3, r31, 0
/* 800CF608 000CC1E8  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CF60C 000CC1EC  38 80 00 1E */	li r4, 0x1e
/* 800CF610 000CC1F0  48 2B 8C 11 */	bl __assert
.L_800CF614:
/* 800CF614 000CC1F4  FC 40 F8 50 */	fneg f2, f31
/* 800CF618 000CC1F8  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CF61C 000CC1FC  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 800CF620 000CC200  40 82 00 0C */	bne .L_800CF62C
/* 800CF624 000CC204  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF628 000CC208  48 00 00 60 */	b .L_800CF688
.L_800CF62C:
/* 800CF62C 000CC20C  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 800CF630 000CC210  40 80 00 20 */	bge .L_800CF650
/* 800CF634 000CC214  FC 40 F0 90 */	fmr f2, f30
/* 800CF638 000CC218  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CF63C 000CC21C  FC 60 F8 90 */	fmr f3, f31
/* 800CF640 000CC220  4B FF FF 55 */	bl ftCo_CalcYScaledKnockback
/* 800CF644 000CC224  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF648 000CC228  EC 00 08 24 */	fdivs f0, f0, f1
/* 800CF64C 000CC22C  48 00 00 3C */	b .L_800CF688
.L_800CF650:
/* 800CF650 000CC230  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF654 000CC234  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CF658 000CC238  4C 41 13 82 */	cror 2, 1, 2
/* 800CF65C 000CC23C  41 82 00 10 */	beq .L_800CF66C
/* 800CF660 000CC240  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 800CF664 000CC244  4C 40 13 82 */	cror 2, 0, 2
/* 800CF668 000CC248  40 82 00 18 */	bne .L_800CF680
.L_800CF66C:
/* 800CF66C 000CC24C  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CF670 000CC250  EC 1E 08 28 */	fsubs f0, f30, f1
/* 800CF674 000CC254  EC 00 00 72 */	fmuls f0, f0, f1
/* 800CF678 000CC258  EC 02 08 3A */	fmadds f0, f2, f0, f1
/* 800CF67C 000CC25C  48 00 00 0C */	b .L_800CF688
.L_800CF680:
/* 800CF680 000CC260  EC 00 07 B2 */	fmuls f0, f0, f30
/* 800CF684 000CC264  EC 00 10 24 */	fdivs f0, f0, f2
.L_800CF688:
/* 800CF688 000CC268  EC 3D 00 24 */	fdivs f1, f29, f0
/* 800CF68C 000CC26C  48 00 00 3C */	b .L_800CF6C8
.L_800CF690:
/* 800CF690 000CC270  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF694 000CC274  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CF698 000CC278  4C 41 13 82 */	cror 2, 1, 2
/* 800CF69C 000CC27C  41 82 00 10 */	beq .L_800CF6AC
/* 800CF6A0 000CC280  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CF6A4 000CC284  4C 40 13 82 */	cror 2, 0, 2
/* 800CF6A8 000CC288  40 82 00 18 */	bne .L_800CF6C0
.L_800CF6AC:
/* 800CF6AC 000CC28C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF6B0 000CC290  EC 1E 00 28 */	fsubs f0, f30, f0
/* 800CF6B4 000CC294  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CF6B8 000CC298  EC 3F E8 3A */	fmadds f1, f31, f0, f29
/* 800CF6BC 000CC29C  48 00 00 0C */	b .L_800CF6C8
.L_800CF6C0:
/* 800CF6C0 000CC2A0  EC 1D 07 B2 */	fmuls f0, f29, f30
/* 800CF6C4 000CC2A4  EC 20 F8 24 */	fdivs f1, f0, f31
.L_800CF6C8:
/* 800CF6C8 000CC2A8  80 01 00 3C */	lwz r0, 0x3c(r1)
/* 800CF6CC 000CC2AC  CB E1 00 30 */	lfd f31, 0x30(r1)
/* 800CF6D0 000CC2B0  CB C1 00 28 */	lfd f30, 0x28(r1)
/* 800CF6D4 000CC2B4  CB A1 00 20 */	lfd f29, 0x20(r1)
/* 800CF6D8 000CC2B8  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800CF6DC 000CC2BC  38 21 00 38 */	addi r1, r1, 0x38
/* 800CF6E0 000CC2C0  7C 08 03 A6 */	mtlr r0
/* 800CF6E4 000CC2C4  4E 80 00 20 */	blr

.global ftCo_800CF6E8
ftCo_800CF6E8:
/* 800CF6E8 000CC2C8  7C 08 02 A6 */	mflr r0
/* 800CF6EC 000CC2CC  3C 80 80 3C */	lis r4, .L_803C6F78@ha
/* 800CF6F0 000CC2D0  90 01 00 04 */	stw r0, 4(r1)
/* 800CF6F4 000CC2D4  94 21 FF C8 */	stwu r1, -0x38(r1)
/* 800CF6F8 000CC2D8  DB E1 00 30 */	stfd f31, 0x30(r1)
/* 800CF6FC 000CC2DC  FF E0 08 90 */	fmr f31, f1
/* 800CF700 000CC2E0  DB C1 00 28 */	stfd f30, 0x28(r1)
/* 800CF704 000CC2E4  DB A1 00 20 */	stfd f29, 0x20(r1)
/* 800CF708 000CC2E8  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800CF70C 000CC2EC  3B E4 6F 78 */	addi r31, r4, .L_803C6F78@l
/* 800CF710 000CC2F0  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800CF714 000CC2F4  7C 7E 1B 78 */	mr r30, r3
/* 800CF718 000CC2F8  93 A1 00 14 */	stw r29, 0x14(r1)
/* 800CF71C 000CC2FC  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF720 000CC300  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CF724 000CC304  41 82 15 70 */	beq .L_800D0C94
/* 800CF728 000CC308  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CF72C 000CC30C  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CF730 000CC310  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CF734 000CC314  C3 DE 00 0C */	lfs f30, 0xc(r30)
/* 800CF738 000CC318  C3 A3 00 10 */	lfs f29, 0x10(r3)
/* 800CF73C 000CC31C  40 82 00 14 */	bne .L_800CF750
/* 800CF740 000CC320  38 7F 00 00 */	addi r3, r31, 0
/* 800CF744 000CC324  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CF748 000CC328  38 80 00 1E */	li r4, 0x1e
/* 800CF74C 000CC32C  48 2B 8A D5 */	bl __assert
.L_800CF750:
/* 800CF750 000CC330  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CF754 000CC334  FC 00 E8 00 */	fcmpu cr0, f0, f29
/* 800CF758 000CC338  40 82 00 08 */	bne .L_800CF760
/* 800CF75C 000CC33C  48 00 00 5C */	b .L_800CF7B8
.L_800CF760:
/* 800CF760 000CC340  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 800CF764 000CC344  40 80 00 1C */	bge .L_800CF780
/* 800CF768 000CC348  FC 40 F8 90 */	fmr f2, f31
/* 800CF76C 000CC34C  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CF770 000CC350  FC 60 E8 50 */	fneg f3, f29
/* 800CF774 000CC354  4B FF FE 21 */	bl ftCo_CalcYScaledKnockback
/* 800CF778 000CC358  EF DE 08 24 */	fdivs f30, f30, f1
/* 800CF77C 000CC35C  48 00 00 3C */	b .L_800CF7B8
.L_800CF780:
/* 800CF780 000CC360  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF784 000CC364  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CF788 000CC368  4C 41 13 82 */	cror 2, 1, 2
/* 800CF78C 000CC36C  41 82 00 10 */	beq .L_800CF79C
/* 800CF790 000CC370  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 800CF794 000CC374  4C 40 13 82 */	cror 2, 0, 2
/* 800CF798 000CC378  40 82 00 18 */	bne .L_800CF7B0
.L_800CF79C:
/* 800CF79C 000CC37C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF7A0 000CC380  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CF7A4 000CC384  EC 00 07 B2 */	fmuls f0, f0, f30
/* 800CF7A8 000CC388  EF DD F0 3A */	fmadds f30, f29, f0, f30
/* 800CF7AC 000CC38C  48 00 00 0C */	b .L_800CF7B8
.L_800CF7B0:
/* 800CF7B0 000CC390  EC 1E 07 F2 */	fmuls f0, f30, f31
/* 800CF7B4 000CC394  EF C0 E8 24 */	fdivs f30, f0, f29
.L_800CF7B8:
/* 800CF7B8 000CC398  D3 DE 00 0C */	stfs f30, 0xc(r30)
/* 800CF7BC 000CC39C  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CF7C0 000CC3A0  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CF7C4 000CC3A4  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CF7C8 000CC3A8  C3 BE 00 10 */	lfs f29, 0x10(r30)
/* 800CF7CC 000CC3AC  C3 C3 00 14 */	lfs f30, 0x14(r3)
/* 800CF7D0 000CC3B0  40 82 00 14 */	bne .L_800CF7E4
/* 800CF7D4 000CC3B4  38 7F 00 00 */	addi r3, r31, 0
/* 800CF7D8 000CC3B8  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CF7DC 000CC3BC  38 80 00 1E */	li r4, 0x1e
/* 800CF7E0 000CC3C0  48 2B 8A 41 */	bl __assert
.L_800CF7E4:
/* 800CF7E4 000CC3C4  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CF7E8 000CC3C8  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CF7EC 000CC3CC  40 82 00 08 */	bne .L_800CF7F4
/* 800CF7F0 000CC3D0  48 00 00 5C */	b .L_800CF84C
.L_800CF7F4:
/* 800CF7F4 000CC3D4  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CF7F8 000CC3D8  40 80 00 1C */	bge .L_800CF814
/* 800CF7FC 000CC3DC  FC 40 F8 90 */	fmr f2, f31
/* 800CF800 000CC3E0  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CF804 000CC3E4  FC 60 F0 50 */	fneg f3, f30
/* 800CF808 000CC3E8  4B FF FD 8D */	bl ftCo_CalcYScaledKnockback
/* 800CF80C 000CC3EC  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CF810 000CC3F0  48 00 00 3C */	b .L_800CF84C
.L_800CF814:
/* 800CF814 000CC3F4  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF818 000CC3F8  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CF81C 000CC3FC  4C 41 13 82 */	cror 2, 1, 2
/* 800CF820 000CC400  41 82 00 10 */	beq .L_800CF830
/* 800CF824 000CC404  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CF828 000CC408  4C 40 13 82 */	cror 2, 0, 2
/* 800CF82C 000CC40C  40 82 00 18 */	bne .L_800CF844
.L_800CF830:
/* 800CF830 000CC410  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF834 000CC414  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CF838 000CC418  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CF83C 000CC41C  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CF840 000CC420  48 00 00 0C */	b .L_800CF84C
.L_800CF844:
/* 800CF844 000CC424  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CF848 000CC428  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CF84C:
/* 800CF84C 000CC42C  D3 BE 00 10 */	stfs f29, 0x10(r30)
/* 800CF850 000CC430  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CF854 000CC434  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CF858 000CC438  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CF85C 000CC43C  C3 BE 00 14 */	lfs f29, 0x14(r30)
/* 800CF860 000CC440  C3 C3 00 18 */	lfs f30, 0x18(r3)
/* 800CF864 000CC444  40 82 00 14 */	bne .L_800CF878
/* 800CF868 000CC448  38 7F 00 00 */	addi r3, r31, 0
/* 800CF86C 000CC44C  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CF870 000CC450  38 80 00 1E */	li r4, 0x1e
/* 800CF874 000CC454  48 2B 89 AD */	bl __assert
.L_800CF878:
/* 800CF878 000CC458  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CF87C 000CC45C  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CF880 000CC460  40 82 00 08 */	bne .L_800CF888
/* 800CF884 000CC464  48 00 00 5C */	b .L_800CF8E0
.L_800CF888:
/* 800CF888 000CC468  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CF88C 000CC46C  40 80 00 1C */	bge .L_800CF8A8
/* 800CF890 000CC470  FC 40 F8 90 */	fmr f2, f31
/* 800CF894 000CC474  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CF898 000CC478  FC 60 F0 50 */	fneg f3, f30
/* 800CF89C 000CC47C  4B FF FC F9 */	bl ftCo_CalcYScaledKnockback
/* 800CF8A0 000CC480  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CF8A4 000CC484  48 00 00 3C */	b .L_800CF8E0
.L_800CF8A8:
/* 800CF8A8 000CC488  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF8AC 000CC48C  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CF8B0 000CC490  4C 41 13 82 */	cror 2, 1, 2
/* 800CF8B4 000CC494  41 82 00 10 */	beq .L_800CF8C4
/* 800CF8B8 000CC498  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CF8BC 000CC49C  4C 40 13 82 */	cror 2, 0, 2
/* 800CF8C0 000CC4A0  40 82 00 18 */	bne .L_800CF8D8
.L_800CF8C4:
/* 800CF8C4 000CC4A4  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF8C8 000CC4A8  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CF8CC 000CC4AC  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CF8D0 000CC4B0  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CF8D4 000CC4B4  48 00 00 0C */	b .L_800CF8E0
.L_800CF8D8:
/* 800CF8D8 000CC4B8  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CF8DC 000CC4BC  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CF8E0:
/* 800CF8E0 000CC4C0  D3 BE 00 14 */	stfs f29, 0x14(r30)
/* 800CF8E4 000CC4C4  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CF8E8 000CC4C8  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CF8EC 000CC4CC  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CF8F0 000CC4D0  C3 BE 00 28 */	lfs f29, 0x28(r30)
/* 800CF8F4 000CC4D4  C3 C3 00 1C */	lfs f30, 0x1c(r3)
/* 800CF8F8 000CC4D8  40 82 00 14 */	bne .L_800CF90C
/* 800CF8FC 000CC4DC  38 7F 00 00 */	addi r3, r31, 0
/* 800CF900 000CC4E0  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CF904 000CC4E4  38 80 00 1E */	li r4, 0x1e
/* 800CF908 000CC4E8  48 2B 89 19 */	bl __assert
.L_800CF90C:
/* 800CF90C 000CC4EC  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CF910 000CC4F0  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CF914 000CC4F4  40 82 00 08 */	bne .L_800CF91C
/* 800CF918 000CC4F8  48 00 00 5C */	b .L_800CF974
.L_800CF91C:
/* 800CF91C 000CC4FC  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CF920 000CC500  40 80 00 1C */	bge .L_800CF93C
/* 800CF924 000CC504  FC 40 F8 90 */	fmr f2, f31
/* 800CF928 000CC508  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CF92C 000CC50C  FC 60 F0 50 */	fneg f3, f30
/* 800CF930 000CC510  4B FF FC 65 */	bl ftCo_CalcYScaledKnockback
/* 800CF934 000CC514  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CF938 000CC518  48 00 00 3C */	b .L_800CF974
.L_800CF93C:
/* 800CF93C 000CC51C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF940 000CC520  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CF944 000CC524  4C 41 13 82 */	cror 2, 1, 2
/* 800CF948 000CC528  41 82 00 10 */	beq .L_800CF958
/* 800CF94C 000CC52C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CF950 000CC530  4C 40 13 82 */	cror 2, 0, 2
/* 800CF954 000CC534  40 82 00 18 */	bne .L_800CF96C
.L_800CF958:
/* 800CF958 000CC538  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF95C 000CC53C  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CF960 000CC540  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CF964 000CC544  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CF968 000CC548  48 00 00 0C */	b .L_800CF974
.L_800CF96C:
/* 800CF96C 000CC54C  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CF970 000CC550  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CF974:
/* 800CF974 000CC554  D3 BE 00 28 */	stfs f29, 0x28(r30)
/* 800CF978 000CC558  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CF97C 000CC55C  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CF980 000CC560  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CF984 000CC564  C3 BE 00 2C */	lfs f29, 0x2c(r30)
/* 800CF988 000CC568  C3 C3 00 20 */	lfs f30, 0x20(r3)
/* 800CF98C 000CC56C  40 82 00 14 */	bne .L_800CF9A0
/* 800CF990 000CC570  38 7F 00 00 */	addi r3, r31, 0
/* 800CF994 000CC574  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CF998 000CC578  38 80 00 1E */	li r4, 0x1e
/* 800CF99C 000CC57C  48 2B 88 85 */	bl __assert
.L_800CF9A0:
/* 800CF9A0 000CC580  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CF9A4 000CC584  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CF9A8 000CC588  40 82 00 08 */	bne .L_800CF9B0
/* 800CF9AC 000CC58C  48 00 00 5C */	b .L_800CFA08
.L_800CF9B0:
/* 800CF9B0 000CC590  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CF9B4 000CC594  40 80 00 1C */	bge .L_800CF9D0
/* 800CF9B8 000CC598  FC 40 F8 90 */	fmr f2, f31
/* 800CF9BC 000CC59C  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CF9C0 000CC5A0  FC 60 F0 50 */	fneg f3, f30
/* 800CF9C4 000CC5A4  4B FF FB D1 */	bl ftCo_CalcYScaledKnockback
/* 800CF9C8 000CC5A8  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CF9CC 000CC5AC  48 00 00 3C */	b .L_800CFA08
.L_800CF9D0:
/* 800CF9D0 000CC5B0  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF9D4 000CC5B4  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CF9D8 000CC5B8  4C 41 13 82 */	cror 2, 1, 2
/* 800CF9DC 000CC5BC  41 82 00 10 */	beq .L_800CF9EC
/* 800CF9E0 000CC5C0  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CF9E4 000CC5C4  4C 40 13 82 */	cror 2, 0, 2
/* 800CF9E8 000CC5C8  40 82 00 18 */	bne .L_800CFA00
.L_800CF9EC:
/* 800CF9EC 000CC5CC  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CF9F0 000CC5D0  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CF9F4 000CC5D4  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CF9F8 000CC5D8  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CF9FC 000CC5DC  48 00 00 0C */	b .L_800CFA08
.L_800CFA00:
/* 800CFA00 000CC5E0  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CFA04 000CC5E4  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CFA08:
/* 800CFA08 000CC5E8  D3 BE 00 2C */	stfs f29, 0x2c(r30)
/* 800CFA0C 000CC5EC  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFA10 000CC5F0  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CFA14 000CC5F4  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CFA18 000CC5F8  C3 BE 00 38 */	lfs f29, 0x38(r30)
/* 800CFA1C 000CC5FC  C3 C3 00 24 */	lfs f30, 0x24(r3)
/* 800CFA20 000CC600  40 82 00 14 */	bne .L_800CFA34
/* 800CFA24 000CC604  38 7F 00 00 */	addi r3, r31, 0
/* 800CFA28 000CC608  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CFA2C 000CC60C  38 80 00 1E */	li r4, 0x1e
/* 800CFA30 000CC610  48 2B 87 F1 */	bl __assert
.L_800CFA34:
/* 800CFA34 000CC614  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFA38 000CC618  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CFA3C 000CC61C  40 82 00 08 */	bne .L_800CFA44
/* 800CFA40 000CC620  48 00 00 5C */	b .L_800CFA9C
.L_800CFA44:
/* 800CFA44 000CC624  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFA48 000CC628  40 80 00 1C */	bge .L_800CFA64
/* 800CFA4C 000CC62C  FC 40 F8 90 */	fmr f2, f31
/* 800CFA50 000CC630  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CFA54 000CC634  FC 60 F0 50 */	fneg f3, f30
/* 800CFA58 000CC638  4B FF FB 3D */	bl ftCo_CalcYScaledKnockback
/* 800CFA5C 000CC63C  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CFA60 000CC640  48 00 00 3C */	b .L_800CFA9C
.L_800CFA64:
/* 800CFA64 000CC644  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFA68 000CC648  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CFA6C 000CC64C  4C 41 13 82 */	cror 2, 1, 2
/* 800CFA70 000CC650  41 82 00 10 */	beq .L_800CFA80
/* 800CFA74 000CC654  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFA78 000CC658  4C 40 13 82 */	cror 2, 0, 2
/* 800CFA7C 000CC65C  40 82 00 18 */	bne .L_800CFA94
.L_800CFA80:
/* 800CFA80 000CC660  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFA84 000CC664  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CFA88 000CC668  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CFA8C 000CC66C  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CFA90 000CC670  48 00 00 0C */	b .L_800CFA9C
.L_800CFA94:
/* 800CFA94 000CC674  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CFA98 000CC678  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CFA9C:
/* 800CFA9C 000CC67C  D3 BE 00 38 */	stfs f29, 0x38(r30)
/* 800CFAA0 000CC680  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFAA4 000CC684  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CFAA8 000CC688  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CFAAC 000CC68C  C3 BE 00 40 */	lfs f29, 0x40(r30)
/* 800CFAB0 000CC690  C3 C3 00 28 */	lfs f30, 0x28(r3)
/* 800CFAB4 000CC694  40 82 00 14 */	bne .L_800CFAC8
/* 800CFAB8 000CC698  38 7F 00 00 */	addi r3, r31, 0
/* 800CFABC 000CC69C  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CFAC0 000CC6A0  38 80 00 1E */	li r4, 0x1e
/* 800CFAC4 000CC6A4  48 2B 87 5D */	bl __assert
.L_800CFAC8:
/* 800CFAC8 000CC6A8  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFACC 000CC6AC  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CFAD0 000CC6B0  40 82 00 08 */	bne .L_800CFAD8
/* 800CFAD4 000CC6B4  48 00 00 5C */	b .L_800CFB30
.L_800CFAD8:
/* 800CFAD8 000CC6B8  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFADC 000CC6BC  40 80 00 1C */	bge .L_800CFAF8
/* 800CFAE0 000CC6C0  FC 40 F8 90 */	fmr f2, f31
/* 800CFAE4 000CC6C4  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CFAE8 000CC6C8  FC 60 F0 50 */	fneg f3, f30
/* 800CFAEC 000CC6CC  4B FF FA A9 */	bl ftCo_CalcYScaledKnockback
/* 800CFAF0 000CC6D0  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CFAF4 000CC6D4  48 00 00 3C */	b .L_800CFB30
.L_800CFAF8:
/* 800CFAF8 000CC6D8  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFAFC 000CC6DC  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CFB00 000CC6E0  4C 41 13 82 */	cror 2, 1, 2
/* 800CFB04 000CC6E4  41 82 00 10 */	beq .L_800CFB14
/* 800CFB08 000CC6E8  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFB0C 000CC6EC  4C 40 13 82 */	cror 2, 0, 2
/* 800CFB10 000CC6F0  40 82 00 18 */	bne .L_800CFB28
.L_800CFB14:
/* 800CFB14 000CC6F4  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFB18 000CC6F8  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CFB1C 000CC6FC  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CFB20 000CC700  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CFB24 000CC704  48 00 00 0C */	b .L_800CFB30
.L_800CFB28:
/* 800CFB28 000CC708  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CFB2C 000CC70C  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CFB30:
/* 800CFB30 000CC710  D3 BE 00 40 */	stfs f29, 0x40(r30)
/* 800CFB34 000CC714  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFB38 000CC718  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CFB3C 000CC71C  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CFB40 000CC720  C3 BE 00 4C */	lfs f29, 0x4c(r30)
/* 800CFB44 000CC724  C3 C3 00 2C */	lfs f30, 0x2c(r3)
/* 800CFB48 000CC728  40 82 00 14 */	bne .L_800CFB5C
/* 800CFB4C 000CC72C  38 7F 00 00 */	addi r3, r31, 0
/* 800CFB50 000CC730  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CFB54 000CC734  38 80 00 1E */	li r4, 0x1e
/* 800CFB58 000CC738  48 2B 86 C9 */	bl __assert
.L_800CFB5C:
/* 800CFB5C 000CC73C  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFB60 000CC740  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CFB64 000CC744  40 82 00 08 */	bne .L_800CFB6C
/* 800CFB68 000CC748  48 00 00 5C */	b .L_800CFBC4
.L_800CFB6C:
/* 800CFB6C 000CC74C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFB70 000CC750  40 80 00 1C */	bge .L_800CFB8C
/* 800CFB74 000CC754  FC 40 F8 90 */	fmr f2, f31
/* 800CFB78 000CC758  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CFB7C 000CC75C  FC 60 F0 50 */	fneg f3, f30
/* 800CFB80 000CC760  4B FF FA 15 */	bl ftCo_CalcYScaledKnockback
/* 800CFB84 000CC764  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CFB88 000CC768  48 00 00 3C */	b .L_800CFBC4
.L_800CFB8C:
/* 800CFB8C 000CC76C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFB90 000CC770  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CFB94 000CC774  4C 41 13 82 */	cror 2, 1, 2
/* 800CFB98 000CC778  41 82 00 10 */	beq .L_800CFBA8
/* 800CFB9C 000CC77C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFBA0 000CC780  4C 40 13 82 */	cror 2, 0, 2
/* 800CFBA4 000CC784  40 82 00 18 */	bne .L_800CFBBC
.L_800CFBA8:
/* 800CFBA8 000CC788  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFBAC 000CC78C  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CFBB0 000CC790  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CFBB4 000CC794  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CFBB8 000CC798  48 00 00 0C */	b .L_800CFBC4
.L_800CFBBC:
/* 800CFBBC 000CC79C  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CFBC0 000CC7A0  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CFBC4:
/* 800CFBC4 000CC7A4  D3 BE 00 4C */	stfs f29, 0x4c(r30)
/* 800CFBC8 000CC7A8  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFBCC 000CC7AC  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CFBD0 000CC7B0  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CFBD4 000CC7B4  C3 BE 00 5C */	lfs f29, 0x5c(r30)
/* 800CFBD8 000CC7B8  C3 C3 00 30 */	lfs f30, 0x30(r3)
/* 800CFBDC 000CC7BC  40 82 00 14 */	bne .L_800CFBF0
/* 800CFBE0 000CC7C0  38 7F 00 00 */	addi r3, r31, 0
/* 800CFBE4 000CC7C4  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CFBE8 000CC7C8  38 80 00 1E */	li r4, 0x1e
/* 800CFBEC 000CC7CC  48 2B 86 35 */	bl __assert
.L_800CFBF0:
/* 800CFBF0 000CC7D0  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFBF4 000CC7D4  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CFBF8 000CC7D8  40 82 00 08 */	bne .L_800CFC00
/* 800CFBFC 000CC7DC  48 00 00 5C */	b .L_800CFC58
.L_800CFC00:
/* 800CFC00 000CC7E0  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFC04 000CC7E4  40 80 00 1C */	bge .L_800CFC20
/* 800CFC08 000CC7E8  FC 40 F8 90 */	fmr f2, f31
/* 800CFC0C 000CC7EC  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CFC10 000CC7F0  FC 60 F0 50 */	fneg f3, f30
/* 800CFC14 000CC7F4  4B FF F9 81 */	bl ftCo_CalcYScaledKnockback
/* 800CFC18 000CC7F8  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CFC1C 000CC7FC  48 00 00 3C */	b .L_800CFC58
.L_800CFC20:
/* 800CFC20 000CC800  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFC24 000CC804  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CFC28 000CC808  4C 41 13 82 */	cror 2, 1, 2
/* 800CFC2C 000CC80C  41 82 00 10 */	beq .L_800CFC3C
/* 800CFC30 000CC810  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFC34 000CC814  4C 40 13 82 */	cror 2, 0, 2
/* 800CFC38 000CC818  40 82 00 18 */	bne .L_800CFC50
.L_800CFC3C:
/* 800CFC3C 000CC81C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFC40 000CC820  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CFC44 000CC824  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CFC48 000CC828  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CFC4C 000CC82C  48 00 00 0C */	b .L_800CFC58
.L_800CFC50:
/* 800CFC50 000CC830  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CFC54 000CC834  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CFC58:
/* 800CFC58 000CC838  D3 BE 00 5C */	stfs f29, 0x5c(r30)
/* 800CFC5C 000CC83C  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFC60 000CC840  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CFC64 000CC844  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CFC68 000CC848  C3 BE 00 60 */	lfs f29, 0x60(r30)
/* 800CFC6C 000CC84C  C3 C3 00 34 */	lfs f30, 0x34(r3)
/* 800CFC70 000CC850  40 82 00 14 */	bne .L_800CFC84
/* 800CFC74 000CC854  38 7F 00 00 */	addi r3, r31, 0
/* 800CFC78 000CC858  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CFC7C 000CC85C  38 80 00 1E */	li r4, 0x1e
/* 800CFC80 000CC860  48 2B 85 A1 */	bl __assert
.L_800CFC84:
/* 800CFC84 000CC864  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFC88 000CC868  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CFC8C 000CC86C  40 82 00 08 */	bne .L_800CFC94
/* 800CFC90 000CC870  48 00 00 5C */	b .L_800CFCEC
.L_800CFC94:
/* 800CFC94 000CC874  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFC98 000CC878  40 80 00 1C */	bge .L_800CFCB4
/* 800CFC9C 000CC87C  FC 40 F8 90 */	fmr f2, f31
/* 800CFCA0 000CC880  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CFCA4 000CC884  FC 60 F0 50 */	fneg f3, f30
/* 800CFCA8 000CC888  4B FF F8 ED */	bl ftCo_CalcYScaledKnockback
/* 800CFCAC 000CC88C  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CFCB0 000CC890  48 00 00 3C */	b .L_800CFCEC
.L_800CFCB4:
/* 800CFCB4 000CC894  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFCB8 000CC898  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CFCBC 000CC89C  4C 41 13 82 */	cror 2, 1, 2
/* 800CFCC0 000CC8A0  41 82 00 10 */	beq .L_800CFCD0
/* 800CFCC4 000CC8A4  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFCC8 000CC8A8  4C 40 13 82 */	cror 2, 0, 2
/* 800CFCCC 000CC8AC  40 82 00 18 */	bne .L_800CFCE4
.L_800CFCD0:
/* 800CFCD0 000CC8B0  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFCD4 000CC8B4  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CFCD8 000CC8B8  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CFCDC 000CC8BC  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CFCE0 000CC8C0  48 00 00 0C */	b .L_800CFCEC
.L_800CFCE4:
/* 800CFCE4 000CC8C4  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CFCE8 000CC8C8  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CFCEC:
/* 800CFCEC 000CC8CC  D3 BE 00 60 */	stfs f29, 0x60(r30)
/* 800CFCF0 000CC8D0  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFCF4 000CC8D4  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CFCF8 000CC8D8  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CFCFC 000CC8DC  C3 BE 00 64 */	lfs f29, 0x64(r30)
/* 800CFD00 000CC8E0  C3 C3 00 38 */	lfs f30, 0x38(r3)
/* 800CFD04 000CC8E4  40 82 00 14 */	bne .L_800CFD18
/* 800CFD08 000CC8E8  38 7F 00 00 */	addi r3, r31, 0
/* 800CFD0C 000CC8EC  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CFD10 000CC8F0  38 80 00 1E */	li r4, 0x1e
/* 800CFD14 000CC8F4  48 2B 85 0D */	bl __assert
.L_800CFD18:
/* 800CFD18 000CC8F8  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFD1C 000CC8FC  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CFD20 000CC900  40 82 00 08 */	bne .L_800CFD28
/* 800CFD24 000CC904  48 00 00 5C */	b .L_800CFD80
.L_800CFD28:
/* 800CFD28 000CC908  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFD2C 000CC90C  40 80 00 1C */	bge .L_800CFD48
/* 800CFD30 000CC910  FC 40 F8 90 */	fmr f2, f31
/* 800CFD34 000CC914  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CFD38 000CC918  FC 60 F0 50 */	fneg f3, f30
/* 800CFD3C 000CC91C  4B FF F8 59 */	bl ftCo_CalcYScaledKnockback
/* 800CFD40 000CC920  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CFD44 000CC924  48 00 00 3C */	b .L_800CFD80
.L_800CFD48:
/* 800CFD48 000CC928  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFD4C 000CC92C  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CFD50 000CC930  4C 41 13 82 */	cror 2, 1, 2
/* 800CFD54 000CC934  41 82 00 10 */	beq .L_800CFD64
/* 800CFD58 000CC938  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFD5C 000CC93C  4C 40 13 82 */	cror 2, 0, 2
/* 800CFD60 000CC940  40 82 00 18 */	bne .L_800CFD78
.L_800CFD64:
/* 800CFD64 000CC944  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFD68 000CC948  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CFD6C 000CC94C  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CFD70 000CC950  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CFD74 000CC954  48 00 00 0C */	b .L_800CFD80
.L_800CFD78:
/* 800CFD78 000CC958  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CFD7C 000CC95C  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CFD80:
/* 800CFD80 000CC960  D3 BE 00 64 */	stfs f29, 0x64(r30)
/* 800CFD84 000CC964  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFD88 000CC968  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CFD8C 000CC96C  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CFD90 000CC970  C3 BE 00 68 */	lfs f29, 0x68(r30)
/* 800CFD94 000CC974  C3 C3 00 3C */	lfs f30, 0x3c(r3)
/* 800CFD98 000CC978  40 82 00 14 */	bne .L_800CFDAC
/* 800CFD9C 000CC97C  38 7F 00 00 */	addi r3, r31, 0
/* 800CFDA0 000CC980  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CFDA4 000CC984  38 80 00 1E */	li r4, 0x1e
/* 800CFDA8 000CC988  48 2B 84 79 */	bl __assert
.L_800CFDAC:
/* 800CFDAC 000CC98C  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFDB0 000CC990  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CFDB4 000CC994  40 82 00 08 */	bne .L_800CFDBC
/* 800CFDB8 000CC998  48 00 00 5C */	b .L_800CFE14
.L_800CFDBC:
/* 800CFDBC 000CC99C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFDC0 000CC9A0  40 80 00 1C */	bge .L_800CFDDC
/* 800CFDC4 000CC9A4  FC 40 F8 90 */	fmr f2, f31
/* 800CFDC8 000CC9A8  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CFDCC 000CC9AC  FC 60 F0 50 */	fneg f3, f30
/* 800CFDD0 000CC9B0  4B FF F7 C5 */	bl ftCo_CalcYScaledKnockback
/* 800CFDD4 000CC9B4  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CFDD8 000CC9B8  48 00 00 3C */	b .L_800CFE14
.L_800CFDDC:
/* 800CFDDC 000CC9BC  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFDE0 000CC9C0  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CFDE4 000CC9C4  4C 41 13 82 */	cror 2, 1, 2
/* 800CFDE8 000CC9C8  41 82 00 10 */	beq .L_800CFDF8
/* 800CFDEC 000CC9CC  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFDF0 000CC9D0  4C 40 13 82 */	cror 2, 0, 2
/* 800CFDF4 000CC9D4  40 82 00 18 */	bne .L_800CFE0C
.L_800CFDF8:
/* 800CFDF8 000CC9D8  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFDFC 000CC9DC  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CFE00 000CC9E0  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CFE04 000CC9E4  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CFE08 000CC9E8  48 00 00 0C */	b .L_800CFE14
.L_800CFE0C:
/* 800CFE0C 000CC9EC  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CFE10 000CC9F0  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CFE14:
/* 800CFE14 000CC9F4  D3 BE 00 68 */	stfs f29, 0x68(r30)
/* 800CFE18 000CC9F8  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFE1C 000CC9FC  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CFE20 000CCA00  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CFE24 000CCA04  C3 BE 00 6C */	lfs f29, 0x6c(r30)
/* 800CFE28 000CCA08  C3 C3 00 40 */	lfs f30, 0x40(r3)
/* 800CFE2C 000CCA0C  40 82 00 14 */	bne .L_800CFE40
/* 800CFE30 000CCA10  38 7F 00 00 */	addi r3, r31, 0
/* 800CFE34 000CCA14  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CFE38 000CCA18  38 80 00 1E */	li r4, 0x1e
/* 800CFE3C 000CCA1C  48 2B 83 E5 */	bl __assert
.L_800CFE40:
/* 800CFE40 000CCA20  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFE44 000CCA24  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CFE48 000CCA28  40 82 00 08 */	bne .L_800CFE50
/* 800CFE4C 000CCA2C  48 00 00 5C */	b .L_800CFEA8
.L_800CFE50:
/* 800CFE50 000CCA30  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFE54 000CCA34  40 80 00 1C */	bge .L_800CFE70
/* 800CFE58 000CCA38  FC 40 F8 90 */	fmr f2, f31
/* 800CFE5C 000CCA3C  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CFE60 000CCA40  FC 60 F0 50 */	fneg f3, f30
/* 800CFE64 000CCA44  4B FF F7 31 */	bl ftCo_CalcYScaledKnockback
/* 800CFE68 000CCA48  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CFE6C 000CCA4C  48 00 00 3C */	b .L_800CFEA8
.L_800CFE70:
/* 800CFE70 000CCA50  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFE74 000CCA54  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CFE78 000CCA58  4C 41 13 82 */	cror 2, 1, 2
/* 800CFE7C 000CCA5C  41 82 00 10 */	beq .L_800CFE8C
/* 800CFE80 000CCA60  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFE84 000CCA64  4C 40 13 82 */	cror 2, 0, 2
/* 800CFE88 000CCA68  40 82 00 18 */	bne .L_800CFEA0
.L_800CFE8C:
/* 800CFE8C 000CCA6C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFE90 000CCA70  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CFE94 000CCA74  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CFE98 000CCA78  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CFE9C 000CCA7C  48 00 00 0C */	b .L_800CFEA8
.L_800CFEA0:
/* 800CFEA0 000CCA80  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CFEA4 000CCA84  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CFEA8:
/* 800CFEA8 000CCA88  D3 BE 00 6C */	stfs f29, 0x6c(r30)
/* 800CFEAC 000CCA8C  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFEB0 000CCA90  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CFEB4 000CCA94  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CFEB8 000CCA98  C3 BE 00 74 */	lfs f29, 0x74(r30)
/* 800CFEBC 000CCA9C  C3 C3 00 44 */	lfs f30, 0x44(r3)
/* 800CFEC0 000CCAA0  40 82 00 14 */	bne .L_800CFED4
/* 800CFEC4 000CCAA4  38 7F 00 00 */	addi r3, r31, 0
/* 800CFEC8 000CCAA8  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CFECC 000CCAAC  38 80 00 1E */	li r4, 0x1e
/* 800CFED0 000CCAB0  48 2B 83 51 */	bl __assert
.L_800CFED4:
/* 800CFED4 000CCAB4  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFED8 000CCAB8  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CFEDC 000CCABC  40 82 00 08 */	bne .L_800CFEE4
/* 800CFEE0 000CCAC0  48 00 00 5C */	b .L_800CFF3C
.L_800CFEE4:
/* 800CFEE4 000CCAC4  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFEE8 000CCAC8  40 80 00 1C */	bge .L_800CFF04
/* 800CFEEC 000CCACC  FC 40 F8 90 */	fmr f2, f31
/* 800CFEF0 000CCAD0  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CFEF4 000CCAD4  FC 60 F0 50 */	fneg f3, f30
/* 800CFEF8 000CCAD8  4B FF F6 9D */	bl ftCo_CalcYScaledKnockback
/* 800CFEFC 000CCADC  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CFF00 000CCAE0  48 00 00 3C */	b .L_800CFF3C
.L_800CFF04:
/* 800CFF04 000CCAE4  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFF08 000CCAE8  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CFF0C 000CCAEC  4C 41 13 82 */	cror 2, 1, 2
/* 800CFF10 000CCAF0  41 82 00 10 */	beq .L_800CFF20
/* 800CFF14 000CCAF4  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFF18 000CCAF8  4C 40 13 82 */	cror 2, 0, 2
/* 800CFF1C 000CCAFC  40 82 00 18 */	bne .L_800CFF34
.L_800CFF20:
/* 800CFF20 000CCB00  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFF24 000CCB04  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CFF28 000CCB08  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CFF2C 000CCB0C  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CFF30 000CCB10  48 00 00 0C */	b .L_800CFF3C
.L_800CFF34:
/* 800CFF34 000CCB14  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CFF38 000CCB18  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CFF3C:
/* 800CFF3C 000CCB1C  D3 BE 00 74 */	stfs f29, 0x74(r30)
/* 800CFF40 000CCB20  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFF44 000CCB24  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CFF48 000CCB28  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CFF4C 000CCB2C  C3 BE 00 88 */	lfs f29, 0x88(r30)
/* 800CFF50 000CCB30  C3 C3 00 48 */	lfs f30, 0x48(r3)
/* 800CFF54 000CCB34  40 82 00 14 */	bne .L_800CFF68
/* 800CFF58 000CCB38  38 7F 00 00 */	addi r3, r31, 0
/* 800CFF5C 000CCB3C  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CFF60 000CCB40  38 80 00 1E */	li r4, 0x1e
/* 800CFF64 000CCB44  48 2B 82 BD */	bl __assert
.L_800CFF68:
/* 800CFF68 000CCB48  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFF6C 000CCB4C  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800CFF70 000CCB50  40 82 00 08 */	bne .L_800CFF78
/* 800CFF74 000CCB54  48 00 00 5C */	b .L_800CFFD0
.L_800CFF78:
/* 800CFF78 000CCB58  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFF7C 000CCB5C  40 80 00 1C */	bge .L_800CFF98
/* 800CFF80 000CCB60  FC 40 F8 90 */	fmr f2, f31
/* 800CFF84 000CCB64  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800CFF88 000CCB68  FC 60 F0 50 */	fneg f3, f30
/* 800CFF8C 000CCB6C  4B FF F6 09 */	bl ftCo_CalcYScaledKnockback
/* 800CFF90 000CCB70  EF BD 08 24 */	fdivs f29, f29, f1
/* 800CFF94 000CCB74  48 00 00 3C */	b .L_800CFFD0
.L_800CFF98:
/* 800CFF98 000CCB78  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFF9C 000CCB7C  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800CFFA0 000CCB80  4C 41 13 82 */	cror 2, 1, 2
/* 800CFFA4 000CCB84  41 82 00 10 */	beq .L_800CFFB4
/* 800CFFA8 000CCB88  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800CFFAC 000CCB8C  4C 40 13 82 */	cror 2, 0, 2
/* 800CFFB0 000CCB90  40 82 00 18 */	bne .L_800CFFC8
.L_800CFFB4:
/* 800CFFB4 000CCB94  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800CFFB8 000CCB98  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800CFFBC 000CCB9C  EC 00 07 72 */	fmuls f0, f0, f29
/* 800CFFC0 000CCBA0  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800CFFC4 000CCBA4  48 00 00 0C */	b .L_800CFFD0
.L_800CFFC8:
/* 800CFFC8 000CCBA8  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800CFFCC 000CCBAC  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800CFFD0:
/* 800CFFD0 000CCBB0  D3 BE 00 88 */	stfs f29, 0x88(r30)
/* 800CFFD4 000CCBB4  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800CFFD8 000CCBB8  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800CFFDC 000CCBBC  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800CFFE0 000CCBC0  C3 BE 00 94 */	lfs f29, 0x94(r30)
/* 800CFFE4 000CCBC4  C3 C3 00 4C */	lfs f30, 0x4c(r3)
/* 800CFFE8 000CCBC8  40 82 00 14 */	bne .L_800CFFFC
/* 800CFFEC 000CCBCC  38 7F 00 00 */	addi r3, r31, 0
/* 800CFFF0 000CCBD0  38 BF 00 10 */	addi r5, r31, 0x10
/* 800CFFF4 000CCBD4  38 80 00 1E */	li r4, 0x1e
/* 800CFFF8 000CCBD8  48 2B 82 29 */	bl __assert
.L_800CFFFC:
/* 800CFFFC 000CCBDC  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0000 000CCBE0  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0004 000CCBE4  40 82 00 08 */	bne .L_800D000C
/* 800D0008 000CCBE8  48 00 00 5C */	b .L_800D0064
.L_800D000C:
/* 800D000C 000CCBEC  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0010 000CCBF0  40 80 00 1C */	bge .L_800D002C
/* 800D0014 000CCBF4  FC 40 F8 90 */	fmr f2, f31
/* 800D0018 000CCBF8  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D001C 000CCBFC  FC 60 F0 50 */	fneg f3, f30
/* 800D0020 000CCC00  4B FF F5 75 */	bl ftCo_CalcYScaledKnockback
/* 800D0024 000CCC04  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D0028 000CCC08  48 00 00 3C */	b .L_800D0064
.L_800D002C:
/* 800D002C 000CCC0C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0030 000CCC10  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D0034 000CCC14  4C 41 13 82 */	cror 2, 1, 2
/* 800D0038 000CCC18  41 82 00 10 */	beq .L_800D0048
/* 800D003C 000CCC1C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0040 000CCC20  4C 40 13 82 */	cror 2, 0, 2
/* 800D0044 000CCC24  40 82 00 18 */	bne .L_800D005C
.L_800D0048:
/* 800D0048 000CCC28  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D004C 000CCC2C  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0050 000CCC30  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D0054 000CCC34  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0058 000CCC38  48 00 00 0C */	b .L_800D0064
.L_800D005C:
/* 800D005C 000CCC3C  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0060 000CCC40  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D0064:
/* 800D0064 000CCC44  D3 BE 00 94 */	stfs f29, 0x94(r30)
/* 800D0068 000CCC48  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D006C 000CCC4C  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0070 000CCC50  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D0074 000CCC54  C3 BE 00 A8 */	lfs f29, 0xa8(r30)
/* 800D0078 000CCC58  C3 C3 00 50 */	lfs f30, 0x50(r3)
/* 800D007C 000CCC5C  40 82 00 14 */	bne .L_800D0090
/* 800D0080 000CCC60  38 7F 00 00 */	addi r3, r31, 0
/* 800D0084 000CCC64  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D0088 000CCC68  38 80 00 1E */	li r4, 0x1e
/* 800D008C 000CCC6C  48 2B 81 95 */	bl __assert
.L_800D0090:
/* 800D0090 000CCC70  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0094 000CCC74  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0098 000CCC78  40 82 00 08 */	bne .L_800D00A0
/* 800D009C 000CCC7C  48 00 00 5C */	b .L_800D00F8
.L_800D00A0:
/* 800D00A0 000CCC80  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D00A4 000CCC84  40 80 00 1C */	bge .L_800D00C0
/* 800D00A8 000CCC88  FC 40 F8 90 */	fmr f2, f31
/* 800D00AC 000CCC8C  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D00B0 000CCC90  FC 60 F0 50 */	fneg f3, f30
/* 800D00B4 000CCC94  4B FF F4 E1 */	bl ftCo_CalcYScaledKnockback
/* 800D00B8 000CCC98  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D00BC 000CCC9C  48 00 00 3C */	b .L_800D00F8
.L_800D00C0:
/* 800D00C0 000CCCA0  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D00C4 000CCCA4  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D00C8 000CCCA8  4C 41 13 82 */	cror 2, 1, 2
/* 800D00CC 000CCCAC  41 82 00 10 */	beq .L_800D00DC
/* 800D00D0 000CCCB0  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D00D4 000CCCB4  4C 40 13 82 */	cror 2, 0, 2
/* 800D00D8 000CCCB8  40 82 00 18 */	bne .L_800D00F0
.L_800D00DC:
/* 800D00DC 000CCCBC  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D00E0 000CCCC0  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D00E4 000CCCC4  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D00E8 000CCCC8  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D00EC 000CCCCC  48 00 00 0C */	b .L_800D00F8
.L_800D00F0:
/* 800D00F0 000CCCD0  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D00F4 000CCCD4  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D00F8:
/* 800D00F8 000CCCD8  D3 BE 00 A8 */	stfs f29, 0xa8(r30)
/* 800D00FC 000CCCDC  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0100 000CCCE0  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0104 000CCCE4  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D0108 000CCCE8  C3 BE 00 AC */	lfs f29, 0xac(r30)
/* 800D010C 000CCCEC  C3 C3 00 54 */	lfs f30, 0x54(r3)
/* 800D0110 000CCCF0  40 82 00 14 */	bne .L_800D0124
/* 800D0114 000CCCF4  38 7F 00 00 */	addi r3, r31, 0
/* 800D0118 000CCCF8  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D011C 000CCCFC  38 80 00 1E */	li r4, 0x1e
/* 800D0120 000CCD00  48 2B 81 01 */	bl __assert
.L_800D0124:
/* 800D0124 000CCD04  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0128 000CCD08  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D012C 000CCD0C  40 82 00 08 */	bne .L_800D0134
/* 800D0130 000CCD10  48 00 00 5C */	b .L_800D018C
.L_800D0134:
/* 800D0134 000CCD14  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0138 000CCD18  40 80 00 1C */	bge .L_800D0154
/* 800D013C 000CCD1C  FC 40 F8 90 */	fmr f2, f31
/* 800D0140 000CCD20  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0144 000CCD24  FC 60 F0 50 */	fneg f3, f30
/* 800D0148 000CCD28  4B FF F4 4D */	bl ftCo_CalcYScaledKnockback
/* 800D014C 000CCD2C  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D0150 000CCD30  48 00 00 3C */	b .L_800D018C
.L_800D0154:
/* 800D0154 000CCD34  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0158 000CCD38  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D015C 000CCD3C  4C 41 13 82 */	cror 2, 1, 2
/* 800D0160 000CCD40  41 82 00 10 */	beq .L_800D0170
/* 800D0164 000CCD44  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0168 000CCD48  4C 40 13 82 */	cror 2, 0, 2
/* 800D016C 000CCD4C  40 82 00 18 */	bne .L_800D0184
.L_800D0170:
/* 800D0170 000CCD50  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0174 000CCD54  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0178 000CCD58  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D017C 000CCD5C  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0180 000CCD60  48 00 00 0C */	b .L_800D018C
.L_800D0184:
/* 800D0184 000CCD64  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0188 000CCD68  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D018C:
/* 800D018C 000CCD6C  D3 BE 00 AC */	stfs f29, 0xac(r30)
/* 800D0190 000CCD70  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0194 000CCD74  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0198 000CCD78  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D019C 000CCD7C  C3 BE 00 B0 */	lfs f29, 0xb0(r30)
/* 800D01A0 000CCD80  C3 C3 00 58 */	lfs f30, 0x58(r3)
/* 800D01A4 000CCD84  40 82 00 14 */	bne .L_800D01B8
/* 800D01A8 000CCD88  38 7F 00 00 */	addi r3, r31, 0
/* 800D01AC 000CCD8C  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D01B0 000CCD90  38 80 00 1E */	li r4, 0x1e
/* 800D01B4 000CCD94  48 2B 80 6D */	bl __assert
.L_800D01B8:
/* 800D01B8 000CCD98  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D01BC 000CCD9C  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D01C0 000CCDA0  40 82 00 08 */	bne .L_800D01C8
/* 800D01C4 000CCDA4  48 00 00 5C */	b .L_800D0220
.L_800D01C8:
/* 800D01C8 000CCDA8  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D01CC 000CCDAC  40 80 00 1C */	bge .L_800D01E8
/* 800D01D0 000CCDB0  FC 40 F8 90 */	fmr f2, f31
/* 800D01D4 000CCDB4  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D01D8 000CCDB8  FC 60 F0 50 */	fneg f3, f30
/* 800D01DC 000CCDBC  4B FF F3 B9 */	bl ftCo_CalcYScaledKnockback
/* 800D01E0 000CCDC0  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D01E4 000CCDC4  48 00 00 3C */	b .L_800D0220
.L_800D01E8:
/* 800D01E8 000CCDC8  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D01EC 000CCDCC  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D01F0 000CCDD0  4C 41 13 82 */	cror 2, 1, 2
/* 800D01F4 000CCDD4  41 82 00 10 */	beq .L_800D0204
/* 800D01F8 000CCDD8  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D01FC 000CCDDC  4C 40 13 82 */	cror 2, 0, 2
/* 800D0200 000CCDE0  40 82 00 18 */	bne .L_800D0218
.L_800D0204:
/* 800D0204 000CCDE4  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0208 000CCDE8  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D020C 000CCDEC  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D0210 000CCDF0  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0214 000CCDF4  48 00 00 0C */	b .L_800D0220
.L_800D0218:
/* 800D0218 000CCDF8  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D021C 000CCDFC  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D0220:
/* 800D0220 000CCE00  D3 BE 00 B0 */	stfs f29, 0xb0(r30)
/* 800D0224 000CCE04  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0228 000CCE08  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D022C 000CCE0C  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D0230 000CCE10  C3 BE 00 B4 */	lfs f29, 0xb4(r30)
/* 800D0234 000CCE14  C3 C3 00 5C */	lfs f30, 0x5c(r3)
/* 800D0238 000CCE18  40 82 00 14 */	bne .L_800D024C
/* 800D023C 000CCE1C  38 7F 00 00 */	addi r3, r31, 0
/* 800D0240 000CCE20  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D0244 000CCE24  38 80 00 1E */	li r4, 0x1e
/* 800D0248 000CCE28  48 2B 7F D9 */	bl __assert
.L_800D024C:
/* 800D024C 000CCE2C  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0250 000CCE30  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0254 000CCE34  40 82 00 08 */	bne .L_800D025C
/* 800D0258 000CCE38  48 00 00 5C */	b .L_800D02B4
.L_800D025C:
/* 800D025C 000CCE3C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0260 000CCE40  40 80 00 1C */	bge .L_800D027C
/* 800D0264 000CCE44  FC 40 F8 90 */	fmr f2, f31
/* 800D0268 000CCE48  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D026C 000CCE4C  FC 60 F0 50 */	fneg f3, f30
/* 800D0270 000CCE50  4B FF F3 25 */	bl ftCo_CalcYScaledKnockback
/* 800D0274 000CCE54  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D0278 000CCE58  48 00 00 3C */	b .L_800D02B4
.L_800D027C:
/* 800D027C 000CCE5C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0280 000CCE60  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D0284 000CCE64  4C 41 13 82 */	cror 2, 1, 2
/* 800D0288 000CCE68  41 82 00 10 */	beq .L_800D0298
/* 800D028C 000CCE6C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0290 000CCE70  4C 40 13 82 */	cror 2, 0, 2
/* 800D0294 000CCE74  40 82 00 18 */	bne .L_800D02AC
.L_800D0298:
/* 800D0298 000CCE78  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D029C 000CCE7C  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D02A0 000CCE80  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D02A4 000CCE84  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D02A8 000CCE88  48 00 00 0C */	b .L_800D02B4
.L_800D02AC:
/* 800D02AC 000CCE8C  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D02B0 000CCE90  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D02B4:
/* 800D02B4 000CCE94  D3 BE 00 B4 */	stfs f29, 0xb4(r30)
/* 800D02B8 000CCE98  3B BE 00 BC */	addi r29, r30, 0xbc
/* 800D02BC 000CCE9C  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D02C0 000CCEA0  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D02C4 000CCEA4  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D02C8 000CCEA8  C3 BE 00 BC */	lfs f29, 0xbc(r30)
/* 800D02CC 000CCEAC  C3 C3 00 60 */	lfs f30, 0x60(r3)
/* 800D02D0 000CCEB0  40 82 00 14 */	bne .L_800D02E4
/* 800D02D4 000CCEB4  38 7F 00 00 */	addi r3, r31, 0
/* 800D02D8 000CCEB8  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D02DC 000CCEBC  38 80 00 1E */	li r4, 0x1e
/* 800D02E0 000CCEC0  48 2B 7F 41 */	bl __assert
.L_800D02E4:
/* 800D02E4 000CCEC4  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D02E8 000CCEC8  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D02EC 000CCECC  40 82 00 08 */	bne .L_800D02F4
/* 800D02F0 000CCED0  48 00 00 5C */	b .L_800D034C
.L_800D02F4:
/* 800D02F4 000CCED4  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D02F8 000CCED8  40 80 00 1C */	bge .L_800D0314
/* 800D02FC 000CCEDC  FC 40 F8 90 */	fmr f2, f31
/* 800D0300 000CCEE0  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0304 000CCEE4  FC 60 F0 50 */	fneg f3, f30
/* 800D0308 000CCEE8  4B FF F2 8D */	bl ftCo_CalcYScaledKnockback
/* 800D030C 000CCEEC  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D0310 000CCEF0  48 00 00 3C */	b .L_800D034C
.L_800D0314:
/* 800D0314 000CCEF4  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0318 000CCEF8  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D031C 000CCEFC  4C 41 13 82 */	cror 2, 1, 2
/* 800D0320 000CCF00  41 82 00 10 */	beq .L_800D0330
/* 800D0324 000CCF04  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0328 000CCF08  4C 40 13 82 */	cror 2, 0, 2
/* 800D032C 000CCF0C  40 82 00 18 */	bne .L_800D0344
.L_800D0330:
/* 800D0330 000CCF10  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0334 000CCF14  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0338 000CCF18  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D033C 000CCF1C  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0340 000CCF20  48 00 00 0C */	b .L_800D034C
.L_800D0344:
/* 800D0344 000CCF24  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0348 000CCF28  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D034C:
/* 800D034C 000CCF2C  D3 BD 00 00 */	stfs f29, 0(r29)
/* 800D0350 000CCF30  3B BE 00 DC */	addi r29, r30, 0xdc
/* 800D0354 000CCF34  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0358 000CCF38  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D035C 000CCF3C  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D0360 000CCF40  C3 BE 00 DC */	lfs f29, 0xdc(r30)
/* 800D0364 000CCF44  C3 C3 00 64 */	lfs f30, 0x64(r3)
/* 800D0368 000CCF48  40 82 00 14 */	bne .L_800D037C
/* 800D036C 000CCF4C  38 7F 00 00 */	addi r3, r31, 0
/* 800D0370 000CCF50  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D0374 000CCF54  38 80 00 1E */	li r4, 0x1e
/* 800D0378 000CCF58  48 2B 7E A9 */	bl __assert
.L_800D037C:
/* 800D037C 000CCF5C  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0380 000CCF60  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0384 000CCF64  40 82 00 08 */	bne .L_800D038C
/* 800D0388 000CCF68  48 00 00 5C */	b .L_800D03E4
.L_800D038C:
/* 800D038C 000CCF6C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0390 000CCF70  40 80 00 1C */	bge .L_800D03AC
/* 800D0394 000CCF74  FC 40 F8 90 */	fmr f2, f31
/* 800D0398 000CCF78  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D039C 000CCF7C  FC 60 F0 50 */	fneg f3, f30
/* 800D03A0 000CCF80  4B FF F1 F5 */	bl ftCo_CalcYScaledKnockback
/* 800D03A4 000CCF84  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D03A8 000CCF88  48 00 00 3C */	b .L_800D03E4
.L_800D03AC:
/* 800D03AC 000CCF8C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D03B0 000CCF90  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D03B4 000CCF94  4C 41 13 82 */	cror 2, 1, 2
/* 800D03B8 000CCF98  41 82 00 10 */	beq .L_800D03C8
/* 800D03BC 000CCF9C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D03C0 000CCFA0  4C 40 13 82 */	cror 2, 0, 2
/* 800D03C4 000CCFA4  40 82 00 18 */	bne .L_800D03DC
.L_800D03C8:
/* 800D03C8 000CCFA8  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D03CC 000CCFAC  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D03D0 000CCFB0  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D03D4 000CCFB4  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D03D8 000CCFB8  48 00 00 0C */	b .L_800D03E4
.L_800D03DC:
/* 800D03DC 000CCFBC  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D03E0 000CCFC0  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D03E4:
/* 800D03E4 000CCFC4  D3 BD 00 00 */	stfs f29, 0(r29)
/* 800D03E8 000CCFC8  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D03EC 000CCFCC  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D03F0 000CCFD0  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D03F4 000CCFD4  C3 BD 00 04 */	lfs f29, 4(r29)
/* 800D03F8 000CCFD8  C3 C3 00 68 */	lfs f30, 0x68(r3)
/* 800D03FC 000CCFDC  40 82 00 14 */	bne .L_800D0410
/* 800D0400 000CCFE0  38 7F 00 00 */	addi r3, r31, 0
/* 800D0404 000CCFE4  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D0408 000CCFE8  38 80 00 1E */	li r4, 0x1e
/* 800D040C 000CCFEC  48 2B 7E 15 */	bl __assert
.L_800D0410:
/* 800D0410 000CCFF0  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0414 000CCFF4  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0418 000CCFF8  40 82 00 08 */	bne .L_800D0420
/* 800D041C 000CCFFC  48 00 00 5C */	b .L_800D0478
.L_800D0420:
/* 800D0420 000CD000  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0424 000CD004  40 80 00 1C */	bge .L_800D0440
/* 800D0428 000CD008  FC 40 F8 90 */	fmr f2, f31
/* 800D042C 000CD00C  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0430 000CD010  FC 60 F0 50 */	fneg f3, f30
/* 800D0434 000CD014  4B FF F1 61 */	bl ftCo_CalcYScaledKnockback
/* 800D0438 000CD018  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D043C 000CD01C  48 00 00 3C */	b .L_800D0478
.L_800D0440:
/* 800D0440 000CD020  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0444 000CD024  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D0448 000CD028  4C 41 13 82 */	cror 2, 1, 2
/* 800D044C 000CD02C  41 82 00 10 */	beq .L_800D045C
/* 800D0450 000CD030  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0454 000CD034  4C 40 13 82 */	cror 2, 0, 2
/* 800D0458 000CD038  40 82 00 18 */	bne .L_800D0470
.L_800D045C:
/* 800D045C 000CD03C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0460 000CD040  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0464 000CD044  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D0468 000CD048  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D046C 000CD04C  48 00 00 0C */	b .L_800D0478
.L_800D0470:
/* 800D0470 000CD050  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0474 000CD054  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D0478:
/* 800D0478 000CD058  D3 BD 00 04 */	stfs f29, 4(r29)
/* 800D047C 000CD05C  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0480 000CD060  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0484 000CD064  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D0488 000CD068  C3 BE 00 E4 */	lfs f29, 0xe4(r30)
/* 800D048C 000CD06C  C3 C3 00 6C */	lfs f30, 0x6c(r3)
/* 800D0490 000CD070  40 82 00 14 */	bne .L_800D04A4
/* 800D0494 000CD074  38 7F 00 00 */	addi r3, r31, 0
/* 800D0498 000CD078  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D049C 000CD07C  38 80 00 1E */	li r4, 0x1e
/* 800D04A0 000CD080  48 2B 7D 81 */	bl __assert
.L_800D04A4:
/* 800D04A4 000CD084  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D04A8 000CD088  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D04AC 000CD08C  40 82 00 08 */	bne .L_800D04B4
/* 800D04B0 000CD090  48 00 00 5C */	b .L_800D050C
.L_800D04B4:
/* 800D04B4 000CD094  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D04B8 000CD098  40 80 00 1C */	bge .L_800D04D4
/* 800D04BC 000CD09C  FC 40 F8 90 */	fmr f2, f31
/* 800D04C0 000CD0A0  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D04C4 000CD0A4  FC 60 F0 50 */	fneg f3, f30
/* 800D04C8 000CD0A8  4B FF F0 CD */	bl ftCo_CalcYScaledKnockback
/* 800D04CC 000CD0AC  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D04D0 000CD0B0  48 00 00 3C */	b .L_800D050C
.L_800D04D4:
/* 800D04D4 000CD0B4  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D04D8 000CD0B8  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D04DC 000CD0BC  4C 41 13 82 */	cror 2, 1, 2
/* 800D04E0 000CD0C0  41 82 00 10 */	beq .L_800D04F0
/* 800D04E4 000CD0C4  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D04E8 000CD0C8  4C 40 13 82 */	cror 2, 0, 2
/* 800D04EC 000CD0CC  40 82 00 18 */	bne .L_800D0504
.L_800D04F0:
/* 800D04F0 000CD0D0  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D04F4 000CD0D4  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D04F8 000CD0D8  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D04FC 000CD0DC  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0500 000CD0E0  48 00 00 0C */	b .L_800D050C
.L_800D0504:
/* 800D0504 000CD0E4  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0508 000CD0E8  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D050C:
/* 800D050C 000CD0EC  D3 BE 00 E4 */	stfs f29, 0xe4(r30)
/* 800D0510 000CD0F0  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0514 000CD0F4  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0518 000CD0F8  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D051C 000CD0FC  C3 BE 00 E8 */	lfs f29, 0xe8(r30)
/* 800D0520 000CD100  C3 C3 00 70 */	lfs f30, 0x70(r3)
/* 800D0524 000CD104  40 82 00 14 */	bne .L_800D0538
/* 800D0528 000CD108  38 7F 00 00 */	addi r3, r31, 0
/* 800D052C 000CD10C  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D0530 000CD110  38 80 00 1E */	li r4, 0x1e
/* 800D0534 000CD114  48 2B 7C ED */	bl __assert
.L_800D0538:
/* 800D0538 000CD118  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D053C 000CD11C  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0540 000CD120  40 82 00 08 */	bne .L_800D0548
/* 800D0544 000CD124  48 00 00 5C */	b .L_800D05A0
.L_800D0548:
/* 800D0548 000CD128  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D054C 000CD12C  40 80 00 1C */	bge .L_800D0568
/* 800D0550 000CD130  FC 40 F8 90 */	fmr f2, f31
/* 800D0554 000CD134  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0558 000CD138  FC 60 F0 50 */	fneg f3, f30
/* 800D055C 000CD13C  4B FF F0 39 */	bl ftCo_CalcYScaledKnockback
/* 800D0560 000CD140  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D0564 000CD144  48 00 00 3C */	b .L_800D05A0
.L_800D0568:
/* 800D0568 000CD148  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D056C 000CD14C  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D0570 000CD150  4C 41 13 82 */	cror 2, 1, 2
/* 800D0574 000CD154  41 82 00 10 */	beq .L_800D0584
/* 800D0578 000CD158  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D057C 000CD15C  4C 40 13 82 */	cror 2, 0, 2
/* 800D0580 000CD160  40 82 00 18 */	bne .L_800D0598
.L_800D0584:
/* 800D0584 000CD164  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0588 000CD168  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D058C 000CD16C  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D0590 000CD170  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0594 000CD174  48 00 00 0C */	b .L_800D05A0
.L_800D0598:
/* 800D0598 000CD178  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D059C 000CD17C  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D05A0:
/* 800D05A0 000CD180  D3 BE 00 E8 */	stfs f29, 0xe8(r30)
/* 800D05A4 000CD184  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D05A8 000CD188  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D05AC 000CD18C  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D05B0 000CD190  C3 BE 00 EC */	lfs f29, 0xec(r30)
/* 800D05B4 000CD194  C3 C3 00 74 */	lfs f30, 0x74(r3)
/* 800D05B8 000CD198  40 82 00 14 */	bne .L_800D05CC
/* 800D05BC 000CD19C  38 7F 00 00 */	addi r3, r31, 0
/* 800D05C0 000CD1A0  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D05C4 000CD1A4  38 80 00 1E */	li r4, 0x1e
/* 800D05C8 000CD1A8  48 2B 7C 59 */	bl __assert
.L_800D05CC:
/* 800D05CC 000CD1AC  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D05D0 000CD1B0  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D05D4 000CD1B4  40 82 00 08 */	bne .L_800D05DC
/* 800D05D8 000CD1B8  48 00 00 5C */	b .L_800D0634
.L_800D05DC:
/* 800D05DC 000CD1BC  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D05E0 000CD1C0  40 80 00 1C */	bge .L_800D05FC
/* 800D05E4 000CD1C4  FC 40 F8 90 */	fmr f2, f31
/* 800D05E8 000CD1C8  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D05EC 000CD1CC  FC 60 F0 50 */	fneg f3, f30
/* 800D05F0 000CD1D0  4B FF EF A5 */	bl ftCo_CalcYScaledKnockback
/* 800D05F4 000CD1D4  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D05F8 000CD1D8  48 00 00 3C */	b .L_800D0634
.L_800D05FC:
/* 800D05FC 000CD1DC  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0600 000CD1E0  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D0604 000CD1E4  4C 41 13 82 */	cror 2, 1, 2
/* 800D0608 000CD1E8  41 82 00 10 */	beq .L_800D0618
/* 800D060C 000CD1EC  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0610 000CD1F0  4C 40 13 82 */	cror 2, 0, 2
/* 800D0614 000CD1F4  40 82 00 18 */	bne .L_800D062C
.L_800D0618:
/* 800D0618 000CD1F8  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D061C 000CD1FC  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0620 000CD200  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D0624 000CD204  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0628 000CD208  48 00 00 0C */	b .L_800D0634
.L_800D062C:
/* 800D062C 000CD20C  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0630 000CD210  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D0634:
/* 800D0634 000CD214  D3 BE 00 EC */	stfs f29, 0xec(r30)
/* 800D0638 000CD218  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D063C 000CD21C  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0640 000CD220  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D0644 000CD224  C3 BE 00 F0 */	lfs f29, 0xf0(r30)
/* 800D0648 000CD228  C3 C3 00 78 */	lfs f30, 0x78(r3)
/* 800D064C 000CD22C  40 82 00 14 */	bne .L_800D0660
/* 800D0650 000CD230  38 7F 00 00 */	addi r3, r31, 0
/* 800D0654 000CD234  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D0658 000CD238  38 80 00 1E */	li r4, 0x1e
/* 800D065C 000CD23C  48 2B 7B C5 */	bl __assert
.L_800D0660:
/* 800D0660 000CD240  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0664 000CD244  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0668 000CD248  40 82 00 08 */	bne .L_800D0670
/* 800D066C 000CD24C  48 00 00 5C */	b .L_800D06C8
.L_800D0670:
/* 800D0670 000CD250  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0674 000CD254  40 80 00 1C */	bge .L_800D0690
/* 800D0678 000CD258  FC 40 F8 90 */	fmr f2, f31
/* 800D067C 000CD25C  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0680 000CD260  FC 60 F0 50 */	fneg f3, f30
/* 800D0684 000CD264  4B FF EF 11 */	bl ftCo_CalcYScaledKnockback
/* 800D0688 000CD268  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D068C 000CD26C  48 00 00 3C */	b .L_800D06C8
.L_800D0690:
/* 800D0690 000CD270  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0694 000CD274  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D0698 000CD278  4C 41 13 82 */	cror 2, 1, 2
/* 800D069C 000CD27C  41 82 00 10 */	beq .L_800D06AC
/* 800D06A0 000CD280  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D06A4 000CD284  4C 40 13 82 */	cror 2, 0, 2
/* 800D06A8 000CD288  40 82 00 18 */	bne .L_800D06C0
.L_800D06AC:
/* 800D06AC 000CD28C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D06B0 000CD290  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D06B4 000CD294  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D06B8 000CD298  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D06BC 000CD29C  48 00 00 0C */	b .L_800D06C8
.L_800D06C0:
/* 800D06C0 000CD2A0  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D06C4 000CD2A4  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D06C8:
/* 800D06C8 000CD2A8  D3 BE 00 F0 */	stfs f29, 0xf0(r30)
/* 800D06CC 000CD2AC  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D06D0 000CD2B0  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D06D4 000CD2B4  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D06D8 000CD2B8  C3 BE 00 F4 */	lfs f29, 0xf4(r30)
/* 800D06DC 000CD2BC  C3 C3 00 7C */	lfs f30, 0x7c(r3)
/* 800D06E0 000CD2C0  40 82 00 14 */	bne .L_800D06F4
/* 800D06E4 000CD2C4  38 7F 00 00 */	addi r3, r31, 0
/* 800D06E8 000CD2C8  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D06EC 000CD2CC  38 80 00 1E */	li r4, 0x1e
/* 800D06F0 000CD2D0  48 2B 7B 31 */	bl __assert
.L_800D06F4:
/* 800D06F4 000CD2D4  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D06F8 000CD2D8  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D06FC 000CD2DC  40 82 00 08 */	bne .L_800D0704
/* 800D0700 000CD2E0  48 00 00 5C */	b .L_800D075C
.L_800D0704:
/* 800D0704 000CD2E4  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0708 000CD2E8  40 80 00 1C */	bge .L_800D0724
/* 800D070C 000CD2EC  FC 40 F8 90 */	fmr f2, f31
/* 800D0710 000CD2F0  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0714 000CD2F4  FC 60 F0 50 */	fneg f3, f30
/* 800D0718 000CD2F8  4B FF EE 7D */	bl ftCo_CalcYScaledKnockback
/* 800D071C 000CD2FC  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D0720 000CD300  48 00 00 3C */	b .L_800D075C
.L_800D0724:
/* 800D0724 000CD304  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0728 000CD308  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D072C 000CD30C  4C 41 13 82 */	cror 2, 1, 2
/* 800D0730 000CD310  41 82 00 10 */	beq .L_800D0740
/* 800D0734 000CD314  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0738 000CD318  4C 40 13 82 */	cror 2, 0, 2
/* 800D073C 000CD31C  40 82 00 18 */	bne .L_800D0754
.L_800D0740:
/* 800D0740 000CD320  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0744 000CD324  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0748 000CD328  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D074C 000CD32C  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0750 000CD330  48 00 00 0C */	b .L_800D075C
.L_800D0754:
/* 800D0754 000CD334  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0758 000CD338  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D075C:
/* 800D075C 000CD33C  D3 BE 00 F4 */	stfs f29, 0xf4(r30)
/* 800D0760 000CD340  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0764 000CD344  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0768 000CD348  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D076C 000CD34C  C3 BE 00 F8 */	lfs f29, 0xf8(r30)
/* 800D0770 000CD350  C3 C3 00 80 */	lfs f30, 0x80(r3)
/* 800D0774 000CD354  40 82 00 14 */	bne .L_800D0788
/* 800D0778 000CD358  38 7F 00 00 */	addi r3, r31, 0
/* 800D077C 000CD35C  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D0780 000CD360  38 80 00 1E */	li r4, 0x1e
/* 800D0784 000CD364  48 2B 7A 9D */	bl __assert
.L_800D0788:
/* 800D0788 000CD368  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D078C 000CD36C  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0790 000CD370  40 82 00 08 */	bne .L_800D0798
/* 800D0794 000CD374  48 00 00 5C */	b .L_800D07F0
.L_800D0798:
/* 800D0798 000CD378  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D079C 000CD37C  40 80 00 1C */	bge .L_800D07B8
/* 800D07A0 000CD380  FC 40 F8 90 */	fmr f2, f31
/* 800D07A4 000CD384  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D07A8 000CD388  FC 60 F0 50 */	fneg f3, f30
/* 800D07AC 000CD38C  4B FF ED E9 */	bl ftCo_CalcYScaledKnockback
/* 800D07B0 000CD390  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D07B4 000CD394  48 00 00 3C */	b .L_800D07F0
.L_800D07B8:
/* 800D07B8 000CD398  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D07BC 000CD39C  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D07C0 000CD3A0  4C 41 13 82 */	cror 2, 1, 2
/* 800D07C4 000CD3A4  41 82 00 10 */	beq .L_800D07D4
/* 800D07C8 000CD3A8  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D07CC 000CD3AC  4C 40 13 82 */	cror 2, 0, 2
/* 800D07D0 000CD3B0  40 82 00 18 */	bne .L_800D07E8
.L_800D07D4:
/* 800D07D4 000CD3B4  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D07D8 000CD3B8  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D07DC 000CD3BC  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D07E0 000CD3C0  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D07E4 000CD3C4  48 00 00 0C */	b .L_800D07F0
.L_800D07E8:
/* 800D07E8 000CD3C8  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D07EC 000CD3CC  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D07F0:
/* 800D07F0 000CD3D0  D3 BE 00 F8 */	stfs f29, 0xf8(r30)
/* 800D07F4 000CD3D4  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D07F8 000CD3D8  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D07FC 000CD3DC  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D0800 000CD3E0  C3 BE 00 FC */	lfs f29, 0xfc(r30)
/* 800D0804 000CD3E4  C3 C3 00 84 */	lfs f30, 0x84(r3)
/* 800D0808 000CD3E8  40 82 00 14 */	bne .L_800D081C
/* 800D080C 000CD3EC  38 7F 00 00 */	addi r3, r31, 0
/* 800D0810 000CD3F0  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D0814 000CD3F4  38 80 00 1E */	li r4, 0x1e
/* 800D0818 000CD3F8  48 2B 7A 09 */	bl __assert
.L_800D081C:
/* 800D081C 000CD3FC  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0820 000CD400  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0824 000CD404  40 82 00 08 */	bne .L_800D082C
/* 800D0828 000CD408  48 00 00 5C */	b .L_800D0884
.L_800D082C:
/* 800D082C 000CD40C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0830 000CD410  40 80 00 1C */	bge .L_800D084C
/* 800D0834 000CD414  FC 40 F8 90 */	fmr f2, f31
/* 800D0838 000CD418  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D083C 000CD41C  FC 60 F0 50 */	fneg f3, f30
/* 800D0840 000CD420  4B FF ED 55 */	bl ftCo_CalcYScaledKnockback
/* 800D0844 000CD424  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D0848 000CD428  48 00 00 3C */	b .L_800D0884
.L_800D084C:
/* 800D084C 000CD42C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0850 000CD430  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D0854 000CD434  4C 41 13 82 */	cror 2, 1, 2
/* 800D0858 000CD438  41 82 00 10 */	beq .L_800D0868
/* 800D085C 000CD43C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0860 000CD440  4C 40 13 82 */	cror 2, 0, 2
/* 800D0864 000CD444  40 82 00 18 */	bne .L_800D087C
.L_800D0868:
/* 800D0868 000CD448  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D086C 000CD44C  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0870 000CD450  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D0874 000CD454  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0878 000CD458  48 00 00 0C */	b .L_800D0884
.L_800D087C:
/* 800D087C 000CD45C  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0880 000CD460  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D0884:
/* 800D0884 000CD464  D3 BE 00 FC */	stfs f29, 0xfc(r30)
/* 800D0888 000CD468  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D088C 000CD46C  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0890 000CD470  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D0894 000CD474  C3 BE 01 40 */	lfs f29, 0x140(r30)
/* 800D0898 000CD478  C3 C3 00 88 */	lfs f30, 0x88(r3)
/* 800D089C 000CD47C  40 82 00 14 */	bne .L_800D08B0
/* 800D08A0 000CD480  38 7F 00 00 */	addi r3, r31, 0
/* 800D08A4 000CD484  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D08A8 000CD488  38 80 00 1E */	li r4, 0x1e
/* 800D08AC 000CD48C  48 2B 79 75 */	bl __assert
.L_800D08B0:
/* 800D08B0 000CD490  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D08B4 000CD494  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D08B8 000CD498  40 82 00 08 */	bne .L_800D08C0
/* 800D08BC 000CD49C  48 00 00 5C */	b .L_800D0918
.L_800D08C0:
/* 800D08C0 000CD4A0  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D08C4 000CD4A4  40 80 00 1C */	bge .L_800D08E0
/* 800D08C8 000CD4A8  FC 40 F8 90 */	fmr f2, f31
/* 800D08CC 000CD4AC  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D08D0 000CD4B0  FC 60 F0 50 */	fneg f3, f30
/* 800D08D4 000CD4B4  4B FF EC C1 */	bl ftCo_CalcYScaledKnockback
/* 800D08D8 000CD4B8  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D08DC 000CD4BC  48 00 00 3C */	b .L_800D0918
.L_800D08E0:
/* 800D08E0 000CD4C0  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D08E4 000CD4C4  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D08E8 000CD4C8  4C 41 13 82 */	cror 2, 1, 2
/* 800D08EC 000CD4CC  41 82 00 10 */	beq .L_800D08FC
/* 800D08F0 000CD4D0  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D08F4 000CD4D4  4C 40 13 82 */	cror 2, 0, 2
/* 800D08F8 000CD4D8  40 82 00 18 */	bne .L_800D0910
.L_800D08FC:
/* 800D08FC 000CD4DC  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0900 000CD4E0  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0904 000CD4E4  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D0908 000CD4E8  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D090C 000CD4EC  48 00 00 0C */	b .L_800D0918
.L_800D0910:
/* 800D0910 000CD4F0  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0914 000CD4F4  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D0918:
/* 800D0918 000CD4F8  D3 BE 01 40 */	stfs f29, 0x140(r30)
/* 800D091C 000CD4FC  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0920 000CD500  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0924 000CD504  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D0928 000CD508  C3 BE 01 58 */	lfs f29, 0x158(r30)
/* 800D092C 000CD50C  C3 C3 00 8C */	lfs f30, 0x8c(r3)
/* 800D0930 000CD510  40 82 00 14 */	bne .L_800D0944
/* 800D0934 000CD514  38 7F 00 00 */	addi r3, r31, 0
/* 800D0938 000CD518  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D093C 000CD51C  38 80 00 1E */	li r4, 0x1e
/* 800D0940 000CD520  48 2B 78 E1 */	bl __assert
.L_800D0944:
/* 800D0944 000CD524  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0948 000CD528  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D094C 000CD52C  40 82 00 08 */	bne .L_800D0954
/* 800D0950 000CD530  48 00 00 5C */	b .L_800D09AC
.L_800D0954:
/* 800D0954 000CD534  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0958 000CD538  40 80 00 1C */	bge .L_800D0974
/* 800D095C 000CD53C  FC 40 F8 90 */	fmr f2, f31
/* 800D0960 000CD540  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0964 000CD544  FC 60 F0 50 */	fneg f3, f30
/* 800D0968 000CD548  4B FF EC 2D */	bl ftCo_CalcYScaledKnockback
/* 800D096C 000CD54C  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D0970 000CD550  48 00 00 3C */	b .L_800D09AC
.L_800D0974:
/* 800D0974 000CD554  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0978 000CD558  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D097C 000CD55C  4C 41 13 82 */	cror 2, 1, 2
/* 800D0980 000CD560  41 82 00 10 */	beq .L_800D0990
/* 800D0984 000CD564  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0988 000CD568  4C 40 13 82 */	cror 2, 0, 2
/* 800D098C 000CD56C  40 82 00 18 */	bne .L_800D09A4
.L_800D0990:
/* 800D0990 000CD570  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0994 000CD574  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0998 000CD578  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D099C 000CD57C  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D09A0 000CD580  48 00 00 0C */	b .L_800D09AC
.L_800D09A4:
/* 800D09A4 000CD584  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D09A8 000CD588  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D09AC:
/* 800D09AC 000CD58C  D3 BE 01 58 */	stfs f29, 0x158(r30)
/* 800D09B0 000CD590  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D09B4 000CD594  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D09B8 000CD598  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D09BC 000CD59C  C3 BE 01 5C */	lfs f29, 0x15c(r30)
/* 800D09C0 000CD5A0  C3 C3 00 90 */	lfs f30, 0x90(r3)
/* 800D09C4 000CD5A4  40 82 00 14 */	bne .L_800D09D8
/* 800D09C8 000CD5A8  38 7F 00 00 */	addi r3, r31, 0
/* 800D09CC 000CD5AC  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D09D0 000CD5B0  38 80 00 1E */	li r4, 0x1e
/* 800D09D4 000CD5B4  48 2B 78 4D */	bl __assert
.L_800D09D8:
/* 800D09D8 000CD5B8  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D09DC 000CD5BC  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D09E0 000CD5C0  40 82 00 08 */	bne .L_800D09E8
/* 800D09E4 000CD5C4  48 00 00 5C */	b .L_800D0A40
.L_800D09E8:
/* 800D09E8 000CD5C8  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D09EC 000CD5CC  40 80 00 1C */	bge .L_800D0A08
/* 800D09F0 000CD5D0  FC 40 F8 90 */	fmr f2, f31
/* 800D09F4 000CD5D4  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D09F8 000CD5D8  FC 60 F0 50 */	fneg f3, f30
/* 800D09FC 000CD5DC  4B FF EB 99 */	bl ftCo_CalcYScaledKnockback
/* 800D0A00 000CD5E0  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D0A04 000CD5E4  48 00 00 3C */	b .L_800D0A40
.L_800D0A08:
/* 800D0A08 000CD5E8  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0A0C 000CD5EC  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D0A10 000CD5F0  4C 41 13 82 */	cror 2, 1, 2
/* 800D0A14 000CD5F4  41 82 00 10 */	beq .L_800D0A24
/* 800D0A18 000CD5F8  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0A1C 000CD5FC  4C 40 13 82 */	cror 2, 0, 2
/* 800D0A20 000CD600  40 82 00 18 */	bne .L_800D0A38
.L_800D0A24:
/* 800D0A24 000CD604  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0A28 000CD608  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0A2C 000CD60C  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D0A30 000CD610  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0A34 000CD614  48 00 00 0C */	b .L_800D0A40
.L_800D0A38:
/* 800D0A38 000CD618  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0A3C 000CD61C  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D0A40:
/* 800D0A40 000CD620  D3 BE 01 5C */	stfs f29, 0x15c(r30)
/* 800D0A44 000CD624  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0A48 000CD628  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0A4C 000CD62C  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D0A50 000CD630  C3 BE 01 70 */	lfs f29, 0x170(r30)
/* 800D0A54 000CD634  C3 C3 00 94 */	lfs f30, 0x94(r3)
/* 800D0A58 000CD638  40 82 00 14 */	bne .L_800D0A6C
/* 800D0A5C 000CD63C  38 7F 00 00 */	addi r3, r31, 0
/* 800D0A60 000CD640  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D0A64 000CD644  38 80 00 1E */	li r4, 0x1e
/* 800D0A68 000CD648  48 2B 77 B9 */	bl __assert
.L_800D0A6C:
/* 800D0A6C 000CD64C  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0A70 000CD650  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0A74 000CD654  40 82 00 08 */	bne .L_800D0A7C
/* 800D0A78 000CD658  48 00 00 5C */	b .L_800D0AD4
.L_800D0A7C:
/* 800D0A7C 000CD65C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0A80 000CD660  40 80 00 1C */	bge .L_800D0A9C
/* 800D0A84 000CD664  FC 40 F8 90 */	fmr f2, f31
/* 800D0A88 000CD668  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0A8C 000CD66C  FC 60 F0 50 */	fneg f3, f30
/* 800D0A90 000CD670  4B FF EB 05 */	bl ftCo_CalcYScaledKnockback
/* 800D0A94 000CD674  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D0A98 000CD678  48 00 00 3C */	b .L_800D0AD4
.L_800D0A9C:
/* 800D0A9C 000CD67C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0AA0 000CD680  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D0AA4 000CD684  4C 41 13 82 */	cror 2, 1, 2
/* 800D0AA8 000CD688  41 82 00 10 */	beq .L_800D0AB8
/* 800D0AAC 000CD68C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0AB0 000CD690  4C 40 13 82 */	cror 2, 0, 2
/* 800D0AB4 000CD694  40 82 00 18 */	bne .L_800D0ACC
.L_800D0AB8:
/* 800D0AB8 000CD698  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0ABC 000CD69C  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0AC0 000CD6A0  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D0AC4 000CD6A4  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0AC8 000CD6A8  48 00 00 0C */	b .L_800D0AD4
.L_800D0ACC:
/* 800D0ACC 000CD6AC  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0AD0 000CD6B0  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D0AD4:
/* 800D0AD4 000CD6B4  D3 BE 01 70 */	stfs f29, 0x170(r30)
/* 800D0AD8 000CD6B8  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0ADC 000CD6BC  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0AE0 000CD6C0  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D0AE4 000CD6C4  C3 BE 01 74 */	lfs f29, 0x174(r30)
/* 800D0AE8 000CD6C8  C3 C3 00 94 */	lfs f30, 0x94(r3)
/* 800D0AEC 000CD6CC  40 82 00 14 */	bne .L_800D0B00
/* 800D0AF0 000CD6D0  38 7F 00 00 */	addi r3, r31, 0
/* 800D0AF4 000CD6D4  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D0AF8 000CD6D8  38 80 00 1E */	li r4, 0x1e
/* 800D0AFC 000CD6DC  48 2B 77 25 */	bl __assert
.L_800D0B00:
/* 800D0B00 000CD6E0  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0B04 000CD6E4  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0B08 000CD6E8  40 82 00 08 */	bne .L_800D0B10
/* 800D0B0C 000CD6EC  48 00 00 5C */	b .L_800D0B68
.L_800D0B10:
/* 800D0B10 000CD6F0  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0B14 000CD6F4  40 80 00 1C */	bge .L_800D0B30
/* 800D0B18 000CD6F8  FC 40 F8 90 */	fmr f2, f31
/* 800D0B1C 000CD6FC  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0B20 000CD700  FC 60 F0 50 */	fneg f3, f30
/* 800D0B24 000CD704  4B FF EA 71 */	bl ftCo_CalcYScaledKnockback
/* 800D0B28 000CD708  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D0B2C 000CD70C  48 00 00 3C */	b .L_800D0B68
.L_800D0B30:
/* 800D0B30 000CD710  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0B34 000CD714  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D0B38 000CD718  4C 41 13 82 */	cror 2, 1, 2
/* 800D0B3C 000CD71C  41 82 00 10 */	beq .L_800D0B4C
/* 800D0B40 000CD720  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0B44 000CD724  4C 40 13 82 */	cror 2, 0, 2
/* 800D0B48 000CD728  40 82 00 18 */	bne .L_800D0B60
.L_800D0B4C:
/* 800D0B4C 000CD72C  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0B50 000CD730  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0B54 000CD734  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D0B58 000CD738  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0B5C 000CD73C  48 00 00 0C */	b .L_800D0B68
.L_800D0B60:
/* 800D0B60 000CD740  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0B64 000CD744  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D0B68:
/* 800D0B68 000CD748  D3 BE 01 74 */	stfs f29, 0x174(r30)
/* 800D0B6C 000CD74C  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0B70 000CD750  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0B74 000CD754  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D0B78 000CD758  C3 BE 01 78 */	lfs f29, 0x178(r30)
/* 800D0B7C 000CD75C  C3 C3 00 94 */	lfs f30, 0x94(r3)
/* 800D0B80 000CD760  40 82 00 14 */	bne .L_800D0B94
/* 800D0B84 000CD764  38 7F 00 00 */	addi r3, r31, 0
/* 800D0B88 000CD768  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D0B8C 000CD76C  38 80 00 1E */	li r4, 0x1e
/* 800D0B90 000CD770  48 2B 76 91 */	bl __assert
.L_800D0B94:
/* 800D0B94 000CD774  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0B98 000CD778  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0B9C 000CD77C  40 82 00 08 */	bne .L_800D0BA4
/* 800D0BA0 000CD780  48 00 00 5C */	b .L_800D0BFC
.L_800D0BA4:
/* 800D0BA4 000CD784  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0BA8 000CD788  40 80 00 1C */	bge .L_800D0BC4
/* 800D0BAC 000CD78C  FC 40 F8 90 */	fmr f2, f31
/* 800D0BB0 000CD790  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0BB4 000CD794  FC 60 F0 50 */	fneg f3, f30
/* 800D0BB8 000CD798  4B FF E9 DD */	bl ftCo_CalcYScaledKnockback
/* 800D0BBC 000CD79C  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D0BC0 000CD7A0  48 00 00 3C */	b .L_800D0BFC
.L_800D0BC4:
/* 800D0BC4 000CD7A4  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0BC8 000CD7A8  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D0BCC 000CD7AC  4C 41 13 82 */	cror 2, 1, 2
/* 800D0BD0 000CD7B0  41 82 00 10 */	beq .L_800D0BE0
/* 800D0BD4 000CD7B4  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0BD8 000CD7B8  4C 40 13 82 */	cror 2, 0, 2
/* 800D0BDC 000CD7BC  40 82 00 18 */	bne .L_800D0BF4
.L_800D0BE0:
/* 800D0BE0 000CD7C0  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0BE4 000CD7C4  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0BE8 000CD7C8  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D0BEC 000CD7CC  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0BF0 000CD7D0  48 00 00 0C */	b .L_800D0BFC
.L_800D0BF4:
/* 800D0BF4 000CD7D4  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0BF8 000CD7D8  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D0BFC:
/* 800D0BFC 000CD7DC  D3 BE 01 78 */	stfs f29, 0x178(r30)
/* 800D0C00 000CD7E0  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0C04 000CD7E4  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0C08 000CD7E8  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 800D0C0C 000CD7EC  C3 BE 01 7C */	lfs f29, 0x17c(r30)
/* 800D0C10 000CD7F0  C3 C3 00 98 */	lfs f30, 0x98(r3)
/* 800D0C14 000CD7F4  40 82 00 14 */	bne .L_800D0C28
/* 800D0C18 000CD7F8  38 7F 00 00 */	addi r3, r31, 0
/* 800D0C1C 000CD7FC  38 BF 00 10 */	addi r5, r31, 0x10
/* 800D0C20 000CD800  38 80 00 1E */	li r4, 0x1e
/* 800D0C24 000CD804  48 2B 75 FD */	bl __assert
.L_800D0C28:
/* 800D0C28 000CD808  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0C2C 000CD80C  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0C30 000CD810  40 82 00 08 */	bne .L_800D0C38
/* 800D0C34 000CD814  48 00 00 5C */	b .L_800D0C90
.L_800D0C38:
/* 800D0C38 000CD818  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0C3C 000CD81C  40 80 00 1C */	bge .L_800D0C58
/* 800D0C40 000CD820  FC 40 F8 90 */	fmr f2, f31
/* 800D0C44 000CD824  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0C48 000CD828  FC 60 F0 50 */	fneg f3, f30
/* 800D0C4C 000CD82C  4B FF E9 49 */	bl ftCo_CalcYScaledKnockback
/* 800D0C50 000CD830  EF BD 08 24 */	fdivs f29, f29, f1
/* 800D0C54 000CD834  48 00 00 3C */	b .L_800D0C90
.L_800D0C58:
/* 800D0C58 000CD838  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0C5C 000CD83C  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800D0C60 000CD840  4C 41 13 82 */	cror 2, 1, 2
/* 800D0C64 000CD844  41 82 00 10 */	beq .L_800D0C74
/* 800D0C68 000CD848  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0C6C 000CD84C  4C 40 13 82 */	cror 2, 0, 2
/* 800D0C70 000CD850  40 82 00 18 */	bne .L_800D0C88
.L_800D0C74:
/* 800D0C74 000CD854  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0C78 000CD858  EC 1F 00 28 */	fsubs f0, f31, f0
/* 800D0C7C 000CD85C  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D0C80 000CD860  EF BE E8 3A */	fmadds f29, f30, f0, f29
/* 800D0C84 000CD864  48 00 00 0C */	b .L_800D0C90
.L_800D0C88:
/* 800D0C88 000CD868  EC 1D 07 F2 */	fmuls f0, f29, f31
/* 800D0C8C 000CD86C  EF A0 F0 24 */	fdivs f29, f0, f30
.L_800D0C90:
/* 800D0C90 000CD870  D3 BE 01 7C */	stfs f29, 0x17c(r30)
.L_800D0C94:
/* 800D0C94 000CD874  80 01 00 3C */	lwz r0, 0x3c(r1)
/* 800D0C98 000CD878  CB E1 00 30 */	lfd f31, 0x30(r1)
/* 800D0C9C 000CD87C  CB C1 00 28 */	lfd f30, 0x28(r1)
/* 800D0CA0 000CD880  CB A1 00 20 */	lfd f29, 0x20(r1)
/* 800D0CA4 000CD884  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800D0CA8 000CD888  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800D0CAC 000CD88C  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 800D0CB0 000CD890  38 21 00 38 */	addi r1, r1, 0x38
/* 800D0CB4 000CD894  7C 08 03 A6 */	mtlr r0
/* 800D0CB8 000CD898  4E 80 00 20 */	blr

.global ftCo_800D0CBC
ftCo_800D0CBC:
/* 800D0CBC 000CD89C  7C 08 02 A6 */	mflr r0
/* 800D0CC0 000CD8A0  90 01 00 04 */	stw r0, 4(r1)
/* 800D0CC4 000CD8A4  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 800D0CC8 000CD8A8  DB E1 00 38 */	stfd f31, 0x38(r1)
/* 800D0CCC 000CD8AC  DB C1 00 30 */	stfd f30, 0x30(r1)
/* 800D0CD0 000CD8B0  DB A1 00 28 */	stfd f29, 0x28(r1)
/* 800D0CD4 000CD8B4  93 E1 00 24 */	stw r31, 0x24(r1)
/* 800D0CD8 000CD8B8  93 C1 00 20 */	stw r30, 0x20(r1)
/* 800D0CDC 000CD8BC  93 A1 00 1C */	stw r29, 0x1c(r1)
/* 800D0CE0 000CD8C0  83 A3 00 2C */	lwz r29, 0x2c(r3)
/* 800D0CE4 000CD8C4  C3 E2 95 84 */	lfs f31, .L_804D8F64@sda21(r2)
/* 800D0CE8 000CD8C8  C3 BD 00 38 */	lfs f29, 0x38(r29)
/* 800D0CEC 000CD8CC  83 DD 02 D0 */	lwz r30, 0x2d0(r29)
/* 800D0CF0 000CD8D0  FC 1F E8 00 */	fcmpu cr0, f31, f29
/* 800D0CF4 000CD8D4  83 FE 00 28 */	lwz r31, 0x28(r30)
/* 800D0CF8 000CD8D8  41 82 00 A4 */	beq .L_800D0D9C
/* 800D0CFC 000CD8DC  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0D00 000CD8E0  80 6D AE 84 */	lwz r3, Fighter_804D6524@sda21(r13)
/* 800D0D04 000CD8E4  FC 00 E8 00 */	fcmpu cr0, f0, f29
/* 800D0D08 000CD8E8  C3 C3 00 28 */	lfs f30, 0x28(r3)
/* 800D0D0C 000CD8EC  40 82 00 1C */	bne .L_800D0D28
/* 800D0D10 000CD8F0  3C 60 80 3C */	lis r3, .L_803C6F78@ha
/* 800D0D14 000CD8F4  3C 80 80 3C */	lis r4, .L_803C6F88@ha
/* 800D0D18 000CD8F8  38 A4 6F 88 */	addi r5, r4, .L_803C6F88@l
/* 800D0D1C 000CD8FC  38 63 6F 78 */	addi r3, r3, .L_803C6F78@l
/* 800D0D20 000CD900  38 80 00 1E */	li r4, 0x1e
/* 800D0D24 000CD904  48 2B 74 FD */	bl __assert
.L_800D0D28:
/* 800D0D28 000CD908  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0D2C 000CD90C  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0D30 000CD910  40 82 00 0C */	bne .L_800D0D3C
/* 800D0D34 000CD914  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0D38 000CD918  48 00 00 60 */	b .L_800D0D98
.L_800D0D3C:
/* 800D0D3C 000CD91C  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0D40 000CD920  40 80 00 20 */	bge .L_800D0D60
/* 800D0D44 000CD924  FC 40 E8 90 */	fmr f2, f29
/* 800D0D48 000CD928  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0D4C 000CD92C  FC 60 F0 50 */	fneg f3, f30
/* 800D0D50 000CD930  4B FF E8 45 */	bl ftCo_CalcYScaledKnockback
/* 800D0D54 000CD934  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0D58 000CD938  EC 00 08 24 */	fdivs f0, f0, f1
/* 800D0D5C 000CD93C  48 00 00 3C */	b .L_800D0D98
.L_800D0D60:
/* 800D0D60 000CD940  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0D64 000CD944  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 800D0D68 000CD948  4C 41 13 82 */	cror 2, 1, 2
/* 800D0D6C 000CD94C  41 82 00 10 */	beq .L_800D0D7C
/* 800D0D70 000CD950  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0D74 000CD954  4C 40 13 82 */	cror 2, 0, 2
/* 800D0D78 000CD958  40 82 00 18 */	bne .L_800D0D90
.L_800D0D7C:
/* 800D0D7C 000CD95C  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0D80 000CD960  EC 1D 08 28 */	fsubs f0, f29, f1
/* 800D0D84 000CD964  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D0D88 000CD968  EC 1E 08 3A */	fmadds f0, f30, f0, f1
/* 800D0D8C 000CD96C  48 00 00 0C */	b .L_800D0D98
.L_800D0D90:
/* 800D0D90 000CD970  EC 00 07 72 */	fmuls f0, f0, f29
/* 800D0D94 000CD974  EC 00 F0 24 */	fdivs f0, f0, f30
.L_800D0D98:
/* 800D0D98 000CD978  EF FF 00 32 */	fmuls f31, f31, f0
.L_800D0D9C:
/* 800D0D9C 000CD97C  80 1D 19 7C */	lwz r0, 0x197c(r29)
/* 800D0DA0 000CD980  28 00 00 00 */	cmplwi r0, 0
/* 800D0DA4 000CD984  41 82 00 10 */	beq .L_800D0DB4
/* 800D0DA8 000CD988  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D0DAC 000CD98C  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 800D0DB0 000CD990  EF FF 00 32 */	fmuls f31, f31, f0
.L_800D0DB4:
/* 800D0DB4 000CD994  88 1D 22 23 */	lbz r0, 0x2223(r29)
/* 800D0DB8 000CD998  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 800D0DBC 000CD99C  41 82 00 10 */	beq .L_800D0DCC
/* 800D0DC0 000CD9A0  80 6D AE 7C */	lwz r3, Fighter_804D651C@sda21(r13)
/* 800D0DC4 000CD9A4  C0 03 00 04 */	lfs f0, 4(r3)
/* 800D0DC8 000CD9A8  EF FF 00 32 */	fmuls f31, f31, f0
.L_800D0DCC:
/* 800D0DCC 000CD9AC  2C 1F 00 00 */	cmpwi r31, 0
/* 800D0DD0 000CD9B0  38 80 00 00 */	li r4, 0
/* 800D0DD4 000CD9B4  40 81 00 CC */	ble .L_800D0EA0
/* 800D0DD8 000CD9B8  2C 1F 00 08 */	cmpwi r31, 8
/* 800D0DDC 000CD9BC  38 7F FF F8 */	addi r3, r31, -8
/* 800D0DE0 000CD9C0  40 81 00 B4 */	ble .L_800D0E94
/* 800D0DE4 000CD9C4  38 03 00 07 */	addi r0, r3, 7
/* 800D0DE8 000CD9C8  54 00 E8 FE */	srwi r0, r0, 3
/* 800D0DEC 000CD9CC  2C 03 00 00 */	cmpwi r3, 0
/* 800D0DF0 000CD9D0  7C 09 03 A6 */	mtctr r0
/* 800D0DF4 000CD9D4  38 7E 00 00 */	addi r3, r30, 0
/* 800D0DF8 000CD9D8  40 81 00 9C */	ble .L_800D0E94
.L_800D0DFC:
/* 800D0DFC 000CD9DC  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 800D0E00 000CD9E0  38 84 00 08 */	addi r4, r4, 8
/* 800D0E04 000CD9E4  EC 00 07 F2 */	fmuls f0, f0, f31
/* 800D0E08 000CD9E8  D0 03 00 14 */	stfs f0, 0x14(r3)
/* 800D0E0C 000CD9EC  C0 03 00 18 */	lfs f0, 0x18(r3)
/* 800D0E10 000CD9F0  EC 00 07 F2 */	fmuls f0, f0, f31
/* 800D0E14 000CD9F4  D0 03 00 18 */	stfs f0, 0x18(r3)
/* 800D0E18 000CD9F8  C0 03 00 1C */	lfs f0, 0x1c(r3)
/* 800D0E1C 000CD9FC  EC 00 07 F2 */	fmuls f0, f0, f31
/* 800D0E20 000CDA00  D0 03 00 1C */	stfs f0, 0x1c(r3)
/* 800D0E24 000CDA04  C0 03 00 20 */	lfs f0, 0x20(r3)
/* 800D0E28 000CDA08  EC 00 07 F2 */	fmuls f0, f0, f31
/* 800D0E2C 000CDA0C  D0 03 00 20 */	stfs f0, 0x20(r3)
/* 800D0E30 000CDA10  C0 03 00 24 */	lfs f0, 0x24(r3)
/* 800D0E34 000CDA14  EC 00 07 F2 */	fmuls f0, f0, f31
/* 800D0E38 000CDA18  D0 03 00 24 */	stfs f0, 0x24(r3)
/* 800D0E3C 000CDA1C  C0 03 00 28 */	lfs f0, 0x28(r3)
/* 800D0E40 000CDA20  EC 00 07 F2 */	fmuls f0, f0, f31
/* 800D0E44 000CDA24  D0 03 00 28 */	stfs f0, 0x28(r3)
/* 800D0E48 000CDA28  C0 03 00 2C */	lfs f0, 0x2c(r3)
/* 800D0E4C 000CDA2C  EC 00 07 F2 */	fmuls f0, f0, f31
/* 800D0E50 000CDA30  D0 03 00 2C */	stfs f0, 0x2c(r3)
/* 800D0E54 000CDA34  C0 03 00 30 */	lfs f0, 0x30(r3)
/* 800D0E58 000CDA38  EC 00 07 F2 */	fmuls f0, f0, f31
/* 800D0E5C 000CDA3C  D0 03 00 30 */	stfs f0, 0x30(r3)
/* 800D0E60 000CDA40  38 63 00 20 */	addi r3, r3, 0x20
/* 800D0E64 000CDA44  42 00 FF 98 */	bdnz .L_800D0DFC
/* 800D0E68 000CDA48  48 00 00 2C */	b .L_800D0E94
.L_800D0E6C:
/* 800D0E6C 000CDA4C  7C 04 F8 50 */	subf r0, r4, r31
/* 800D0E70 000CDA50  7C 04 F8 00 */	cmpw r4, r31
/* 800D0E74 000CDA54  7C 09 03 A6 */	mtctr r0
/* 800D0E78 000CDA58  40 80 00 28 */	bge .L_800D0EA0
.L_800D0E7C:
/* 800D0E7C 000CDA5C  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 800D0E80 000CDA60  EC 00 07 F2 */	fmuls f0, f0, f31
/* 800D0E84 000CDA64  D0 03 00 14 */	stfs f0, 0x14(r3)
/* 800D0E88 000CDA68  38 63 00 04 */	addi r3, r3, 4
/* 800D0E8C 000CDA6C  42 00 FF F0 */	bdnz .L_800D0E7C
/* 800D0E90 000CDA70  48 00 00 10 */	b .L_800D0EA0
.L_800D0E94:
/* 800D0E94 000CDA74  54 80 10 3A */	slwi r0, r4, 2
/* 800D0E98 000CDA78  7C 7E 02 14 */	add r3, r30, r0
/* 800D0E9C 000CDA7C  4B FF FF D0 */	b .L_800D0E6C
.L_800D0EA0:
/* 800D0EA0 000CDA80  80 01 00 44 */	lwz r0, 0x44(r1)
/* 800D0EA4 000CDA84  CB E1 00 38 */	lfd f31, 0x38(r1)
/* 800D0EA8 000CDA88  CB C1 00 30 */	lfd f30, 0x30(r1)
/* 800D0EAC 000CDA8C  CB A1 00 28 */	lfd f29, 0x28(r1)
/* 800D0EB0 000CDA90  83 E1 00 24 */	lwz r31, 0x24(r1)
/* 800D0EB4 000CDA94  83 C1 00 20 */	lwz r30, 0x20(r1)
/* 800D0EB8 000CDA98  83 A1 00 1C */	lwz r29, 0x1c(r1)
/* 800D0EBC 000CDA9C  38 21 00 40 */	addi r1, r1, 0x40
/* 800D0EC0 000CDAA0  7C 08 03 A6 */	mtlr r0
/* 800D0EC4 000CDAA4  4E 80 00 20 */	blr

.global ftCo_800D0EC8
ftCo_800D0EC8:
/* 800D0EC8 000CDAA8  7C 08 02 A6 */	mflr r0
/* 800D0ECC 000CDAAC  90 01 00 04 */	stw r0, 4(r1)
/* 800D0ED0 000CDAB0  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 800D0ED4 000CDAB4  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 800D0ED8 000CDAB8  DB C1 00 18 */	stfd f30, 0x18(r1)
/* 800D0EDC 000CDABC  DB A1 00 10 */	stfd f29, 0x10(r1)
/* 800D0EE0 000CDAC0  C3 A3 00 38 */	lfs f29, 0x38(r3)
/* 800D0EE4 000CDAC4  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0EE8 000CDAC8  80 8D AE 84 */	lwz r4, Fighter_804D6524@sda21(r13)
/* 800D0EEC 000CDACC  80 6D AE B4 */	lwz r3, p_ftCommonData@sda21(r13)
/* 800D0EF0 000CDAD0  FC 00 E8 00 */	fcmpu cr0, f0, f29
/* 800D0EF4 000CDAD4  C3 C4 00 30 */	lfs f30, 0x30(r4)
/* 800D0EF8 000CDAD8  C3 E3 03 10 */	lfs f31, 0x310(r3)
/* 800D0EFC 000CDADC  40 82 00 1C */	bne .L_800D0F18
/* 800D0F00 000CDAE0  3C 60 80 3C */	lis r3, .L_803C6F78@ha
/* 800D0F04 000CDAE4  3C 80 80 3C */	lis r4, .L_803C6F88@ha
/* 800D0F08 000CDAE8  38 A4 6F 88 */	addi r5, r4, .L_803C6F88@l
/* 800D0F0C 000CDAEC  38 63 6F 78 */	addi r3, r3, .L_803C6F78@l
/* 800D0F10 000CDAF0  38 80 00 1E */	li r4, 0x1e
/* 800D0F14 000CDAF4  48 2B 73 0D */	bl __assert
.L_800D0F18:
/* 800D0F18 000CDAF8  C0 02 95 80 */	lfs f0, .L_804D8F60@sda21(r2)
/* 800D0F1C 000CDAFC  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 800D0F20 000CDB00  40 82 00 08 */	bne .L_800D0F28
/* 800D0F24 000CDB04  48 00 00 5C */	b .L_800D0F80
.L_800D0F28:
/* 800D0F28 000CDB08  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0F2C 000CDB0C  40 80 00 1C */	bge .L_800D0F48
/* 800D0F30 000CDB10  FC 40 E8 90 */	fmr f2, f29
/* 800D0F34 000CDB14  C0 22 95 84 */	lfs f1, .L_804D8F64@sda21(r2)
/* 800D0F38 000CDB18  FC 60 F0 50 */	fneg f3, f30
/* 800D0F3C 000CDB1C  4B FF E6 59 */	bl ftCo_CalcYScaledKnockback
/* 800D0F40 000CDB20  EF FF 08 24 */	fdivs f31, f31, f1
/* 800D0F44 000CDB24  48 00 00 3C */	b .L_800D0F80
.L_800D0F48:
/* 800D0F48 000CDB28  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0F4C 000CDB2C  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 800D0F50 000CDB30  4C 41 13 82 */	cror 2, 1, 2
/* 800D0F54 000CDB34  41 82 00 10 */	beq .L_800D0F64
/* 800D0F58 000CDB38  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800D0F5C 000CDB3C  4C 40 13 82 */	cror 2, 0, 2
/* 800D0F60 000CDB40  40 82 00 18 */	bne .L_800D0F78
.L_800D0F64:
/* 800D0F64 000CDB44  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D0F68 000CDB48  EC 1D 00 28 */	fsubs f0, f29, f0
/* 800D0F6C 000CDB4C  EC 00 07 F2 */	fmuls f0, f0, f31
/* 800D0F70 000CDB50  EF FE F8 3A */	fmadds f31, f30, f0, f31
/* 800D0F74 000CDB54  48 00 00 0C */	b .L_800D0F80
.L_800D0F78:
/* 800D0F78 000CDB58  EC 1F 07 72 */	fmuls f0, f31, f29
/* 800D0F7C 000CDB5C  EF E0 F0 24 */	fdivs f31, f0, f30
.L_800D0F80:
/* 800D0F80 000CDB60  FC 20 F8 50 */	fneg f1, f31
/* 800D0F84 000CDB64  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 800D0F88 000CDB68  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 800D0F8C 000CDB6C  CB C1 00 18 */	lfd f30, 0x18(r1)
/* 800D0F90 000CDB70  CB A1 00 10 */	lfd f29, 0x10(r1)
/* 800D0F94 000CDB74  38 21 00 28 */	addi r1, r1, 0x28
/* 800D0F98 000CDB78  7C 08 03 A6 */	mtlr r0
/* 800D0F9C 000CDB7C  4E 80 00 20 */	blr

.global ftCo_800D0FA0
ftCo_800D0FA0:
/* 800D0FA0 000CDB80  80 C3 00 2C */	lwz r6, 0x2c(r3)
/* 800D0FA4 000CDB84  38 00 00 30 */	li r0, 0x30
/* 800D0FA8 000CDB88  7C 09 03 A6 */	mtctr r0
/* 800D0FAC 000CDB8C  80 66 01 0C */	lwz r3, 0x10c(r6)
/* 800D0FB0 000CDB90  38 A6 01 08 */	addi r5, r6, 0x108
/* 800D0FB4 000CDB94  80 63 00 00 */	lwz r3, 0(r3)
/* 800D0FB8 000CDB98  38 83 FF F8 */	addi r4, r3, -8
.L_800D0FBC:
/* 800D0FBC 000CDB9C  84 64 00 08 */	lwzu r3, 8(r4)
/* 800D0FC0 000CDBA0  80 04 00 04 */	lwz r0, 4(r4)
/* 800D0FC4 000CDBA4  94 65 00 08 */	stwu r3, 8(r5)
/* 800D0FC8 000CDBA8  90 05 00 04 */	stw r0, 4(r5)
/* 800D0FCC 000CDBAC  42 00 FF F0 */	bdnz .L_800D0FBC
/* 800D0FD0 000CDBB0  80 04 00 08 */	lwz r0, 8(r4)
/* 800D0FD4 000CDBB4  90 05 00 08 */	stw r0, 8(r5)
/* 800D0FD8 000CDBB8  80 66 01 0C */	lwz r3, 0x10c(r6)
/* 800D0FDC 000CDBBC  80 83 00 40 */	lwz r4, 0x40(r3)
/* 800D0FE0 000CDBC0  80 64 00 00 */	lwz r3, 0(r4)
/* 800D0FE4 000CDBC4  80 04 00 04 */	lwz r0, 4(r4)
/* 800D0FE8 000CDBC8  90 66 02 94 */	stw r3, 0x294(r6)
/* 800D0FEC 000CDBCC  90 06 02 98 */	stw r0, 0x298(r6)
/* 800D0FF0 000CDBD0  80 64 00 08 */	lwz r3, 8(r4)
/* 800D0FF4 000CDBD4  80 04 00 0C */	lwz r0, 0xc(r4)
/* 800D0FF8 000CDBD8  90 66 02 9C */	stw r3, 0x29c(r6)
/* 800D0FFC 000CDBDC  90 06 02 A0 */	stw r0, 0x2a0(r6)
/* 800D1000 000CDBE0  80 64 00 10 */	lwz r3, 0x10(r4)
/* 800D1004 000CDBE4  80 04 00 14 */	lwz r0, 0x14(r4)
/* 800D1008 000CDBE8  90 66 02 A4 */	stw r3, 0x2a4(r6)
/* 800D100C 000CDBEC  90 06 02 A8 */	stw r0, 0x2a8(r6)
/* 800D1010 000CDBF0  80 64 00 18 */	lwz r3, 0x18(r4)
/* 800D1014 000CDBF4  80 04 00 1C */	lwz r0, 0x1c(r4)
/* 800D1018 000CDBF8  90 66 02 AC */	stw r3, 0x2ac(r6)
/* 800D101C 000CDBFC  90 06 02 B0 */	stw r0, 0x2b0(r6)
/* 800D1020 000CDC00  80 64 00 20 */	lwz r3, 0x20(r4)
/* 800D1024 000CDC04  80 04 00 24 */	lwz r0, 0x24(r4)
/* 800D1028 000CDC08  90 66 02 B4 */	stw r3, 0x2b4(r6)
/* 800D102C 000CDC0C  90 06 02 B8 */	stw r0, 0x2b8(r6)
/* 800D1030 000CDC10  80 64 00 28 */	lwz r3, 0x28(r4)
/* 800D1034 000CDC14  80 04 00 2C */	lwz r0, 0x2c(r4)
/* 800D1038 000CDC18  90 66 02 BC */	stw r3, 0x2bc(r6)
/* 800D103C 000CDC1C  90 06 02 C0 */	stw r0, 0x2c0(r6)
/* 800D1040 000CDC20  80 66 01 0C */	lwz r3, 0x10c(r6)
/* 800D1044 000CDC24  80 83 00 50 */	lwz r4, 0x50(r3)
/* 800D1048 000CDC28  80 64 00 00 */	lwz r3, 0(r4)
/* 800D104C 000CDC2C  80 04 00 04 */	lwz r0, 4(r4)
/* 800D1050 000CDC30  90 66 02 C4 */	stw r3, 0x2c4(r6)
/* 800D1054 000CDC34  90 06 02 C8 */	stw r0, 0x2c8(r6)
/* 800D1058 000CDC38  4E 80 00 20 */	blr

.global ftCo_800D105C
ftCo_800D105C:
/* 800D105C 000CDC3C  7C 08 02 A6 */	mflr r0
/* 800D1060 000CDC40  3C 80 80 3C */	lis r4, .L_803C6F78@ha
/* 800D1064 000CDC44  90 01 00 04 */	stw r0, 4(r1)
/* 800D1068 000CDC48  38 00 00 30 */	li r0, 0x30
/* 800D106C 000CDC4C  7C 09 03 A6 */	mtctr r0
/* 800D1070 000CDC50  94 21 FF B8 */	stwu r1, -0x48(r1)
/* 800D1074 000CDC54  93 E1 00 44 */	stw r31, 0x44(r1)
/* 800D1078 000CDC58  3B E4 6F 78 */	addi r31, r4, .L_803C6F78@l
/* 800D107C 000CDC5C  93 C1 00 40 */	stw r30, 0x40(r1)
/* 800D1080 000CDC60  93 A1 00 3C */	stw r29, 0x3c(r1)
/* 800D1084 000CDC64  7C 7D 1B 78 */	mr r29, r3
/* 800D1088 000CDC68  83 C3 00 2C */	lwz r30, 0x2c(r3)
/* 800D108C 000CDC6C  80 7E 01 0C */	lwz r3, 0x10c(r30)
/* 800D1090 000CDC70  38 BE 01 08 */	addi r5, r30, 0x108
/* 800D1094 000CDC74  80 63 00 00 */	lwz r3, 0(r3)
/* 800D1098 000CDC78  38 83 FF F8 */	addi r4, r3, -8
.L_800D109C:
/* 800D109C 000CDC7C  84 64 00 08 */	lwzu r3, 8(r4)
/* 800D10A0 000CDC80  80 04 00 04 */	lwz r0, 4(r4)
/* 800D10A4 000CDC84  94 65 00 08 */	stwu r3, 8(r5)
/* 800D10A8 000CDC88  90 05 00 04 */	stw r0, 4(r5)
/* 800D10AC 000CDC8C  42 00 FF F0 */	bdnz .L_800D109C
/* 800D10B0 000CDC90  80 04 00 08 */	lwz r0, 8(r4)
/* 800D10B4 000CDC94  90 05 00 08 */	stw r0, 8(r5)
/* 800D10B8 000CDC98  80 7E 01 0C */	lwz r3, 0x10c(r30)
/* 800D10BC 000CDC9C  80 83 00 40 */	lwz r4, 0x40(r3)
/* 800D10C0 000CDCA0  80 64 00 00 */	lwz r3, 0(r4)
/* 800D10C4 000CDCA4  80 04 00 04 */	lwz r0, 4(r4)
/* 800D10C8 000CDCA8  90 7E 02 94 */	stw r3, 0x294(r30)
/* 800D10CC 000CDCAC  90 1E 02 98 */	stw r0, 0x298(r30)
/* 800D10D0 000CDCB0  80 64 00 08 */	lwz r3, 8(r4)
/* 800D10D4 000CDCB4  80 04 00 0C */	lwz r0, 0xc(r4)
/* 800D10D8 000CDCB8  90 7E 02 9C */	stw r3, 0x29c(r30)
/* 800D10DC 000CDCBC  90 1E 02 A0 */	stw r0, 0x2a0(r30)
/* 800D10E0 000CDCC0  80 64 00 10 */	lwz r3, 0x10(r4)
/* 800D10E4 000CDCC4  80 04 00 14 */	lwz r0, 0x14(r4)
/* 800D10E8 000CDCC8  90 7E 02 A4 */	stw r3, 0x2a4(r30)
/* 800D10EC 000CDCCC  90 1E 02 A8 */	stw r0, 0x2a8(r30)
/* 800D10F0 000CDCD0  80 64 00 18 */	lwz r3, 0x18(r4)
/* 800D10F4 000CDCD4  80 04 00 1C */	lwz r0, 0x1c(r4)
/* 800D10F8 000CDCD8  90 7E 02 AC */	stw r3, 0x2ac(r30)
/* 800D10FC 000CDCDC  90 1E 02 B0 */	stw r0, 0x2b0(r30)
/* 800D1100 000CDCE0  80 64 00 20 */	lwz r3, 0x20(r4)
/* 800D1104 000CDCE4  80 04 00 24 */	lwz r0, 0x24(r4)
/* 800D1108 000CDCE8  90 7E 02 B4 */	stw r3, 0x2b4(r30)
/* 800D110C 000CDCEC  90 1E 02 B8 */	stw r0, 0x2b8(r30)
/* 800D1110 000CDCF0  80 64 00 28 */	lwz r3, 0x28(r4)
/* 800D1114 000CDCF4  80 04 00 2C */	lwz r0, 0x2c(r4)
/* 800D1118 000CDCF8  90 7E 02 BC */	stw r3, 0x2bc(r30)
/* 800D111C 000CDCFC  90 1E 02 C0 */	stw r0, 0x2c0(r30)
/* 800D1120 000CDD00  80 7E 01 0C */	lwz r3, 0x10c(r30)
/* 800D1124 000CDD04  80 83 00 50 */	lwz r4, 0x50(r3)
/* 800D1128 000CDD08  80 64 00 00 */	lwz r3, 0(r4)
/* 800D112C 000CDD0C  80 04 00 04 */	lwz r0, 4(r4)
/* 800D1130 000CDD10  90 7E 02 C4 */	stw r3, 0x2c4(r30)
/* 800D1134 000CDD14  90 1E 02 C8 */	stw r0, 0x2c8(r30)
/* 800D1138 000CDD18  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D113C 000CDD1C  C0 3E 00 38 */	lfs f1, 0x38(r30)
/* 800D1140 000CDD20  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800D1144 000CDD24  41 82 00 BC */	beq .L_800D1200
/* 800D1148 000CDD28  38 7E 01 10 */	addi r3, r30, 0x110
/* 800D114C 000CDD2C  4B FF E5 9D */	bl ftCo_800CF6E8
/* 800D1150 000CDD30  C0 3E 00 38 */	lfs f1, 0x38(r30)
/* 800D1154 000CDD34  C0 1E 02 94 */	lfs f0, 0x294(r30)
/* 800D1158 000CDD38  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D115C 000CDD3C  D0 1E 02 94 */	stfs f0, 0x294(r30)
/* 800D1160 000CDD40  C0 1E 02 98 */	lfs f0, 0x298(r30)
/* 800D1164 000CDD44  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D1168 000CDD48  D0 1E 02 98 */	stfs f0, 0x298(r30)
/* 800D116C 000CDD4C  C0 1E 02 9C */	lfs f0, 0x29c(r30)
/* 800D1170 000CDD50  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D1174 000CDD54  D0 1E 02 9C */	stfs f0, 0x29c(r30)
/* 800D1178 000CDD58  C0 1E 02 A0 */	lfs f0, 0x2a0(r30)
/* 800D117C 000CDD5C  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D1180 000CDD60  D0 1E 02 A0 */	stfs f0, 0x2a0(r30)
/* 800D1184 000CDD64  C0 1E 02 A4 */	lfs f0, 0x2a4(r30)
/* 800D1188 000CDD68  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D118C 000CDD6C  D0 1E 02 A4 */	stfs f0, 0x2a4(r30)
/* 800D1190 000CDD70  C0 1E 02 A8 */	lfs f0, 0x2a8(r30)
/* 800D1194 000CDD74  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D1198 000CDD78  D0 1E 02 A8 */	stfs f0, 0x2a8(r30)
/* 800D119C 000CDD7C  C0 1E 02 AC */	lfs f0, 0x2ac(r30)
/* 800D11A0 000CDD80  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D11A4 000CDD84  D0 1E 02 AC */	stfs f0, 0x2ac(r30)
/* 800D11A8 000CDD88  C0 1E 02 B0 */	lfs f0, 0x2b0(r30)
/* 800D11AC 000CDD8C  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D11B0 000CDD90  D0 1E 02 B0 */	stfs f0, 0x2b0(r30)
/* 800D11B4 000CDD94  C0 1E 02 B4 */	lfs f0, 0x2b4(r30)
/* 800D11B8 000CDD98  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D11BC 000CDD9C  D0 1E 02 B4 */	stfs f0, 0x2b4(r30)
/* 800D11C0 000CDDA0  C0 1E 02 B8 */	lfs f0, 0x2b8(r30)
/* 800D11C4 000CDDA4  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D11C8 000CDDA8  D0 1E 02 B8 */	stfs f0, 0x2b8(r30)
/* 800D11CC 000CDDAC  C0 1E 02 BC */	lfs f0, 0x2bc(r30)
/* 800D11D0 000CDDB0  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D11D4 000CDDB4  D0 1E 02 BC */	stfs f0, 0x2bc(r30)
/* 800D11D8 000CDDB8  C0 1E 02 C0 */	lfs f0, 0x2c0(r30)
/* 800D11DC 000CDDBC  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D11E0 000CDDC0  D0 1E 02 C0 */	stfs f0, 0x2c0(r30)
/* 800D11E4 000CDDC4  C0 3E 00 38 */	lfs f1, 0x38(r30)
/* 800D11E8 000CDDC8  C0 1E 02 C4 */	lfs f0, 0x2c4(r30)
/* 800D11EC 000CDDCC  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D11F0 000CDDD0  D0 1E 02 C4 */	stfs f0, 0x2c4(r30)
/* 800D11F4 000CDDD4  C0 1E 02 C8 */	lfs f0, 0x2c8(r30)
/* 800D11F8 000CDDD8  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D11FC 000CDDDC  D0 1E 02 C8 */	stfs f0, 0x2c8(r30)
.L_800D1200:
/* 800D1200 000CDDE0  80 1E 19 7C */	lwz r0, 0x197c(r30)
/* 800D1204 000CDDE4  28 00 00 00 */	cmplwi r0, 0
/* 800D1208 000CDDE8  41 82 01 1C */	beq .L_800D1324
/* 800D120C 000CDDEC  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D1210 000CDDF0  C0 3E 01 30 */	lfs f1, 0x130(r30)
/* 800D1214 000CDDF4  C0 03 00 04 */	lfs f0, 4(r3)
/* 800D1218 000CDDF8  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D121C 000CDDFC  D0 1E 01 30 */	stfs f0, 0x130(r30)
/* 800D1220 000CDE00  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D1224 000CDE04  C0 3E 01 34 */	lfs f1, 0x134(r30)
/* 800D1228 000CDE08  C0 03 00 08 */	lfs f0, 8(r3)
/* 800D122C 000CDE0C  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D1230 000CDE10  D0 1E 01 34 */	stfs f0, 0x134(r30)
/* 800D1234 000CDE14  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D1238 000CDE18  C0 3E 01 38 */	lfs f1, 0x138(r30)
/* 800D123C 000CDE1C  C0 03 00 0C */	lfs f0, 0xc(r3)
/* 800D1240 000CDE20  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D1244 000CDE24  D0 1E 01 38 */	stfs f0, 0x138(r30)
/* 800D1248 000CDE28  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D124C 000CDE2C  C0 3E 01 4C */	lfs f1, 0x14c(r30)
/* 800D1250 000CDE30  C0 03 00 10 */	lfs f0, 0x10(r3)
/* 800D1254 000CDE34  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D1258 000CDE38  D0 1E 01 4C */	stfs f0, 0x14c(r30)
/* 800D125C 000CDE3C  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D1260 000CDE40  C0 3E 01 50 */	lfs f1, 0x150(r30)
/* 800D1264 000CDE44  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 800D1268 000CDE48  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D126C 000CDE4C  D0 1E 01 50 */	stfs f0, 0x150(r30)
/* 800D1270 000CDE50  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D1274 000CDE54  C0 3E 01 58 */	lfs f1, 0x158(r30)
/* 800D1278 000CDE58  C0 03 00 1C */	lfs f0, 0x1c(r3)
/* 800D127C 000CDE5C  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D1280 000CDE60  D0 1E 01 58 */	stfs f0, 0x158(r30)
/* 800D1284 000CDE64  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D1288 000CDE68  C0 3E 01 5C */	lfs f1, 0x15c(r30)
/* 800D128C 000CDE6C  C0 03 00 18 */	lfs f0, 0x18(r3)
/* 800D1290 000CDE70  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D1294 000CDE74  D0 1E 01 5C */	stfs f0, 0x15c(r30)
/* 800D1298 000CDE78  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D129C 000CDE7C  C0 3E 01 6C */	lfs f1, 0x16c(r30)
/* 800D12A0 000CDE80  C0 03 00 20 */	lfs f0, 0x20(r3)
/* 800D12A4 000CDE84  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D12A8 000CDE88  D0 1E 01 6C */	stfs f0, 0x16c(r30)
/* 800D12AC 000CDE8C  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D12B0 000CDE90  C0 3E 01 70 */	lfs f1, 0x170(r30)
/* 800D12B4 000CDE94  C0 03 00 24 */	lfs f0, 0x24(r3)
/* 800D12B8 000CDE98  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D12BC 000CDE9C  D0 1E 01 70 */	stfs f0, 0x170(r30)
/* 800D12C0 000CDEA0  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D12C4 000CDEA4  C0 3E 01 84 */	lfs f1, 0x184(r30)
/* 800D12C8 000CDEA8  C0 03 00 28 */	lfs f0, 0x28(r3)
/* 800D12CC 000CDEAC  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D12D0 000CDEB0  D0 1E 01 84 */	stfs f0, 0x184(r30)
/* 800D12D4 000CDEB4  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D12D8 000CDEB8  C0 3E 01 B8 */	lfs f1, 0x1b8(r30)
/* 800D12DC 000CDEBC  C0 03 00 2C */	lfs f0, 0x2c(r3)
/* 800D12E0 000CDEC0  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D12E4 000CDEC4  D0 1E 01 B8 */	stfs f0, 0x1b8(r30)
/* 800D12E8 000CDEC8  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D12EC 000CDECC  C0 3E 01 BC */	lfs f1, 0x1bc(r30)
/* 800D12F0 000CDED0  C0 03 00 30 */	lfs f0, 0x30(r3)
/* 800D12F4 000CDED4  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D12F8 000CDED8  D0 1E 01 BC */	stfs f0, 0x1bc(r30)
/* 800D12FC 000CDEDC  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D1300 000CDEE0  C0 3E 02 14 */	lfs f1, 0x214(r30)
/* 800D1304 000CDEE4  C0 03 00 34 */	lfs f0, 0x34(r3)
/* 800D1308 000CDEE8  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D130C 000CDEEC  D0 1E 02 14 */	stfs f0, 0x214(r30)
/* 800D1310 000CDEF0  80 6D AE 80 */	lwz r3, Fighter_804D6520@sda21(r13)
/* 800D1314 000CDEF4  C0 3E 02 18 */	lfs f1, 0x218(r30)
/* 800D1318 000CDEF8  C0 03 00 38 */	lfs f0, 0x38(r3)
/* 800D131C 000CDEFC  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D1320 000CDF00  D0 1E 02 18 */	stfs f0, 0x218(r30)
.L_800D1324:
/* 800D1324 000CDF04  88 1E 22 23 */	lbz r0, 0x2223(r30)
/* 800D1328 000CDF08  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 800D132C 000CDF0C  41 82 00 A4 */	beq .L_800D13D0
/* 800D1330 000CDF10  80 6D AE 7C */	lwz r3, Fighter_804D651C@sda21(r13)
/* 800D1334 000CDF14  C0 3E 01 50 */	lfs f1, 0x150(r30)
/* 800D1338 000CDF18  C0 03 00 04 */	lfs f0, 4(r3)
/* 800D133C 000CDF1C  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D1340 000CDF20  D0 1E 01 50 */	stfs f0, 0x150(r30)
/* 800D1344 000CDF24  80 6D AE 7C */	lwz r3, Fighter_804D651C@sda21(r13)
/* 800D1348 000CDF28  C0 3E 01 5C */	lfs f1, 0x15c(r30)
/* 800D134C 000CDF2C  C0 03 00 08 */	lfs f0, 8(r3)
/* 800D1350 000CDF30  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D1354 000CDF34  D0 1E 01 5C */	stfs f0, 0x15c(r30)
/* 800D1358 000CDF38  80 6D AE 7C */	lwz r3, Fighter_804D651C@sda21(r13)
/* 800D135C 000CDF3C  C0 3E 01 6C */	lfs f1, 0x16c(r30)
/* 800D1360 000CDF40  C0 03 00 0C */	lfs f0, 0xc(r3)
/* 800D1364 000CDF44  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D1368 000CDF48  D0 1E 01 6C */	stfs f0, 0x16c(r30)
/* 800D136C 000CDF4C  80 6D AE 7C */	lwz r3, Fighter_804D651C@sda21(r13)
/* 800D1370 000CDF50  C0 3E 01 70 */	lfs f1, 0x170(r30)
/* 800D1374 000CDF54  C0 03 00 10 */	lfs f0, 0x10(r3)
/* 800D1378 000CDF58  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D137C 000CDF5C  D0 1E 01 70 */	stfs f0, 0x170(r30)
/* 800D1380 000CDF60  80 6D AE 7C */	lwz r3, Fighter_804D651C@sda21(r13)
/* 800D1384 000CDF64  C0 3E 01 84 */	lfs f1, 0x184(r30)
/* 800D1388 000CDF68  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 800D138C 000CDF6C  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D1390 000CDF70  D0 1E 01 84 */	stfs f0, 0x184(r30)
/* 800D1394 000CDF74  80 6D AE 7C */	lwz r3, Fighter_804D651C@sda21(r13)
/* 800D1398 000CDF78  C0 3E 01 98 */	lfs f1, 0x198(r30)
/* 800D139C 000CDF7C  C0 03 00 18 */	lfs f0, 0x18(r3)
/* 800D13A0 000CDF80  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D13A4 000CDF84  D0 1E 01 98 */	stfs f0, 0x198(r30)
/* 800D13A8 000CDF88  80 6D AE 7C */	lwz r3, Fighter_804D651C@sda21(r13)
/* 800D13AC 000CDF8C  C0 3E 01 BC */	lfs f1, 0x1bc(r30)
/* 800D13B0 000CDF90  C0 03 00 1C */	lfs f0, 0x1c(r3)
/* 800D13B4 000CDF94  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D13B8 000CDF98  D0 1E 01 BC */	stfs f0, 0x1bc(r30)
/* 800D13BC 000CDF9C  80 6D AE 7C */	lwz r3, Fighter_804D651C@sda21(r13)
/* 800D13C0 000CDFA0  C0 3E 02 18 */	lfs f1, 0x218(r30)
/* 800D13C4 000CDFA4  C0 03 00 20 */	lfs f0, 0x20(r3)
/* 800D13C8 000CDFA8  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D13CC 000CDFAC  D0 1E 02 18 */	stfs f0, 0x218(r30)
.L_800D13D0:
/* 800D13D0 000CDFB0  88 1E 22 29 */	lbz r0, 0x2229(r30)
/* 800D13D4 000CDFB4  54 00 D7 FF */	rlwinm. r0, r0, 0x1a, 0x1f, 0x1f
/* 800D13D8 000CDFB8  41 82 00 2C */	beq .L_800D1404
/* 800D13DC 000CDFBC  80 6D AE 78 */	lwz r3, Fighter_804D6518@sda21(r13)
/* 800D13E0 000CDFC0  C0 3E 01 6C */	lfs f1, 0x16c(r30)
/* 800D13E4 000CDFC4  C0 03 00 00 */	lfs f0, 0(r3)
/* 800D13E8 000CDFC8  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D13EC 000CDFCC  D0 1E 01 6C */	stfs f0, 0x16c(r30)
/* 800D13F0 000CDFD0  80 6D AE 78 */	lwz r3, Fighter_804D6518@sda21(r13)
/* 800D13F4 000CDFD4  C0 3E 01 98 */	lfs f1, 0x198(r30)
/* 800D13F8 000CDFD8  C0 03 00 04 */	lfs f0, 4(r3)
/* 800D13FC 000CDFDC  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D1400 000CDFE0  D0 1E 01 98 */	stfs f0, 0x198(r30)
.L_800D1404:
/* 800D1404 000CDFE4  80 9E 00 04 */	lwz r4, 4(r30)
/* 800D1408 000CDFE8  3C 60 80 3C */	lis r3, ftData_LoadSpecialAttrs@ha
/* 800D140C 000CDFEC  38 03 1E BC */	addi r0, r3, ftData_LoadSpecialAttrs@l
/* 800D1410 000CDFF0  54 83 10 3A */	slwi r3, r4, 2
/* 800D1414 000CDFF4  7C 60 1A 14 */	add r3, r0, r3
/* 800D1418 000CDFF8  80 03 00 00 */	lwz r0, 0(r3)
/* 800D141C 000CDFFC  28 00 00 00 */	cmplwi r0, 0
/* 800D1420 000CE000  40 82 00 20 */	bne .L_800D1440
/* 800D1424 000CE004  38 7F 00 20 */	addi r3, r31, 0x20
/* 800D1428 000CE008  4C C6 31 82 */	crclr 6
/* 800D142C 000CE00C  48 27 42 7D */	bl OSReport
/* 800D1430 000CE010  38 7F 00 00 */	addi r3, r31, 0
/* 800D1434 000CE014  38 BF 00 48 */	addi r5, r31, 0x48
/* 800D1438 000CE018  38 80 01 0D */	li r4, 0x10d
/* 800D143C 000CE01C  48 2B 6D E5 */	bl __assert
.L_800D1440:
/* 800D1440 000CE020  80 9E 00 04 */	lwz r4, 4(r30)
/* 800D1444 000CE024  3C 60 80 3C */	lis r3, ftData_LoadSpecialAttrs@ha
/* 800D1448 000CE028  38 03 1E BC */	addi r0, r3, ftData_LoadSpecialAttrs@l
/* 800D144C 000CE02C  54 83 10 3A */	slwi r3, r4, 2
/* 800D1450 000CE030  7C 60 1A 14 */	add r3, r0, r3
/* 800D1454 000CE034  81 83 00 00 */	lwz r12, 0(r3)
/* 800D1458 000CE038  38 7D 00 00 */	addi r3, r29, 0
/* 800D145C 000CE03C  7D 88 03 A6 */	mtlr r12
/* 800D1460 000CE040  4E 80 00 21 */	blrl
/* 800D1464 000CE044  80 1E 02 D0 */	lwz r0, 0x2d0(r30)
/* 800D1468 000CE048  28 00 00 00 */	cmplwi r0, 0
/* 800D146C 000CE04C  41 82 00 0C */	beq .L_800D1478
/* 800D1470 000CE050  7F A3 EB 78 */	mr r3, r29
/* 800D1474 000CE054  4B FF F8 49 */	bl ftCo_800D0CBC
.L_800D1478:
/* 800D1478 000CE058  88 1E 22 22 */	lbz r0, 0x2222(r30)
/* 800D147C 000CE05C  54 00 CF FF */	rlwinm. r0, r0, 0x19, 0x1f, 0x1f
/* 800D1480 000CE060  41 82 00 48 */	beq .L_800D14C8
/* 800D1484 000CE064  80 7D 00 2C */	lwz r3, 0x2c(r29)
/* 800D1488 000CE068  C0 02 95 84 */	lfs f0, .L_804D8F64@sda21(r2)
/* 800D148C 000CE06C  C0 23 00 38 */	lfs f1, 0x38(r3)
/* 800D1490 000CE070  80 83 02 CC */	lwz r4, 0x2cc(r3)
/* 800D1494 000CE074  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800D1498 000CE078  41 82 00 30 */	beq .L_800D14C8
/* 800D149C 000CE07C  C0 04 00 14 */	lfs f0, 0x14(r4)
/* 800D14A0 000CE080  EC 00 00 72 */	fmuls f0, f0, f1
/* 800D14A4 000CE084  D0 04 00 14 */	stfs f0, 0x14(r4)
/* 800D14A8 000CE088  C0 24 00 18 */	lfs f1, 0x18(r4)
/* 800D14AC 000CE08C  C0 03 00 38 */	lfs f0, 0x38(r3)
/* 800D14B0 000CE090  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D14B4 000CE094  D0 04 00 18 */	stfs f0, 0x18(r4)
/* 800D14B8 000CE098  C0 24 00 1C */	lfs f1, 0x1c(r4)
/* 800D14BC 000CE09C  C0 03 00 38 */	lfs f0, 0x38(r3)
/* 800D14C0 000CE0A0  EC 01 00 32 */	fmuls f0, f1, f0
/* 800D14C4 000CE0A4  D0 04 00 1C */	stfs f0, 0x1c(r4)
.L_800D14C8:
/* 800D14C8 000CE0A8  80 01 00 4C */	lwz r0, 0x4c(r1)
/* 800D14CC 000CE0AC  83 E1 00 44 */	lwz r31, 0x44(r1)
/* 800D14D0 000CE0B0  83 C1 00 40 */	lwz r30, 0x40(r1)
/* 800D14D4 000CE0B4  83 A1 00 3C */	lwz r29, 0x3c(r1)
/* 800D14D8 000CE0B8  38 21 00 48 */	addi r1, r1, 0x48
/* 800D14DC 000CE0BC  7C 08 03 A6 */	mtlr r0
/* 800D14E0 000CE0C0  4E 80 00 20 */	blr


.section .data
    .balign 8
.L_803C6F78:
    .asciz "ftchangeparam.c"
    .balign 4
.L_803C6F88:
    .asciz "scale != 0.0F"
    .balign 4
    .asciz "don't set ftKindCalcIndiviParamTable!!\n"
    .balign 4
    .asciz "ftKindCalcIndiviParamTable[fp->kind] != NULL"
    .balign 4


.section .sdata2
    .balign 8
.L_804D8F60:
    .4byte NULL
.L_804D8F64:
    .float 1
