#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec 11 17:33:48 2024
# Process ID: 13632
# Current directory: C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace
# Log file: C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top.vdi
# Journal file: C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 34172 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/estel/laser-harp-fpga/laser_harp_test/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_timer_usb_axi_0/mb_usb_timer_usb_axi_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_0/mb_usb_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_0/mb_usb_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_0/mb_usb_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_0/mb_usb_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_0/mb_usb_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_0/mb_usb_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/bg_rom/bg_rom.dcp' for cell 'screen/background'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 1578.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 944 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: ila UUID: 901a5f55-8b29-50a8-8131-f43987f6be78 
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2216.691 ; gain = 494.582
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_timer_usb_axi_0/mb_usb_timer_usb_axi_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_timer_usb_axi_0/mb_usb_timer_usb_axi_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[4]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[5]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[6]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[7]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[4]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[5]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[6]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[7]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkl'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkr'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_tx'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rx'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rts'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_cts'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo0'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo1'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo2'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo3'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc]
Parsing XDC File [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 98 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2216.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 307 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 60 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

37 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2216.691 ; gain = 1119.133
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2216.691 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d14b0d71

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.826 . Memory (MB): peak = 2216.691 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 079b010c8fcafb65.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2543.289 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1f8f626a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2543.289 ; gain = 20.879

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1c990f979

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2543.289 ; gain = 20.879
INFO: [Opt 31-389] Phase Retarget created 225 cells and removed 340 cells
INFO: [Opt 31-1021] In phase Retarget, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 3 Constant propagation | Checksum: 21298b4a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2543.289 ; gain = 20.879
INFO: [Opt 31-389] Phase Constant propagation created 123 cells and removed 311 cells
INFO: [Opt 31-1021] In phase Constant propagation, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1efc737e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2543.289 ; gain = 20.879
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 321 cells
INFO: [Opt 31-1021] In phase Sweep, 931 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Clk_IBUF_BUFG_inst to drive 1834 load(s) on clock net Clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1b64ce378

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2543.289 ; gain = 20.879
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1b64ce378

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2543.289 ; gain = 20.879
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 274bdf73e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2543.289 ; gain = 20.879
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             225  |             340  |                                             69  |
|  Constant propagation         |             123  |             311  |                                             51  |
|  Sweep                        |               0  |             321  |                                            931  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             59  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2543.289 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b59ed8e9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 2543.289 ; gain = 20.879

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 60 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 22 newly gated: 0 Total Ports: 120
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 1d097dbfb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 2745.137 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d097dbfb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2745.137 ; gain = 201.848

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 17c420f18

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.137 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 17c420f18

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2745.137 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2745.137 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17c420f18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2745.137 ; gain = 528.445
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2745.137 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 146c90747

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2745.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7ee14e7e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e657706d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e657706d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2745.137 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e657706d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17605705a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 106c33992

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 106c33992

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 19f866046

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 456 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 184 nets or LUTs. Breaked 1 LUT, combined 183 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2745.137 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            183  |                   184  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            183  |                   184  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b16ae38c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2745.137 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1783a6329

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2745.137 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1783a6329

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2125de419

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2003af24c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22188f7c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18d49f270

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bfb3f943

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d8abf2c9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b23d29b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2745.137 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b23d29b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 131154a24

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.452 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 105ad2cd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.536 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: b75a2749

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.623 . Memory (MB): peak = 2745.137 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 131154a24

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.452. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: c2c96c52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2745.137 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2745.137 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: c2c96c52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c2c96c52

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c2c96c52

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2745.137 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: c2c96c52

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2745.137 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2745.137 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13e4829a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2745.137 ; gain = 0.000
Ending Placer Task | Checksum: fd5fdcc8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2745.137 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 60e12523 ConstDB: 0 ShapeSum: 9c7eb7a5 RouteDB: 0
Post Restoration Checksum: NetGraph: a6cb376b NumContArr: 9dfc0c45 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 144c743b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2745.137 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 144c743b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2749.531 ; gain = 4.395

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 144c743b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2749.531 ; gain = 4.395
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 193060b52

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2775.055 ; gain = 29.918
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.535  | TNS=0.000  | WHS=-1.372 | THS=-298.442|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 21567e276

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2830.574 ; gain = 85.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.535  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 18da2925a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2830.781 ; gain = 85.645

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.111855 %
  Global Horizontal Routing Utilization  = 0.179984 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10480
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10455
  Number of Partially Routed Nets     = 25
  Number of Node Overlaps             = 257

Phase 2 Router Initialization | Checksum: 1635e7bac

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2830.781 ; gain = 85.645

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1635e7bac

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2830.781 ; gain = 85.645
Phase 3 Initial Routing | Checksum: 20be5e3ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2831.578 ; gain = 86.441

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 686
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.839  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dd3d86b5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2831.578 ; gain = 86.441

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.839  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10dcafd35

Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2831.578 ; gain = 86.441
Phase 4 Rip-up And Reroute | Checksum: 10dcafd35

Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2831.578 ; gain = 86.441

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1adcdd395

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2831.578 ; gain = 86.441
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.918  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15036c23a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2831.578 ; gain = 86.441

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15036c23a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2831.578 ; gain = 86.441
Phase 5 Delay and Skew Optimization | Checksum: 15036c23a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2831.578 ; gain = 86.441

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 118551bb0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2831.578 ; gain = 86.441
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.918  | TNS=0.000  | WHS=-0.653 | THS=-18.350|

Phase 6.1 Hold Fix Iter | Checksum: 11911f29f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2831.578 ; gain = 86.441
Phase 6 Post Hold Fix | Checksum: 17f0f3db1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2831.578 ; gain = 86.441

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.29754 %
  Global Horizontal Routing Utilization  = 4.63691 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 184ad071f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2831.578 ; gain = 86.441

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 184ad071f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2831.578 ; gain = 86.441

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 204364d23

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2831.578 ; gain = 86.441

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 14d7c06f2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2831.578 ; gain = 86.441
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.918  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14d7c06f2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2831.578 ; gain = 86.441
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2831.578 ; gain = 86.441

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2831.578 ; gain = 86.441
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2841.633 ; gain = 10.055
INFO: [Common 17-1381] The checkpoint 'C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
151 Infos, 101 Warnings, 87 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force mb_usb_hdmi_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/blue_click_next8 input screen/blue_click_next8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/blue_click_next8__0 input screen/blue_click_next8__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/indigo_click_next8 input screen/indigo_click_next8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/indigo_click_next8__0 input screen/indigo_click_next8__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3 input screen/red3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3 input screen/red3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__0 input screen/red3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__0 input screen/red3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__1 input screen/red3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__1 input screen/red3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__2 input screen/red3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__2 input screen/red3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__3 input screen/red3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__3 input screen/red3__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__4 input screen/red3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__4 input screen/red3__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__5 input screen/red3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__5 input screen/red3__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__6 input screen/red3__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__6 input screen/red3__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__7 input screen/red3__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red3__7 input screen/red3__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4 input screen/red4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4 input screen/red4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__0 input screen/red4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__0 input screen/red4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__1 input screen/red4__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__1 input screen/red4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__10 input screen/red4__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__10 input screen/red4__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__11 input screen/red4__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__11 input screen/red4__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__12 input screen/red4__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__12 input screen/red4__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__13 input screen/red4__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__13 input screen/red4__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__14 input screen/red4__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__14 input screen/red4__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__15 input screen/red4__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__15 input screen/red4__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__16 input screen/red4__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__16 input screen/red4__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__17 input screen/red4__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__17 input screen/red4__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__18 input screen/red4__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__18 input screen/red4__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__19 input screen/red4__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__19 input screen/red4__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__2 input screen/red4__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__2 input screen/red4__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__3 input screen/red4__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__3 input screen/red4__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__4 input screen/red4__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__4 input screen/red4__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__5 input screen/red4__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__5 input screen/red4__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__6 input screen/red4__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__6 input screen/red4__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__7 input screen/red4__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__7 input screen/red4__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__8 input screen/red4__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__8 input screen/red4__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__9 input screen/red4__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red4__9 input screen/red4__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red6 input screen/red6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red6__0 input screen/red6__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red6__1 input screen/red6__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red6__2 input screen/red6__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red6__3 input screen/red6__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red6__4 input screen/red6__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/rom_address input screen/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/rom_address input screen/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/violet_click_next8 input screen/violet_click_next8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/violet_click_next8__0 input screen/violet_click_next8__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A3)+(A4*(~A3)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A3)+(A4*(~A3)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net audio/flag_next__0 is a gated clock net sourced by a combinational pin audio/flag_next_reg_i_1/O, cell audio/flag_next_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/BlueY_next__0 is a gated clock net sourced by a combinational pin screen/BlueY_next_reg[9]_i_2/O, cell screen/BlueY_next_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/GreenY_next__0 is a gated clock net sourced by a combinational pin screen/GreenY_next_reg[9]_i_2/O, cell screen/GreenY_next_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/IndigoY_next__0 is a gated clock net sourced by a combinational pin screen/IndigoY_next_reg[9]_i_2/O, cell screen/IndigoY_next_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/RedY_next__0 is a gated clock net sourced by a combinational pin screen/RedY_next_reg[9]_i_2/O, cell screen/RedY_next_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/VioletY_next__0 is a gated clock net sourced by a combinational pin screen/VioletY_next_reg[9]_i_2/O, cell screen/VioletY_next_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/blue_click_next23_out is a gated clock net sourced by a combinational pin screen/blue_click_next_reg_i_2/O, cell screen/blue_click_next_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/green_click_next18_out is a gated clock net sourced by a combinational pin screen/green_click_next_reg_i_2/O, cell screen/green_click_next_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/indigo_click_next27_out is a gated clock net sourced by a combinational pin screen/indigo_click_next_reg_i_2/O, cell screen/indigo_click_next_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/orange_click_next_reg_i_2_n_0 is a gated clock net sourced by a combinational pin screen/orange_click_next_reg_i_2/O, cell screen/orange_click_next_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/red_click_next1 is a gated clock net sourced by a combinational pin screen/red_click_next_reg_i_7/O, cell screen/red_click_next_reg_i_7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/red_click_next36_out is a gated clock net sourced by a combinational pin screen/red_click_next_reg_i_2/O, cell screen/red_click_next_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/violet_click_next32_out is a gated clock net sourced by a combinational pin screen/violet_click_next_reg_i_2/O, cell screen/violet_click_next_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/yellow_click_next12_out is a gated clock net sourced by a combinational pin screen/yellow_click_next_reg_i_2/O, cell screen/yellow_click_next_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 92 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mb_usb_hdmi_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3298.770 ; gain = 452.199
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 17:36:52 2024...
