# Day 0: System/Tool Setup Check. GitHub ID creation
# Day 1: Introduction to Verilog RTL design and Synthesis
# Day 2: Timing libs(QTMs/ETMs), hierarchical vs flat synthesis and efficient flop coding styles
# Day 3: Combinational and sequential optimizations
# Day 4: GLS, blocking vs non-blocking and Synthesis-Simulation mismatch
# Day 5: DFT
# Day 6: Introduction to Logic Synthesis
# Day 11: Introduction to the BabySoC
 
