{
    "@graph": [
        {
            "@id": "gnd:4069794-0",
            "sameAs": "CAD"
        },
        {
            "@id": "gnd:4117388-0",
            "sameAs": "VLSI"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A165212456X",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (288 S.)",
            "contributor": "Taylor, Gaynor E.",
            "description": "Campusweiter Zugriff (Universität Hannover) - Vervielfältigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
            "identifier": [
                "(isbn13)9781849193580",
                "(ppn)165212456X",
                "(firstid)BSZ:379379864"
            ],
            "publisher": "IET",
            "subject": [
                "Integrated circuits--Testing",
                "digital integrated circuits",
                "Logic design",
                "Digital integrated circuits",
                "(classificationName=ddc)621.395",
                "design for testability",
                "Electronic circuits--Testing",
                "application specific integrated circuits",
                "(classificationName=linseach:mapping)elt",
                "discrete cosine transforms",
                "Computers",
                "(classificationName=rvk)ZN 4950",
                "Discrete cosine transforms",
                "Integrated circuits--Design and construction",
                "(classificationName=bk, id=106414070)53.52 - Elektronische Schaltungen",
                "Simulated annealing (Mathematics)",
                "(classificationName=ddc)621.39/5",
                "expert systems",
                "Design",
                "Logic circuits--Computer-aided design",
                "Expert systems (Computer science)",
                "analogue integrated circuits",
                "automatic test pattern generation",
                "Integrated circuits--Very large scale integration",
                "Linear integrated circuits",
                "Application-specific integrated circuits"
            ],
            "title": "Algorithmic and Knowledge-based CAD for VLSI",
            "abstract": "The following topics are dealt with: Expert assistance in digital circuit design; use of a theorem prover for transformational synthesis; an overview of high level synthesis technologies for digital ASICs; simulated annealing based synthesis of fast discrete cosine transform blocks; knowledge based expert systems in testing and design for testability; knowledge based test strategy planning; HIT: a hierarchical integrated test methodology; use of fault augmented functions for automatic test pattern generation; macro-test: a VLSI testable-design technique; an expert systems approach to analogue VLSI layout; guaranteeing optimality in a gridless router using AI techniques",
            "dcterms:contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": "(collectioncode)ZDB-100-IET",
            "issued": "1992",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "dcterms:subject": [
                {
                    "@id": "gnd:4069794-0"
                },
                {
                    "@id": "gnd:4117388-0"
                }
            ],
            "volume": "4",
            "P30128": "IEE circuits and systems series",
            "P60163": "Stevenage"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "volume": "http://purl.org/ontology/bibo/volume",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "contributor": "http://purl.org/dc/elements/1.1/contributor",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "license": "http://purl.org/dc/terms/license",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "title": "http://purl.org/dc/elements/1.1/title",
        "issued": "http://purl.org/dc/terms/issued",
        "abstract": "http://purl.org/dc/terms/abstract",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "description": "http://purl.org/dc/elements/1.1/description",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}