Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Fri Nov  1 17:56:32 2024

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 25.62 sec.

Routing started.
Building routing graph takes 2.06 sec.
Processing design graph takes 0.94 sec.
Total nets for routing : 13696.
Global routing takes 4.55 sec.
Detailed routing takes 13.72 sec.
Hold Violation Fix in router takes 10.12 sec.
Finish routing takes 1.09 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 33.16 sec.

IO Port Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                  | DIRECTION     | LOC      | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| SFP_TX_DISABLE0       | output        | H12      | BANK0     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| SFP_TX_DISABLE1       | output        | F16      | BANK0     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_in[3]               | input         | W15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[4]               | input         | Y16      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[5]               | input         | AB16     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[6]               | input         | AA16     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[7]               | input         | AB17     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_out[0]              | output        | V21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[1]              | output        | V22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[2]              | output        | T21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[3]              | output        | T22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[4]              | output        | R20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[5]              | output        | R22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[6]              | output        | R19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[7]              | output        | P19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos1_reset           | output        | W10      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos1_scl             | inout         | Y11      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos1_sda             | inout         | Y13      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos2_reset           | output        | AB4      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos2_scl             | inout         | V9       | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos2_sda             | inout         | T10      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos_init_done[0]     | output        | B3       | BANK0     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos_init_done[1]     | output        | AB6      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ddr_init_done         | output        | A3       | BANK0     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| de_in                 | input         | U13      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| de_out                | output        | Y22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| debug_led2            | output        | F7       | BANK0     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| e_mdc                 | output        | G20      | BANK1     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| e_mdio                | inout         | G22      | BANK1     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_led               | output        | A5       | BANK0     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_in[2]               | input         | W18      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[3]               | input         | AB19     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[4]               | input         | AA18     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[5]               | input         | AB18     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[6]               | input         | Y18      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[7]               | input         | W17      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_out[0]              | output        | M21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[1]              | output        | M17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[2]              | output        | M18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[3]              | output        | M16      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[4]              | output        | N15      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[5]              | output        | L19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[6]              | output        | K20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[7]              | output        | L17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hdmi_int_led          | output        | B2       | BANK0     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| heart_beat_led        | output        | C5       | BANK0     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hs_out                | output        | Y21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| iic_scl               | output        | V19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| iic_sda               | inout         | V20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| iic_tx_scl            | output        | P17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| iic_tx_sda            | inout         | P18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[0]              | output        | N6       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[10]             | output        | P8       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[11]             | output        | T4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[12]             | output        | P7       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[13]             | output        | P4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[14]             | output        | T3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[1]              | output        | R4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[2]              | output        | P6       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[3]              | output        | F3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[4]              | output        | V5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[5]              | output        | E4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[6]              | output        | V3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[7]              | output        | D2       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[8]              | output        | U4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[9]              | output        | P5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ba[0]             | output        | F5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ba[1]             | output        | W4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ba[2]             | output        | N7       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_cas_n             | output        | H8       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ck                | output        | T6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ck_n              | output        | T5       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_cke               | output        | Y3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_cs_n              | output        | G6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[0]             | output        | W3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[1]             | output        | L1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[2]             | output        | K2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[3]             | output        | G1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dq[0]             | inout         | U1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[10]            | inout         | R1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[11]            | inout         | M1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[12]            | inout         | P2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[13]            | inout         | L3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[14]            | inout         | P3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[15]            | inout         | N4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[16]            | inout         | K4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[17]            | inout         | K1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[18]            | inout         | J3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[19]            | inout         | L4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[1]             | inout         | U3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[20]            | inout         | K3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[21]            | inout         | M3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[22]            | inout         | J1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[23]            | inout         | M4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[24]            | inout         | J6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[25]            | inout         | F1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[26]            | inout         | K7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[27]            | inout         | F2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[28]            | inout         | H5       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[29]            | inout         | H3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[2]             | inout         | T2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[30]            | inout         | J4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[31]            | inout         | G3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[3]             | inout         | Y2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[4]             | inout         | T1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[5]             | inout         | Y1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[6]             | inout         | M7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[7]             | inout         | W1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[8]             | inout         | P1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[9]             | inout         | M2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[0]            | inout         | V2       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[1]            | inout         | N3       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[2]            | inout         | M6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[3]            | inout         | E3       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[0]          | inout         | V1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[1]          | inout         | N1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[2]          | inout         | L6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[3]          | inout         | E1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_odt               | output        | G7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ras_n             | output        | J7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_rst_n             | output        | C1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_we_n              | output        | H6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pix_clk               | output        | M22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| pixclk_in             | input         | AA12     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[3]               | input         | V15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[4]               | input         | AA14     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[5]               | input         | AB14     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[6]               | input         | W14      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[7]               | input         | Y14      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_out[0]              | output        | K17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[1]              | output        | N19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[2]              | output        | J22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[3]              | output        | J20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[4]              | output        | K22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[5]              | output        | H21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[6]              | output        | H22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[7]              | output        | H19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rgmii_txc             | output        | C20      | BANK1     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rgmii_txctl           | output        | F22      | BANK1     | 3.3       | LVCMOS33       | 12        | PULLUP         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rgmii_txd[0]          | output        | C22      | BANK1     | 3.3       | LVCMOS33       | 12        | PULLUP         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rgmii_txd[1]          | output        | E20      | BANK1     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rgmii_txd[2]          | output        | E22      | BANK1     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rgmii_txd[3]          | output        | F21      | BANK1     | 3.3       | LVCMOS33       | 8         | PULLUP         | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rstn_out              | output        | R17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| start_led             | output        | A2       | BANK0     | 1.2       | LVCMOS12       | 2         | PULLUP         | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| sys_clk               | input         | P20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| vs_in                 | input         | W13      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| vs_out                | output        | W20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1419     | 6450          | 22                 
|   FF                     | 4088     | 38700         | 11                 
|   LUT                    | 4444     | 25800         | 18                 
|   LUT-FF pairs           | 1993     | 25800         | 8                  
| Use of CLMS              | 925      | 4250          | 22                 
|   FF                     | 2559     | 25500         | 11                 
|   LUT                    | 2931     | 17000         | 18                 
|   LUT-FF pairs           | 1313     | 17000         | 8                  
|   Distributed RAM        | 73       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 8        | 18            | 45                 
| Use of DRM               | 40.5     | 134           | 31                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 732      | 6672          | 11                 
| Use of HSST              | 1        | 1             | 100                
| Use of IO                | 148      | 296           | 50                 
|   IOBD                   | 16       | 64            | 25                 
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 3        | 8             | 38                 
|   IOBS_LR                | 111      | 161           | 69                 
|   IOBS_TB                | 16       | 56            | 29                 
| Use of IOCKDIV           | 1        | 20            | 5                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 4        | 20            | 20                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 148      | 400           | 37                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 3        | 5             | 60                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 12       | 30            | 40                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                                | Site Of GClk Inst     | GClk Fanout Net               | Clock Loads     | Non_Clock Loads     | Driver Inst                                         | Driver Pin         | Site Of Driver Inst     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg                     | USCM_84_108           | ntclkbufg_0                   | 863             | 0                   | u_hsst_core/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst      | RCLK2FABRIC[2]     | HSST_88_340             
| clkbufg_4/gopclkbufg                     | USCM_84_116           | ntclkbufg_1                   | 4302            | 0                   | u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV             | IOCKDIV_6_323           
| clkbufg_5/gopclkbufg                     | USCM_84_109           | ntclkbufg_2                   | 236             | 0                   | u_pll/u_pll_e3/goppll                               | CLKOUT1            | PLL_158_55              
| clkbufg_6/gopclkbufg                     | USCM_84_117           | ntclkbufg_3                   | 218             | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain                | TCK_USER           | SCANCHAIN_325_0         
| clkbufg_7/gopclkbufg                     | USCM_84_110           | ntclkbufg_4                   | 157             | 0                   | u_pll/u_pll_e3/goppll                               | CLKOUT0            | PLL_158_55              
| clkbufg_8/gopclkbufg                     | USCM_84_111           | ntclkbufg_5                   | 145             | 0                   | u_hsst_core/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst      | TCLK2FABRIC[2]     | HSST_88_340             
| clkbufg_9/gopclkbufg                     | USCM_84_113           | ntclkbufg_6                   | 60              | 0                   | pixclk_in_ibuf/opit_1                               | INCK               | IOL_163_6               
| clkbufg_10/gopclkbufg                    | USCM_84_114           | ntclkbufg_7                   | 7               | 0                   | u_pll/u_pll_e3/goppll                               | CLKOUT2            | PLL_158_55              
| clkbufg_11/gopclkbufg                    | USCM_84_118           | ntclkbufg_8                   | 11              | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain                | CAPDR              | SCANCHAIN_325_0         
| u_DDR3_50H/u_clkbufg/gopclkbufg          | USCM_84_112           | u_DDR3_50H/pll_clkin          | 68              | 0                   | sys_clk_ibuf/opit_1                                 | INCK               | IOL_327_210             
| u_DDR3_50H/u_clkbufg_gate/gopclkbufg     | USCM_84_115           | u_DDR3_50H/ioclk_gate_clk     | 1               | 0                   | u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1            | PLL_158_199             
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                            | Site Of Pll Inst     | Pin            | Net Of Pin                                           | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                   | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKFB          | u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/ntCLKFB     |  -              |  -                  | u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_199                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKIN1         | u_DDR3_50H/pll_clkin                                 |  -              |  -                  | u_DDR3_50H/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_112                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKIN2         | ntR1994                                              |  -              |  -                  | GND_127                                             | Z                    | HARD0N1_156_197               
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKFB          | u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/ntCLKFB     |  -              |  -                  | u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_179                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKIN1         | u_DDR3_50H/pll_clkin                                 |  -              |  -                  | u_DDR3_50H/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_112                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKIN2         | ntR1998                                              |  -              |  -                  | GND_625                                             | Z                    | HARD0N1_156_181               
| u_pll/u_pll_e3/goppll                               | PLL_158_55           | CLKFB          | u_pll/u_pll_e3/ntCLKFB                               |  -              |  -                  | u_pll/u_pll_e3/goppll                               | CLK_INT_FB           | PLL_158_55                    
| u_pll/u_pll_e3/goppll                               | PLL_158_55           | CLKIN1         | _N24                                                 |  -              |  -                  | sys_clk_ibuf/opit_1                                 | INCK                 | IOL_327_210                   
| u_pll/u_pll_e3/goppll                               | PLL_158_55           | CLKIN2         | ntR2095                                              |  -              |  -                  | GND_626                                             | Z                    | HARD0N1_156_57                
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKOUT0_WL     | clkout0_wl_0                                         | 4303            | 0                   |  ...                                                |  ...                 |  ...                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKOUT1        | u_DDR3_50H/ioclk_gate_clk_pll                        | 1               | 0                   | u_DDR3_50H/u_clkbufg_gate/gopclkbufg                | CLK                  | USCM_84_115                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKOUT0_WL     | clkout0_wl_1                                         | 2               | 0                   |  ...                                                |  ...                 |  ...                          
| u_pll/u_pll_e3/goppll                               | PLL_158_55           | CLKOUT0        | nt_pix_clk                                           | 157             | 1                   |  ...                                                |  ...                 |  ...                          
| u_pll/u_pll_e3/goppll                               | PLL_158_55           | CLKOUT1        | cfg_clk                                              | 236             | 0                   |  ...                                                |  ...                 |  ...                          
| u_pll/u_pll_e3/goppll                               | PLL_158_55           | CLKOUT2        | clk_25M                                              | 7               | 0                   |  ...                                                |  ...                 |  ...                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT      | FF       | Distributed RAM     | APM     | DRM      | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_ddr_ov5640_top                                            | 7359     | 6647     | 73                  | 0       | 40.5     | 0           | 1       | 8        | 0            | 1        | 148     | 1           | 0           | 4            | 0        | 0       | 0        | 3       | 0        | 0          | 1             | 0         | 0        | 12       
| + cmos_write_req_gen_m0                                        | 4        | 7        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + color_bar_m0                                                 | 86       | 45       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms1_reg_config                                             | 62       | 35       | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                         | 30       | 9        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms2_reg_config                                             | 48       | 23       | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                         | 31       | 9        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m0                                          | 355      | 296      | 0                   | 0       | 12       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 92       | 69       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 79       | 58       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 92       | 86       | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 92       | 86       | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 92       | 86       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 92       | 83       | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 92       | 83       | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 92       | 83       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + mem_read_arbi_m0                                             | 286      | 45       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + mem_write_arbi_m0                                            | 29       | 47       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                   | 346      | 241      | 0                   | 0       | 1.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                 | 79       | 61       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                 | 77       | 61       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                 | 99       | 54       | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                 | 90       | 62       | 0                   | 0       | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + power_on_delay_inst                                          | 41       | 37       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3_50H                                                   | 4056     | 4007     | 73                  | 0       | 0        | 0           | 1       | 8        | 0            | 0        | 70      | 1           | 0           | 3            | 0        | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 2385     | 2376     | 0                   | 0       | 0        | 0           | 1       | 8        | 0            | 0        | 70      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 319      | 236      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23       | 23       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 133      | 92       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9        | 9        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45       | 38       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 104      | 74       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 5        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 308      | 607      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11       | 12       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 98       | 60       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 77       | 60       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 44       | 22       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1567     | 1393     | 0                   | 0       | 0        | 0           | 0       | 8        | 0            | 0        | 70      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 463      | 308      | 0                   | 0       | 0        | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 145      | 69       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 97       | 34       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48       | 35       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 105      | 76       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 160      | 84       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 395      | 284      | 0                   | 0       | 0        | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 84       | 61       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 34       | 26       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 50       | 35       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 104      | 68       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 158      | 81       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 341      | 262      | 0                   | 0       | 0        | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 83       | 61       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 34       | 26       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49       | 35       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 102      | 68       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 107      | 59       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 339      | 262      | 0                   | 0       | 0        | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 83       | 61       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 34       | 26       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49       | 35       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 104      | 68       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 103      | 59       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0        | 3        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 5        | 260      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 5        | 8        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1670     | 1629     | 73                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0        | 43       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0        | 1        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 168      | 137      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 120      | 71       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 17       | 8        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 48       | 66       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 809      | 578      | 70                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 531      | 388      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 10       | 7        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 27       | 18       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 25       | 8        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 16       | 12       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 21       | 7        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 224      | 141      | 70                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 77       | 15       | 35                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77       | 15       | 35                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35       | 0        | 35                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 77       | 15       | 35                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77       | 15       | 35                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35       | 0        | 35                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 54       | 49       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 72       | 83       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_rdatapath                                           | 36       | 18       | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_prefetch_fifo                                     | 36       | 18       | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                               | 32       | 16       | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 32       | 16       | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 1        | 0        | 1                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 31       | 16       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 169      | 293      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 72       | 51       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 42       | 92       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 416      | 476      | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27       | 14       | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27       | 14       | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2        | 0        | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24       | 14       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 1        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 388      | 456      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_aq_axi_master                                              | 194      | 147      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hsst_core                                                  | 513      | 331      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 1        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_GTP_HSST_WRAPPER                                         | 0        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 1        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_IPML_HSST_RST                                            | 513      | 331      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_lane_powerup                         | 20       | 15       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_pll                              | 82       | 60       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_deb                                          | 29       | 15       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_sync                                         | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_wtchdg                                       | 24       | 21       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_rstn_sync                                         | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll_rst_fsm_0                                          | 29       | 20       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_rx                               | 332      | 213      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE2_ENABLE.rxlane_fsm2                             | 117      | 71       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE3_ENABLE.rxlane_fsm3                             | 115      | 70       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_deb                           | 29       | 15       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_sync                          | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_deb                              | 21       | 15       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_sync                             | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].word_align_sync                         | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_deb                           | 29       | 15       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_sync                          | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_deb                              | 21       | 15       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_sync                             | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].word_align_sync                         | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_tx                               | 79       | 43       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + TXLANE2_ENABLE.txlane_rst_fsm2                         | 79       | 37       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                                        | 0        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_packet_rec_m0                                          | 238      | 167      | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_2048_32i_16o_m0                                       | 163      | 114      | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_2048_32i_16o                            | 163      | 114      | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 163      | 114      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_packet_send_m0                                         | 189      | 176      | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_4096_16i_32o_m0                                       | 124      | 113      | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_4096_16i_32o                            | 124      | 113      | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 124      | 113      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_m0                                      | 50       | 70       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 29       | 36       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + word_align_m0                                                | 79       | 112      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_CORES                                                      | 732      | 783      | 0                   | 0       | 9        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 1             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                   
+-----------------------------------------------------------------------------------------------------------+
| Input      | W:/FinalFantasy/sfp_1080p/pg_base_1080P_sfp/device_map/hdmi_ddr_ov5640_top_map.adf          
|            | W:/FinalFantasy/sfp_1080p/pg_base_1080P_sfp/device_map/hdmi_ddr_ov5640_top.pcf              
| Output     | W:/FinalFantasy/sfp_1080p/pg_base_1080P_sfp/place_route/hdmi_ddr_ov5640_top_pnr.adf         
|            | W:/FinalFantasy/sfp_1080p/pg_base_1080P_sfp/place_route/clock_utilization.txt               
|            | W:/FinalFantasy/sfp_1080p/pg_base_1080P_sfp/place_route/hdmi_ddr_ov5640_top_plc.adf         
|            | W:/FinalFantasy/sfp_1080p/pg_base_1080P_sfp/place_route/hdmi_ddr_ov5640_top.prr             
|            | W:/FinalFantasy/sfp_1080p/pg_base_1080P_sfp/place_route/hdmi_ddr_ov5640_top_prr.prt         
|            | W:/FinalFantasy/sfp_1080p/pg_base_1080P_sfp/place_route/hdmi_ddr_ov5640_top_pnr.netlist     
|            | W:/FinalFantasy/sfp_1080p/pg_base_1080P_sfp/place_route/prr.db                              
+-----------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 1,278 MB
Total CPU  time to pnr completion : 0h:1m:9s
Process Total CPU  time to pnr completion : 0h:1m:9s
Total real time to pnr completion : 0h:3m:15s
