INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ntyythepro/Verilog/W4/as2/as2.srcs/sources_1/new/assignment2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assignment2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ntyythepro/Verilog/W4/as2/as2.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ntyythepro/Verilog/W4/as2/as2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ntyythepro/Verilog/W4/as2/as2.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ntyythepro/Verilog/W4/as2/as2.srcs/sim_1/new/sim_assignment2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_assignment2
