# Day_1![gtkwave](https://user-images.githubusercontent.com/123365348/214485200-31903a1e-0a5e-441b-8d56-f1d11e82164d.png)
![ls_workshop](https://user-images.githubusercontent.com/123365348/214485215-b721160a-5af1-4499-95b2-b23a7f8e5c42.png)
![Yosys](https://user-images.githubusercontent.com/123365348/214485223-bea9f1b6-89bc-4739-a183-7664879fb07f.png)
![Yosys1](https://user-images.githubusercontent.com/123365348/214485227-db55c111-51c7-4207-87dc-3d47368ff27d.png)
![vsd_vlsi](https://user-images.githubusercontent.com/123365348/214485232-66b415ee-f11b-4584-a350-5a61a53ed7cc.png)
![a created](https://user-images.githubusercontent.com/123365348/214485234-56975640-0950-4dc7-afa5-f70b5835d036.png)
![diretory workshop](https://user-images.githubusercontent.com/123365348/214485241-9a709f0c-2fea-4b18-b128-626beb53e8ca.png)
![full_library](https://user-images.githubusercontent.com/123365348/214485244-85b822b3-08f7-447f-9e9e-882b554492cd.png)
![good_mux](https://user-images.githubusercontent.com/123365348/214485251-26ebd05e-ce42-4974-903b-d2101b61d939.png)
![terminal_1](https://user-images.githubusercontent.com/123365348/214485268-9fef908a-8c67-45c2-90f2-45ef04958a52.png)
![verilog_ls](https://user-images.githubusercontent.com/123365348/214485282-30c8a814-7e1d-4e72-b286-495d90ce2009.png)


# Day_2
  # Library File
![lib](https://user-images.githubusercontent.com/123365348/214485570-1ddadf77-7e35-49c1-a872-13214625165f.png)
Power cell
![cell](https://user-images.githubusercontent.com/123365348/214485714-36269a6a-aed7-45a7-8a98-3acb9a42e5cc.png)
Compare and2.0 and and2_1
![and 2_1](https://user-images.githubusercontent.com/123365348/214486117-b7110c5c-e6c6-41cb-9ccf-63d8b97e175c.png)
![and2 0](https://user-images.githubusercontent.com/123365348/214486124-cfdf4f2f-cbb8-421b-9375-8089fd4bf3ae.png)
module_v!
[module](https://user-images.githubusercontent.com/123365348/214492324-83ac7bda-e77b-4f03-b501-0e49a6337139.png)
read_liberty
![Read Library](https://user-images.githubusercontent.com/123365348/214491928-9ff7f89b-5ebb-4e03-9a4f-478e9a781a43.png)!

![image](https://user-images.githubusercontent.com/123365348/214538039-067294a4-84a6-4278-b37f-e68583fd9aa7.png)


# Day3
    # Example1 opt_check.v
    
<img width="919" alt="Screen Shot 2023-01-26 at 9 50 24 AM" src="https://user-images.githubusercontent.com/123365348/214753988-40c49095-b31c-46be-9611-8e0ed86f2235.png">

Figure opt_check
![opt_check](https://user-images.githubusercontent.com/123365348/214755710-e29d058c-b009-47b1-a055-f0e9d0d4ee06.png)

  # Example2 opt_check2.v
  
  ![image](https://user-images.githubusercontent.com/123365348/214756187-fc568f3e-e162-49d6-a2ad-f89a02330b9b.png)
  Condition a is ture ,uing OR gate the output y = a + b
![image](https://user-images.githubusercontent.com/123365348/214757040-fba5ed0e-cb90-4930-b9f2-d7a3d32ff399.png)

    # Example3 opt_check3.v
   ![opt_check3](https://user-images.githubusercontent.com/123365348/214759536-ea624418-2590-4901-ab80-19b5af3704cf.png)

   If condition a is ture, c is process and conditon c is ture b is contiue
   ![image](https://user-images.githubusercontent.com/123365348/214757922-fdd6acb0-bf35-4125-ab39-b524a5e132a8.png)
    
    
    # Example4 opt_check4.v
    ![opt_check4](https://user-images.githubusercontent.com/123365348/214759567-1db8a785-9ce3-4611-a2b6-841b34e6a36a.png)
  
  ![image](https://user-images.githubusercontent.com/123365348/214758323-8bcc7b54-6e5f-4817-aa59-1c581fee6591.png)

  # Example5 multiple_module_opt.v
  ![Multiple_Module_opt](https://user-images.githubusercontent.com/123365348/214761132-2ad1d879-11d6-47cb-810d-1816f771e4ad.PNG)
  ![Multiple_Module_opt_fig](https://user-images.githubusercontent.com/123365348/214761135-7f1aa663-18f8-4490-b481-90085d8d15da.PNG)
  ![Multiple_Module_opt2_fig](https://user-images.githubusercontent.com/123365348/214761153-36c85744-febf-49f2-b9f9-96fb55677a98.PNG)

  
  
# Day4

  # A mux designed with ternary operator
  ![ternary_operator](https://user-images.githubusercontent.com/123365348/214810495-7eecb949-3d46-42f1-8d37-1293feb3cc9a.PNG)
  
 ![gtkwave ternary](https://user-images.githubusercontent.com/123365348/214810636-8b90b15b-11b7-4529-b63d-03ae1f6fed97.PNG)
 
 The synthesized for ternary operataor
![image](https://user-images.githubusercontent.com/123365348/214811876-0fcc9490-dcfb-4e91-a902-fd0e8ef2b0f4.png)
