{"vcs1":{"timestamp_begin":1748201462.063513056, "rt":5.40, "ut":5.56, "st":0.24}}
{"vcselab":{"timestamp_begin":1748201467.514196244, "rt":0.20, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1748201467.748246126, "rt":0.28, "ut":0.20, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748201461.707091587}
{"VCS_COMP_START_TIME": 1748201461.707091587}
{"VCS_COMP_END_TIME": 1748201468.116530269}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 453972}}
{"vcselab": {"peak_mem": 161884}}
