Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: clock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "clock.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "clock"
Output Format                      : NGC
Target Device                      : xc3s1000-4-fg676

---- Source Options
Top Module Name                    : clock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : clock.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mod_12_counter.v" in library work
Compiling verilog file "seg_12_mod.v" in library work
Module <mod_12_counter> compiled
Compiling verilog file "mod_6_counter.v" in library work
Module <seg_12_mod> compiled
Compiling verilog file "mod_1_cnt_hour.v" in library work
Module <mod_6_counter> compiled
Compiling verilog file "freq_div_N.v" in library work
Module <mod_1_cnt_hour> compiled
Compiling verilog file "bcd_to_seg_mod.v" in library work
Module <freq_div_N> compiled
Compiling verilog file "bcd_counter.v" in library work
Module <bcd_to_seg_mod> compiled
Compiling verilog file "seg_dot.v" in library work
Module <bcd_counter> compiled
Compiling verilog file "second_10.v" in library work
Module <seg_dot> compiled
Compiling verilog file "second_1.v" in library work
Module <second_10> compiled
Compiling verilog file "mod_1_counter.v" in library work
Module <second_1> compiled
Compiling verilog file "hour_10.v" in library work
Module <mod_1_counter> compiled
Compiling verilog file "hour_1.v" in library work
Module <hour_10> compiled
Compiling verilog file "ap_seg_mod.v" in library work
Module <hour_1> compiled
Compiling verilog file "second_digit.v" in library work
Module <ap_seg_mod> compiled
Compiling verilog file "minute_digit.v" in library work
Module <second_digit> compiled
Compiling verilog file "hour_digit.v" in library work
Module <minute_digit> compiled
Compiling verilog file "dot_digit.v" in library work
Module <hour_digit> compiled
Compiling verilog file "beep_digit.v" in library work
Module <dot_digit> compiled
Compiling verilog file "ampm_digit.v" in library work
Module <beep_digit> compiled
Compiling verilog file "clock.v" in library work
Module <ampm_digit> compiled
Module <clock> compiled
No errors in compilation
Analysis of file <"clock.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <clock> in library <work>.

Analyzing hierarchy for module <second_digit> in library <work>.

Analyzing hierarchy for module <dot_digit> in library <work>.

Analyzing hierarchy for module <minute_digit> in library <work>.

Analyzing hierarchy for module <hour_digit> in library <work>.

Analyzing hierarchy for module <ampm_digit> in library <work>.

Analyzing hierarchy for module <beep_digit> in library <work>.

Analyzing hierarchy for module <freq_div_N> in library <work> with parameters.
	N = "00000000000000000000001111101000"

Analyzing hierarchy for module <second_1> in library <work>.

Analyzing hierarchy for module <second_10> in library <work>.

Analyzing hierarchy for module <freq_div_N> in library <work> with parameters.
	N = "00000000000000000000000111110100"

Analyzing hierarchy for module <mod_1_counter> in library <work>.

Analyzing hierarchy for module <seg_dot> in library <work>.

Analyzing hierarchy for module <hour_1> in library <work>.

Analyzing hierarchy for module <hour_10> in library <work>.

Analyzing hierarchy for module <ap_seg_mod> in library <work>.

Analyzing hierarchy for module <mod_6_counter> in library <work>.

Analyzing hierarchy for module <bcd_counter> in library <work>.

Analyzing hierarchy for module <bcd_to_seg_mod> in library <work>.

Analyzing hierarchy for module <freq_div_N> in library <work> with parameters.
	N = "00000000000000000000000000001010"

Analyzing hierarchy for module <freq_div_N> in library <work> with parameters.
	N = "00000000000000000000000000000110"

Analyzing hierarchy for module <mod_12_counter> in library <work>.

Analyzing hierarchy for module <seg_12_mod> in library <work>.

Analyzing hierarchy for module <mod_1_cnt_hour> in library <work>.

Analyzing hierarchy for module <freq_div_N> in library <work> with parameters.
	N = "00000000000000000000000000001100"

Analyzing hierarchy for module <mod_12_counter> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <clock>.
Module <clock> is correct for synthesis.
 
Analyzing module <second_digit> in library <work>.
Module <second_digit> is correct for synthesis.
 
Analyzing module <freq_div_N.1> in library <work>.
	N = 32'sb00000000000000000000001111101000
Module <freq_div_N.1> is correct for synthesis.
 
Analyzing module <second_1> in library <work>.
Module <second_1> is correct for synthesis.
 
Analyzing module <bcd_counter> in library <work>.
Module <bcd_counter> is correct for synthesis.
 
Analyzing module <bcd_to_seg_mod> in library <work>.
Module <bcd_to_seg_mod> is correct for synthesis.
 
Analyzing module <freq_div_N.3> in library <work>.
	N = 32'sb00000000000000000000000000001010
Module <freq_div_N.3> is correct for synthesis.
 
Analyzing module <second_10> in library <work>.
Module <second_10> is correct for synthesis.
 
Analyzing module <mod_6_counter> in library <work>.
Module <mod_6_counter> is correct for synthesis.
 
Analyzing module <freq_div_N.4> in library <work>.
	N = 32'sb00000000000000000000000000000110
Module <freq_div_N.4> is correct for synthesis.
 
Analyzing module <dot_digit> in library <work>.
Module <dot_digit> is correct for synthesis.
 
Analyzing module <freq_div_N.2> in library <work>.
	N = 32'sb00000000000000000000000111110100
Module <freq_div_N.2> is correct for synthesis.
 
Analyzing module <mod_1_counter> in library <work>.
Module <mod_1_counter> is correct for synthesis.
 
Analyzing module <seg_dot> in library <work>.
Module <seg_dot> is correct for synthesis.
 
Analyzing module <minute_digit> in library <work>.
Module <minute_digit> is correct for synthesis.
 
Analyzing module <hour_digit> in library <work>.
Module <hour_digit> is correct for synthesis.
 
Analyzing module <hour_1> in library <work>.
Module <hour_1> is correct for synthesis.
 
Analyzing module <mod_12_counter> in library <work>.
Module <mod_12_counter> is correct for synthesis.
 
Analyzing module <seg_12_mod> in library <work>.
Module <seg_12_mod> is correct for synthesis.
 
Analyzing module <hour_10> in library <work>.
Module <hour_10> is correct for synthesis.
 
Analyzing module <mod_1_cnt_hour> in library <work>.
Module <mod_1_cnt_hour> is correct for synthesis.
 
Analyzing module <freq_div_N.5> in library <work>.
	N = 32'sb00000000000000000000000000001100
Module <freq_div_N.5> is correct for synthesis.
 
Analyzing module <ampm_digit> in library <work>.
Module <ampm_digit> is correct for synthesis.
 
Analyzing module <ap_seg_mod> in library <work>.
Module <ap_seg_mod> is correct for synthesis.
 
Analyzing module <beep_digit> in library <work>.
WARNING:Xst:905 - "beep_digit.v" line 9: The signals <cnt> are missing in the sensitivity list of always block.
Module <beep_digit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <freq_out> in unit <beep_digit> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <freq_div_N_1>.
    Related source file is "freq_div_N.v".
    Found 1-bit register for signal <clk_div_N>.
    Found 10-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <freq_div_N_1> synthesized.


Synthesizing Unit <bcd_counter>.
    Related source file is "bcd_counter.v".
    Found 4-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <bcd_counter> synthesized.


Synthesizing Unit <bcd_to_seg_mod>.
    Related source file is "bcd_to_seg_mod.v".
    Found 16x8-bit ROM for signal <seg_data>.
    Summary:
	inferred   1 ROM(s).
Unit <bcd_to_seg_mod> synthesized.


Synthesizing Unit <freq_div_N_3>.
    Related source file is "freq_div_N.v".
    Found 1-bit register for signal <clk_div_N>.
    Found 10-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <freq_div_N_3> synthesized.


Synthesizing Unit <mod_6_counter>.
    Related source file is "mod_6_counter.v".
    Found 3-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <mod_6_counter> synthesized.


Synthesizing Unit <freq_div_N_4>.
    Related source file is "freq_div_N.v".
    Found 1-bit register for signal <clk_div_N>.
    Found 10-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <freq_div_N_4> synthesized.


Synthesizing Unit <freq_div_N_2>.
    Related source file is "freq_div_N.v".
    Found 1-bit register for signal <clk_div_N>.
    Found 10-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <freq_div_N_2> synthesized.


Synthesizing Unit <mod_1_counter>.
    Related source file is "mod_1_counter.v".
    Found 1-bit register for signal <cnt>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mod_1_counter> synthesized.


Synthesizing Unit <seg_dot>.
    Related source file is "seg_dot.v".
Unit <seg_dot> synthesized.


Synthesizing Unit <mod_12_counter>.
    Related source file is "mod_12_counter.v".
    Found 4-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <mod_12_counter> synthesized.


Synthesizing Unit <seg_12_mod>.
    Related source file is "seg_12_mod.v".
    Found 16x8-bit ROM for signal <seg_data>.
    Summary:
	inferred   1 ROM(s).
Unit <seg_12_mod> synthesized.


Synthesizing Unit <freq_div_N_5>.
    Related source file is "freq_div_N.v".
    Found 1-bit register for signal <clk_div_N>.
    Found 10-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <freq_div_N_5> synthesized.


Synthesizing Unit <ap_seg_mod>.
    Related source file is "ap_seg_mod.v".
Unit <ap_seg_mod> synthesized.


Synthesizing Unit <dot_digit>.
    Related source file is "dot_digit.v".
WARNING:Xst:646 - Signal <cnt_1> is assigned but never used.
WARNING:Xst:1780 - Signal <cnt1> is never used or assigned.
Unit <dot_digit> synthesized.


Synthesizing Unit <ampm_digit>.
    Related source file is "ampm_digit.v".
Unit <ampm_digit> synthesized.


Synthesizing Unit <beep_digit>.
    Related source file is "beep_digit.v".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:653 - Signal <rst> is used but never assigned. Tied to value 0.
Unit <beep_digit> synthesized.


Synthesizing Unit <second_1>.
    Related source file is "second_1.v".
Unit <second_1> synthesized.


Synthesizing Unit <second_10>.
    Related source file is "second_10.v".
Unit <second_10> synthesized.


Synthesizing Unit <hour_1>.
    Related source file is "hour_1.v".
Unit <hour_1> synthesized.


Synthesizing Unit <mod_1_cnt_hour>.
    Related source file is "mod_1_cnt_hour.v".
    Found 1-bit register for signal <cnt>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mod_1_cnt_hour> synthesized.


Synthesizing Unit <second_digit>.
    Related source file is "second_digit.v".
Unit <second_digit> synthesized.


Synthesizing Unit <minute_digit>.
    Related source file is "minute_digit.v".
Unit <minute_digit> synthesized.


Synthesizing Unit <hour_10>.
    Related source file is "hour_10.v".
Unit <hour_10> synthesized.


Synthesizing Unit <hour_digit>.
    Related source file is "hour_digit.v".
Unit <hour_digit> synthesized.


Synthesizing Unit <clock>.
    Related source file is "clock.v".
    Found 8-bit register for signal <seg_com>.
    Found 8-bit register for signal <seg_data>.
    Found 4-bit up counter for signal <locate_c>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <clock> synthesized.

WARNING:Xst:524 - All outputs of the instance <U_dot_cnt_h> of the block <mod_1_counter> are unconnected in block <dot_digit>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x8-bit ROM                                          : 6
# Counters                                             : 15
 10-bit up counter                                     : 7
 3-bit up counter                                      : 3
 4-bit up counter                                      : 5
# Registers                                            : 12
 1-bit register                                        : 10
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s1000.nph' in environment C:\Xilinx92i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x8-bit ROM                                          : 6
# Counters                                             : 15
 10-bit up counter                                     : 7
 3-bit up counter                                      : 3
 4-bit up counter                                      : 5
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <dot_digit>: instances <U_seg_dot>, <U_seg_dot2> of unit <seg_dot> are equivalent, second instance is removed

Optimizing unit <clock> ...
WARNING:Xst:1710 - FF/Latch  <seg_com_0> (without init value) has a constant value of 1 in block <clock>.
WARNING:Xst:1710 - FF/Latch  <seg_com_0> (without init value) has a constant value of 1 in block <clock>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clock, actual ratio is 2.
FlipFlop locate_c_0 has been replicated 2 time(s)
FlipFlop locate_c_1 has been replicated 2 time(s)
FlipFlop locate_c_2 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : clock.ngr
Top Level Output File Name         : clock
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 436
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 63
#      LUT2                        : 3
#      LUT2_D                      : 8
#      LUT2_L                      : 2
#      LUT3                        : 29
#      LUT3_L                      : 1
#      LUT4                        : 145
#      LUT4_D                      : 14
#      LUT4_L                      : 1
#      MUXCY                       : 63
#      MUXF5                       : 16
#      VCC                         : 1
#      XORCY                       : 63
# FlipFlops/Latches                : 128
#      FD                          : 15
#      FDC                         : 95
#      FDPE                        : 7
#      FDR                         : 11
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 1
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000fg676-4 

 Number of Slices:                     145  out of   7680     1%  
 Number of Slice Flip Flops:           128  out of  15360     0%  
 Number of 4 input LUTs:               292  out of  15360     1%  
 Number of IOs:                         19
 Number of bonded IOBs:                 19  out of    391     4%  
 Number of GCLKs:                        2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+-----------------------------------------------+-------+
Clock Signal                                | Clock buffer(FF name)                         | Load  |
--------------------------------------------+-----------------------------------------------+-------+
clk                                         | BUFGP                                         | 48    |
U_dis_dot/U_freq_div_1/clk_div_N            | NONE(U_dis_dot/U_dot_cnt/cnt)                 | 1     |
U_dis_hour/U_hour_clk/U_freq_div_1/clk_div_N| NONE(U_ampm/U_ap_cnt/cnt)                     | 1     |
U_dis_sec/U_sec_1/U_freq_div_1/clk_div_N    | NONE(U_dis_sec/U_sec_10/U_freq_div_10/cnt_9)  | 14    |
U_dis_sec/U_freq_div_1000/clk_div_N         | NONE(U_dis_sec/U_sec_1/U_freq_div_1/cnt_5)    | 15    |
U_dis_min/U_min_1/U_freq_div_1/clk_div_N    | NONE(U_dis_min/U_min_10/U_cnt_digit_10_/cnt_2)| 14    |
U_dis_sec/U_sec_10/U_freq_div_10/clk_div_N  | NONE(U_dis_min/U_min_1/U_freq_div_1/clk_div_N)| 15    |
U_dis_min/U_min_10/U_freq_div_10/clk_div_N1 | BUFG                                          | 20    |
--------------------------------------------+-----------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 102   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.920ns (Maximum Frequency: 168.919MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.920ns (frequency: 168.919MHz)
  Total number of paths / destination ports: 527 / 61
-------------------------------------------------------------------------
Delay:               5.920ns (Levels of Logic = 11)
  Source:            U_dis_dot/U_freq_div_1/cnt_1 (FF)
  Destination:       U_dis_dot/U_freq_div_1/cnt_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U_dis_dot/U_freq_div_1/cnt_1 to U_dis_dot/U_freq_div_1/cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  U_dis_dot/U_freq_div_1/cnt_1 (U_dis_dot/U_freq_div_1/cnt_1)
     LUT1:I0->O            1   0.551   0.000  U_dis_dot/U_freq_div_1/Mcount_cnt_cy<1>_rt (U_dis_dot/U_freq_div_1/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  U_dis_dot/U_freq_div_1/Mcount_cnt_cy<1> (U_dis_dot/U_freq_div_1/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_dot/U_freq_div_1/Mcount_cnt_cy<2> (U_dis_dot/U_freq_div_1/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_dot/U_freq_div_1/Mcount_cnt_cy<3> (U_dis_dot/U_freq_div_1/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_dot/U_freq_div_1/Mcount_cnt_cy<4> (U_dis_dot/U_freq_div_1/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_dot/U_freq_div_1/Mcount_cnt_cy<5> (U_dis_dot/U_freq_div_1/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_dot/U_freq_div_1/Mcount_cnt_cy<6> (U_dis_dot/U_freq_div_1/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_dot/U_freq_div_1/Mcount_cnt_cy<7> (U_dis_dot/U_freq_div_1/Mcount_cnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  U_dis_dot/U_freq_div_1/Mcount_cnt_cy<8> (U_dis_dot/U_freq_div_1/Mcount_cnt_cy<8>)
     XORCY:CI->O           1   0.904   0.827  U_dis_dot/U_freq_div_1/Mcount_cnt_xor<9> (Result<9>)
     LUT4:I3->O            1   0.551   0.000  U_dis_dot/U_freq_div_1/Mcount_cnt_eqn_91 (U_dis_dot/U_freq_div_1/Mcount_cnt_eqn_9)
     FDC:D                     0.203          U_dis_dot/U_freq_div_1/cnt_9
    ----------------------------------------
    Total                      5.920ns (3.877ns logic, 2.043ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_dis_dot/U_freq_div_1/clk_div_N'
  Clock period: 3.152ns (frequency: 317.259MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.152ns (Levels of Logic = 1)
  Source:            U_dis_dot/U_dot_cnt/cnt (FF)
  Destination:       U_dis_dot/U_dot_cnt/cnt (FF)
  Source Clock:      U_dis_dot/U_freq_div_1/clk_div_N rising
  Destination Clock: U_dis_dot/U_freq_div_1/clk_div_N rising

  Data Path: U_dis_dot/U_dot_cnt/cnt to U_dis_dot/U_dot_cnt/cnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   0.877  U_dis_dot/U_dot_cnt/cnt (U_dis_dot/U_dot_cnt/cnt)
     INV:I->O              1   0.551   0.801  U_dis_dot/U_dot_cnt/cnt_not00011_INV_0 (U_dis_dot/U_dot_cnt/cnt_not0001)
     FDC:D                     0.203          U_dis_dot/U_dot_cnt/cnt
    ----------------------------------------
    Total                      3.152ns (1.474ns logic, 1.678ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_dis_hour/U_hour_clk/U_freq_div_1/clk_div_N'
  Clock period: 3.152ns (frequency: 317.259MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.152ns (Levels of Logic = 1)
  Source:            U_ampm/U_ap_cnt/cnt (FF)
  Destination:       U_ampm/U_ap_cnt/cnt (FF)
  Source Clock:      U_dis_hour/U_hour_clk/U_freq_div_1/clk_div_N rising
  Destination Clock: U_dis_hour/U_hour_clk/U_freq_div_1/clk_div_N rising

  Data Path: U_ampm/U_ap_cnt/cnt to U_ampm/U_ap_cnt/cnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   0.877  U_ampm/U_ap_cnt/cnt (U_ampm/U_ap_cnt/cnt)
     INV:I->O              1   0.551   0.801  U_ampm/U_ap_cnt/cnt_not00011_INV_0 (U_ampm/U_ap_cnt/cnt_not0001)
     FDC:D                     0.203          U_ampm/U_ap_cnt/cnt
    ----------------------------------------
    Total                      3.152ns (1.474ns logic, 1.678ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_dis_sec/U_sec_1/U_freq_div_1/clk_div_N'
  Clock period: 5.920ns (frequency: 168.919MHz)
  Total number of paths / destination ports: 173 / 15
-------------------------------------------------------------------------
Delay:               5.920ns (Levels of Logic = 11)
  Source:            U_dis_sec/U_sec_10/U_freq_div_10/cnt_1 (FF)
  Destination:       U_dis_sec/U_sec_10/U_freq_div_10/cnt_9 (FF)
  Source Clock:      U_dis_sec/U_sec_1/U_freq_div_1/clk_div_N rising
  Destination Clock: U_dis_sec/U_sec_1/U_freq_div_1/clk_div_N rising

  Data Path: U_dis_sec/U_sec_10/U_freq_div_10/cnt_1 to U_dis_sec/U_sec_10/U_freq_div_10/cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  U_dis_sec/U_sec_10/U_freq_div_10/cnt_1 (U_dis_sec/U_sec_10/U_freq_div_10/cnt_1)
     LUT1:I0->O            1   0.551   0.000  U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<1>_rt (U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<1> (U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<2> (U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<3> (U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<4> (U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<5> (U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<6> (U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<7> (U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<8> (U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_cy<8>)
     XORCY:CI->O           1   0.904   0.827  U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_xor<9> (Result<9>1)
     LUT4:I3->O            1   0.551   0.000  U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_eqn_91 (U_dis_sec/U_sec_10/U_freq_div_10/Mcount_cnt_eqn_9)
     FDC:D                     0.203          U_dis_sec/U_sec_10/U_freq_div_10/cnt_9
    ----------------------------------------
    Total                      5.920ns (3.877ns logic, 2.043ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_dis_sec/U_freq_div_1000/clk_div_N'
  Clock period: 5.920ns (frequency: 168.919MHz)
  Total number of paths / destination ports: 178 / 16
-------------------------------------------------------------------------
Delay:               5.920ns (Levels of Logic = 11)
  Source:            U_dis_sec/U_sec_1/U_freq_div_1/cnt_1 (FF)
  Destination:       U_dis_sec/U_sec_1/U_freq_div_1/cnt_9 (FF)
  Source Clock:      U_dis_sec/U_freq_div_1000/clk_div_N rising
  Destination Clock: U_dis_sec/U_freq_div_1000/clk_div_N rising

  Data Path: U_dis_sec/U_sec_1/U_freq_div_1/cnt_1 to U_dis_sec/U_sec_1/U_freq_div_1/cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  U_dis_sec/U_sec_1/U_freq_div_1/cnt_1 (U_dis_sec/U_sec_1/U_freq_div_1/cnt_1)
     LUT1:I0->O            1   0.551   0.000  U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<1>_rt (U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<1> (U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<2> (U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<3> (U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<4> (U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<5> (U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<6> (U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<7> (U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<8> (U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_cy<8>)
     XORCY:CI->O           1   0.904   0.827  U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_xor<9> (Result<9>2)
     LUT4:I3->O            1   0.551   0.000  U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_eqn_91 (U_dis_sec/U_sec_1/U_freq_div_1/Mcount_cnt_eqn_9)
     FDC:D                     0.203          U_dis_sec/U_sec_1/U_freq_div_1/cnt_9
    ----------------------------------------
    Total                      5.920ns (3.877ns logic, 2.043ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_dis_min/U_min_1/U_freq_div_1/clk_div_N'
  Clock period: 5.920ns (frequency: 168.919MHz)
  Total number of paths / destination ports: 173 / 15
-------------------------------------------------------------------------
Delay:               5.920ns (Levels of Logic = 11)
  Source:            U_dis_min/U_min_10/U_freq_div_10/cnt_1 (FF)
  Destination:       U_dis_min/U_min_10/U_freq_div_10/cnt_9 (FF)
  Source Clock:      U_dis_min/U_min_1/U_freq_div_1/clk_div_N rising
  Destination Clock: U_dis_min/U_min_1/U_freq_div_1/clk_div_N rising

  Data Path: U_dis_min/U_min_10/U_freq_div_10/cnt_1 to U_dis_min/U_min_10/U_freq_div_10/cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  U_dis_min/U_min_10/U_freq_div_10/cnt_1 (U_dis_min/U_min_10/U_freq_div_10/cnt_1)
     LUT1:I0->O            1   0.551   0.000  U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<1>_rt (U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<1> (U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<2> (U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<3> (U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<4> (U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<5> (U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<6> (U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<7> (U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<8> (U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_cy<8>)
     XORCY:CI->O           1   0.904   0.827  U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_xor<9> (Result<9>4)
     LUT4:I3->O            1   0.551   0.000  U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_eqn_91 (U_dis_min/U_min_10/U_freq_div_10/Mcount_cnt_eqn_9)
     FDC:D                     0.203          U_dis_min/U_min_10/U_freq_div_10/cnt_9
    ----------------------------------------
    Total                      5.920ns (3.877ns logic, 2.043ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_dis_sec/U_sec_10/U_freq_div_10/clk_div_N'
  Clock period: 5.920ns (frequency: 168.919MHz)
  Total number of paths / destination ports: 178 / 16
-------------------------------------------------------------------------
Delay:               5.920ns (Levels of Logic = 11)
  Source:            U_dis_min/U_min_1/U_freq_div_1/cnt_1 (FF)
  Destination:       U_dis_min/U_min_1/U_freq_div_1/cnt_9 (FF)
  Source Clock:      U_dis_sec/U_sec_10/U_freq_div_10/clk_div_N rising
  Destination Clock: U_dis_sec/U_sec_10/U_freq_div_10/clk_div_N rising

  Data Path: U_dis_min/U_min_1/U_freq_div_1/cnt_1 to U_dis_min/U_min_1/U_freq_div_1/cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  U_dis_min/U_min_1/U_freq_div_1/cnt_1 (U_dis_min/U_min_1/U_freq_div_1/cnt_1)
     LUT1:I0->O            1   0.551   0.000  U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<1>_rt (U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<1> (U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<2> (U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<3> (U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<4> (U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<5> (U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<6> (U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<7> (U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<8> (U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_cy<8>)
     XORCY:CI->O           1   0.904   0.827  U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_xor<9> (Result<9>5)
     LUT4:I3->O            1   0.551   0.000  U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_eqn_91 (U_dis_min/U_min_1/U_freq_div_1/Mcount_cnt_eqn_9)
     FDC:D                     0.203          U_dis_min/U_min_1/U_freq_div_1/cnt_9
    ----------------------------------------
    Total                      5.920ns (3.877ns logic, 2.043ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_dis_min/U_min_10/U_freq_div_10/clk_div_N1'
  Clock period: 5.920ns (frequency: 168.919MHz)
  Total number of paths / destination ports: 184 / 21
-------------------------------------------------------------------------
Delay:               5.920ns (Levels of Logic = 11)
  Source:            U_dis_hour/U_hour_clk/U_freq_div_1/cnt_1 (FF)
  Destination:       U_dis_hour/U_hour_clk/U_freq_div_1/cnt_9 (FF)
  Source Clock:      U_dis_min/U_min_10/U_freq_div_10/clk_div_N1 rising
  Destination Clock: U_dis_min/U_min_10/U_freq_div_10/clk_div_N1 rising

  Data Path: U_dis_hour/U_hour_clk/U_freq_div_1/cnt_1 to U_dis_hour/U_hour_clk/U_freq_div_1/cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  U_dis_hour/U_hour_clk/U_freq_div_1/cnt_1 (U_dis_hour/U_hour_clk/U_freq_div_1/cnt_1)
     LUT1:I0->O            1   0.551   0.000  U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<1>_rt (U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<1> (U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<2> (U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<3> (U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<4> (U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<5> (U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<6> (U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<7> (U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<8> (U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_cy<8>)
     XORCY:CI->O           1   0.904   0.827  U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_xor<9> (Result<9>6)
     LUT4:I3->O            1   0.551   0.000  U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_eqn_91 (U_dis_hour/U_hour_clk/U_freq_div_1/Mcount_cnt_eqn_9)
     FDC:D                     0.203          U_dis_hour/U_hour_clk/U_freq_div_1/cnt_9
    ----------------------------------------
    Total                      5.920ns (3.877ns logic, 2.043ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            seg_data_2 (FF)
  Destination:       seg_data<2> (PAD)
  Source Clock:      clk rising

  Data Path: seg_data_2 to seg_data<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   0.907  seg_data_2 (seg_data_2)
     OBUF:I->O                 5.644          seg_data_2_OBUF (seg_data<2>)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
CPU : 5.47 / 5.59 s | Elapsed : 5.00 / 5.00 s
 
--> 

Total memory usage is 156652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    2 (   0 filtered)

