# Processor-UVM-Verification
System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment

FIXES: Organized code per UVM guidelines
       Made packages for better structure

TODO: Fix scoreboard to only receive from monitor. Should never connect to driver.
      Figure out intentions of system. Why is there a count in driver/monitor?

