# Day 1: Introduction to RTL design and Synthensis. 

## Introduction to simulator Iverilog. 
*Iverilog is an open-source simulator tool used to verify whether an RTL design adheres to the specified requirements by simulating the design's functionality.
*Iverilog based simulation flow
![image](https://github.com/user-attachments/assets/91202d92-99b0-4e1f-8d3f-ea9025417d07)
