3-3-2-2-input AND-AND-AND-OR-AND-Invert gate
.cell AAAOAI3322
.origin AAAOI3321
.inputs D1 D C1 C B2 B1 B A2 A1 A 
.outputs Y 
pmos D1 N7 vdd vdd g 4 7 4
pmos D N7 vdd vdd g 4 6 4
pmos C1 N5 N7 vdd g 3 6 3
pmos C N5 N7 vdd g 3 5 3
pmos B2 N2 N5 vdd g 2 5 2
pmos B1 N2 N5 vdd g 2 4 2
pmos B N2 N5 vdd g 2 3 2
pmos A2 Y N2 vdd g 1 3 1
pmos A1 Y N2 vdd g 1 2 1
pmos A Y N2 vdd g 1 1 1
nmos D1 N8 gnd gnd 1 2 4 -2
nmos D N7 N8 gnd 1 1 4 -1
nmos C1 N6 gnd gnd 1 2 3 -2
nmos C N5 N6 gnd 1 1 3 -1
nmos B2 N4 gnd gnd 1 3 2 -3
nmos B1 N3 N4 gnd 1 2 2 -2
nmos B N2 N3 gnd 1 1 2 -1
nmos A2 N1 gnd gnd 1 3 1 -3
nmos A1 N N1 gnd 1 2 1 -2
nmos A Y N gnd 1 1 1 -1
.end