{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../ECE194BB_Final_v01.gen/sources_1/bd/final_cpm",
      "name": "final_cpm",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "proc_sys_reset_0": "",
      "util_vector_logic_0": "",
      "clk_wiz_0": "",
      "jtag_axi_0": "",
      "system_ila_0": "",
      "cpm_wrapper_0": "",
      "axi_gpio_0": "",
      "axi_gpio_1": "",
      "smartconnect_0": "",
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_0": ""
    },
    "ports": {
      "reset": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I"
      }
    },
    "components": {
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "final_cpm_proc_sys_reset_0_0",
        "xci_path": "ip\\final_cpm_proc_sys_reset_0_0\\final_cpm_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "final_cpm_util_vector_logic_0_0",
        "xci_path": "ip\\final_cpm_util_vector_logic_0_0\\final_cpm_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "final_cpm_clk_wiz_0_0",
        "xci_path": "ip\\final_cpm_clk_wiz_0_0\\final_cpm_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "130.067"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "99.281"
          },
          "CLKOUT2_JITTER": {
            "value": "138.050"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "99.281"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "75"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "9.750"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "9.750"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "13"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          }
        }
      },
      "jtag_axi_0": {
        "vlnv": "xilinx.com:ip:jtag_axi:1.2",
        "ip_revision": "18",
        "xci_name": "final_cpm_jtag_axi_0_0",
        "xci_path": "ip\\final_cpm_jtag_axi_0_0\\final_cpm_jtag_axi_0_0.xci",
        "inst_hier_path": "jtag_axi_0",
        "parameters": {
          "PROTOCOL": {
            "value": "2"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "ip_revision": "15",
        "xci_name": "final_cpm_system_ila_0_0",
        "xci_path": "ip\\final_cpm_system_ila_0_0\\final_cpm_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "false"
          },
          "C_DATA_DEPTH": {
            "value": "4096"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "5"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          },
          "C_PROBE1_WIDTH": {
            "value": "32"
          },
          "C_PROBE2_WIDTH": {
            "value": "32"
          },
          "C_PROBE3_WIDTH": {
            "value": "8"
          },
          "C_PROBE4_WIDTH": {
            "value": "1"
          },
          "C_PROBE_WIDTH_PROPAGATION": {
            "value": "MANUAL"
          }
        }
      },
      "cpm_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:cpm_wrapper:1.0",
        "ip_revision": "1",
        "xci_name": "final_cpm_cpm_wrapper_0_0",
        "xci_path": "ip\\final_cpm_cpm_wrapper_0_0\\final_cpm_cpm_wrapper_0_0.xci",
        "inst_hier_path": "cpm_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cpm_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk_i": {
            "direction": "I"
          },
          "clk_sm_i": {
            "direction": "I"
          },
          "reset_ni": {
            "type": "rst",
            "direction": "I"
          },
          "cmd_reg_i": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "gpio_offset_i": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "gpio_mult_i": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "gpio_data_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bram_data_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bram_address_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rd_enb_o": {
            "direction": "O"
          },
          "test": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "test2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "31",
        "xci_name": "final_cpm_axi_gpio_0_0",
        "xci_path": "ip\\final_cpm_axi_gpio_0_0\\final_cpm_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "31",
        "xci_name": "final_cpm_axi_gpio_1_0",
        "xci_path": "ip\\final_cpm_axi_gpio_1_0\\final_cpm_axi_gpio_1_0.xci",
        "inst_hier_path": "axi_gpio_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "8"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "21",
        "xci_name": "final_cpm_smartconnect_0_0",
        "xci_path": "ip\\final_cpm_smartconnect_0_0\\final_cpm_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "final_cpm_blk_mem_gen_0_0",
        "xci_path": "ip\\final_cpm_blk_mem_gen_0_0\\final_cpm_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "9",
        "xci_name": "final_cpm_axi_bram_ctrl_0_0",
        "xci_path": "ip\\final_cpm_axi_bram_ctrl_0_0\\final_cpm_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0"
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "jtag_axi_0_M_AXI": {
        "interface_ports": [
          "smartconnect_0/S00_AXI",
          "jtag_axi_0/M_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "smartconnect_0/M02_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      }
    },
    "nets": {
      "Net1": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "smartconnect_0/aresetn",
          "jtag_axi_0/aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "Op1_0_1": {
        "ports": [
          "reset",
          "util_vector_logic_0/Op1",
          "cpm_wrapper_0/reset_ni"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "cpm_wrapper_0/cmd_reg_i",
          "system_ila_0/probe3"
        ]
      },
      "axi_gpio_1_gpio2_io_o": {
        "ports": [
          "axi_gpio_1/gpio2_io_o",
          "cpm_wrapper_0/gpio_mult_i"
        ]
      },
      "axi_gpio_1_gpio_io_o": {
        "ports": [
          "axi_gpio_1/gpio_io_o",
          "cpm_wrapper_0/gpio_offset_i"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "cpm_wrapper_0/bram_data_i",
          "system_ila_0/probe2"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1",
          "system_ila_0/clk"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "cpm_wrapper_0/sys_clk_i",
          "proc_sys_reset_0/slowest_sync_clk",
          "axi_gpio_0/s_axi_aclk",
          "smartconnect_0/aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_gpio_1/s_axi_aclk",
          "jtag_axi_0/aclk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "cpm_wrapper_0/clk_sm_i",
          "blk_mem_gen_0/clkb",
          "system_ila_0/probe4"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "cpm_wrapper_0_bram_address_o": {
        "ports": [
          "cpm_wrapper_0/bram_address_o",
          "blk_mem_gen_0/addrb"
        ]
      },
      "cpm_wrapper_0_gpio_data_o": {
        "ports": [
          "cpm_wrapper_0/gpio_data_o",
          "axi_gpio_0/gpio2_io_i"
        ]
      },
      "cpm_wrapper_0_rd_enb_o": {
        "ports": [
          "cpm_wrapper_0/rd_enb_o",
          "blk_mem_gen_0/enb"
        ]
      },
      "cpm_wrapper_0_test": {
        "ports": [
          "cpm_wrapper_0/test",
          "system_ila_0/probe0"
        ]
      },
      "cpm_wrapper_0_test2": {
        "ports": [
          "cpm_wrapper_0/test2",
          "system_ila_0/probe1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "clk_wiz_0/reset",
          "blk_mem_gen_0/rstb"
        ]
      }
    }
  }
}