

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5'
================================================================
* Date:           Fri Jul 14 14:26:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      789|      789|  7.890 us|  7.890 us|  789|  789|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_4_VITIS_LOOP_90_5  |      787|      787|         8|          4|          1|   196|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%w_2 = alloca i32 1"   --->   Operation 11 'alloca' 'w_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%iy = alloca i32 1"   --->   Operation 12 'alloca' 'iy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ix_1 = alloca i32 1"   --->   Operation 13 'alloca' 'ix_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten59 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 16 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten59"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %ix_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %iy"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %w_2"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc71"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten59_load = load i8 %indvar_flatten59" [fpga/kernel.cpp:88]   --->   Operation 22 'load' 'indvar_flatten59_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.76ns)   --->   "%icmp_ln88 = icmp_eq  i8 %indvar_flatten59_load, i8 196" [fpga/kernel.cpp:88]   --->   Operation 25 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.76ns)   --->   "%add_ln88 = add i8 %indvar_flatten59_load, i8 1" [fpga/kernel.cpp:88]   --->   Operation 26 'add' 'add_ln88' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc74, void %for.inc102.preheader.exitStub" [fpga/kernel.cpp:88]   --->   Operation 27 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%iy_load = load i4 %iy" [fpga/kernel.cpp:90]   --->   Operation 28 'load' 'iy_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ix_1_load = load i4 %ix_1" [fpga/kernel.cpp:88]   --->   Operation 29 'load' 'ix_1_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln90 = icmp_eq  i4 %iy_load, i4 15" [fpga/kernel.cpp:90]   --->   Operation 30 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln86 = select i1 %icmp_ln90, i4 1, i4 %iy_load" [fpga/kernel.cpp:86]   --->   Operation 31 'select' 'select_ln86' <Predicate = (!icmp_ln88)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln88_1 = add i4 %ix_1_load, i4 1" [fpga/kernel.cpp:88]   --->   Operation 32 'add' 'add_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.39ns)   --->   "%select_ln88 = select i1 %icmp_ln90, i4 %add_ln88_1, i4 %ix_1_load" [fpga/kernel.cpp:88]   --->   Operation 33 'select' 'select_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln86, i4 %select_ln88" [fpga/kernel.cpp:92]   --->   Operation 34 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i8 %add_ln" [fpga/kernel.cpp:92]   --->   Operation 35 'zext' 'zext_ln92' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%vp_addr = getelementptr i64 %vp, i64 0, i64 %zext_ln92" [fpga/kernel.cpp:92]   --->   Operation 36 'getelementptr' 'vp_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%dc = load i8 %vp_addr" [fpga/kernel.cpp:92]   --->   Operation 37 'load' 'dc' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %select_ln86, i4 %select_ln88, i3 0" [fpga/kernel.cpp:92]   --->   Operation 38 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i11 %shl_ln2" [fpga/kernel.cpp:92]   --->   Operation 39 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.08ns)   --->   "%add_ln92 = add i64 %zext_ln92_1, i64 %v_read" [fpga/kernel.cpp:92]   --->   Operation 40 'add' 'add_ln92' <Predicate = (!icmp_ln88)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln92, i32 3, i32 63" [fpga/kernel.cpp:92]   --->   Operation 41 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%add_ln90 = add i4 %select_ln86, i4 1" [fpga/kernel.cpp:90]   --->   Operation 42 'add' 'add_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln90 = store i8 %add_ln88, i8 %indvar_flatten59" [fpga/kernel.cpp:90]   --->   Operation 43 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln90 = store i4 %select_ln88, i4 %ix_1" [fpga/kernel.cpp:90]   --->   Operation 44 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln90 = store i4 %add_ln90, i4 %iy" [fpga/kernel.cpp:90]   --->   Operation 45 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%w_2_load_1 = load i64 %w_2" [fpga/kernel.cpp:93]   --->   Operation 46 'load' 'w_2_load_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%dc = load i8 %vp_addr" [fpga/kernel.cpp:92]   --->   Operation 47 'load' 'dc' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [fpga/kernel.cpp:92]   --->   Operation 48 'bitcast' 'data' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i61 %trunc_ln8" [fpga/kernel.cpp:92]   --->   Operation 49 'sext' 'sext_ln92' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln92" [fpga/kernel.cpp:92]   --->   Operation 50 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (7.30ns)   --->   "%gmem0_addr_8_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:92]   --->   Operation 51 'writereq' 'gmem0_addr_8_req' <Predicate = (!icmp_ln88)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i64 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:93]   --->   Operation 52 'trunc' 'trunc_ln508' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:93]   --->   Operation 53 'bitconcatenate' 't' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i64 %t" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:526->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:93]   --->   Operation 54 'bitcast' 'bitcast_ln526' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : [1/1] (0.72ns)   --->   Input mux for Operation 55 '%w = dadd i64 %w_2_load_1, i64 %bitcast_ln526'
ST_2 : Operation 55 [5/5] (4.34ns)   --->   "%w = dadd i64 %w_2_load_1, i64 %bitcast_ln526" [fpga/kernel.cpp:93]   --->   Operation 55 'dadd' 'w' <Predicate = (!icmp_ln88)> <Delay = 4.34> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 56 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem0_addr, i64 %data, i8 255" [fpga/kernel.cpp:92]   --->   Operation 56 'write' 'write_ln92' <Predicate = (!icmp_ln88)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 57 [4/5] (5.06ns)   --->   "%w = dadd i64 %w_2_load_1, i64 %bitcast_ln526" [fpga/kernel.cpp:93]   --->   Operation 57 'dadd' 'w' <Predicate = (!icmp_ln88)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 58 [5/5] (7.30ns)   --->   "%gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr" [fpga/kernel.cpp:92]   --->   Operation 58 'writeresp' 'gmem0_addr_8_resp' <Predicate = (!icmp_ln88)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 59 [3/5] (5.06ns)   --->   "%w = dadd i64 %w_2_load_1, i64 %bitcast_ln526" [fpga/kernel.cpp:93]   --->   Operation 59 'dadd' 'w' <Predicate = (!icmp_ln88)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%w_2_load = load i64 %w_2"   --->   Operation 72 'load' 'w_2_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %w_3_out, i64 %w_2_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 60 [4/5] (7.30ns)   --->   "%gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr" [fpga/kernel.cpp:92]   --->   Operation 60 'writeresp' 'gmem0_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 61 [2/5] (5.06ns)   --->   "%w = dadd i64 %w_2_load_1, i64 %bitcast_ln526" [fpga/kernel.cpp:93]   --->   Operation 61 'dadd' 'w' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 62 [3/5] (7.30ns)   --->   "%gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr" [fpga/kernel.cpp:92]   --->   Operation 62 'writeresp' 'gmem0_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 63 [1/5] (5.06ns)   --->   "%w = dadd i64 %w_2_load_1, i64 %bitcast_ln526" [fpga/kernel.cpp:93]   --->   Operation 63 'dadd' 'w' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln90 = store i64 %w, i64 %w_2" [fpga/kernel.cpp:90]   --->   Operation 64 'store' 'store_ln90' <Predicate = true> <Delay = 0.42>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 65 [2/5] (7.30ns)   --->   "%gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr" [fpga/kernel.cpp:92]   --->   Operation 65 'writeresp' 'gmem0_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_88_4_VITIS_LOOP_90_5_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [fpga/kernel.cpp:90]   --->   Operation 69 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/5] (7.30ns)   --->   "%gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr" [fpga/kernel.cpp:92]   --->   Operation 70 'writeresp' 'gmem0_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc71" [fpga/kernel.cpp:90]   --->   Operation 71 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.425ns
The critical path consists of the following:
	'alloca' operation ('iy') [6]  (0.000 ns)
	'load' operation ('iy_load', fpga/kernel.cpp:90) on local variable 'iy' [25]  (0.000 ns)
	'icmp' operation ('icmp_ln90', fpga/kernel.cpp:90) [29]  (0.797 ns)
	'select' operation ('select_ln86', fpga/kernel.cpp:86) [30]  (0.391 ns)
	'getelementptr' operation ('vp_addr', fpga/kernel.cpp:92) [37]  (0.000 ns)
	'load' operation ('x', fpga/kernel.cpp:92) on array 'vp' [38]  (1.237 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', fpga/kernel.cpp:92) [45]  (0.000 ns)
	bus request operation ('gmem0_addr_8_req', fpga/kernel.cpp:92) on port 'gmem0' (fpga/kernel.cpp:92) [46]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', fpga/kernel.cpp:92) on port 'gmem0' (fpga/kernel.cpp:92) [47]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_8_resp', fpga/kernel.cpp:92) on port 'gmem0' (fpga/kernel.cpp:92) [48]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_8_resp', fpga/kernel.cpp:92) on port 'gmem0' (fpga/kernel.cpp:92) [48]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_8_resp', fpga/kernel.cpp:92) on port 'gmem0' (fpga/kernel.cpp:92) [48]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_8_resp', fpga/kernel.cpp:92) on port 'gmem0' (fpga/kernel.cpp:92) [48]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_8_resp', fpga/kernel.cpp:92) on port 'gmem0' (fpga/kernel.cpp:92) [48]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
