ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 71 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 71 3 view .LVU2
  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 3


  45              		.loc 1 71 3 view .LVU3
  46 0008 0C4B     		ldr	r3, .L3
  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 71 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 71 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 72 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 72 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 72 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 72 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 72 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 74 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 81 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 5DF804FB 		ldr	pc, [sp], #4
  84              	.L4:
  85              		.align	2
  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE130:
  91              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  92              		.align	1
ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 4


  93              		.global	HAL_TIM_Base_MspInit
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  98              	HAL_TIM_Base_MspInit:
  99              	.LVL1:
 100              	.LFB131:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
  84:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c **** */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
 101              		.loc 1 90 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 8
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		@ link register save eliminated.
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 106              		.loc 1 91 3 view .LVU16
 107              		.loc 1 91 15 is_stmt 0 view .LVU17
 108 0000 0268     		ldr	r2, [r0]
 109              		.loc 1 91 5 view .LVU18
 110 0002 094B     		ldr	r3, .L12
 111 0004 9A42     		cmp	r2, r3
 112 0006 00D0     		beq	.L11
 113 0008 7047     		bx	lr
 114              	.L11:
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 115              		.loc 1 90 1 view .LVU19
 116 000a 82B0     		sub	sp, sp, #8
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 8
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 119              		.loc 1 97 5 is_stmt 1 view .LVU20
 120              	.LBB4:
 121              		.loc 1 97 5 view .LVU21
 122 000c 0023     		movs	r3, #0
 123 000e 0193     		str	r3, [sp, #4]
 124              		.loc 1 97 5 view .LVU22
 125 0010 064B     		ldr	r3, .L12+4
 126 0012 1A6C     		ldr	r2, [r3, #64]
 127 0014 42F00202 		orr	r2, r2, #2
 128 0018 1A64     		str	r2, [r3, #64]
 129              		.loc 1 97 5 view .LVU23
 130 001a 1B6C     		ldr	r3, [r3, #64]
 131 001c 03F00203 		and	r3, r3, #2
 132 0020 0193     		str	r3, [sp, #4]
 133              		.loc 1 97 5 view .LVU24
ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 5


 134 0022 019B     		ldr	r3, [sp, #4]
 135              	.LBE4:
 136              		.loc 1 97 5 view .LVU25
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 101:Core/Src/stm32f4xx_hal_msp.c ****   }
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c **** }
 137              		.loc 1 103 1 is_stmt 0 view .LVU26
 138 0024 02B0     		add	sp, sp, #8
 139              	.LCFI4:
 140              		.cfi_def_cfa_offset 0
 141              		@ sp needed
 142 0026 7047     		bx	lr
 143              	.L13:
 144              		.align	2
 145              	.L12:
 146 0028 00040040 		.word	1073742848
 147 002c 00380240 		.word	1073887232
 148              		.cfi_endproc
 149              	.LFE131:
 151              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 152              		.align	1
 153              		.global	HAL_TIM_MspPostInit
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 158              	HAL_TIM_MspPostInit:
 159              	.LVL2:
 160              	.LFB132:
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 105:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 106:Core/Src/stm32f4xx_hal_msp.c **** {
 161              		.loc 1 106 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 24
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		.loc 1 106 1 is_stmt 0 view .LVU28
 166 0000 00B5     		push	{lr}
 167              	.LCFI5:
 168              		.cfi_def_cfa_offset 4
 169              		.cfi_offset 14, -4
 170 0002 87B0     		sub	sp, sp, #28
 171              	.LCFI6:
 172              		.cfi_def_cfa_offset 32
 107:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 173              		.loc 1 107 3 is_stmt 1 view .LVU29
 174              		.loc 1 107 20 is_stmt 0 view .LVU30
 175 0004 0023     		movs	r3, #0
 176 0006 0193     		str	r3, [sp, #4]
 177 0008 0293     		str	r3, [sp, #8]
 178 000a 0393     		str	r3, [sp, #12]
 179 000c 0493     		str	r3, [sp, #16]
 180 000e 0593     		str	r3, [sp, #20]
 108:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 181              		.loc 1 108 3 is_stmt 1 view .LVU31
ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 6


 182              		.loc 1 108 10 is_stmt 0 view .LVU32
 183 0010 0268     		ldr	r2, [r0]
 184              		.loc 1 108 5 view .LVU33
 185 0012 0E4B     		ldr	r3, .L18
 186 0014 9A42     		cmp	r2, r3
 187 0016 02D0     		beq	.L17
 188              	.LVL3:
 189              	.L14:
 109:Core/Src/stm32f4xx_hal_msp.c ****   {
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 115:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 116:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 117:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> TIM3_CH2
 118:Core/Src/stm32f4xx_hal_msp.c ****     */
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 124:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 129:Core/Src/stm32f4xx_hal_msp.c ****   }
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c **** }
 190              		.loc 1 131 1 view .LVU34
 191 0018 07B0     		add	sp, sp, #28
 192              	.LCFI7:
 193              		.cfi_remember_state
 194              		.cfi_def_cfa_offset 4
 195              		@ sp needed
 196 001a 5DF804FB 		ldr	pc, [sp], #4
 197              	.LVL4:
 198              	.L17:
 199              	.LCFI8:
 200              		.cfi_restore_state
 114:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 201              		.loc 1 114 5 is_stmt 1 view .LVU35
 202              	.LBB5:
 114:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 203              		.loc 1 114 5 view .LVU36
 204 001e 0023     		movs	r3, #0
 205 0020 0093     		str	r3, [sp]
 114:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 206              		.loc 1 114 5 view .LVU37
 207 0022 0B4B     		ldr	r3, .L18+4
 208 0024 1A6B     		ldr	r2, [r3, #48]
 209 0026 42F00102 		orr	r2, r2, #1
 210 002a 1A63     		str	r2, [r3, #48]
 114:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 211              		.loc 1 114 5 view .LVU38
ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 7


 212 002c 1B6B     		ldr	r3, [r3, #48]
 213 002e 03F00103 		and	r3, r3, #1
 214 0032 0093     		str	r3, [sp]
 114:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 215              		.loc 1 114 5 view .LVU39
 216 0034 009B     		ldr	r3, [sp]
 217              	.LBE5:
 114:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 218              		.loc 1 114 5 view .LVU40
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 219              		.loc 1 119 5 view .LVU41
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 220              		.loc 1 119 25 is_stmt 0 view .LVU42
 221 0036 C023     		movs	r3, #192
 222 0038 0193     		str	r3, [sp, #4]
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 223              		.loc 1 120 5 is_stmt 1 view .LVU43
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 224              		.loc 1 120 26 is_stmt 0 view .LVU44
 225 003a 0223     		movs	r3, #2
 226 003c 0293     		str	r3, [sp, #8]
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 227              		.loc 1 121 5 is_stmt 1 view .LVU45
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 228              		.loc 1 122 5 view .LVU46
 123:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 229              		.loc 1 123 5 view .LVU47
 123:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 230              		.loc 1 123 31 is_stmt 0 view .LVU48
 231 003e 0593     		str	r3, [sp, #20]
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 232              		.loc 1 124 5 is_stmt 1 view .LVU49
 233 0040 01A9     		add	r1, sp, #4
 234 0042 0448     		ldr	r0, .L18+8
 235              	.LVL5:
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 236              		.loc 1 124 5 is_stmt 0 view .LVU50
 237 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 238              	.LVL6:
 239              		.loc 1 131 1 view .LVU51
 240 0048 E6E7     		b	.L14
 241              	.L19:
 242 004a 00BF     		.align	2
 243              	.L18:
 244 004c 00040040 		.word	1073742848
 245 0050 00380240 		.word	1073887232
 246 0054 00000240 		.word	1073872896
 247              		.cfi_endproc
 248              	.LFE132:
 250              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 251              		.align	1
 252              		.global	HAL_TIM_Base_MspDeInit
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	HAL_TIM_Base_MspDeInit:
 258              	.LVL7:
ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 8


 259              	.LFB133:
 132:Core/Src/stm32f4xx_hal_msp.c **** /**
 133:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 134:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 135:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 136:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 137:Core/Src/stm32f4xx_hal_msp.c **** */
 138:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 139:Core/Src/stm32f4xx_hal_msp.c **** {
 260              		.loc 1 139 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		@ link register save eliminated.
 140:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 265              		.loc 1 140 3 view .LVU53
 266              		.loc 1 140 15 is_stmt 0 view .LVU54
 267 0000 0268     		ldr	r2, [r0]
 268              		.loc 1 140 5 view .LVU55
 269 0002 054B     		ldr	r3, .L23
 270 0004 9A42     		cmp	r2, r3
 271 0006 00D0     		beq	.L22
 272              	.L20:
 141:Core/Src/stm32f4xx_hal_msp.c ****   {
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 145:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 146:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 150:Core/Src/stm32f4xx_hal_msp.c ****   }
 151:Core/Src/stm32f4xx_hal_msp.c **** 
 152:Core/Src/stm32f4xx_hal_msp.c **** }
 273              		.loc 1 152 1 view .LVU56
 274 0008 7047     		bx	lr
 275              	.L22:
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 276              		.loc 1 146 5 is_stmt 1 view .LVU57
 277 000a 044A     		ldr	r2, .L23+4
 278 000c 136C     		ldr	r3, [r2, #64]
 279 000e 23F00203 		bic	r3, r3, #2
 280 0012 1364     		str	r3, [r2, #64]
 281              		.loc 1 152 1 is_stmt 0 view .LVU58
 282 0014 F8E7     		b	.L20
 283              	.L24:
 284 0016 00BF     		.align	2
 285              	.L23:
 286 0018 00040040 		.word	1073742848
 287 001c 00380240 		.word	1073887232
 288              		.cfi_endproc
 289              	.LFE133:
 291              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 292              		.align	1
 293              		.global	HAL_UART_MspInit
 294              		.syntax unified
ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 9


 295              		.thumb
 296              		.thumb_func
 298              	HAL_UART_MspInit:
 299              	.LVL8:
 300              	.LFB134:
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 154:Core/Src/stm32f4xx_hal_msp.c **** /**
 155:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 156:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 157:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 158:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 159:Core/Src/stm32f4xx_hal_msp.c **** */
 160:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 161:Core/Src/stm32f4xx_hal_msp.c **** {
 301              		.loc 1 161 1 is_stmt 1 view -0
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 32
 304              		@ frame_needed = 0, uses_anonymous_args = 0
 305              		.loc 1 161 1 is_stmt 0 view .LVU60
 306 0000 00B5     		push	{lr}
 307              	.LCFI9:
 308              		.cfi_def_cfa_offset 4
 309              		.cfi_offset 14, -4
 310 0002 89B0     		sub	sp, sp, #36
 311              	.LCFI10:
 312              		.cfi_def_cfa_offset 40
 162:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 313              		.loc 1 162 3 is_stmt 1 view .LVU61
 314              		.loc 1 162 20 is_stmt 0 view .LVU62
 315 0004 0023     		movs	r3, #0
 316 0006 0393     		str	r3, [sp, #12]
 317 0008 0493     		str	r3, [sp, #16]
 318 000a 0593     		str	r3, [sp, #20]
 319 000c 0693     		str	r3, [sp, #24]
 320 000e 0793     		str	r3, [sp, #28]
 163:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 321              		.loc 1 163 3 is_stmt 1 view .LVU63
 322              		.loc 1 163 11 is_stmt 0 view .LVU64
 323 0010 0268     		ldr	r2, [r0]
 324              		.loc 1 163 5 view .LVU65
 325 0012 144B     		ldr	r3, .L29
 326 0014 9A42     		cmp	r2, r3
 327 0016 02D0     		beq	.L28
 328              	.LVL9:
 329              	.L25:
 164:Core/Src/stm32f4xx_hal_msp.c ****   {
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 168:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 169:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 171:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 173:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 174:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 175:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 10


 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 181:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 186:Core/Src/stm32f4xx_hal_msp.c ****   }
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c **** }
 330              		.loc 1 188 1 view .LVU66
 331 0018 09B0     		add	sp, sp, #36
 332              	.LCFI11:
 333              		.cfi_remember_state
 334              		.cfi_def_cfa_offset 4
 335              		@ sp needed
 336 001a 5DF804FB 		ldr	pc, [sp], #4
 337              	.LVL10:
 338              	.L28:
 339              	.LCFI12:
 340              		.cfi_restore_state
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 341              		.loc 1 169 5 is_stmt 1 view .LVU67
 342              	.LBB6:
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 343              		.loc 1 169 5 view .LVU68
 344 001e 0021     		movs	r1, #0
 345 0020 0191     		str	r1, [sp, #4]
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 346              		.loc 1 169 5 view .LVU69
 347 0022 03F5FA33 		add	r3, r3, #128000
 348 0026 1A6C     		ldr	r2, [r3, #64]
 349 0028 42F40032 		orr	r2, r2, #131072
 350 002c 1A64     		str	r2, [r3, #64]
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 351              		.loc 1 169 5 view .LVU70
 352 002e 1A6C     		ldr	r2, [r3, #64]
 353 0030 02F40032 		and	r2, r2, #131072
 354 0034 0192     		str	r2, [sp, #4]
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 355              		.loc 1 169 5 view .LVU71
 356 0036 019A     		ldr	r2, [sp, #4]
 357              	.LBE6:
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 358              		.loc 1 169 5 view .LVU72
 171:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 359              		.loc 1 171 5 view .LVU73
 360              	.LBB7:
 171:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 361              		.loc 1 171 5 view .LVU74
 362 0038 0291     		str	r1, [sp, #8]
 171:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 363              		.loc 1 171 5 view .LVU75
 364 003a 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 11


 365 003c 42F00102 		orr	r2, r2, #1
 366 0040 1A63     		str	r2, [r3, #48]
 171:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 367              		.loc 1 171 5 view .LVU76
 368 0042 1B6B     		ldr	r3, [r3, #48]
 369 0044 03F00103 		and	r3, r3, #1
 370 0048 0293     		str	r3, [sp, #8]
 171:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 371              		.loc 1 171 5 view .LVU77
 372 004a 029B     		ldr	r3, [sp, #8]
 373              	.LBE7:
 171:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 374              		.loc 1 171 5 view .LVU78
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 375              		.loc 1 176 5 view .LVU79
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 376              		.loc 1 176 25 is_stmt 0 view .LVU80
 377 004c 0C23     		movs	r3, #12
 378 004e 0393     		str	r3, [sp, #12]
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 379              		.loc 1 177 5 is_stmt 1 view .LVU81
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 380              		.loc 1 177 26 is_stmt 0 view .LVU82
 381 0050 0223     		movs	r3, #2
 382 0052 0493     		str	r3, [sp, #16]
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 383              		.loc 1 178 5 is_stmt 1 view .LVU83
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 384              		.loc 1 179 5 view .LVU84
 180:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 385              		.loc 1 180 5 view .LVU85
 180:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 386              		.loc 1 180 31 is_stmt 0 view .LVU86
 387 0054 0723     		movs	r3, #7
 388 0056 0793     		str	r3, [sp, #28]
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 389              		.loc 1 181 5 is_stmt 1 view .LVU87
 390 0058 03A9     		add	r1, sp, #12
 391 005a 0348     		ldr	r0, .L29+4
 392              	.LVL11:
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 393              		.loc 1 181 5 is_stmt 0 view .LVU88
 394 005c FFF7FEFF 		bl	HAL_GPIO_Init
 395              	.LVL12:
 396              		.loc 1 188 1 view .LVU89
 397 0060 DAE7     		b	.L25
 398              	.L30:
 399 0062 00BF     		.align	2
 400              	.L29:
 401 0064 00440040 		.word	1073759232
 402 0068 00000240 		.word	1073872896
 403              		.cfi_endproc
 404              	.LFE134:
 406              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 407              		.align	1
 408              		.global	HAL_UART_MspDeInit
 409              		.syntax unified
ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 12


 410              		.thumb
 411              		.thumb_func
 413              	HAL_UART_MspDeInit:
 414              	.LVL13:
 415              	.LFB135:
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c **** /**
 191:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 192:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 193:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 194:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 195:Core/Src/stm32f4xx_hal_msp.c **** */
 196:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 197:Core/Src/stm32f4xx_hal_msp.c **** {
 416              		.loc 1 197 1 is_stmt 1 view -0
 417              		.cfi_startproc
 418              		@ args = 0, pretend = 0, frame = 0
 419              		@ frame_needed = 0, uses_anonymous_args = 0
 420              		.loc 1 197 1 is_stmt 0 view .LVU91
 421 0000 08B5     		push	{r3, lr}
 422              	.LCFI13:
 423              		.cfi_def_cfa_offset 8
 424              		.cfi_offset 3, -8
 425              		.cfi_offset 14, -4
 198:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 426              		.loc 1 198 3 is_stmt 1 view .LVU92
 427              		.loc 1 198 11 is_stmt 0 view .LVU93
 428 0002 0268     		ldr	r2, [r0]
 429              		.loc 1 198 5 view .LVU94
 430 0004 064B     		ldr	r3, .L35
 431 0006 9A42     		cmp	r2, r3
 432 0008 00D0     		beq	.L34
 433              	.LVL14:
 434              	.L31:
 199:Core/Src/stm32f4xx_hal_msp.c ****   {
 200:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 203:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 204:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 207:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 208:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 209:Core/Src/stm32f4xx_hal_msp.c ****     */
 210:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 212:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 215:Core/Src/stm32f4xx_hal_msp.c ****   }
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 217:Core/Src/stm32f4xx_hal_msp.c **** }
 435              		.loc 1 217 1 view .LVU95
 436 000a 08BD     		pop	{r3, pc}
 437              	.LVL15:
 438              	.L34:
ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 13


 204:Core/Src/stm32f4xx_hal_msp.c **** 
 439              		.loc 1 204 5 is_stmt 1 view .LVU96
 440 000c 054A     		ldr	r2, .L35+4
 441 000e 136C     		ldr	r3, [r2, #64]
 442 0010 23F40033 		bic	r3, r3, #131072
 443 0014 1364     		str	r3, [r2, #64]
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 444              		.loc 1 210 5 view .LVU97
 445 0016 0C21     		movs	r1, #12
 446 0018 0348     		ldr	r0, .L35+8
 447              	.LVL16:
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 448              		.loc 1 210 5 is_stmt 0 view .LVU98
 449 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 450              	.LVL17:
 451              		.loc 1 217 1 view .LVU99
 452 001e F4E7     		b	.L31
 453              	.L36:
 454              		.align	2
 455              	.L35:
 456 0020 00440040 		.word	1073759232
 457 0024 00380240 		.word	1073887232
 458 0028 00000240 		.word	1073872896
 459              		.cfi_endproc
 460              	.LFE135:
 462              		.text
 463              	.Letext0:
 464              		.file 2 "c:\\users\\natha\\devtools\\arm-gnu-toolchain-12.2.mpacbti-bet1-mingw-w64-i686-arm-none-e
 465              		.file 3 "c:\\users\\natha\\devtools\\arm-gnu-toolchain-12.2.mpacbti-bet1-mingw-w64-i686-arm-none-e
 466              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 467              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 468              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 469              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 470              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 471              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 472              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:87     .text.HAL_MspInit:0000003c $d
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:92     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:98     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:146    .text.HAL_TIM_Base_MspInit:00000028 $d
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:152    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:158    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:244    .text.HAL_TIM_MspPostInit:0000004c $d
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:251    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:257    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:286    .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:292    .text.HAL_UART_MspInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:298    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:401    .text.HAL_UART_MspInit:00000064 $d
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:407    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:413    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\natha\AppData\Local\Temp\cc2ybbU6.s:456    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
