 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SME
Version: K-2015.06-SP1
Date   : Mon Dec  7 17:33:48 2020
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pe1/match_reg
              (rising edge-triggered flip-flop)
  Endpoint: match (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  pe1/match_reg/CK (DFFQX1)                0.00       0.00 r
  pe1/match_reg/Q (DFFQX1)                 0.38       0.38 r
  pe1/match (KMP_pe_0)                     0.00       0.38 r
  control/i_match[3] (KMP_Control)         0.00       0.38 r
  control/U67/Y (CLKINVX1)                 0.10       0.48 f
  control/U9/Y (NAND4X1)                   0.12       0.60 r
  control/o_match (KMP_Control)            0.00       0.60 r
  match (out)                              0.00       0.60 r
  data arrival time                                   0.60
  -----------------------------------------------------------
  (Path is unconstrained)


1
