#include <stdint.h>

// https://www.espressif.com/sites/default/files/documentation/esp32-c3_technical_reference_manual_en.pdf
extern volatile uint32_t GDMA_INT_RAW_CH0_REG;
extern volatile uint32_t GDMA_INT_RAW_CH1_REG;
extern volatile uint32_t GDMA_INT_RAW_CH2_REG;
extern volatile uint32_t GDMA_INT_ST_CH0_REG;
extern volatile uint32_t GDMA_INT_ST_CH1_REG;
extern volatile uint32_t GDMA_INT_ST_CH3_REG;
extern volatile uint32_t GDMA_INT_ENA_CH0_REG;
extern volatile uint32_t GDMA_INT_ENA_CH1_REG;
extern volatile uint32_t GDMA_INT_ENA_CH2_REG;
extern volatile uint32_t GDMA_INT_CLR_CH0_REG;
extern volatile uint32_t GDMA_INT_CLR_CH1_REG;
extern volatile uint32_t GDMA_INT_CLR_CH2_REG;
extern volatile uint32_t GDMA_MISC_CONF_REG;
extern volatile uint32_t GDMA_DATE_REG;
extern volatile uint32_t GDMA_IN_CONF0_CH0_REG;
extern volatile uint32_t GDMA_IN_CONF0_CH1_REG;
extern volatile uint32_t GDMA_IN_CONF0_CH2_REG;
extern volatile uint32_t GDMA_IN_CONF1_CH0_REG;
extern volatile uint32_t GDMA_IN_CONF1_CH1_REG;
extern volatile uint32_t GDMA_IN_CONF1_CH2_REG;
extern volatile uint32_t GDMA_IN_POP_CH0_REG;
extern volatile uint32_t GDMA_IN_POP_CH1_REG;
extern volatile uint32_t GDMA_IN_POP_CH2_REG;
extern volatile uint32_t GDMA_IN_LINK_CH0_REG;
extern volatile uint32_t GDMA_IN_LINK_CH1_REG;
extern volatile uint32_t GDMA_IN_LINK_CH2_REG;
extern volatile uint32_t GDMA_OUT_CONF0_CH0_REG;
extern volatile uint32_t GDMA_OUT_CONF0_CH1_REG;
extern volatile uint32_t GDMA_OUT_CONF0_CH2_REG;
extern volatile uint32_t GDMA_OUT_CONF1_CH0_REG;
extern volatile uint32_t GDMA_OUT_CONF1_CH1_REG;
extern volatile uint32_t GDMA_OUT_CONF1_CH2_REG;
extern volatile uint32_t GDMA_OUT_PUSH_CH0_REG;
extern volatile uint32_t GDMA_OUT_PUSH_CH1_REG;
extern volatile uint32_t GDMA_OUT_PUSH_CH1_REG;
extern volatile uint32_t GDMA_OUT_LINK_CH0_REG;
extern volatile uint32_t GDMA_OUT_LINK_CH1_REG;
extern volatile uint32_t GDMA_OUT_LINK_CH2_REG;
extern volatile uint32_t GDMA_INFIFO_STATUS_CH0_REG;
extern volatile uint32_t GDMA_INFIFO_STATUS_CH1_REG;
extern volatile uint32_t GDMA_INFIFO_STATUS_CH2_REG;
extern volatile uint32_t GDMA_IN_STATE_CH0_REG;
extern volatile uint32_t GDMA_IN_STATE_CH1_REG;
extern volatile uint32_t GDMA_IN_STATE_CH2_REG;
extern volatile uint32_t GDMA_IN_SUC_EOF_DES_ADDR_CH0_REG;
extern volatile uint32_t GDMA_IN_SUC_EOF_DES_ADDR_CH1_REG;
extern volatile uint32_t GDMA_IN_SUC_EOF_DES_ADDR_CH2_REG;
extern volatile uint32_t GDMA_IN_ERR_EOF_DES_ADDR_CH0_REG;
extern volatile uint32_t GDMA_IN_ERR_EOF_DES_ADDR_CH1_REG;
extern volatile uint32_t GDMA_IN_ERR_EOF_DES_ADDR_CH2_REG;
extern volatile uint32_t GDMA_IN_DSCR_CH0_REG;
extern volatile uint32_t GDMA_IN_DSCR_CH1_REG;
extern volatile uint32_t GDMA_IN_DSCR_CH2_REG;
extern volatile uint32_t GDMA_IN_DSCR_BF0_CH0_REG;
extern volatile uint32_t GDMA_IN_DSCR_BF0_CH1_REG;
extern volatile uint32_t GDMA_IN_DSCR_BF0_CH2_REG;
extern volatile uint32_t GDMA_IN_DSCR_BF1_CH0_REG;
extern volatile uint32_t GDMA_IN_DSCR_BF1_CH1_REG;
extern volatile uint32_t GDMA_IN_DSCR_BF1_CH2_REG;
extern volatile uint32_t GDMA_OUTFIFO_STATUS_CH0_REG;
extern volatile uint32_t GDMA_OUTFIFO_STATUS_CH1_REG;
extern volatile uint32_t GDMA_OUTFIFO_STATUS_CH2_REG;
extern volatile uint32_t GDMA_OUT_STATE_CH0_REG;
extern volatile uint32_t GDMA_OUT_STATE_CH1_REG;
extern volatile uint32_t GDMA_OUT_STATE_CH2_REG;
extern volatile uint32_t GDMA_OUT_EOF_DES_ADDR_CH0_REG;
extern volatile uint32_t GDMA_OUT_EOF_DES_ADDR_CH1_REG;
extern volatile uint32_t GDMA_OUT_EOF_DES_ADDR_CH2_REG;
extern volatile uint32_t GDMA_OUT_EOF_BFR_DES_ADDR_CH0_REG;
extern volatile uint32_t GDMA_OUT_EOF_BFR_DES_ADDR_CH1_REG;
extern volatile uint32_t GDMA_OUT_EOF_BFR_DES_ADDR_CH2_REG;
extern volatile uint32_t GDMA_OUT_DSCR_CH0_REG;
extern volatile uint32_t GDMA_OUT_DSCR_CH1_REG;
extern volatile uint32_t GDMA_OUT_DSCR_CH2_REG;
extern volatile uint32_t GDMA_OUT_DSCR_BF0_CH0_REG;
extern volatile uint32_t GDMA_OUT_DSCR_BF0_CH1_REG;
extern volatile uint32_t GDMA_OUT_DSCR_BF0_CH2_REG;
extern volatile uint32_t GDMA_OUT_DSCR_BF1_CH0_REG;
extern volatile uint32_t GDMA_OUT_DSCR_BF1_CH1_REG;
extern volatile uint32_t GDMA_OUT_DSCR_BF1_CH2_REG;
extern volatile uint32_t GDMA_IN_PRI_CH0_REG;
extern volatile uint32_t GDMA_IN_PRI_CH1_REG;
extern volatile uint32_t GDMA_IN_PRI_CH2_REG;
extern volatile uint32_t GDMA_OUT_PRI_CH0_REG;
extern volatile uint32_t GDMA_OUT_PRI_CH1_REG;
extern volatile uint32_t GDMA_OUT_PRI_CH2_REG;
extern volatile uint32_t GDMA_IN_PERI_SEL_CH0_REG;
extern volatile uint32_t GDMA_IN_PERI_SEL_CH1_REG;
extern volatile uint32_t GDMA_IN_PERI_SEL_CH2_REG;
extern volatile uint32_t GDMA_OUT_PERI_SEL_CH0_REG;
extern volatile uint32_t GDMA_OUT_PERI_SEL_CH1_REG;
extern volatile uint32_t GDMA_OUT_PERI_SEL_CH2_REG;
extern volatile uint32_t EFUSE_PGM_DATA0_REG;
extern volatile uint32_t EFUSE_PGM_DATA1_REG;
extern volatile uint32_t EFUSE_PGM_DATA2_REG;
extern volatile uint32_t EFUSE_PGM_DATA3_REG;
extern volatile uint32_t EFUSE_PGM_DATA4_REG;
extern volatile uint32_t EFUSE_PGM_DATA5_REG;
extern volatile uint32_t EFUSE_PGM_DATA6_REG;
extern volatile uint32_t EFUSE_PGM_DATA7_REG;
extern volatile uint32_t EFUSE_PGM_CHECK_VALUE0_REG;
extern volatile uint32_t EFUSE_PGM_CHECK_VALUE1_REG;
extern volatile uint32_t EFUSE_PGM_CHECK_VALUE2_REG;
extern volatile uint32_t EFUSE_RD_WR_DIS_REG;
extern volatile uint32_t EFUSE_RD_REPEAT_DATA0_REG;
extern volatile uint32_t EFUSE_RD_REPEAT_DATA0_REG;
extern volatile uint32_t EFUSE_RD_REPEAT_DATA1_REG;
extern volatile uint32_t EFUSE_RD_REPEAT_DATA2_REG;
extern volatile uint32_t EFUSE_RD_REPEAT_DATA3_REG;
extern volatile uint32_t EFUSE_RD_REPEAT_DATA4_REG;
extern volatile uint32_t EFUSE_RD_MAC_SPI_SYS_0_REG;
extern volatile uint32_t EFUSE_RD_MAC_SPI_SYS_1_REG;
extern volatile uint32_t EFUSE_RD_MAC_SPI_SYS_2_REG;
extern volatile uint32_t EFUSE_RD_MAC_SPI_SYS_3_REG;
extern volatile uint32_t EFUSE_RD_MAC_SPI_SYS_4_REG;
extern volatile uint32_t EFUSE_RD_MAC_SPI_SYS_5_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART1_DATA0_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART1_DATA1_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART1_DATA2_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART1_DATA3_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART1_DATA4_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART1_DATA5_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART1_DATA6_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART1_DATA7_REG;
extern volatile uint32_t EFUSE_RD_USR_DATA0_REG;
extern volatile uint32_t EFUSE_RD_USR_DATA1_REG;
extern volatile uint32_t EFUSE_RD_USR_DATA2_REG;
extern volatile uint32_t EFUSE_RD_USR_DATA3_REG;
extern volatile uint32_t EFUSE_RD_USR_DATA4_REG;
extern volatile uint32_t EFUSE_RD_USR_DATA5_REG;
extern volatile uint32_t EFUSE_RD_USR_DATA6_REG;
extern volatile uint32_t EFUSE_RD_USR_DATA7_REG;
extern volatile uint32_t EFUSE_RD_KEY0_DATA0_REG;
extern volatile uint32_t EFUSE_RD_KEY0_DATA1_REG;
extern volatile uint32_t EFUSE_RD_KEY0_DATA2_REG;
extern volatile uint32_t EFUSE_RD_KEY0_DATA3_REG;
extern volatile uint32_t EFUSE_RD_KEY0_DATA4_REG;
extern volatile uint32_t EFUSE_RD_KEY0_DATA5_REG;
extern volatile uint32_t EFUSE_RD_KEY0_DATA6_REG;
extern volatile uint32_t EFUSE_RD_KEY0_DATA7_REG;
extern volatile uint32_t EFUSE_RD_KEY1_DATA0_REG;
extern volatile uint32_t EFUSE_RD_KEY1_DATA1_REG;
extern volatile uint32_t EFUSE_RD_KEY1_DATA2_REG;
extern volatile uint32_t EFUSE_RD_KEY1_DATA3_REG;
extern volatile uint32_t EFUSE_RD_KEY1_DATA4_REG;
extern volatile uint32_t EFUSE_RD_KEY1_DATA5_REG;
extern volatile uint32_t EFUSE_RD_KEY1_DATA6_REG;
extern volatile uint32_t EFUSE_RD_KEY1_DATA7_REG;
extern volatile uint32_t EFUSE_RD_KEY2_DATA0_REG;
extern volatile uint32_t EFUSE_RD_KEY2_DATA1_REG;
extern volatile uint32_t EFUSE_RD_KEY2_DATA2_REG;
extern volatile uint32_t EFUSE_RD_KEY2_DATA3_REG;
extern volatile uint32_t EFUSE_RD_KEY2_DATA4_REG;
extern volatile uint32_t EFUSE_RD_KEY2_DATA5_REG;
extern volatile uint32_t EFUSE_RD_KEY2_DATA6_REG;
extern volatile uint32_t EFUSE_RD_KEY2_DATA7_REG;
extern volatile uint32_t EFUSE_RD_KEY3_DATA0_REG;
extern volatile uint32_t EFUSE_RD_KEY3_DATA1_REG;
extern volatile uint32_t EFUSE_RD_KEY3_DATA2_REG;
extern volatile uint32_t EFUSE_RD_KEY3_DATA3_REG;
extern volatile uint32_t EFUSE_RD_KEY3_DATA4_REG;
extern volatile uint32_t EFUSE_RD_KEY3_DATA5_REG;
extern volatile uint32_t EFUSE_RD_KEY3_DATA6_REG;
extern volatile uint32_t EFUSE_RD_KEY3_DATA7_REG;
extern volatile uint32_t EFUSE_RD_KEY4_DATA0_REG;
extern volatile uint32_t EFUSE_RD_KEY4_DATA1_REG;
extern volatile uint32_t EFUSE_RD_KEY4_DATA2_REG;
extern volatile uint32_t EFUSE_RD_KEY4_DATA3_REG;
extern volatile uint32_t EFUSE_RD_KEY4_DATA4_REG;
extern volatile uint32_t EFUSE_RD_KEY4_DATA5_REG;
extern volatile uint32_t EFUSE_RD_KEY4_DATA6_REG;
extern volatile uint32_t EFUSE_RD_KEY4_DATA7_REG;
extern volatile uint32_t EFUSE_RD_KEY5_DATA0_REG;
extern volatile uint32_t EFUSE_RD_KEY5_DATA1_REG;
extern volatile uint32_t EFUSE_RD_KEY5_DATA2_REG;
extern volatile uint32_t EFUSE_RD_KEY5_DATA3_REG;
extern volatile uint32_t EFUSE_RD_KEY5_DATA4_REG;
extern volatile uint32_t EFUSE_RD_KEY5_DATA5_REG;
extern volatile uint32_t EFUSE_RD_KEY5_DATA6_REG;
extern volatile uint32_t EFUSE_RD_KEY5_DATA7_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART2_DATA0_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART2_DATA1_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART2_DATA2_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART2_DATA3_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART2_DATA4_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART2_DATA5_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART2_DATA6_REG;
extern volatile uint32_t EFUSE_RD_SYS_PART2_DATA7_REG;
extern volatile uint32_t EFUSE_RD_REPEAT_ERR0_REG;
extern volatile uint32_t EFUSE_RD_REPEAT_ERR1_REG;
extern volatile uint32_t EFUSE_RD_REPEAT_ERR2_REG;
extern volatile uint32_t EFUSE_RD_REPEAT_ERR3_REG;
extern volatile uint32_t EFUSE_RD_REPEAT_ERR4_REG;
extern volatile uint32_t EFUSE_RD_RS_ERR0_REG;
extern volatile uint32_t EFUSE_RD_RS_ERR1_REG;
extern volatile uint32_t EFUSE_CLK_REG;
extern volatile uint32_t EFUSE_CONF_REG;
extern volatile uint32_t EFUSE_CMD_REG;
extern volatile uint32_t EFUSE_DAC_CONF_REG;
extern volatile uint32_t EFUSE_RD_TIM_CONF_REG;
extern volatile uint32_t EFUSE_WR_TIM_CONF1_REG;
extern volatile uint32_t EFUSE_WR_TIM_CONF2_REG;
extern volatile uint32_t EFUSE_STATUS_REG;
extern volatile uint32_t EFUSE_INT_RAW_REG;
extern volatile uint32_t EFUSE_INT_ST_REG;
extern volatile uint32_t EFUSE_INT_ENA_REG;
extern volatile uint32_t EFUSE_INT_CLR_REG;
extern volatile uint32_t EFUSE_DATE_REG;
extern volatile uint32_t GPIO_BT_SELECT_REG;
extern volatile uint32_t GPIO_OUT_REG;
extern volatile uint32_t GPIO_OUT_W1TS_REG;
extern volatile uint32_t GPIO_OUT_W1TC_REG;
extern volatile uint32_t GPIO_ENABLE_REG;
extern volatile uint32_t GPIO_ENABLE_W1TS_REG;
extern volatile uint32_t GPIO_ENABLE_W1TC_REG;
extern volatile uint32_t GPIO_STRAP_REG;
extern volatile uint32_t GPIO_IN_REG;
extern volatile uint32_t GPIO_STATUS_REG;
extern volatile uint32_t GPIO_STATUS_W1TS_REG;
extern volatile uint32_t GPIO_STATUS_W1TC_REG;
extern volatile uint32_t GPIO_PCPU_INT_REG;
extern volatile uint32_t GPIO_PCPU_NMI_INT_REG;
extern volatile uint32_t GPIO_PINn_REG[22];
extern volatile uint32_t GPIO_STATUS_NEXT_REG;
extern volatile uint32_t GPIO_FUNCn_IN_SEL_CFG_REG[128];
extern volatile uint32_t GPIO_FUNCn_OUT_SEL_CFG_REG[22];
extern volatile uint32_t GPIO_CLOCK_GATE_REG;
extern volatile uint32_t GPIO_DATE_REG;
extern volatile uint32_t IO_MUX_PIN_CTRL_REG;
extern volatile uint32_t IO_MUX_GPIOn_REG[22];
extern volatile uint32_t IO_MUX_DATE_REG;
extern volatile uint32_t GPIOSD_SIGMADELTAn_REG[4];
extern volatile uint32_t GPIOSD_SIGMADELTA_CG_REG;
extern volatile uint32_t GPIOSD_SIGMADELTA_MISC_REG;
extern volatile uint32_t GPIOSD_SIGMADELTA_VERSION_REG;
extern volatile uint32_t INTERRUPT_CORE0_PWR_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_I2C_MST_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_SLC0_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_SLC1_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_APB_CTRL_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_UHCI0_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_SPI_INTR_1_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_SPI_INTR_2_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_I2S1_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_UART_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_UART1_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_LEDC_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_EFUSE_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_TWAI_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_USB_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_RTC_CORE_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_RMT_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_I2C_EXT0_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_TIMER_INT1_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_TIMER_INT2_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_TG_T0_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_TG_WDT_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_TG1_T0_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_TG1_WDT_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_CACHE_IA_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_SYSTIMER_TARGET0_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_SYSTIMER_TARGET1_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_SYSTIMER_TARGET2_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_SPI_MEM_REJECT_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_ICACHE_PRELOAD_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_ICACHE_SYNC_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_APB_ADC_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_DMA_CH0_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_DMA_CH1_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_DMA_CH2_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_RSA_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_AES_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_SHA_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_CPU_INTR_FROM_CPU_0_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_CPU_INTR_FROM_CPU_1_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_CPU_INTR_FROM_CPU_2_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_CPU_INTR_FROM_CPU_3_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_ASSIST_DEBUG_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_BACKUP_PMS_VIOLATE_INTR_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_CACHE_CORE0_ACS_INT_MAP_REG;
extern volatile uint32_t INTERRUPT_CORE0_INTR_STATUS_0_REG;
extern volatile uint32_t INTERRUPT_CORE0_INTR_STATUS_1_REG;
extern volatile uint32_t INTERRUPT_CORE0_CLOCK_GATE_REG;
extern volatile uint32_t INTERRUPT_CORE0_CPU_INT_ENABLE_REG;
extern volatile uint32_t INTERRUPT_CORE0_CPU_INT_TYPE_REG;
extern volatile uint32_t INTERRUPT_CORE0_CPU_INT_CLEAR_REG;
extern volatile uint32_t INTERRUPT_CORE0_CPU_INT_EIP_STATUS_REG;
extern volatile uint32_t INTERRUPT_CORE0_CPU_INT_THRESH_REG;
extern volatile uint32_t INTERRUPT_CORE0_INTERRUPT_DATE_REG;
extern volatile uint32_t INTERRUPT_CORE0_CPU_INT_PRI_n_REG[32];
extern volatile uint32_t RTC_CNTL_OPTIONS0_REG;
extern volatile uint32_t RTC_CNTL_SLP_TIMER0_REG;
extern volatile uint32_t RTC_CNTL_SLP_TIMER1_REG;
extern volatile uint32_t RTC_CNTL_TIME_UPDATE_REG;
extern volatile uint32_t RTC_CNTL_TIME_LOW0_REG;
extern volatile uint32_t RTC_CNTL_TIME_HIGH0_REG;
extern volatile uint32_t RTC_CNTL_STATE0_REG;
extern volatile uint32_t RTC_CNTL_TIMER1_REG;
extern volatile uint32_t RTC_CNTL_TIMER2_REG;
extern volatile uint32_t RTC_CNTL_TIMER5_REG;
extern volatile uint32_t RTC_CNTL_ANA_CONF_REG;
extern volatile uint32_t RTC_CNTL_RESET_STATE_REG;
extern volatile uint32_t RTC_CNTL_WAKEUP_STATE_REG;
extern volatile uint32_t RTC_CNTL_INT_ENA_RTC_REG;
extern volatile uint32_t RTC_CNTL_INT_RAW_RTC_REG;
extern volatile uint32_t RTC_CNTL_INT_ST_RTC_REG;
extern volatile uint32_t RTC_CNTL_INT_CLR_RTC_REG;
extern volatile uint32_t RTC_CNTL_STORE0_REG;
extern volatile uint32_t RTC_CNTL_STORE1_REG;
extern volatile uint32_t RTC_CNTL_STORE2_REG;
extern volatile uint32_t RTC_CNTL_STORE3_REG;
extern volatile uint32_t RTC_CNTL_EXT_XTL_CONF_REG;
extern volatile uint32_t RTC_CNTL_EXT_WAKEUP_CONF_REG;
extern volatile uint32_t RTC_CNTL_SLP_REJECT_CONF_REG;
extern volatile uint32_t RTC_CNTL_CLK_CONF_REG;
extern volatile uint32_t RTC_CNTL_CLK_CONF_REG;
extern volatile uint32_t RTC_CNTL_SLOW_CLK_CONF_REG;
extern volatile uint32_t RTC_CNTL_REG;
extern volatile uint32_t RTC_CNTL_PWC_REG;
extern volatile uint32_t RTC_CNTL_DIG_PWC_REG;
extern volatile uint32_t RTC_CNTL_DIG_ISO_REG;
extern volatile uint32_t RTC_CNTL_WDTCONFIG0_REG;
extern volatile uint32_t RTC_CNTL_WDTCONFIG1_REG;
extern volatile uint32_t RTC_CNTL_WDTCONFIG2_REG;
extern volatile uint32_t RTC_CNTL_WDTCONFIG3_REG;
extern volatile uint32_t RTC_CNTL_WDTCONFIG4_REG;
extern volatile uint32_t RTC_CNTL_WDTFEED_REG;
extern volatile uint32_t RTC_CNTL_WDTWPROTECT_REG;
extern volatile uint32_t RTC_CNTL_SWD_CONF_REG;
extern volatile uint32_t RTC_CNTL_SWD_WPROTECT_REG;
extern volatile uint32_t RTC_CNTL_SW_CPU_STALL_REG;
extern volatile uint32_t RTC_CNTL_STORE4_REG;
extern volatile uint32_t RTC_CNTL_STORE5_REG;
extern volatile uint32_t RTC_CNTL_STORE6_REG;
extern volatile uint32_t RTC_CNTL_STORE7_REG;
extern volatile uint32_t RTC_CNTL_LOW_POWER_ST_REG;
extern volatile uint32_t RTC_CNTL_PAD_HOLD_REG;
extern volatile uint32_t RTC_CNTL_DIG_PAD_HOLD_REG;
extern volatile uint32_t RTC_CNTL_BROWN_OUT_REG;
extern volatile uint32_t RTC_CNTL_TIME_LOW1_REG;
extern volatile uint32_t RTC_CNTL_TIME_HIGH1_REG;
extern volatile uint32_t RTC_CNTL_XTAL32K_CLK_FACTOR_REG;
extern volatile uint32_t RTC_CNTL_XTAL32K_CONF_REG;
extern volatile uint32_t RTC_CNTL_USB_CONF_REG;
extern volatile uint32_t RTC_CNTL_SLP_REJECT_CAUSE_REG;
extern volatile uint32_t RTC_CNTL_OPTION1_REG;
extern volatile uint32_t RTC_CNTL_SLP_WAKEUP_CAUSE_REG;
extern volatile uint32_t RTC_CNTL_INT_ENA_RTC_W1TS_REG;
extern volatile uint32_t RTC_CNTL_INT_ENA_RTC_W1TC_REG;
extern volatile uint32_t RTC_CNTL_RETENTION_CTRL_REG;
extern volatile uint32_t RTC_CNTL_GPIO_WAKEUP_REG;
extern volatile uint32_t RTC_CNTL_GPIO_WAKEUP_REG;
extern volatile uint32_t RTC_CNTL_SENSOR_CTRL_REG;
extern volatile uint32_t SYSTIMER_CONF_REG;
extern volatile uint32_t SYSTIMER_UNIT0_OP_REG;
extern volatile uint32_t SYSTIMER_UNIT0_LOAD_HI_REG;
extern volatile uint32_t SYSTIMER_UNIT0_LOAD_LO_REG;
extern volatile uint32_t SYSTIMER_UNIT0_VALUE_HI_REG;
extern volatile uint32_t SYSTIMER_UNIT0_VALUE_LO_REG;
extern volatile uint32_t SYSTIMER_UNIT0_LOAD_REG;
extern volatile uint32_t SYSTIMER_UNIT1_OP_REG;
extern volatile uint32_t SYSTIMER_UNIT1_LOAD_HI_REG;
extern volatile uint32_t SYSTIMER_UNIT1_LOAD_LO_REG;
extern volatile uint32_t SYSTIMER_UNIT1_VALUE_HI_REG;
extern volatile uint32_t SYSTIMER_UNIT1_VALUE_LO_REG;
extern volatile uint32_t SYSTIMER_UNIT1_LOAD_REG;
extern volatile uint32_t SYSTIMER_TARGET0_HI_REG;
extern volatile uint32_t SYSTIMER_TARGET0_LO_REG;
extern volatile uint32_t SYSTIMER_TARGET0_CONF_REG;
extern volatile uint32_t SYSTIMER_COMP0_LOAD_REG;
extern volatile uint32_t SYSTIMER_TARGET1_HI_REG;
extern volatile uint32_t SYSTIMER_TARGET1_LO_REG;
extern volatile uint32_t SYSTIMER_TARGET1_CONF_REG;
extern volatile uint32_t SYSTIMER_COMP1_LOAD_REG;
extern volatile uint32_t SYSTIMER_TARGET2_HI_REG;
extern volatile uint32_t SYSTIMER_TARGET2_LO_REG;
extern volatile uint32_t SYSTIMER_TARGET2_CONF_REG;
extern volatile uint32_t SYSTIMER_COMP2_LOAD_REG;
extern volatile uint32_t SYSTIMER_INT_ENA_REG;
extern volatile uint32_t SYSTIMER_INT_RAW_REG;
extern volatile uint32_t SYSTIMER_INT_CLR_REG;
extern volatile uint32_t SYSTIMER_INT_ST_REG;
extern volatile uint32_t SYSTIMER_DATE_REG;
extern volatile uint32_t TIMG0_T0CONFIG_REG;
extern volatile uint32_t TIMG0_T0LO_REG;
extern volatile uint32_t TIMG0_T0HI_REG;
extern volatile uint32_t TIMG0_T0UPDATE_REG;
extern volatile uint32_t TIMG0_T0ALARMLO_REG;
extern volatile uint32_t TIMG0_T0ALARMHI_REG;
extern volatile uint32_t TIMG0_T0LOADLO_REG;
extern volatile uint32_t TIMG0_T0LOADHI_REG;
extern volatile uint32_t TIMG0_T0LOAD_REG;
extern volatile uint32_t TIMG0_WDTCONFIG0_REG;
extern volatile uint32_t TIMG0_WDTCONFIG1_REG;
extern volatile uint32_t TIMG0_WDTCONFIG2_REG;
extern volatile uint32_t TIMG0_WDTCONFIG3_REG;
extern volatile uint32_t TIMG0_WDTCONFIG4_REG;
extern volatile uint32_t TIMG0_WDTCONFIG5_REG;
extern volatile uint32_t TIMG0_WDTFEED_REG;
extern volatile uint32_t TIMG0_WDTWPROTECT_REG;
extern volatile uint32_t TIMG0_RTCCALICFG_REG;
extern volatile uint32_t TIMG0_RTCCALICFG1_REG;
extern volatile uint32_t TIMG0_RTCCALICFG2_REG;
extern volatile uint32_t TIMG0_INT_ENA_TIMERS_REG;
extern volatile uint32_t TIMG0_INT_RAW_TIMERS_REG;
extern volatile uint32_t TIMG0_INT_ST_TIMERS_REG;
extern volatile uint32_t TIMG0_INT_CLR_TIMERS_REG;
extern volatile uint32_t TIMG0_NTIMERS_DATE_REG;
extern volatile uint32_t TIMG0_REGCLK_REG;
extern volatile uint32_t TIMG1_T0CONFIG_REG;
extern volatile uint32_t TIMG1_T0LO_REG;
extern volatile uint32_t TIMG1_T0HI_REG;
extern volatile uint32_t TIMG1_T0UPDATE_REG;
extern volatile uint32_t TIMG1_T0ALARMLO_REG;
extern volatile uint32_t TIMG1_T0ALARMHI_REG;
extern volatile uint32_t TIMG1_T0LOADLO_REG;
extern volatile uint32_t TIMG1_T0LOADHI_REG;
extern volatile uint32_t TIMG1_T0LOAD_REG;
extern volatile uint32_t TIMG1_WDTCONFIG0_REG;
extern volatile uint32_t TIMG1_WDTCONFIG1_REG;
extern volatile uint32_t TIMG1_WDTCONFIG2_REG;
extern volatile uint32_t TIMG1_WDTCONFIG3_REG;
extern volatile uint32_t TIMG1_WDTCONFIG4_REG;
extern volatile uint32_t TIMG1_WDTCONFIG5_REG;
extern volatile uint32_t TIMG1_WDTFEED_REG;
extern volatile uint32_t TIMG1_WDTWPROTECT_REG;
extern volatile uint32_t TIMG1_RTCCALICFG_REG;
extern volatile uint32_t TIMG1_RTCCALICFG1_REG;
extern volatile uint32_t TIMG1_RTCCALICFG2_REG;
extern volatile uint32_t TIMG1_INT_ENA_TIMERS_REG;
extern volatile uint32_t TIMG1_INT_RAW_TIMERS_REG;
extern volatile uint32_t TIMG1_INT_ST_TIMERS_REG;
extern volatile uint32_t TIMG1_INT_CLR_TIMERS_REG;
extern volatile uint32_t TIMG1_NTIMERS_DATE_REG;
extern volatile uint32_t TIMG1_REGCLK_REG;
extern volatile uint32_t PMS_ROM_TABLE_LOCK_REG;
extern volatile uint32_t PMS_ROM_TABLE_REG;
extern volatile uint32_t PMS_PRIVILEGE_MODE_SEL_LOCK_REG;
extern volatile uint32_t PMS_PRIVILEGE_MODE_SEL_REG;
extern volatile uint32_t PMS_APB_PERIPHERAL_ACCESS_0_REG;
extern volatile uint32_t PMS_APB_PERIPHERAL_ACCESS_1_REG;
extern volatile uint32_t PMS_INTERNAL_SRAM_USAGE_0_REG;
extern volatile uint32_t PMS_INTERNAL_SRAM_USAGE_1_REG;
extern volatile uint32_t PMS_INTERNAL_SRAM_USAGE_4_REG;
extern volatile uint32_t PMS_DMA_APBPERI_SPI2_PMS_CONSTRAIN_0_REG;
extern volatile uint32_t PMS_DMA_APBPERI_SPI2_PMS_CONSTRAIN_1_REG;
extern volatile uint32_t PMS_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0_REG;
extern volatile uint32_t PMS_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1_REG;
extern volatile uint32_t PMS_DMA_APBPERI_I2S0_PMS_CONSTRAIN_0_REG;
extern volatile uint32_t PMS_DMA_APBPERI_I2S0_PMS_CONSTRAIN_1_REG;
extern volatile uint32_t PMS_DMA_APBPERI_AES_PMS_CONSTRAIN_0_REG;
extern volatile uint32_t PMS_DMA_APBPERI_AES_PMS_CONSTRAIN_1_REG;
extern volatile uint32_t PMS_DMA_APBPERI_SHA_PMS_CONSTRAIN_0_REG;
extern volatile uint32_t PMS_DMA_APBPERI_SHA_PMS_CONSTRAIN_1_REG;
extern volatile uint32_t PMS_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0_REG;
extern volatile uint32_t PMS_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1_REG;
extern volatile uint32_t PMS_DMA_APBPERI_PMS_MONITOR_0_REG;
extern volatile uint32_t PMS_DMA_APBPERI_PMS_MONITOR_1_REG;
extern volatile uint32_t PMS_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0_REG;
extern volatile uint32_t PMS_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1_REG;
extern volatile uint32_t PMS_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2_REG;
extern volatile uint32_t PMS_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_REG;
extern volatile uint32_t PMS_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4_REG;
extern volatile uint32_t PMS_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5_REG;
extern volatile uint32_t PMS_CORE_X_IRAM0_PMS_CONSTRAIN_0_REG;
extern volatile uint32_t PMS_CORE_X_IRAM0_PMS_CONSTRAIN_1_REG;
extern volatile uint32_t PMS_CORE_X_IRAM0_PMS_CONSTRAIN_2_REG;
extern volatile uint32_t PMS_CORE_0_IRAM0_PMS_MONITOR_0_REG;
extern volatile uint32_t PMS_CORE_0_IRAM0_PMS_MONITOR_1_REG;
extern volatile uint32_t PMS_CORE_X_DRAM0_PMS_CONSTRAIN_0_REG;
extern volatile uint32_t PMS_CORE_X_DRAM0_PMS_CONSTRAIN_1_REG;
extern volatile uint32_t PMS_CORE_X_DRAM0_PMS_CONSTRAIN_1_REG;
extern volatile uint32_t PMS_CORE_0_DRAM0_PMS_MONITOR_0_REG;
extern volatile uint32_t PMS_CORE_0_DRAM0_PMS_MONITOR_1_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_CONSTRAIN_0_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_CONSTRAIN_1_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_CONSTRAIN_2_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_CONSTRAIN_3_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_CONSTRAIN_4_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_CONSTRAIN_4_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_CONSTRAIN_5_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_CONSTRAIN_6_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_CONSTRAIN_7_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_CONSTRAIN_8_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_CONSTRAIN_9_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_CONSTRAIN_10_REG;
extern volatile uint32_t PMS_REGION_PMS_CONSTRAIN_0_REG;
extern volatile uint32_t PMS_REGION_PMS_CONSTRAIN_1_REG;
extern volatile uint32_t PMS_REGION_PMS_CONSTRAIN_2_REG;
extern volatile uint32_t PMS_REGION_PMS_CONSTRAIN_3_REG;
extern volatile uint32_t PMS_REGION_PMS_CONSTRAIN_4_REG;
extern volatile uint32_t PMS_REGION_PMS_CONSTRAIN_5_REG;
extern volatile uint32_t PMS_REGION_PMS_CONSTRAIN_6_REG;
extern volatile uint32_t PMS_REGION_PMS_CONSTRAIN_7_REG;
extern volatile uint32_t PMS_REGION_PMS_CONSTRAIN_8_REG;
extern volatile uint32_t PMS_REGION_PMS_CONSTRAIN_9_REG;
extern volatile uint32_t PMS_REGION_PMS_CONSTRAIN_10_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_MONITOR_0_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_MONITOR_1_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_MONITOR_4_REG;
extern volatile uint32_t PMS_DMA_APBPERI_PMS_MONITOR_2_REG;
extern volatile uint32_t PMS_DMA_APBPERI_PMS_MONITOR_3_REG;
extern volatile uint32_t PMS_CORE_0_IRAM0_PMS_MONITOR_2_REG;
extern volatile uint32_t PMS_CORE_0_DRAM0_PMS_MONITOR_2_REG;
extern volatile uint32_t PMS_CORE_0_DRAM0_PMS_MONITOR_3_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_MONITOR_2_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_MONITOR_3_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_MONITOR_5_REG;
extern volatile uint32_t PMS_CORE_0_PIF_PMS_MONITOR_6_REG;
extern volatile uint32_t PMS_CLOCK_GATE_REG_REG;
extern volatile uint32_t PMS_DATE_REG;
extern volatile uint32_t APB_CTRL_EXT_MEM_PMS_LOCK_REG;
extern volatile uint32_t APB_CTRL_SPI_MEM_PMS_CTRL_REG;
extern volatile uint32_t APB_CTRL_SPI_MEM_REJECT_ADDR_REG;
extern volatile uint32_t EXTMEM_IBUS_PMS_TBL_LOCK_REG;
extern volatile uint32_t EXTMEM_IBUS_PMS_TBL_BOUNDARY0_REG;
extern volatile uint32_t EXTMEM_IBUS_PMS_TBL_BOUNDARY1_REG;
extern volatile uint32_t EXTMEM_IBUS_PMS_TBL_BOUNDARY2_REG;
extern volatile uint32_t EXTMEM_IBUS_PMS_TBL_ATTR_REG;
extern volatile uint32_t EXTMEM_DBUS_PMS_TBL_LOCK_REG;
extern volatile uint32_t EXTMEM_DBUS_PMS_TBL_BOUNDARY0_REG;
extern volatile uint32_t EXTMEM_DBUS_PMS_TBL_BOUNDARY1_REG;
extern volatile uint32_t EXTMEM_DBUS_PMS_TBL_BOUNDARY2_REG;
extern volatile uint32_t EXTMEM_DBUS_PMS_TBL_ATTR_REG;
extern volatile uint32_t SYSTEM_CPU_PERI_CLK_EN_REG;
extern volatile uint32_t SYSTEM_CPU_PERI_RST_EN_REG;
extern volatile uint32_t SYSTEM_PERIP_CLK_EN0_REG;
extern volatile uint32_t SYSTEM_PERIP_CLK_EN1_REG;
extern volatile uint32_t SYSTEM_PERIP_RST_EN0_REG;
extern volatile uint32_t SYSTEM_PERIP_RST_EN1_REG;
extern volatile uint32_t SYSTEM_CACHE_CONTROL_REG;
extern volatile uint32_t SYSTEM_CPU_PER_CONF_REG;
extern volatile uint32_t SYSTEM_BT_LPCK_DIV_FRAC_REG;
extern volatile uint32_t SYSTEM_SYSCLK_CONF_REG;
extern volatile uint32_t SYSTEM_RTC_FASTMEM_CONFIG_REG;
extern volatile uint32_t SYSTEM_RTC_FASTMEM_CRC_REG;
extern volatile uint32_t SYSTEM_CPU_INTR_FROM_CPU_0_REG;
extern volatile uint32_t SYSTEM_CPU_INTR_FROM_CPU_1_REG;
extern volatile uint32_t SYSTEM_CPU_INTR_FROM_CPU_2_REG;
extern volatile uint32_t SYSTEM_CPU_INTR_FROM_CPU_3_REG;
extern volatile uint32_t SYSTEM_RSA_PD_CTRL_REG;
extern volatile uint32_t SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG;
extern volatile uint32_t SYSTEM_CLOCK_GATE_REG;
extern volatile uint32_t SYSTEM_DATE_REG;
extern volatile uint32_t APB_CTRL_CLKGATE_FORCE_ON_REG;
extern volatile uint32_t APB_CTRL_MEM_POWER_DOWN_REG;
extern volatile uint32_t APB_CTRL_MEM_POWER_UP_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_MONTR_ENA_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_AREA_PC_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_AREA_SP_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_SP_MIN_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_SP_MAX_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_SP_PC_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_INTR_RAW_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_INTR_ENA_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_INTR_CLR_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_RCD_EN_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG;
extern volatile uint32_t ASSIST_DEBUG_LOG_SETTING_REG;
extern volatile uint32_t ASSIST_DEBUG_LOG_DATA_0_REG;
extern volatile uint32_t ASSIST_DEBUG_LOG_DATA_MASK_REG;
extern volatile uint32_t ASSIST_DEBUG_LOG_MIN_REG;
extern volatile uint32_t ASSIST_DEBUG_LOG_MAX_REG;
extern volatile uint32_t ASSIST_DEBUG_LOG_MEM_START_REG;
extern volatile uint32_t ASSIST_DEBUG_LOG_MEM_END_REG;
extern volatile uint32_t ASSIST_DEBUG_LOG_MEM_CURRENT_ADDR_REG;
extern volatile uint32_t ASSIST_DEBUG_LOG_MEM_FULL_FLAG_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXCEPTION_REG;
extern volatile uint32_t ASSIST_DEBUG_CORE_0_DEBUG_MODE_REG;
extern volatile uint32_t ASSIST_DEBUG_DATE_REG;
extern volatile uint32_t SHA_START_REG;
extern volatile uint32_t SHA_CONTINUE_REG;
extern volatile uint32_t SHA_BUSY_REG;
extern volatile uint32_t SHA_DMA_START_REG;
extern volatile uint32_t SHA_DMA_CONTINUE_REG;
extern volatile uint32_t SHA_INT_CLEAR_REG;
extern volatile uint32_t SHA_INT_ENA_REG;
extern volatile uint32_t SHA_DATE_REG;
extern volatile uint32_t SHA_MODE_REG;
extern volatile uint32_t SHA_DMA_BLOCK_NUM_REG;
extern volatile uint32_t SHA_H_n_REG[8];
extern volatile uint32_t SHA_M_n_REG[16];
extern volatile uint32_t AES_KEY_n_REG[8];
extern volatile uint32_t AES_MODE_REG;
extern volatile uint32_t AES_DMA_ENABLE_REG;
extern volatile uint32_t AES_BLOCK_MODE_REG;
extern volatile uint32_t AES_BLOCK_NUM_REG;
extern volatile uint32_t AES_INC_SEL_REG;
extern volatile uint32_t AES_TRIGGER_REG;
extern volatile uint32_t AES_STATE_REG;
extern volatile uint32_t AES_DMA_EXIT_REG;
extern volatile uint32_t AES_INT_CLR_REG;
extern volatile uint32_t AES_INT_ENA_REG;
extern volatile uint32_t RSA_M_PRIME_REG;
extern volatile uint32_t RSA_MODE_REG;
extern volatile uint32_t RSA_CLEAN_REG;
extern volatile uint32_t RSA_MODEXP_START_REG;
extern volatile uint32_t RSA_MODMULT_START_REG;
extern volatile uint32_t RSA_MULT_START_REG;
extern volatile uint32_t RSA_IDLE_REG;
extern volatile uint32_t RSA_CLEAR_INTERRUPT_REG;
extern volatile uint32_t RSA_CONSTANT_TIME_REG;
extern volatile uint32_t RSA_SEARCH_ENABLE_REG;
extern volatile uint32_t RSA_SEARCH_POS_REG;
extern volatile uint32_t RSA_INTERRUPT_ENA_REG;
extern volatile uint32_t RSA_DATE_REG;
extern volatile uint32_t HMAC_SET_START_REG;
extern volatile uint32_t HMAC_SET_PARA_FINISH_REG;
extern volatile uint32_t HMAC_SET_MESSAGE_CALC_BLOCK_REG;
extern volatile uint32_t HMAC_SET_MESSAGE_ING_REG;
extern volatile uint32_t HMAC_SET_MESSAGE_END_REG;
extern volatile uint32_t HMAC_SET_RESULT_FINISH_REG;
extern volatile uint32_t HMAC_SET_INVALIDATE_JTAG_REG;
extern volatile uint32_t HMAC_SET_INVALIDATE_DS_REG;
extern volatile uint32_t HMAC_QUERY_ERROR_REG;
extern volatile uint32_t HMAC_QUERY_BUSY_REG;
extern volatile uint32_t HMAC_SET_PARA_PURPOSE_REG;
extern volatile uint32_t HMAC_SET_PARA_KEY_REG;
extern volatile uint32_t HMAC_WR_MESSAGE_n_REG[16];
extern volatile uint32_t HMAC_RD_RESULT_n_REG[8];
extern volatile uint32_t HMAC_SET_MESSAGE_PAD_REG;
extern volatile uint32_t HMAC_ONE_BLOCK_REG;
extern volatile uint32_t HMAC_SOFT_JTAG_CTRL_REG;
extern volatile uint32_t HMAC_WR_JTAG_REG;
extern volatile uint32_t HMAC_DATE_REG;
extern volatile uint32_t DS_SET_START_REG;
extern volatile uint32_t DS_SET_ME_REG;
extern volatile uint32_t DS_SET_FINISH_REG;
extern volatile uint32_t DS_QUERY_BUSY_REG;
extern volatile uint32_t DS_QUERY_KEY_WRONG_REG;
extern volatile uint32_t DS_QUERY_CHECK_REG;
extern volatile uint32_t DS_DATE_REG;
extern volatile uint32_t XTS_AES_PLAIN_n_REG[16];
extern volatile uint32_t XTS_AES_LINESIZE_REG;
extern volatile uint32_t XTS_AES_DESTINATION_REG;
extern volatile uint32_t XTS_AES_PHYSICAL_ADDRESS_REG;
extern volatile uint32_t XTS_AES_TRIGGER_REG;
extern volatile uint32_t XTS_AES_RELEASE_REG;
extern volatile uint32_t XTS_AES_DESTROY_REG;
extern volatile uint32_t XTS_AES_STATE_REG;
extern volatile uint32_t XTS_AES_DATE_REG;
extern volatile uint32_t RNG_DATA_REG;
extern volatile uint32_t UART_FIFO_REG;
extern volatile uint32_t UART_MEM_CONF_REG;
extern volatile uint32_t UART_INT_RAW_REG;
extern volatile uint32_t UART_INT_RAW_REG;
extern volatile uint32_t UART_INT_ST_REG;
extern volatile uint32_t UART_INT_ST_REG;
extern volatile uint32_t UART_INT_ENA_REG;
extern volatile uint32_t UART_INT_ENA_REG;
extern volatile uint32_t UART_INT_CLR_REG;
extern volatile uint32_t UART_INT_CLR_REG;
extern volatile uint32_t UART_CLKDIV_REG;
extern volatile uint32_t UART_RX_FILT_REG;
extern volatile uint32_t UART_CONF0_REG;
extern volatile uint32_t UART_CONF0_REG;
extern volatile uint32_t UART_CONF1_REG;
extern volatile uint32_t UART_FLOW_CONF_REG;
extern volatile uint32_t UART_SLEEP_CONF_REG;
extern volatile uint32_t UART_SWFC_CONF0_REG;
extern volatile uint32_t UART_SWFC_CONF1_REG;
extern volatile uint32_t UART_TXBRK_CONF_REG;
extern volatile uint32_t UART_IDLE_CONF_REG;
extern volatile uint32_t UART_RS485_CONF_REG;
extern volatile uint32_t UART_CLK_CONF_REG;
extern volatile uint32_t UART_STATUS_REG;
extern volatile uint32_t UART_MEM_TX_STATUS_REG;
extern volatile uint32_t UART_MEM_RX_STATUS_REG;
extern volatile uint32_t UART_FSM_STATUS_REG;
extern volatile uint32_t UART_LOWPULSE_REG;
extern volatile uint32_t UART_HIGHPULSE_REG;
extern volatile uint32_t UART_RXD_CNT_REG;
extern volatile uint32_t UART_POSPULSE_REG;
extern volatile uint32_t UART_NEGPULSE_REG;
extern volatile uint32_t UART_AT_CMD_PRECNT_REG;
extern volatile uint32_t UART_AT_CMD_POSTCNT_REG;
extern volatile uint32_t UART_AT_CMD_GAPTOUT_REG;
extern volatile uint32_t UART_AT_CMD_CHAR_REG;
extern volatile uint32_t UART_DATE_REG;
extern volatile uint32_t UART_ID_REG;
extern volatile uint32_t SPI0_CMD_REG;
extern volatile uint32_t SPI0_ADDR_REG;
extern volatile uint32_t SPI0_USER_REG;
extern volatile uint32_t SPI0_USER1_REG;
extern volatile uint32_t SPI0_USER2_REG;
extern volatile uint32_t SPI0_CTRL_REG;
extern volatile uint32_t SPI0_MS_DLEN_REG;
extern volatile uint32_t SPI0_MISC_REG;
extern volatile uint32_t SPI0_DMA_CONF_REG;
extern volatile uint32_t SPI0_SLAVE_REG;
extern volatile uint32_t SPI0_SLAVE1_REG;
extern volatile uint32_t SPI0_CLOCK_REG;
extern volatile uint32_t SPI0_CLK_GATE_REG;
extern volatile uint32_t SPI0_DIN_MODE_REG;
extern volatile uint32_t SPI0_DIN_NUM_REG;
extern volatile uint32_t SPI0_DOUT_MODE_REG;
extern volatile uint32_t SPI0_DMA_INT_ENA_REG;
extern volatile uint32_t SPI0_DMA_INT_CLR_REG;
extern volatile uint32_t SPI0_DMA_INT_RAW_REG;
extern volatile uint32_t SPI0_DMA_INT_ST_REG;
extern volatile uint32_t SPI0_W0_REG;
extern volatile uint32_t SPI0_W1_REG;
extern volatile uint32_t SPI0_W2_REG;
extern volatile uint32_t SPI0_W3_REG;
extern volatile uint32_t SPI0_W4_REG;
extern volatile uint32_t SPI0_W5_REG;
extern volatile uint32_t SPI0_W6_REG;
extern volatile uint32_t SPI0_W7_REG;
extern volatile uint32_t SPI0_W8_REG;
extern volatile uint32_t SPI0_W9_REG;
extern volatile uint32_t SPI0_W10_REG;
extern volatile uint32_t SPI0_W11_REG;
extern volatile uint32_t SPI0_W12_REG;
extern volatile uint32_t SPI0_W13_REG;
extern volatile uint32_t SPI0_W14_REG;
extern volatile uint32_t SPI0_W15_REG;
extern volatile uint32_t SPI0_DATE_REG;
extern volatile uint32_t SPI1_CMD_REG;
extern volatile uint32_t SPI1_ADDR_REG;
extern volatile uint32_t SPI1_USER_REG;
extern volatile uint32_t SPI1_USER1_REG;
extern volatile uint32_t SPI1_USER2_REG;
extern volatile uint32_t SPI1_CTRL_REG;
extern volatile uint32_t SPI1_MS_DLEN_REG;
extern volatile uint32_t SPI1_MISC_REG;
extern volatile uint32_t SPI1_DMA_CONF_REG;
extern volatile uint32_t SPI1_SLAVE_REG;
extern volatile uint32_t SPI1_SLAVE1_REG;
extern volatile uint32_t SPI1_CLOCK_REG;
extern volatile uint32_t SPI1_CLK_GATE_REG;
extern volatile uint32_t SPI1_DIN_MODE_REG;
extern volatile uint32_t SPI1_DIN_NUM_REG;
extern volatile uint32_t SPI1_DOUT_MODE_REG;
extern volatile uint32_t SPI1_DMA_INT_ENA_REG;
extern volatile uint32_t SPI1_DMA_INT_CLR_REG;
extern volatile uint32_t SPI1_DMA_INT_RAW_REG;
extern volatile uint32_t SPI1_DMA_INT_ST_REG;
extern volatile uint32_t SPI1_W0_REG;
extern volatile uint32_t SPI1_W1_REG;
extern volatile uint32_t SPI1_W2_REG;
extern volatile uint32_t SPI1_W3_REG;
extern volatile uint32_t SPI1_W4_REG;
extern volatile uint32_t SPI1_W5_REG;
extern volatile uint32_t SPI1_W6_REG;
extern volatile uint32_t SPI1_W7_REG;
extern volatile uint32_t SPI1_W8_REG;
extern volatile uint32_t SPI1_W9_REG;
extern volatile uint32_t SPI1_W10_REG;
extern volatile uint32_t SPI1_W11_REG;
extern volatile uint32_t SPI1_W12_REG;
extern volatile uint32_t SPI1_W13_REG;
extern volatile uint32_t SPI1_W14_REG;
extern volatile uint32_t SPI1_W15_REG;
extern volatile uint32_t SPI1_DATE_REG;
extern volatile uint32_t SPI2_CMD_REG;
extern volatile uint32_t SPI2_ADDR_REG;
extern volatile uint32_t SPI2_USER_REG;
extern volatile uint32_t SPI2_USER1_REG;
extern volatile uint32_t SPI2_USER2_REG;
extern volatile uint32_t SPI2_CTRL_REG;
extern volatile uint32_t SPI2_MS_DLEN_REG;
extern volatile uint32_t SPI2_MISC_REG;
extern volatile uint32_t SPI2_DMA_CONF_REG;
extern volatile uint32_t SPI2_SLAVE_REG;
extern volatile uint32_t SPI2_SLAVE1_REG;
extern volatile uint32_t SPI2_CLOCK_REG;
extern volatile uint32_t SPI2_CLK_GATE_REG;
extern volatile uint32_t SPI2_DIN_MODE_REG;
extern volatile uint32_t SPI2_DIN_NUM_REG;
extern volatile uint32_t SPI2_DOUT_MODE_REG;
extern volatile uint32_t SPI2_DMA_INT_ENA_REG;
extern volatile uint32_t SPI2_DMA_INT_CLR_REG;
extern volatile uint32_t SPI2_DMA_INT_RAW_REG;
extern volatile uint32_t SPI2_DMA_INT_ST_REG;
extern volatile uint32_t SPI2_W0_REG;
extern volatile uint32_t SPI2_W1_REG;
extern volatile uint32_t SPI2_W2_REG;
extern volatile uint32_t SPI2_W3_REG;
extern volatile uint32_t SPI2_W4_REG;
extern volatile uint32_t SPI2_W5_REG;
extern volatile uint32_t SPI2_W6_REG;
extern volatile uint32_t SPI2_W7_REG;
extern volatile uint32_t SPI2_W8_REG;
extern volatile uint32_t SPI2_W9_REG;
extern volatile uint32_t SPI2_W10_REG;
extern volatile uint32_t SPI2_W11_REG;
extern volatile uint32_t SPI2_W12_REG;
extern volatile uint32_t SPI2_W13_REG;
extern volatile uint32_t SPI2_W14_REG;
extern volatile uint32_t SPI2_W15_REG;
extern volatile uint32_t SPI2_DATE_REG;
extern volatile uint32_t I2C_SCL_LOW_PERIOD_REG;
extern volatile uint32_t I2C_SDA_HOLD_REG;
extern volatile uint32_t I2C_SDA_SAMPLE_REG;
extern volatile uint32_t I2C_SCL_HIGH_PERIOD_REG;
extern volatile uint32_t I2C_SCL_START_HOLD_REG;
extern volatile uint32_t I2C_SCL_RSTART_SETUP_REG;
extern volatile uint32_t I2C_SCL_STOP_HOLD_REG;
extern volatile uint32_t I2C_SCL_STOP_SETUP_REG;
extern volatile uint32_t I2C_SCL_ST_TIME_OUT_REG;
extern volatile uint32_t I2C_SCL_MAIN_ST_TIME_OUT_REG;
extern volatile uint32_t I2C_CTR_REG;
extern volatile uint32_t I2C_TO_REG;
extern volatile uint32_t I2C_SLAVE_ADDR_REG;
extern volatile uint32_t I2C_FIFO_CONF_REG;
extern volatile uint32_t I2C_FILTER_CFG_REG;
extern volatile uint32_t I2C_CLK_CONF_REG;
extern volatile uint32_t I2C_SCL_SP_CONF_REG;
extern volatile uint32_t I2C_SCL_STRETCH_CONF_REG;
extern volatile uint32_t I2C_SR_REG;
extern volatile uint32_t I2C_FIFO_ST_REG;
extern volatile uint32_t I2C_DATA_REG;
extern volatile uint32_t I2C_INT_RAW_REG;
extern volatile uint32_t I2C_INT_RAW_REG;
extern volatile uint32_t I2C_INT_CLR_REG;
extern volatile uint32_t I2C_INT_ENA_REG;
extern volatile uint32_t I2C_INT_STATUS_REG;
extern volatile uint32_t I2C_INT_STATUS_REG;
extern volatile uint32_t I2C_COMD0_REG;
extern volatile uint32_t I2C_COMD1_REG;
extern volatile uint32_t I2C_COMD2_REG;
extern volatile uint32_t I2C_COMD3_REG;
extern volatile uint32_t I2C_COMD4_REG;
extern volatile uint32_t I2C_COMD5_REG;
extern volatile uint32_t I2C_COMD6_REG;
extern volatile uint32_t I2C_COMD7_REG;
extern volatile uint32_t I2C_DATE_REG;
extern volatile uint32_t I2S_INT_RAW_REG;
extern volatile uint32_t I2S_INT_ST_REG;
extern volatile uint32_t I2S_INT_ENA_REG;
extern volatile uint32_t I2S_INT_CLR_REG;
extern volatile uint32_t I2S_RX_CONF_REG;
extern volatile uint32_t I2S_RX_CONF1_REG;
extern volatile uint32_t I2S_RX_CLKM_CONF_REG;
extern volatile uint32_t I2S_TX_PCM2PDM_CONF_REG;
extern volatile uint32_t I2S_TX_PCM2PDM_CONF1_REG;
extern volatile uint32_t I2S_RX_TDM_CTRL_REG;
extern volatile uint32_t I2S_RXEOF_NUM_REG;
extern volatile uint32_t I2S_TX_CONF_REG;
extern volatile uint32_t I2S_TX_CONF_REG;
extern volatile uint32_t I2S_TX_CONF1_REG;
extern volatile uint32_t I2S_TX_CLKM_CONF_REG;
extern volatile uint32_t I2S_TX_TDM_CTRL_REG;
extern volatile uint32_t I2S_RX_CLKM_DIV_CONF_REG;
extern volatile uint32_t I2S_RX_TIMING_REG;
extern volatile uint32_t I2S_TX_CLKM_DIV_CONF_REG;
extern volatile uint32_t I2S_TX_TIMING_REG;
extern volatile uint32_t I2S_LC_HUNG_CONF_REG;
extern volatile uint32_t I2S_CONF_SIGLE_DATA_REG;
extern volatile uint32_t I2S_STATE_REG;
extern volatile uint32_t I2S_DATE_REG;
extern volatile uint32_t USB_SERIAL_JTAG_EP1_REG;
extern volatile uint32_t USB_SERIAL_JTAG_CONF0_REG;
extern volatile uint32_t USB_SERIAL_JTAG_TEST_REG;
extern volatile uint32_t USB_SERIAL_JTAG_MISC_CONF_REG;
extern volatile uint32_t USB_SERIAL_JTAG_MEM_CONF_REG;
extern volatile uint32_t USB_SERIAL_JTAG_EP1_CONF_REG;
extern volatile uint32_t USB_SERIAL_JTAG_JFIFO_ST_REG;
extern volatile uint32_t USB_SERIAL_JTAG_FRAM_NUM_REG;
extern volatile uint32_t USB_SERIAL_JTAG_IN_EP0_ST_REG;
extern volatile uint32_t USB_SERIAL_JTAG_IN_EP1_ST_REG;
extern volatile uint32_t USB_SERIAL_JTAG_IN_EP2_ST_REG;
extern volatile uint32_t USB_SERIAL_JTAG_IN_EP3_ST_REG;
extern volatile uint32_t USB_SERIAL_JTAG_OUT_EP0_ST_REG;
extern volatile uint32_t USB_SERIAL_JTAG_OUT_EP1_ST_REG;
extern volatile uint32_t USB_SERIAL_JTAG_OUT_EP2_ST_REG;
extern volatile uint32_t USB_SERIAL_JTAG_INT_RAW_REG;
extern volatile uint32_t USB_SERIAL_JTAG_INT_ST_REG;
extern volatile uint32_t USB_SERIAL_JTAG_INT_ENA_REG;
extern volatile uint32_t USB_SERIAL_JTAG_INT_CLR_REG;
extern volatile uint32_t USB_SERIAL_JTAG_DATE_REG;
extern volatile uint32_t TWAI_MODE_REG;
extern volatile uint32_t TWAI_BUS_TIMING_0_REG;
extern volatile uint32_t TWAI_BUS_TIMING_1_REG;
extern volatile uint32_t TWAI_ERR_WARNING_LIMIT_REG;
extern volatile uint32_t TWAI_DATA_0_REG;
extern volatile uint32_t TWAI_DATA_1_REG;
extern volatile uint32_t TWAI_DATA_2_REG;
extern volatile uint32_t TWAI_DATA_3_REG;
extern volatile uint32_t TWAI_DATA_4_REG;
extern volatile uint32_t TWAI_DATA_5_REG;
extern volatile uint32_t TWAI_DATA_6_REG;
extern volatile uint32_t TWAI_DATA_7_REG;
extern volatile uint32_t TWAI_DATA_8_REG;
extern volatile uint32_t TWAI_DATA_9_REG;
extern volatile uint32_t TWAI_DATA_10_REG;
extern volatile uint32_t TWAI_DATA_11_REG;
extern volatile uint32_t TWAI_DATA_12_REG;
extern volatile uint32_t TWAI_CLOCK_DIVIDER_REG;
extern volatile uint32_t TWAI_CMD_REG;
extern volatile uint32_t TWAI_STATUS_REG;
extern volatile uint32_t TWAI_ERR_CODE_CAP_REG;
extern volatile uint32_t TWAI_RX_ERR_CNT_REG;
extern volatile uint32_t TWAI_TX_ERR_CNT_REG;
extern volatile uint32_t TWAI_RX_MESSAGE_CNT_REG;
extern volatile uint32_t TWAI_INT_RAW_REG;
extern volatile uint32_t LEDC_CH0_CONF0_REG;
extern volatile uint32_t LEDC_CH1_CONF0_REG;
extern volatile uint32_t LEDC_CH2_CONF0_REG;
extern volatile uint32_t LEDC_CH3_CONF0_REG;
extern volatile uint32_t LEDC_CH4_CONF0_REG;
extern volatile uint32_t LEDC_CH5_CONF0_REG;
extern volatile uint32_t LEDC_CH0_CONF1_REG;
extern volatile uint32_t LEDC_CH1_CONF1_REG;
extern volatile uint32_t LEDC_CH2_CONF1_REG;
extern volatile uint32_t LEDC_CH3_CONF1_REG;
extern volatile uint32_t LEDC_CH4_CONF1_REG;
extern volatile uint32_t LEDC_CH5_CONF1_REG;
extern volatile uint32_t LEDC_CONF_REG;
extern volatile uint32_t LEDC_CH0_HPOINT_REG;
extern volatile uint32_t LEDC_CH1_HPOINT_REG;
extern volatile uint32_t LEDC_CH2_HPOINT_REG;
extern volatile uint32_t LEDC_CH3_HPOINT_REG;
extern volatile uint32_t LEDC_CH4_HPOINT_REG;
extern volatile uint32_t LEDC_CH5_HPOINT_REG;
extern volatile uint32_t LEDC_CH0_DUTY_REG;
extern volatile uint32_t LEDC_CH1_DUTY_REG;
extern volatile uint32_t LEDC_CH2_DUTY_REG;
extern volatile uint32_t LEDC_CH3_DUTY_REG;
extern volatile uint32_t LEDC_CH4_DUTY_REG;
extern volatile uint32_t LEDC_CH5_DUTY_REG;
extern volatile uint32_t LEDC_CH0_DUTY_R_REG;
extern volatile uint32_t LEDC_CH1_DUTY_R_REG;
extern volatile uint32_t LEDC_CH2_DUTY_R_REG;
extern volatile uint32_t LEDC_CH3_DUTY_R_REG;
extern volatile uint32_t LEDC_CH4_DUTY_R_REG;
extern volatile uint32_t LEDC_CH5_DUTY_R_REG;
extern volatile uint32_t LEDC_INT_RAW_REG;
extern volatile uint32_t LEDC_INT_ST_REG;
extern volatile uint32_t LEDC_INT_ENA_REG;
extern volatile uint32_t LEDC_INT_CLR_REG;
extern volatile uint32_t LEDC_DATE_REG;
extern volatile uint32_t RMT_SYS_CONF_REG;
extern volatile uint32_t RMT_REF_CNT_RST_REG;
extern volatile uint32_t RMT_INT_RAW_REG;
extern volatile uint32_t RMT_INT_ST_REG;
extern volatile uint32_t RMT_INT_ENA_REG;
extern volatile uint32_t RMT_INT_CLR_REG;
extern volatile uint32_t RMT_TX_SIM_REG;
extern volatile uint32_t RMT_DATE_REG;
extern volatile uint32_t APB_SARADC_CTRL_REG;
extern volatile uint32_t APB_SARADC_CTRL2_REG;
extern volatile uint32_t APB_SARADC_FILTER_CTRL1_REG;
extern volatile uint32_t APB_SARADC_SAR_PATT_TAB1_REG;
extern volatile uint32_t APB_SARADC_SAR_PATT_TAB2_REG;
extern volatile uint32_t APB_SARADC_ONETIME_SAMPLE_REG;
extern volatile uint32_t APB_SARADC_APB_ADC_ARB_CTRL_REG;
extern volatile uint32_t APB_SARADC_FILTER_CTRL0_REG;
extern volatile uint32_t APB_SARADC_1_DATA_STATUS_REG;
extern volatile uint32_t APB_SARADC_2_DATA_STATUS_REG;
extern volatile uint32_t APB_SARADC_THRES0_CTRL_REG;
extern volatile uint32_t APB_SARADC_THRES1_CTRL_REG;
extern volatile uint32_t APB_SARADC_THRES_CTRL_REG;
extern volatile uint32_t APB_SARADC_INT_ENA_REG;
extern volatile uint32_t APB_SARADC_INT_RAW_REG;
extern volatile uint32_t APB_SARADC_INT_ST_REG;
extern volatile uint32_t APB_SARADC_INT_CLR_REG;
extern volatile uint32_t APB_SARADC_DMA_CONF_REG;
extern volatile uint32_t APB_SARADC_APB_ADC_CLKM_CONF_REG;
extern volatile uint32_t APB_SARADC_APB_TSENS_CTRL_REG;
extern volatile uint32_t APB_SARADC_APB_TSENS_CTRL2_REG;
extern volatile uint32_t APB_SARADC_CALI_REG;
extern volatile uint32_t APB_SARADC_APB_CTRL_DATE_REG;



extern volatile uint32_t O;
extern volatile uint32_t SO;
extern volatile uint32_t CO;
extern volatile uint32_t TRIS;
extern volatile uint32_t OTRIS;
extern volatile uint32_t CTRIS;
extern volatile uint32_t STRAP;
extern volatile uint32_t I;
extern volatile uint32_t S;
extern volatile uint32_t SS;
extern volatile uint32_t CS;
extern volatile uint32_t PIN_REG[22];  // GPIO_PINn_REG, page 177
extern volatile uint32_t FUNCIN[128];
extern volatile uint32_t FUNCOUT[22];
extern volatile uint32_t IO_MUX_GPIO[22];
extern volatile uint32_t GPIO_INTERRUPT_PRO_MAP;
extern volatile uint32_t APB_ADC_INT_MAP;
extern volatile uint32_t CPU_INT_ENABLE_REG;
extern volatile uint32_t CPU_INT_TYPE_REG;
extern volatile uint32_t CPU_INT_PRI[32];
extern volatile uint32_t CPU_INT_CLEAR_REG;
extern volatile uint32_t INTR_STATUS_0_REG;
extern volatile uint32_t INTR_STATUS_1_REG;
extern volatile uint32_t CPU_INT_EIP_STATUS_REG;
extern volatile uint32_t GPIO_STATUS_W1TC;
extern volatile uint32_t APB_CTRL_FLASH_ACE_ADDR_REG[4];
extern volatile uint32_t APB_CTRL_FLASH_ACE_SIZE_REG[4];
extern volatile uint32_t APB_CTRL_FLASH_ACE_ATTR[4];
extern volatile uint32_t EXTMEM_DBUS_PMS_TBL_BOUNDARY_REG[3]; // x 0x1000
extern volatile uint32_t EXTMEM_IBUS_PMS_TBL_BOUNDARY_REG[3];
extern volatile uint32_t EXTMEM_IBUS_PMS_TBL_ATTR_REG;
extern volatile uint32_t EXTMEM_DBUS_PMS_TBL_ATTR_REG;
extern volatile uint32_t EXTMEM_DBUS_PMS_TBL_LOCK_REG;
extern volatile uint32_t EXTMEM_IBUS_PMS_TBL_LOCK_REG;
extern volatile uint32_t PMS_INTERNAL_SRAM_USAGE_CPU_CACHE;
extern volatile uint32_t MMU[128];

extern volatile uint32_t SYSTEM_PERIP_CLK_EN0_REG;
extern volatile uint32_t SYSTEM_PERIP_CLK_EN1_REG;
extern volatile uint32_t SYSTEM_PERIP_RST_EN1_REG;
extern volatile uint32_t GDMA_OUT_CONF0_CH0;
extern volatile uint32_t GDMA_IN_CONF0_CH0;
extern volatile uint32_t GDMA_OUT_LINK_CH0;
extern volatile uint32_t GDMA_IN_LINK_CH0;

extern volatile uint32_t APB_SARADC_ONETIME_SAMPLE_REG;
extern volatile uint32_t APB_SARADC_ADC1_DATA;
extern volatile uint32_t APB_SARADC_CTRL2_REG;
extern volatile uint32_t APB_SARADC_INT_RAW_REG;
extern volatile uint32_t APB_SARADC_INT_CLR_REG;

extern volatile uint32_t SYSTIMER_UNIT0_OP_REG;
extern volatile uint32_t SYSTIMER_UNIT0_VALUE[2];

extern volatile uint32_t RTC_CNTL_DIG_ISO_REG;
extern volatile uint32_t RTC_CNTL_WDTCONFIG0_REG;
extern volatile uint32_t RTC_CNTL_WDT_FEED;
extern volatile uint32_t RTC_CNTL_WDTWPROTECT_REG;
extern volatile uint32_t RTC_CNTL_SWD_CONF_REG;
extern volatile uint32_t RTC_CNTL_SWD_WPROTECT_REG;
extern volatile uint32_t RTC_CNTL_SW_CPU_STALL_REG;

extern volatile uint32_t TIMG0_WDTCONFIG0_REG;
extern volatile uint32_t TIMG0_REGCLK_REG;
extern volatile uint32_t TIMG0_WDTCONFIG0_REG;
extern volatile uint32_t TIMG0_REGCLK_REG;
extern volatile uint32_t UART_INT_ST_REG;
extern volatile uint32_t UART_INT_CLR_REG;
extern volatile uint32_t UART_INT_RAW_REG;
extern volatile uint32_t APB_SARADC_INT_ENA_REG;

extern uint32_t _bss_end_ets;

uint32_t get_mstatus();
uintptr_t get_sp();
uint64_t get_ticks();
void delay_us(uint32_t us);
void delay_ms(uint32_t us);

static inline void disable_wdt(void) {
  RTC_CNTL_WDTWPROTECT_REG = 0x50d83aa1;
  RTC_CNTL_DIG_ISO_REG = 0;
  RTC_CNTL_WDTCONFIG0_REG = 0;
  RTC_CNTL_WDTWPROTECT_REG = 0;
}

static inline void feed_wdt(void) {
  RTC_CNTL_WDTWPROTECT_REG = 0x50d83aa1;
  RTC_CNTL_WDT_FEED = 0x80000000;
  RTC_CNTL_WDTWPROTECT_REG = 0;
}
