/*
 * PROJECT:         ReactOS HAL
 * LICENSE:         BSD - See COPYING.ARM in the top level directory
 * FILE:            hal/halarm64/acpi/halacpi.c
 * PURPOSE:         HAL ACPI Code
 * PROGRAMMERS:     ReactOS Portable Systems Group
 */

/* INCLUDES *******************************************************************/

#include <hal.h>
#include <halacpi.h>
#if defined(_M_ARM64) || defined(__aarch64__)
#include <halacpi_arm64.h>
#endif
#include <halpcie.h>
#include <ntifs.h>
#include <ndk/extypes.h>
#include <ndk/kefuncs.h>
#include <reactos/hal/acpi_cstate.h>
#include <stdarg.h>
#include <ntstrsafe.h>
/* NDEBUG temporarily disabled for ARM64 ACPI debugging */
//#define NDEBUG
#include <debug.h>
extern VOID NTAPI IopReserveIrqVectors(_In_reads_(Count) PULONG Vectors, _In_ ULONG Count);
/* Legacy PCI config uses the global lock from the legacy PCI bus support */
extern KSPIN_LOCK HalpPCIConfigLock;

extern VOID HalpPciLogEcamCoverage(VOID);
extern BOOLEAN NTAPI HalpIsApicInterruptController(VOID);

NTSYSAPI NTSTATUS NTAPI NtShutdownSystem(_In_ SHUTDOWN_ACTION Action);

#if defined(_M_ARM64) || defined(__aarch64__)
#define HALP_ARM64 1
#define HALP_ARM64_KSEG0_BASE 0xFFFF800000000000ULL
#define HALP_ARM64_PHYS_MAP_BASE 0xFFFFFC0000000000ULL
#define HALP_ARM64_PHYS_ADDR_MASK 0x0000FFFFFFFFFFFFULL
#endif

#ifndef _ARC_
PCONFIGURATION_COMPONENT_DATA
NTAPI
KeFindConfigurationNextEntry(
    _In_ PCONFIGURATION_COMPONENT_DATA Child,
    _In_ CONFIGURATION_CLASS Class,
    _In_ CONFIGURATION_TYPE Type,
    _In_opt_ PULONG ComponentKey,
    _In_ PCONFIGURATION_COMPONENT_DATA *NextLink
    );
#endif

int __cdecl _vsnprintf(char *Buffer, size_t Count, const char *Format, va_list Args);
int __cdecl _snprintf(char *Buffer, size_t Count, const char *Format, ...);

#ifndef ACPI_PM1_STATUS_BUS_MASTER
#define ACPI_PM1_STATUS_BUS_MASTER     0x0010
#endif
#ifndef ACPI_FADT_WBINVD
#define ACPI_FADT_WBINVD               0x00000001
#endif
#ifndef ACPI_FADT_WBINVD_FLUSH
#define ACPI_FADT_WBINVD_FLUSH         0x00000002
#endif

/* GLOBALS ********************************************************************/

LIST_ENTRY HalpAcpiTableCacheList;
FAST_MUTEX HalpAcpiTableCacheLock;
/*
 * Explicit initialization flag for ARM64.
 * BSS may not be zeroed on ARM64 early boot, so we use a sentinel value
 * in .data section (non-zero initializer places it in .data, not .bss).
 * Value changes from 0xDEADBEEF to 0x12345678 after initialization.
 */
static volatile ULONG HalpAcpiTableCacheInitFlag = 0xDEADBEEFu;

BOOLEAN HalpProcessedACPIPhase0;
BOOLEAN HalpPhysicalMemoryMayAppearAbove4GB;

FADT HalpFixedAcpiDescTable;
/* Global GSI number for the ACPI SCI (computed from FADT + MADT overrides) */
ULONG HalpSciGsi = 0xFFFFFFFFu;
PDEBUG_PORT_TABLE HalpDebugPortTable;
PACPI_SRAT HalpAcpiSrat;
PBOOT_TABLE HalpSimpleBootFlagTable;

PHYSICAL_ADDRESS HalpMaxHotPlugMemoryAddress;
PHYSICAL_ADDRESS HalpLowStubPhysicalAddress;
#if !defined(HALP_ARM64)
PHARDWARE_PTE HalpPteForFlush;
#endif
PVOID HalpVirtAddrForFlush;
PVOID HalpLowStub;

PACPI_BIOS_MULTI_NODE HalpAcpiMultiNode;
PHYSICAL_ADDRESS HalpAcpiRsdpAddress;

LIST_ENTRY HalpAcpiTableMatchList;

ULONG HalpInvalidAcpiTable;

PHYSICAL_ADDRESS HalpAcpiRootTablePhysicalAddress;

PHALP_ACPI_MCFG HalpAcpiMcfgTable;
PHALP_ACPI_MCFG_ALLOCATION HalpAcpiMcfgAllocations;
ULONG HalpAcpiMcfgAllocationCount;
#define HALP_ACPI_MAX_MCFG_ALLOCATIONS 32
static HALP_ACPI_MCFG_ALLOCATION HalpAcpiMcfgAllocationStorage[HALP_ACPI_MAX_MCFG_ALLOCATIONS];
PUCHAR HalpAcpiMcfgSegDisabled;
ULONG HalpAcpiMcfgSegDisabledCount;
volatile LONG HalpAcpiEcamCoverageFlags;
/* ECAM is enabled by default; may be disabled via registry (DisableEcam) */
BOOLEAN HalpAcpiEcamDisabled = FALSE;
/* Per-segment legacy override when firmware ECAM decode is broken */
USHORT HalpAcpiEcamForceLegacySegment = 0xFFFF;
BOOLEAN HalpAcpiEcamForceLegacyLogged = FALSE;

static PVOID *HalpAcpiMcfgEcamMappings;
static ULONG HalpAcpiMcfgEcamMappingCount;

static PVOID
HalpAcpiEnsureEcamMapping(
    _In_ ULONG AllocationIndex,
    _In_ const HALP_ACPI_MCFG_ALLOCATION *Allocation);

static
LONG
HalpAcpiRecordEcamEvent(
    _In_ ULONG Flag,
    _In_opt_z_ PCSTR Message)
{
    LONG PreviousFlags;

    PreviousFlags = InterlockedOr(&HalpAcpiEcamCoverageFlags, Flag);
    if (Message && !(PreviousFlags & Flag))
    {
        DPRINT1("%s\n", Message);
    }

    return PreviousFlags;
}

static
BOOLEAN
HalpPciVendorIdLooksSane(
    _In_ ULONG VendorDword,
    _In_ USHORT VendorWord)
{
    USHORT Candidate;

    Candidate = (USHORT)(VendorDword & 0xFFFF);
    if ((VendorWord != 0) && (VendorWord != PCI_INVALID_VENDORID))
    {
        Candidate = VendorWord;
    }

    if ((Candidate == 0) || (Candidate == PCI_INVALID_VENDORID))
    {
        return FALSE;
    }

    if ((Candidate & 0xFF00) == 0xFF00)
    {
        return FALSE;
    }

    return TRUE;
}

#define HALP_ACPI_ECAM_STATE_UNKNOWN   0
#define HALP_ACPI_ECAM_STATE_WORKING   1
#define HALP_ACPI_ECAM_STATE_DISABLED  2

static __inline ULONG
HalpPciReadConfigDwordLegacy(
    _In_ UCHAR BusNumber,
    _In_ UCHAR DeviceNumber,
    _In_ UCHAR FunctionNumber,
    _In_ UCHAR RegisterOffset)
{
#if defined(HALP_ARM64)
    UNREFERENCED_PARAMETER(BusNumber);
    UNREFERENCED_PARAMETER(DeviceNumber);
    UNREFERENCED_PARAMETER(FunctionNumber);
    UNREFERENCED_PARAMETER(RegisterOffset);
    return 0xFFFFFFFF;
#else
    ULONG Address;
    ULONG Value;
    UCHAR ConfigControl;
    KIRQL OldIrql;

    KeAcquireSpinLock(&HalpPCIConfigLock, &OldIrql);
    ConfigControl = READ_PORT_UCHAR((PUCHAR)(ULONG_PTR)0xCFB);
    if (!(ConfigControl & 0x01))
    {
        WRITE_PORT_UCHAR((PUCHAR)(ULONG_PTR)0xCFB, ConfigControl | 0x01);
    }

    Address = 0x80000000;
    Address |= ((ULONG)BusNumber << 16);
    Address |= ((ULONG)DeviceNumber << 11);
    Address |= ((ULONG)FunctionNumber << 8);
    Address |= (RegisterOffset & 0xFC);

    WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, Address);
    Value = READ_PORT_ULONG((PULONG)(ULONG_PTR)0xCFC);
    WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, 0);

    KeReleaseSpinLock(&HalpPCIConfigLock, OldIrql);
    return Value;
#endif
}

static __inline ULONGLONG
HalpAcpiEcamOffsetInAllocation(
    _In_ const HALP_ACPI_MCFG_ALLOCATION *Allocation,
    _In_ UCHAR BusNumber,
    _In_ UCHAR DeviceNumber,
    _In_ UCHAR FunctionNumber,
    _In_ ULONG RegisterOffset)
{
    ULONGLONG Offset;

    Offset = ((ULONGLONG)(BusNumber - Allocation->StartBusNumber) << 20);
    Offset += ((ULONGLONG)DeviceNumber << 15);
    Offset += ((ULONGLONG)FunctionNumber << 12);
    Offset += RegisterOffset;

    return Offset;
}

static ULONG
HalpAcpiReadEcamUlong(
    _In_ ULONG AllocationIndex,
    _In_ const HALP_ACPI_MCFG_ALLOCATION *Allocation,
    _In_ UCHAR BusNumber,
    _In_ UCHAR DeviceNumber,
    _In_ UCHAR FunctionNumber,
    _In_ ULONG RegisterOffset)
{
    ULONGLONG Offset;
    PVOID MappingBase;
    PHYSICAL_ADDRESS Physical;
    PHYSICAL_ADDRESS PageBase;
    ULONG PageOffset;
    PVOID Mapping;
    ULONG Value;

    Offset = HalpAcpiEcamOffsetInAllocation(Allocation,
                                           BusNumber,
                                           DeviceNumber,
                                           FunctionNumber,
                                           RegisterOffset);

    MappingBase = NULL;
    if (HalpAcpiMcfgEcamMappings && AllocationIndex < HalpAcpiMcfgEcamMappingCount)
    {
        MappingBase = HalpAcpiMcfgEcamMappings[AllocationIndex];
        if (!MappingBase)
            MappingBase = HalpAcpiEnsureEcamMapping(AllocationIndex, Allocation);
    }

    if (MappingBase)
    {
        return READ_REGISTER_ULONG((PULONG)((PUCHAR)MappingBase + Offset));
    }

    Physical.QuadPart = Allocation->BaseAddress + Offset;
    PageBase.QuadPart = Physical.QuadPart & ~((ULONGLONG)PAGE_SIZE - 1);
    PageOffset = (ULONG)(Physical.QuadPart - PageBase.QuadPart);

    Mapping = MmMapIoSpace(PageBase, PAGE_SIZE, MmNonCached);
    if (!Mapping)
    {
        return 0xFFFFFFFF;
    }

    Value = READ_REGISTER_ULONG((PULONG)((PUCHAR)Mapping + PageOffset));
    MmUnmapIoSpace(Mapping, PAGE_SIZE);

    return Value;
}

static
VOID
HalpAcpiReadEcamBytes(
    _In_ ULONG AllocationIndex,
    _In_ const HALP_ACPI_MCFG_ALLOCATION *Allocation,
    _In_ ULONG BusNumber,
    _In_ PCI_SLOT_NUMBER Slot,
    _In_ ULONG Offset,
    _Out_writes_bytes_(Length) PVOID Buffer,
    _In_ ULONG Length)
{
    PVOID allocationMapping;
    PVOID tempMapping;
    PUCHAR deviceBase;
    ULONGLONG deviceOffset;
    PHYSICAL_ADDRESS phys;
    ULONG currentOffset;
    ULONG remaining;
    PUCHAR out;

    allocationMapping = NULL;
    tempMapping = NULL;

    if (HalpAcpiMcfgEcamMappings && AllocationIndex < HalpAcpiMcfgEcamMappingCount)
    {
        allocationMapping = HalpAcpiMcfgEcamMappings[AllocationIndex];
        if (!allocationMapping)
            allocationMapping = HalpAcpiEnsureEcamMapping(AllocationIndex, Allocation);
    }

    deviceOffset = HalpAcpiEcamOffsetInAllocation(Allocation,
                                                  (UCHAR)BusNumber,
                                                  Slot.u.bits.DeviceNumber,
                                                  Slot.u.bits.FunctionNumber,
                                                  0);

    if (allocationMapping)
    {
        deviceBase = (PUCHAR)allocationMapping + deviceOffset;
    }
    else
    {
        ULONGLONG physAddr;

        physAddr = Allocation->BaseAddress + deviceOffset;
        phys.QuadPart = physAddr & ~((ULONGLONG)PAGE_SIZE - 1);

        tempMapping = MmMapIoSpace(phys, PAGE_SIZE, MmNonCached);
        if (!tempMapping)
        {
            RtlFillMemory(Buffer, Length, 0xFF);
            return;
        }

        deviceBase = (PUCHAR)tempMapping + (ULONG)(physAddr - phys.QuadPart);
    }

    currentOffset = Offset;
    remaining = Length;
    out = Buffer;

    while (remaining)
    {
        ULONG alignedOffset;
        ULONG byteInDword;
        ULONG toCopy;
        ULONG dword;
        volatile ULONG *reg;

        alignedOffset = currentOffset & ~3u;
        byteInDword = currentOffset & 3u;
        toCopy = 4 - byteInDword;
        if (toCopy > remaining)
        {
            toCopy = remaining;
        }

        reg = (volatile ULONG *)(deviceBase + alignedOffset);
        dword = READ_REGISTER_ULONG((PULONG)reg);

        RtlCopyMemory(out, ((PUCHAR)&dword) + byteInDword, toCopy);

        currentOffset += toCopy;
        out += toCopy;
        remaining -= toCopy;
    }

    if (tempMapping)
    {
        MmUnmapIoSpace(tempMapping, PAGE_SIZE);
    }
}

static
VOID
HalpAcpiWriteEcamBytes(
    _In_ ULONG AllocationIndex,
    _In_ const HALP_ACPI_MCFG_ALLOCATION *Allocation,
    _In_ ULONG BusNumber,
    _In_ PCI_SLOT_NUMBER Slot,
    _In_reads_bytes_(Length) PVOID Buffer,
    _In_ ULONG Offset,
    _In_ ULONG Length)
{
    PVOID allocationMapping;
    PVOID tempMapping;
    PUCHAR deviceBase;
    ULONGLONG deviceOffset;
    PHYSICAL_ADDRESS phys;
    ULONG currentOffset;
    ULONG remaining;
    PUCHAR in;

    allocationMapping = NULL;
    tempMapping = NULL;

    if (HalpAcpiMcfgEcamMappings && AllocationIndex < HalpAcpiMcfgEcamMappingCount)
    {
        allocationMapping = HalpAcpiMcfgEcamMappings[AllocationIndex];
        if (!allocationMapping)
            allocationMapping = HalpAcpiEnsureEcamMapping(AllocationIndex, Allocation);
    }

    deviceOffset = HalpAcpiEcamOffsetInAllocation(Allocation,
                                                  (UCHAR)BusNumber,
                                                  Slot.u.bits.DeviceNumber,
                                                  Slot.u.bits.FunctionNumber,
                                                  0);

    if (allocationMapping)
    {
        deviceBase = (PUCHAR)allocationMapping + deviceOffset;
    }
    else
    {
        ULONGLONG physAddr;

        physAddr = Allocation->BaseAddress + deviceOffset;
        phys.QuadPart = physAddr & ~((ULONGLONG)PAGE_SIZE - 1);

        tempMapping = MmMapIoSpace(phys, PAGE_SIZE, MmNonCached);
        if (!tempMapping)
        {
            return;
        }

        deviceBase = (PUCHAR)tempMapping + (ULONG)(physAddr - phys.QuadPart);
    }

    currentOffset = Offset;
    remaining = Length;
    in = Buffer;

    while (remaining)
    {
        ULONG alignedOffset;
        ULONG byteInDword;
        ULONG toWrite;
        volatile ULONG *reg;
        ULONG dword;

        alignedOffset = currentOffset & ~3u;
        byteInDword = currentOffset & 3u;
        toWrite = 4 - byteInDword;
        if (toWrite > remaining)
        {
            toWrite = remaining;
        }

        reg = (volatile ULONG *)(deviceBase + alignedOffset);

        if ((toWrite == 4) && (byteInDword == 0))
        {
            RtlCopyMemory(&dword, in, sizeof(ULONG));
            WRITE_REGISTER_ULONG((PULONG)reg, dword);
        }
        else
        {
            dword = READ_REGISTER_ULONG((PULONG)reg);
            RtlCopyMemory(((PUCHAR)&dword) + byteInDword, in, toWrite);
            WRITE_REGISTER_ULONG((PULONG)reg, dword);
        }

        currentOffset += toWrite;
        in += toWrite;
        remaining -= toWrite;
    }

    if (tempMapping)
    {
        MmUnmapIoSpace(tempMapping, PAGE_SIZE);
    }
}

static PVOID
HalpAcpiEnsureEcamMapping(
    _In_ ULONG AllocationIndex,
    _In_ const HALP_ACPI_MCFG_ALLOCATION *Allocation)
{
    PVOID Existing;
    PVOID NewMapping;
    PHYSICAL_ADDRESS Base;
    ULONGLONG BusCount;
    ULONGLONG WindowLength;
    SIZE_T Length;

    if (!HalpAcpiMcfgEcamMappings || AllocationIndex >= HalpAcpiMcfgEcamMappingCount)
    {
        return NULL;
    }

    Existing = HalpAcpiMcfgEcamMappings[AllocationIndex];
    if (Existing)
    {
        return Existing;
    }

    BusCount = (ULONGLONG)(Allocation->EndBusNumber - Allocation->StartBusNumber + 1);
    WindowLength = BusCount << 20;
    if (!BusCount || !WindowLength)
    {
        return NULL;
    }

    if (WindowLength > (ULONGLONG)(SIZE_T)-1)
    {
        return NULL;
    }

    Length = (SIZE_T)WindowLength;
    if ((sizeof(PVOID) == sizeof(ULONG)) && (Length > 0x4000000))
    {
        DPRINT1("HAL: ECAM window %#llx too large (%zu bytes) on 32-bit; falling back to legacy\n",
                Allocation->BaseAddress,
                Length);
        return NULL;
    }

    Base.QuadPart = Allocation->BaseAddress;

    NewMapping = MmMapIoSpace(Base, Length, MmNonCached);
    if (!NewMapping)
    {
        return NULL;
    }

    if (InterlockedCompareExchangePointer((PVOID *)&HalpAcpiMcfgEcamMappings[AllocationIndex],
                                          NewMapping,
                                          NULL) != NULL)
    {
        MmUnmapIoSpace(NewMapping, Length);
        return HalpAcpiMcfgEcamMappings[AllocationIndex];
    }

    return NewMapping;
}

static BOOLEAN
HalpAcpiValidateEcamAllocation(
    _In_ ULONG AllocationIndex,
    _In_ const HALP_ACPI_MCFG_ALLOCATION *Allocation)
{
    UCHAR BusNumber = Allocation->StartBusNumber;
    BOOLEAN FoundLegacy;
    ULONG LegacyId;
    ULONG EcamId;
    UCHAR Dev;
    ULONG Matches = 0;
    ULONG Mismatches = 0;
    const UCHAR MaxProbeBuses = 4;
    const UCHAR MaxProbeDevices = 4;

    if (Allocation->PciSegment != 0)
    {
        for (Dev = 0; Dev < PCI_MAX_DEVICES; Dev++)
        {
            EcamId = HalpAcpiReadEcamUlong(AllocationIndex, Allocation, BusNumber, Dev, 0, 0);
            if (EcamId == 0xFFFFFFFF)
            {
                continue;
            }

            if (HalpPciVendorIdLooksSane(EcamId, 0))
            {
                return TRUE;
            }

            return FALSE;
        }

        HalpAcpiRecordEcamEvent(HALP_ACPI_ECAM_COVERAGE_VENDOR_ALL_ONES,
                                "HAL: ECAM segment had only 0xFFFFFFFF; disabling ECAM for segment");
        return FALSE;
    }

    FoundLegacy = FALSE;

    for (BusNumber = Allocation->StartBusNumber;
         BusNumber <= Allocation->EndBusNumber && (BusNumber - Allocation->StartBusNumber) < MaxProbeBuses;
         ++BusNumber)
    {
        for (Dev = 0; Dev < PCI_MAX_DEVICES && Dev < MaxProbeDevices; Dev++)
        {
            LegacyId = HalpPciReadConfigDwordLegacy(BusNumber, Dev, 0, 0);
            if (!HalpPciVendorIdLooksSane(LegacyId, 0))
            {
                continue;
            }

            FoundLegacy = TRUE;
            EcamId = HalpAcpiReadEcamUlong(AllocationIndex, Allocation, BusNumber, Dev, 0, 0);
            if (EcamId == LegacyId)
            {
                ++Matches;
                continue;
            }

            if (EcamId != 0xFFFFFFFF)
            {
                ++Mismatches;
                if (Mismatches >= 2)
                {
                    DPRINT1("HAL: ECAM disable seg %u bus %u dev %u legacy %08lx ecam %08lx\n",
                            Allocation->PciSegment,
                            BusNumber,
                            Dev,
                            LegacyId,
                            EcamId);
                    return FALSE;
                }
            }
        }
    }

    if (Matches)
        return TRUE;

    if (FoundLegacy && Mismatches)
        return FALSE;

    return TRUE;
}

static const CHAR HalpAcpiVBoxOemId[6] = {'V','B','O','X',' ',' '};
static const CHAR HalpAcpiVBoxMcfgId[8] = {'V','B','O','X','M','C','F','G'};

static __attribute__((unused))
BOOLEAN
HalpAcpiIsVirtualBoxMcfg(
    _In_ PHALP_ACPI_MCFG Mcfg,
    _In_ ULONG EntryCount)
{
    const HALP_ACPI_MCFG_ALLOCATION *Allocation;

    if (!Mcfg)
    {
        return FALSE;
    }

    if (RtlCompareMemory(Mcfg->Header.OEMID,
                         HalpAcpiVBoxOemId,
                         sizeof(HalpAcpiVBoxOemId)) != sizeof(HalpAcpiVBoxOemId))
    {
        return FALSE;
    }

    if (RtlCompareMemory(Mcfg->Header.OEMTableID,
                         HalpAcpiVBoxMcfgId,
                         sizeof(HalpAcpiVBoxMcfgId)) != sizeof(HalpAcpiVBoxMcfgId))
    {
        return FALSE;
    }

    if (EntryCount == 0)
    {
        return TRUE;
    }

    Allocation = (const HALP_ACPI_MCFG_ALLOCATION *)((const PUCHAR)Mcfg + sizeof(*Mcfg));

    if ((Allocation->BaseAddress == 0x00000000DC000000ULL) &&
        (Allocation->StartBusNumber == 0x00) &&
        (Allocation->EndBusNumber == 0x3F))
    {
        return TRUE;
    }

    return FALSE;
}

CODE_SEG("INIT")
static __attribute__((unused))
BOOLEAN
HalpAcpiForceVirtualBoxPciExpress(
    _In_ ULONGLONG BaseAddress,
    _In_ ULONGLONG Length,
    _Out_opt_ PULONG LegacyVendorValue,
    _Out_opt_ PULONG MmconfigVendorValue)
{
#if defined(HALP_ARM64)
    UNREFERENCED_PARAMETER(BaseAddress);
    UNREFERENCED_PARAMETER(Length);
    if (LegacyVendorValue)
        *LegacyVendorValue = 0xFFFFFFFF;
    if (MmconfigVendorValue)
        *MmconfigVendorValue = 0xFFFFFFFF;
    return FALSE;
#else
    ULONGLONG LengthBits;
    ULONGLONG Value;
    ULONG Address;
    ULONG LowValue;
    ULONG HighValue;
    ULONG OldLowValue;
    ULONG NewLowValue;
    ULONG OldHighValue;
    ULONG NewHighValue;
    ULONG AddressRegisterAfterLow;
    ULONG AddressRegisterAfterHigh;
    USHORT OldCommand;
    USHORT Command;
    USHORT NewCommand;
    BOOLEAN Success;

    if (Length >= (256ULL << 20))
    {
        LengthBits = 0ULL << 1; /* 256 MB window */
        Length = 256ULL << 20;
    }
    else if (Length >= (128ULL << 20))
    {
        LengthBits = 0x1ULL << 1; /* 128 MB window */
        Length = 128ULL << 20;
    }
    else
    {
        LengthBits = 0x2ULL << 1; /* 64 MB window */
        Length = 64ULL << 20;
    }

    BaseAddress &= ~(Length - 1);

    Value = BaseAddress | LengthBits | 0x1ULL;
    LowValue = (ULONG)Value;
    HighValue = (ULONG)(Value >> 32);

    Address = 0x80000000;
    Address |= (0 << 16); /* Bus 0 */
    Address |= (0 << 11); /* Device 0 */
    Address |= (0 << 8);  /* Function 0 */
    Address |= 0x60;      /* PCIEXBAR low dword */

    WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, Address);
    OldLowValue = READ_PORT_ULONG((PULONG)(ULONG_PTR)0xCFC);
    if (OldLowValue != LowValue)
    {
        WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, Address);
        WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCFC, LowValue);
    }
    WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, Address);
    NewLowValue = READ_PORT_ULONG((PULONG)(ULONG_PTR)0xCFC);
    AddressRegisterAfterLow = READ_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8);

    WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, Address + 4);
    OldHighValue = READ_PORT_ULONG((PULONG)(ULONG_PTR)0xCFC);
    if (OldHighValue != HighValue)
    {
        WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, Address + 4);
        WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCFC, HighValue);
    }
    WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, Address + 4);
    NewHighValue = READ_PORT_ULONG((PULONG)(ULONG_PTR)0xCFC);
    AddressRegisterAfterHigh = READ_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8);

    WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, 0);

    Success = (NewLowValue != 0xFFFFFFFF) && (NewHighValue != 0xFFFFFFFF);

    {
        ULONG LegacyVendor;
        ULONG LegacyAddress;
        volatile ULONG *EcamPtr;
        ULONG MmconfigVendor;
        PHYSICAL_ADDRESS MmconfigAddress;

        LegacyAddress = 0x80000000;
        LegacyAddress |= (0 << 16); /* Bus 0 */
        LegacyAddress |= (0 << 11); /* Device 0 */
        LegacyAddress |= (0 << 8);  /* Function 0 */
        LegacyAddress |= 0;         /* Vendor/Device */

        WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, LegacyAddress);
        LegacyVendor = READ_PORT_ULONG((PULONG)(ULONG_PTR)0xCFC);
        WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, 0);

        MmconfigVendor = 0xFFFFFFFF;
        MmconfigAddress.QuadPart = BaseAddress;
        EcamPtr = (volatile ULONG *)HalpMapPhysicalMemory64(MmconfigAddress, 1);
        if (EcamPtr)
        {
            MmconfigVendor = READ_REGISTER_ULONG((PULONG)(ULONG_PTR)EcamPtr);
            HalpUnmapVirtualAddress((PVOID)EcamPtr, 1);
        }

        if (LegacyVendorValue)
        {
            *LegacyVendorValue = LegacyVendor;
        }

        if (MmconfigVendorValue)
        {
            *MmconfigVendorValue = MmconfigVendor;
        }
    }

    Address = 0x80000000;
    Address |= (0 << 16);
    Address |= (0 << 11);
    Address |= (0 << 8);
    Address |= FIELD_OFFSET(PCI_COMMON_HEADER, Command);

    WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, Address);
    OldCommand = READ_PORT_USHORT((PUSHORT)(ULONG_PTR)0xCFC);
    Command = OldCommand | PCI_ENABLE_IO_SPACE | PCI_ENABLE_MEMORY_SPACE | PCI_ENABLE_BUS_MASTER;
    if (Command != OldCommand)
    {
        WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, Address);
        WRITE_PORT_USHORT((PUSHORT)(ULONG_PTR)0xCFC, Command);
    }

    WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, Address);
    NewCommand = READ_PORT_USHORT((PUSHORT)(ULONG_PTR)0xCFC);

    WRITE_PORT_ULONG((PULONG)(ULONG_PTR)0xCF8, 0);

    DPRINT1("HAL: Forced VirtualBox PCIEXBAR to base %I64x length %I64x (low 0x%08lx->0x%08lx, high 0x%08lx->0x%08lx, cmd 0x%04x->0x%04x->0x%04x, addr=0x%08lx/0x%08lx)\n",
            BaseAddress,
            Length,
            OldLowValue,
            NewLowValue,
            OldHighValue,
            NewHighValue,
            OldCommand,
            Command,
            NewCommand,
            AddressRegisterAfterLow,
            AddressRegisterAfterHigh);

    return Success;
#endif
}

#define HALP_ACPI_OVERRIDE_ALIGNMENT   8
#define ACPI_PM1_STATUS_BUS_MASTER     0x0010
#define ACPI_PM1_STATUS_POWER_BUTTON   0x0100
#ifndef ACPI_FADT_POWER_BUTTON
#define ACPI_FADT_POWER_BUTTON         (1 << 4)
#endif
#ifndef ACPI_FADT_WBINVD
#define ACPI_FADT_WBINVD               (1 << 0)
#endif
#ifndef ACPI_FADT_WBINVD_FLUSH
#define ACPI_FADT_WBINVD_FLUSH         (1 << 1)
#endif

ULONG HalpPicVectorRedirect[] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15};

PHYSICAL_ADDRESS HalpFacsPhysicalAddress;
GEN_ADDR HalpPmTimerBlock;
BOOLEAN HalpPmTimerBlockValid;
BOOLEAN HalpPmTimerInitialized;
BOOLEAN HalpPmTimerMemoryMapped;
volatile ULONG *HalpPmTimerRegister;
PVOID HalpPmTimerMappingBase;
PFN_COUNT HalpPmTimerMappingPages;
ULONG HalpPmTimerPort;
ULONG HalpPmTimerMask;
ULONG HalpPmTimerBitShift;
ULONG HalpAcpiPmTimerFrequency = 3579545UL;
ULONG HalpAppliedAcpiOverrides;
GEN_ADDR HalpPm1EventBlocks[2];
GEN_ADDR HalpPm1ControlBlocks[2];
GEN_ADDR HalpPm2ControlBlock;
GEN_ADDR HalpGeneralPurposeBlocks[2];
BOOLEAN HalpPm1EventBlockValid[2];
BOOLEAN HalpPm1ControlBlockValid[2];
BOOLEAN HalpPm2ControlBlockValid;
BOOLEAN HalpGeneralPurposeBlockValid[2];
BOOLEAN HalpAcpiOverrideAttempted;
BOOLEAN HalpPowerButtonShutdownInitiated;

static
VOID
HalpAcpiInstallOverrideTable(
    _In_ PLOADER_PARAMETER_BLOCK LoaderBlock,
    _In_ PDESCRIPTION_HEADER TableHeader);

static
VOID
HalpAppendFormatA(
    _Inout_updates_z_(BufferSize) PCHAR Buffer,
    _In_ SIZE_T BufferSize,
    _In_z_ PCSTR Format,
    ...);

static
VOID
HalpAcpiApplyLoaderOverrides(
    _In_ PLOADER_PARAMETER_BLOCK LoaderBlock,
    _In_reads_bytes_(OverrideSize) PVOID OverrideBuffer,
    _In_ ULONG OverrideSize);

static
PFN_COUNT
HalpAcpiPagesForRange(
    _In_ PHYSICAL_ADDRESS BaseAddress,
    _In_ ULONG Length);

static
PHYSICAL_ADDRESS
HalpAcpiSelectFadtPointer(
    _In_ ULONG LegacyPointer,
    _In_ PHYSICAL_ADDRESS ExtendedPointer);

static
BOOLEAN
HalpAcpiGasValid(
    _In_ const GEN_ADDR *Address);

static
VOID
HalpAcpiInitializePmTimerBlock(
    _In_ PFADT Fadt);

static
BOOLEAN
HalpAcpiInitializeGenericBlock(
    _In_opt_ const GEN_ADDR *Extended,
    _In_ ULONG LegacyAddress,
    _In_ UCHAR Length,
    _In_ UCHAR DefaultBitWidth,
    _Out_ GEN_ADDR *TargetGas);

static
VOID
HalpAcpiInitializePmIoBlocks(
    _In_ PFADT Fadt);

BOOLEAN
HalpAcpiReadRegister(
    _In_ const GEN_ADDR *Gas,
    _Out_ ULONG *Value);

BOOLEAN
HalpAcpiWriteRegister(
    _In_ const GEN_ADDR *Gas,
    _In_ ULONG Value);

static
BOOLEAN
HalpBuildLegacyCStateRegister(
    _In_ const GEN_ADDR *ControlBlock,
    _In_ UCHAR ByteOffset,
    _Out_ PHAL_ACPI_C_STATE_REGISTER Target);

static
ULONG
HalpAcpiGetRegisterByteWidth(
    _In_ const GEN_ADDR *Gas)
{
    ULONG Bytes;

    if (!Gas)
    {
        return sizeof(ULONG);
    }

    Bytes = (Gas->BitWidth + 7) >> 3;
    if (Bytes < sizeof(ULONG))
    {
        Bytes = sizeof(ULONG);
    }

    return Bytes;
}

/* This determines the HAL type */
BOOLEAN HalDisableFirmwareMapper = TRUE;
PWCHAR HalHardwareIdString = L"acpipic_up";
PWCHAR HalName = L"ACPI Compatible Eisa/Isa HAL";

/* PRIVATE FUNCTIONS **********************************************************/

PDESCRIPTION_HEADER
NTAPI
HalpAcpiGetCachedTable(IN ULONG Signature)
{
    PLIST_ENTRY ListHead, NextEntry;
    PACPI_CACHED_TABLE CachedTable;

    /* Loop cached tables */
    ListHead = &HalpAcpiTableCacheList;
    NextEntry = ListHead->Flink;
    while (NextEntry != ListHead)
    {
        /* Get the table */
        CachedTable = CONTAINING_RECORD(NextEntry, ACPI_CACHED_TABLE, Links);

        /* Compare signatures */
        if (CachedTable->Header.Signature == Signature) return &CachedTable->Header;

        /* Keep going */
        NextEntry = NextEntry->Flink;
    }

    /* Nothing found */
    return NULL;
}

VOID
NTAPI
HalpAcpiCacheTable(IN PDESCRIPTION_HEADER TableHeader)
{
    PACPI_CACHED_TABLE CachedTable;

    /* Get the cached table and link it */
    CachedTable = CONTAINING_RECORD(TableHeader, ACPI_CACHED_TABLE, Header);
    InsertTailList(&HalpAcpiTableCacheList, &CachedTable->Links);
}

PVOID
NTAPI
HalpAcpiCopyBiosTable(IN PLOADER_PARAMETER_BLOCK LoaderBlock,
                      IN PDESCRIPTION_HEADER TableHeader)
{
    ULONG Size;
    PFN_COUNT PageCount;
    PHYSICAL_ADDRESS PhysAddress;
    PACPI_CACHED_TABLE CachedTable;
    PDESCRIPTION_HEADER CopiedTable;

    /* Size we'll need for the cached table */
    Size = TableHeader->Length + FIELD_OFFSET(ACPI_CACHED_TABLE, Header);
    if (LoaderBlock)
    {
        /* Phase 0: Convert to pages and use the HAL heap */
        PageCount = BYTES_TO_PAGES(Size);
        PhysAddress.QuadPart = HalpAllocPhysicalMemory(LoaderBlock,
                                                       0x1000000,
                                                       PageCount,
                                                       FALSE);
        if (PhysAddress.QuadPart)
        {
            /* Map it */
            CachedTable = HalpMapPhysicalMemory64(PhysAddress, PageCount);
#if defined(HALP_ARM64)
            /*
             * Keep Phase 0 ACPI cache nodes in the stable private physical
             * alias. FFFF8000... is the public system range, not a direct map.
             */
            if ((CachedTable != NULL) &&
                ((ULONG_PTR)CachedTable < HALP_ARM64_KSEG0_BASE))
            {
                CachedTable = (PACPI_CACHED_TABLE)(ULONG_PTR)
                    (HALP_ARM64_PHYS_MAP_BASE |
                     (PhysAddress.QuadPart & HALP_ARM64_PHYS_ADDR_MASK));
            }
#endif
        }
        else
        {
            /* No memory, so nothing to map */
            CachedTable = NULL;
        }
    }
    else
    {
        /* Use Mm pool */
        CachedTable = ExAllocatePoolWithTag(NonPagedPool, Size, TAG_HAL);
    }

    /* Do we have the cached table? */
    if (CachedTable)
    {
        /* Copy the data */
        CopiedTable = &CachedTable->Header;
        RtlCopyMemory(CopiedTable, TableHeader, TableHeader->Length);
    }
    else
    {
        /* Nothing to return */
        CopiedTable = NULL;
    }

    /* Return the table */
    return CopiedTable;
}

static
VOID
HalpAcpiInstallOverrideTable(
    _In_ PLOADER_PARAMETER_BLOCK LoaderBlock,
    _In_ PDESCRIPTION_HEADER TableHeader)
{
    PACPI_CACHED_TABLE CachedTable;
    PDESCRIPTION_HEADER CachedHeader;

    CachedHeader = HalpAcpiCopyBiosTable(LoaderBlock, TableHeader);
    if (!CachedHeader)
    {
        DPRINT1("HAL: Failed to cache ACPI override for %c%c%c%c\n",
                TableHeader->Signature & 0xFF,
                (TableHeader->Signature >> 8) & 0xFF,
                (TableHeader->Signature >> 16) & 0xFF,
                (TableHeader->Signature >> 24) & 0xFF);
        return;
    }

    CachedTable = CONTAINING_RECORD(CachedHeader, ACPI_CACHED_TABLE, Header);

    /* Prepend so override supersedes firmware copy */
    InsertHeadList(&HalpAcpiTableCacheList, &CachedTable->Links);

    ++HalpAppliedAcpiOverrides;

    DPRINT1("HAL: ACPI override applied for %c%c%c%c (len %lu)\n",
            TableHeader->Signature & 0xFF,
            (TableHeader->Signature >> 8) & 0xFF,
            (TableHeader->Signature >> 16) & 0xFF,
            (TableHeader->Signature >> 24) & 0xFF,
            TableHeader->Length);
}

static
VOID
HalpAcpiApplyLoaderOverrides(
    _In_ PLOADER_PARAMETER_BLOCK LoaderBlock,
    _In_reads_bytes_(OverrideSize) PVOID OverrideBuffer,
    _In_ ULONG OverrideSize)
{
    PUCHAR Current;
    PUCHAR End;
    ULONG TableIndex = 0;

    if (!OverrideBuffer || !OverrideSize)
    {
        return;
    }

    HalpAcpiOverrideAttempted = TRUE;

    Current = OverrideBuffer;
    End = Current + OverrideSize;

    while ((SIZE_T)(End - Current) >= sizeof(DESCRIPTION_HEADER))
    {
        PDESCRIPTION_HEADER TableHeader;
        ULONG TableLength;
        SIZE_T Advance;

        TableHeader = (PDESCRIPTION_HEADER)Current;
        TableLength = TableHeader->Length;

        if ((TableLength < sizeof(DESCRIPTION_HEADER)) ||
            (TableLength > (ULONG)(End - Current)))
        {
            DPRINT1("HAL: ACPI override #%lu has invalid length (%lu)\n",
                    TableIndex,
                    TableLength);
            break;
        }

        if (TableLength == 0)
        {
            DPRINT1("HAL: ACPI override #%lu has zero length\n", TableIndex);
            break;
        }

        HalpAcpiInstallOverrideTable(LoaderBlock, TableHeader);

        Advance = TableLength;
        Advance = (Advance + (HALP_ACPI_OVERRIDE_ALIGNMENT - 1)) &
                  ~(SIZE_T)(HALP_ACPI_OVERRIDE_ALIGNMENT - 1);

        Current += Advance;
        ++TableIndex;
    }

    if ((SIZE_T)(End - Current) > 0)
    {
        ULONG Remaining;

        Remaining = (ULONG)(End - Current);
        DPRINT1("HAL: ACPI override data leftover (%lu bytes)\n", Remaining);
    }

    if (LoaderBlock && HalpAppliedAcpiOverrides)
    {
        DPRINT1("HAL: ACPI override tables installed: %lu\n",
                HalpAppliedAcpiOverrides);
    }
}

static
PFN_COUNT
HalpAcpiPagesForRange(
    _In_ PHYSICAL_ADDRESS BaseAddress,
    _In_ ULONG Length)
{
    ULONGLONG Offset;
    ULONGLONG TotalBytes;
    ULONGLONG Pages;

    Offset = BaseAddress.QuadPart & (PAGE_SIZE - 1);
    TotalBytes = Offset + Length;
    Pages = (TotalBytes + PAGE_SIZE - 1) >> PAGE_SHIFT;

    if (!Pages)
    {
        Pages = 1;
    }

    return (PFN_COUNT)Pages;
}

static
PHYSICAL_ADDRESS
HalpAcpiSelectFadtPointer(
    _In_ ULONG LegacyPointer,
    _In_ PHYSICAL_ADDRESS ExtendedPointer)
{
    PHYSICAL_ADDRESS Address;

    if (ExtendedPointer.QuadPart)
    {
        Address = ExtendedPointer;
    }
    else
    {
        Address.QuadPart = 0;
        Address.LowPart = LegacyPointer;
    }

    return Address;
}

static
BOOLEAN
HalpAcpiGasValid(
    _In_ const GEN_ADDR *Address)
{
    if (!Address)
    {
        return FALSE;
    }

    if (Address->Address.QuadPart == 0)
    {
        return FALSE;
    }

    if ((Address->AddressSpaceID != ACPI_GAS_SYSTEM_MEMORY) &&
        (Address->AddressSpaceID != ACPI_GAS_SYSTEM_IO))
    {
        return FALSE;
    }

    return TRUE;
}

static
VOID
HalpAcpiInitializePmTimerBlock(
    _In_ PFADT Fadt)
{
    UCHAR DefaultWidth;

    DefaultWidth = HalpFixedAcpiDescTable.pm_tmr_len ?
                   (UCHAR)(HalpFixedAcpiDescTable.pm_tmr_len * 8) :
                   24;

    HalpPmTimerBlockValid = HalpAcpiInitializeGenericBlock(&Fadt->x_pm_tmr_blk,
                                                           Fadt->pm_tmr_blk_io_port,
                                                           HalpFixedAcpiDescTable.pm_tmr_len,
                                                           DefaultWidth,
                                                           &HalpPmTimerBlock);

    if (!HalpPmTimerBlockValid)
    {
        RtlZeroMemory(&HalpPmTimerBlock, sizeof(HalpPmTimerBlock));
    }
}

static
BOOLEAN
HalpAcpiInitializeGenericBlock(
    _In_opt_ const GEN_ADDR *Extended,
    _In_ ULONG LegacyAddress,
    _In_ UCHAR Length,
    _In_ UCHAR DefaultBitWidth,
    _Out_ GEN_ADDR *TargetGas)
{
    GEN_ADDR Gas;
    UCHAR BitWidth;

    RtlZeroMemory(&Gas, sizeof(Gas));

    BitWidth = Length ? (UCHAR)(Length * 8) : DefaultBitWidth;
    if (BitWidth == 0)
    {
        BitWidth = DefaultBitWidth;
    }
    if (BitWidth == 0)
    {
        BitWidth = 8;
    }

    if (Extended && HalpAcpiGasValid(Extended))
    {
        Gas = *Extended;
        if (Gas.BitWidth == 0)
        {
            Gas.BitWidth = BitWidth;
        }
    }
    else if (LegacyAddress)
    {
        Gas.AddressSpaceID = ACPI_GAS_SYSTEM_IO;
        Gas.BitWidth = BitWidth;
        Gas.BitOffset = 0;
        Gas.Reserved = 0;
        Gas.Address.QuadPart = LegacyAddress;
    }
    else
    {
        RtlZeroMemory(TargetGas, sizeof(*TargetGas));
        return FALSE;
    }

    if (Gas.BitWidth > 255)
    {
        Gas.BitWidth = 255;
    }

    *TargetGas = Gas;
    return HalpAcpiGasValid(TargetGas);
}

static
VOID
HalpAcpiInitializePmIoBlocks(
    _In_ PFADT Fadt)
{
    HalpPm1EventBlockValid[0] = HalpAcpiInitializeGenericBlock(&Fadt->x_pm1a_evt_blk,
                                                               Fadt->pm1a_evt_blk_io_port,
                                                               HalpFixedAcpiDescTable.pm1_evt_len,
                                                               16,
                                                               &HalpPm1EventBlocks[0]);

    HalpPm1EventBlockValid[1] = HalpAcpiInitializeGenericBlock(&Fadt->x_pm1b_evt_blk,
                                                               Fadt->pm1b_evt_blk_io_port,
                                                               HalpFixedAcpiDescTable.pm1_evt_len,
                                                               16,
                                                               &HalpPm1EventBlocks[1]);

    HalpPm1ControlBlockValid[0] = HalpAcpiInitializeGenericBlock(&Fadt->x_pm1a_ctrl_blk,
                                                                 Fadt->pm1a_ctrl_blk_io_port,
                                                                 HalpFixedAcpiDescTable.pm1_ctrl_len,
                                                                 16,
                                                                 &HalpPm1ControlBlocks[0]);

    HalpPm1ControlBlockValid[1] = HalpAcpiInitializeGenericBlock(&Fadt->x_pm1b_ctrl_blk,
                                                                 Fadt->pm1b_ctrl_blk_io_port,
                                                                 HalpFixedAcpiDescTable.pm1_ctrl_len,
                                                                 16,
                                                                 &HalpPm1ControlBlocks[1]);

    HalpPm2ControlBlockValid = HalpAcpiInitializeGenericBlock(&Fadt->x_pm2_ctrl_blk,
                                                              Fadt->pm2_ctrl_blk_io_port,
                                                              HalpFixedAcpiDescTable.pm2_ctrl_len,
                                                              8,
                                                              &HalpPm2ControlBlock);

    HalpGeneralPurposeBlockValid[0] = HalpAcpiInitializeGenericBlock(&Fadt->x_gp0_blk,
                                                                     Fadt->gp0_blk_io_port,
                                                                     HalpFixedAcpiDescTable.gp0_blk_len,
                                                                     8,
                                                                     &HalpGeneralPurposeBlocks[0]);

    HalpGeneralPurposeBlockValid[1] = HalpAcpiInitializeGenericBlock(&Fadt->x_gp1_blk,
                                                                     Fadt->gp1_blk_io_port,
                                                                     HalpFixedAcpiDescTable.gp1_blk_len,
                                                                     8,
                                                                     &HalpGeneralPurposeBlocks[1]);
}

BOOLEAN
HalpAcpiReadRegister(
    _In_ const GEN_ADDR *Gas,
    _Out_ ULONG *Value)
{
    ULONG Bytes;

    if (!Gas || !Value || !HalpAcpiGasValid(Gas))
    {
        return FALSE;
    }

    Bytes = (Gas->BitWidth + 7) >> 3;
    if (!Bytes)
    {
        Bytes = 1;
    }

    switch (Gas->AddressSpaceID)
    {
        case ACPI_GAS_SYSTEM_IO:
        {
            ULONG_PTR Port = (ULONG_PTR)Gas->Address.LowPart;

            switch (Bytes)
            {
                case 1:
                    *Value = READ_PORT_UCHAR((PUCHAR)Port);
                    return TRUE;
                case 2:
                    *Value = READ_PORT_USHORT((PUSHORT)Port);
                    return TRUE;
                case 4:
                    *Value = READ_PORT_ULONG((PULONG)Port);
                    return TRUE;
                default:
                    return FALSE;
            }
        }

        case ACPI_GAS_SYSTEM_MEMORY:
        {
            PHYSICAL_ADDRESS BaseAddress;
            PFN_COUNT Pages;
            PVOID Mapping;
            ULONG Offset;
            volatile PUCHAR Pointer;

            BaseAddress.QuadPart = Gas->Address.QuadPart & ~((ULONGLONG)PAGE_SIZE - 1);
            Pages = HalpAcpiPagesForRange(Gas->Address, Bytes);
            Mapping = HalpMapPhysicalMemory64(BaseAddress, Pages);
            if (!Mapping)
            {
                return FALSE;
            }

            Offset = (ULONG)(Gas->Address.QuadPart - BaseAddress.QuadPart);
            Pointer = (volatile PUCHAR)Mapping + Offset;

            switch (Bytes)
            {
                case 1:
                    *Value = READ_REGISTER_UCHAR((PUCHAR)Pointer);
                    break;
                case 2:
                    *Value = READ_REGISTER_USHORT((PUSHORT)Pointer);
                    break;
                case 4:
                    *Value = READ_REGISTER_ULONG((PULONG)Pointer);
                    break;
                default:
                    HalpUnmapVirtualAddress(Mapping, Pages);
                    return FALSE;
            }

            HalpUnmapVirtualAddress(Mapping, Pages);
            return TRUE;
        }

        default:
            return FALSE;
    }
}

BOOLEAN
NTAPI
HalpAcpiQueryPowerButton(VOID)
{
    ULONG Index;
    ULONG Value;
    BOOLEAN Pressed = FALSE;

    /* If ACPI handles power button via a control method device, nothing to do */
    if (HalpFixedAcpiDescTable.flags & ACPI_FADT_POWER_BUTTON)
    {
        return FALSE;
    }

    for (Index = 0; Index < RTL_NUMBER_OF(HalpPm1EventBlocks); Index++)
    {
        if (!HalpPm1EventBlockValid[Index])
        {
            continue;
        }

        if (!HalpAcpiReadRegister(&HalpPm1EventBlocks[Index], &Value))
        {
            continue;
        }

        if (Value & ACPI_PM1_STATUS_POWER_BUTTON)
        {
            HalpAcpiWriteRegister(&HalpPm1EventBlocks[Index], ACPI_PM1_STATUS_POWER_BUTTON);
            Pressed = TRUE;
        }
    }

    if (Pressed && !HalpPowerButtonShutdownInitiated)
    {
        NTSTATUS Status;

        HalpPowerButtonShutdownInitiated = TRUE;
        DPRINT1("HAL: Initiating shutdown sequence after power button press.\n");

        Status = NtShutdownSystem(ShutdownPowerOff);
        if (!NT_SUCCESS(Status))
        {
            DPRINT1("HAL: NtShutdownSystem failed with status 0x%08lx\n", Status);
            HalpPowerButtonShutdownInitiated = FALSE;
        }
    }

    return Pressed;
}

BOOLEAN
HalpAcpiWriteRegister(
    _In_ const GEN_ADDR *Gas,
    _In_ ULONG Value)
{
    ULONG Bytes;

    if (!Gas || !HalpAcpiGasValid(Gas))
    {
        return FALSE;
    }

    Bytes = (Gas->BitWidth + 7) >> 3;
    if (!Bytes)
    {
        Bytes = 1;
    }

    switch (Gas->AddressSpaceID)
    {
        case ACPI_GAS_SYSTEM_IO:
        {
            ULONG_PTR Port = (ULONG_PTR)Gas->Address.LowPart;

            switch (Bytes)
            {
                case 1:
                    WRITE_PORT_UCHAR((PUCHAR)Port, (UCHAR)Value);
                    return TRUE;
                case 2:
                    WRITE_PORT_USHORT((PUSHORT)Port, (USHORT)Value);
                    return TRUE;
                case 4:
                    WRITE_PORT_ULONG((PULONG)Port, Value);
                    return TRUE;
                default:
                    return FALSE;
            }
        }

        case ACPI_GAS_SYSTEM_MEMORY:
        {
            PHYSICAL_ADDRESS BaseAddress;
            PFN_COUNT Pages;
            PVOID Mapping;
            ULONG Offset;
            volatile PUCHAR Pointer;

            BaseAddress.QuadPart = Gas->Address.QuadPart & ~((ULONGLONG)PAGE_SIZE - 1);
            Pages = HalpAcpiPagesForRange(Gas->Address, Bytes);
            Mapping = HalpMapPhysicalMemory64(BaseAddress, Pages);
            if (!Mapping)
            {
                return FALSE;
            }

            Offset = (ULONG)(Gas->Address.QuadPart - BaseAddress.QuadPart);
            Pointer = (volatile PUCHAR)Mapping + Offset;

            switch (Bytes)
            {
                case 1:
                    WRITE_REGISTER_UCHAR((PUCHAR)Pointer, (UCHAR)Value);
                    break;
                case 2:
                    WRITE_REGISTER_USHORT((PUSHORT)Pointer, (USHORT)Value);
                    break;
                case 4:
                    WRITE_REGISTER_ULONG((PULONG)Pointer, Value);
                    break;
                default:
                    HalpUnmapVirtualAddress(Mapping, Pages);
                    return FALSE;
            }

            HalpUnmapVirtualAddress(Mapping, Pages);
            return TRUE;
        }

        default:
            return FALSE;
    }
}

static
BOOLEAN
HalpBuildLegacyCStateRegister(
    _In_ const GEN_ADDR *ControlBlock,
    _In_ UCHAR ByteOffset,
    _Out_ PHAL_ACPI_C_STATE_REGISTER Target)
{
    if (!ControlBlock || !Target)
        return FALSE;

    if (!HalpAcpiGasValid(ControlBlock))
        return FALSE;

    Target->AddressSpaceId = ControlBlock->AddressSpaceID;
    Target->BitWidth = 8;
    Target->BitOffset = 0;
    Target->AccessSize = 1;
    Target->Address = ControlBlock->Address.QuadPart + ByteOffset;
    return TRUE;
}

NTSTATUS
NTAPI
HalGetAcpiCStateInformation(
    _Out_ PHAL_ACPI_C_STATE_INFO Info)
{
    const GEN_ADDR *ControlBlock;
    ULONG Count = 0;
    BOOLEAN RequireFlush;

    if (!Info)
        return STATUS_INVALID_PARAMETER;

    RtlZeroMemory(Info, sizeof(*Info));

    ControlBlock = NULL;
    if (HalpPm1ControlBlockValid[0])
    {
        ControlBlock = &HalpPm1ControlBlocks[0];
    }
    else if (HalpPm1ControlBlockValid[1])
    {
        ControlBlock = &HalpPm1ControlBlocks[1];
    }

    if (!ControlBlock)
        return STATUS_NOT_SUPPORTED;

    /* ACPI spec: lack of WBINVD or presence of WBINVD_FLUSH means C3 requires cache flush */
    RequireFlush = ((HalpFixedAcpiDescTable.flags & ACPI_FADT_WBINVD) == 0) ||
                   ((HalpFixedAcpiDescTable.flags & ACPI_FADT_WBINVD_FLUSH) != 0);

    if (HalpFixedAcpiDescTable.lvl2_latency &&
        HalpFixedAcpiDescTable.lvl2_latency != 0xFFFF)
    {
        if (Count < HAL_ACPI_MAX_C_STATES &&
            HalpBuildLegacyCStateRegister(ControlBlock, 4, &Info->States[Count].Register))
        {
            Info->States[Count].Type = 2;
            Info->States[Count].Latency = HalpFixedAcpiDescTable.lvl2_latency;
            Info->States[Count].RequiresCacheFlush = FALSE;
            ++Count;
        }
    }

    if (HalpFixedAcpiDescTable.lvl3_latency &&
        HalpFixedAcpiDescTable.lvl3_latency != 0xFFFF)
    {
        if (Count < HAL_ACPI_MAX_C_STATES &&
            HalpBuildLegacyCStateRegister(ControlBlock, 5, &Info->States[Count].Register))
        {
            Info->States[Count].Type = 3;
            Info->States[Count].Latency = HalpFixedAcpiDescTable.lvl3_latency;
            Info->States[Count].RequiresCacheFlush = RequireFlush;
            ++Count;
        }
    }

    Info->Count = Count;
    return (Count != 0) ? STATUS_SUCCESS : STATUS_NOT_SUPPORTED;
}

BOOLEAN
NTAPI
HalIsAcpiBusMasterActive(VOID)
{
    ULONG Value;

    for (ULONG Index = 0; Index < RTL_NUMBER_OF(HalpPm1EventBlocks); ++Index)
    {
        if (!HalpPm1EventBlockValid[Index])
            continue;

        if (!HalpAcpiReadRegister(&HalpPm1EventBlocks[Index], &Value))
            continue;

        if (Value & ACPI_PM1_STATUS_BUS_MASTER)
            return TRUE;
    }

    return FALSE;
}

PVOID
NTAPI
HalpAcpiGetTableFromBios(IN PLOADER_PARAMETER_BLOCK LoaderBlock,
                         IN ULONG Signature)
{
    PHYSICAL_ADDRESS PhysicalAddress;
    PXSDT Xsdt;
    PRSDT Rsdt;
    PFADT Fadt;
    PDESCRIPTION_HEADER Header = NULL;
    ULONG TableLength;
    CHAR CheckSum = 0;
    ULONG Offset;
    ULONG EntryCount, CurrentEntry;
    PCHAR CurrentByte;
    PFN_COUNT PageCount;

    /* Should not query the RSDT/XSDT by itself */
    if ((Signature == RSDT_SIGNATURE) || (Signature == XSDT_SIGNATURE)) return NULL;

    /* Special case request for DSDT, because the FADT points to it */
    if (Signature == DSDT_SIGNATURE)
    {
        /* Grab the FADT */
        Fadt = HalpAcpiGetTable(LoaderBlock, FADT_SIGNATURE);
        if (Fadt)
        {
            /* Grab the DSDT address and assume 2 pages */
            PhysicalAddress = HalpAcpiSelectFadtPointer(Fadt->dsdt, Fadt->x_dsdt);
            if (!PhysicalAddress.QuadPart)
            {
                DPRINT1("HAL: FADT missing DSDT address.\n");
                return NULL;
            }
            /* Map it */
            if (LoaderBlock)
            {
                /* Phase 0, use HAL heap */
                Header = HalpMapPhysicalMemory64(PhysicalAddress, 2u);
            }
            else
            {
                /* Phase 1, use Mm */
                Header = MmMapIoSpace(PhysicalAddress, 2 * PAGE_SIZE, 0);
            }

            /* Fail if we couldn't map it */
            if (!Header)
            {
                DPRINT1("HAL: Failed to map ACPI table.\n");
                return NULL;
            }

            /* Validate the signature */
            if (Header->Signature != DSDT_SIGNATURE)
            {
                /* Fail and unmap */
                if (LoaderBlock)
                {
                    /* Using HAL heap */
                    HalpUnmapVirtualAddress(Header, 2);
                }
                else
                {
                    /* Using Mm */
                    MmUnmapIoSpace(Header, 2 * PAGE_SIZE);
                }

                /* Didn't find anything */
                return NULL;
            }
        }
        else
        {
            /* Couldn't find it */
            return NULL;
        }
    }
    else
    {
        /* To find tables, we need the RSDT */
        Rsdt = HalpAcpiGetTable(LoaderBlock, RSDT_SIGNATURE);
        if (Rsdt)
        {
            /* Won't be using the XSDT */
            Xsdt = NULL;
        }
        else
        {
            /* Only other choice is to use the XSDT */
            Xsdt = HalpAcpiGetTable(LoaderBlock, XSDT_SIGNATURE);
            if (!Xsdt) return NULL;

            /* Won't be using the RSDT */
            Rsdt = NULL;
        }

        /* Smallest RSDT/XSDT is one without table entries */
        Offset = FIELD_OFFSET(RSDT, Tables);
        if (Xsdt)
        {
            /* Figure out total size of table and the offset */
            TableLength = Xsdt->Header.Length;
            if (TableLength < Offset) Offset = Xsdt->Header.Length;

            /* The entries are each 64-bits, so count them */
            EntryCount = (TableLength - Offset) / sizeof(PHYSICAL_ADDRESS);
        }
        else
        {
            /* Figure out total size of table and the offset */
            TableLength = Rsdt->Header.Length;
            if (TableLength < Offset) Offset = Rsdt->Header.Length;

            /* The entries are each 32-bits, so count them */
            EntryCount = (TableLength - Offset) / sizeof(ULONG);
        }

        /* Start at the beginning of the array and loop it */
        for (CurrentEntry = 0; CurrentEntry < EntryCount; CurrentEntry++)
        {
            /* Are we using the XSDT? */
            if (!Xsdt)
            {
                /* Read the 32-bit physical address */
                PhysicalAddress.LowPart = Rsdt->Tables[CurrentEntry];
                PhysicalAddress.HighPart = 0;
            }
            else
            {
                /* Read the 64-bit physical address */
                PhysicalAddress = Xsdt->Tables[CurrentEntry];
            }

            /* Had we already mapped a table? */
            if (Header)
            {
                /* Yes, unmap it */
                if (LoaderBlock)
                {
                    /* Using HAL heap */
                    HalpUnmapVirtualAddress(Header, 2);
                }
                else
                {
                    /* Using Mm */
                    MmUnmapIoSpace(Header, 2 * PAGE_SIZE);
                }
            }

            /* Now map this table */
            if (!LoaderBlock)
            {
                /* Phase 1: Use HAL heap */
                Header = MmMapIoSpace(PhysicalAddress, 2 * PAGE_SIZE, MmNonCached);
            }
            else
            {
                /* Phase 0: Use Mm */
                Header = HalpMapPhysicalMemory64(PhysicalAddress, 2);
            }

            /* Check if we mapped it */
            if (!Header)
            {
                /* Game over */
                DPRINT1("HAL: Failed to map ACPI table.\n");
                return NULL;
            }

            /* Check if this is the table we're looking for */
            if (Header->Signature == Signature)
            {
                DPRINT("Found ACPI table %c%c%c%c at 0x%p\n",
                        Header->Signature & 0xFF,
                        (Header->Signature & 0xFF00) >> 8,
                        (Header->Signature & 0xFF0000) >> 16,
                        (Header->Signature & 0xFF000000) >> 24,
                        Header);
                break;
            }
        }

        /* Did we end up here back at the last entry? */
        if (CurrentEntry == EntryCount)
        {
            /* Yes, unmap the last table we processed */
            if (LoaderBlock)
            {
                /* Using HAL heap */
                HalpUnmapVirtualAddress(Header, 2);
            }
            else
            {
                /* Using Mm */
                MmUnmapIoSpace(Header, 2 * PAGE_SIZE);
            }

            /* Didn't find anything */
            return NULL;
        }
    }

    /* Past this point, we assume something was found */
    ASSERT(Header);

    /* How many pages do we need? */
    PageCount = BYTES_TO_PAGES(Header->Length);
    if (PageCount != 2)
    {
        /* We assumed two, but this is not the case, free the current mapping */
        if (LoaderBlock)
        {
            /* Using HAL heap */
            HalpUnmapVirtualAddress(Header, 2);
        }
        else
        {
            /* Using Mm */
            MmUnmapIoSpace(Header, 2 * PAGE_SIZE);
        }

        /* Now map this table using its correct size */
        if (!LoaderBlock)
        {
            /* Phase 1: Use HAL heap */
            Header = MmMapIoSpace(PhysicalAddress, PageCount << PAGE_SHIFT, MmNonCached);
        }
        else
        {
            /* Phase 0: Use Mm */
            Header = HalpMapPhysicalMemory64(PhysicalAddress, PageCount);
        }
    }

    /* Fail if the remapped failed */
    if (!Header) return NULL;

    /* All tables in ACPI 3.0 other than the FACP should have correct checksum */
    if ((Header->Signature != FADT_SIGNATURE) || (Header->Revision > 2))
    {
        /* Go to the end of the table */
        CheckSum = 0;
        CurrentByte = (PCHAR)Header + Header->Length;
        while (CurrentByte-- != (PCHAR)Header)
        {
            /* Add this byte */
            CheckSum += *CurrentByte;
        }

        /* The correct checksum is always 0, anything else is illegal */
        if (CheckSum)
        {
            HalpInvalidAcpiTable = Header->Signature;
            DPRINT1("HAL: Early ACPI table checksum verification FAILED for %c%c%c%c\n",
                    (Signature & 0xFF),
                    (Signature & 0xFF00) >> 8,
                    (Signature & 0xFF0000) >> 16,
                    (Signature & 0xFF000000) >> 24);
        }
        else
        {
            DPRINT("HAL: Early ACPI table checksum verification OK for %c%c%c%c\n",
                   (Signature & 0xFF),
                   (Signature & 0xFF00) >> 8,
                   (Signature & 0xFF0000) >> 16,
                   (Signature & 0xFF000000) >> 24);
        }
    }

    /* Return the table */
    return Header;
}

PVOID
NTAPI
HalpAcpiGetTable(IN PLOADER_PARAMETER_BLOCK LoaderBlock,
                 IN ULONG Signature)
{
    PFN_COUNT PageCount;
    PDESCRIPTION_HEADER TableAddress, BiosCopy;

    /* See if we have a cached table? */
    TableAddress = HalpAcpiGetCachedTable(Signature);
    if (!TableAddress)
    {
        /* No cache, search the BIOS */
        TableAddress = HalpAcpiGetTableFromBios(LoaderBlock, Signature);
        if (TableAddress)
        {
            /* Found it, copy it into our own memory */
            BiosCopy = HalpAcpiCopyBiosTable(LoaderBlock, TableAddress);

            /* Get the pages, and unmap the BIOS copy */
            PageCount = BYTES_TO_PAGES(TableAddress->Length);
            if (LoaderBlock)
            {
                /* Phase 0, use the HAL heap */
                HalpUnmapVirtualAddress(TableAddress, PageCount);
            }
            else
            {
                /* Phase 1, use Mm */
                MmUnmapIoSpace(TableAddress, PageCount << PAGE_SHIFT);
            }

            /* Cache the bios copy */
            TableAddress = BiosCopy;
            if (BiosCopy) HalpAcpiCacheTable(BiosCopy);
        }
    }

    /* Return the table */
    return TableAddress;
}

PVOID
NTAPI
HalAcpiGetTable(IN PLOADER_PARAMETER_BLOCK LoaderBlock,
                IN ULONG Signature)
{
    PDESCRIPTION_HEADER TableHeader;

    /* Is this phase0 */
    if (LoaderBlock)
    {
        /*
         * Initialize the cache first, but skip if already initialized.
         * This quick check avoids redundant function calls and debug logging
         * when HalAcpiGetTable is called multiple times during Phase 0.
         * The sentinel value 0x12345678 indicates successful initialization.
         */
        if (HalpAcpiTableCacheInitFlag != 0x12345678u)
        {
            if (!NT_SUCCESS(HalpAcpiTableCacheInit(LoaderBlock))) return NULL;
        }
    }
    else
    {
        /* Lock the cache */
        ExAcquireFastMutex(&HalpAcpiTableCacheLock);
    }

    /* Get the table */
    TableHeader = HalpAcpiGetTable(LoaderBlock, Signature);

    /* Release the lock in phase 1 */
    if (!LoaderBlock) ExReleaseFastMutex(&HalpAcpiTableCacheLock);

    /* Return the table */
    return TableHeader;
}

VOID
NTAPI
HalpNumaInitializeStaticConfiguration(IN PLOADER_PARAMETER_BLOCK LoaderBlock)
{
    PACPI_SRAT SratTable;

    /* Get the SRAT, bail out if it doesn't exist */
    SratTable = HalAcpiGetTable(LoaderBlock, SRAT_SIGNATURE);
    HalpAcpiSrat = SratTable;
    if (!SratTable) return;
}

VOID
NTAPI
HalpGetHotPlugMemoryInfo(IN PLOADER_PARAMETER_BLOCK LoaderBlock)
{
    PACPI_SRAT SratTable;

    /* Get the SRAT, bail out if it doesn't exist */
    SratTable = HalAcpiGetTable(LoaderBlock, SRAT_SIGNATURE);
    HalpAcpiSrat = SratTable;
    if (!SratTable) return;
}

VOID
NTAPI
HalpDynamicSystemResourceConfiguration(IN PLOADER_PARAMETER_BLOCK LoaderBlock)
{
    /* For this HAL, it means to get hot plug memory information */
    HalpGetHotPlugMemoryInfo(LoaderBlock);
}

VOID
NTAPI
HalpAcpiDetectMachineSpecificActions(IN PLOADER_PARAMETER_BLOCK LoaderBlock,
                                     IN PFADT DescriptionTable)
{
    /* Does this HAL specify something? */
    if (HalpAcpiTableMatchList.Flink)
    {
        /* Great, but we don't support it */
        DPRINT1("WARNING: Your HAL has specific ACPI hacks to apply!\n");
    }
}

VOID
NTAPI
HalpInitBootTable(IN PLOADER_PARAMETER_BLOCK LoaderBlock)
{
    PBOOT_TABLE BootTable;

    /* Get the boot table */
    BootTable = HalAcpiGetTable(LoaderBlock, BOOT_SIGNATURE);
    HalpSimpleBootFlagTable = BootTable;

    /* Validate it */
    if ((BootTable) &&
        (BootTable->Header.Length >= sizeof(BOOT_TABLE)) &&
        (BootTable->CMOSIndex >= 9))
    {
        DPRINT1("ACPI Boot table found, but not supported!\n");
    }
    else
    {
        /* Invalid or doesn't exist, ignore it */
        HalpSimpleBootFlagTable = 0;
    }

    /* Install the end of boot handler */
//    HalEndOfBoot = HalpEndOfBoot;
}

NTSTATUS
NTAPI
HalpAcpiFindRsdtPhase0(IN PLOADER_PARAMETER_BLOCK LoaderBlock,
                       OUT PACPI_BIOS_MULTI_NODE* AcpiMultiNode)
{
    PCONFIGURATION_COMPONENT_DATA ComponentEntry;
    PCONFIGURATION_COMPONENT_DATA Next = NULL;
    PCM_PARTIAL_RESOURCE_LIST ResourceList;
    PACPI_BIOS_MULTI_NODE NodeData;
    SIZE_T NodeLength;
    PFN_COUNT PageCount;
    PVOID MappedAddress;
    PHYSICAL_ADDRESS PhysicalAddress;

    /* Did we already do this once? */
    if (HalpAcpiMultiNode)
    {
        /* Return what we know */
        *AcpiMultiNode = HalpAcpiMultiNode;
        return STATUS_SUCCESS;
    }

    /* Assume failure */
    *AcpiMultiNode = NULL;

    /* Find the multi function adapter key */
    ComponentEntry = KeFindConfigurationNextEntry(LoaderBlock->ConfigurationRoot,
                                                  AdapterClass,
                                                  MultiFunctionAdapter,
                                                  0,
                                                  &Next);
    while (ComponentEntry)
    {
        /* Find the ACPI BIOS key */
        if (!_stricmp(ComponentEntry->ComponentEntry.Identifier, "ACPI BIOS"))
        {
            /* Found it */
            break;
        }

        /* Keep searching */
        Next = ComponentEntry;
        ComponentEntry = KeFindConfigurationNextEntry(LoaderBlock->ConfigurationRoot,
                                                      AdapterClass,
                                                      MultiFunctionAdapter,
                                                      NULL,
                                                      &Next);
    }

    /* Make sure we found it */
    if (!ComponentEntry)
    {
        DPRINT1("**** HalpAcpiFindRsdtPhase0: did NOT find RSDT\n");
        return STATUS_NOT_FOUND;
    }

    DPRINT1("HAL: Found ACPI BIOS component entry\n");

    /* The configuration data is a resource list, and the BIOS node follows */
    ResourceList = ComponentEntry->ConfigurationData;
    NodeData = (PACPI_BIOS_MULTI_NODE)(ResourceList + 1);

    DPRINT1("HAL: ACPI BIOS node: RsdpAddress=%I64x RsdtAddress=%I64x Count=%lu\n",
            NodeData->RsdpAddress.QuadPart,
            NodeData->RsdtAddress.QuadPart,
            NodeData->Count);

    /* How many E820 memory entries are there? */
    NodeLength = sizeof(ACPI_BIOS_MULTI_NODE) +
                 (NodeData->Count - 1) * sizeof(ACPI_E820_ENTRY);

    /* Convert to pages */
    PageCount = (PFN_COUNT)BYTES_TO_PAGES(NodeLength);

    /* Allocate the memory */
    PhysicalAddress.QuadPart = HalpAllocPhysicalMemory(LoaderBlock,
                                                       0x1000000,
                                                       PageCount,
                                                       FALSE);
    if (PhysicalAddress.QuadPart)
    {
        /* Map it if the allocation worked */
        MappedAddress = HalpMapPhysicalMemory64(PhysicalAddress, PageCount);
    }
    else
    {
        /* Otherwise we'll have to fail */
        MappedAddress = NULL;
    }

    /* Save the multi node, bail out if we didn't find it */
    HalpAcpiMultiNode = MappedAddress;
    if (!MappedAddress) return STATUS_INSUFFICIENT_RESOURCES;

    /* Copy the multi-node data */
    RtlCopyMemory(MappedAddress, NodeData, NodeLength);
    HalpAcpiRsdpAddress = HalpAcpiMultiNode->RsdpAddress;

    /* Log the RSDP like Linux */
    {
        PHYSICAL_ADDRESS RsdpPhysical;
        RSDP *Rsdp;
        ULONG RsdpLength;
        CHAR OemId[7];

        RsdpPhysical = HalpAcpiRsdpAddress;
        Rsdp = HalpMapPhysicalMemory64(RsdpPhysical, 1);
        if (Rsdp)
        {
            if ((Rsdp->Revision >= 2) && (Rsdp->Length != 0))
                RsdpLength = Rsdp->Length;
            else
                RsdpLength = 20; /* ACPI v1.0 RSDP length */

            RtlCopyMemory(OemId, Rsdp->OEMID, sizeof(Rsdp->OEMID));
            OemId[sizeof(Rsdp->OEMID)] = '\0';

            DPRINT1("ACPI: RSDP %016I64x %06lx (v%02u %s )\n",
                    (unsigned long long)RsdpPhysical.QuadPart,
                    RsdpLength,
                    (ULONG)Rsdp->Revision,
                    OemId);

            HalpUnmapVirtualAddress(Rsdp, 1);
        }
    }

    /* Return the data */
    *AcpiMultiNode = HalpAcpiMultiNode;
    return STATUS_SUCCESS;
}

NTSTATUS
NTAPI
HalpAcpiTableCacheInit(IN PLOADER_PARAMETER_BLOCK LoaderBlock)
{
    PACPI_BIOS_MULTI_NODE AcpiMultiNode;
    NTSTATUS Status = STATUS_SUCCESS;
    PHYSICAL_ADDRESS PhysicalAddress;
    PVOID MappedAddress;
    PFN_COUNT TablePages;
    PRSDT Rsdt;
    PLOADER_PARAMETER_EXTENSION LoaderExtension;

    /*
     * Check if already initialized using explicit flag.
     * BSS may contain garbage on ARM64 early boot, so we use a sentinel value
     * stored in .data section (non-zero initializer ensures it's in .data).
     * 0xDEADBEEF = not yet initialized
     * 0x12345678 = already initialized
     *
     * Note: HalAcpiGetTable now checks this flag before calling us, so we
     * should rarely hit the "already initialized" case. This check remains
     * as a safety guard for any direct callers.
     */
    if (HalpAcpiTableCacheInitFlag == 0x12345678u)
    {
        return Status;
    }

    /* Verify we have the expected sentinel value */
    if (HalpAcpiTableCacheInitFlag != 0xDEADBEEFu)
    {
        DPRINT1("HAL: WARNING - InitFlag has unexpected value 0x%08lx (expected 0xDEADBEEF)\n",
                HalpAcpiTableCacheInitFlag);
    }

    DPRINT1("HAL: HalpAcpiTableCacheInit initializing ACPI table cache\n");

    /* Setup the lock and table */
    ExInitializeFastMutex(&HalpAcpiTableCacheLock);
    InitializeListHead(&HalpAcpiTableCacheList);

    /* Find the RSDT */
    Status = HalpAcpiFindRsdtPhase0(LoaderBlock, &AcpiMultiNode);
    if (!NT_SUCCESS(Status)) return Status;

    PhysicalAddress.QuadPart = AcpiMultiNode->RsdtAddress.QuadPart;
    HalpAcpiRootTablePhysicalAddress = PhysicalAddress;

    /* Map the RSDT */
    if (LoaderBlock)
    {
        /* Phase0: Use HAL Heap to map the RSDT, we assume it's about 2 pages */
        MappedAddress = HalpMapPhysicalMemory64(PhysicalAddress, 2);
    }
    else
    {
        /* Use an I/O map */
        MappedAddress = MmMapIoSpace(PhysicalAddress, PAGE_SIZE * 2, MmNonCached);
    }

    /* Get the RSDT */
    Rsdt = MappedAddress;
    if (!MappedAddress)
    {
        /* Fail, no memory */
        DPRINT1("HAL: Failed to map RSDT\n");
        return STATUS_INSUFFICIENT_RESOURCES;
    }

    /* Validate it */
    if ((Rsdt->Header.Signature != RSDT_SIGNATURE) &&
        (Rsdt->Header.Signature != XSDT_SIGNATURE))
    {
        /* Very bad: crash */
        HalDisplayString("Bad RSDT pointer\r\n");
        KeBugCheckEx(MISMATCHED_HAL, 4, __LINE__, 0, 0);
    }

    /* We assumed two pages -- do we need less or more? */
    TablePages = HalpAcpiPagesForRange(PhysicalAddress,
                                       Rsdt->Header.Length);
    if (TablePages != 2)
    {
        /* Are we in phase 0 or 1? */
        if (!LoaderBlock)
        {
            /* Unmap the old table, remap the new one, using Mm I/O space */
            MmUnmapIoSpace(MappedAddress, 2 * PAGE_SIZE);
            MappedAddress = MmMapIoSpace(PhysicalAddress,
                                         TablePages << PAGE_SHIFT,
                                         MmNonCached);
        }
        else
        {
            /* Unmap the old table, remap the new one, using HAL heap */
            HalpUnmapVirtualAddress(MappedAddress, 2);
            MappedAddress = HalpMapPhysicalMemory64(PhysicalAddress, TablePages);
        }

        /* Get the remapped table */
        Rsdt = MappedAddress;
        if (!MappedAddress)
        {
            /* Fail, no memory */
            DPRINT1("HAL: Couldn't remap RSDT\n");
            return STATUS_INSUFFICIENT_RESOURCES;
        }
    }

    /* Now take the BIOS copy and make our own local copy */
    Rsdt = HalpAcpiCopyBiosTable(LoaderBlock, &Rsdt->Header);
    if (!Rsdt)
    {
        /* Fail, no memory */
        DPRINT1("HAL: Couldn't remap RSDT\n");
        return STATUS_INSUFFICIENT_RESOURCES;
    }

    /* Get rid of the BIOS mapping */
    if (LoaderBlock)
    {
        /* Use HAL heap */
        HalpUnmapVirtualAddress(MappedAddress, TablePages);

        LoaderExtension = LoaderBlock->Extension;
    }
    else
    {
        /* Use Mm */
        MmUnmapIoSpace(MappedAddress, TablePages << PAGE_SHIFT);

        LoaderExtension = NULL;
    }

    /* Cache the RSDT */
    DbgPrint("HAL: Caching %s header (sig=%lx len=%lu)\n",
             (Rsdt->Header.Signature == XSDT_SIGNATURE) ? "XSDT" : "RSDT",
             Rsdt->Header.Signature,
             Rsdt->Header.Length);
    HalpAcpiCacheTable(&Rsdt->Header);

    /* Check for compatible loader block extension */
    if (LoaderExtension && (LoaderExtension->Size >= 0x58))
    {
        /* Compatible loader: did it provide an ACPI table override? */
        if ((LoaderExtension->AcpiTable) && (LoaderExtension->AcpiTableSize))
        {
            HalpAcpiApplyLoaderOverrides(LoaderBlock,
                                         LoaderExtension->AcpiTable,
                                         LoaderExtension->AcpiTableSize);
        }
    }

    /*
     * Enumerate all entries from the ACPI root (RSDT/XSDT) and cache
     * each table once so that the ACPI summary log reflects the full
     * firmware table set and later lookups hit the cache.
     */
    DPRINT1("HAL: Enumerating ACPI tables from %s at %I64x, len=%lu\n",
            (Rsdt->Header.Signature == XSDT_SIGNATURE) ? "XSDT" : "RSDT",
            HalpAcpiRootTablePhysicalAddress.QuadPart,
            Rsdt->Header.Length);
    HalpAcpiEnumerateRootTables(LoaderBlock, Rsdt);
    DPRINT1("HAL: ACPI table enumeration complete\n");

    /* Mark as initialized for future calls */
    HalpAcpiTableCacheInitFlag = 0x12345678u;
    DPRINT1("HAL: ACPI table cache initialized successfully\n");

    /* Done */
    return Status;
}

VOID
NTAPI
HaliAcpiTimerInit(IN ULONG TimerPort,
                  IN ULONG TimerValExt)
{
    PHYSICAL_ADDRESS BaseAddress;
    PVOID Mapping;
    PFN_COUNT MappingPages;
    ULONG RegisterBytes;
    ULONG Offset;
    ULONG Width;
    ULONG LocalTimerPort;
    BOOLEAN TimerExtended;
    BOOLEAN AttemptMemory;

    PAGED_CODE();

    if (HalpPmTimerInitialized)
    {
        return;
    }

    HalpPmTimerMemoryMapped = FALSE;
    HalpPmTimerRegister = NULL;
    HalpPmTimerMappingBase = NULL;
    HalpPmTimerMappingPages = 0;
    HalpPmTimerPort = 0;
    HalpPmTimerBitShift = 0;

    LocalTimerPort = TimerPort;
    TimerExtended = (TimerValExt != 0);
    AttemptMemory = FALSE;

    if (!LocalTimerPort)
    {
        TimerExtended = (HalpFixedAcpiDescTable.flags & ACPI_TMR_VAL_EXT) != 0;

        if (HalpPmTimerBlockValid)
        {
            HalpPmTimerBitShift = HalpPmTimerBlock.BitOffset;

            if (HalpPmTimerBlock.AddressSpaceID == ACPI_GAS_SYSTEM_IO)
            {
                LocalTimerPort = (ULONG)HalpPmTimerBlock.Address.LowPart;
            }
            else if (HalpPmTimerBlock.AddressSpaceID == ACPI_GAS_SYSTEM_MEMORY)
            {
                AttemptMemory = TRUE;
            }
        }
    }

    if (!LocalTimerPort && !AttemptMemory)
    {
        LocalTimerPort = HalpFixedAcpiDescTable.pm_tmr_blk_io_port;
        HalpPmTimerBitShift = 0;
    }

    if (AttemptMemory)
    {
        RegisterBytes = HalpAcpiGetRegisterByteWidth(&HalpPmTimerBlock);
        BaseAddress.QuadPart = HalpPmTimerBlock.Address.QuadPart & ~((ULONGLONG)PAGE_SIZE - 1);
        Offset = (ULONG)(HalpPmTimerBlock.Address.QuadPart - BaseAddress.QuadPart);
        MappingPages = HalpAcpiPagesForRange(HalpPmTimerBlock.Address, RegisterBytes);

        Mapping = HalpMapPhysicalMemory64(BaseAddress, MappingPages);
        if (Mapping)
        {
            HalpPmTimerMappingBase = Mapping;
            HalpPmTimerMappingPages = MappingPages;
            HalpPmTimerRegister = (volatile ULONG *)((volatile PUCHAR)Mapping + Offset);
            HalpPmTimerMemoryMapped = TRUE;
            DPRINT1("ACPI Timer mapped at 0x%llx (EXT: %u)\n",
                    (unsigned long long)HalpPmTimerBlock.Address.QuadPart,
                    TimerExtended ? 1U : 0U);
        }
        else
        {
            DPRINT1("HAL: Failed to map ACPI PM timer at 0x%llx -- falling back to I/O port\n",
                    (unsigned long long)HalpPmTimerBlock.Address.QuadPart);
            LocalTimerPort = HalpFixedAcpiDescTable.pm_tmr_blk_io_port;
            HalpPmTimerBitShift = 0;
        }
    }

    if (!HalpPmTimerMemoryMapped)
    {
        if (LocalTimerPort)
        {
            HalpPmTimerPort = LocalTimerPort;
            DPRINT1("ACPI Timer port at: %lXh (EXT: %u)\n",
                    HalpPmTimerPort,
                    TimerExtended ? 1U : 0U);
        }
        else
        {
            DPRINT1("ACPI Timer resource unavailable (EXT: %u)\n", TimerExtended ? 1U : 0U);
            return;
        }
    }

    Width = TimerExtended ? 32 : 24;
    if (HalpPmTimerBlockValid && HalpPmTimerBlock.BitWidth)
    {
        Width = HalpPmTimerBlock.BitWidth;
    }
    if (Width > 32)
    {
        Width = 32;
    }
    else if (Width == 0)
    {
        Width = 24;
    }

    if (Width == 32)
    {
        HalpPmTimerMask = 0xFFFFFFFFUL;
    }
    else
    {
        HalpPmTimerMask = (1UL << Width) - 1;
    }

    HalpPmTimerInitialized = TRUE;
}

ULONG
NTAPI
HalpAcpiTimerRead(VOID)
{
    ULONG Value;

    if (!HalpPmTimerInitialized)
    {
        return 0;
    }

    if (HalpPmTimerMemoryMapped && HalpPmTimerRegister)
    {
    Value = READ_REGISTER_ULONG((PULONG)HalpPmTimerRegister);
    }
    else
    {
        Value = READ_PORT_ULONG((PULONG)(ULONG_PTR)HalpPmTimerPort);
    }

    if (HalpPmTimerBitShift)
    {
        Value >>= HalpPmTimerBitShift;
    }

    return Value & HalpPmTimerMask;
}

CODE_SEG("INIT")
NTSTATUS
NTAPI
HalpSetupAcpiPhase0(IN PLOADER_PARAMETER_BLOCK LoaderBlock)
{
    NTSTATUS Status;
    PFADT Fadt;
    ULONG TableLength;

    /* Only do this once */
    if (HalpProcessedACPIPhase0) return STATUS_SUCCESS;

    /* Setup the ACPI table cache */
    Status = HalpAcpiTableCacheInit(LoaderBlock);
    if (!NT_SUCCESS(Status)) return Status;

    /* Grab the FADT */
    DbgPrint("HAL: About to lookup FADT (signature=%lx)\n", FADT_SIGNATURE);
    Fadt = HalAcpiGetTable(LoaderBlock, FADT_SIGNATURE);
    DbgPrint("HAL: HalAcpiGetTable(FADT) returned %p\n", Fadt);
    if (!Fadt)
    {
        /* Fail */
        DPRINT1("HAL: Didn't find the FACP\n");
        return STATUS_NOT_FOUND;
    }

    /* Assume typical size, otherwise whatever the descriptor table says */
    TableLength = sizeof(FADT);
    if (Fadt->Header.Length < sizeof(FADT)) TableLength = Fadt->Header.Length;

    /* Copy it in the HAL static buffer */
    RtlCopyMemory(&HalpFixedAcpiDescTable, Fadt, TableLength);

    /* Resolve key ACPI pointers that may reside above 4GB */
    HalpFacsPhysicalAddress = HalpAcpiSelectFadtPointer(Fadt->facs,
                                                       Fadt->x_firmware_ctrl);
    HalpAcpiInitializePmTimerBlock(Fadt);
    HalpAcpiInitializePmIoBlocks(Fadt);

    /* Log FACP/DSDT/FACS/APIC/HPET/MCFG/WAET headers in Linux order */
    HalpAcpiLogRootTablesOrdered(LoaderBlock, Fadt);

    /* Anything special this HAL needs to do? */
    HalpAcpiDetectMachineSpecificActions(LoaderBlock, &HalpFixedAcpiDescTable);

    /* Get the debug table for KD */
    HalpDebugPortTable = HalAcpiGetTable(LoaderBlock, DBGP_SIGNATURE);

    /* Discover additional ACPI tables of interest early */
    HalpAcpiDiscoverHpetTable(LoaderBlock);
    HalpAcpiDiscoverWaetTable(LoaderBlock);

    /* Cache the PCI Express MMCONFIG information if present */
    {
        PHALP_ACPI_MCFG Mcfg;

        HalpAcpiMcfgTable = NULL;
        HalpAcpiMcfgAllocations = NULL;
        HalpAcpiMcfgAllocationCount = 0;

        Mcfg = HalAcpiGetTable(LoaderBlock, MCFG_SIGNATURE);
        if (Mcfg)
        {
            ULONG EntryBytes;
            ULONG EntryCount;
            ULONG Remainder;
            if (Mcfg->Header.Length < sizeof(*Mcfg))
            {
                DPRINT1("HAL: ACPI MCFG length %lu is smaller than header\n",
                        Mcfg->Header.Length);
            }
            else
            {
                EntryBytes = Mcfg->Header.Length - sizeof(*Mcfg);
                EntryCount = EntryBytes / sizeof(HALP_ACPI_MCFG_ALLOCATION);
                Remainder = EntryBytes % sizeof(HALP_ACPI_MCFG_ALLOCATION);

                if (Remainder != 0)
                {
                    DPRINT1("HAL: ACPI MCFG length %lu leaves %lu leftover bytes\n",
                            Mcfg->Header.Length,
                            Remainder);
                }

#if !defined(HALP_ARM64)
                if (HalpAcpiIsVirtualBoxMcfg(Mcfg, EntryCount))
                {
                    const HALP_ACPI_MCFG_ALLOCATION *FirstAllocation;
                    ULONGLONG BusCount;
                    ULONGLONG WindowLength;
                    ULONG VendorEcam = 0xFFFFFFFF;
                    BOOLEAN Programmed;
                    BOOLEAN MmconfigValid;

                    HalpAcpiRecordEcamEvent(
                        HALP_ACPI_ECAM_COVERAGE_USED,
                        "HAL: VirtualBox firmware advertises PCI Express MMCONFIG; attempting to keep ECAM online.");

                    /* Leave legacy configuration mechanism 1 enabled */
                    {
                        UCHAR LegacyEnable;

                        LegacyEnable = READ_PORT_UCHAR((PUCHAR)(ULONG_PTR)0xCFB);
                        LegacyEnable |= 0x01;
                        WRITE_PORT_UCHAR((PUCHAR)(ULONG_PTR)0xCFB, LegacyEnable);
                        LegacyEnable = READ_PORT_UCHAR((PUCHAR)(ULONG_PTR)0xCFB);
                        DPRINT1("HAL: Legacy PCI enable port now 0x%02x\n", LegacyEnable);
                    }

                    FirstAllocation = (const HALP_ACPI_MCFG_ALLOCATION *)((const PUCHAR)Mcfg + sizeof(*Mcfg));
                    BusCount = (ULONGLONG)(FirstAllocation->EndBusNumber - FirstAllocation->StartBusNumber + 1);
                    WindowLength = BusCount << 20;

                    Programmed = HalpAcpiForceVirtualBoxPciExpress(FirstAllocation->BaseAddress,
                                                                   WindowLength,
                                                                   NULL,
                                                                   &VendorEcam);
                    MmconfigValid = HalpPciVendorIdLooksSane(VendorEcam, (USHORT)(VendorEcam & 0xFFFF));

                    if (Programmed && !MmconfigValid)
                    {
                        PHYSICAL_ADDRESS TestAddress;
                        PVOID Mapping;

                        TestAddress.QuadPart = FirstAllocation->BaseAddress;
                        Mapping = HalpMapPhysicalMemory64(TestAddress, 1);
                        if (Mapping)
                        {
                            VendorEcam = READ_REGISTER_ULONG((PULONG)(ULONG_PTR)Mapping);
                            HalpUnmapVirtualAddress(Mapping, 1);
                            MmconfigValid = HalpPciVendorIdLooksSane(VendorEcam, (USHORT)(VendorEcam & 0xFFFF));
                        }
                    }

                    if (Programmed && !MmconfigValid)
                    {
                        ULONGLONG AltBase = 0x00000000E0000000ULL; /* Common Q35 default */
                        ULONG AltVendor = 0xFFFFFFFF;

                        DPRINT1("HAL: VBox MMCONFIG vendor at %I64x read 0x%08lx; trying alt base %I64x\n",
                                FirstAllocation->BaseAddress,
                                VendorEcam,
                                AltBase);

                        Programmed = HalpAcpiForceVirtualBoxPciExpress(AltBase,
                                                                       WindowLength,
                                                                       NULL,
                                                                       &AltVendor);

                        if (Programmed &&
                            HalpPciVendorIdLooksSane(AltVendor, (USHORT)(AltVendor & 0xFFFF)))
                        {
                            DPRINT1("HAL: VBox MMCONFIG works at alt base %I64x (vendor 0x%08lx); overriding MCFG base.\n",
                                    AltBase,
                                    AltVendor);
                            ((PHALP_ACPI_MCFG_ALLOCATION)FirstAllocation)->BaseAddress = AltBase;
                            VendorEcam = AltVendor;
                            MmconfigValid = TRUE;
                        }
                        else
                        {
                            DPRINT1("HAL: VBox alt base %I64x still invalid (vendor 0x%08lx).\n",
                                    AltBase,
                                    AltVendor);
                            MmconfigValid = FALSE;
                        }
                    }

                    if (!Programmed || !MmconfigValid)
                    {
                        /*
                         * VirtualBox ICH9/Q35 firmware advertises an MCFG
                         * window that does not actually decode PCI Express
                         * MMCONFIG cycles. Instead of disabling ECAM
                         * globally, mark this segment as legacy-only and let
                         * other segments continue using ECAM if available.
                         */
                        HalpAcpiEcamForceLegacySegment = FirstAllocation->PciSegment;
                        HalpAcpiRecordEcamEvent(
                            HALP_ACPI_ECAM_COVERAGE_FORCED_LEGACY,
                            "HAL: VirtualBox firmware does not decode PCI Express MMCONFIG; forcing legacy configuration space access for this segment.");
                    }
                }
#endif

                if (EntryCount != 0)
                {
                    ULONG Index;

                    PHALP_ACPI_MCFG_ALLOCATION SourceAllocations;
                    ULONG CopyCount;

                    SourceAllocations =
                        (PHALP_ACPI_MCFG_ALLOCATION)((PUCHAR)Mcfg + sizeof(*Mcfg));
                    CopyCount = min(EntryCount, HALP_ACPI_MAX_MCFG_ALLOCATIONS);

                    RtlCopyMemory(HalpAcpiMcfgAllocationStorage,
                                  SourceAllocations,
                                  CopyCount * sizeof(HALP_ACPI_MCFG_ALLOCATION));

                    HalpAcpiMcfgTable = Mcfg;
                    HalpAcpiMcfgAllocations = HalpAcpiMcfgAllocationStorage;
                    HalpAcpiMcfgAllocationCount = CopyCount;

                    if (EntryCount > HALP_ACPI_MAX_MCFG_ALLOCATIONS)
                    {
                        DPRINT1("HAL: ACPI MCFG has %lu allocations; using first %lu\n",
                                EntryCount,
                                CopyCount);
                    }

                    /* Defer per-allocation disable-map allocation to Phase 1 (pool ready) */
                    HalpAcpiMcfgSegDisabled = NULL;
                    HalpAcpiMcfgSegDisabledCount = 0;

                    for (Index = 0; Index < EntryCount; ++Index)
                    {
                        const HALP_ACPI_MCFG_ALLOCATION *Allocation =
                            &HalpAcpiMcfgAllocations[Index];

                        DPRINT1("HAL: ACPI MCFG[%lu] Segment %u Buses %u-%u Base %I64x\n",
                                Index,
                                Allocation->PciSegment,
                                Allocation->StartBusNumber,
                                Allocation->EndBusNumber,
                                Allocation->BaseAddress);
                    }
                }
                else
                {
                    DPRINT1("HAL: ACPI MCFG present but contains no allocations\n");
                }
            }
        }
    }

    /* Ensure legacy PCI handlers are ready when MMCONFIG is unavailable */
    /* Initialize NUMA through the SRAT */
    HalpNumaInitializeStaticConfiguration(LoaderBlock);

    /* Initialize hotplug through the SRAT */
    HalpDynamicSystemResourceConfiguration(LoaderBlock);
    if (HalpAcpiSrat)
    {
        DPRINT1("Your machine has a SRAT, but NUMA/HotPlug are not supported!\n");
    }

    /* Can there be memory higher than 4GB? */
    if (HalpMaxHotPlugMemoryAddress.HighPart >= 1)
    {
        /* We'll need this for DMA later */
        HalpPhysicalMemoryMayAppearAbove4GB = TRUE;
    }

    /* Setup the ACPI timer */
    HaliAcpiTimerInit(0, 0);

#if !defined(HALP_ARM64)
    PHYSICAL_ADDRESS PhysicalAddress;

    /* Do we have a low stub address yet? */
    if (!HalpLowStubPhysicalAddress.QuadPart)
    {
        /* Allocate it */
        HalpLowStubPhysicalAddress.QuadPart = HalpAllocPhysicalMemory(LoaderBlock,
                                                                      0x100000,
                                                                      HALP_LOW_STUB_SIZE_IN_PAGES,
                                                                      FALSE);
        if (HalpLowStubPhysicalAddress.QuadPart)
        {
            /* Map it */
            HalpLowStub = HalpMapPhysicalMemory64(HalpLowStubPhysicalAddress, HALP_LOW_STUB_SIZE_IN_PAGES);
        }
    }

    /* Grab a page for flushes */
    PhysicalAddress.QuadPart = 0x100000;
    HalpVirtAddrForFlush = HalpMapPhysicalMemory64(PhysicalAddress, 1);
    HalpPteForFlush = HalAddressToPte(HalpVirtAddrForFlush);
#endif

    /* Don't do this again */
    HalpProcessedACPIPhase0 = TRUE;

#if defined(HALP_ARM64)
    HalpAcpiDiscoverArm64Tables(LoaderBlock);
#endif

    /* Setup the boot table */
    HalpInitBootTable(LoaderBlock);

    if (HalpAcpiOverrideAttempted)
    {
        if (HalpAppliedAcpiOverrides)
        {
            DPRINT1("HAL: Applied %lu ACPI override table(s).\n",
                    HalpAppliedAcpiOverrides);
        }
        else
        {
            DPRINT1("HAL: ACPI override tables were supplied but none matched.\n");
        }
    }

    /* Log some ACPI data */
    {
        PLIST_ENTRY NextEntry;
        PCSTR AcpiVersion = NULL;

        /* Find the ACPI version (range) out */
        // v1.0+: Revision is major version.
        // v5.1+: minor_revision is minor version.
        // v6.4+: errata bits are errata version.
        switch (Fadt->Header.Revision)
        {
            case 0: // Should not happen.
                AcpiVersion = "Unknown_0";
                break;
            case 1:
                AcpiVersion = "1.0-1.0b";
                break;
            case 2: // Should not happen.
                AcpiVersion = "Unknown_2";
                break;
            case 3:
                AcpiVersion = "1.5-2.0_C";
                break;
            case 4:
                AcpiVersion = "3.0-4.0_A";
                break;
            case 5:
                if (Fadt->minor_revision == 0)
                    AcpiVersion = "5.0-5.0_B";
                else if (Fadt->minor_revision == 1)
                    AcpiVersion = "5.1-5.1_B";
                break;
            case 6:
                if (Fadt->minor_revision == 0)
                    AcpiVersion = "6.0-6.0_A";
                else if (Fadt->minor_revision == 1)
                    AcpiVersion = "6.1-6.1_A";
                else if (Fadt->minor_revision == 2)
                    AcpiVersion = "6.2-6.2_B";
                else if (Fadt->minor_revision == 3)
                    AcpiVersion = "6.3-6.3_A";
                else if ((Fadt->minor_revision & 0x0F) == 0x04)
                {
                    if ((Fadt->minor_revision & 0xF0) == 0x00)
                        AcpiVersion = "6.4";
                    else if ((Fadt->minor_revision & 0xF0) == 0x10)
                        AcpiVersion = "6.4_A";
                }
                else if (Fadt->minor_revision == 5) // v6.5_A too is documented as errata=0.
                    AcpiVersion = "6.5-6.6";
                break;
        }

        /* Print the ACPI version */
        {
            CHAR Message[256];

            Message[0] = '\0';
            HalpAppendFormatA(Message, sizeof(Message), "ACPI v");
            if (AcpiVersion == NULL)
            {
                // Unknown past values, or newer than v6.6 (documented as 6.5).
                HalpAppendFormatA(Message,
                                  sizeof(Message),
                                  "Unknown_%u_%u",
                                  Fadt->Header.Revision,
                                  Fadt->minor_revision);
            }
            else
            {
                HalpAppendFormatA(Message, sizeof(Message), "%s", AcpiVersion);
            }
            HalpAppendFormatA(Message, sizeof(Message), " detected. Tables:");

            /* List cached tables */
            for (NextEntry = HalpAcpiTableCacheList.Flink;
                 NextEntry != &HalpAcpiTableCacheList;
                 NextEntry = NextEntry->Flink)
            {
                PACPI_CACHED_TABLE CachedTable = CONTAINING_RECORD(NextEntry, ACPI_CACHED_TABLE, Links);

                HalpAppendFormatA(Message,
                                  sizeof(Message),
                                  " [%c%c%c%c]",
                                  CachedTable->Header.Signature & 0x000000FF,
                                 (CachedTable->Header.Signature & 0x0000FF00) >>  8,
                                 (CachedTable->Header.Signature & 0x00FF0000) >> 16,
                                 (CachedTable->Header.Signature & 0xFF000000) >> 24);
            }

            DPRINT1("%s\n", Message);
        }
    }


    /*
     * Identify the ACPI HAL flavor more accurately based on architecture.
     * This is user-visible via HalReportResourceUsage().
     */
#if defined(_M_ARM64) || defined(__aarch64__)
    /* ARM64 always uses GIC (Generic Interrupt Controller) */
    HalName = L"ACPI ARM64-based System";
#else
    if (HalpIsApicInterruptController())
    {
#ifdef _M_AMD64
        HalName = L"ACPI x64-based PC";
#else
        HalName = L"ACPI x86-based PC";
#endif
    }
#endif
    /* Return success */
    return STATUS_SUCCESS;
}

static
VOID
HalpAppendFormatA(
    _Inout_updates_z_(BufferSize) PCHAR Buffer,
    _In_ SIZE_T BufferSize,
    _In_z_ PCSTR Format,
    ...)
{
    SIZE_T Length;
    NTSTATUS Status;
    va_list Args;

    if (BufferSize == 0)
        return;

    Buffer[BufferSize - 1] = '\0';
    Length = strlen(Buffer);
    if (Length >= BufferSize - 1)
        return;

    va_start(Args, Format);
    Status = RtlStringCbVPrintfA(Buffer + Length, BufferSize - Length, Format, Args);
    va_end(Args);

    if (!NT_SUCCESS(Status))
        Buffer[BufferSize - 1] = '\0';
}

/* Helper function to show PCI BAR size */
CODE_SEG("INIT")
static __attribute__((unused)) VOID
ShowSize(ULONGLONG Size, PCHAR Buffer, SIZE_T BufferSize)
{
    if (!Size) return;

    HalpAppendFormatA(Buffer, BufferSize, " [size=");
    if (Size < 1024)
    {
        HalpAppendFormatA(Buffer, BufferSize, "%I64u", Size);
    }
    else if (Size < 1048576)
    {
        HalpAppendFormatA(Buffer, BufferSize, "%I64uK", (Size / 1024));
    }
    else if (Size < 0x80000000ULL)
    {
        HalpAppendFormatA(Buffer, BufferSize, "%I64uM", (Size / 1048576));
    }
    else
    {
        HalpAppendFormatA(Buffer, BufferSize, "%I64u", Size);
    }
    HalpAppendFormatA(Buffer, BufferSize, "]");
}

static PHALP_ACPI_MCFG_ALLOCATION
HalpAcpiFindMcfgAllocation(
    _In_ USHORT Segment,
    _In_ UCHAR BusNumber
    );

BOOLEAN
NTAPI
HalpAcpiAccessConfigEcam(
    _In_ BOOLEAN Write,
    _In_ USHORT Segment,
    _In_ ULONG BusNumber,
    _In_ PCI_SLOT_NUMBER Slot,
    _Inout_updates_bytes_(Length) PVOID Buffer,
    _In_ ULONG Offset,
    _In_ ULONG Length)
{
    PHALP_ACPI_MCFG_ALLOCATION Allocation;
    ULONG AllocationIndex;
    UCHAR State;
    ULONGLONG BusCount;
    ULONGLONG WindowLength;
    ULONGLONG AccessOffset;

    if (HalpAcpiEcamDisabled)
    {
        HalpAcpiRecordEcamEvent(
            HALP_ACPI_ECAM_COVERAGE_DISABLED_GLOBAL,
            "HAL: PCI Express MMCONFIG access requested after ECAM was globally disabled; using legacy configuration space.");
        return FALSE;
    }

    if (!HalpAcpiMcfgAllocations || !HalpAcpiMcfgAllocationCount)
    {
        HalpAcpiRecordEcamEvent(
            HALP_ACPI_ECAM_COVERAGE_NO_TABLE,
            "HAL: PCI Express MMCONFIG unavailable because the ACPI MCFG table is missing or empty.");
        return FALSE;
    }

    if (BusNumber > 0xFF)
    {
        HalpAcpiRecordEcamEvent(
            HALP_ACPI_ECAM_COVERAGE_BUS_TOO_HIGH,
            "HAL: PCI Express MMCONFIG request exceeded the maximum bus number (0xFF); using legacy configuration space.");
        return FALSE;
    }

    if (Offset >= 0x1000)
    {
        HalpAcpiRecordEcamEvent(
            HALP_ACPI_ECAM_COVERAGE_OFFSET_TOO_HIGH,
            "HAL: PCI Express MMCONFIG offset went past the 4KB configuration window.");
        return FALSE;
    }

    if (Length == 0)
    {
        HalpAcpiRecordEcamEvent(HALP_ACPI_ECAM_COVERAGE_ZERO_LENGTH, NULL);
        return TRUE;
    }

    if ((ULONGLONG)Offset + Length > 0x1000)
    {
        HalpAcpiRecordEcamEvent(
            HALP_ACPI_ECAM_COVERAGE_RANGE_OVERRUN,
            "HAL: PCI Express MMCONFIG request crossed a 4KB boundary; reverting to legacy configuration space.");
        return FALSE;
    }

    if (Segment == HALP_ACPI_SEGMENT_ANY)
    {
        HalpAcpiRecordEcamEvent(HALP_ACPI_ECAM_COVERAGE_SEGMENT_ANY, NULL);
    }

    Allocation = HalpAcpiFindMcfgAllocation(Segment, (UCHAR)BusNumber);
    if (!Allocation)
    {
        HalpAcpiRecordEcamEvent(
            HALP_ACPI_ECAM_COVERAGE_NO_ALLOCATION,
            "HAL: PCI Express MMCONFIG has no allocation that covers the requested bus; using legacy configuration space.");
        return FALSE;
    }

    if (HalpAcpiEcamForceLegacySegment != 0xFFFF &&
        Allocation->PciSegment == HalpAcpiEcamForceLegacySegment)
    {
        if (!HalpAcpiEcamForceLegacyLogged)
        {
            CHAR msg[128];
            RtlStringCbPrintfA(msg,
                               sizeof(msg),
                               "HAL: ECAM disabled for segment %u due to firmware decode failure; using legacy configuration space.",
                               Allocation->PciSegment);
            HalpAcpiRecordEcamEvent(HALP_ACPI_ECAM_COVERAGE_FORCED_LEGACY, msg);
            HalpAcpiEcamForceLegacyLogged = TRUE;
        }
        return FALSE;
    }

    AllocationIndex = (ULONG)(Allocation - HalpAcpiMcfgAllocations);
    if (HalpAcpiMcfgSegDisabled && AllocationIndex < HalpAcpiMcfgSegDisabledCount)
    {
        State = HalpAcpiMcfgSegDisabled[AllocationIndex];
        if (State == HALP_ACPI_ECAM_STATE_UNKNOWN)
        {
            if (!HalpAcpiValidateEcamAllocation(AllocationIndex, Allocation))
            {
                HalpAcpiMcfgSegDisabled[AllocationIndex] = HALP_ACPI_ECAM_STATE_DISABLED;
                HalpAcpiRecordEcamEvent(HALP_ACPI_ECAM_COVERAGE_VENDOR_ALL_ONES,
                                        "HAL: PCI Express MMCONFIG decode mismatch; using legacy configuration space.");
                return FALSE;
            }

            HalpAcpiMcfgSegDisabled[AllocationIndex] = HALP_ACPI_ECAM_STATE_WORKING;
        }
        else if (State == HALP_ACPI_ECAM_STATE_DISABLED)
        {
            CHAR msg[128];
            RtlStringCbPrintfA(msg,
                               sizeof(msg),
                               "HAL: ECAM disabled for segment %u; using legacy configuration space.",
                               Allocation->PciSegment);
            HalpAcpiRecordEcamEvent(HALP_ACPI_ECAM_COVERAGE_FORCED_LEGACY, msg);
            return FALSE;
        }
    }

    BusCount = (ULONGLONG)(Allocation->EndBusNumber - Allocation->StartBusNumber + 1);
    WindowLength = BusCount << 20;
    if (!BusCount || !WindowLength)
    {
        HalpAcpiRecordEcamEvent(HALP_ACPI_ECAM_COVERAGE_ZERO_LENGTH, NULL);
        return FALSE;
    }

    AccessOffset = HalpAcpiEcamOffsetInAllocation(Allocation,
                                                  (UCHAR)BusNumber,
                                                  Slot.u.bits.DeviceNumber,
                                                  Slot.u.bits.FunctionNumber,
                                                  Offset);

    if ((AccessOffset + Length) > WindowLength)
    {
        HalpAcpiRecordEcamEvent(
            HALP_ACPI_ECAM_COVERAGE_RANGE_OVERRUN,
            "HAL: PCI Express MMCONFIG request exceeded the allocation window; using legacy configuration space.");
        return FALSE;
    }

    if (Write)
    {
        HalpAcpiWriteEcamBytes(AllocationIndex,
                               Allocation,
                               BusNumber,
                               Slot,
                               Buffer,
                               Offset,
                               Length);
        HalpAcpiRecordEcamEvent(HALP_ACPI_ECAM_COVERAGE_USED, NULL);
        return TRUE;
    }

    HalpAcpiReadEcamBytes(AllocationIndex,
                          Allocation,
                          BusNumber,
                          Slot,
                          Offset,
                          Buffer,
                          Length);

    if (Allocation->PciSegment == 0 &&
        Offset == 0 &&
        Length >= sizeof(USHORT) &&
        (UCHAR)BusNumber == Allocation->StartBusNumber &&
        Slot.u.AsULONG == 0)
    {
        USHORT Vendor = *(UNALIGNED PUSHORT)Buffer;
        if (Vendor == 0xFFFF || Vendor == 0x0000)
        {
            DPRINT1("HAL: PCI ECAM anchor vendor all-ones/zero seg=%u bus=%02lu\n",
                    Allocation->PciSegment,
                    BusNumber);
            return FALSE;
        }
    }

    HalpAcpiRecordEcamEvent(HALP_ACPI_ECAM_COVERAGE_USED, NULL);
    return TRUE;
}

static PHALP_ACPI_MCFG_ALLOCATION
HalpAcpiFindMcfgAllocation(
    _In_ USHORT Segment,
    _In_ UCHAR BusNumber)
{
    ULONG Index;

    if (!HalpAcpiMcfgAllocations || !HalpAcpiMcfgAllocationCount)
    {
        return NULL;
    }

    for (Index = 0; Index < HalpAcpiMcfgAllocationCount; ++Index)
    {
        PHALP_ACPI_MCFG_ALLOCATION Allocation;

        Allocation = &HalpAcpiMcfgAllocations[Index];
        if ((Segment != HALP_ACPI_SEGMENT_ANY) &&
            (Allocation->PciSegment != Segment))
        {
            continue;
        }

        if (BusNumber < Allocation->StartBusNumber ||
            BusNumber > Allocation->EndBusNumber)
        {
            continue;
        }

        return Allocation;
    }

    return NULL;
}

PHALP_ACPI_MCFG_ALLOCATION
NTAPI
HalpAcpiGetMcfgAllocation(
    _In_ USHORT Segment,
    _In_ UCHAR BusNumber)
{
    PHALP_ACPI_MCFG_ALLOCATION Allocation;
    ULONG AllocationIndex;

    Allocation = HalpAcpiFindMcfgAllocation(Segment, BusNumber);
    if (!Allocation)
    {
        return NULL;
    }

    AllocationIndex = (ULONG)(Allocation - HalpAcpiMcfgAllocations);
    if (HalpAcpiMcfgSegDisabled && AllocationIndex < HalpAcpiMcfgSegDisabledCount &&
        HalpAcpiMcfgSegDisabled[AllocationIndex] == HALP_ACPI_ECAM_STATE_DISABLED)
    {
        return NULL;
    }

    if (HalpAcpiEcamForceLegacySegment != 0xFFFF &&
        Allocation->PciSegment == HalpAcpiEcamForceLegacySegment)
    {
        return NULL;
    }

    return Allocation;
}

BOOLEAN
NTAPI
HalpAcpiGetEcamAddress(
    _In_ USHORT Segment,
    _In_ UCHAR BusNumber,
    _In_ UCHAR DeviceNumber,
    _In_ UCHAR FunctionNumber,
    _In_ ULONG RegisterOffset,
    _Out_ PPHYSICAL_ADDRESS Address)
{
    PHALP_ACPI_MCFG_ALLOCATION Allocation;
    ULONGLONG Base;

    if (!Address)
    {
        return FALSE;
    }

    Allocation = HalpAcpiGetMcfgAllocation(Segment, BusNumber);
    if (!Allocation)
    {
        return FALSE;
    }

    if (DeviceNumber >= PCI_MAX_DEVICES ||
        FunctionNumber >= PCI_MAX_FUNCTION ||
        RegisterOffset >= 0x1000)
    {
        return FALSE;
    }

    Base = Allocation->BaseAddress;
    Base += ((ULONGLONG)(BusNumber - Allocation->StartBusNumber) << 20);
    Base += ((ULONGLONG)DeviceNumber << 15);
    Base += ((ULONGLONG)FunctionNumber << 12);
    Base += RegisterOffset;

    Address->QuadPart = Base;
    return TRUE;
}

/*
 * ARM64-specific PCI configuration space access functions.
 * ARM64 uses only ECAM (PCIe memory-mapped configuration) - there is no
 * legacy I/O port-based PCI configuration mechanism on ARM64.
 */
#if defined(HALP_ARM64)

/* ARM64 stub for PCI stubs initialization - no legacy PCI on ARM64 */
CODE_SEG("INIT")
static
VOID
NTAPI
HalpInitializePciStubsArm64(VOID)
{
    /* ARM64 uses memory-mapped PCI config space only; no legacy PCI initialization needed */
    DPRINT("HAL: ARM64 PCI stubs initialized (ECAM-only mode)\n");
}

/* ARM64 stub for NMI crash flag - not applicable on ARM64 */
CODE_SEG("INIT")
static
VOID
NTAPI
HalpGetNMICrashFlagArm64(VOID)
{
    /* NMI crash flag is x86-specific; ARM64 uses different mechanisms */
}

/* ARM64-specific Phase0 PCI config read using ECAM only */
CODE_SEG("INIT")
static
ULONG
HalpPhase0GetPciDataByOffsetArm64(
    _In_ ULONG Bus,
    _In_ PCI_SLOT_NUMBER PciSlot,
    _Out_writes_bytes_all_(Length) PVOID Buffer,
    _In_ ULONG Offset,
    _In_ ULONG Length)
{
    /*
     * ARM64 has no legacy PCI configuration mechanism (CF8/CFC ports).
     * All PCI configuration space access must use a firmware-published
     * memory-mapped config-space base (MCFG or ACPI root-bridge _CBA).
     */
    if (Length == 0)
    {
        return 0;
    }

    if (HalpArm64AccessPciConfigSpace(FALSE,
                                      HALP_ACPI_SEGMENT_ANY,
                                      Bus,
                                      PciSlot,
                                      Buffer,
                                      Offset,
                                      Length))
    {
        return Length;
    }

    /* ECAM access failed - fill with 0xFF (device not present) */
    RtlFillMemory(Buffer, Length, 0xFF);
    return Length;
}

/* ARM64-specific Phase0 PCI config write using ECAM only */
CODE_SEG("INIT")
static
ULONG
HalpPhase0SetPciDataByOffsetArm64(
    _In_ ULONG Bus,
    _In_ PCI_SLOT_NUMBER PciSlot,
    _In_reads_bytes_(Length) PVOID Buffer,
    _In_ ULONG Offset,
    _In_ ULONG Length)
{
    /*
     * ARM64 has no legacy PCI configuration mechanism (CF8/CFC ports).
     * All PCI configuration space access must use a firmware-published
     * memory-mapped config-space base (MCFG or ACPI root-bridge _CBA).
     */
    if (Length == 0)
    {
        return 0;
    }

    if (HalpArm64AccessPciConfigSpace(TRUE,
                                      HALP_ACPI_SEGMENT_ANY,
                                      Bus,
                                      PciSlot,
                                      Buffer,
                                      Offset,
                                      Length))
    {
        return Length;
    }

    /* ECAM access failed */
    return 0;
}

/*
 * ARM64 GSI diagnostic structures - ARM64 uses GIC for interrupt routing,
 * not the x86 GSI (Global System Interrupt) model. Provide stubs.
 */
typedef struct _HALP_PCI_GSI_DIAG
{
    BOOLEAN FromFirmware;
    USHORT Segment;
    UCHAR Bus;
    UCHAR Device;
    UCHAR Function;
    UCHAR Pin;
} HALP_PCI_GSI_DIAG, *PHALP_PCI_GSI_DIAG;

static __inline
BOOLEAN
HalpPciDescribeGsi(
    _In_ ULONG Gsi,
    _Out_ PHALP_PCI_GSI_DIAG Diag)
{
    /* ARM64 uses GIC, not GSI - always return FALSE */
    UNREFERENCED_PARAMETER(Gsi);
    if (Diag)
    {
        RtlZeroMemory(Diag, sizeof(*Diag));
    }
    return FALSE;
}

/* Macros to use ARM64-specific functions */
#define HalpInitializePciStubs() HalpInitializePciStubsArm64()
#define HalpGetNMICrashFlag() HalpGetNMICrashFlagArm64()
#define HalpPhase0GetPciDataByOffset HalpPhase0GetPciDataByOffsetArm64
#define HalpPhase0SetPciDataByOffset HalpPhase0SetPciDataByOffsetArm64

#endif /* HALP_ARM64 */

/* These includes provide the PCI device/vendor lookup tables */
#define NEWLINE "\n"
#include "pci_classes.h"
#include "pci_vendors.h"

CODE_SEG("INIT")
static
VOID
NTAPI
HalpDebugPciDumpCapabilitiesAcpi(
    _In_ ULONG BusNumber,
    _In_ PCI_SLOT_NUMBER PciSlot,
    _In_ UCHAR HeaderType,
    _In_ PPCI_COMMON_CONFIG PciData)
{
    PCI_CAPABILITIES_HEADER Header;
    UCHAR CapabilityPointer;
    ULONG GuardCount;
    ULONG Visited[8];
    BOOLEAN IsPcie;

    IsPcie = FALSE;
    RtlZeroMemory(Visited, sizeof(Visited));

    if (!(PciData->Status & PCI_STATUS_CAPABILITIES_LIST))
    {
        return;
    }

    switch (HeaderType)
    {
        case PCI_DEVICE_TYPE:
            CapabilityPointer = PciData->u.type0.CapabilitiesPtr;
            break;

        case PCI_BRIDGE_TYPE:
            CapabilityPointer = PciData->u.type1.CapabilitiesPtr;
            break;

        case PCI_CARDBUS_BRIDGE_TYPE:
            CapabilityPointer = PciData->u.type2.CapabilitiesPtr;
            break;

        default:
            CapabilityPointer = 0;
            break;
    }

    GuardCount = 0;
    while (CapabilityPointer >= 0x40 &&
           GuardCount++ < 48)
    {
        ULONG Index;
        ULONG Mask;

        CapabilityPointer &= (UCHAR)~0x3;

        Index = CapabilityPointer / 4;
        Mask = 1u << (Index & 31);
        if (Visited[Index >> 5] & Mask)
        {
            break;
        }
        Visited[Index >> 5] |= Mask;

        RtlZeroMemory(&Header, sizeof(Header));
        HalpPhase0GetPciDataByOffset(BusNumber,
                                     PciSlot,
                                     &Header,
                                     CapabilityPointer,
                                     sizeof(Header));

        if (Header.CapabilityID == 0 ||
            Header.CapabilityID == 0xFF ||
            Header.Next == CapabilityPointer)
        {
            break;
        }

        switch (Header.CapabilityID)
        {
            case PCI_CAPABILITY_ID_POWER_MANAGEMENT:
            {
                USHORT Pmc;

                Pmc = 0;
                HalpPhase0GetPciDataByOffset(BusNumber,
                                             PciSlot,
                                             &Pmc,
                                             (ULONG)CapabilityPointer + 2,
                                             sizeof(Pmc));
                DbgPrint("\tCapabilities: [%02x] Power Management version %u\n",
                         CapabilityPointer,
                         (ULONG)(Pmc & 0x7));
                break;
            }

            case PCI_CAPABILITY_ID_MSI:
            {
                USHORT Control;
                UCHAR MultipleCapable;
                UCHAR MultipleEnabled;

                Control = 0;
                HalpPhase0GetPciDataByOffset(BusNumber,
                                             PciSlot,
                                             &Control,
                                             (ULONG)CapabilityPointer + 2,
                                             sizeof(Control));

                MultipleCapable = (UCHAR)((Control >> 1) & 0x7);
                MultipleEnabled = (UCHAR)((Control >> 4) & 0x7);
                if (MultipleEnabled > MultipleCapable)
                {
                    MultipleEnabled = MultipleCapable;
                }

                DbgPrint("\tCapabilities: [%02x] MSI: Enable%c Count=%lu/%lu Maskable%c 64bit%c\n",
                         CapabilityPointer,
                         (Control & 0x0001) ? '+' : '-',
                         1ul << MultipleEnabled,
                         1ul << MultipleCapable,
                         (Control & 0x0100) ? '+' : '-',
                         (Control & 0x0080) ? '+' : '-');
                break;
            }

            case PCI_CAPABILITY_ID_PCI_EXPRESS:
            {
                USHORT PcieCap;
                UCHAR DeviceType;
                UCHAR MessageNumber;

                IsPcie = TRUE;

                PcieCap = 0;
                HalpPhase0GetPciDataByOffset(BusNumber,
                                             PciSlot,
                                             &PcieCap,
                                             (ULONG)CapabilityPointer + 2,
                                             sizeof(PcieCap));

                DeviceType = (UCHAR)((PcieCap >> 4) & 0xF);
                MessageNumber = (UCHAR)((PcieCap >> 9) & 0x1F);

                DbgPrint("\tCapabilities: [%02x] Express %s, MSI %02u\n",
                         CapabilityPointer,
                         HalpPciExpressDeviceTypeName(DeviceType),
                         (ULONG)MessageNumber);
                break;
            }

            case PCI_CAPABILITY_ID_MSIX:
            {
                USHORT Control;
                ULONG TableSize;

                Control = 0;
                HalpPhase0GetPciDataByOffset(BusNumber,
                                             PciSlot,
                                             &Control,
                                             (ULONG)CapabilityPointer + 2,
                                             sizeof(Control));

                TableSize = (ULONG)(Control & 0x07FF) + 1;

                DbgPrint("\tCapabilities: [%02x] MSI-X: Enable%c Count=%lu Masked%c\n",
                         CapabilityPointer,
                         (Control & 0x8000) ? '+' : '-',
                         TableSize,
                         (Control & 0x4000) ? '+' : '-');
                break;
            }

            default:
                DbgPrint("\tCapabilities: [%02x] Capability ID %02x\n",
                         CapabilityPointer,
                         (ULONG)Header.CapabilityID);
                break;
        }

        CapabilityPointer = Header.Next;
    }

    if (!IsPcie)
    {
        return;
    }

    {
        USHORT Offset;
        ULONG ExtVisited[32];

        Offset = 0x100;
        RtlZeroMemory(ExtVisited, sizeof(ExtVisited));
        GuardCount = 0;

        while (Offset >= 0x100 &&
               Offset < 0x1000 &&
               GuardCount++ < 64)
        {
            ULONG ExtHeader;
            USHORT CapabilityId;
            USHORT NextOffset;
            ULONG Index;
            ULONG Mask;

            Index = Offset / 4;
            Mask = 1u << (Index & 31);
            if (ExtVisited[Index >> 5] & Mask)
            {
                break;
            }
            ExtVisited[Index >> 5] |= Mask;

            ExtHeader = 0;
            HalpPhase0GetPciDataByOffset(BusNumber,
                                         PciSlot,
                                         &ExtHeader,
                                         Offset,
                                         sizeof(ExtHeader));

            if (ExtHeader == 0 || ExtHeader == 0xFFFFFFFF)
            {
                break;
            }

            CapabilityId = (USHORT)(ExtHeader & 0xFFFF);
            if (CapabilityId == 0 || CapabilityId == 0xFFFF)
            {
                break;
            }

            NextOffset = (USHORT)((ExtHeader >> 20) & 0xFFF);

            switch (CapabilityId)
            {
                case 0x0001:
                    DbgPrint("\tCapabilities: [%03x] Advanced Error Reporting\n", Offset);
                    break;

                case 0x0003:
                {
                    ULONG SerialLow;
                    ULONG SerialHigh;
                    ULONGLONG Serial;
                    UCHAR B0, B1, B2, B3, B4, B5, B6, B7;

                    SerialLow = 0;
                    SerialHigh = 0;
                    HalpPhase0GetPciDataByOffset(BusNumber,
                                                 PciSlot,
                                                 &SerialLow,
                                                 Offset + 4,
                                                 sizeof(SerialLow));
                    HalpPhase0GetPciDataByOffset(BusNumber,
                                                 PciSlot,
                                                 &SerialHigh,
                                                 Offset + 8,
                                                 sizeof(SerialHigh));

                    Serial = ((ULONGLONG)SerialHigh << 32) | SerialLow;
                    B0 = (UCHAR)(Serial >> 56);
                    B1 = (UCHAR)(Serial >> 48);
                    B2 = (UCHAR)(Serial >> 40);
                    B3 = (UCHAR)(Serial >> 32);
                    B4 = (UCHAR)(Serial >> 24);
                    B5 = (UCHAR)(Serial >> 16);
                    B6 = (UCHAR)(Serial >> 8);
                    B7 = (UCHAR)(Serial);

                    DbgPrint("\tCapabilities: [%03x] Device Serial Number %02x-%02x-%02x-%02x-%02x-%02x-%02x-%02x\n",
                             Offset,
                             (ULONG)B0,
                             (ULONG)B1,
                             (ULONG)B2,
                             (ULONG)B3,
                             (ULONG)B4,
                             (ULONG)B5,
                             (ULONG)B6,
                             (ULONG)B7);
                    break;
                }

                default:
                    DbgPrint("\tCapabilities: [%03x] Extended Capability ID %04x\n",
                             Offset,
                             (ULONG)CapabilityId);
                    break;
            }

            if (NextOffset == 0 || NextOffset == Offset || (NextOffset & 0x3))
            {
                break;
            }

            Offset = NextOffset;
        }
    }
}

/* Enhanced PCI device enumeration with rich output */
CODE_SEG("INIT")
static VOID
HalpDebugPciDumpBusAcpi(
    IN ULONG BusNumber,
    IN PCI_SLOT_NUMBER PciSlot,
    IN PPCI_COMMON_CONFIG PciData)
{
    PCHAR p, ClassName, Boundary, SubClassName, VendorName, ProductName, SubVendorName;
    UCHAR HeaderType;
    ULONG Length;
    CHAR LookupString[16] = "";
    CHAR bSubClassName[64] = "Unknown";
    CHAR bVendorName[64] = "";
    CHAR bProductName[128] = "Unknown device";
    CHAR bSubVendorName[128] = "Unknown";
    BOOLEAN HasSubsystemIds;
    ULONG b;
    ULONG OriginalBar, PciBar;

    HeaderType = (PciData->HeaderType & ~PCI_MULTIFUNCTION);
    HasSubsystemIds = TRUE;

    /* Isolate the class name */
    sprintf(LookupString, "C %02x  ", PciData->BaseClass);
    ClassName = strstr((PCHAR)ClassTable, LookupString);
    if (ClassName)
    {
        /* Isolate the subclass name */
        ClassName += strlen("C 00  ");
        Boundary = strstr(ClassName, NEWLINE "C ");
        sprintf(LookupString, NEWLINE "\t%02x  ", PciData->SubClass);
        SubClassName = strstr(ClassName, LookupString);
        if (Boundary && SubClassName > Boundary)
        {
            SubClassName = NULL;
        }
        if (!SubClassName)
        {
            SubClassName = ClassName;
        }
        else
        {
            SubClassName += strlen(NEWLINE "\t00  ");
        }
        /* Copy the subclass into our buffer */
        p = strpbrk(SubClassName, NEWLINE);
        if (p)
        {
            Length = p - SubClassName;
            Length = min(Length, sizeof(bSubClassName) - 1);
            strncpy(bSubClassName, SubClassName, Length);
            bSubClassName[Length] = '\0';
        }
    }

    /* Isolate the vendor name */
    sprintf(LookupString, NEWLINE "%04x  ", PciData->VendorID);
    VendorName = strstr((PCHAR)VendorTable, LookupString);
    if (VendorName)
    {
        /* Copy the vendor name into our buffer */
        VendorName += strlen(NEWLINE "0000  ");
        p = strpbrk(VendorName, NEWLINE);
        if (p)
        {
            Length = p - VendorName;
            Length = min(Length, sizeof(bVendorName) - 1);
            strncpy(bVendorName, VendorName, Length);
            bVendorName[Length] = '\0';
            p += strlen(NEWLINE);
            while (*p == '\t' || *p == '#')
            {
                p = strpbrk(p, NEWLINE);
                if (!p) break;
                p += strlen(NEWLINE);
            }
            Boundary = p;

            /* Isolate the product name */
            sprintf(LookupString, "\t%04x  ", PciData->DeviceID);
            ProductName = strstr(VendorName, LookupString);
            if (Boundary && ProductName >= Boundary)
            {
                ProductName = NULL;
            }
            if (ProductName)
            {
                /* Copy the product name into our buffer */
                ProductName += strlen("\t0000  ");
                p = strpbrk(ProductName, NEWLINE);
                if (p)
                {
                    Length = p - ProductName;
                    Length = min(Length, sizeof(bProductName) - 1);
                    strncpy(bProductName, ProductName, Length);
                    bProductName[Length] = '\0';
                    p += strlen(NEWLINE);
                    while ((*p == '\t' && *(p + 1) == '\t') || *p == '#')
                    {
                        p = strpbrk(p, NEWLINE);
                        if (!p) break;
                        p += strlen(NEWLINE);
                    }
                    Boundary = p;
            SubVendorName = NULL;

            if (HeaderType == PCI_DEVICE_TYPE)
            {
                if ((PciData->u.type0.SubVendorID == 0) &&
                    (PciData->u.type0.SubSystemID == 0))
                {
                    HasSubsystemIds = FALSE;
                }

                /* Isolate the subvendor and subsystem name */
                if (HasSubsystemIds)
                {
                    sprintf(LookupString,
                            "\t\t%04x %04x  ",
                            PciData->u.type0.SubVendorID,
                            PciData->u.type0.SubSystemID);
                    SubVendorName = strstr(ProductName, LookupString);
                    if (Boundary && SubVendorName >= Boundary)
                    {
                        SubVendorName = NULL;
                    }
                }
            }
            if (SubVendorName)
            {
                /* Copy the subvendor name into our buffer */
                        SubVendorName += strlen("\t\t0000 0000  ");
                        p = strpbrk(SubVendorName, NEWLINE);
                        if (p)
                        {
                            Length = p - SubVendorName;
                            Length = min(Length, sizeof(bSubVendorName) - 1);
                            strncpy(bSubVendorName, SubVendorName, Length);
                            bSubVendorName[Length] = '\0';
                        }
                    }
                }
            }
        }
    }

    /* Print out the device information */
    DbgPrint("%02x:%02x.%x %s [%02x%02x]: %s %s [%04x:%04x] (rev %02x)\n",
             BusNumber,
             PciSlot.u.bits.DeviceNumber,
             PciSlot.u.bits.FunctionNumber,
             bSubClassName,
             PciData->BaseClass,
             PciData->SubClass,
             bVendorName,
             bProductName,
             PciData->VendorID,
             PciData->DeviceID,
             PciData->RevisionID);

    if (HeaderType == PCI_DEVICE_TYPE)
    {
        if (HasSubsystemIds)
        {
            DbgPrint("\tSubsystem: %s [%04x:%04x]\n",
                     bSubVendorName,
                     PciData->u.type0.SubVendorID,
                     PciData->u.type0.SubSystemID);
        }
        else
        {
            DbgPrint("\tSubsystem: (not provided)\n");
        }
    }

    /* Print out and decode flags */
    {
        CHAR FlagsLine[256];
        HALP_PCI_GSI_DIAG GsiDiag;
        BOOLEAN HasGsi = FALSE;

        FlagsLine[0] = '\0';
        HalpAppendFormatA(FlagsLine, sizeof(FlagsLine), "\tFlags:");
        if (PciData->Command & PCI_ENABLE_BUS_MASTER) HalpAppendFormatA(FlagsLine, sizeof(FlagsLine), " bus master,");
        if (PciData->Status & PCI_STATUS_66MHZ_CAPABLE) HalpAppendFormatA(FlagsLine, sizeof(FlagsLine), " 66MHz,");
        if ((PciData->Status & PCI_STATUS_DEVSEL) == 0x000) HalpAppendFormatA(FlagsLine, sizeof(FlagsLine), " fast devsel,");
        if ((PciData->Status & PCI_STATUS_DEVSEL) == 0x200) HalpAppendFormatA(FlagsLine, sizeof(FlagsLine), " medium devsel,");
        if ((PciData->Status & PCI_STATUS_DEVSEL) == 0x400) HalpAppendFormatA(FlagsLine, sizeof(FlagsLine), " slow devsel,");
        if ((PciData->Status & PCI_STATUS_DEVSEL) == 0x600) HalpAppendFormatA(FlagsLine, sizeof(FlagsLine), " unknown devsel,");
        HalpAppendFormatA(FlagsLine, sizeof(FlagsLine), " latency %d", PciData->LatencyTimer);

        if ((HeaderType == PCI_DEVICE_TYPE) &&
            (PciData->u.type0.InterruptLine != 0) &&
            (PciData->u.type0.InterruptLine != 0xFF) &&
            HalpPciDescribeGsi((ULONG)PciData->u.type0.InterruptLine, &GsiDiag))
        {
            HasGsi = TRUE;
        }

        if (PciData->u.type0.InterruptPin != 0 &&
            PciData->u.type0.InterruptLine != 0 &&
            PciData->u.type0.InterruptLine != 0xFF)
        {
            HalpAppendFormatA(FlagsLine,
                              sizeof(FlagsLine),
                              ", IRQ %02d",
                              PciData->u.type0.InterruptLine);
        }
        else if (PciData->u.type0.InterruptPin != 0)
        {
            HalpAppendFormatA(FlagsLine, sizeof(FlagsLine), ", IRQ assignment required");
        }

        DbgPrint("%s\n", FlagsLine);

        if (HasGsi)
        {
            DbgPrint("\tInterrupt: line %02u -> GSI %u%s (seg %u bus %u dev %u fn %u pin IN%c)\n",
                     PciData->u.type0.InterruptLine,
                     (ULONG)PciData->u.type0.InterruptLine,
                     GsiDiag.FromFirmware ? " from firmware" : "",
                     (ULONG)GsiDiag.Segment,
                     (ULONG)GsiDiag.Bus,
                     (ULONG)GsiDiag.Device,
                     (ULONG)GsiDiag.Function,
                     (GsiDiag.Pin >= 1 && GsiDiag.Pin <= 4) ? ('A' + GsiDiag.Pin - 1) : '?');
        }
    }

    if (HeaderType == PCI_BRIDGE_TYPE)
    {
        CHAR BridgeLine[256];

        BridgeLine[0] = '\0';
        HalpAppendFormatA(BridgeLine, sizeof(BridgeLine), "\tBridge:");
        HalpAppendFormatA(BridgeLine,
                          sizeof(BridgeLine),
                          " primary bus %d,",
                          PciData->u.type1.PrimaryBus);
        HalpAppendFormatA(BridgeLine,
                          sizeof(BridgeLine),
                          " secondary bus %d,",
                          PciData->u.type1.SecondaryBus);
        HalpAppendFormatA(BridgeLine,
                          sizeof(BridgeLine),
                          " subordinate bus %d,",
                          PciData->u.type1.SubordinateBus);
        HalpAppendFormatA(BridgeLine,
                          sizeof(BridgeLine),
                          " secondary latency %d",
                          PciData->u.type1.SecondaryLatency);
        DbgPrint("%s\n", BridgeLine);
    }
    /* Scan and display BARs (Base Address Registers) */
    for (b = 0; b < (HeaderType == PCI_DEVICE_TYPE ? PCI_TYPE0_ADDRESSES : PCI_TYPE1_ADDRESSES); b++)
    {
        ULONGLONG BaseAddress;
        ULONGLONG Mask;
        ULONGLONG BarSize;
        BOOLEAN IsIo;
        BOOLEAN Is64Bit;
        BOOLEAN Prefetch;
        ULONG Offset;
        ULONG OriginalLow;
        ULONG OriginalHigh;
        ULONG MaskLow;
        ULONG MaskHigh;

        if (HeaderType == PCI_CARDBUS_BRIDGE_TYPE)
            break;

        OriginalLow = PciData->u.type0.BaseAddresses[b];
        if (OriginalLow == 0)
            continue;

        Offset = FIELD_OFFSET(PCI_COMMON_CONFIG, u.type0.BaseAddresses[b]);
        OriginalBar = OriginalLow;

        PciBar = 0xFFFFFFFF;
        HalpPhase0SetPciDataByOffset(BusNumber, PciSlot, &PciBar, Offset, sizeof(ULONG));
        HalpPhase0GetPciDataByOffset(BusNumber, PciSlot, &PciBar, Offset, sizeof(ULONG));
        MaskLow = PciBar;

        HalpPhase0SetPciDataByOffset(BusNumber, PciSlot, &OriginalBar, Offset, sizeof(ULONG));

        IsIo = ((OriginalLow & PCI_ADDRESS_IO_SPACE) != 0);
        Is64Bit = FALSE;
        Prefetch = FALSE;
        OriginalHigh = 0;
        MaskHigh = 0;

        if (!IsIo)
        {
            Prefetch = ((OriginalLow & PCI_ADDRESS_MEMORY_PREFETCHABLE) != 0);
            if (((OriginalLow & PCI_ADDRESS_MEMORY_TYPE_MASK) == PCI_TYPE_64BIT) &&
                (b + 1 < (HeaderType == PCI_DEVICE_TYPE ? PCI_TYPE0_ADDRESSES : PCI_TYPE1_ADDRESSES)))
            {
                ULONG ProbeHigh = 0xFFFFFFFF;

                Is64Bit = TRUE;
                OriginalHigh = PciData->u.type0.BaseAddresses[b + 1];

                HalpPhase0SetPciDataByOffset(BusNumber,
                                             PciSlot,
                                             &ProbeHigh,
                                             Offset + sizeof(ULONG),
                                             sizeof(ULONG));
                HalpPhase0GetPciDataByOffset(BusNumber,
                                             PciSlot,
                                             &ProbeHigh,
                                             Offset + sizeof(ULONG),
                                             sizeof(ULONG));
                MaskHigh = ProbeHigh;

                HalpPhase0SetPciDataByOffset(BusNumber,
                                             PciSlot,
                                             &OriginalHigh,
                                             Offset + sizeof(ULONG),
                                             sizeof(ULONG));
            }
        }

        if (IsIo)
        {
            BaseAddress = (ULONGLONG)(OriginalLow & PCI_ADDRESS_IO_ADDRESS_MASK);
            Mask = (ULONGLONG)(MaskLow & PCI_ADDRESS_IO_ADDRESS_MASK);
            BarSize = Mask ? (Mask & (0ULL - Mask)) : 0;

            {
                CHAR BarLine[256];

                BarLine[0] = '\0';
                HalpAppendFormatA(BarLine,
                                  sizeof(BarLine),
                                  "\tI/O ports at %04lx",
                                  (ULONG)BaseAddress);
                ShowSize(BarSize, BarLine, sizeof(BarLine));
                DbgPrint("%s\n", BarLine);
            }
        }
        else
        {
            BaseAddress = (ULONGLONG)(OriginalLow & PCI_ADDRESS_MEMORY_ADDRESS_MASK);
            if (Is64Bit)
            {
                BaseAddress |= ((ULONGLONG)OriginalHigh << 32);
                Mask = ((ULONGLONG)MaskHigh << 32) | MaskLow;
            }
            else
            {
                Mask = (ULONGLONG)MaskLow;
            }

            Mask &= 0xFFFFFFFFFFFFFFF0ULL;
            BarSize = Mask ? (Mask & (0ULL - Mask)) : 0;

            {
                CHAR BarLine[256];

                BarLine[0] = '\0';
                if (Is64Bit)
                {
                    HalpAppendFormatA(BarLine,
                                      sizeof(BarLine),
                                      "\tMemory at %I64x (64-bit, %sprefetchable)",
                                      BaseAddress,
                                      Prefetch ? "" : "non-");
                }
                else
                {
                    HalpAppendFormatA(BarLine,
                                      sizeof(BarLine),
                                      "\tMemory at %08lx (32-bit, %sprefetchable)",
                                      (ULONG)BaseAddress,
                                      Prefetch ? "" : "non-");
                }
                ShowSize(BarSize, BarLine, sizeof(BarLine));
                DbgPrint("%s\n", BarLine);
            }
        }

        if (Is64Bit)
            b++;
    }

    if (HeaderType == PCI_DEVICE_TYPE && PciData->u.type0.ROMBaseAddress)
    {
        ULONGLONG RomSize;
        ULONGLONG Mask;
        ULONG Offset;
        ULONG MaskValue;
        CHAR RomLine[256];

        OriginalBar = PciData->u.type0.ROMBaseAddress;
        Offset = FIELD_OFFSET(PCI_COMMON_CONFIG, u.type0.ROMBaseAddress);

        PciBar = 0xFFFFFFFE;
        HalpPhase0SetPciDataByOffset(BusNumber, PciSlot, &PciBar, Offset, sizeof(ULONG));
        MaskValue = 0;
        HalpPhase0GetPciDataByOffset(BusNumber, PciSlot, &MaskValue, Offset, sizeof(ULONG));
        HalpPhase0SetPciDataByOffset(BusNumber, PciSlot, &OriginalBar, Offset, sizeof(ULONG));

        Mask = (ULONGLONG)(MaskValue & PCI_ADDRESS_ROM_ADDRESS_MASK);
        RomSize = Mask ? (Mask & (0ULL - Mask)) : 0;

        RomLine[0] = '\0';
        HalpAppendFormatA(RomLine,
                          sizeof(RomLine),
                          "\tExpansion ROM at %08lx [%s]",
                          OriginalBar & PCI_ADDRESS_ROM_ADDRESS_MASK,
                          (OriginalBar & PCI_ROMADDRESS_ENABLED) ? "enabled" : "disabled");
        ShowSize(RomSize, RomLine, sizeof(RomLine));
        DbgPrint("%s\n", RomLine);
    }

		    HalpDebugPciDumpCapabilitiesAcpi(BusNumber, PciSlot, HeaderType, PciData);
		}

CODE_SEG("INIT")
static
VOID
HalpAcpiEnumeratePciBusDebug(VOID)
	{
	    PCI_COMMON_CONFIG PciConfig;
	    PCI_SLOT_NUMBER PciSlot;
	    ULONG BusNumber, DeviceNumber, FunctionNumber;
	    ULONG VendorId;
	    USHORT VendorWord;
	    LONG EcamFlags;
	    BOOLEAN ForcedLegacy;

    /* Make sure legacy handlers exist if ECAM access is disabled */
    /* Setup the PCI stub support */
    HalpInitializePciStubs();

#if !defined(HALP_ARM64)
    /* Force legacy PCI configuration mechanism 1 to be enabled (x86/amd64 only) */
    WRITE_PORT_UCHAR((PUCHAR)(ULONG_PTR)0xCFB, 0x01);
#endif

    /* Set the NMI crash flag */
    HalpGetNMICrashFlag();

    /* Print PCI bus enumeration header */
    DbgPrint("\n====== PCI BUS HARDWARE DETECTION (ACPI HAL) =======\n\n");

    EcamFlags = HalpAcpiEcamCoverageFlags;
    ForcedLegacy = (EcamFlags & HALP_ACPI_ECAM_COVERAGE_FORCED_LEGACY) != 0;

#if defined(HALP_ARM64)
    if (!HalpArm64HasPciConfigSpaceBackend())
    {
        HalpPciLogEcamCoverage();
        DbgPrint("\n====== END PCI BUS DETECTION =======\n\n");
        return;
    }
#endif

    /* Enumerate all PCI buses */
    for (BusNumber = 0; BusNumber < 256; BusNumber++)
    {
        BOOLEAN BusHadAnyDevice = FALSE;

        /* Try to read from bus - if it fails, still try all slots for bus 0 */
        PciSlot.u.AsULONG = 0;
        VendorId = 0xFFFFFFFF;
        VendorWord = 0xFFFF;
        HalpPhase0GetPciDataByOffset(BusNumber,
                                     PciSlot,
                                     &VendorId,
                                     0,
                                     sizeof(VendorId));

        if (!HalpPciVendorIdLooksSane(VendorId, (USHORT)(VendorId & 0xFFFF)))
        {
            HalpPhase0GetPciDataByOffset(BusNumber,
                                         PciSlot,
                                         &VendorWord,
                                         0,
                                         sizeof(VendorWord));

            if (HalpPciVendorIdLooksSane(0xFFFFFFFF, VendorWord))
            {
                VendorId = VendorWord;
            }
        }

        if (!HalpPciVendorIdLooksSane(VendorId, (USHORT)VendorId))
        {
            if ((BusNumber == 0) && ForcedLegacy)
            {
                DPRINT("HAL: Bus 0 vendor probe returned 0x%08lx/0x%04x after firmware-forced legacy mode; continuing scan.\n",
                       VendorId,
                       VendorWord);
            }
            else
            {
                DPRINT1("HAL: Legacy config probe failed for bus %u (DWORD vendor=0x%08lx, WORD vendor=0x%04x)\n",
                        BusNumber,
                        VendorId,
                        VendorWord);
            }
            /* If not bus 0, assume no more buses and stop */
            if (BusNumber != 0)
            {
                break;
            }
            /* For bus 0, continue scanning all devices/functions to see if anyone responds */
        }

	        /* Enumerate all devices on this bus */
	        for (DeviceNumber = 0; DeviceNumber < 32; DeviceNumber++)
	        {
		    /* Enumerate all functions on this device */
		    for (FunctionNumber = 0; FunctionNumber < 8; FunctionNumber++)
            {
                /* Build the PCI slot */
                PciSlot.u.AsULONG = 0;
                PciSlot.u.bits.DeviceNumber = DeviceNumber;
                PciSlot.u.bits.FunctionNumber = FunctionNumber;

		        /* Read the vendor ID */
		        VendorId = 0xFFFFFFFF;
		        VendorWord = 0xFFFF;
		        HalpPhase0GetPciDataByOffset(BusNumber,
		                                     PciSlot,
		                                     &VendorId,
		                                     0,
		                                     sizeof(VendorId));

			        /* Check if device exists */
			        {
			            BOOLEAN VendorSane;

				        if (!HalpPciVendorIdLooksSane(VendorId, (USHORT)(VendorId & 0xFFFF)))
				        {
				            HalpPhase0GetPciDataByOffset(BusNumber,
				                                         PciSlot,
				                                         &VendorWord,
				                                         0,
				                                         sizeof(VendorWord));
				            if (!HalpPciVendorIdLooksSane(0xFFFFFFFF, VendorWord))
				            {
				                continue;
				            }

				            VendorId = VendorWord;
				            DPRINT1("HAL: Legacy config probe resolved via WORD read for %02u:%02u.%u (vendor=0x%04x)\n",
				                    BusNumber,
				                    DeviceNumber,
				                    FunctionNumber,
				                    VendorWord);
				        }
				        else
				        {
				            /* Any valid response means the bus decodes */
				        }
				        VendorSane = HalpPciVendorIdLooksSane(VendorId, (USHORT)VendorId);
				        if (!VendorSane)
				        {
				            continue;
				        }
			        }
		        BusHadAnyDevice = TRUE;
		        /* Read full configuration */
			        HalpPhase0GetPciDataByOffset(BusNumber,
			                                     PciSlot,
			                                     &PciConfig,
			                                     0,
			                                     sizeof(PCI_COMMON_CONFIG));

		        /* Use the enhanced debug output function */
		        HalpDebugPciDumpBusAcpi(BusNumber, PciSlot, &PciConfig);

                /* For function 0, check if this is a multi-function device */
                if (FunctionNumber == 0 && !(PciConfig.HeaderType & PCI_MULTIFUNCTION))
                {
                    /* Single function device, skip other functions */
                    break;
                }
            }
        }

        if ((BusNumber == 0) && !BusHadAnyDevice)
        {
            DbgPrint("ERROR: Cannot detect PCI Bus 0!\n");
        }
    }

    HalpPciLogEcamCoverage();
    DbgPrint("\n====== END PCI BUS DETECTION =======\n\n");
}

VOID
NTAPI
HalpInitNonBusHandler(VOID)
{
    /* These should be written by the PCI driver later, but we give defaults */
    HalPciTranslateBusAddress = HalpTranslateBusAddress;
    HalPciAssignSlotResources = HalpAssignSlotResources;
    HalFindBusAddressTranslation = HalpFindBusAddressTranslation;
}

CODE_SEG("INIT")
VOID
NTAPI
HalpInitBusHandlers(VOID)
{
    /* On ACPI, we only have a fake PCI bus to worry about */
    HalpInitNonBusHandler();
}

CODE_SEG("INIT")
VOID
NTAPI
HalpBuildAddressMap(VOID)
{
    /* ACPI is magic baby */
}

CODE_SEG("INIT")
BOOLEAN
NTAPI
HalpGetDebugPortTable(VOID)
{
    return ((HalpDebugPortTable) &&
            (HalpDebugPortTable->BaseAddress.AddressSpaceID == 1));
}

CODE_SEG("INIT")
ULONG
NTAPI
HalpIs16BitPortDecodeSupported(VOID)
{
    /* All ACPI systems are at least "EISA" so they support this */
    return CM_RESOURCE_PORT_16_BIT_DECODE;
}

VOID
NTAPI
HalpAcpiDetectResourceListSize(OUT PULONG ListSize)
{
    PAGED_CODE();

    /* One element if there is a SCI */
    *ListSize = HalpFixedAcpiDescTable.sci_int_vector ? 1: 0;
}

NTSTATUS
NTAPI
HalpBuildAcpiResourceList(IN PIO_RESOURCE_REQUIREMENTS_LIST ResourceList)
{
    ULONG Interrupt;
    PAGED_CODE();
    ASSERT(ResourceList != NULL);

    /* Initialize the list */
    ResourceList->BusNumber = -1;
    ResourceList->AlternativeLists = 1;
    ResourceList->InterfaceType = PNPBus;
    ResourceList->List[0].Version = 1;
    ResourceList->List[0].Revision = 1;
    ResourceList->List[0].Count = 0;

    /* Is there a SCI? */
    if (HalpFixedAcpiDescTable.sci_int_vector)
    {
        /* Fill out the entry for it */
        ResourceList->List[0].Descriptors[0].Flags = CM_RESOURCE_INTERRUPT_LEVEL_SENSITIVE;
        ResourceList->List[0].Descriptors[0].Type = CmResourceTypeInterrupt;
        ResourceList->List[0].Descriptors[0].ShareDisposition = CmResourceShareShared;

        /* Get the interrupt number */
#if defined(_M_ARM64) || defined(__aarch64__)
        /*
         * ARM64: Use SCI vector directly without PIC redirection.
         * ARM64 uses GIC (Generic Interrupt Controller) with GSI numbers,
         * not a legacy x86 PIC. The HalpPicVectorRedirect array is only
         * 16 elements (for ISA IRQs 0-15), but ARM64 GSI numbers can be
         * much higher. Using the SCI vector directly is correct for GIC.
         */
        Interrupt = HalpFixedAcpiDescTable.sci_int_vector;
#else
        /*
         * x86/AMD64: Use PIC vector redirect table to map legacy IRQ
         * to the actual GSI after applying MADT interrupt overrides.
         */
        Interrupt = HalpPicVectorRedirect[HalpFixedAcpiDescTable.sci_int_vector];
#endif
        /* Cache SCI GSI for downstream components (APIC routing override) */
        HalpSciGsi = Interrupt;
        ResourceList->List[0].Descriptors[0].u.Interrupt.MinimumVector = Interrupt;
        ResourceList->List[0].Descriptors[0].u.Interrupt.MaximumVector = Interrupt;
        IopReserveIrqVectors(&Interrupt, 1);

        /* One more */
        ++ResourceList->List[0].Count;
    }

    /* All good */
    return STATUS_SUCCESS;
}

NTSTATUS
NTAPI
HalpQueryAcpiResourceRequirements(OUT PIO_RESOURCE_REQUIREMENTS_LIST *Requirements)
{
    PIO_RESOURCE_REQUIREMENTS_LIST RequirementsList;
    ULONG Count, ListSize;
    NTSTATUS Status;

    PAGED_CODE();

    /* Get ACPI resources */
    HalpAcpiDetectResourceListSize(&Count);
    DPRINT("Resource count: %lu\n", Count);

    /* Compute size of the list and allocate it */
    ListSize = FIELD_OFFSET(IO_RESOURCE_REQUIREMENTS_LIST, List[0].Descriptors) +
               (Count * sizeof(IO_RESOURCE_DESCRIPTOR));
    DPRINT("Resource list size: %lu\n", ListSize);
    RequirementsList = ExAllocatePoolWithTag(PagedPool, ListSize, TAG_HAL);
    if (RequirementsList)
    {
        /* Initialize it */
        RtlZeroMemory(RequirementsList, ListSize);
        RequirementsList->ListSize = ListSize;

        /* Build it */
        Status = HalpBuildAcpiResourceList(RequirementsList);
        if (NT_SUCCESS(Status))
        {
            /* It worked, return it */
            *Requirements = RequirementsList;

            /* Validate the list */
            ASSERT(RequirementsList->List[0].Count == Count);
        }
        else
        {
            /* Fail */
            ExFreePoolWithTag(RequirementsList, TAG_HAL);
            Status = STATUS_NO_SUCH_DEVICE;
        }
    }
    else
    {
        /* Not enough memory */
        Status = STATUS_INSUFFICIENT_RESOURCES;
    }

    /* Return the status */
    return Status;
}

/*
 * @implemented
 */
CODE_SEG("INIT")
VOID
NTAPI
HalReportResourceUsage(VOID)
{
    INTERFACE_TYPE InterfaceType;
    UNICODE_STRING HalString;

    HalpInitDma();

    /* FIXME: Initialize MCA bus */

    /* Initialize PCI bus. */
    HalpAcpiEnumeratePciBusDebug();

    /* What kind of bus is this? */
    switch (HalpBusType)
    {
        /* ISA Machine */
        case MACHINE_TYPE_ISA:
            InterfaceType = Isa;
            break;

        /* EISA Machine */
        case MACHINE_TYPE_EISA:
            InterfaceType = Eisa;
            break;

        /* MCA Machine */
        case MACHINE_TYPE_MCA:
            InterfaceType = MicroChannel;
            break;

        /* Unknown */
        default:
            InterfaceType = Internal;
            break;
    }

    /* Build HAL usage */
    RtlInitUnicodeString(&HalString, HalName);
    HalpReportResourceUsage(&HalString, InterfaceType);

    /* Setup PCI debugging and Hibernation */
HalpRegisterPciDebuggingDeviceInfo();
}

BOOLEAN
HalpQueryAcpiRootPointer(
    _Out_ PPHYSICAL_ADDRESS Address)
{
    if (Address)
    {
        *Address = HalpAcpiRsdpAddress;
    }

    return (HalpAcpiRsdpAddress.QuadPart != 0);
}

/* Phase 1 init: allocate per-segment ECAM disable map and read registry gate */
CODE_SEG("INIT")
VOID
HalpAcpiPhase1Init(VOID)
{
    /* Initialize HPET if available - provides high-resolution timing */
    HalpHpetInitialize();

    /* Allocate per-allocation disable flags if MCFG present and not yet allocated */
    if (HalpAcpiMcfgAllocations && HalpAcpiMcfgAllocationCount && !HalpAcpiMcfgSegDisabled)
    {
        HalpAcpiMcfgSegDisabled = ExAllocatePoolWithTag(NonPagedPool,
                                                         HalpAcpiMcfgAllocationCount * sizeof(UCHAR),
                                                         'gaCE');
        if (HalpAcpiMcfgSegDisabled)
        {
            RtlZeroMemory(HalpAcpiMcfgSegDisabled, HalpAcpiMcfgAllocationCount * sizeof(UCHAR));
            HalpAcpiMcfgSegDisabledCount = HalpAcpiMcfgAllocationCount;
        }
    }

    if (HalpAcpiMcfgAllocations && HalpAcpiMcfgAllocationCount && !HalpAcpiMcfgEcamMappings)
    {
        HalpAcpiMcfgEcamMappings = ExAllocatePoolWithTag(NonPagedPool,
                                                         HalpAcpiMcfgAllocationCount * sizeof(PVOID),
                                                         'maCE');
        if (HalpAcpiMcfgEcamMappings)
        {
            RtlZeroMemory(HalpAcpiMcfgEcamMappings, HalpAcpiMcfgAllocationCount * sizeof(PVOID));
            HalpAcpiMcfgEcamMappingCount = HalpAcpiMcfgAllocationCount;
        }
    }

    /* Optional registry gate to disable ECAM globally: HKLM\System\CCS\Services\pci\Parameters\DisableEcam */
    {
        UNICODE_STRING KeyName;
        HANDLE Root = NULL, Key = NULL;
        NTSTATUS Sts;
        ULONG Disable = 0;
        PKEY_VALUE_PARTIAL_INFORMATION Kvpi = NULL;
        ULONG Req = 0;

        RtlInitUnicodeString(&KeyName, L"\\REGISTRY\\MACHINE\\SYSTEM\\CURRENTCONTROLSET");
        Sts = HalpOpenRegistryKey(&Root, NULL, &KeyName, KEY_READ, FALSE);
        if (NT_SUCCESS(Sts))
        {
            RtlInitUnicodeString(&KeyName, L"Services\\pci\\Parameters");
            Sts = HalpOpenRegistryKey(&Key, Root, &KeyName, KEY_READ, FALSE);
            ZwClose(Root);
            if (NT_SUCCESS(Sts))
            {
                RtlInitUnicodeString(&KeyName, L"DisableEcam");
                Sts = ZwQueryValueKey(Key, &KeyName, KeyValuePartialInformation, NULL, 0, &Req);
                if ((Sts == STATUS_BUFFER_OVERFLOW || Sts == STATUS_BUFFER_TOO_SMALL) && Req)
                {
                    Kvpi = ExAllocatePoolWithTag(PagedPool, Req, TAG_HAL);
                    if (Kvpi)
                    {
                        Sts = ZwQueryValueKey(Key, &KeyName, KeyValuePartialInformation, Kvpi, Req, &Req);
                        if (NT_SUCCESS(Sts) && Kvpi->Type == REG_DWORD && Kvpi->DataLength >= sizeof(ULONG))
                        {
                            Disable = *(PULONG)Kvpi->Data;
                        }
                        ExFreePoolWithTag(Kvpi, TAG_HAL);
                    }
                }
                ZwClose(Key);
            }
        }

        if (Disable)
        {
            if (!HalpAcpiEcamDisabled)
            {
                HalpAcpiEcamDisabled = TRUE;
                HalpAcpiRecordEcamEvent(HALP_ACPI_ECAM_COVERAGE_DISABLED_GLOBAL,
                                        "HAL: Registry forced DisableEcam=1; using legacy PCI configuration.");
            }
        }
    }
}
