// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception3856[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception13868[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<316>;
	.reg .b16 	%rs<238>;
	.reg .b32 	%r<3820>;
	.reg .f32 	%f<787>;
	.reg .b64 	%rd<374>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r391, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd41, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r400, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p3, %r400, 76895;
	@%p3 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd42, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r392, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	or.b32  	%r401, %r2, %r3;
	mad.lo.s32 	%r402, %r4, 768, %r401;
	mul.wide.u32 	%rd49, %r402, 4;
	add.s64 	%rd6, %rd42, %rd49;
	mov.u32 	%r403, 1;
	st.global.u32 	[%rd6], %r403;
	setp.gt.u32 	%p4, %r392, 32767;
	@%p4 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r393, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p5, %r393, %r392;
	setp.gt.s32 	%p6, %r393, 65535;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r394, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r5, %r393, %r392;
	mad.lo.s32 	%r404, %r5, -1431655765, 715827872;
	shf.r.wrap.b32 	%r405, %r404, %r404, 4;
	setp.gt.u32 	%p8, %r405, 89478484;
	setp.gt.u32 	%p9, %r394, 1023;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r395, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p11, %r395, %r394;
	setp.lt.s32 	%p12, %r395, 2048;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r406, %r395, %r394;
	mul.hi.s32 	%r407, %r5, 715827883;
	shr.u32 	%r408, %r407, 31;
	shr.s32 	%r409, %r407, 5;
	add.s32 	%r410, %r409, %r408;
	setp.eq.s32 	%p14, %r406, %r410;
	@%p14 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L258
	ld.param.u32 	%r396, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p15, %r396, 0;
	@%p15 bra 	$L__BB0_12;
// %bb.9:                               // %L260
	ld.param.u32 	%r398, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	ld.param.u32 	%r397, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p16, %r397, %r396;
	setp.gt.s32 	%p17, %r397, 48;
	or.pred  	%p18, %p16, %p17;
	setp.lt.s32 	%p19, %r398, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_12;
// %bb.10:                              // %L276
	ld.param.u32 	%r399, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p21, %r399, %r398;
	setp.gt.s32 	%p22, %r399, 512;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_12;
// %bb.11:                              // %L286
	sub.s32 	%r411, %r399, %r398;
	sub.s32 	%r412, %r397, %r396;
	setp.eq.s32 	%p24, %r411, %r412;
	@%p24 bra 	$L__BB0_197;
	bra.uni 	$L__BB0_12;
$L__BB0_197:                            // %pass162
	and.b32  	%r256, %r3, 3;
	shr.u32 	%r257, %r3, 2;
	mul.lo.s32 	%r413, %r256, %r257;
	and.b32  	%r414, %r413, 7;
	cvt.rn.f32.s32 	%f201, %r414;
	mov.f32 	%f202, 0f40800000;
	div.approx.f32 	%f169, %f201, %f202;
	abs.f32 	%f785, %f169;
	setp.lt.f32 	%p25, %f785, 0f40000000;
	setp.gtu.f32 	%p315, %f785, 0f4B800000;
	mov.f32 	%f781, %f785;
	@%p25 bra 	$L__BB0_209;
// %bb.198:
	@%p315 bra 	$L__BB0_205;
	bra.uni 	$L__BB0_199;
$L__BB0_205:
	mov.b32 	%r259, %f785;
	and.b32  	%r415, %r259, 8388607;
	or.b32  	%r3815, %r415, 1065353216;
	mov.b32 	%f780, %r3815;
	add.s32 	%r416, %r259, -1073741824;
	and.b32  	%r3816, %r416, -8388608;
	setp.eq.s32 	%p32, %r3816, 0;
	@%p32 bra 	$L__BB0_208;
// %bb.206:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f212, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f211,%f212;
	// end inline asm
$L__BB0_207:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r417, %r3816, 192937984;
	add.s32 	%r418, %r3815, %r417;
	mov.b32 	%f213, %r418;
	mul.f32 	%f214, %f211, %f213;
	sub.f32 	%f215, %f213, %f214;
	fma.rn.f32 	%f216, %f215, %f211, %f214;
	sub.f32 	%f217, %f213, %f216;
	fma.rz.f32 	%f218, %f217, %f211, %f216;
	cvt.rzi.f32.f32 	%f219, %f218;
	sub.f32 	%f780, %f213, %f219;
	sub.s32 	%r3816, %r3816, %r417;
	mov.b32 	%r3815, %f780;
	setp.ne.s32 	%p33, %r3816, 0;
	setp.ne.s32 	%p34, %r3815, 0;
	and.pred  	%p35, %p33, %p34;
	@%p35 bra 	$L__BB0_207;
$L__BB0_208:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p36, %r259, 2139095039;
	selp.f32 	%f220, 0f7FFFFFFF, 0f4B800000, %p36;
	mul.f32 	%f221, %f780, 0f34000000;
	mul.f32 	%f781, %f220, %f221;
	bra.uni 	$L__BB0_209;
$L__BB0_199:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f203, 0f40000000;
	div.approx.f32 	%f204, %f785, %f203;
	cvt.rzi.f32.f32 	%f779, %f204;
	fma.rn.f32 	%f172, %f779, 0fC0000000, %f785;
	mov.b32 	%r258, %f172;
	setp.lt.u32 	%p27, %r258, 1073741824;
	@%p27 bra 	$L__BB0_204;
// %bb.200:
	setp.lt.u32 	%p28, %r258, -2147483647;
	@%p28 bra 	$L__BB0_202;
// %bb.201:
	add.f32 	%f209, %f779, 0fBF800000;
	setp.lt.f32 	%p31, %f172, 0fC0000000;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32 	%f779, %f210, %f209, %p31;
	bra.uni 	$L__BB0_204;
$L__BB0_202:
	add.f32 	%f779, %f779, 0f3F800000;
	setp.ltu.f32 	%p29, %f172, 0f40800000;
	@%p29 bra 	$L__BB0_204;
// %bb.203:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f205, %f779, 0f3F800000;
	fma.rn.f32 	%f207, %f203, 0fC0400000, %f172;
	setp.ge.f32 	%p30, %f207, 0f00000000;
	add.f32 	%f208, %f205, 0f3F800000;
	selp.f32 	%f779, %f208, %f205, %p30;
$L__BB0_204:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f781, %f779, 0fC0000000, %f785;
$L__BB0_209:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f222, %f781;
	setp.gtu.f32 	%p37, %f222, 0f7F800000;
	mov.b32 	%r419, %f169;
	and.b32  	%r266, %r419, -2147483648;
	@%p37 bra 	$L__BB0_211;
// %bb.210:
	mov.b32 	%r420, %f781;
	or.b32  	%r421, %r266, %r420;
	mov.b32 	%f781, %r421;
$L__BB0_211:                            // %__nv_fmodf.exit
	mov.f32 	%f223, 0f00000000;
	shl.b32 	%r269, %r3, 1;
	and.b32  	%r270, %r269, 6;
	or.b32  	%r271, %r270, 1;
	setp.eq.s32 	%p45, %r270, 6;
	mov.f32 	%f729, 0f41C00000;
	mul.lo.s32 	%r3714, %r270, %r257;
	mov.f32 	%f20, %f223;
	mov.f32 	%f21, %f223;
	@%p45 bra 	$L__BB0_28;
// %bb.13:                              // %L487
	cvt.u16.u32 	%rs1, %r3714;
	and.b16  	%rs2, %rs1, 255;
	mul.lo.s16 	%rs3, %rs2, 171;
	shr.u16 	%rs4, %rs3, 13;
	mul.lo.s16 	%rs5, %rs4, 48;
	sub.s16 	%rs6, %rs1, %rs5;
	and.b16  	%rs7, %rs6, 255;
	cvt.rn.f32.u16 	%f255, %rs7;
	div.approx.f32 	%f1, %f255, %f729;
	abs.f32 	%f733, %f1;
	setp.lt.f32 	%p46, %f733, 0f40000000;
	@%p46 bra 	$L__BB0_25;
// %bb.14:
	setp.gtu.f32 	%p47, %f733, 0f4B800000;
	@%p47 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r7, %f733;
	and.b32  	%r437, %r7, 8388607;
	or.b32  	%r3717, %r437, 1065353216;
	mov.b32 	%f732, %r3717;
	add.s32 	%r438, %r7, -1073741824;
	and.b32  	%r3718, %r438, -8388608;
	setp.eq.s32 	%p53, %r3718, 0;
	@%p53 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i1020.preheader
	mov.f32 	%f266, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f265,%f266;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i1020
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r439, %r3718, 192937984;
	add.s32 	%r440, %r3717, %r439;
	mov.b32 	%f267, %r440;
	mul.f32 	%f268, %f265, %f267;
	sub.f32 	%f269, %f267, %f268;
	fma.rn.f32 	%f270, %f269, %f265, %f268;
	sub.f32 	%f271, %f267, %f270;
	fma.rz.f32 	%f272, %f271, %f265, %f270;
	cvt.rzi.f32.f32 	%f273, %f272;
	sub.f32 	%f732, %f267, %f273;
	sub.s32 	%r3718, %r3718, %r439;
	mov.b32 	%r3717, %f732;
	setp.ne.s32 	%p54, %r3718, 0;
	setp.ne.s32 	%p55, %r3717, 0;
	and.pred  	%p56, %p54, %p55;
	@%p56 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i1022
	setp.gt.u32 	%p57, %r7, 2139095039;
	selp.f32 	%f274, 0f7FFFFFFF, 0f4B800000, %p57;
	mul.f32 	%f275, %f732, 0f34000000;
	mul.f32 	%f733, %f274, %f275;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i999
	mov.f32 	%f257, 0f40000000;
	div.approx.f32 	%f258, %f733, %f257;
	cvt.rzi.f32.f32 	%f731, %f258;
	fma.rn.f32 	%f4, %f731, 0fC0000000, %f733;
	mov.b32 	%r6, %f4;
	setp.lt.u32 	%p48, %r6, 1073741824;
	@%p48 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p49, %r6, -2147483647;
	@%p49 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f263, %f731, 0fBF800000;
	setp.lt.f32 	%p52, %f4, 0fC0000000;
	add.f32 	%f264, %f263, 0fBF800000;
	selp.f32 	%f731, %f264, %f263, %p52;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f731, %f731, 0f3F800000;
	setp.ltu.f32 	%p50, %f4, 0f40800000;
	@%p50 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i1003
	add.f32 	%f259, %f731, 0f3F800000;
	fma.rn.f32 	%f261, %f257, 0fC0400000, %f4;
	setp.ge.f32 	%p51, %f261, 0f00000000;
	add.f32 	%f262, %f259, 0f3F800000;
	selp.f32 	%f731, %f262, %f259, %p51;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i1006
	fma.rn.f32 	%f733, %f731, 0fC0000000, %f733;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i1025
	abs.f32 	%f276, %f733;
	setp.gtu.f32 	%p58, %f276, 0f7F800000;
	@%p58 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r441, %f1;
	and.b32  	%r442, %r441, -2147483648;
	mov.b32 	%r443, %f733;
	or.b32  	%r444, %r442, %r443;
	mov.b32 	%f733, %r444;
$L__BB0_27:                             // %__nv_fmodf.exit1026
	add.f32 	%f277, %f733, %f733;
	mov.b32 	%r445, %f277;
	and.b32  	%r446, %r445, -2147483648;
	or.b32  	%r447, %r446, 1056964608;
	mov.b32 	%f278, %r447;
	add.f32 	%f279, %f277, %f278;
	cvt.rzi.f32.f32 	%f280, %f279;
	abs.f32 	%f281, %f277;
	setp.gt.f32 	%p59, %f281, 0f4B000000;
	selp.f32 	%f282, %f277, %f280, %p59;
	cvt.rzi.f32.f32 	%f283, %f277;
	setp.lt.f32 	%p60, %f281, 0f3F000000;
	selp.f32 	%f284, %f283, %f282, %p60;
	cvt.rzi.s32.f32 	%r448, %f284;
	fma.rn.f32 	%f285, %f284, 0fBF000000, %f733;
	mul.f32 	%f286, %f285, %f285;
	fma.rn.f32 	%f287, %f286, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f288, %f286, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f289, %f287, %f286, 0fC0A55DF6;
	fma.rn.f32 	%f290, %f288, %f286, 0f4081E0CF;
	fma.rn.f32 	%f291, %f286, %f285, 0f00000000;
	fma.rn.f32 	%f292, %f290, %f286, 0fC09DE9E6;
	fma.rn.f32 	%f293, %f289, %f291, 0f00000000;
	fma.rn.f32 	%f294, %f292, %f286, 0f3F800000;
	fma.rn.f32 	%f295, %f285, 0f40490FDB, %f293;
	and.b32  	%r449, %r448, 1;
	setp.eq.b32 	%p61, %r449, 1;
	selp.f32 	%f296, %f294, %f295, %p61;
	selp.f32 	%f297, %f295, %f294, %p61;
	and.b32  	%r450, %r448, 2;
	setp.eq.s32 	%p62, %r450, 0;
	neg.f32 	%f298, %f296;
	selp.f32 	%f299, %f296, %f298, %p62;
	add.s32 	%r451, %r448, 1;
	and.b32  	%r452, %r451, 2;
	setp.eq.s32 	%p63, %r452, 0;
	mov.f32 	%f300, 0f00000000;
	sub.f32 	%f301, %f300, %f297;
	selp.f32 	%f302, %f297, %f301, %p63;
	cvt.rzi.f32.f32 	%f303, %f733;
	setp.eq.f32 	%p64, %f303, %f733;
	mul.f32 	%f304, %f733, 0f00000000;
	selp.f32 	%f21, %f304, %f299, %p64;
	abs.f32 	%f305, %f733;
	setp.gt.f32 	%p65, %f305, 0f4B800000;
	add.f32 	%f306, %f21, 0f3F800000;
	selp.f32 	%f20, %f306, %f302, %p65;
$L__BB0_28:                             // %L521
	setp.gt.u32 	%p66, %r271, 5;
	mul.lo.s32 	%r3715, %r271, %r257;
	mov.f32 	%f41, %f223;
	mov.f32 	%f42, %f223;
	@%p66 bra 	$L__BB0_44;
// %bb.29:                              // %L525
	mul.hi.u32 	%r454, %r3715, -1431655765;
	shr.u32 	%r455, %r454, 5;
	mul.lo.s32 	%r456, %r455, 48;
	sub.s32 	%r457, %r3715, %r456;
	cvt.rn.f32.s32 	%f308, %r457;
	div.approx.f32 	%f22, %f308, %f729;
	abs.f32 	%f739, %f22;
	setp.lt.f32 	%p67, %f739, 0f40000000;
	@%p67 bra 	$L__BB0_41;
// %bb.30:
	setp.gtu.f32 	%p68, %f739, 0f4B800000;
	@%p68 bra 	$L__BB0_37;
	bra.uni 	$L__BB0_31;
$L__BB0_37:
	mov.b32 	%r15, %f739;
	and.b32  	%r458, %r15, 8388607;
	or.b32  	%r3719, %r458, 1065353216;
	mov.b32 	%f738, %r3719;
	add.s32 	%r459, %r15, -1073741824;
	and.b32  	%r3720, %r459, -8388608;
	setp.eq.s32 	%p74, %r3720, 0;
	@%p74 bra 	$L__BB0_40;
// %bb.38:                              // %__nv_fmaf_rn.exit4.i.i.i1051.preheader
	mov.f32 	%f319, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f318,%f319;
	// end inline asm
$L__BB0_39:                             // %__nv_fmaf_rn.exit4.i.i.i1051
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r460, %r3720, 192937984;
	add.s32 	%r461, %r3719, %r460;
	mov.b32 	%f320, %r461;
	mul.f32 	%f321, %f318, %f320;
	sub.f32 	%f322, %f320, %f321;
	fma.rn.f32 	%f323, %f322, %f318, %f321;
	sub.f32 	%f324, %f320, %f323;
	fma.rz.f32 	%f325, %f324, %f318, %f323;
	cvt.rzi.f32.f32 	%f326, %f325;
	sub.f32 	%f738, %f320, %f326;
	sub.s32 	%r3720, %r3720, %r460;
	mov.b32 	%r3719, %f738;
	setp.ne.s32 	%p75, %r3720, 0;
	setp.ne.s32 	%p76, %r3719, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_39;
$L__BB0_40:                             // %__internal_fmodf_slowpath_mod.exit.i.i1053
	setp.gt.u32 	%p78, %r15, 2139095039;
	selp.f32 	%f327, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f328, %f738, 0f34000000;
	mul.f32 	%f739, %f327, %f328;
	bra.uni 	$L__BB0_41;
$L__BB0_31:                             // %__nv_fast_fdividef.exit.i.i.i1030
	mov.f32 	%f310, 0f40000000;
	div.approx.f32 	%f311, %f739, %f310;
	cvt.rzi.f32.f32 	%f737, %f311;
	fma.rn.f32 	%f25, %f737, 0fC0000000, %f739;
	mov.b32 	%r14, %f25;
	setp.lt.u32 	%p69, %r14, 1073741824;
	@%p69 bra 	$L__BB0_36;
// %bb.32:
	setp.lt.u32 	%p70, %r14, -2147483647;
	@%p70 bra 	$L__BB0_34;
// %bb.33:
	add.f32 	%f316, %f737, 0fBF800000;
	setp.lt.f32 	%p73, %f25, 0fC0000000;
	add.f32 	%f317, %f316, 0fBF800000;
	selp.f32 	%f737, %f317, %f316, %p73;
	bra.uni 	$L__BB0_36;
$L__BB0_34:
	add.f32 	%f737, %f737, 0f3F800000;
	setp.ltu.f32 	%p71, %f25, 0f40800000;
	@%p71 bra 	$L__BB0_36;
// %bb.35:                              // %__nv_fmaf_rn.exit.i.i.i1034
	add.f32 	%f312, %f737, 0f3F800000;
	fma.rn.f32 	%f314, %f310, 0fC0400000, %f25;
	setp.ge.f32 	%p72, %f314, 0f00000000;
	add.f32 	%f315, %f312, 0f3F800000;
	selp.f32 	%f737, %f315, %f312, %p72;
$L__BB0_36:                             // %__internal_fmodf_fastpath_quot.exit.i.i1037
	fma.rn.f32 	%f739, %f737, 0fC0000000, %f739;
$L__BB0_41:                             // %__internal_fmodf_kernel.exit.i1056
	abs.f32 	%f329, %f739;
	setp.gtu.f32 	%p79, %f329, 0f7F800000;
	@%p79 bra 	$L__BB0_43;
// %bb.42:
	mov.b32 	%r462, %f22;
	and.b32  	%r463, %r462, -2147483648;
	mov.b32 	%r464, %f739;
	or.b32  	%r465, %r463, %r464;
	mov.b32 	%f739, %r465;
$L__BB0_43:                             // %__nv_fmodf.exit1057
	add.f32 	%f330, %f739, %f739;
	mov.b32 	%r466, %f330;
	and.b32  	%r467, %r466, -2147483648;
	or.b32  	%r468, %r467, 1056964608;
	mov.b32 	%f331, %r468;
	add.f32 	%f332, %f330, %f331;
	cvt.rzi.f32.f32 	%f333, %f332;
	abs.f32 	%f334, %f330;
	setp.gt.f32 	%p80, %f334, 0f4B000000;
	selp.f32 	%f335, %f330, %f333, %p80;
	cvt.rzi.f32.f32 	%f336, %f330;
	setp.lt.f32 	%p81, %f334, 0f3F000000;
	selp.f32 	%f337, %f336, %f335, %p81;
	cvt.rzi.s32.f32 	%r469, %f337;
	fma.rn.f32 	%f338, %f337, 0fBF000000, %f739;
	mul.f32 	%f339, %f338, %f338;
	fma.rn.f32 	%f340, %f339, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f341, %f339, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f342, %f340, %f339, 0fC0A55DF6;
	fma.rn.f32 	%f343, %f341, %f339, 0f4081E0CF;
	fma.rn.f32 	%f344, %f339, %f338, 0f00000000;
	fma.rn.f32 	%f345, %f343, %f339, 0fC09DE9E6;
	fma.rn.f32 	%f346, %f342, %f344, 0f00000000;
	fma.rn.f32 	%f347, %f345, %f339, 0f3F800000;
	fma.rn.f32 	%f348, %f338, 0f40490FDB, %f346;
	and.b32  	%r470, %r469, 1;
	setp.eq.b32 	%p82, %r470, 1;
	selp.f32 	%f349, %f347, %f348, %p82;
	selp.f32 	%f350, %f348, %f347, %p82;
	and.b32  	%r471, %r469, 2;
	setp.eq.s32 	%p83, %r471, 0;
	neg.f32 	%f351, %f349;
	selp.f32 	%f352, %f349, %f351, %p83;
	add.s32 	%r472, %r469, 1;
	and.b32  	%r473, %r472, 2;
	setp.eq.s32 	%p84, %r473, 0;
	mov.f32 	%f353, 0f00000000;
	sub.f32 	%f354, %f353, %f350;
	selp.f32 	%f355, %f350, %f354, %p84;
	cvt.rzi.f32.f32 	%f356, %f739;
	setp.eq.f32 	%p85, %f356, %f739;
	mul.f32 	%f357, %f739, 0f00000000;
	selp.f32 	%f42, %f357, %f352, %p85;
	abs.f32 	%f358, %f739;
	setp.gt.f32 	%p86, %f358, 0f4B800000;
	add.f32 	%f359, %f42, 0f3F800000;
	selp.f32 	%f41, %f359, %f355, %p86;
$L__BB0_44:                             // %L559
	setp.gt.u32 	%p88, %r3, 23;
	or.pred  	%p1, %p45, %p88;
	mov.f32 	%f730, 0f40400000;
	mov.f32 	%f62, %f223;
	mov.f32 	%f63, %f223;
	@%p1 bra 	$L__BB0_60;
// %bb.45:                              // %L597
	cvt.u16.u32 	%rs8, %r3714;
	and.b16  	%rs9, %rs8, 255;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 10;
	mul.lo.s16 	%rs12, %rs11, 6;
	sub.s16 	%rs13, %rs8, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f361, %rs14;
	div.approx.f32 	%f43, %f361, %f730;
	abs.f32 	%f745, %f43;
	setp.lt.f32 	%p89, %f745, 0f40000000;
	@%p89 bra 	$L__BB0_57;
// %bb.46:
	setp.gtu.f32 	%p90, %f745, 0f4B800000;
	@%p90 bra 	$L__BB0_53;
	bra.uni 	$L__BB0_47;
$L__BB0_53:
	mov.b32 	%r25, %f745;
	and.b32  	%r481, %r25, 8388607;
	or.b32  	%r3721, %r481, 1065353216;
	mov.b32 	%f744, %r3721;
	add.s32 	%r482, %r25, -1073741824;
	and.b32  	%r3722, %r482, -8388608;
	setp.eq.s32 	%p96, %r3722, 0;
	@%p96 bra 	$L__BB0_56;
// %bb.54:                              // %__nv_fmaf_rn.exit4.i.i.i1082.preheader
	mov.f32 	%f372, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f371,%f372;
	// end inline asm
$L__BB0_55:                             // %__nv_fmaf_rn.exit4.i.i.i1082
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r483, %r3722, 192937984;
	add.s32 	%r484, %r3721, %r483;
	mov.b32 	%f373, %r484;
	mul.f32 	%f374, %f371, %f373;
	sub.f32 	%f375, %f373, %f374;
	fma.rn.f32 	%f376, %f375, %f371, %f374;
	sub.f32 	%f377, %f373, %f376;
	fma.rz.f32 	%f378, %f377, %f371, %f376;
	cvt.rzi.f32.f32 	%f379, %f378;
	sub.f32 	%f744, %f373, %f379;
	sub.s32 	%r3722, %r3722, %r483;
	mov.b32 	%r3721, %f744;
	setp.ne.s32 	%p97, %r3722, 0;
	setp.ne.s32 	%p98, %r3721, 0;
	and.pred  	%p99, %p97, %p98;
	@%p99 bra 	$L__BB0_55;
$L__BB0_56:                             // %__internal_fmodf_slowpath_mod.exit.i.i1084
	setp.gt.u32 	%p100, %r25, 2139095039;
	selp.f32 	%f380, 0f7FFFFFFF, 0f4B800000, %p100;
	mul.f32 	%f381, %f744, 0f34000000;
	mul.f32 	%f745, %f380, %f381;
	bra.uni 	$L__BB0_57;
$L__BB0_47:                             // %__nv_fast_fdividef.exit.i.i.i1061
	mov.f32 	%f363, 0f40000000;
	div.approx.f32 	%f364, %f745, %f363;
	cvt.rzi.f32.f32 	%f743, %f364;
	fma.rn.f32 	%f46, %f743, 0fC0000000, %f745;
	mov.b32 	%r24, %f46;
	setp.lt.u32 	%p91, %r24, 1073741824;
	@%p91 bra 	$L__BB0_52;
// %bb.48:
	setp.lt.u32 	%p92, %r24, -2147483647;
	@%p92 bra 	$L__BB0_50;
// %bb.49:
	add.f32 	%f369, %f743, 0fBF800000;
	setp.lt.f32 	%p95, %f46, 0fC0000000;
	add.f32 	%f370, %f369, 0fBF800000;
	selp.f32 	%f743, %f370, %f369, %p95;
	bra.uni 	$L__BB0_52;
$L__BB0_50:
	add.f32 	%f743, %f743, 0f3F800000;
	setp.ltu.f32 	%p93, %f46, 0f40800000;
	@%p93 bra 	$L__BB0_52;
// %bb.51:                              // %__nv_fmaf_rn.exit.i.i.i1065
	add.f32 	%f365, %f743, 0f3F800000;
	fma.rn.f32 	%f367, %f363, 0fC0400000, %f46;
	setp.ge.f32 	%p94, %f367, 0f00000000;
	add.f32 	%f368, %f365, 0f3F800000;
	selp.f32 	%f743, %f368, %f365, %p94;
$L__BB0_52:                             // %__internal_fmodf_fastpath_quot.exit.i.i1068
	fma.rn.f32 	%f745, %f743, 0fC0000000, %f745;
$L__BB0_57:                             // %__internal_fmodf_kernel.exit.i1087
	abs.f32 	%f382, %f745;
	setp.gtu.f32 	%p101, %f382, 0f7F800000;
	@%p101 bra 	$L__BB0_59;
// %bb.58:
	mov.b32 	%r485, %f43;
	and.b32  	%r486, %r485, -2147483648;
	mov.b32 	%r487, %f745;
	or.b32  	%r488, %r486, %r487;
	mov.b32 	%f745, %r488;
$L__BB0_59:                             // %__nv_fmodf.exit1088
	add.f32 	%f383, %f745, %f745;
	mov.b32 	%r489, %f383;
	and.b32  	%r490, %r489, -2147483648;
	or.b32  	%r491, %r490, 1056964608;
	mov.b32 	%f384, %r491;
	add.f32 	%f385, %f383, %f384;
	cvt.rzi.f32.f32 	%f386, %f385;
	abs.f32 	%f387, %f383;
	setp.gt.f32 	%p102, %f387, 0f4B000000;
	selp.f32 	%f388, %f383, %f386, %p102;
	cvt.rzi.f32.f32 	%f389, %f383;
	setp.lt.f32 	%p103, %f387, 0f3F000000;
	selp.f32 	%f390, %f389, %f388, %p103;
	cvt.rzi.s32.f32 	%r492, %f390;
	fma.rn.f32 	%f391, %f390, 0fBF000000, %f745;
	mul.f32 	%f392, %f391, %f391;
	fma.rn.f32 	%f393, %f392, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f394, %f392, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f395, %f393, %f392, 0fC0A55DF6;
	fma.rn.f32 	%f396, %f394, %f392, 0f4081E0CF;
	fma.rn.f32 	%f397, %f392, %f391, 0f00000000;
	fma.rn.f32 	%f398, %f396, %f392, 0fC09DE9E6;
	fma.rn.f32 	%f399, %f395, %f397, 0f00000000;
	fma.rn.f32 	%f400, %f398, %f392, 0f3F800000;
	fma.rn.f32 	%f401, %f391, 0f40490FDB, %f399;
	and.b32  	%r493, %r492, 1;
	setp.eq.b32 	%p104, %r493, 1;
	selp.f32 	%f402, %f400, %f401, %p104;
	selp.f32 	%f403, %f401, %f400, %p104;
	and.b32  	%r494, %r492, 2;
	setp.eq.s32 	%p105, %r494, 0;
	neg.f32 	%f404, %f402;
	selp.f32 	%f405, %f402, %f404, %p105;
	add.s32 	%r495, %r492, 1;
	and.b32  	%r496, %r495, 2;
	setp.eq.s32 	%p106, %r496, 0;
	mov.f32 	%f406, 0f00000000;
	sub.f32 	%f407, %f406, %f403;
	selp.f32 	%f408, %f403, %f407, %p106;
	cvt.rzi.f32.f32 	%f409, %f745;
	setp.eq.f32 	%p107, %f409, %f745;
	mul.f32 	%f410, %f745, 0f00000000;
	selp.f32 	%f63, %f410, %f405, %p107;
	abs.f32 	%f411, %f745;
	setp.gt.f32 	%p108, %f411, 0f4B800000;
	add.f32 	%f412, %f63, 0f3F800000;
	selp.f32 	%f62, %f412, %f408, %p108;
$L__BB0_60:                             // %L631
	or.pred  	%p2, %p66, %p88;
	mov.f32 	%f83, %f223;
	mov.f32 	%f84, %f223;
	@%p2 bra 	$L__BB0_76;
// %bb.61:                              // %L639
	mul.hi.u32 	%r498, %r3715, -1431655765;
	shr.u32 	%r499, %r498, 2;
	mul.lo.s32 	%r500, %r499, 6;
	sub.s32 	%r501, %r3715, %r500;
	cvt.rn.f32.s32 	%f414, %r501;
	div.approx.f32 	%f64, %f414, %f730;
	abs.f32 	%f751, %f64;
	setp.lt.f32 	%p111, %f751, 0f40000000;
	@%p111 bra 	$L__BB0_73;
// %bb.62:
	setp.gtu.f32 	%p112, %f751, 0f4B800000;
	@%p112 bra 	$L__BB0_69;
	bra.uni 	$L__BB0_63;
$L__BB0_69:
	mov.b32 	%r33, %f751;
	and.b32  	%r502, %r33, 8388607;
	or.b32  	%r3723, %r502, 1065353216;
	mov.b32 	%f750, %r3723;
	add.s32 	%r503, %r33, -1073741824;
	and.b32  	%r3724, %r503, -8388608;
	setp.eq.s32 	%p118, %r3724, 0;
	@%p118 bra 	$L__BB0_72;
// %bb.70:                              // %__nv_fmaf_rn.exit4.i.i.i1113.preheader
	mov.f32 	%f425, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f424,%f425;
	// end inline asm
$L__BB0_71:                             // %__nv_fmaf_rn.exit4.i.i.i1113
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r504, %r3724, 192937984;
	add.s32 	%r505, %r3723, %r504;
	mov.b32 	%f426, %r505;
	mul.f32 	%f427, %f424, %f426;
	sub.f32 	%f428, %f426, %f427;
	fma.rn.f32 	%f429, %f428, %f424, %f427;
	sub.f32 	%f430, %f426, %f429;
	fma.rz.f32 	%f431, %f430, %f424, %f429;
	cvt.rzi.f32.f32 	%f432, %f431;
	sub.f32 	%f750, %f426, %f432;
	sub.s32 	%r3724, %r3724, %r504;
	mov.b32 	%r3723, %f750;
	setp.ne.s32 	%p119, %r3724, 0;
	setp.ne.s32 	%p120, %r3723, 0;
	and.pred  	%p121, %p119, %p120;
	@%p121 bra 	$L__BB0_71;
$L__BB0_72:                             // %__internal_fmodf_slowpath_mod.exit.i.i1115
	setp.gt.u32 	%p122, %r33, 2139095039;
	selp.f32 	%f433, 0f7FFFFFFF, 0f4B800000, %p122;
	mul.f32 	%f434, %f750, 0f34000000;
	mul.f32 	%f751, %f433, %f434;
	bra.uni 	$L__BB0_73;
$L__BB0_63:                             // %__nv_fast_fdividef.exit.i.i.i1092
	mov.f32 	%f416, 0f40000000;
	div.approx.f32 	%f417, %f751, %f416;
	cvt.rzi.f32.f32 	%f749, %f417;
	fma.rn.f32 	%f67, %f749, 0fC0000000, %f751;
	mov.b32 	%r32, %f67;
	setp.lt.u32 	%p113, %r32, 1073741824;
	@%p113 bra 	$L__BB0_68;
// %bb.64:
	setp.lt.u32 	%p114, %r32, -2147483647;
	@%p114 bra 	$L__BB0_66;
// %bb.65:
	add.f32 	%f422, %f749, 0fBF800000;
	setp.lt.f32 	%p117, %f67, 0fC0000000;
	add.f32 	%f423, %f422, 0fBF800000;
	selp.f32 	%f749, %f423, %f422, %p117;
	bra.uni 	$L__BB0_68;
$L__BB0_66:
	add.f32 	%f749, %f749, 0f3F800000;
	setp.ltu.f32 	%p115, %f67, 0f40800000;
	@%p115 bra 	$L__BB0_68;
// %bb.67:                              // %__nv_fmaf_rn.exit.i.i.i1096
	add.f32 	%f418, %f749, 0f3F800000;
	fma.rn.f32 	%f420, %f416, 0fC0400000, %f67;
	setp.ge.f32 	%p116, %f420, 0f00000000;
	add.f32 	%f421, %f418, 0f3F800000;
	selp.f32 	%f749, %f421, %f418, %p116;
$L__BB0_68:                             // %__internal_fmodf_fastpath_quot.exit.i.i1099
	fma.rn.f32 	%f751, %f749, 0fC0000000, %f751;
$L__BB0_73:                             // %__internal_fmodf_kernel.exit.i1118
	abs.f32 	%f435, %f751;
	setp.gtu.f32 	%p123, %f435, 0f7F800000;
	@%p123 bra 	$L__BB0_75;
// %bb.74:
	mov.b32 	%r506, %f64;
	and.b32  	%r507, %r506, -2147483648;
	mov.b32 	%r508, %f751;
	or.b32  	%r509, %r507, %r508;
	mov.b32 	%f751, %r509;
$L__BB0_75:                             // %__nv_fmodf.exit1119
	add.f32 	%f436, %f751, %f751;
	mov.b32 	%r510, %f436;
	and.b32  	%r511, %r510, -2147483648;
	or.b32  	%r512, %r511, 1056964608;
	mov.b32 	%f437, %r512;
	add.f32 	%f438, %f436, %f437;
	cvt.rzi.f32.f32 	%f439, %f438;
	abs.f32 	%f440, %f436;
	setp.gt.f32 	%p124, %f440, 0f4B000000;
	selp.f32 	%f441, %f436, %f439, %p124;
	cvt.rzi.f32.f32 	%f442, %f436;
	setp.lt.f32 	%p125, %f440, 0f3F000000;
	selp.f32 	%f443, %f442, %f441, %p125;
	cvt.rzi.s32.f32 	%r513, %f443;
	fma.rn.f32 	%f444, %f443, 0fBF000000, %f751;
	mul.f32 	%f445, %f444, %f444;
	fma.rn.f32 	%f446, %f445, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f447, %f445, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f448, %f446, %f445, 0fC0A55DF6;
	fma.rn.f32 	%f449, %f447, %f445, 0f4081E0CF;
	fma.rn.f32 	%f450, %f445, %f444, 0f00000000;
	fma.rn.f32 	%f451, %f449, %f445, 0fC09DE9E6;
	fma.rn.f32 	%f452, %f448, %f450, 0f00000000;
	fma.rn.f32 	%f453, %f451, %f445, 0f3F800000;
	fma.rn.f32 	%f454, %f444, 0f40490FDB, %f452;
	and.b32  	%r514, %r513, 1;
	setp.eq.b32 	%p126, %r514, 1;
	selp.f32 	%f455, %f453, %f454, %p126;
	selp.f32 	%f456, %f454, %f453, %p126;
	and.b32  	%r515, %r513, 2;
	setp.eq.s32 	%p127, %r515, 0;
	neg.f32 	%f457, %f455;
	selp.f32 	%f458, %f455, %f457, %p127;
	add.s32 	%r516, %r513, 1;
	and.b32  	%r517, %r516, 2;
	setp.eq.s32 	%p128, %r517, 0;
	mov.f32 	%f459, 0f00000000;
	sub.f32 	%f460, %f459, %f456;
	selp.f32 	%f461, %f456, %f460, %p128;
	cvt.rzi.f32.f32 	%f462, %f751;
	setp.eq.f32 	%p129, %f462, %f751;
	mul.f32 	%f463, %f751, 0f00000000;
	selp.f32 	%f84, %f463, %f458, %p129;
	abs.f32 	%f464, %f751;
	setp.gt.f32 	%p130, %f464, 0f4B800000;
	add.f32 	%f465, %f84, 0f3F800000;
	selp.f32 	%f83, %f465, %f461, %p130;
$L__BB0_76:                             // %L673
	@%p25 bra 	$L__BB0_219;
// %bb.77:
	@%p315 bra 	$L__BB0_215;
	bra.uni 	$L__BB0_78;
$L__BB0_215:
	mov.b32 	%r273, %f785;
	and.b32  	%r530, %r273, 8388607;
	or.b32  	%r3817, %r530, 1065353216;
	mov.b32 	%f784, %r3817;
	add.s32 	%r531, %r273, -1073741824;
	and.b32  	%r3818, %r531, -8388608;
	setp.eq.s32 	%p138, %r3818, 0;
	@%p138 bra 	$L__BB0_218;
// %bb.216:                             // %__nv_fmaf_rn.exit4.i.i.i1144.preheader
	mov.f32 	%f475, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f474,%f475;
	// end inline asm
$L__BB0_217:                            // %__nv_fmaf_rn.exit4.i.i.i1144
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r532, %r3818, 192937984;
	add.s32 	%r533, %r3817, %r532;
	mov.b32 	%f476, %r533;
	mul.f32 	%f477, %f474, %f476;
	sub.f32 	%f478, %f476, %f477;
	fma.rn.f32 	%f479, %f478, %f474, %f477;
	sub.f32 	%f480, %f476, %f479;
	fma.rz.f32 	%f481, %f480, %f474, %f479;
	cvt.rzi.f32.f32 	%f482, %f481;
	sub.f32 	%f784, %f476, %f482;
	sub.s32 	%r3818, %r3818, %r532;
	mov.b32 	%r3817, %f784;
	setp.ne.s32 	%p139, %r3818, 0;
	setp.ne.s32 	%p140, %r3817, 0;
	and.pred  	%p141, %p139, %p140;
	@%p141 bra 	$L__BB0_217;
$L__BB0_218:                            // %__internal_fmodf_slowpath_mod.exit.i.i1146
	setp.gt.u32 	%p142, %r273, 2139095039;
	selp.f32 	%f483, 0f7FFFFFFF, 0f4B800000, %p142;
	mul.f32 	%f484, %f784, 0f34000000;
	mul.f32 	%f785, %f483, %f484;
	bra.uni 	$L__BB0_219;
$L__BB0_78:                             // %__nv_fast_fdividef.exit.i.i.i1123
	mov.f32 	%f466, 0f40000000;
	div.approx.f32 	%f467, %f785, %f466;
	cvt.rzi.f32.f32 	%f783, %f467;
	fma.rn.f32 	%f187, %f783, 0fC0000000, %f785;
	mov.b32 	%r272, %f187;
	setp.lt.u32 	%p133, %r272, 1073741824;
	@%p133 bra 	$L__BB0_214;
// %bb.79:
	setp.lt.u32 	%p134, %r272, -2147483647;
	@%p134 bra 	$L__BB0_212;
// %bb.80:
	add.f32 	%f472, %f783, 0fBF800000;
	setp.lt.f32 	%p137, %f187, 0fC0000000;
	add.f32 	%f473, %f472, 0fBF800000;
	selp.f32 	%f783, %f473, %f472, %p137;
	bra.uni 	$L__BB0_214;
$L__BB0_212:
	add.f32 	%f783, %f783, 0f3F800000;
	setp.ltu.f32 	%p135, %f187, 0f40800000;
	@%p135 bra 	$L__BB0_214;
// %bb.213:                             // %__nv_fmaf_rn.exit.i.i.i1127
	add.f32 	%f468, %f783, 0f3F800000;
	fma.rn.f32 	%f470, %f466, 0fC0400000, %f187;
	setp.ge.f32 	%p136, %f470, 0f00000000;
	add.f32 	%f471, %f468, 0f3F800000;
	selp.f32 	%f783, %f471, %f468, %p136;
$L__BB0_214:                            // %__internal_fmodf_fastpath_quot.exit.i.i1130
	fma.rn.f32 	%f785, %f783, 0fC0000000, %f785;
$L__BB0_219:                            // %__internal_fmodf_kernel.exit.i1149
	abs.f32 	%f485, %f785;
	setp.gtu.f32 	%p143, %f485, 0f7F800000;
	@%p143 bra 	$L__BB0_221;
// %bb.220:
	mov.b32 	%r534, %f785;
	or.b32  	%r535, %r266, %r534;
	mov.b32 	%f785, %r535;
$L__BB0_221:                            // %__nv_fmodf.exit1150
	mov.f32 	%f486, 0f00000000;
	mov.f32 	%f104, %f486;
	mov.f32 	%f105, %f486;
	@%p45 bra 	$L__BB0_96;
// %bb.81:                              // %L775
	cvt.u16.u32 	%rs15, %r3714;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 13;
	mul.lo.s16 	%rs19, %rs18, 48;
	sub.s16 	%rs20, %rs15, %rs19;
	and.b16  	%rs21, %rs20, 255;
	cvt.rn.f32.u16 	%f518, %rs21;
	div.approx.f32 	%f85, %f518, %f729;
	abs.f32 	%f757, %f85;
	setp.lt.f32 	%p152, %f757, 0f40000000;
	@%p152 bra 	$L__BB0_93;
// %bb.82:
	setp.gtu.f32 	%p153, %f757, 0f4B800000;
	@%p153 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_83;
$L__BB0_89:
	mov.b32 	%r45, %f757;
	and.b32  	%r551, %r45, 8388607;
	or.b32  	%r3725, %r551, 1065353216;
	mov.b32 	%f756, %r3725;
	add.s32 	%r552, %r45, -1073741824;
	and.b32  	%r3726, %r552, -8388608;
	setp.eq.s32 	%p159, %r3726, 0;
	@%p159 bra 	$L__BB0_92;
// %bb.90:                              // %__nv_fmaf_rn.exit4.i.i.i1175.preheader
	mov.f32 	%f529, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f528,%f529;
	// end inline asm
$L__BB0_91:                             // %__nv_fmaf_rn.exit4.i.i.i1175
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r553, %r3726, 192937984;
	add.s32 	%r554, %r3725, %r553;
	mov.b32 	%f530, %r554;
	mul.f32 	%f531, %f528, %f530;
	sub.f32 	%f532, %f530, %f531;
	fma.rn.f32 	%f533, %f532, %f528, %f531;
	sub.f32 	%f534, %f530, %f533;
	fma.rz.f32 	%f535, %f534, %f528, %f533;
	cvt.rzi.f32.f32 	%f536, %f535;
	sub.f32 	%f756, %f530, %f536;
	sub.s32 	%r3726, %r3726, %r553;
	mov.b32 	%r3725, %f756;
	setp.ne.s32 	%p160, %r3726, 0;
	setp.ne.s32 	%p161, %r3725, 0;
	and.pred  	%p162, %p160, %p161;
	@%p162 bra 	$L__BB0_91;
$L__BB0_92:                             // %__internal_fmodf_slowpath_mod.exit.i.i1177
	setp.gt.u32 	%p163, %r45, 2139095039;
	selp.f32 	%f537, 0f7FFFFFFF, 0f4B800000, %p163;
	mul.f32 	%f538, %f756, 0f34000000;
	mul.f32 	%f757, %f537, %f538;
	bra.uni 	$L__BB0_93;
$L__BB0_83:                             // %__nv_fast_fdividef.exit.i.i.i1154
	mov.f32 	%f520, 0f40000000;
	div.approx.f32 	%f521, %f757, %f520;
	cvt.rzi.f32.f32 	%f755, %f521;
	fma.rn.f32 	%f88, %f755, 0fC0000000, %f757;
	mov.b32 	%r44, %f88;
	setp.lt.u32 	%p154, %r44, 1073741824;
	@%p154 bra 	$L__BB0_88;
// %bb.84:
	setp.lt.u32 	%p155, %r44, -2147483647;
	@%p155 bra 	$L__BB0_86;
// %bb.85:
	add.f32 	%f526, %f755, 0fBF800000;
	setp.lt.f32 	%p158, %f88, 0fC0000000;
	add.f32 	%f527, %f526, 0fBF800000;
	selp.f32 	%f755, %f527, %f526, %p158;
	bra.uni 	$L__BB0_88;
$L__BB0_86:
	add.f32 	%f755, %f755, 0f3F800000;
	setp.ltu.f32 	%p156, %f88, 0f40800000;
	@%p156 bra 	$L__BB0_88;
// %bb.87:                              // %__nv_fmaf_rn.exit.i.i.i1158
	add.f32 	%f522, %f755, 0f3F800000;
	fma.rn.f32 	%f524, %f520, 0fC0400000, %f88;
	setp.ge.f32 	%p157, %f524, 0f00000000;
	add.f32 	%f525, %f522, 0f3F800000;
	selp.f32 	%f755, %f525, %f522, %p157;
$L__BB0_88:                             // %__internal_fmodf_fastpath_quot.exit.i.i1161
	fma.rn.f32 	%f757, %f755, 0fC0000000, %f757;
$L__BB0_93:                             // %__internal_fmodf_kernel.exit.i1180
	abs.f32 	%f539, %f757;
	setp.gtu.f32 	%p164, %f539, 0f7F800000;
	@%p164 bra 	$L__BB0_95;
// %bb.94:
	mov.b32 	%r555, %f85;
	and.b32  	%r556, %r555, -2147483648;
	mov.b32 	%r557, %f757;
	or.b32  	%r558, %r556, %r557;
	mov.b32 	%f757, %r558;
$L__BB0_95:                             // %__nv_fmodf.exit1181
	add.f32 	%f540, %f757, %f757;
	mov.b32 	%r559, %f540;
	and.b32  	%r560, %r559, -2147483648;
	or.b32  	%r561, %r560, 1056964608;
	mov.b32 	%f541, %r561;
	add.f32 	%f542, %f540, %f541;
	cvt.rzi.f32.f32 	%f543, %f542;
	abs.f32 	%f544, %f540;
	setp.gt.f32 	%p165, %f544, 0f4B000000;
	selp.f32 	%f545, %f540, %f543, %p165;
	cvt.rzi.f32.f32 	%f546, %f540;
	setp.lt.f32 	%p166, %f544, 0f3F000000;
	selp.f32 	%f547, %f546, %f545, %p166;
	cvt.rzi.s32.f32 	%r562, %f547;
	fma.rn.f32 	%f548, %f547, 0fBF000000, %f757;
	mul.f32 	%f549, %f548, %f548;
	fma.rn.f32 	%f550, %f549, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f551, %f549, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f552, %f550, %f549, 0fC0A55DF6;
	fma.rn.f32 	%f553, %f551, %f549, 0f4081E0CF;
	fma.rn.f32 	%f554, %f549, %f548, 0f00000000;
	fma.rn.f32 	%f555, %f553, %f549, 0fC09DE9E6;
	fma.rn.f32 	%f556, %f552, %f554, 0f00000000;
	fma.rn.f32 	%f557, %f555, %f549, 0f3F800000;
	fma.rn.f32 	%f558, %f548, 0f40490FDB, %f556;
	and.b32  	%r563, %r562, 1;
	setp.eq.b32 	%p167, %r563, 1;
	selp.f32 	%f559, %f557, %f558, %p167;
	selp.f32 	%f560, %f558, %f557, %p167;
	and.b32  	%r564, %r562, 2;
	setp.eq.s32 	%p168, %r564, 0;
	neg.f32 	%f561, %f559;
	selp.f32 	%f562, %f559, %f561, %p168;
	add.s32 	%r565, %r562, 1;
	and.b32  	%r566, %r565, 2;
	setp.eq.s32 	%p169, %r566, 0;
	mov.f32 	%f563, 0f00000000;
	sub.f32 	%f564, %f563, %f560;
	selp.f32 	%f565, %f560, %f564, %p169;
	cvt.rzi.f32.f32 	%f566, %f757;
	setp.eq.f32 	%p170, %f566, %f757;
	mul.f32 	%f567, %f757, 0f00000000;
	selp.f32 	%f105, %f567, %f562, %p170;
	abs.f32 	%f568, %f757;
	setp.gt.f32 	%p171, %f568, 0f4B800000;
	add.f32 	%f569, %f105, 0f3F800000;
	selp.f32 	%f104, %f569, %f565, %p171;
$L__BB0_96:                             // %L809
	mov.f32 	%f125, %f486;
	mov.f32 	%f126, %f486;
	@%p66 bra 	$L__BB0_112;
// %bb.97:                              // %L813
	mul.hi.u32 	%r568, %r3715, -1431655765;
	shr.u32 	%r569, %r568, 5;
	mul.lo.s32 	%r570, %r569, 48;
	sub.s32 	%r571, %r3715, %r570;
	cvt.rn.f32.s32 	%f571, %r571;
	div.approx.f32 	%f106, %f571, %f729;
	abs.f32 	%f763, %f106;
	setp.lt.f32 	%p173, %f763, 0f40000000;
	@%p173 bra 	$L__BB0_109;
// %bb.98:
	setp.gtu.f32 	%p174, %f763, 0f4B800000;
	@%p174 bra 	$L__BB0_105;
	bra.uni 	$L__BB0_99;
$L__BB0_105:
	mov.b32 	%r53, %f763;
	and.b32  	%r572, %r53, 8388607;
	or.b32  	%r3727, %r572, 1065353216;
	mov.b32 	%f762, %r3727;
	add.s32 	%r573, %r53, -1073741824;
	and.b32  	%r3728, %r573, -8388608;
	setp.eq.s32 	%p180, %r3728, 0;
	@%p180 bra 	$L__BB0_108;
// %bb.106:                             // %__nv_fmaf_rn.exit4.i.i.i1206.preheader
	mov.f32 	%f582, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f581,%f582;
	// end inline asm
$L__BB0_107:                            // %__nv_fmaf_rn.exit4.i.i.i1206
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r574, %r3728, 192937984;
	add.s32 	%r575, %r3727, %r574;
	mov.b32 	%f583, %r575;
	mul.f32 	%f584, %f581, %f583;
	sub.f32 	%f585, %f583, %f584;
	fma.rn.f32 	%f586, %f585, %f581, %f584;
	sub.f32 	%f587, %f583, %f586;
	fma.rz.f32 	%f588, %f587, %f581, %f586;
	cvt.rzi.f32.f32 	%f589, %f588;
	sub.f32 	%f762, %f583, %f589;
	sub.s32 	%r3728, %r3728, %r574;
	mov.b32 	%r3727, %f762;
	setp.ne.s32 	%p181, %r3728, 0;
	setp.ne.s32 	%p182, %r3727, 0;
	and.pred  	%p183, %p181, %p182;
	@%p183 bra 	$L__BB0_107;
$L__BB0_108:                            // %__internal_fmodf_slowpath_mod.exit.i.i1208
	setp.gt.u32 	%p184, %r53, 2139095039;
	selp.f32 	%f590, 0f7FFFFFFF, 0f4B800000, %p184;
	mul.f32 	%f591, %f762, 0f34000000;
	mul.f32 	%f763, %f590, %f591;
	bra.uni 	$L__BB0_109;
$L__BB0_99:                             // %__nv_fast_fdividef.exit.i.i.i1185
	mov.f32 	%f573, 0f40000000;
	div.approx.f32 	%f574, %f763, %f573;
	cvt.rzi.f32.f32 	%f761, %f574;
	fma.rn.f32 	%f109, %f761, 0fC0000000, %f763;
	mov.b32 	%r52, %f109;
	setp.lt.u32 	%p175, %r52, 1073741824;
	@%p175 bra 	$L__BB0_104;
// %bb.100:
	setp.lt.u32 	%p176, %r52, -2147483647;
	@%p176 bra 	$L__BB0_102;
// %bb.101:
	add.f32 	%f579, %f761, 0fBF800000;
	setp.lt.f32 	%p179, %f109, 0fC0000000;
	add.f32 	%f580, %f579, 0fBF800000;
	selp.f32 	%f761, %f580, %f579, %p179;
	bra.uni 	$L__BB0_104;
$L__BB0_102:
	add.f32 	%f761, %f761, 0f3F800000;
	setp.ltu.f32 	%p177, %f109, 0f40800000;
	@%p177 bra 	$L__BB0_104;
// %bb.103:                             // %__nv_fmaf_rn.exit.i.i.i1189
	add.f32 	%f575, %f761, 0f3F800000;
	fma.rn.f32 	%f577, %f573, 0fC0400000, %f109;
	setp.ge.f32 	%p178, %f577, 0f00000000;
	add.f32 	%f578, %f575, 0f3F800000;
	selp.f32 	%f761, %f578, %f575, %p178;
$L__BB0_104:                            // %__internal_fmodf_fastpath_quot.exit.i.i1192
	fma.rn.f32 	%f763, %f761, 0fC0000000, %f763;
$L__BB0_109:                            // %__internal_fmodf_kernel.exit.i1211
	abs.f32 	%f592, %f763;
	setp.gtu.f32 	%p185, %f592, 0f7F800000;
	@%p185 bra 	$L__BB0_111;
// %bb.110:
	mov.b32 	%r576, %f106;
	and.b32  	%r577, %r576, -2147483648;
	mov.b32 	%r578, %f763;
	or.b32  	%r579, %r577, %r578;
	mov.b32 	%f763, %r579;
$L__BB0_111:                            // %__nv_fmodf.exit1212
	add.f32 	%f593, %f763, %f763;
	mov.b32 	%r580, %f593;
	and.b32  	%r581, %r580, -2147483648;
	or.b32  	%r582, %r581, 1056964608;
	mov.b32 	%f594, %r582;
	add.f32 	%f595, %f593, %f594;
	cvt.rzi.f32.f32 	%f596, %f595;
	abs.f32 	%f597, %f593;
	setp.gt.f32 	%p186, %f597, 0f4B000000;
	selp.f32 	%f598, %f593, %f596, %p186;
	cvt.rzi.f32.f32 	%f599, %f593;
	setp.lt.f32 	%p187, %f597, 0f3F000000;
	selp.f32 	%f600, %f599, %f598, %p187;
	cvt.rzi.s32.f32 	%r583, %f600;
	fma.rn.f32 	%f601, %f600, 0fBF000000, %f763;
	mul.f32 	%f602, %f601, %f601;
	fma.rn.f32 	%f603, %f602, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f604, %f602, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f603, %f602, 0fC0A55DF6;
	fma.rn.f32 	%f606, %f604, %f602, 0f4081E0CF;
	fma.rn.f32 	%f607, %f602, %f601, 0f00000000;
	fma.rn.f32 	%f608, %f606, %f602, 0fC09DE9E6;
	fma.rn.f32 	%f609, %f605, %f607, 0f00000000;
	fma.rn.f32 	%f610, %f608, %f602, 0f3F800000;
	fma.rn.f32 	%f611, %f601, 0f40490FDB, %f609;
	and.b32  	%r584, %r583, 1;
	setp.eq.b32 	%p188, %r584, 1;
	selp.f32 	%f612, %f610, %f611, %p188;
	selp.f32 	%f613, %f611, %f610, %p188;
	and.b32  	%r585, %r583, 2;
	setp.eq.s32 	%p189, %r585, 0;
	neg.f32 	%f614, %f612;
	selp.f32 	%f615, %f612, %f614, %p189;
	add.s32 	%r586, %r583, 1;
	and.b32  	%r587, %r586, 2;
	setp.eq.s32 	%p190, %r587, 0;
	mov.f32 	%f616, 0f00000000;
	sub.f32 	%f617, %f616, %f613;
	selp.f32 	%f618, %f613, %f617, %p190;
	cvt.rzi.f32.f32 	%f619, %f763;
	setp.eq.f32 	%p191, %f619, %f763;
	mul.f32 	%f620, %f763, 0f00000000;
	selp.f32 	%f126, %f620, %f615, %p191;
	abs.f32 	%f621, %f763;
	setp.gt.f32 	%p192, %f621, 0f4B800000;
	add.f32 	%f622, %f126, 0f3F800000;
	selp.f32 	%f125, %f622, %f618, %p192;
$L__BB0_112:                            // %L847
	mov.f32 	%f146, %f486;
	mov.f32 	%f147, %f486;
	@%p1 bra 	$L__BB0_128;
// %bb.113:                             // %L885
	cvt.u16.u32 	%rs22, %r3714;
	and.b16  	%rs23, %rs22, 255;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 10;
	mul.lo.s16 	%rs26, %rs25, 6;
	sub.s16 	%rs27, %rs22, %rs26;
	and.b16  	%rs28, %rs27, 255;
	cvt.rn.f32.u16 	%f624, %rs28;
	div.approx.f32 	%f127, %f624, %f730;
	abs.f32 	%f769, %f127;
	setp.lt.f32 	%p193, %f769, 0f40000000;
	@%p193 bra 	$L__BB0_125;
// %bb.114:
	setp.gtu.f32 	%p194, %f769, 0f4B800000;
	@%p194 bra 	$L__BB0_121;
	bra.uni 	$L__BB0_115;
$L__BB0_121:
	mov.b32 	%r63, %f769;
	and.b32  	%r595, %r63, 8388607;
	or.b32  	%r3729, %r595, 1065353216;
	mov.b32 	%f768, %r3729;
	add.s32 	%r596, %r63, -1073741824;
	and.b32  	%r3730, %r596, -8388608;
	setp.eq.s32 	%p200, %r3730, 0;
	@%p200 bra 	$L__BB0_124;
// %bb.122:                             // %__nv_fmaf_rn.exit4.i.i.i1237.preheader
	mov.f32 	%f635, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f634,%f635;
	// end inline asm
$L__BB0_123:                            // %__nv_fmaf_rn.exit4.i.i.i1237
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r597, %r3730, 192937984;
	add.s32 	%r598, %r3729, %r597;
	mov.b32 	%f636, %r598;
	mul.f32 	%f637, %f634, %f636;
	sub.f32 	%f638, %f636, %f637;
	fma.rn.f32 	%f639, %f638, %f634, %f637;
	sub.f32 	%f640, %f636, %f639;
	fma.rz.f32 	%f641, %f640, %f634, %f639;
	cvt.rzi.f32.f32 	%f642, %f641;
	sub.f32 	%f768, %f636, %f642;
	sub.s32 	%r3730, %r3730, %r597;
	mov.b32 	%r3729, %f768;
	setp.ne.s32 	%p201, %r3730, 0;
	setp.ne.s32 	%p202, %r3729, 0;
	and.pred  	%p203, %p201, %p202;
	@%p203 bra 	$L__BB0_123;
$L__BB0_124:                            // %__internal_fmodf_slowpath_mod.exit.i.i1239
	setp.gt.u32 	%p204, %r63, 2139095039;
	selp.f32 	%f643, 0f7FFFFFFF, 0f4B800000, %p204;
	mul.f32 	%f644, %f768, 0f34000000;
	mul.f32 	%f769, %f643, %f644;
	bra.uni 	$L__BB0_125;
$L__BB0_115:                            // %__nv_fast_fdividef.exit.i.i.i1216
	mov.f32 	%f626, 0f40000000;
	div.approx.f32 	%f627, %f769, %f626;
	cvt.rzi.f32.f32 	%f767, %f627;
	fma.rn.f32 	%f130, %f767, 0fC0000000, %f769;
	mov.b32 	%r62, %f130;
	setp.lt.u32 	%p195, %r62, 1073741824;
	@%p195 bra 	$L__BB0_120;
// %bb.116:
	setp.lt.u32 	%p196, %r62, -2147483647;
	@%p196 bra 	$L__BB0_118;
// %bb.117:
	add.f32 	%f632, %f767, 0fBF800000;
	setp.lt.f32 	%p199, %f130, 0fC0000000;
	add.f32 	%f633, %f632, 0fBF800000;
	selp.f32 	%f767, %f633, %f632, %p199;
	bra.uni 	$L__BB0_120;
$L__BB0_118:
	add.f32 	%f767, %f767, 0f3F800000;
	setp.ltu.f32 	%p197, %f130, 0f40800000;
	@%p197 bra 	$L__BB0_120;
// %bb.119:                             // %__nv_fmaf_rn.exit.i.i.i1220
	add.f32 	%f628, %f767, 0f3F800000;
	fma.rn.f32 	%f630, %f626, 0fC0400000, %f130;
	setp.ge.f32 	%p198, %f630, 0f00000000;
	add.f32 	%f631, %f628, 0f3F800000;
	selp.f32 	%f767, %f631, %f628, %p198;
$L__BB0_120:                            // %__internal_fmodf_fastpath_quot.exit.i.i1223
	fma.rn.f32 	%f769, %f767, 0fC0000000, %f769;
$L__BB0_125:                            // %__internal_fmodf_kernel.exit.i1242
	abs.f32 	%f645, %f769;
	setp.gtu.f32 	%p205, %f645, 0f7F800000;
	@%p205 bra 	$L__BB0_127;
// %bb.126:
	mov.b32 	%r599, %f127;
	and.b32  	%r600, %r599, -2147483648;
	mov.b32 	%r601, %f769;
	or.b32  	%r602, %r600, %r601;
	mov.b32 	%f769, %r602;
$L__BB0_127:                            // %__nv_fmodf.exit1243
	add.f32 	%f646, %f769, %f769;
	mov.b32 	%r603, %f646;
	and.b32  	%r604, %r603, -2147483648;
	or.b32  	%r605, %r604, 1056964608;
	mov.b32 	%f647, %r605;
	add.f32 	%f648, %f646, %f647;
	cvt.rzi.f32.f32 	%f649, %f648;
	abs.f32 	%f650, %f646;
	setp.gt.f32 	%p206, %f650, 0f4B000000;
	selp.f32 	%f651, %f646, %f649, %p206;
	cvt.rzi.f32.f32 	%f652, %f646;
	setp.lt.f32 	%p207, %f650, 0f3F000000;
	selp.f32 	%f653, %f652, %f651, %p207;
	cvt.rzi.s32.f32 	%r606, %f653;
	fma.rn.f32 	%f654, %f653, 0fBF000000, %f769;
	mul.f32 	%f655, %f654, %f654;
	fma.rn.f32 	%f656, %f655, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f657, %f655, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f658, %f656, %f655, 0fC0A55DF6;
	fma.rn.f32 	%f659, %f657, %f655, 0f4081E0CF;
	fma.rn.f32 	%f660, %f655, %f654, 0f00000000;
	fma.rn.f32 	%f661, %f659, %f655, 0fC09DE9E6;
	fma.rn.f32 	%f662, %f658, %f660, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f655, 0f3F800000;
	fma.rn.f32 	%f664, %f654, 0f40490FDB, %f662;
	and.b32  	%r607, %r606, 1;
	setp.eq.b32 	%p208, %r607, 1;
	selp.f32 	%f665, %f663, %f664, %p208;
	selp.f32 	%f666, %f664, %f663, %p208;
	and.b32  	%r608, %r606, 2;
	setp.eq.s32 	%p209, %r608, 0;
	neg.f32 	%f667, %f665;
	selp.f32 	%f668, %f665, %f667, %p209;
	add.s32 	%r609, %r606, 1;
	and.b32  	%r610, %r609, 2;
	setp.eq.s32 	%p210, %r610, 0;
	mov.f32 	%f669, 0f00000000;
	sub.f32 	%f670, %f669, %f666;
	selp.f32 	%f671, %f666, %f670, %p210;
	cvt.rzi.f32.f32 	%f672, %f769;
	setp.eq.f32 	%p211, %f672, %f769;
	mul.f32 	%f673, %f769, 0f00000000;
	selp.f32 	%f147, %f673, %f668, %p211;
	abs.f32 	%f674, %f769;
	setp.gt.f32 	%p212, %f674, 0f4B800000;
	add.f32 	%f675, %f147, 0f3F800000;
	selp.f32 	%f146, %f675, %f671, %p212;
$L__BB0_128:                            // %L919
	mov.f32 	%f167, %f486;
	mov.f32 	%f168, %f486;
	@%p2 bra 	$L__BB0_144;
// %bb.129:                             // %L927
	mul.hi.u32 	%r612, %r3715, -1431655765;
	shr.u32 	%r613, %r612, 2;
	mul.lo.s32 	%r614, %r613, 6;
	sub.s32 	%r615, %r3715, %r614;
	cvt.rn.f32.s32 	%f677, %r615;
	div.approx.f32 	%f148, %f677, %f730;
	abs.f32 	%f775, %f148;
	setp.lt.f32 	%p213, %f775, 0f40000000;
	@%p213 bra 	$L__BB0_141;
// %bb.130:
	setp.gtu.f32 	%p214, %f775, 0f4B800000;
	@%p214 bra 	$L__BB0_137;
	bra.uni 	$L__BB0_131;
$L__BB0_137:
	mov.b32 	%r71, %f775;
	and.b32  	%r616, %r71, 8388607;
	or.b32  	%r3731, %r616, 1065353216;
	mov.b32 	%f774, %r3731;
	add.s32 	%r617, %r71, -1073741824;
	and.b32  	%r3732, %r617, -8388608;
	setp.eq.s32 	%p220, %r3732, 0;
	@%p220 bra 	$L__BB0_140;
// %bb.138:                             // %__nv_fmaf_rn.exit4.i.i.i1268.preheader
	mov.f32 	%f688, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f687,%f688;
	// end inline asm
$L__BB0_139:                            // %__nv_fmaf_rn.exit4.i.i.i1268
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r618, %r3732, 192937984;
	add.s32 	%r619, %r3731, %r618;
	mov.b32 	%f689, %r619;
	mul.f32 	%f690, %f687, %f689;
	sub.f32 	%f691, %f689, %f690;
	fma.rn.f32 	%f692, %f691, %f687, %f690;
	sub.f32 	%f693, %f689, %f692;
	fma.rz.f32 	%f694, %f693, %f687, %f692;
	cvt.rzi.f32.f32 	%f695, %f694;
	sub.f32 	%f774, %f689, %f695;
	sub.s32 	%r3732, %r3732, %r618;
	mov.b32 	%r3731, %f774;
	setp.ne.s32 	%p221, %r3732, 0;
	setp.ne.s32 	%p222, %r3731, 0;
	and.pred  	%p223, %p221, %p222;
	@%p223 bra 	$L__BB0_139;
$L__BB0_140:                            // %__internal_fmodf_slowpath_mod.exit.i.i1270
	setp.gt.u32 	%p224, %r71, 2139095039;
	selp.f32 	%f696, 0f7FFFFFFF, 0f4B800000, %p224;
	mul.f32 	%f697, %f774, 0f34000000;
	mul.f32 	%f775, %f696, %f697;
	bra.uni 	$L__BB0_141;
$L__BB0_131:                            // %__nv_fast_fdividef.exit.i.i.i1247
	mov.f32 	%f679, 0f40000000;
	div.approx.f32 	%f680, %f775, %f679;
	cvt.rzi.f32.f32 	%f773, %f680;
	fma.rn.f32 	%f151, %f773, 0fC0000000, %f775;
	mov.b32 	%r70, %f151;
	setp.lt.u32 	%p215, %r70, 1073741824;
	@%p215 bra 	$L__BB0_136;
// %bb.132:
	setp.lt.u32 	%p216, %r70, -2147483647;
	@%p216 bra 	$L__BB0_134;
// %bb.133:
	add.f32 	%f685, %f773, 0fBF800000;
	setp.lt.f32 	%p219, %f151, 0fC0000000;
	add.f32 	%f686, %f685, 0fBF800000;
	selp.f32 	%f773, %f686, %f685, %p219;
	bra.uni 	$L__BB0_136;
$L__BB0_134:
	add.f32 	%f773, %f773, 0f3F800000;
	setp.ltu.f32 	%p217, %f151, 0f40800000;
	@%p217 bra 	$L__BB0_136;
// %bb.135:                             // %__nv_fmaf_rn.exit.i.i.i1251
	add.f32 	%f681, %f773, 0f3F800000;
	fma.rn.f32 	%f683, %f679, 0fC0400000, %f151;
	setp.ge.f32 	%p218, %f683, 0f00000000;
	add.f32 	%f684, %f681, 0f3F800000;
	selp.f32 	%f773, %f684, %f681, %p218;
$L__BB0_136:                            // %__internal_fmodf_fastpath_quot.exit.i.i1254
	fma.rn.f32 	%f775, %f773, 0fC0000000, %f775;
$L__BB0_141:                            // %__internal_fmodf_kernel.exit.i1273
	abs.f32 	%f698, %f775;
	setp.gtu.f32 	%p225, %f698, 0f7F800000;
	@%p225 bra 	$L__BB0_143;
// %bb.142:
	mov.b32 	%r620, %f148;
	and.b32  	%r621, %r620, -2147483648;
	mov.b32 	%r622, %f775;
	or.b32  	%r623, %r621, %r622;
	mov.b32 	%f775, %r623;
$L__BB0_143:                            // %__nv_fmodf.exit1274
	add.f32 	%f699, %f775, %f775;
	mov.b32 	%r624, %f699;
	and.b32  	%r625, %r624, -2147483648;
	or.b32  	%r626, %r625, 1056964608;
	mov.b32 	%f700, %r626;
	add.f32 	%f701, %f699, %f700;
	cvt.rzi.f32.f32 	%f702, %f701;
	abs.f32 	%f703, %f699;
	setp.gt.f32 	%p226, %f703, 0f4B000000;
	selp.f32 	%f704, %f699, %f702, %p226;
	cvt.rzi.f32.f32 	%f705, %f699;
	setp.lt.f32 	%p227, %f703, 0f3F000000;
	selp.f32 	%f706, %f705, %f704, %p227;
	cvt.rzi.s32.f32 	%r627, %f706;
	fma.rn.f32 	%f707, %f706, 0fBF000000, %f775;
	mul.f32 	%f708, %f707, %f707;
	fma.rn.f32 	%f709, %f708, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f710, %f708, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f711, %f709, %f708, 0fC0A55DF6;
	fma.rn.f32 	%f712, %f710, %f708, 0f4081E0CF;
	fma.rn.f32 	%f713, %f708, %f707, 0f00000000;
	fma.rn.f32 	%f714, %f712, %f708, 0fC09DE9E6;
	fma.rn.f32 	%f715, %f711, %f713, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f708, 0f3F800000;
	fma.rn.f32 	%f717, %f707, 0f40490FDB, %f715;
	and.b32  	%r628, %r627, 1;
	setp.eq.b32 	%p228, %r628, 1;
	selp.f32 	%f718, %f716, %f717, %p228;
	selp.f32 	%f719, %f717, %f716, %p228;
	and.b32  	%r629, %r627, 2;
	setp.eq.s32 	%p229, %r629, 0;
	neg.f32 	%f720, %f718;
	selp.f32 	%f721, %f718, %f720, %p229;
	add.s32 	%r630, %r627, 1;
	and.b32  	%r631, %r630, 2;
	setp.eq.s32 	%p230, %r631, 0;
	mov.f32 	%f722, 0f00000000;
	sub.f32 	%f723, %f722, %f719;
	selp.f32 	%f724, %f719, %f723, %p230;
	cvt.rzi.f32.f32 	%f725, %f775;
	setp.eq.f32 	%p231, %f725, %f775;
	mul.f32 	%f726, %f775, 0f00000000;
	selp.f32 	%f168, %f726, %f721, %p231;
	abs.f32 	%f727, %f775;
	setp.gt.f32 	%p232, %f727, 0f4B800000;
	add.f32 	%f728, %f168, 0f3F800000;
	selp.f32 	%f167, %f728, %f724, %p232;
$L__BB0_144:                            // %L961
	mov.u32 	%r282, 999999999;
	cvt.u16.u32 	%rs236, %r3;
	@%p88 bra 	$L__BB0_223;
// %bb.145:                             // %L997
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	and.b16  	%rs30, %rs236, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs236, %rs33;
	cvt.u32.u16 	%r645, %rs34;
	and.b32  	%r646, %r645, 255;
	mad.lo.s32 	%r647, %r646, 24, %r1;
	cvt.u16.u32 	%rs35, %r647;
	mul.hi.u16 	%rs36, %rs35, -7281;
	shr.u16 	%rs37, %rs36, 9;
	mul.lo.s16 	%rs38, %rs37, 576;
	sub.s16 	%rs39, %rs35, %rs38;
	cvt.u32.u16 	%r648, %rs39;
	mul.wide.u32 	%rd50, %r648, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.u32 	%r649, [%rd51];
	shl.b32 	%r650, %r649, 16;
	cvt.s32.s16 	%r82, %r649;
	shr.s32 	%r83, %r649, 16;
	or.b32  	%r651, %r650, 65535;
	setp.lt.u32 	%p234, %r651, 1638399;
	setp.lt.u32 	%p235, %r649, 1572864;
	and.pred  	%p236, %p234, %p235;
	@%p236 bra 	$L__BB0_222;
	bra.uni 	$L__BB0_146;
$L__BB0_222:                            // %L1237
	mul.lo.s32 	%r655, %r83, 801;
	mad.lo.s32 	%r282, %r82, 33, %r655;
$L__BB0_223:                            // %pass503
	add.f32 	%f224, %f781, %f781;
	mov.b32 	%r428, %f224;
	add.f32 	%f487, %f785, %f785;
	and.b32  	%r429, %r428, -2147483648;
	mov.b32 	%r542, %f487;
	or.b32  	%r430, %r429, 1056964608;
	and.b32  	%r543, %r542, -2147483648;
	mov.b32 	%f225, %r430;
	or.b32  	%r544, %r543, 1056964608;
	add.f32 	%f226, %f224, %f225;
	abs.f32 	%f228, %f224;
	mov.b32 	%f488, %r544;
	cvt.rzi.f32.f32 	%f227, %f226;
	setp.gt.f32 	%p38, %f228, 0f4B000000;
	add.f32 	%f489, %f487, %f488;
	abs.f32 	%f491, %f487;
	selp.f32 	%f229, %f224, %f227, %p38;
	cvt.rzi.f32.f32 	%f230, %f224;
	setp.lt.f32 	%p39, %f228, 0f3F000000;
	cvt.rzi.f32.f32 	%f490, %f489;
	setp.gt.f32 	%p145, %f491, 0f4B000000;
	selp.f32 	%f231, %f230, %f229, %p39;
	selp.f32 	%f492, %f487, %f490, %p145;
	cvt.rzi.f32.f32 	%f493, %f487;
	setp.lt.f32 	%p146, %f491, 0f3F000000;
	fma.rn.f32 	%f232, %f231, 0fBF000000, %f781;
	selp.f32 	%f494, %f493, %f492, %p146;
	mul.f32 	%f233, %f232, %f232;
	fma.rn.f32 	%f495, %f494, 0fBF000000, %f785;
	fma.rn.f32 	%f234, %f233, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f235, %f233, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f496, %f495, %f495;
	cvt.rzi.s32.f32 	%r431, %f231;
	fma.rn.f32 	%f236, %f234, %f233, 0fC0A55DF6;
	fma.rn.f32 	%f237, %f235, %f233, 0f4081E0CF;
	fma.rn.f32 	%f238, %f233, %f232, 0f00000000;
	fma.rn.f32 	%f497, %f496, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f498, %f496, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f239, %f237, %f233, 0fC09DE9E6;
	fma.rn.f32 	%f240, %f236, %f238, 0f00000000;
	and.b32  	%r432, %r431, 1;
	cvt.rzi.s32.f32 	%r545, %f494;
	fma.rn.f32 	%f499, %f497, %f496, 0fC0A55DF6;
	fma.rn.f32 	%f500, %f498, %f496, 0f4081E0CF;
	fma.rn.f32 	%f501, %f496, %f495, 0f00000000;
	fma.rn.f32 	%f241, %f239, %f233, 0f3F800000;
	fma.rn.f32 	%f242, %f232, 0f40490FDB, %f240;
	setp.eq.b32 	%p40, %r432, 1;
	fma.rn.f32 	%f502, %f500, %f496, 0fC09DE9E6;
	fma.rn.f32 	%f503, %f499, %f501, 0f00000000;
	and.b32  	%r546, %r545, 1;
	selp.f32 	%f243, %f241, %f242, %p40;
	and.b32  	%r433, %r431, 2;
	fma.rn.f32 	%f504, %f502, %f496, 0f3F800000;
	fma.rn.f32 	%f505, %f495, 0f40490FDB, %f503;
	setp.eq.b32 	%p147, %r546, 1;
	setp.eq.s32 	%p41, %r433, 0;
	neg.f32 	%f245, %f243;
	add.s32 	%r434, %r431, 1;
	cvt.rzi.f32.f32 	%f249, %f781;
	selp.f32 	%f506, %f504, %f505, %p147;
	and.b32  	%r547, %r545, 2;
	selp.f32 	%f244, %f242, %f241, %p40;
	selp.f32 	%f246, %f243, %f245, %p41;
	and.b32  	%r435, %r434, 2;
	setp.eq.f32 	%p43, %f249, %f781;
	mul.f32 	%f250, %f781, 0f00000000;
	setp.eq.s32 	%p148, %r547, 0;
	neg.f32 	%f508, %f506;
	add.s32 	%r548, %r545, 1;
	cvt.rzi.f32.f32 	%f512, %f785;
	setp.eq.s32 	%p42, %r435, 0;
	sub.f32 	%f247, %f223, %f244;
	selp.f32 	%f251, %f250, %f246, %p43;
	abs.f32 	%f252, %f781;
	selp.f32 	%f507, %f505, %f504, %p147;
	selp.f32 	%f509, %f506, %f508, %p148;
	and.b32  	%r549, %r548, 2;
	setp.eq.f32 	%p150, %f512, %f785;
	mul.f32 	%f513, %f785, 0f00000000;
	selp.f32 	%f248, %f244, %f247, %p42;
	setp.gt.f32 	%p44, %f252, 0f4B800000;
	add.f32 	%f253, %f251, 0f3F800000;
	setp.eq.s32 	%p149, %r549, 0;
	sub.f32 	%f510, %f486, %f507;
	selp.f32 	%f514, %f513, %f509, %p150;
	abs.f32 	%f515, %f785;
	selp.f32 	%f254, %f253, %f248, %p44;
	selp.f32 	%f511, %f507, %f510, %p149;
	setp.gt.f32 	%p151, %f515, 0f4B800000;
	add.f32 	%f516, %f514, 0f3F800000;
	mov.b32 	%r424, %f254;
	mov.b32 	%r427, %f251;
	selp.f32 	%f517, %f516, %f511, %p151;
	xor.b32  	%r423, %r427, -2147483648;
	mov.b32 	%r519, %f62;
	mov.b32 	%r520, %f83;
	mov.b32 	%r525, %f63;
	mov.b32 	%r526, %f84;
	mov.b32 	%r538, %f517;
	mov.b32 	%r541, %f514;
	mov.b32 	%r475, %f20;
	mov.b32 	%r476, %f41;
	mov.b32 	%r478, %f21;
	mov.b32 	%r479, %f42;
	xor.b32  	%r522, %r525, -2147483648;
	xor.b32  	%r523, %r526, -2147483648;
	xor.b32  	%r537, %r541, -2147483648;
	mov.b32 	%r589, %f104;
	mov.b32 	%r590, %f125;
	mov.b32 	%r592, %f105;
	mov.b32 	%r593, %f126;
	mov.b32 	%r633, %f146;
	mov.b32 	%r634, %f167;
	mov.b32 	%r639, %f147;
	xor.b32  	%r636, %r639, -2147483648;
	mov.b32 	%r640, %f168;
	xor.b32  	%r637, %r640, -2147483648;
	and.b32  	%r656, %r3, 24;
	setp.ne.s32 	%p237, %r656, 24;
	cvt.u16.u32 	%rs237, %r257;
	@%p237 bra 	$L__BB0_147;
// %bb.224:                             // %pass503.L1497_crit_edge
	mul.lo.s16 	%rs47, %rs237, 171;
	shr.u16 	%rs48, %rs47, 10;
	mul.lo.s16 	%rs49, %rs48, 6;
	sub.s16 	%rs50, %rs237, %rs49;
	cvt.u32.u16 	%r670, %rs50;
	and.b32  	%r3733, %r670, 255;
	mov.u32 	%r86, 0;
	mov.u32 	%r87, %r86;
	bra.uni 	$L__BB0_148;
$L__BB0_147:                            // %pass518
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mul.lo.s32 	%r657, %r256, 144;
	mul.lo.s16 	%rs41, %rs237, 171;
	shr.u16 	%rs42, %rs41, 10;
	mul.lo.s16 	%rs43, %rs42, 6;
	sub.s16 	%rs44, %rs237, %rs43;
	cvt.u32.u16 	%r658, %rs44;
	and.b32  	%r3733, %r658, 255;
	and.b16  	%rs45, %rs44, 255;
	mul.wide.u16 	%r659, %rs45, 24;
	and.b32  	%r660, %r4, 15;
	mul.lo.s32 	%r661, %r660, 1152;
	add.s32 	%r662, %r657, %r1;
	add.s32 	%r663, %r662, %r661;
	add.s32 	%r664, %r663, %r659;
	mul.wide.u32 	%rd57, %r664, 4;
	add.s64 	%rd58, %rd2, %rd57;
	ld.global.u32 	%r86, [%rd58];
	or.b32  	%r665, %r1, 576;
	add.s32 	%r666, %r665, %r657;
	add.s32 	%r667, %r666, %r661;
	add.s32 	%r668, %r667, %r659;
	mul.wide.u32 	%rd59, %r668, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.u32 	%r87, [%rd60];
$L__BB0_148:                            // %L1497
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	// begin inline asm
	cvt.rn.f16x2.f32 %r422, %r424, %r423;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r425, %r427, %r424;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r474, %r476, %r475;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r477, %r479, %r478;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r518, %r520, %r519;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r521, %r523, %r522;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r524, %r526, %r525;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r527, %r520, %r519;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r536, %r538, %r537;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r539, %r541, %r538;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r588, %r590, %r589;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r591, %r593, %r592;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r632, %r634, %r633;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r635, %r637, %r636;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r638, %r640, %r639;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r641, %r634, %r633;
	// end inline asm
	mov.u32 	%r122, 0;
	shl.b32 	%r88, %r3, 2;
	and.b32  	%r672, %r88, 60;
	shl.b32 	%r673, %r3, 3;
	and.b32  	%r89, %r673, 128;
	add.s32 	%r674, %r4, %r396;
	shl.b32 	%r90, %r674, 8;
	or.b32  	%r91, %r672, %r89;
	shl.b32 	%r675, %r396, 8;
	mad.lo.s32 	%r92, %r392, 12288, %r675;
	shl.b32 	%r93, %r4, 8;
	add.s32 	%r94, %r1, 24;
	shr.u32 	%r676, %r3, 4;
	and.b32  	%r677, %r269, 30;
	or.b32  	%r678, %r677, %r676;
	mul.lo.s32 	%r95, %r678, 257;
	or.b32  	%r679, %r269, %r676;
	or.b32  	%r680, %r679, 32;
	mul.lo.s32 	%r96, %r680, 257;
	and.b32  	%r681, %r2, 224;
	and.b16  	%rs52, %rs236, 255;
	mul.lo.s16 	%rs53, %rs52, 171;
	shr.u16 	%rs54, %rs53, 12;
	mul.lo.s16 	%rs55, %rs54, 24;
	sub.s16 	%rs56, %rs236, %rs55;
	cvt.u32.u16 	%r682, %rs56;
	and.b32  	%r97, %r682, 255;
	shr.u32 	%r683, %r1, 3;
	mad.lo.s32 	%r98, %r683, 257, %r681;
	shr.u32 	%r684, %r94, 3;
	mad.lo.s32 	%r99, %r684, 257, %r681;
	add.s32 	%r685, %r1, 48;
	shr.u32 	%r686, %r685, 3;
	mad.lo.s32 	%r100, %r686, 257, %r681;
	add.s32 	%r687, %r1, 72;
	shr.u32 	%r688, %r687, 3;
	mad.lo.s32 	%r101, %r688, 257, %r681;
	or.b32  	%r689, %r683, 12;
	mad.lo.s32 	%r102, %r689, 257, %r681;
	add.s32 	%r690, %r1, 120;
	shr.u32 	%r691, %r690, 3;
	mad.lo.s32 	%r103, %r691, 257, %r681;
	add.s32 	%r692, %r1, 144;
	shr.u32 	%r693, %r692, 3;
	mad.lo.s32 	%r104, %r693, 257, %r681;
	add.s32 	%r694, %r1, 168;
	shr.u32 	%r695, %r694, 3;
	mad.lo.s32 	%r105, %r695, 257, %r681;
	or.b32  	%r696, %r683, 24;
	mad.lo.s32 	%r106, %r696, 257, %r681;
	add.s32 	%r697, %r1, 216;
	shr.u32 	%r698, %r697, 3;
	mad.lo.s32 	%r107, %r698, 257, %r681;
	add.s32 	%r699, %r1, 240;
	shr.u32 	%r700, %r699, 3;
	mad.lo.s32 	%r108, %r700, 257, %r681;
	add.s32 	%r701, %r1, 264;
	shr.u32 	%r702, %r701, 3;
	mad.lo.s32 	%r109, %r702, 257, %r681;
	or.b32  	%r703, %r683, 36;
	mad.lo.s32 	%r110, %r703, 257, %r681;
	add.s32 	%r704, %r1, 312;
	shr.u32 	%r705, %r704, 3;
	mad.lo.s32 	%r111, %r705, 257, %r681;
	add.s32 	%r706, %r1, 336;
	shr.u32 	%r707, %r706, 3;
	mad.lo.s32 	%r112, %r707, 257, %r681;
	add.s32 	%r708, %r1, 360;
	shr.u32 	%r709, %r708, 3;
	mad.lo.s32 	%r113, %r709, 257, %r681;
	or.b32  	%r710, %r683, 48;
	mad.lo.s32 	%r114, %r710, 257, %r681;
	add.s32 	%r711, %r1, 408;
	shr.u32 	%r712, %r711, 3;
	mad.lo.s32 	%r115, %r712, 257, %r681;
	add.s32 	%r713, %r1, 432;
	shr.u32 	%r714, %r713, 3;
	mad.lo.s32 	%r116, %r714, 257, %r681;
	add.s32 	%r715, %r1, 456;
	shr.u32 	%r716, %r715, 3;
	mad.lo.s32 	%r117, %r716, 257, %r681;
	or.b32  	%r717, %r683, 60;
	mad.lo.s32 	%r118, %r717, 257, %r681;
	add.s32 	%r718, %r1, 504;
	bfe.u32 	%r719, %r718, 3, 6;
	mad.lo.s32 	%r119, %r719, 257, %r681;
	mul.lo.s32 	%r720, %r1, 33;
	mad.lo.s32 	%r721, %r256, 4806, %r720;
	mad.lo.s32 	%r722, %r3733, 801, %r721;
	bfe.s32 	%r723, %r3, 2, 1;
	and.b32  	%r724, %r3, 4;
	setp.eq.s32 	%p238, %r724, 0;
	and.b32  	%r725, %r723, 1028;
	bfe.s32 	%r726, %r3, 3, 1;
	and.b32  	%r727, %r726, 514;
	bfe.s32 	%r728, %r3, 1, 1;
	and.b32  	%r729, %r728, 2056;
	and.b32  	%r730, %r3, 1;
	neg.s32 	%r731, %r730;
	and.b32  	%r732, %r731, 4112;
	mul.lo.s32 	%r733, %r676, 257;
	add.s32 	%r734, %r733, %r1;
	add.s32 	%r735, %r734, %r727;
	add.s32 	%r736, %r735, %r725;
	add.s32 	%r737, %r736, %r729;
	add.s32 	%r738, %r737, %r732;
	mul.wide.u32 	%rd61, %r738, 4;
	mov.u64 	%rd62, shmem;
	add.s64 	%rd7, %rd62, %rd61;
	selp.b32 	%r739, 8256, 9284, %p238;
	add.s32 	%r740, %r735, %r739;
	add.s32 	%r741, %r740, %r729;
	add.s32 	%r742, %r741, %r732;
	mul.wide.u32 	%rd63, %r742, 4;
	add.s64 	%rd8, %rd62, %rd63;
	or.b32  	%r743, %r1, 32;
	add.s32 	%r744, %r743, %r733;
	add.s32 	%r745, %r744, %r727;
	add.s32 	%r746, %r745, %r725;
	add.s32 	%r747, %r746, %r729;
	add.s32 	%r748, %r747, %r732;
	mul.wide.u32 	%rd64, %r748, 4;
	add.s64 	%rd9, %rd62, %rd64;
	add.s32 	%r749, %r745, %r739;
	add.s32 	%r750, %r749, %r729;
	add.s32 	%r751, %r750, %r732;
	mul.wide.u32 	%rd65, %r751, 4;
	add.s64 	%rd10, %rd62, %rd65;
	bfe.s32 	%r752, %r1, 3, 1;
	and.b32  	%r753, %r1, 8;
	setp.eq.s32 	%p239, %r753, 0;
	and.b32  	%r754, %r752, 1028;
	mul.lo.s32 	%r755, %r256, 6;
	and.b32  	%r756, %r1, 1;
	neg.s32 	%r757, %r756;
	and.b32  	%r758, %r757, 8256;
	shr.u32 	%r759, %r1, 4;
	mul.lo.s32 	%r760, %r759, 514;
	bfe.s32 	%r761, %r1, 2, 1;
	and.b32  	%r762, %r761, 2056;
	bfe.s32 	%r763, %r1, 1, 1;
	and.b32  	%r764, %r763, 4112;
	add.s32 	%r765, %r760, %r755;
	add.s32 	%r766, %r765, %r754;
	add.s32 	%r767, %r766, %r758;
	add.s32 	%r768, %r767, %r762;
	add.s32 	%r769, %r768, %r764;
	add.s32 	%r770, %r769, %r3733;
	mul.wide.u32 	%rd66, %r770, 4;
	add.s64 	%rd11, %rd62, %rd66;
	selp.b32 	%r771, 1028, 0, %p239;
	bfe.s32 	%r772, %r94, 4, 1;
	and.b32  	%r773, %r772, 514;
	shr.u32 	%r774, %r94, 5;
	mul.lo.s32 	%r775, %r774, 257;
	add.s32 	%r776, %r771, %r755;
	or.b32  	%r777, %r776, %r758;
	add.s32 	%r778, %r777, %r762;
	add.s32 	%r779, %r778, %r764;
	add.s32 	%r780, %r779, %r775;
	add.s32 	%r781, %r780, %r773;
	add.s32 	%r782, %r781, %r3733;
	mul.wide.u32 	%rd67, %r782, 4;
	add.s64 	%rd12, %rd62, %rd67;
	or.b32  	%r783, %r755, 32;
	add.s32 	%r784, %r783, %r760;
	add.s32 	%r785, %r784, %r754;
	add.s32 	%r786, %r785, %r758;
	add.s32 	%r787, %r786, %r762;
	add.s32 	%r788, %r787, %r764;
	add.s32 	%r789, %r788, %r3733;
	mul.wide.u32 	%rd68, %r789, 4;
	add.s64 	%rd13, %rd62, %rd68;
	add.s32 	%r790, %r783, %r771;
	add.s32 	%r791, %r790, %r758;
	add.s32 	%r792, %r791, %r762;
	add.s32 	%r793, %r792, %r764;
	add.s32 	%r794, %r793, %r775;
	add.s32 	%r795, %r794, %r773;
	add.s32 	%r796, %r795, %r3733;
	mul.wide.u32 	%rd69, %r796, 4;
	add.s64 	%rd14, %rd62, %rd69;
	mul.lo.s32 	%r797, %r394, 589824;
	mad.lo.s32 	%r798, %r398, 1152, %r797;
	mul.lo.s32 	%r799, %r4, 1152;
	mad.lo.s32 	%r800, %r1, 24, %r799;
	add.s32 	%r120, %r800, %r97;
	cvt.s64.s32 	%rd15, %r798;
	cvt.u16.u32 	%rs57, %r94;
	and.b16  	%rs58, %rs57, 255;
	mul.lo.s16 	%rs59, %rs58, 171;
	shr.u16 	%rs60, %rs59, 13;
	mul.lo.s16 	%rs61, %rs60, 48;
	sub.s16 	%rs62, %rs57, %rs61;
	cvt.u32.u16 	%r801, %rs62;
	and.b32  	%r802, %r801, 255;
	or.b32  	%r803, %r799, %r97;
	mad.lo.s32 	%r121, %r802, 24, %r803;
	mul.wide.u32 	%rd70, %r722, 4;
	add.s64 	%rd16, %rd62, %rd70;
	add.s32 	%r804, %r738, 64;
	mul.wide.u32 	%rd71, %r804, 4;
	add.s64 	%rd17, %rd62, %rd71;
	add.s32 	%r805, %r742, 64;
	mul.wide.u32 	%rd72, %r805, 4;
	add.s64 	%rd18, %rd62, %rd72;
	add.s32 	%r806, %r748, 64;
	mul.wide.u32 	%rd73, %r806, 4;
	add.s64 	%rd19, %rd62, %rd73;
	add.s32 	%r807, %r751, 64;
	mul.wide.u32 	%rd74, %r807, 4;
	add.s64 	%rd20, %rd62, %rd74;
	add.s32 	%r808, %r738, 128;
	mul.wide.u32 	%rd75, %r808, 4;
	add.s64 	%rd21, %rd62, %rd75;
	add.s32 	%r809, %r742, 128;
	mul.wide.u32 	%rd76, %r809, 4;
	add.s64 	%rd22, %rd62, %rd76;
	add.s32 	%r810, %r748, 128;
	mul.wide.u32 	%rd77, %r810, 4;
	add.s64 	%rd23, %rd62, %rd77;
	add.s32 	%r811, %r751, 128;
	mul.wide.u32 	%rd78, %r811, 4;
	add.s64 	%rd24, %rd62, %rd78;
	add.s32 	%r812, %r738, 192;
	mul.wide.u32 	%rd79, %r812, 4;
	add.s64 	%rd25, %rd62, %rd79;
	add.s32 	%r813, %r742, 192;
	mul.wide.u32 	%rd80, %r813, 4;
	add.s64 	%rd26, %rd62, %rd80;
	add.s32 	%r814, %r748, 192;
	mul.wide.u32 	%rd81, %r814, 4;
	add.s64 	%rd27, %rd62, %rd81;
	add.s32 	%r815, %r751, 192;
	mul.wide.u32 	%rd82, %r815, 4;
	add.s64 	%rd28, %rd62, %rd82;
	add.s32 	%r816, %r770, 64;
	mul.wide.u32 	%rd83, %r816, 4;
	add.s64 	%rd29, %rd62, %rd83;
	add.s32 	%r817, %r782, 64;
	mul.wide.u32 	%rd84, %r817, 4;
	add.s64 	%rd30, %rd62, %rd84;
	add.s32 	%r818, %r789, 64;
	mul.wide.u32 	%rd85, %r818, 4;
	add.s64 	%rd31, %rd62, %rd85;
	add.s32 	%r819, %r796, 64;
	mul.wide.u32 	%rd86, %r819, 4;
	add.s64 	%rd32, %rd62, %rd86;
	add.s32 	%r820, %r770, 128;
	mul.wide.u32 	%rd87, %r820, 4;
	add.s64 	%rd33, %rd62, %rd87;
	add.s32 	%r821, %r782, 128;
	mul.wide.u32 	%rd88, %r821, 4;
	add.s64 	%rd34, %rd62, %rd88;
	add.s32 	%r822, %r789, 128;
	mul.wide.u32 	%rd89, %r822, 4;
	add.s64 	%rd35, %rd62, %rd89;
	add.s32 	%r823, %r796, 128;
	mul.wide.u32 	%rd90, %r823, 4;
	add.s64 	%rd36, %rd62, %rd90;
	add.s32 	%r824, %r770, 192;
	mul.wide.u32 	%rd91, %r824, 4;
	add.s64 	%rd37, %rd62, %rd91;
	add.s32 	%r825, %r782, 192;
	mul.wide.u32 	%rd92, %r825, 4;
	add.s64 	%rd38, %rd62, %rd92;
	add.s32 	%r826, %r789, 192;
	mul.wide.u32 	%rd93, %r826, 4;
	add.s64 	%rd39, %rd62, %rd93;
	add.s32 	%r827, %r796, 192;
	mul.wide.u32 	%rd94, %r827, 4;
	add.s64 	%rd40, %rd62, %rd94;
	setp.lt.u32 	%p241, %r3, 16;
	setp.gt.u32 	%p270, %r1, 7;
	setp.lt.u32 	%p274, %r3, 24;
	mov.u32 	%r3766, %r122;
	mov.u32 	%r3767, %r122;
	mov.u32 	%r3768, %r122;
	mov.u32 	%r3769, %r122;
	bra.uni 	$L__BB0_149;
$L__BB0_195:                            // %L41253
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r255, %r122, 48;
	setp.ne.s32 	%p314, %r122, 32688;
	mov.u32 	%r122, %r255;
	@%p314 bra 	$L__BB0_149;
	bra.uni 	$L__BB0_196;
$L__BB0_149:                            // %L1500
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_176 Depth 2
                                        //     Child Loop BB0_186 Depth 2
	add.s32 	%r828, %r122, %r392;
	setp.lt.s32 	%p240, %r828, %r393;
	@%p240 bra 	$L__BB0_150;
	bra.uni 	$L__BB0_196;
$L__BB0_150:                            // %oksrem673
                                        //   in Loop: Header=BB0_149 Depth=1
	mul.hi.u32 	%r1021, %r122, -1431655765;
	shr.u32 	%r1022, %r1021, 5;
	mul.lo.s32 	%r287, %r1022, 48;
	add.s32 	%r1023, %r287, %r1;
	add.s32 	%r1024, %r1023, %r392;
	mul.lo.s32 	%r1025, %r1024, 12288;
	or.b32  	%r1026, %r91, %r1025;
	add.s32 	%r1027, %r1026, %r90;
	mul.hi.s32 	%r1028, %r1027, 715827883;
	shr.u32 	%r1029, %r1028, 31;
	shr.s32 	%r1030, %r1028, 26;
	add.s32 	%r1031, %r1030, %r1029;
	setp.lt.s32 	%p242, %r1027, 0;
	mul.lo.s32 	%r1032, %r1031, 402653184;
	setp.ne.s32 	%p243, %r1032, %r1027;
	and.pred  	%p244, %p242, %p243;
	selp.s32 	%r1033, -1, 0, %p244;
	add.s32 	%r1034, %r1031, %r1033;
	mad.lo.s32 	%r1035, %r1034, -402653184, %r1027;
	mul.wide.s32 	%rd95, %r1035, 4;
	add.s64 	%rd96, %rd3, %rd95;
	ld.global.v4.u32 	{%r1036, %r1037, %r1038, %r1039}, [%rd96];
	mul.lo.s32 	%r1040, %r1023, 12288;
	or.b32  	%r1041, %r1040, %r88;
	or.b32  	%r1042, %r1041, 64;
	add.s32 	%r1043, %r1042, %r93;
	or.b32  	%r1044, %r1043, %r89;
	add.s32 	%r1045, %r92, %r1044;
	mul.hi.s32 	%r1046, %r1045, 715827883;
	shr.u32 	%r1047, %r1046, 31;
	shr.s32 	%r1048, %r1046, 26;
	add.s32 	%r1049, %r1048, %r1047;
	shr.s32 	%r1050, %r1045, 31;
	add.s32 	%r1051, %r1050, %r1049;
	or.b32  	%r1052, %r1045, 1;
	mad.lo.s32 	%r1053, %r1051, -402653184, %r1052;
	mul.wide.s32 	%rd97, %r1053, 4;
	add.s64 	%rd98, %rd3, %rd97;
	ld.global.v4.u32 	{%r1054, %r1055, %r1056, %r1057}, [%rd98+-4];
	add.s32 	%r1058, %r94, %r287;
	add.s32 	%r1059, %r1058, %r392;
	mul.lo.s32 	%r1060, %r1059, 12288;
	or.b32  	%r1061, %r91, %r1060;
	add.s32 	%r1062, %r1061, %r90;
	mul.hi.s32 	%r1063, %r1062, 715827883;
	shr.u32 	%r1064, %r1063, 31;
	shr.s32 	%r1065, %r1063, 26;
	add.s32 	%r1066, %r1065, %r1064;
	setp.lt.s32 	%p245, %r1062, 0;
	mul.lo.s32 	%r1067, %r1066, 402653184;
	setp.ne.s32 	%p246, %r1067, %r1062;
	and.pred  	%p247, %p245, %p246;
	selp.s32 	%r1068, -1, 0, %p247;
	add.s32 	%r1069, %r1066, %r1068;
	mad.lo.s32 	%r1070, %r1069, -402653184, %r1062;
	mul.wide.s32 	%rd99, %r1070, 4;
	add.s64 	%rd100, %rd3, %rd99;
	ld.global.v4.u32 	{%r1071, %r1072, %r1073, %r1074}, [%rd100];
	mul.lo.s32 	%r1075, %r1058, 12288;
	or.b32  	%r1076, %r1075, %r88;
	or.b32  	%r1077, %r1076, 64;
	add.s32 	%r1078, %r1077, %r93;
	or.b32  	%r1079, %r1078, %r89;
	add.s32 	%r1080, %r92, %r1079;
	mul.hi.s32 	%r1081, %r1080, 715827883;
	shr.u32 	%r1082, %r1081, 31;
	shr.s32 	%r1083, %r1081, 26;
	add.s32 	%r1084, %r1083, %r1082;
	shr.s32 	%r1085, %r1080, 31;
	add.s32 	%r1086, %r1085, %r1084;
	or.b32  	%r1087, %r1080, 1;
	mad.lo.s32 	%r1088, %r1086, -402653184, %r1087;
	mul.wide.s32 	%rd101, %r1088, 4;
	add.s64 	%rd102, %rd3, %rd101;
	ld.global.v4.u32 	{%r1089, %r1090, %r1091, %r1092}, [%rd102+-4];
	selp.b32 	%r1093, %r1038, %r1036, %p241;
	shfl.sync.bfly.b32	%r1094, %r1093, 16, 31, -1;
	selp.b32 	%r831, %r1036, %r1094, %p241;
	selp.b32 	%r836, %r1094, %r1038, %p241;
	selp.b32 	%r1095, %r1039, %r1037, %p241;
	shfl.sync.bfly.b32	%r1096, %r1095, 16, 31, -1;
	selp.b32 	%r839, %r1037, %r1096, %p241;
	selp.b32 	%r844, %r1096, %r1039, %p241;
	selp.b32 	%r1097, %r1056, %r1054, %p241;
	shfl.sync.bfly.b32	%r1098, %r1097, 16, 31, -1;
	selp.b32 	%r847, %r1054, %r1098, %p241;
	selp.b32 	%r852, %r1098, %r1056, %p241;
	selp.b32 	%r1099, %r1057, %r1055, %p241;
	shfl.sync.bfly.b32	%r1100, %r1099, 16, 31, -1;
	selp.b32 	%r855, %r1055, %r1100, %p241;
	selp.b32 	%r860, %r1100, %r1057, %p241;
	selp.b32 	%r1101, %r1073, %r1071, %p241;
	shfl.sync.bfly.b32	%r1102, %r1101, 16, 31, -1;
	selp.b32 	%r863, %r1071, %r1102, %p241;
	selp.b32 	%r868, %r1102, %r1073, %p241;
	selp.b32 	%r1103, %r1074, %r1072, %p241;
	shfl.sync.bfly.b32	%r1104, %r1103, 16, 31, -1;
	selp.b32 	%r871, %r1072, %r1104, %p241;
	selp.b32 	%r876, %r1104, %r1074, %p241;
	selp.b32 	%r1105, %r1091, %r1089, %p241;
	shfl.sync.bfly.b32	%r1106, %r1105, 16, 31, -1;
	selp.b32 	%r879, %r1089, %r1106, %p241;
	selp.b32 	%r884, %r1106, %r1091, %p241;
	selp.b32 	%r1107, %r1092, %r1090, %p241;
	shfl.sync.bfly.b32	%r1108, %r1107, 16, 31, -1;
	selp.b32 	%r887, %r1090, %r1108, %p241;
	selp.b32 	%r892, %r1108, %r1092, %p241;
	shl.b32 	%r832, %r836, 4;
	mov.u32 	%r830, 252645135;
	// begin inline asm
	lop3.b32 %r894, %r830, %r831, %r832, 202;
	// end inline asm
	shr.u32 	%r835, %r831, 4;
	// begin inline asm
	lop3.b32 %r910, %r830, %r835, %r836, 202;
	// end inline asm
	shl.b32 	%r840, %r844, 4;
	// begin inline asm
	lop3.b32 %r902, %r830, %r839, %r840, 202;
	// end inline asm
	shr.u32 	%r843, %r839, 4;
	// begin inline asm
	lop3.b32 %r918, %r830, %r843, %r844, 202;
	// end inline asm
	shl.b32 	%r848, %r852, 4;
	// begin inline asm
	lop3.b32 %r926, %r830, %r847, %r848, 202;
	// end inline asm
	shr.u32 	%r851, %r847, 4;
	// begin inline asm
	lop3.b32 %r942, %r830, %r851, %r852, 202;
	// end inline asm
	shl.b32 	%r856, %r860, 4;
	// begin inline asm
	lop3.b32 %r934, %r830, %r855, %r856, 202;
	// end inline asm
	shr.u32 	%r859, %r855, 4;
	// begin inline asm
	lop3.b32 %r950, %r830, %r859, %r860, 202;
	// end inline asm
	shl.b32 	%r864, %r868, 4;
	// begin inline asm
	lop3.b32 %r895, %r830, %r863, %r864, 202;
	// end inline asm
	shr.u32 	%r867, %r863, 4;
	// begin inline asm
	lop3.b32 %r911, %r830, %r867, %r868, 202;
	// end inline asm
	shl.b32 	%r872, %r876, 4;
	// begin inline asm
	lop3.b32 %r903, %r830, %r871, %r872, 202;
	// end inline asm
	shr.u32 	%r875, %r871, 4;
	// begin inline asm
	lop3.b32 %r919, %r830, %r875, %r876, 202;
	// end inline asm
	shl.b32 	%r880, %r884, 4;
	// begin inline asm
	lop3.b32 %r927, %r830, %r879, %r880, 202;
	// end inline asm
	shr.u32 	%r883, %r879, 4;
	// begin inline asm
	lop3.b32 %r943, %r830, %r883, %r884, 202;
	// end inline asm
	shl.b32 	%r888, %r892, 4;
	// begin inline asm
	lop3.b32 %r935, %r830, %r887, %r888, 202;
	// end inline asm
	shr.u32 	%r891, %r887, 4;
	// begin inline asm
	lop3.b32 %r951, %r830, %r891, %r892, 202;
	// end inline asm
	mov.u32 	%r896, 25152;
	// begin inline asm
	prmt.b32 %r958, %r894, %r895, %r896;
	// end inline asm
	mov.u32 	%r900, 29521;
	// begin inline asm
	prmt.b32 %r990, %r894, %r895, %r900;
	// end inline asm
	// begin inline asm
	prmt.b32 %r966, %r902, %r903, %r896;
	// end inline asm
	// begin inline asm
	prmt.b32 %r998, %r902, %r903, %r900;
	// end inline asm
	// begin inline asm
	prmt.b32 %r959, %r910, %r911, %r896;
	// end inline asm
	// begin inline asm
	prmt.b32 %r991, %r910, %r911, %r900;
	// end inline asm
	// begin inline asm
	prmt.b32 %r967, %r918, %r919, %r896;
	// end inline asm
	// begin inline asm
	prmt.b32 %r999, %r918, %r919, %r900;
	// end inline asm
	// begin inline asm
	prmt.b32 %r974, %r926, %r927, %r896;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1006, %r926, %r927, %r900;
	// end inline asm
	// begin inline asm
	prmt.b32 %r982, %r934, %r935, %r896;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1014, %r934, %r935, %r900;
	// end inline asm
	// begin inline asm
	prmt.b32 %r975, %r942, %r943, %r896;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1007, %r942, %r943, %r900;
	// end inline asm
	// begin inline asm
	prmt.b32 %r983, %r950, %r951, %r896;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1015, %r950, %r951, %r900;
	// end inline asm
	mov.u32 	%r1016, 21520;
	// begin inline asm
	prmt.b32 %r957, %r958, %r959, %r1016;
	// end inline asm
	mov.u32 	%r1020, 30258;
	// begin inline asm
	prmt.b32 %r961, %r958, %r959, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r965, %r966, %r967, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r969, %r966, %r967, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r973, %r974, %r975, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r977, %r974, %r975, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r981, %r982, %r983, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r985, %r982, %r983, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r989, %r990, %r991, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r993, %r990, %r991, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r997, %r998, %r999, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1001, %r998, %r999, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1005, %r1006, %r1007, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1009, %r1006, %r1007, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1013, %r1014, %r1015, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1017, %r1014, %r1015, %r1020;
	// end inline asm
	cvt.u16.u32 	%rs63, %r1023;
	mul.hi.s16 	%rs64, %rs63, 10923;
	shr.u16 	%rs65, %rs64, 15;
	shr.s16 	%rs66, %rs64, 2;
	add.s16 	%rs67, %rs66, %rs65;
	mul.lo.s16 	%rs68, %rs67, 24;
	sub.s16 	%rs69, %rs63, %rs68;
	cvt.s32.s16 	%r1109, %rs69;
	add.s32 	%r1110, %r95, %r1109;
	mul.wide.s32 	%rd103, %r1110, 4;
	add.s64 	%rd105, %rd62, %rd103;
	st.shared.u32 	[%rd105], %r957;
	add.s32 	%r1111, %r1110, 128;
	mul.wide.u32 	%rd106, %r1111, 4;
	add.s64 	%rd107, %rd62, %rd106;
	st.shared.u32 	[%rd107], %r965;
	add.s32 	%r1112, %r1110, 64;
	mul.wide.u32 	%rd108, %r1112, 4;
	add.s64 	%rd109, %rd62, %rd108;
	st.shared.u32 	[%rd109], %r961;
	add.s32 	%r1113, %r1110, 192;
	mul.wide.u32 	%rd110, %r1113, 4;
	add.s64 	%rd111, %rd62, %rd110;
	st.shared.u32 	[%rd111], %r969;
	add.s32 	%r1114, %r96, %r1109;
	mul.wide.u32 	%rd112, %r1114, 4;
	add.s64 	%rd113, %rd62, %rd112;
	st.shared.u32 	[%rd113], %r973;
	add.s32 	%r1115, %r1114, 128;
	mul.wide.u32 	%rd114, %r1115, 4;
	add.s64 	%rd115, %rd62, %rd114;
	st.shared.u32 	[%rd115], %r981;
	add.s32 	%r1116, %r1114, 64;
	mul.wide.u32 	%rd116, %r1116, 4;
	add.s64 	%rd117, %rd62, %rd116;
	st.shared.u32 	[%rd117], %r977;
	add.s32 	%r1117, %r1114, 192;
	mul.wide.u32 	%rd118, %r1117, 4;
	add.s64 	%rd119, %rd62, %rd118;
	st.shared.u32 	[%rd119], %r985;
	add.s32 	%r1118, %r1110, 32;
	mul.wide.u32 	%rd120, %r1118, 4;
	add.s64 	%rd121, %rd62, %rd120;
	st.shared.u32 	[%rd121], %r989;
	add.s32 	%r1119, %r1110, 160;
	mul.wide.u32 	%rd122, %r1119, 4;
	add.s64 	%rd123, %rd62, %rd122;
	st.shared.u32 	[%rd123], %r997;
	add.s32 	%r1120, %r1110, 96;
	mul.wide.u32 	%rd124, %r1120, 4;
	add.s64 	%rd125, %rd62, %rd124;
	st.shared.u32 	[%rd125], %r993;
	add.s32 	%r1121, %r1110, 224;
	mul.wide.u32 	%rd126, %r1121, 4;
	add.s64 	%rd127, %rd62, %rd126;
	st.shared.u32 	[%rd127], %r1001;
	add.s32 	%r1122, %r1114, 32;
	mul.wide.u32 	%rd128, %r1122, 4;
	add.s64 	%rd129, %rd62, %rd128;
	st.shared.u32 	[%rd129], %r1005;
	add.s32 	%r1123, %r1114, 160;
	mul.wide.u32 	%rd130, %r1123, 4;
	add.s64 	%rd131, %rd62, %rd130;
	st.shared.u32 	[%rd131], %r1013;
	add.s32 	%r1124, %r1114, 96;
	mul.wide.u32 	%rd132, %r1124, 4;
	add.s64 	%rd133, %rd62, %rd132;
	st.shared.u32 	[%rd133], %r1009;
	add.s32 	%r1125, %r1114, 224;
	mul.wide.u32 	%rd134, %r1125, 4;
	add.s64 	%rd135, %rd62, %rd134;
	st.shared.u32 	[%rd135], %r1017;
	bar.sync 	0;
	add.s32 	%r1126, %r287, %r97;
	cvt.u16.u32 	%rs70, %r1126;
	mul.hi.s16 	%rs71, %rs70, 10923;
	shr.u16 	%rs72, %rs71, 15;
	shr.s16 	%rs73, %rs71, 2;
	add.s16 	%rs74, %rs73, %rs72;
	mul.lo.s16 	%rs75, %rs74, 24;
	sub.s16 	%rs76, %rs70, %rs75;
	cvt.s32.s16 	%r288, %rs76;
	add.s32 	%r1127, %r98, %r288;
	mul.wide.s32 	%rd136, %r1127, 4;
	add.s64 	%rd137, %rd62, %rd136;
	ld.shared.u32 	%r289, [%rd137];
	add.s32 	%r1128, %r99, %r288;
	mul.wide.u32 	%rd138, %r1128, 4;
	add.s64 	%rd139, %rd62, %rd138;
	ld.shared.u32 	%r290, [%rd139];
	add.s32 	%r1129, %r100, %r288;
	mul.wide.u32 	%rd140, %r1129, 4;
	add.s64 	%rd141, %rd62, %rd140;
	ld.shared.u32 	%r291, [%rd141];
	add.s32 	%r1130, %r101, %r288;
	mul.wide.u32 	%rd142, %r1130, 4;
	add.s64 	%rd143, %rd62, %rd142;
	ld.shared.u32 	%r292, [%rd143];
	add.s32 	%r1131, %r102, %r288;
	mul.wide.u32 	%rd144, %r1131, 4;
	add.s64 	%rd145, %rd62, %rd144;
	ld.shared.u32 	%r293, [%rd145];
	add.s32 	%r1132, %r103, %r288;
	mul.wide.u32 	%rd146, %r1132, 4;
	add.s64 	%rd147, %rd62, %rd146;
	ld.shared.u32 	%r294, [%rd147];
	add.s32 	%r1133, %r104, %r288;
	mul.wide.u32 	%rd148, %r1133, 4;
	add.s64 	%rd149, %rd62, %rd148;
	ld.shared.u32 	%r295, [%rd149];
	add.s32 	%r1134, %r105, %r288;
	mul.wide.u32 	%rd150, %r1134, 4;
	add.s64 	%rd151, %rd62, %rd150;
	ld.shared.u32 	%r296, [%rd151];
	add.s32 	%r1135, %r106, %r288;
	mul.wide.u32 	%rd152, %r1135, 4;
	add.s64 	%rd153, %rd62, %rd152;
	ld.shared.u32 	%r297, [%rd153];
	add.s32 	%r1136, %r107, %r288;
	mul.wide.u32 	%rd154, %r1136, 4;
	add.s64 	%rd155, %rd62, %rd154;
	ld.shared.u32 	%r298, [%rd155];
	add.s32 	%r1137, %r108, %r288;
	mul.wide.u32 	%rd156, %r1137, 4;
	add.s64 	%rd157, %rd62, %rd156;
	ld.shared.u32 	%r299, [%rd157];
	add.s32 	%r1138, %r109, %r288;
	mul.wide.u32 	%rd158, %r1138, 4;
	add.s64 	%rd159, %rd62, %rd158;
	ld.shared.u32 	%r300, [%rd159];
	add.s32 	%r1139, %r110, %r288;
	mul.wide.u32 	%rd160, %r1139, 4;
	add.s64 	%rd161, %rd62, %rd160;
	ld.shared.u32 	%r301, [%rd161];
	add.s32 	%r1140, %r111, %r288;
	mul.wide.u32 	%rd162, %r1140, 4;
	add.s64 	%rd163, %rd62, %rd162;
	ld.shared.u32 	%r302, [%rd163];
	add.s32 	%r1141, %r112, %r288;
	mul.wide.u32 	%rd164, %r1141, 4;
	add.s64 	%rd165, %rd62, %rd164;
	ld.shared.u32 	%r303, [%rd165];
	add.s32 	%r1142, %r113, %r288;
	mul.wide.u32 	%rd166, %r1142, 4;
	add.s64 	%rd167, %rd62, %rd166;
	ld.shared.u32 	%r304, [%rd167];
	add.s32 	%r1143, %r114, %r288;
	mul.wide.u32 	%rd168, %r1143, 4;
	add.s64 	%rd169, %rd62, %rd168;
	ld.shared.u32 	%r305, [%rd169];
	add.s32 	%r1144, %r115, %r288;
	mul.wide.u32 	%rd170, %r1144, 4;
	add.s64 	%rd171, %rd62, %rd170;
	ld.shared.u32 	%r306, [%rd171];
	add.s32 	%r1145, %r116, %r288;
	mul.wide.u32 	%rd172, %r1145, 4;
	add.s64 	%rd173, %rd62, %rd172;
	ld.shared.u32 	%r307, [%rd173];
	add.s32 	%r1146, %r117, %r288;
	mul.wide.u32 	%rd174, %r1146, 4;
	add.s64 	%rd175, %rd62, %rd174;
	ld.shared.u32 	%r308, [%rd175];
	add.s32 	%r1147, %r118, %r288;
	mul.wide.u32 	%rd176, %r1147, 4;
	add.s64 	%rd177, %rd62, %rd176;
	ld.shared.u32 	%r309, [%rd177];
	add.s32 	%r1148, %r119, %r288;
	mul.wide.s32 	%rd178, %r1148, 4;
	add.s64 	%rd179, %rd62, %rd178;
	ld.shared.u32 	%r310, [%rd179];
	bar.sync 	0;
	shfl.sync.idx.b32	%r311, %r282, 0, 31, -1;
	shfl.sync.idx.b32	%r312, %r282, 1, 31, -1;
	shfl.sync.idx.b32	%r313, %r282, 2, 31, -1;
	shfl.sync.idx.b32	%r314, %r282, 3, 31, -1;
	shfl.sync.idx.b32	%r315, %r282, 4, 31, -1;
	shfl.sync.idx.b32	%r316, %r282, 5, 31, -1;
	shfl.sync.idx.b32	%r317, %r282, 6, 31, -1;
	shfl.sync.idx.b32	%r318, %r282, 7, 31, -1;
	shfl.sync.idx.b32	%r319, %r282, 8, 31, -1;
	shfl.sync.idx.b32	%r320, %r282, 9, 31, -1;
	shfl.sync.idx.b32	%r321, %r282, 10, 31, -1;
	shfl.sync.idx.b32	%r322, %r282, 11, 31, -1;
	shfl.sync.idx.b32	%r323, %r282, 12, 31, -1;
	shfl.sync.idx.b32	%r324, %r282, 13, 31, -1;
	shfl.sync.idx.b32	%r325, %r282, 14, 31, -1;
	shfl.sync.idx.b32	%r326, %r282, 15, 31, -1;
	shfl.sync.idx.b32	%r327, %r282, 16, 31, -1;
	shfl.sync.idx.b32	%r328, %r282, 17, 31, -1;
	shfl.sync.idx.b32	%r329, %r282, 18, 31, -1;
	shfl.sync.idx.b32	%r330, %r282, 19, 31, -1;
	shfl.sync.idx.b32	%r331, %r282, 20, 31, -1;
	shfl.sync.idx.b32	%r332, %r282, 21, 31, -1;
	shfl.sync.idx.b32	%r333, %r282, 22, 31, -1;
	shfl.sync.idx.b32	%r334, %r282, 23, 31, -1;
	setp.eq.s32 	%p248, %r311, 999999999;
	@%p248 bra 	$L__BB0_151;
// %bb.225:                             // %oksrem3326
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1149, %r311, %r288;
	mul.wide.s32 	%rd180, %r1149, 4;
	add.s64 	%rd182, %rd62, %rd180;
	st.shared.u32 	[%rd182], %r289;
	setp.eq.s32 	%p249, %r312, 999999999;
	@%p249 bra 	$L__BB0_152;
// %bb.226:                             // %oksrem3394
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1150, %r312, %r288;
	mul.wide.s32 	%rd183, %r1150, 4;
	add.s64 	%rd185, %rd62, %rd183;
	st.shared.u32 	[%rd185], %r290;
	setp.eq.s32 	%p250, %r313, 999999999;
	@%p250 bra 	$L__BB0_153;
// %bb.227:                             // %oksrem3462
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1151, %r313, %r288;
	mul.wide.s32 	%rd186, %r1151, 4;
	add.s64 	%rd188, %rd62, %rd186;
	st.shared.u32 	[%rd188], %r291;
	setp.eq.s32 	%p251, %r314, 999999999;
	@%p251 bra 	$L__BB0_154;
// %bb.228:                             // %oksrem3530
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1152, %r314, %r288;
	mul.wide.s32 	%rd189, %r1152, 4;
	add.s64 	%rd191, %rd62, %rd189;
	st.shared.u32 	[%rd191], %r292;
	setp.eq.s32 	%p252, %r315, 999999999;
	@%p252 bra 	$L__BB0_155;
// %bb.229:                             // %oksrem3598
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1153, %r315, %r288;
	mul.wide.s32 	%rd192, %r1153, 4;
	add.s64 	%rd194, %rd62, %rd192;
	st.shared.u32 	[%rd194], %r293;
	setp.eq.s32 	%p253, %r316, 999999999;
	@%p253 bra 	$L__BB0_156;
// %bb.230:                             // %oksrem3666
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1154, %r316, %r288;
	mul.wide.s32 	%rd195, %r1154, 4;
	add.s64 	%rd197, %rd62, %rd195;
	st.shared.u32 	[%rd197], %r294;
	setp.eq.s32 	%p254, %r317, 999999999;
	@%p254 bra 	$L__BB0_157;
// %bb.231:                             // %oksrem3734
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1155, %r317, %r288;
	mul.wide.s32 	%rd198, %r1155, 4;
	add.s64 	%rd200, %rd62, %rd198;
	st.shared.u32 	[%rd200], %r295;
	setp.eq.s32 	%p255, %r318, 999999999;
	@%p255 bra 	$L__BB0_158;
// %bb.232:                             // %oksrem3802
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1156, %r318, %r288;
	mul.wide.s32 	%rd201, %r1156, 4;
	add.s64 	%rd203, %rd62, %rd201;
	st.shared.u32 	[%rd203], %r296;
	setp.eq.s32 	%p256, %r319, 999999999;
	@%p256 bra 	$L__BB0_159;
// %bb.233:                             // %oksrem3870
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1157, %r319, %r288;
	mul.wide.s32 	%rd204, %r1157, 4;
	add.s64 	%rd206, %rd62, %rd204;
	st.shared.u32 	[%rd206], %r297;
	setp.eq.s32 	%p257, %r320, 999999999;
	@%p257 bra 	$L__BB0_160;
// %bb.234:                             // %oksrem3938
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1158, %r320, %r288;
	mul.wide.s32 	%rd207, %r1158, 4;
	add.s64 	%rd209, %rd62, %rd207;
	st.shared.u32 	[%rd209], %r298;
	setp.eq.s32 	%p258, %r321, 999999999;
	@%p258 bra 	$L__BB0_161;
// %bb.235:                             // %oksrem4006
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1159, %r321, %r288;
	mul.wide.s32 	%rd210, %r1159, 4;
	add.s64 	%rd212, %rd62, %rd210;
	st.shared.u32 	[%rd212], %r299;
	setp.eq.s32 	%p259, %r322, 999999999;
	@%p259 bra 	$L__BB0_162;
// %bb.236:                             // %oksrem4074
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1160, %r322, %r288;
	mul.wide.s32 	%rd213, %r1160, 4;
	add.s64 	%rd215, %rd62, %rd213;
	st.shared.u32 	[%rd215], %r300;
	setp.eq.s32 	%p260, %r323, 999999999;
	@%p260 bra 	$L__BB0_163;
// %bb.237:                             // %oksrem4142
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1161, %r323, %r288;
	mul.wide.s32 	%rd216, %r1161, 4;
	add.s64 	%rd218, %rd62, %rd216;
	st.shared.u32 	[%rd218], %r301;
	setp.eq.s32 	%p261, %r324, 999999999;
	@%p261 bra 	$L__BB0_164;
// %bb.238:                             // %oksrem4210
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1162, %r324, %r288;
	mul.wide.s32 	%rd219, %r1162, 4;
	add.s64 	%rd221, %rd62, %rd219;
	st.shared.u32 	[%rd221], %r302;
	setp.eq.s32 	%p262, %r325, 999999999;
	@%p262 bra 	$L__BB0_165;
// %bb.239:                             // %oksrem4278
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1163, %r325, %r288;
	mul.wide.s32 	%rd222, %r1163, 4;
	add.s64 	%rd224, %rd62, %rd222;
	st.shared.u32 	[%rd224], %r303;
	setp.eq.s32 	%p263, %r326, 999999999;
	@%p263 bra 	$L__BB0_166;
// %bb.240:                             // %oksrem4346
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1164, %r326, %r288;
	mul.wide.s32 	%rd225, %r1164, 4;
	add.s64 	%rd227, %rd62, %rd225;
	st.shared.u32 	[%rd227], %r304;
	setp.eq.s32 	%p264, %r327, 999999999;
	@%p264 bra 	$L__BB0_167;
// %bb.241:                             // %oksrem4414
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1165, %r327, %r288;
	mul.wide.s32 	%rd228, %r1165, 4;
	add.s64 	%rd230, %rd62, %rd228;
	st.shared.u32 	[%rd230], %r305;
	setp.eq.s32 	%p265, %r328, 999999999;
	@%p265 bra 	$L__BB0_168;
// %bb.242:                             // %oksrem4482
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1166, %r328, %r288;
	mul.wide.s32 	%rd231, %r1166, 4;
	add.s64 	%rd233, %rd62, %rd231;
	st.shared.u32 	[%rd233], %r306;
	setp.eq.s32 	%p266, %r329, 999999999;
	@%p266 bra 	$L__BB0_169;
// %bb.243:                             // %oksrem4550
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1167, %r329, %r288;
	mul.wide.s32 	%rd234, %r1167, 4;
	add.s64 	%rd236, %rd62, %rd234;
	st.shared.u32 	[%rd236], %r307;
	setp.eq.s32 	%p267, %r330, 999999999;
	@%p267 bra 	$L__BB0_170;
// %bb.244:                             // %oksrem4618
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1168, %r330, %r288;
	mul.wide.s32 	%rd237, %r1168, 4;
	add.s64 	%rd239, %rd62, %rd237;
	st.shared.u32 	[%rd239], %r308;
	setp.eq.s32 	%p268, %r331, 999999999;
	@%p268 bra 	$L__BB0_171;
// %bb.245:                             // %oksrem4686
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1169, %r331, %r288;
	mul.wide.s32 	%rd240, %r1169, 4;
	add.s64 	%rd242, %rd62, %rd240;
	st.shared.u32 	[%rd242], %r309;
	setp.eq.s32 	%p269, %r332, 999999999;
	@%p269 bra 	$L__BB0_172;
// %bb.246:                             // %oksrem4755
                                        //   in Loop: Header=BB0_149 Depth=1
	selp.b32 	%r1170, 0, %r310, %p270;
	add.s32 	%r1171, %r332, %r288;
	mul.wide.s32 	%rd243, %r1171, 4;
	add.s64 	%rd245, %rd62, %rd243;
	st.shared.u32 	[%rd245], %r1170;
	setp.eq.s32 	%p271, %r333, 999999999;
	@%p271 bra 	$L__BB0_173;
// %bb.247:                             // %oksrem4823
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1172, %r333, %r288;
	mul.wide.s32 	%rd246, %r1172, 4;
	add.s64 	%rd248, %rd62, %rd246;
	mov.u32 	%r3741, 0;
	st.shared.u32 	[%rd248], %r3741;
	setp.eq.s32 	%p272, %r334, 999999999;
	@%p272 bra 	$L__BB0_174;
// %bb.248:                             // %oksrem4890
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1175, %r334, %r288;
	mul.wide.s32 	%rd249, %r1175, 4;
	add.s64 	%rd251, %rd62, %rd249;
	st.shared.u32 	[%rd251], %r3741;
	bar.sync 	0;
	mov.u32 	%r3742, %r3741;
	mov.u32 	%r3743, %r3741;
	mov.u32 	%r3744, %r3741;
	mov.u32 	%r3745, %r3741;
	mov.u32 	%r3746, %r3741;
	mov.u32 	%r3747, %r3741;
	mov.u32 	%r3748, %r3741;
	mov.u32 	%r3749, %r3741;
	mov.u32 	%r3750, %r3741;
	mov.u32 	%r3751, %r3741;
	mov.u32 	%r3752, %r3741;
	mov.u32 	%r3753, %r3741;
	mov.u32 	%r3754, %r3741;
	mov.u32 	%r3755, %r3741;
	mov.u32 	%r3756, %r3741;
	mov.u32 	%r3757, %r3741;
	mov.u32 	%r3758, %r3741;
	mov.u32 	%r3759, %r3741;
	mov.u32 	%r3760, %r3741;
	mov.u32 	%r3761, %r3741;
	mov.u32 	%r3762, %r3741;
	mov.u32 	%r3763, %r3741;
	mov.u32 	%r3764, %r3741;
	@%p88 bra 	$L__BB0_175;
// %bb.249:                             // %oksrem4934
                                        //   in Loop: Header=BB0_149 Depth=1
	cvt.u16.u32 	%rs77, %r287;
	mul.hi.s16 	%rs78, %rs77, 10923;
	shr.u16 	%rs79, %rs78, 15;
	shr.s16 	%rs80, %rs78, 2;
	add.s16 	%rs81, %rs80, %rs79;
	mul.lo.s16 	%rs82, %rs81, 24;
	sub.s16 	%rs83, %rs77, %rs82;
	cvt.s32.s16 	%r1176, %rs83;
	mul.wide.s32 	%rd252, %r1176, 4;
	add.s64 	%rd253, %rd16, %rd252;
	ld.shared.u32 	%r3741, [%rd253];
	ld.shared.u32 	%r3742, [%rd16+4];
	ld.shared.u32 	%r3743, [%rd16+8];
	ld.shared.u32 	%r3744, [%rd16+12];
	ld.shared.u32 	%r3745, [%rd16+16];
	ld.shared.u32 	%r3746, [%rd16+20];
	ld.shared.u32 	%r3747, [%rd16+24];
	ld.shared.u32 	%r3748, [%rd16+28];
	ld.shared.u32 	%r3749, [%rd16+32];
	ld.shared.u32 	%r3750, [%rd16+36];
	ld.shared.u32 	%r3751, [%rd16+40];
	ld.shared.u32 	%r3752, [%rd16+44];
	ld.shared.u32 	%r3753, [%rd16+48];
	ld.shared.u32 	%r3754, [%rd16+52];
	ld.shared.u32 	%r3755, [%rd16+56];
	ld.shared.u32 	%r3756, [%rd16+60];
	add.s16 	%rs84, %rs77, 16;
	mul.hi.s16 	%rs85, %rs84, 10923;
	shr.u16 	%rs86, %rs85, 15;
	shr.s16 	%rs87, %rs85, 2;
	add.s16 	%rs88, %rs87, %rs86;
	mul.lo.s16 	%rs89, %rs88, 24;
	sub.s16 	%rs90, %rs84, %rs89;
	cvt.s32.s16 	%r1177, %rs90;
	mul.wide.s32 	%rd254, %r1177, 4;
	add.s64 	%rd255, %rd16, %rd254;
	ld.shared.u32 	%r3757, [%rd255];
	add.s16 	%rs91, %rs77, 17;
	mul.hi.s16 	%rs92, %rs91, 10923;
	shr.u16 	%rs93, %rs92, 15;
	shr.s16 	%rs94, %rs92, 2;
	add.s16 	%rs95, %rs94, %rs93;
	mul.lo.s16 	%rs96, %rs95, 24;
	sub.s16 	%rs97, %rs91, %rs96;
	cvt.s32.s16 	%r1178, %rs97;
	mul.wide.s32 	%rd256, %r1178, 4;
	add.s64 	%rd257, %rd16, %rd256;
	ld.shared.u32 	%r3758, [%rd257];
	add.s16 	%rs98, %rs77, 18;
	mul.hi.s16 	%rs99, %rs98, 10923;
	shr.u16 	%rs100, %rs99, 15;
	shr.s16 	%rs101, %rs99, 2;
	add.s16 	%rs102, %rs101, %rs100;
	mul.lo.s16 	%rs103, %rs102, 24;
	sub.s16 	%rs104, %rs98, %rs103;
	cvt.s32.s16 	%r1179, %rs104;
	mul.wide.s32 	%rd258, %r1179, 4;
	add.s64 	%rd259, %rd16, %rd258;
	ld.shared.u32 	%r3759, [%rd259];
	add.s16 	%rs105, %rs77, 19;
	mul.hi.s16 	%rs106, %rs105, 10923;
	shr.u16 	%rs107, %rs106, 15;
	shr.s16 	%rs108, %rs106, 2;
	add.s16 	%rs109, %rs108, %rs107;
	mul.lo.s16 	%rs110, %rs109, 24;
	sub.s16 	%rs111, %rs105, %rs110;
	cvt.s32.s16 	%r1180, %rs111;
	mul.wide.s32 	%rd260, %r1180, 4;
	add.s64 	%rd261, %rd16, %rd260;
	ld.shared.u32 	%r3760, [%rd261];
	add.s16 	%rs112, %rs77, 20;
	mul.hi.s16 	%rs113, %rs112, 10923;
	shr.u16 	%rs114, %rs113, 15;
	shr.s16 	%rs115, %rs113, 2;
	add.s16 	%rs116, %rs115, %rs114;
	mul.lo.s16 	%rs117, %rs116, 24;
	sub.s16 	%rs118, %rs112, %rs117;
	cvt.s32.s16 	%r1181, %rs118;
	mul.wide.s32 	%rd262, %r1181, 4;
	add.s64 	%rd263, %rd16, %rd262;
	ld.shared.u32 	%r3761, [%rd263];
	add.s16 	%rs119, %rs77, 21;
	mul.hi.s16 	%rs120, %rs119, 10923;
	shr.u16 	%rs121, %rs120, 15;
	shr.s16 	%rs122, %rs120, 2;
	add.s16 	%rs123, %rs122, %rs121;
	mul.lo.s16 	%rs124, %rs123, 24;
	sub.s16 	%rs125, %rs119, %rs124;
	cvt.s32.s16 	%r1182, %rs125;
	mul.wide.s32 	%rd264, %r1182, 4;
	add.s64 	%rd265, %rd16, %rd264;
	ld.shared.u32 	%r3762, [%rd265];
	add.s16 	%rs126, %rs77, 22;
	mul.hi.s16 	%rs127, %rs126, 10923;
	shr.u16 	%rs128, %rs127, 15;
	shr.s16 	%rs129, %rs127, 2;
	add.s16 	%rs130, %rs129, %rs128;
	mul.lo.s16 	%rs131, %rs130, 24;
	sub.s16 	%rs132, %rs126, %rs131;
	cvt.s32.s16 	%r1183, %rs132;
	mul.wide.s32 	%rd266, %r1183, 4;
	add.s64 	%rd267, %rd16, %rd266;
	ld.shared.u32 	%r3763, [%rd267];
	add.s16 	%rs133, %rs77, 23;
	mul.hi.s16 	%rs134, %rs133, 10923;
	shr.u16 	%rs135, %rs134, 15;
	shr.s16 	%rs136, %rs134, 2;
	add.s16 	%rs137, %rs136, %rs135;
	mul.lo.s16 	%rs138, %rs137, 24;
	sub.s16 	%rs139, %rs133, %rs138;
	cvt.s32.s16 	%r1184, %rs139;
	mul.wide.s32 	%rd268, %r1184, 4;
	add.s64 	%rd269, %rd16, %rd268;
	ld.shared.u32 	%r3764, [%rd269];
$L__BB0_175:                            // %L13906
                                        //   in Loop: Header=BB0_149 Depth=1
	bar.sync 	0;
	mov.u32 	%r3765, 12;
	bra.uni 	$L__BB0_176;
$L__BB0_183:                            // %L27570
                                        //   in Loop: Header=BB0_176 Depth=2
	add.s32 	%r3767, %r3767, 1;
	mov.u32 	%r3766, 0;
	mov.u32 	%r3768, %r3766;
	mov.u32 	%r3769, %r3766;
$L__BB0_184:                            // %L27571
                                        //   in Loop: Header=BB0_176 Depth=2
	bar.sync 	0;
	add.s32 	%r3765, %r3765, -4;
	setp.ne.s32 	%p293, %r3765, -12;
	@%p293 bra 	$L__BB0_176;
	bra.uni 	$L__BB0_185;
$L__BB0_176:                            // %L13932
                                        //   Parent Loop BB0_149 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p275, %r3765, 12;
	selp.b32 	%r1722, %r3741, 0, %p275;
	setp.eq.s32 	%p276, %r3765, 8;
	selp.b32 	%r1723, %r3745, %r1722, %p276;
	setp.eq.s32 	%p277, %r3765, 4;
	selp.b32 	%r1724, %r3749, %r1723, %p277;
	setp.eq.s32 	%p278, %r3765, 0;
	selp.b32 	%r1725, %r3753, %r1724, %p278;
	setp.eq.s32 	%p279, %r3765, -4;
	selp.b32 	%r1726, %r3757, %r1725, %p279;
	setp.eq.s32 	%p280, %r3765, -8;
	selp.b32 	%r1727, %r3761, %r1726, %p280;
	selp.b32 	%r1728, %r3742, 0, %p275;
	selp.b32 	%r1729, %r3746, %r1728, %p276;
	selp.b32 	%r1730, %r3750, %r1729, %p277;
	selp.b32 	%r1731, %r3754, %r1730, %p278;
	selp.b32 	%r1732, %r3758, %r1731, %p279;
	selp.b32 	%r1733, %r3762, %r1732, %p280;
	selp.b32 	%r1734, %r3743, 0, %p275;
	selp.b32 	%r1735, %r3747, %r1734, %p276;
	selp.b32 	%r1736, %r3751, %r1735, %p277;
	selp.b32 	%r1737, %r3755, %r1736, %p278;
	selp.b32 	%r1738, %r3759, %r1737, %p279;
	selp.b32 	%r1739, %r3763, %r1738, %p280;
	selp.b32 	%r1740, %r3744, 0, %p275;
	selp.b32 	%r1741, %r3748, %r1740, %p276;
	selp.b32 	%r1742, %r3752, %r1741, %p277;
	selp.b32 	%r1743, %r3756, %r1742, %p278;
	selp.b32 	%r1744, %r3760, %r1743, %p279;
	selp.b32 	%r1745, %r3764, %r1744, %p280;
	mov.u16 	%rs177, 25600;
	// begin inline asm
	mov.b32 %r1191, {%rs177, %rs177};
	// end inline asm
	mov.u16 	%rs179, 21504;
	// begin inline asm
	mov.b32 %r1202, {%rs179, %rs179};
	// end inline asm
	xor.b32  	%r1190, %r1727, -2004318072;
	mov.u32 	%r1327, 983055;
	// begin inline asm
	lop3.b32 %r1188, %r1327, %r1190, %r1191, 202;
	// end inline asm
	mov.u16 	%rs183, 18432;
	// begin inline asm
	mov.b32 %r1192, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1193, %r1191, %r1192;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1196, %r1188, %r1193;
	// end inline asm
	mov.u32 	%r1338, 15728880;
	// begin inline asm
	lop3.b32 %r1199, %r1338, %r1190, %r1202, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1203, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1204, %r1202, %r1203;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1207, %r1199, %r1204;
	// end inline asm
	// begin inline asm
	mov.b32 %r1237, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	mov.b32 %r1248, {%rs179, %rs179};
	// end inline asm
	xor.b32  	%r1236, %r1733, -2004318072;
	// begin inline asm
	lop3.b32 %r1234, %r1327, %r1236, %r1237, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1238, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1239, %r1237, %r1238;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1242, %r1234, %r1239;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1245, %r1338, %r1236, %r1248, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1249, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1250, %r1248, %r1249;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1253, %r1245, %r1250;
	// end inline asm
	// begin inline asm
	mov.b32 %r1283, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	mov.b32 %r1294, {%rs179, %rs179};
	// end inline asm
	xor.b32  	%r1282, %r1739, -2004318072;
	// begin inline asm
	lop3.b32 %r1280, %r1327, %r1282, %r1283, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1284, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1285, %r1283, %r1284;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1288, %r1280, %r1285;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1291, %r1338, %r1282, %r1294, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1295, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1296, %r1294, %r1295;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1299, %r1291, %r1296;
	// end inline asm
	// begin inline asm
	mov.b32 %r1329, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	mov.b32 %r1340, {%rs179, %rs179};
	// end inline asm
	xor.b32  	%r1328, %r1745, -2004318072;
	// begin inline asm
	lop3.b32 %r1326, %r1327, %r1328, %r1329, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1330, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1331, %r1329, %r1330;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1334, %r1326, %r1331;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1337, %r1338, %r1328, %r1340, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1341, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1342, %r1340, %r1341;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1345, %r1337, %r1342;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r1196;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1370, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r1207;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1373, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r1242;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1376, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r1253;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1379, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r1288;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1382, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r1299;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1385, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r1334;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1388, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r1345;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1391, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1657, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1457, %r1454}, {%r422, %r425}, {%r1370}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1466, %r1463}, {%r422, %r425}, {%r1373}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1475, %r1472}, {%r422, %r425}, {%r1376}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1484, %r1481}, {%r422, %r425}, {%r1379}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1493, %r1490}, {%r422, %r425}, {%r1382}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1502, %r1499}, {%r422, %r425}, {%r1385}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1511, %r1508}, {%r422, %r425}, {%r1388}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1520, %r1517}, {%r422, %r425}, {%r1391}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1450, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1452, %r1450, %r1454;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1455, %r474, %r1457, %r1452;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1459, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1461, %r1459, %r1463;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1464, %r474, %r1466, %r1461;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1468, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1470, %r1468, %r1472;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1473, %r474, %r1475, %r1470;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1477, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1479, %r1477, %r1481;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1482, %r474, %r1484, %r1479;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1486, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1488, %r1486, %r1490;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1491, %r474, %r1493, %r1488;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1495, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1497, %r1495, %r1499;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1500, %r474, %r1502, %r1497;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1504, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1506, %r1504, %r1508;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1509, %r474, %r1511, %r1506;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1513, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1515, %r1513, %r1517;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1518, %r474, %r1520, %r1515;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1522, %r477, %r1457;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1525, %r474, %r1454, %r1522;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1529, %r477, %r1466;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1532, %r474, %r1463, %r1529;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1536, %r477, %r1475;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1539, %r474, %r1472, %r1536;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1543, %r477, %r1484;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1546, %r474, %r1481, %r1543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1550, %r477, %r1493;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1553, %r474, %r1490, %r1550;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1557, %r477, %r1502;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1560, %r474, %r1499, %r1557;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1564, %r477, %r1511;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1567, %r474, %r1508, %r1564;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1571, %r477, %r1520;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1574, %r474, %r1517, %r1571;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1659, %r1660}, {%r518, %r524, %r521, %r527}, {%r1455, %r1525}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1667, %r1668}, {%r518, %r524, %r521, %r527}, {%r1464, %r1532}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1675, %r1676}, {%r518, %r524, %r521, %r527}, {%r1473, %r1539}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1683, %r1684}, {%r518, %r524, %r521, %r527}, {%r1482, %r1546}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1691, %r1692}, {%r518, %r524, %r521, %r527}, {%r1491, %r1553}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1699, %r1700}, {%r518, %r524, %r521, %r527}, {%r1500, %r1560}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1707, %r1708}, {%r518, %r524, %r521, %r527}, {%r1509, %r1567}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1715, %r1716}, {%r518, %r524, %r521, %r527}, {%r1518, %r1574}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	prmt.b32 %r1658, %r1659, %r1660, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1662, %r1659, %r1660, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1666, %r1667, %r1668, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1670, %r1667, %r1668, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1674, %r1675, %r1676, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1678, %r1675, %r1676, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1682, %r1683, %r1684, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1686, %r1683, %r1684, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1690, %r1691, %r1692, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1694, %r1691, %r1692, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1698, %r1699, %r1700, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1702, %r1699, %r1700, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1706, %r1707, %r1708, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1710, %r1707, %r1708, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1714, %r1715, %r1716, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1718, %r1715, %r1716, %r1020;
	// end inline asm
	st.shared.u32 	[%rd7], %r1658;
	st.shared.u32 	[%rd8], %r1662;
	st.shared.u32 	[%rd9], %r1666;
	st.shared.u32 	[%rd10], %r1670;
	st.shared.u32 	[%rd17], %r1674;
	st.shared.u32 	[%rd18], %r1678;
	st.shared.u32 	[%rd19], %r1682;
	st.shared.u32 	[%rd20], %r1686;
	st.shared.u32 	[%rd21], %r1690;
	st.shared.u32 	[%rd22], %r1694;
	st.shared.u32 	[%rd23], %r1698;
	st.shared.u32 	[%rd24], %r1702;
	st.shared.u32 	[%rd25], %r1706;
	st.shared.u32 	[%rd26], %r1710;
	st.shared.u32 	[%rd27], %r1714;
	st.shared.u32 	[%rd28], %r1718;
	@%p274 bra 	$L__BB0_250;
	bra.uni 	$L__BB0_177;
$L__BB0_250:                            // %pass8545
                                        //   in Loop: Header=BB0_176 Depth=2
	st.shared.u32 	[%rd7], %r1658;
	st.shared.u32 	[%rd8], %r1662;
	st.shared.u32 	[%rd9], %r1666;
	st.shared.u32 	[%rd10], %r1670;
	st.shared.u32 	[%rd17], %r1674;
	st.shared.u32 	[%rd18], %r1678;
	st.shared.u32 	[%rd19], %r1682;
	st.shared.u32 	[%rd20], %r1686;
	st.shared.u32 	[%rd21], %r1690;
	st.shared.u32 	[%rd22], %r1694;
	st.shared.u32 	[%rd23], %r1698;
	st.shared.u32 	[%rd24], %r1702;
	st.shared.u32 	[%rd25], %r1706;
	st.shared.u32 	[%rd26], %r1710;
	st.shared.u32 	[%rd27], %r1714;
	st.shared.u32 	[%rd28], %r1718;
$L__BB0_177:                            // %L22306
                                        //   in Loop: Header=BB0_176 Depth=2
	bar.sync 	0;
	mov.u32 	%r3770, %r1657;
	mov.u32 	%r3771, %r1657;
	mov.u32 	%r3772, %r1657;
	mov.u32 	%r3773, %r1657;
	@%p274 bra 	$L__BB0_251;
	bra.uni 	$L__BB0_178;
$L__BB0_251:                            // %pass10640
                                        //   in Loop: Header=BB0_176 Depth=2
	ld.shared.u32 	%r3770, [%rd11];
	ld.shared.u32 	%r3771, [%rd12];
	ld.shared.u32 	%r3772, [%rd13];
	ld.shared.u32 	%r3773, [%rd14];
$L__BB0_178:                            // %L23381
                                        //   in Loop: Header=BB0_176 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1782, %r1779}, {%r536, %r539}, {%r3770}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1791, %r1788}, {%r536, %r539}, {%r3771}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1800, %r1797}, {%r536, %r539}, {%r3772}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1809, %r1806}, {%r536, %r539}, {%r3773}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1775, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1777, %r1775, %r1779;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1780, %r588, %r1782, %r1777;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1784, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1786, %r1784, %r1788;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1789, %r588, %r1791, %r1786;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1793, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1795, %r1793, %r1797;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1798, %r588, %r1800, %r1795;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1802, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1804, %r1802, %r1806;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1807, %r588, %r1809, %r1804;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1811, %r591, %r1782;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1814, %r588, %r1779, %r1811;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1818, %r591, %r1791;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1821, %r588, %r1788, %r1818;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1825, %r591, %r1800;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1828, %r588, %r1797, %r1825;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1832, %r591, %r1809;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1835, %r588, %r1806, %r1832;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1880, %r1883}, {%r632, %r638, %r635, %r641}, {%r1780, %r1814}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1899, %r1902}, {%r632, %r638, %r635, %r641}, {%r1789, %r1821}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1887, %r1891}, {%r632, %r638, %r635, %r641}, {%r1798, %r1828}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1906, %r1910}, {%r632, %r638, %r635, %r641}, {%r1807, %r1835}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1879, %r1880, %r1880;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1882, %r1883, %r1883, %r1879;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1886, %r1887, %r1887, %r1882;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1890, %r1891, %r1891, %r1886;
	// end inline asm
	mov.u32 	%r1914, 290787669;
	// begin inline asm
	fma.rn.f16x2 %r1894, %r1914, %r1890, %r3769;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1898, %r1899, %r1899;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1901, %r1902, %r1902, %r1898;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1905, %r1906, %r1906, %r1901;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1909, %r1910, %r1910, %r1905;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1913, %r1914, %r1909, %r3768;
	// end inline asm
	mov.u32 	%r3774, %r1657;
	mov.u32 	%r3775, %r1657;
	mov.u32 	%r3776, %r1657;
	mov.u32 	%r3777, %r1657;
	@%p274 bra 	$L__BB0_252;
	bra.uni 	$L__BB0_179;
$L__BB0_252:                            // %pass11245
                                        //   in Loop: Header=BB0_176 Depth=2
	ld.shared.u32 	%r3774, [%rd29];
	ld.shared.u32 	%r3775, [%rd30];
	ld.shared.u32 	%r3776, [%rd31];
	ld.shared.u32 	%r3777, [%rd32];
$L__BB0_179:                            // %L24600
                                        //   in Loop: Header=BB0_176 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1953, %r1950}, {%r536, %r539}, {%r3774}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1962, %r1959}, {%r536, %r539}, {%r3775}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1971, %r1968}, {%r536, %r539}, {%r3776}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1980, %r1977}, {%r536, %r539}, {%r3777}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1946, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1948, %r1946, %r1950;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1951, %r588, %r1953, %r1948;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1955, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1957, %r1955, %r1959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1960, %r588, %r1962, %r1957;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1964, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1966, %r1964, %r1968;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1969, %r588, %r1971, %r1966;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1973, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1975, %r1973, %r1977;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1978, %r588, %r1980, %r1975;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1982, %r591, %r1953;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1985, %r588, %r1950, %r1982;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1989, %r591, %r1962;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1992, %r588, %r1959, %r1989;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1996, %r591, %r1971;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1999, %r588, %r1968, %r1996;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2003, %r591, %r1980;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2006, %r588, %r1977, %r2003;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2051, %r2054}, {%r632, %r638, %r635, %r641}, {%r1951, %r1985}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2070, %r2073}, {%r632, %r638, %r635, %r641}, {%r1960, %r1992}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2058, %r2062}, {%r632, %r638, %r635, %r641}, {%r1969, %r1999}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2077, %r2081}, {%r632, %r638, %r635, %r641}, {%r1978, %r2006}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2050, %r2051, %r2051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2053, %r2054, %r2054, %r2050;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2057, %r2058, %r2058, %r2053;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2061, %r2062, %r2062, %r2057;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2065, %r1914, %r2061, %r1894;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2069, %r2070, %r2070;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2072, %r2073, %r2073, %r2069;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2076, %r2077, %r2077, %r2072;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2080, %r2081, %r2081, %r2076;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2084, %r1914, %r2080, %r1913;
	// end inline asm
	mov.u32 	%r3778, %r1657;
	mov.u32 	%r3779, %r1657;
	mov.u32 	%r3780, %r1657;
	mov.u32 	%r3781, %r1657;
	@%p274 bra 	$L__BB0_253;
	bra.uni 	$L__BB0_180;
$L__BB0_253:                            // %pass11850
                                        //   in Loop: Header=BB0_176 Depth=2
	ld.shared.u32 	%r3778, [%rd33];
	ld.shared.u32 	%r3779, [%rd34];
	ld.shared.u32 	%r3780, [%rd35];
	ld.shared.u32 	%r3781, [%rd36];
$L__BB0_180:                            // %L25819
                                        //   in Loop: Header=BB0_176 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2124, %r2121}, {%r536, %r539}, {%r3778}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2133, %r2130}, {%r536, %r539}, {%r3779}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2142, %r2139}, {%r536, %r539}, {%r3780}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2151, %r2148}, {%r536, %r539}, {%r3781}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2117, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2119, %r2117, %r2121;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2122, %r588, %r2124, %r2119;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2126, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2128, %r2126, %r2130;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2131, %r588, %r2133, %r2128;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2135, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2137, %r2135, %r2139;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2140, %r588, %r2142, %r2137;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2144, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2146, %r2144, %r2148;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2149, %r588, %r2151, %r2146;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2153, %r591, %r2124;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2156, %r588, %r2121, %r2153;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2160, %r591, %r2133;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2163, %r588, %r2130, %r2160;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2167, %r591, %r2142;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2170, %r588, %r2139, %r2167;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2174, %r591, %r2151;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2177, %r588, %r2148, %r2174;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2222, %r2225}, {%r632, %r638, %r635, %r641}, {%r2122, %r2156}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2241, %r2244}, {%r632, %r638, %r635, %r641}, {%r2131, %r2163}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2229, %r2233}, {%r632, %r638, %r635, %r641}, {%r2140, %r2170}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2248, %r2252}, {%r632, %r638, %r635, %r641}, {%r2149, %r2177}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2221, %r2222, %r2222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2224, %r2225, %r2225, %r2221;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2228, %r2229, %r2229, %r2224;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2232, %r2233, %r2233, %r2228;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2236, %r1914, %r2232, %r2065;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2240, %r2241, %r2241;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2243, %r2244, %r2244, %r2240;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2247, %r2248, %r2248, %r2243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2251, %r2252, %r2252, %r2247;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2255, %r1914, %r2251, %r2084;
	// end inline asm
	mov.u32 	%r3782, %r1657;
	mov.u32 	%r3783, %r1657;
	mov.u32 	%r3784, %r1657;
	mov.u32 	%r3785, %r1657;
	@%p274 bra 	$L__BB0_254;
	bra.uni 	$L__BB0_181;
$L__BB0_254:                            // %pass12455
                                        //   in Loop: Header=BB0_176 Depth=2
	ld.shared.u32 	%r3782, [%rd37];
	ld.shared.u32 	%r3783, [%rd38];
	ld.shared.u32 	%r3784, [%rd39];
	ld.shared.u32 	%r3785, [%rd40];
$L__BB0_181:                            // %L27038
                                        //   in Loop: Header=BB0_176 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2295, %r2292}, {%r536, %r539}, {%r3782}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2304, %r2301}, {%r536, %r539}, {%r3783}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2313, %r2310}, {%r536, %r539}, {%r3784}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2322, %r2319}, {%r536, %r539}, {%r3785}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2288, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2290, %r2288, %r2292;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2293, %r588, %r2295, %r2290;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2297, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2299, %r2297, %r2301;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2302, %r588, %r2304, %r2299;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2306, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2308, %r2306, %r2310;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2311, %r588, %r2313, %r2308;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2315, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2317, %r2315, %r2319;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2320, %r588, %r2322, %r2317;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2324, %r591, %r2295;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2327, %r588, %r2292, %r2324;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2331, %r591, %r2304;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2334, %r588, %r2301, %r2331;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2338, %r591, %r2313;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2341, %r588, %r2310, %r2338;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2345, %r591, %r2322;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2348, %r588, %r2319, %r2345;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2393, %r2396}, {%r632, %r638, %r635, %r641}, {%r2293, %r2327}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2412, %r2415}, {%r632, %r638, %r635, %r641}, {%r2302, %r2334}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2400, %r2404}, {%r632, %r638, %r635, %r641}, {%r2311, %r2341}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2419, %r2423}, {%r632, %r638, %r635, %r641}, {%r2320, %r2348}, {%r1657, %r1657};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2392, %r2393, %r2393;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2395, %r2396, %r2396, %r2392;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2399, %r2400, %r2400, %r2395;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2403, %r2404, %r2404, %r2399;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3769, %r1914, %r2403, %r2236;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2411, %r2412, %r2412;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2414, %r2415, %r2415, %r2411;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2418, %r2419, %r2419, %r2414;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2422, %r2423, %r2423, %r2418;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3768, %r1914, %r2422, %r2255;
	// end inline asm
	add.s32 	%r3766, %r3766, 4;
	setp.eq.s32 	%p285, %r3766, 192;
	@%p285 bra 	$L__BB0_182;
	bra.uni 	$L__BB0_184;
$L__BB0_182:                            // %pass12918
                                        //   in Loop: Header=BB0_176 Depth=2
	@%p88 bra 	$L__BB0_183;
// %bb.255:                             // %pass12928
                                        //   in Loop: Header=BB0_176 Depth=2
	mul.lo.s32 	%r2430, %r3767, 589824;
	add.s32 	%r2431, %r120, %r2430;
	cvt.u64.u32 	%rd270, %r2431;
	add.s64 	%rd271, %rd270, %rd15;
	mul.hi.s64 	%rd272, %rd271, 1024819115206086201;
	shr.u64 	%rd273, %rd272, 63;
	shr.s64 	%rd274, %rd272, 25;
	add.s64 	%rd275, %rd274, %rd273;
	setp.lt.s64 	%p287, %rd271, 0;
	mul.lo.s64 	%rd276, %rd275, 603979776;
	setp.ne.s64 	%p288, %rd276, %rd271;
	and.pred  	%p289, %p287, %p288;
	selp.s64 	%rd277, -1, 0, %p289;
	add.s64 	%rd278, %rd275, %rd277;
	mul.lo.s64 	%rd279, %rd278, -603979776;
	add.s64 	%rd280, %rd279, %rd271;
	shl.b64 	%rd281, %rd280, 2;
	add.s64 	%rd282, %rd4, %rd281;
	st.global.u32 	[%rd282], %r3769;
	add.s32 	%r2432, %r121, %r2430;
	cvt.u64.u32 	%rd283, %r2432;
	add.s64 	%rd284, %rd283, %rd15;
	mul.hi.s64 	%rd285, %rd284, 1024819115206086201;
	shr.u64 	%rd286, %rd285, 63;
	shr.s64 	%rd287, %rd285, 25;
	add.s64 	%rd288, %rd287, %rd286;
	setp.lt.s64 	%p290, %rd284, 0;
	mul.lo.s64 	%rd289, %rd288, 603979776;
	setp.ne.s64 	%p291, %rd289, %rd284;
	and.pred  	%p292, %p290, %p291;
	selp.s64 	%rd290, -1, 0, %p292;
	add.s64 	%rd291, %rd288, %rd290;
	mul.lo.s64 	%rd292, %rd291, -603979776;
	add.s64 	%rd293, %rd292, %rd284;
	shl.b64 	%rd294, %rd293, 2;
	add.s64 	%rd295, %rd4, %rd294;
	st.global.u32 	[%rd295], %r3768;
	bra.uni 	$L__BB0_183;
$L__BB0_185:                            // %L27596.preheader
                                        //   in Loop: Header=BB0_149 Depth=1
	mov.u32 	%r3790, 12;
	bra.uni 	$L__BB0_186;
$L__BB0_193:                            // %L41234
                                        //   in Loop: Header=BB0_186 Depth=2
	add.s32 	%r3767, %r3767, 1;
	mov.u32 	%r3766, 0;
	mov.u32 	%r3768, %r3766;
	mov.u32 	%r3769, %r3766;
$L__BB0_194:                            // %L41235
                                        //   in Loop: Header=BB0_186 Depth=2
	bar.sync 	0;
	add.s32 	%r3790, %r3790, -4;
	setp.ne.s32 	%p313, %r3790, -12;
	@%p313 bra 	$L__BB0_186;
	bra.uni 	$L__BB0_195;
$L__BB0_186:                            // %L27596
                                        //   Parent Loop BB0_149 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p295, %r3790, 12;
	selp.b32 	%r2971, %r3741, 0, %p295;
	setp.eq.s32 	%p296, %r3790, 8;
	selp.b32 	%r2972, %r3745, %r2971, %p296;
	setp.eq.s32 	%p297, %r3790, 4;
	selp.b32 	%r2973, %r3749, %r2972, %p297;
	setp.eq.s32 	%p298, %r3790, 0;
	selp.b32 	%r2974, %r3753, %r2973, %p298;
	setp.eq.s32 	%p299, %r3790, -4;
	selp.b32 	%r2975, %r3757, %r2974, %p299;
	setp.eq.s32 	%p300, %r3790, -8;
	selp.b32 	%r2976, %r3761, %r2975, %p300;
	selp.b32 	%r2977, %r3742, 0, %p295;
	selp.b32 	%r2978, %r3746, %r2977, %p296;
	selp.b32 	%r2979, %r3750, %r2978, %p297;
	selp.b32 	%r2980, %r3754, %r2979, %p298;
	selp.b32 	%r2981, %r3758, %r2980, %p299;
	selp.b32 	%r2982, %r3762, %r2981, %p300;
	selp.b32 	%r2983, %r3743, 0, %p295;
	selp.b32 	%r2984, %r3747, %r2983, %p296;
	selp.b32 	%r2985, %r3751, %r2984, %p297;
	selp.b32 	%r2986, %r3755, %r2985, %p298;
	selp.b32 	%r2987, %r3759, %r2986, %p299;
	selp.b32 	%r2988, %r3763, %r2987, %p300;
	selp.b32 	%r2989, %r3744, 0, %p295;
	selp.b32 	%r2990, %r3748, %r2989, %p296;
	selp.b32 	%r2991, %r3752, %r2990, %p297;
	selp.b32 	%r2992, %r3756, %r2991, %p298;
	selp.b32 	%r2993, %r3760, %r2992, %p299;
	selp.b32 	%r2994, %r3764, %r2993, %p300;
	// begin inline asm
	mov.b32 %r2462, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	mov.b32 %r2473, {%rs179, %rs179};
	// end inline asm
	shr.u32 	%r2995, %r2976, 8;
	xor.b32  	%r2472, %r2995, 8947848;
	// begin inline asm
	lop3.b32 %r2459, %r1327, %r2472, %r2462, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2463, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2464, %r2462, %r2463;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2467, %r2459, %r2464;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2470, %r1338, %r2472, %r2473, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2474, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2475, %r2473, %r2474;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2478, %r2470, %r2475;
	// end inline asm
	// begin inline asm
	mov.b32 %r2508, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	mov.b32 %r2519, {%rs179, %rs179};
	// end inline asm
	shr.u32 	%r2996, %r2982, 8;
	xor.b32  	%r2518, %r2996, 8947848;
	// begin inline asm
	lop3.b32 %r2505, %r1327, %r2518, %r2508, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2509, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2510, %r2508, %r2509;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2513, %r2505, %r2510;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2516, %r1338, %r2518, %r2519, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2520, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2521, %r2519, %r2520;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2524, %r2516, %r2521;
	// end inline asm
	// begin inline asm
	mov.b32 %r2554, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	mov.b32 %r2565, {%rs179, %rs179};
	// end inline asm
	shr.u32 	%r2997, %r2988, 8;
	xor.b32  	%r2564, %r2997, 8947848;
	// begin inline asm
	lop3.b32 %r2551, %r1327, %r2564, %r2554, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2555, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2556, %r2554, %r2555;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2559, %r2551, %r2556;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2562, %r1338, %r2564, %r2565, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2566, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2567, %r2565, %r2566;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2570, %r2562, %r2567;
	// end inline asm
	// begin inline asm
	mov.b32 %r2600, {%rs177, %rs177};
	// end inline asm
	// begin inline asm
	mov.b32 %r2611, {%rs179, %rs179};
	// end inline asm
	shr.u32 	%r2998, %r2994, 8;
	xor.b32  	%r2610, %r2998, 8947848;
	// begin inline asm
	lop3.b32 %r2597, %r1327, %r2610, %r2600, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2601, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2602, %r2600, %r2601;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2605, %r2597, %r2602;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2608, %r1338, %r2610, %r2611, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2612, {%rs183, %rs183};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2613, %r2611, %r2612;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2616, %r2608, %r2613;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r2467;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2619, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r2478;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2622, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r2513;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2625, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r2524;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2628, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r2559;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2631, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r2570;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2634, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r86;
    mov.b32 {%r2re, %r2im}, %r2605;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2637, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r2616;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2640, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r2906, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2706, %r2703}, {%r422, %r425}, {%r2619}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2715, %r2712}, {%r422, %r425}, {%r2622}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2724, %r2721}, {%r422, %r425}, {%r2625}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2733, %r2730}, {%r422, %r425}, {%r2628}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2742, %r2739}, {%r422, %r425}, {%r2631}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2751, %r2748}, {%r422, %r425}, {%r2634}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2760, %r2757}, {%r422, %r425}, {%r2637}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2769, %r2766}, {%r422, %r425}, {%r2640}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2699, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2701, %r2699, %r2703;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2704, %r474, %r2706, %r2701;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2708, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2710, %r2708, %r2712;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2713, %r474, %r2715, %r2710;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2717, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2719, %r2717, %r2721;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2722, %r474, %r2724, %r2719;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2726, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2728, %r2726, %r2730;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2731, %r474, %r2733, %r2728;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2735, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2737, %r2735, %r2739;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2740, %r474, %r2742, %r2737;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2744, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2746, %r2744, %r2748;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2749, %r474, %r2751, %r2746;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2753, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2755, %r2753, %r2757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2758, %r474, %r2760, %r2755;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2762, %r477;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2764, %r2762, %r2766;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2767, %r474, %r2769, %r2764;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2771, %r477, %r2706;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2774, %r474, %r2703, %r2771;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2778, %r477, %r2715;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2781, %r474, %r2712, %r2778;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2785, %r477, %r2724;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2788, %r474, %r2721, %r2785;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2792, %r477, %r2733;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2795, %r474, %r2730, %r2792;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2799, %r477, %r2742;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2802, %r474, %r2739, %r2799;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2806, %r477, %r2751;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2809, %r474, %r2748, %r2806;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2813, %r477, %r2760;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2816, %r474, %r2757, %r2813;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2820, %r477, %r2769;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2823, %r474, %r2766, %r2820;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2908, %r2909}, {%r518, %r524, %r521, %r527}, {%r2704, %r2774}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2916, %r2917}, {%r518, %r524, %r521, %r527}, {%r2713, %r2781}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2924, %r2925}, {%r518, %r524, %r521, %r527}, {%r2722, %r2788}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2932, %r2933}, {%r518, %r524, %r521, %r527}, {%r2731, %r2795}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2940, %r2941}, {%r518, %r524, %r521, %r527}, {%r2740, %r2802}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2948, %r2949}, {%r518, %r524, %r521, %r527}, {%r2749, %r2809}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2956, %r2957}, {%r518, %r524, %r521, %r527}, {%r2758, %r2816}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2964, %r2965}, {%r518, %r524, %r521, %r527}, {%r2767, %r2823}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	prmt.b32 %r2907, %r2908, %r2909, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2911, %r2908, %r2909, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2915, %r2916, %r2917, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2919, %r2916, %r2917, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2923, %r2924, %r2925, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2927, %r2924, %r2925, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2931, %r2932, %r2933, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2935, %r2932, %r2933, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2939, %r2940, %r2941, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2943, %r2940, %r2941, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2947, %r2948, %r2949, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2951, %r2948, %r2949, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2955, %r2956, %r2957, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2959, %r2956, %r2957, %r1020;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2963, %r2964, %r2965, %r1016;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2967, %r2964, %r2965, %r1020;
	// end inline asm
	st.shared.u32 	[%rd7], %r2907;
	st.shared.u32 	[%rd8], %r2911;
	st.shared.u32 	[%rd9], %r2915;
	st.shared.u32 	[%rd10], %r2919;
	st.shared.u32 	[%rd17], %r2923;
	st.shared.u32 	[%rd18], %r2927;
	st.shared.u32 	[%rd19], %r2931;
	st.shared.u32 	[%rd20], %r2935;
	st.shared.u32 	[%rd21], %r2939;
	st.shared.u32 	[%rd22], %r2943;
	st.shared.u32 	[%rd23], %r2947;
	st.shared.u32 	[%rd24], %r2951;
	st.shared.u32 	[%rd25], %r2955;
	st.shared.u32 	[%rd26], %r2959;
	st.shared.u32 	[%rd27], %r2963;
	st.shared.u32 	[%rd28], %r2967;
	@%p274 bra 	$L__BB0_256;
	bra.uni 	$L__BB0_187;
$L__BB0_256:                            // %pass15341
                                        //   in Loop: Header=BB0_186 Depth=2
	st.shared.u32 	[%rd7], %r2907;
	st.shared.u32 	[%rd8], %r2911;
	st.shared.u32 	[%rd9], %r2915;
	st.shared.u32 	[%rd10], %r2919;
	st.shared.u32 	[%rd17], %r2923;
	st.shared.u32 	[%rd18], %r2927;
	st.shared.u32 	[%rd19], %r2931;
	st.shared.u32 	[%rd20], %r2935;
	st.shared.u32 	[%rd21], %r2939;
	st.shared.u32 	[%rd22], %r2943;
	st.shared.u32 	[%rd23], %r2947;
	st.shared.u32 	[%rd24], %r2951;
	st.shared.u32 	[%rd25], %r2955;
	st.shared.u32 	[%rd26], %r2959;
	st.shared.u32 	[%rd27], %r2963;
	st.shared.u32 	[%rd28], %r2967;
$L__BB0_187:                            // %L35970
                                        //   in Loop: Header=BB0_186 Depth=2
	bar.sync 	0;
	mov.u32 	%r3795, %r2906;
	mov.u32 	%r3796, %r2906;
	mov.u32 	%r3797, %r2906;
	mov.u32 	%r3798, %r2906;
	@%p274 bra 	$L__BB0_257;
	bra.uni 	$L__BB0_188;
$L__BB0_257:                            // %pass17436
                                        //   in Loop: Header=BB0_186 Depth=2
	ld.shared.u32 	%r3798, [%rd11];
	ld.shared.u32 	%r3797, [%rd12];
	ld.shared.u32 	%r3796, [%rd13];
	ld.shared.u32 	%r3795, [%rd14];
$L__BB0_188:                            // %L37045
                                        //   in Loop: Header=BB0_186 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3035, %r3032}, {%r536, %r539}, {%r3798}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3044, %r3041}, {%r536, %r539}, {%r3797}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3053, %r3050}, {%r536, %r539}, {%r3796}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3062, %r3059}, {%r536, %r539}, {%r3795}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3028, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3030, %r3028, %r3032;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3033, %r588, %r3035, %r3030;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3037, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3039, %r3037, %r3041;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3042, %r588, %r3044, %r3039;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3046, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3048, %r3046, %r3050;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3051, %r588, %r3053, %r3048;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3055, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3057, %r3055, %r3059;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3060, %r588, %r3062, %r3057;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3064, %r591, %r3035;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3067, %r588, %r3032, %r3064;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3071, %r591, %r3044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3074, %r588, %r3041, %r3071;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3078, %r591, %r3053;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3081, %r588, %r3050, %r3078;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3085, %r591, %r3062;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3088, %r588, %r3059, %r3085;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3133, %r3136}, {%r632, %r638, %r635, %r641}, {%r3033, %r3067}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3152, %r3155}, {%r632, %r638, %r635, %r641}, {%r3042, %r3074}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3140, %r3144}, {%r632, %r638, %r635, %r641}, {%r3051, %r3081}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3159, %r3163}, {%r632, %r638, %r635, %r641}, {%r3060, %r3088}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3132, %r3133, %r3133;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3135, %r3136, %r3136, %r3132;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3139, %r3140, %r3140, %r3135;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3143, %r3144, %r3144, %r3139;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3147, %r1914, %r3143, %r3769;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3151, %r3152, %r3152;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3154, %r3155, %r3155, %r3151;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3158, %r3159, %r3159, %r3154;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3162, %r3163, %r3163, %r3158;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3166, %r1914, %r3162, %r3768;
	// end inline asm
	mov.u32 	%r3799, %r2906;
	mov.u32 	%r3800, %r2906;
	mov.u32 	%r3801, %r2906;
	mov.u32 	%r3802, %r2906;
	@%p274 bra 	$L__BB0_258;
	bra.uni 	$L__BB0_189;
$L__BB0_258:                            // %pass18041
                                        //   in Loop: Header=BB0_186 Depth=2
	ld.shared.u32 	%r3802, [%rd29];
	ld.shared.u32 	%r3801, [%rd30];
	ld.shared.u32 	%r3800, [%rd31];
	ld.shared.u32 	%r3799, [%rd32];
$L__BB0_189:                            // %L38264
                                        //   in Loop: Header=BB0_186 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3206, %r3203}, {%r536, %r539}, {%r3802}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3215, %r3212}, {%r536, %r539}, {%r3801}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3224, %r3221}, {%r536, %r539}, {%r3800}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3233, %r3230}, {%r536, %r539}, {%r3799}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3199, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3201, %r3199, %r3203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3204, %r588, %r3206, %r3201;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3208, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3210, %r3208, %r3212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3213, %r588, %r3215, %r3210;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3217, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3219, %r3217, %r3221;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3222, %r588, %r3224, %r3219;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3226, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3228, %r3226, %r3230;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3231, %r588, %r3233, %r3228;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3235, %r591, %r3206;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3238, %r588, %r3203, %r3235;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3242, %r591, %r3215;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3245, %r588, %r3212, %r3242;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3249, %r591, %r3224;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3252, %r588, %r3221, %r3249;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3256, %r591, %r3233;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3259, %r588, %r3230, %r3256;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3304, %r3307}, {%r632, %r638, %r635, %r641}, {%r3204, %r3238}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3323, %r3326}, {%r632, %r638, %r635, %r641}, {%r3213, %r3245}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3311, %r3315}, {%r632, %r638, %r635, %r641}, {%r3222, %r3252}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3330, %r3334}, {%r632, %r638, %r635, %r641}, {%r3231, %r3259}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3303, %r3304, %r3304;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3306, %r3307, %r3307, %r3303;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3310, %r3311, %r3311, %r3306;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3314, %r3315, %r3315, %r3310;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3318, %r1914, %r3314, %r3147;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3322, %r3323, %r3323;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3325, %r3326, %r3326, %r3322;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3329, %r3330, %r3330, %r3325;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3333, %r3334, %r3334, %r3329;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3337, %r1914, %r3333, %r3166;
	// end inline asm
	mov.u32 	%r3803, %r2906;
	mov.u32 	%r3804, %r2906;
	mov.u32 	%r3805, %r2906;
	mov.u32 	%r3806, %r2906;
	@%p274 bra 	$L__BB0_259;
	bra.uni 	$L__BB0_190;
$L__BB0_259:                            // %pass18646
                                        //   in Loop: Header=BB0_186 Depth=2
	ld.shared.u32 	%r3806, [%rd33];
	ld.shared.u32 	%r3805, [%rd34];
	ld.shared.u32 	%r3804, [%rd35];
	ld.shared.u32 	%r3803, [%rd36];
$L__BB0_190:                            // %L39483
                                        //   in Loop: Header=BB0_186 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3377, %r3374}, {%r536, %r539}, {%r3806}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3386, %r3383}, {%r536, %r539}, {%r3805}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3395, %r3392}, {%r536, %r539}, {%r3804}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3404, %r3401}, {%r536, %r539}, {%r3803}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3370, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3372, %r3370, %r3374;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3375, %r588, %r3377, %r3372;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3379, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3381, %r3379, %r3383;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3384, %r588, %r3386, %r3381;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3388, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3390, %r3388, %r3392;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3393, %r588, %r3395, %r3390;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3397, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3399, %r3397, %r3401;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3402, %r588, %r3404, %r3399;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3406, %r591, %r3377;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3409, %r588, %r3374, %r3406;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3413, %r591, %r3386;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3416, %r588, %r3383, %r3413;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3420, %r591, %r3395;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3423, %r588, %r3392, %r3420;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3427, %r591, %r3404;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3430, %r588, %r3401, %r3427;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3475, %r3478}, {%r632, %r638, %r635, %r641}, {%r3375, %r3409}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3494, %r3497}, {%r632, %r638, %r635, %r641}, {%r3384, %r3416}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3482, %r3486}, {%r632, %r638, %r635, %r641}, {%r3393, %r3423}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3501, %r3505}, {%r632, %r638, %r635, %r641}, {%r3402, %r3430}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3474, %r3475, %r3475;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3477, %r3478, %r3478, %r3474;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3481, %r3482, %r3482, %r3477;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3485, %r3486, %r3486, %r3481;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3489, %r1914, %r3485, %r3318;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3493, %r3494, %r3494;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3496, %r3497, %r3497, %r3493;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3500, %r3501, %r3501, %r3496;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3504, %r3505, %r3505, %r3500;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3508, %r1914, %r3504, %r3337;
	// end inline asm
	mov.u32 	%r3807, %r2906;
	mov.u32 	%r3808, %r2906;
	mov.u32 	%r3809, %r2906;
	mov.u32 	%r3810, %r2906;
	@%p274 bra 	$L__BB0_260;
	bra.uni 	$L__BB0_191;
$L__BB0_260:                            // %pass19251
                                        //   in Loop: Header=BB0_186 Depth=2
	ld.shared.u32 	%r3810, [%rd37];
	ld.shared.u32 	%r3809, [%rd38];
	ld.shared.u32 	%r3808, [%rd39];
	ld.shared.u32 	%r3807, [%rd40];
$L__BB0_191:                            // %L40702
                                        //   in Loop: Header=BB0_186 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3548, %r3545}, {%r536, %r539}, {%r3810}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3557, %r3554}, {%r536, %r539}, {%r3809}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3566, %r3563}, {%r536, %r539}, {%r3808}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3575, %r3572}, {%r536, %r539}, {%r3807}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3541, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3543, %r3541, %r3545;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3546, %r588, %r3548, %r3543;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3550, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3552, %r3550, %r3554;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3555, %r588, %r3557, %r3552;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3559, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3561, %r3559, %r3563;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3564, %r588, %r3566, %r3561;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3568, %r591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3570, %r3568, %r3572;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3573, %r588, %r3575, %r3570;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3577, %r591, %r3548;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3580, %r588, %r3545, %r3577;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3584, %r591, %r3557;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3587, %r588, %r3554, %r3584;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3591, %r591, %r3566;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3594, %r588, %r3563, %r3591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3598, %r591, %r3575;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3601, %r588, %r3572, %r3598;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3646, %r3649}, {%r632, %r638, %r635, %r641}, {%r3546, %r3580}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3665, %r3668}, {%r632, %r638, %r635, %r641}, {%r3555, %r3587}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3653, %r3657}, {%r632, %r638, %r635, %r641}, {%r3564, %r3594}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3672, %r3676}, {%r632, %r638, %r635, %r641}, {%r3573, %r3601}, {%r2906, %r2906};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3645, %r3646, %r3646;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3648, %r3649, %r3649, %r3645;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3652, %r3653, %r3653, %r3648;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3656, %r3657, %r3657, %r3652;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3769, %r1914, %r3656, %r3489;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3664, %r3665, %r3665;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3667, %r3668, %r3668, %r3664;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3671, %r3672, %r3672, %r3667;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3675, %r3676, %r3676, %r3671;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3768, %r1914, %r3675, %r3508;
	// end inline asm
	add.s32 	%r3766, %r3766, 4;
	setp.eq.s32 	%p305, %r3766, 192;
	@%p305 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_194;
$L__BB0_192:                            // %pass19714
                                        //   in Loop: Header=BB0_186 Depth=2
	@%p88 bra 	$L__BB0_193;
// %bb.261:                             // %pass19724
                                        //   in Loop: Header=BB0_186 Depth=2
	mul.lo.s32 	%r3683, %r3767, 589824;
	add.s32 	%r3684, %r120, %r3683;
	cvt.u64.u32 	%rd296, %r3684;
	add.s64 	%rd297, %rd296, %rd15;
	mul.hi.s64 	%rd298, %rd297, 1024819115206086201;
	shr.u64 	%rd299, %rd298, 63;
	shr.s64 	%rd300, %rd298, 25;
	add.s64 	%rd301, %rd300, %rd299;
	setp.lt.s64 	%p307, %rd297, 0;
	mul.lo.s64 	%rd302, %rd301, 603979776;
	setp.ne.s64 	%p308, %rd302, %rd297;
	and.pred  	%p309, %p307, %p308;
	selp.s64 	%rd303, -1, 0, %p309;
	add.s64 	%rd304, %rd301, %rd303;
	mul.lo.s64 	%rd305, %rd304, -603979776;
	add.s64 	%rd306, %rd305, %rd297;
	shl.b64 	%rd307, %rd306, 2;
	add.s64 	%rd308, %rd4, %rd307;
	st.global.u32 	[%rd308], %r3769;
	add.s32 	%r3685, %r121, %r3683;
	cvt.u64.u32 	%rd309, %r3685;
	add.s64 	%rd310, %rd309, %rd15;
	mul.hi.s64 	%rd311, %rd310, 1024819115206086201;
	shr.u64 	%rd312, %rd311, 63;
	shr.s64 	%rd313, %rd311, 25;
	add.s64 	%rd314, %rd313, %rd312;
	setp.lt.s64 	%p310, %rd310, 0;
	mul.lo.s64 	%rd315, %rd314, 603979776;
	setp.ne.s64 	%p311, %rd315, %rd310;
	and.pred  	%p312, %p310, %p311;
	selp.s64 	%rd316, -1, 0, %p312;
	add.s64 	%rd317, %rd314, %rd316;
	mul.lo.s64 	%rd318, %rd317, -603979776;
	add.s64 	%rd319, %rd318, %rd310;
	shl.b64 	%rd320, %rd319, 2;
	add.s64 	%rd321, %rd4, %rd320;
	st.global.u32 	[%rd321], %r3768;
	bra.uni 	$L__BB0_193;
$L__BB0_196:                            // %L41270
	mov.u32 	%r3687, 0;
	st.global.u32 	[%rd6], %r3687;
	ret;
$L__BB0_151:                            // %L7443
	mov.u32 	%r3711, 5;
	st.global.u32 	[%rd6], %r3711;
	mov.u64 	%rd368, exception3856;
	cvta.global.u64 	%rd369, %rd368;
	{ // callseq 110, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd369;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 110
	{ // callseq 111, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 111
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L7599
	mov.u32 	%r3710, 5;
	st.global.u32 	[%rd6], %r3710;
	mov.u64 	%rd366, exception3856;
	cvta.global.u64 	%rd367, %rd366;
	{ // callseq 108, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd367;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 108
	{ // callseq 109, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 109
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L7755
	mov.u32 	%r3709, 5;
	st.global.u32 	[%rd6], %r3709;
	mov.u64 	%rd364, exception3856;
	cvta.global.u64 	%rd365, %rd364;
	{ // callseq 106, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd365;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 106
	{ // callseq 107, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 107
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L7911
	mov.u32 	%r3708, 5;
	st.global.u32 	[%rd6], %r3708;
	mov.u64 	%rd362, exception3856;
	cvta.global.u64 	%rd363, %rd362;
	{ // callseq 104, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd363;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 104
	{ // callseq 105, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 105
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L8067
	mov.u32 	%r3707, 5;
	st.global.u32 	[%rd6], %r3707;
	mov.u64 	%rd360, exception3856;
	cvta.global.u64 	%rd361, %rd360;
	{ // callseq 102, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd361;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 102
	{ // callseq 103, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 103
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L8223
	mov.u32 	%r3706, 5;
	st.global.u32 	[%rd6], %r3706;
	mov.u64 	%rd358, exception3856;
	cvta.global.u64 	%rd359, %rd358;
	{ // callseq 100, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd359;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 100
	{ // callseq 101, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 101
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L8379
	mov.u32 	%r3705, 5;
	st.global.u32 	[%rd6], %r3705;
	mov.u64 	%rd356, exception3856;
	cvta.global.u64 	%rd357, %rd356;
	{ // callseq 98, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd357;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 98
	{ // callseq 99, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 99
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L8535
	mov.u32 	%r3704, 5;
	st.global.u32 	[%rd6], %r3704;
	mov.u64 	%rd354, exception3856;
	cvta.global.u64 	%rd355, %rd354;
	{ // callseq 96, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd355;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 96
	{ // callseq 97, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 97
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L8691
	mov.u32 	%r3703, 5;
	st.global.u32 	[%rd6], %r3703;
	mov.u64 	%rd352, exception3856;
	cvta.global.u64 	%rd353, %rd352;
	{ // callseq 94, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd353;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 94
	{ // callseq 95, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 95
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L8847
	mov.u32 	%r3702, 5;
	st.global.u32 	[%rd6], %r3702;
	mov.u64 	%rd350, exception3856;
	cvta.global.u64 	%rd351, %rd350;
	{ // callseq 92, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd351;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 92
	{ // callseq 93, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 93
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_161:                            // %L9003
	mov.u32 	%r3701, 5;
	st.global.u32 	[%rd6], %r3701;
	mov.u64 	%rd348, exception3856;
	cvta.global.u64 	%rd349, %rd348;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd349;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_162:                            // %L9159
	mov.u32 	%r3700, 5;
	st.global.u32 	[%rd6], %r3700;
	mov.u64 	%rd346, exception3856;
	cvta.global.u64 	%rd347, %rd346;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd347;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_163:                            // %L9315
	mov.u32 	%r3699, 5;
	st.global.u32 	[%rd6], %r3699;
	mov.u64 	%rd344, exception3856;
	cvta.global.u64 	%rd345, %rd344;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd345;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_164:                            // %L9471
	mov.u32 	%r3698, 5;
	st.global.u32 	[%rd6], %r3698;
	mov.u64 	%rd342, exception3856;
	cvta.global.u64 	%rd343, %rd342;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd343;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_165:                            // %L9627
	mov.u32 	%r3697, 5;
	st.global.u32 	[%rd6], %r3697;
	mov.u64 	%rd340, exception3856;
	cvta.global.u64 	%rd341, %rd340;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd341;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_166:                            // %L9783
	mov.u32 	%r3696, 5;
	st.global.u32 	[%rd6], %r3696;
	mov.u64 	%rd338, exception3856;
	cvta.global.u64 	%rd339, %rd338;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd339;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_167:                            // %L9939
	mov.u32 	%r3695, 5;
	st.global.u32 	[%rd6], %r3695;
	mov.u64 	%rd336, exception3856;
	cvta.global.u64 	%rd337, %rd336;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd337;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_168:                            // %L10095
	mov.u32 	%r3694, 5;
	st.global.u32 	[%rd6], %r3694;
	mov.u64 	%rd334, exception3856;
	cvta.global.u64 	%rd335, %rd334;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd335;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_169:                            // %L10251
	mov.u32 	%r3693, 5;
	st.global.u32 	[%rd6], %r3693;
	mov.u64 	%rd332, exception3856;
	cvta.global.u64 	%rd333, %rd332;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd333;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_170:                            // %L10407
	mov.u32 	%r3692, 5;
	st.global.u32 	[%rd6], %r3692;
	mov.u64 	%rd330, exception3856;
	cvta.global.u64 	%rd331, %rd330;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd331;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_171:                            // %L10563
	mov.u32 	%r3691, 5;
	st.global.u32 	[%rd6], %r3691;
	mov.u64 	%rd328, exception3856;
	cvta.global.u64 	%rd329, %rd328;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd329;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_172:                            // %L10745
	mov.u32 	%r3690, 5;
	st.global.u32 	[%rd6], %r3690;
	mov.u64 	%rd326, exception3856;
	cvta.global.u64 	%rd327, %rd326;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd327;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_173:                            // %L10901
	mov.u32 	%r3689, 5;
	st.global.u32 	[%rd6], %r3689;
	mov.u64 	%rd324, exception3856;
	cvta.global.u64 	%rd325, %rd324;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd325;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_174:                            // %L11057
	mov.u32 	%r3688, 5;
	st.global.u32 	[%rd6], %r3688;
	mov.u64 	%rd322, exception3856;
	cvta.global.u64 	%rd323, %rd322;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd323;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L166
	mov.u32 	%r3713, 2;
	st.global.u32 	[%rd6], %r3713;
	mov.u64 	%rd372, exception3856;
	cvta.global.u64 	%rd373, %rd372;
	{ // callseq 114, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd373;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 114
	{ // callseq 115, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 115
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L307
	mov.u32 	%r3712, 3;
	st.global.u32 	[%rd6], %r3712;
	mov.u64 	%rd370, exception3856;
	cvta.global.u64 	%rd371, %rd370;
	{ // callseq 112, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd371;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 112
	{ // callseq 113, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 113
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd47, exception13868;
	cvta.global.u64 	%rd48, %rd47;
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd48;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 59
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 60
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L1143
	add.u64 	%rd46, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r3, %r1};
	st.local.v2.u32 	[%rd5+8], {%r4, %r82};
	st.local.u32 	[%rd5+16], %r83;
	mov.u64 	%rd52, __unnamed_1;
	cvta.global.u64 	%rd53, %rd52;
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd53;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd46;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r652, [retval0+0];
	} // callseq 61
	mov.u32 	%r654, 4;
	st.global.u32 	[%rd6], %r654;
	mov.u64 	%rd55, exception3856;
	cvta.global.u64 	%rd56, %rd55;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd56;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r391;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
