
---------- Begin Simulation Statistics ----------
final_tick                               1303485290500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58470                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703120                       # Number of bytes of host memory used
host_op_rate                                    58641                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24570.01                       # Real time elapsed on the host
host_tick_rate                               53051880                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436608051                       # Number of instructions simulated
sim_ops                                    1440811803                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.303485                       # Number of seconds simulated
sim_ticks                                1303485290500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.302287                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              195048058                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           223416895                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         31269492                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        283663049                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          24637131                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       26168773                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1531642                       # Number of indirect misses.
system.cpu0.branchPred.lookups              368182131                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188839                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100286                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16127939                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546988                       # Number of branches committed
system.cpu0.commit.bw_lim_events             41070988                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309764                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      138115317                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316561559                       # Number of instructions committed
system.cpu0.commit.committedOps            1318665137                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2388098208                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.552182                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.352756                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1777440152     74.43%     74.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    352925384     14.78%     89.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     87068057      3.65%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82353317      3.45%     96.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31608803      1.32%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7039016      0.29%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5801945      0.24%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2790546      0.12%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     41070988      1.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2388098208                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143417                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273933315                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171185                       # Number of loads committed
system.cpu0.commit.membars                    4203740                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203746      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742071639     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271463     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185372     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318665137                       # Class of committed instruction
system.cpu0.commit.refs                     558456863                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316561559                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318665137                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.972304                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.972304                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            525634977                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             15192914                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           187796645                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1498791278                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               837533549                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1032073687                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16138247                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             21976692                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7575565                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  368182131                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                264998665                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1578900206                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6706567                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1549864388                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          124                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               62559638                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141791                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         808775727                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         219685189                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.596869                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2418956025                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.641586                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895017                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1323163058     54.70%     54.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               812751720     33.60%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               146518345      6.06%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               111748159      4.62%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19599400      0.81%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2726025      0.11%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  343212      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     448      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105658      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2418956025                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      177703610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16263616                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               343976365                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.552852                       # Inst execution rate
system.cpu0.iew.exec_refs                   638152559                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 165781231                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              408491721                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            473749827                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106240                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11810651                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           166944516                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1456696327                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            472371328                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         16194088                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1435568374                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1950393                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             16864134                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16138247                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             21173919                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       263075                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27695292                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        65366                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9218                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6950379                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     68578642                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     13658838                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9218                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       760989                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15502627                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                657688217                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1419034736                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838054                       # average fanout of values written-back
system.cpu0.iew.wb_producers                551178491                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.546485                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1419374985                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1755273561                       # number of integer regfile reads
system.cpu0.int_regfile_writes              920372159                       # number of integer regfile writes
system.cpu0.ipc                              0.507021                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.507021                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205645      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            790663902     54.46%     54.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848530      0.82%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100474      0.14%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           478856575     32.98%     88.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          164087280     11.30%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1451762462                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     60                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                116                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               116                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3060376                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002108                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 536911     17.54%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2008482     65.63%     83.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               514978     16.83%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1450617133                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5325806570                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1419034685                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1594736123                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1450386179                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1451762462                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310148                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      138031187                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           265361                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           384                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31765810                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2418956025                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.600161                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.853602                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1402932731     58.00%     58.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          698517842     28.88%     86.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          224971208      9.30%     96.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           73634386      3.04%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15319754      0.63%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1390413      0.06%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1471450      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             406663      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             311578      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2418956025                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.559088                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19274499                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3490211                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           473749827                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          166944516                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1892                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2596659635                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10310947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              447889202                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845206045                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14850552                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               857361635                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              25228005                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                69079                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1814704239                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1488474509                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          980065875                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1018685070                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              38394925                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16138247                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             78729820                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               134859826                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1814704195                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        152051                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5832                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30962736                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5819                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3803783559                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2944452050                       # The number of ROB writes
system.cpu0.timesIdled                       22619773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.452326                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21149601                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            24463889                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2817248                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31095489                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1108565                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1137179                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           28614                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35847989                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48209                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099997                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2007301                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115631                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3870863                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17636475                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120046492                       # Number of instructions committed
system.cpu1.commit.committedOps             122146666                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    530596617                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.230206                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.966400                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    480758312     90.61%     90.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25018225      4.72%     95.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8864912      1.67%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6755310      1.27%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1743607      0.33%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       924433      0.17%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2057495      0.39%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       603460      0.11%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3870863      0.73%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    530596617                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797455                       # Number of function calls committed.
system.cpu1.commit.int_insts                116584131                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172980                       # Number of loads committed
system.cpu1.commit.membars                    4200114                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200114      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76655058     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272977     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018373      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122146666                       # Class of committed instruction
system.cpu1.commit.refs                      41291362                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120046492                       # Number of Instructions Simulated
system.cpu1.committedOps                    122146666                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.458667                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.458667                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            431839066                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               856576                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19924434                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146634133                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27478640                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 67550835                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2009071                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2201411                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5318541                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35847989                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 25822770                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    502744247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               484157                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     153727455                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5638036                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.066975                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          28632887                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22258166                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.287208                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         534196153                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.291706                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.710450                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               433771258     81.20%     81.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64038491     11.99%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21267167      3.98%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12216975      2.29%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2220490      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  368342      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  313201      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     217      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           534196153                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1051174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2108301                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30668682                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.250857                       # Inst execution rate
system.cpu1.iew.exec_refs                    45847804                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11581644                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              349524053                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34912893                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100701                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2055666                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12091900                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139735062                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34266160                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1996579                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134270764                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1930315                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             13477662                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2009071                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17796066                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       113460                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1254692                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        52063                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2331                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        20650                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4739913                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       973518                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2331                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       551375                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1556926                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78360248                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132638904                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.828485                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64920327                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.247809                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132729091                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170171608                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89416480                       # number of integer regfile writes
system.cpu1.ipc                              0.224282                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.224282                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200216      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85625858     62.84%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36871488     27.06%     92.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9569631      7.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136267343                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2852431                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020933                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 525839     18.43%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1872253     65.64%     84.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               454335     15.93%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134919542                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         809833585                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132638892                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157325272                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133434104                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136267343                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300958                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17588395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           250343                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           295                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7795024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    534196153                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.255089                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.730340                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          449403896     84.13%     84.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55716719     10.43%     94.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17086582      3.20%     97.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5934057      1.11%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3831321      0.72%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             827136      0.15%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             867753      0.16%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             321705      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             206984      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      534196153                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.254588                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13966246                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1494340                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34912893                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12091900                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       535247327                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2071706316                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              384626962                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81676879                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14152985                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30999614                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8047960                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               118191                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183659545                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144255427                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97165840                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 68207475                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              25627416                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2009071                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48328058                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15488961                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183659533                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24973                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               639                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28613272                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           637                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   666508674                       # The number of ROB reads
system.cpu1.rob.rob_writes                  283175212                       # The number of ROB writes
system.cpu1.timesIdled                          79714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         22347557                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             19512162                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            45129280                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             945491                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4389875                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23421442                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      46785663                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       326828                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        84051                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64919161                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6474136                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    129836561                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6558187                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19961460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4027081                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19336991                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              334                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            265                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3456527                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3456519                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19961460                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2994                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     70203631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               70203631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1756483840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1756483840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              545                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23421580                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23421580    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23421580                       # Request fanout histogram
system.membus.respLayer1.occupancy       119853709129                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         67313259295                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    859246083.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1113633827.952277                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       560000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2720800000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1298329814000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5155476500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    232829273                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       232829273                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    232829273                       # number of overall hits
system.cpu0.icache.overall_hits::total      232829273                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32169392                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32169392                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32169392                       # number of overall misses
system.cpu0.icache.overall_misses::total     32169392                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 438605061995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 438605061995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 438605061995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 438605061995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    264998665                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    264998665                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    264998665                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    264998665                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.121395                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.121395                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.121395                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.121395                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13634.235362                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13634.235362                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13634.235362                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13634.235362                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2729                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.480769                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29920349                       # number of writebacks
system.cpu0.icache.writebacks::total         29920349                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2249010                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2249010                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2249010                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2249010                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29920382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29920382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29920382                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29920382                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 387122672496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 387122672496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 387122672496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 387122672496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.112908                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.112908                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.112908                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.112908                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12938.426805                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12938.426805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12938.426805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12938.426805                       # average overall mshr miss latency
system.cpu0.icache.replacements              29920349                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    232829273                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      232829273                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32169392                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32169392                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 438605061995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 438605061995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    264998665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    264998665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.121395                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.121395                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13634.235362                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13634.235362                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2249010                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2249010                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29920382                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29920382                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 387122672496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 387122672496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.112908                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.112908                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12938.426805                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12938.426805                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          262748231                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29920349                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.781590                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        559917711                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       559917711                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    537499755                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       537499755                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    537499755                       # number of overall hits
system.cpu0.dcache.overall_hits::total      537499755                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     50652810                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      50652810                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     50652810                       # number of overall misses
system.cpu0.dcache.overall_misses::total     50652810                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2027239683901                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2027239683901                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2027239683901                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2027239683901                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    588152565                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    588152565                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    588152565                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    588152565                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.086122                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086122                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.086122                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086122                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40022.255111                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40022.255111                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40022.255111                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40022.255111                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16393765                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1359754                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           292071                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9980                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.129383                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   136.247896                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32278084                       # number of writebacks
system.cpu0.dcache.writebacks::total         32278084                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19283566                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19283566                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19283566                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19283566                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31369244                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31369244                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31369244                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31369244                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 746753198134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 746753198134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 746753198134                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 746753198134                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.053335                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053335                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.053335                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.053335                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23805.266016                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23805.266016                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23805.266016                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23805.266016                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32278084                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    397312574                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      397312574                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39658473                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39658473                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1280513624000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1280513624000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    436971047                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    436971047                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090758                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090758                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32288.525683                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32288.525683                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12025323                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12025323                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27633150                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27633150                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 567248008000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 567248008000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063238                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063238                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20527.808375                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20527.808375                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140187181                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140187181                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10994337                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10994337                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 746726059901                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 746726059901                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181518                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181518                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.072723                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.072723                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67919.153279                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67919.153279                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7258243                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7258243                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3736094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3736094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 179505190134                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 179505190134                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.024713                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024713                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 48046.218894                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48046.218894                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3030                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3030                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          904                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7389000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7389000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.229792                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.229792                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8173.672566                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8173.672566                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          891                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          891                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003305                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003305                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 72923.076923                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72923.076923                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3729                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3729                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       647000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       647000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037180                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037180                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4493.055556                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4493.055556                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       503000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       503000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037180                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037180                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3493.055556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3493.055556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190631                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190631                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909655                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909655                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92530080000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92530080000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100286                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100286                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433110                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433110                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101719.970758                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101719.970758                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909655                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909655                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91620425000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91620425000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433110                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433110                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100719.970758                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100719.970758                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999424                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          570976175                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32278664                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.688966                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999424                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1212800012                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1212800012                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29637625                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28803035                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               89380                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              405772                       # number of demand (read+write) hits
system.l2.demand_hits::total                 58935812                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29637625                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28803035                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              89380                       # number of overall hits
system.l2.overall_hits::.cpu1.data             405772                       # number of overall hits
system.l2.overall_hits::total                58935812                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            282757                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3472793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3606                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2203961                       # number of demand (read+write) misses
system.l2.demand_misses::total                5963117                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           282757                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3472793                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3606                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2203961                       # number of overall misses
system.l2.overall_misses::total               5963117                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  23254310888                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 385620190977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    389388486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 271558795266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     680822685617                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  23254310888                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 385620190977                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    389388486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 271558795266                       # number of overall miss cycles
system.l2.overall_miss_latency::total    680822685617                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29920382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32275828                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           92986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2609733                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64898929                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29920382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32275828                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          92986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2609733                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64898929                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.107597                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.038780                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.844516                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.091883                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.107597                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.038780                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.844516                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.091883                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82241.326963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111040.361743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 107983.495840                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123213.974869                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114172.283659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82241.326963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111040.361743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 107983.495840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123213.974869                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114172.283659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3258163                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     87731                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.138104                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  17378628                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4027081                       # number of writebacks
system.l2.writebacks::total                   4027081                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         337267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            103                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         181686                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              519154                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        337267                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           103                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        181686                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             519154                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       282659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3135526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2022275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5443963                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       282659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3135526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2022275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     18426654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23870617                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  20421032889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 327013385876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    348380986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 233931738656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 581714538407                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  20421032889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 327013385876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    348380986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 233931738656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1851737008760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2433451547167                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.097148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.037672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.774897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083884                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.097148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.037672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.774897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367812                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72246.179633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104292.991312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 99452.179846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115677.511049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106854.976495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72246.179633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104292.991312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 99452.179846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115677.511049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100492.309063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101943.387017                       # average overall mshr miss latency
system.l2.replacements                       29430813                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8584037                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8584037                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8584037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8584037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55996645                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55996645                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55996645                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55996645                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     18426654                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       18426654                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1851737008760                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1851737008760                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100492.309063                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100492.309063                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       272000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.852941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.703704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.786885                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7258.620690                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3236.842105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       585500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       378000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       963500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.852941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.703704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.786885                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20189.655172                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19894.736842                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20072.916667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       222500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       261500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20227.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20115.384615                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2374599                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           130030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2504629                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2268546                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1442519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3711065                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 236510514907                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 168269270600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  404779785507                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4643145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1572549                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6215694                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.488580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.917313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.597048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104256.433375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116649.604338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109073.752550                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       173306                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        86464                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           259770                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2095240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1356055                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3451295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 200598332336                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 145912959441                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 346511291777                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.451254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.862329                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.555255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95740.026124                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107601.062966                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100400.369072                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29637625                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         89380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29727005                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       282757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           286363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  23254310888                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    389388486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  23643699374                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29920382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        92986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30013368                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.038780                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82241.326963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 107983.495840                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82565.482880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          103                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           201                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       282659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       286162                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  20421032889                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    348380986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  20769413875                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.037672                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72246.179633                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 99452.179846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72579.216930                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26428436                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       275742                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26704178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1204247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       761442                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1965689                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 149109676070                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 103289524666                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 252399200736                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27632683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1037184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28669867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.043581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.734144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 123819.844326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 135649.891477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 128402.407876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       163961                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        95222                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       259183                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1040286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       666220                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1706506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 126415053540                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  88018779215                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 214433832755                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.642335                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059523                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 121519.518229                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 132116.687003                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 125656.653276                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          141                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           83                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               224                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1806                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1644                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            3450                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     19884345                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     16063864                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     35948209                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1947                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1727                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3674                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.927581                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.951940                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.939031                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11010.157807                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9771.206813                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10419.770725                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          254                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          204                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          458                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1552                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1440                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2992                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     31939864                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     29639389                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     61579253                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.797124                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.833816                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.814371                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20579.809278                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20582.909028                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20581.301136                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999938                       # Cycle average of tags in use
system.l2.tags.total_refs                   146934576                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  29431493                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.992427                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.377596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.411279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.404830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.058592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.497628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.250012                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.412150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.084551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.162575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.332031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1065298661                       # Number of tag accesses
system.l2.tags.data_accesses               1065298661                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      18090368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     201064128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        224192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     129569472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1149802496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1498750656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     18090368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       224192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18314560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    257733184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       257733184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         282662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3141627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2024523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     17965664                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23417979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4027081                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4027081                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13878460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        154251168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           171994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         99402328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    882098559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1149802508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13878460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       171994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14050454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      197726193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            197726193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      197726193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13878460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       154251168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          171994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        99402328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    882098559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1347528701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3739823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    282662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2839515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2003657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  17957205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006775322750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230296                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230296                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35044550                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3523495                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23417979                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4027081                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23417979                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4027081                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 331437                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                287258                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1329218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1335344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1485738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2454392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1358922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1564848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1358740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1345171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1335115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1331781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1434208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1354623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1356727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1339615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1335000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1367100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            230322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            230125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           242576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           246187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233705                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1206210448094                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               115432710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1639083110594                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52247.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70997.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19061392                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1738664                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23417979                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4027081                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2574668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2446033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1850991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1498835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1173411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1165928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1159168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1147226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1067853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  955737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1194864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3061077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1343367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 663839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 587537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 517306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 416399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 231386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  23373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 145157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 177775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 195459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 204892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 209405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 212393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 215882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 219066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 226297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 226634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 228501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 223002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 213945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 210551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 210232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  20625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  24504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  27105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  28059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  28456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  28680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  29082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  28775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  28515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  28290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  27659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  27016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  26950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  29457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  14157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     18                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6026277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    284.899653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.259514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.046942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2313932     38.40%     38.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1853894     30.76%     69.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       267123      4.43%     73.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       176025      2.92%     76.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       374183      6.21%     82.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       181701      3.02%     85.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       127972      2.12%     87.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        67628      1.12%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       663819     11.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6026277                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     100.247165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.348080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    917.689312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       230291    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::425984-442367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230296                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.239084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.733874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           205108     89.06%     89.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3294      1.43%     90.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16119      7.00%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4258      1.85%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1035      0.45%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              345      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              100      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230296                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1477538688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                21211968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239346944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1498750656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            257733184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1133.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1149.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    197.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1303485267500                       # Total gap between requests
system.mem_ctrls.avgGap                      47494.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     18090368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    181728960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       224192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    128234048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1149261120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239346944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13878459.643423186615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 139417729.777595818043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 171994.269236442895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 98377825.154291599989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 881683229.090493440628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183620747.962709754705                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       282662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3141627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2024523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     17965664                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4027081                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8801423414                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 199401380991                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    200866686                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 149735392080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1280944047423                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31856396404667                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31137.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63470.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     57341.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73960.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71299.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7910542.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21053910780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11190407580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         77498766660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9840681360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102895653120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     281733174390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     263289362880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       767501956770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        588.807532                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 680781492908                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43526080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 579177717592                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21973742700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11679313635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         87339143220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9681053760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102895653120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     457668111270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     115133626560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       806370644265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        618.626578                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 293694421450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43526080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 966264789050                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12182749641.176470                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60441830744.521759                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       109500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 491695255500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   267951571000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1035533719500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     25722899                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25722899                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     25722899                       # number of overall hits
system.cpu1.icache.overall_hits::total       25722899                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        99871                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         99871                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        99871                       # number of overall misses
system.cpu1.icache.overall_misses::total        99871                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1703413500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1703413500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1703413500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1703413500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     25822770                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25822770                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     25822770                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25822770                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003868                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003868                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003868                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003868                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17056.137417                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17056.137417                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17056.137417                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17056.137417                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          179                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        92954                       # number of writebacks
system.cpu1.icache.writebacks::total            92954                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6885                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6885                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6885                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6885                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        92986                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        92986                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        92986                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        92986                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1537598500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1537598500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1537598500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1537598500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003601                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003601                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003601                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003601                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16535.806465                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16535.806465                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16535.806465                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16535.806465                       # average overall mshr miss latency
system.cpu1.icache.replacements                 92954                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     25722899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25722899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        99871                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        99871                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1703413500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1703413500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     25822770                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25822770                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003868                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003868                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17056.137417                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17056.137417                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6885                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6885                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        92986                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        92986                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1537598500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1537598500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16535.806465                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16535.806465                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991919                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           25380173                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            92954                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           273.040138                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        327964000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991919                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999747                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999747                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         51738526                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        51738526                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32707230                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32707230                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32707230                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32707230                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8831970                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8831970                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8831970                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8831970                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1036603633366                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1036603633366                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1036603633366                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1036603633366                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41539200                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41539200                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41539200                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41539200                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.212618                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.212618                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.212618                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.212618                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 117369.469480                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 117369.469480                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 117369.469480                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 117369.469480                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8475130                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1207705                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           118603                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9154                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.457973                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   131.931942                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2611412                       # number of writebacks
system.cpu1.dcache.writebacks::total          2611412                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6991362                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6991362                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6991362                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6991362                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1840608                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1840608                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1840608                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1840608                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 203008408433                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 203008408433                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 203008408433                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 203008408433                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044310                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044310                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044310                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044310                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110294.211713                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110294.211713                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110294.211713                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110294.211713                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2611412                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27555407                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27555407                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4965858                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4965858                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 549725938500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 549725938500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32521265                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32521265                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152696                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152696                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 110701.099085                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110701.099085                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3928175                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3928175                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1037683                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1037683                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 108566462000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 108566462000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031908                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031908                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104623.918865                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104623.918865                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5151823                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5151823                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3866112                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3866112                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 486877694866                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 486877694866                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9017935                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9017935                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.428714                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.428714                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 125934.710341                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 125934.710341                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3063187                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3063187                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       802925                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       802925                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  94441946433                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  94441946433                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089036                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089036                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 117622.376228                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 117622.376228                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6468500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6468500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334021                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334021                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39929.012346                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39929.012346                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2704500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2704500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103093                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103093                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        54090                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        54090                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       821000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       821000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.277405                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.277405                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6620.967742                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6620.967742                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       698000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       698000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.275168                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.275168                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5674.796748                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5674.796748                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328189                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328189                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771808                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771808                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  79109981000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  79109981000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367528                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367528                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 102499.560772                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 102499.560772                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771808                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771808                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  78338173000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  78338173000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367528                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367528                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 101499.560772                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 101499.560772                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.517916                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36646379                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2612307                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.028358                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        327975500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.517916                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.953685                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.953685                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89892594                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89892594                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1303485290500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          58684249                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12611118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     56318762                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        25403732                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         31971589                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            613                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6216476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6216476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30013368                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28670882                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3674                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3674                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89761112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96834962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       278926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7835507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             194710507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3829806720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4131451008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11900160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334153728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8307311616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        61404753                       # Total snoops (count)
system.tol2bus.snoopTraffic                 257849280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        126321428                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055190                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.231295                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              119434880     94.55%     94.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6801680      5.38%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  84576      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    292      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          126321428                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       129835038358                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48419948137                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44906035969                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3918215868                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         139586284                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            25518                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1386509429000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 640376                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707348                       # Number of bytes of host memory used
host_op_rate                                   642180                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2402.81                       # Real time elapsed on the host
host_tick_rate                               34552904                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538703431                       # Number of instructions simulated
sim_ops                                    1543037677                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083024                       # Number of seconds simulated
sim_ticks                                 83024138500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.628176                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               29840697                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29952066                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3506404                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         36872514                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             22910                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          40656                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17746                       # Number of indirect misses.
system.cpu0.branchPred.lookups               37011299                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6316                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1996                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3463711                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14219842                       # Number of branches committed
system.cpu0.commit.bw_lim_events               603811                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         127369                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       48705155                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51811932                       # Number of instructions committed
system.cpu0.commit.committedOps              51873271                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    150063674                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.345675                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.927393                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    119914240     79.91%     79.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19719385     13.14%     93.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5927470      3.95%     97.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1533786      1.02%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1239849      0.83%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       867611      0.58%     99.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       233005      0.16%     99.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        24517      0.02%     99.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       603811      0.40%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    150063674                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41670                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51756801                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10952916                       # Number of loads committed
system.cpu0.commit.membars                      92133                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        92556      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35686912     68.80%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4395      0.01%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10954512     21.12%     90.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5131465      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51873271                       # Class of committed instruction
system.cpu0.commit.refs                      16086599                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51811932                       # Number of Instructions Simulated
system.cpu0.committedOps                     51873271                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.183912                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.183912                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             59621282                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                43456                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26363932                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             112029679                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12978492                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81112034                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3464919                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                95669                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1311679                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   37011299                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8866474                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    144284508                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                69958                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          422                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     126763808                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 299                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          590                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7015414                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.224359                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10694880                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29863607                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.768430                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         158488406                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.802172                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.767257                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                58597137     36.97%     36.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                77676965     49.01%     85.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17972294     11.34%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3967934      2.50%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   74550      0.05%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   15350      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  111721      0.07%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15313      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   57142      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           158488406                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1881                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1349                       # number of floating regfile writes
system.cpu0.idleCycles                        6476223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3970377                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                24128026                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.532277                       # Inst execution rate
system.cpu0.iew.exec_refs                    28977442                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8560600                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               42121802                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             20670105                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             71316                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2256425                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10731397                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          100525438                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             20416842                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2547047                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             87806867                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                109949                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3814447                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3464919                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4109866                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        58725                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            6619                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          333                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      9717189                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5597714                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           333                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1755377                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2215000                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 45102566                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83092021                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.747854                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 33730155                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.503696                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      85116042                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               128584956                       # number of integer regfile reads
system.cpu0.int_regfile_writes               52393013                       # number of integer regfile writes
system.cpu0.ipc                              0.314079                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.314079                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            93581      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             60552640     67.02%     67.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5520      0.01%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1384      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                850      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               226      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            20672022     22.88%     90.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9026567      9.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            419      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           266      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              90353914                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2270                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4502                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2182                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2393                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     526685                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005829                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 463844     88.07%     88.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.01%     88.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     86      0.02%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     88.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 36924      7.01%     95.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25729      4.89%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               48      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              90784748                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         340052270                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83089839                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        149175518                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 100304394                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 90353914                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             221044                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       48652169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           333853                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         93675                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     24251202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    158488406                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.570098                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.900342                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           95899221     60.51%     60.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           44905598     28.33%     88.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           12075490      7.62%     96.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2732818      1.72%     98.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2001604      1.26%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             301666      0.19%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             441948      0.28%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             108040      0.07%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              22021      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      158488406                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.547717                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           105501                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            8448                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            20670105                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10731397                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3163                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       164964629                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1083652                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               48797284                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32482915                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                764554                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16523151                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               2177174                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                49012                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            160589403                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             107104973                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           64634709                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 78047082                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                920798                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3464919                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              4651714                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32151798                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1953                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       160587450                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       7004256                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             69760                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3191680                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         69959                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   250026693                       # The number of ROB reads
system.cpu0.rob.rob_writes                  209582654                       # The number of ROB writes
system.cpu0.timesIdled                          75849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  928                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.702733                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               28287144                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            28371483                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2542918                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31861455                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             17951                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21232                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3281                       # Number of indirect misses.
system.cpu1.branchPred.lookups               31963555                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          843                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1569                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2518049                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14058411                       # Number of branches committed
system.cpu1.commit.bw_lim_events               954874                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         141556                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       40381191                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50283448                       # Number of instructions committed
system.cpu1.commit.committedOps              50352603                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    138792466                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.362791                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.024812                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    111434345     80.29%     80.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17995974     12.97%     93.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4352486      3.14%     96.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1928249      1.39%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       690977      0.50%     98.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1183207      0.85%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       218503      0.16%     99.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        33851      0.02%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       954874      0.69%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    138792466                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11232                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50232435                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10812228                       # Number of loads committed
system.cpu1.commit.membars                     103900                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       103900      0.21%      0.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35209995     69.93%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10813797     21.48%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4224491      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50352603                       # Class of committed instruction
system.cpu1.commit.refs                      15038288                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50283448                       # Number of Instructions Simulated
system.cpu1.committedOps                     50352603                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.923939                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.923939                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             58162733                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                25118                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25277666                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              99617156                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12020314                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 71715293                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2518547                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                49680                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1150301                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   31963555                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10593409                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    131935290                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                68033                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     111535236                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5086832                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.217401                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11088482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          28305095                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.758610                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         145567188                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.767580                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.750253                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                57231058     39.32%     39.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                68079247     46.77%     86.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17653868     12.13%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2444471      1.68%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   51515      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    7625      0.01%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    5043      0.00%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   15226      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   79135      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           145567188                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1458529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2883774                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22348192                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.548389                       # Inst execution rate
system.cpu1.iew.exec_refs                    25840692                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6961273                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               40788015                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19009209                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             60740                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1505050                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8234526                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           90680607                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             18879419                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1932449                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             80627263                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                112899                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3603940                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2518547                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3876245                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        56507                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             179                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8196981                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4008466                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1024563                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1859211                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42419089                       # num instructions consuming a value
system.cpu1.iew.wb_count                     76961241                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740986                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31431949                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.523454                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      78490116                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               118020303                       # number of integer regfile reads
system.cpu1.int_regfile_writes               49124488                       # number of integer regfile writes
system.cpu1.ipc                              0.342004                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.342004                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           104393      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             56238791     68.12%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 411      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19089111     23.12%     91.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            7126726      8.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              82559712                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     596147                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007221                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 550357     92.32%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     92.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 44194      7.41%     99.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1596      0.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              83051466                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         311570195                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     76961241                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        131008618                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  90470706                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 82559712                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             209901                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       40328004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           287436                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         68345                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18690327                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    145567188                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.567159                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.928539                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           89653509     61.59%     61.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           39689296     27.27%     88.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10819300      7.43%     96.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2164187      1.49%     97.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2310078      1.59%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             244239      0.17%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             550489      0.38%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             113906      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              22184      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      145567188                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.561532                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           103943                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8854                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19009209                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8234526                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    493                       # number of misc regfile reads
system.cpu1.numCycles                       147025717                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18937456                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               46234630                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32007512                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                517172                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14625486                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3274688                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                36999                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            142652083                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              95646990                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           59518456                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 69578358                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                412786                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2518547                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              4928853                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                27510944                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       142652083                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7681314                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             64923                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2707854                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         65111                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   228569280                       # The number of ROB reads
system.cpu1.rob.rob_writes                  188242940                       # The number of ROB writes
system.cpu1.timesIdled                          15497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10351847                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              8482600                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            19729232                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             112660                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3307793                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8457135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16887243                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        38305                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        29320                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2127362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1775105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4260536                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1804425                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8112057                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       927131                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7503073                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1821                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1426                       # Transaction distribution
system.membus.trans_dist::ReadExReq            340965                       # Transaction distribution
system.membus.trans_dist::ReadExResp           340940                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8112057                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           770                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25340240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25340240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    600328192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               600328192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2701                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8457039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8457039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8457039                       # Request fanout histogram
system.membus.respLayer1.occupancy        42996173517                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             51.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22340360583                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    83024138500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    83024138500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 74                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           37                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14644445.945946                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   20777220.120972                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           37    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     78618000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             37                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    82482294000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    541844500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8789650                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8789650                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8789650                       # number of overall hits
system.cpu0.icache.overall_hits::total        8789650                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76823                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76823                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76823                       # number of overall misses
system.cpu0.icache.overall_misses::total        76823                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5036578497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5036578497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5036578497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5036578497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8866473                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8866473                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8866473                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8866473                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008664                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008664                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008664                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008664                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65560.815081                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65560.815081                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65560.815081                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65560.815081                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11396                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              171                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.643275                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71367                       # number of writebacks
system.cpu0.icache.writebacks::total            71367                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5456                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5456                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5456                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5456                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71367                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71367                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71367                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71367                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4680158997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4680158997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4680158997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4680158997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008049                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008049                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008049                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008049                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65578.754845                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65578.754845                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65578.754845                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65578.754845                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71367                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8789650                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8789650                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76823                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76823                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5036578497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5036578497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8866473                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8866473                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008664                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008664                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65560.815081                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65560.815081                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5456                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5456                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71367                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71367                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4680158997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4680158997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008049                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008049                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65578.754845                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65578.754845                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8862440                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71399                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           124.125548                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17804313                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17804313                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     15478493                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15478493                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     15478493                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15478493                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9755889                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9755889                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9755889                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9755889                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 934084177186                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 934084177186                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 934084177186                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 934084177186                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     25234382                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25234382                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     25234382                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25234382                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.386611                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.386611                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.386611                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.386611                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 95745.674965                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95745.674965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 95745.674965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95745.674965                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3860353                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       784900                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            61664                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8007                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.603026                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.026727                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1043029                       # number of writebacks
system.cpu0.dcache.writebacks::total          1043029                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8710886                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8710886                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8710886                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8710886                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1045003                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1045003                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1045003                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1045003                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 106730531473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 106730531473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 106730531473                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 106730531473                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041412                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041412                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041412                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041412                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 102134.186670                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102134.186670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 102134.186670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102134.186670                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1043029                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12924360                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12924360                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      7210223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7210223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 686914307000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 686914307000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20134583                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20134583                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.358101                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.358101                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 95269.495410                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95269.495410                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6421487                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6421487                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       788736                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       788736                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  78270556500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  78270556500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99235.430486                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99235.430486                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2554133                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2554133                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2545666                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2545666                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 247169870186                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 247169870186                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5099799                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5099799                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.499170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.499170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 97094.383233                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97094.383233                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2289399                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2289399                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256267                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256267                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  28459974973                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  28459974973                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050250                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050250                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 111055.949354                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 111055.949354                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31694                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31694                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          587                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          587                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     22563500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     22563500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        32281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.018184                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018184                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38438.671210                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38438.671210                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          523                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          523                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           64                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1544000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1544000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001983                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001983                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        24125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        31028                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        31028                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          859                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          859                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9373000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9373000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        31887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        31887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026939                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026939                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10911.525029                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10911.525029                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          859                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          859                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8514000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8514000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026939                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026939                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9911.525029                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9911.525029                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1366                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1366                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          630                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          630                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10197500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10197500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1996                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1996                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.315631                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.315631                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16186.507937                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16186.507937                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          630                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          630                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9567500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9567500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.315631                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.315631                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15186.507937                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15186.507937                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.976017                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16589700                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1044646                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.880691                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.976017                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999251                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999251                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         51645706                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        51645706                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22070                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              165106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4147                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              161928                       # number of demand (read+write) hits
system.l2.demand_hits::total                   353251                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22070                       # number of overall hits
system.l2.overall_hits::.cpu0.data             165106                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4147                       # number of overall hits
system.l2.overall_hits::.cpu1.data             161928                       # number of overall hits
system.l2.overall_hits::total                  353251                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             49296                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            874188                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10707                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            831758                       # number of demand (read+write) misses
system.l2.demand_misses::total                1765949                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            49296                       # number of overall misses
system.l2.overall_misses::.cpu0.data           874188                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10707                       # number of overall misses
system.l2.overall_misses::.cpu1.data           831758                       # number of overall misses
system.l2.overall_misses::total               1765949                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4329048999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 102949162566                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    978397498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  99629694140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     207886303203                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4329048999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 102949162566                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    978397498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  99629694140                       # number of overall miss cycles
system.l2.overall_miss_latency::total    207886303203                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71366                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1039294                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14854                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          993686                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2119200                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71366                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1039294                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14854                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         993686                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2119200                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.690749                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.841136                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.720816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.837043                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.833309                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.690749                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.841136                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.720816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.837043                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833309                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87817.449671                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 117765.472148                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91379.237695                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119782.068991                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117719.313074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87817.449671                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 117765.472148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91379.237695                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119782.068991                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117719.313074                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2018510                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     32563                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      61.987839                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6815948                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              927130                       # number of writebacks
system.l2.writebacks::total                    927130                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            409                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         228872                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            236                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         216563                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              446080                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           409                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        228872                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           236                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        216563                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             446080                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       645316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       615195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1319869                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       645316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       615195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7156667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8476536                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3815367004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  79991645033                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    861884503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  77425667112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 162094563652                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3815367004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  79991645033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    861884503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  77425667112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 793714064765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 955808628417                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.685018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.620918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.704928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.619104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.622815                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.685018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.620918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.704928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.619104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      3.999875                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78044.613169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 123957.324835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82311.575112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 125855.488279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 122811.099929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78044.613169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 123957.324835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82311.575112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 125855.488279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 110905.546502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112759.342781                       # average overall mshr miss latency
system.l2.replacements                       10200992                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       933469                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           933469                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       933470                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       933470                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1156919                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156919                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1156919                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156919                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7156667                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7156667                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 793714064765                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 793714064765                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 110905.546502                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 110905.546502                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              75                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   98                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           128                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           181                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                309                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       841500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       434000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1275500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          256                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              407                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.847682                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.707031                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.759214                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6574.218750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2397.790055                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4127.831715                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          128                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          180                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           308                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2577500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3586500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6164000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.847682                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.703125                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.756757                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20136.718750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19925                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20012.987013                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          198                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              244                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       161000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       190500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          219                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            302                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.904110                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.554217                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.807947                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   813.131313                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   641.304348                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   780.737705                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          196                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          242                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3949500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       914000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4863500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.894977                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.554217                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.801325                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20150.510204                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19869.565217                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20097.107438                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            34316                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            24683                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 58999                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         218208                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         195982                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              414190                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  27589838300                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  25657716306                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   53247554606                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       252524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            473189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.864108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.888143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.875316                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 126438.252951                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 130918.738996                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128558.281480                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        41701                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        32311                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            74012                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       176507                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       163671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         340178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  23059769388                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  21828702913                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  44888472301                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.698971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.741717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.718905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 130645.070099                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 133369.399057                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 131955.835771                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22070                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        49296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10707                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            60003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4329048999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    978397498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5307446497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71366                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.690749                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.720816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.695929                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87817.449671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91379.237695                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88453.018966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          409                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          236                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           645                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10471                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        59358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3815367004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    861884503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4677251507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.685018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.704928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.688448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78044.613169                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82311.575112                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78797.323141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       130790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       137245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            268035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       655980                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       635776                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1291756                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  75359324266                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  73971977834                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 149331302100                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       786770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       773021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1559791                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.833763                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.822456                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.828160                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 114880.521153                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116349.119555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115603.335382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       187171                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       184252                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       371423                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       468809                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       451524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       920333                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  56931875645                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55596964199                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 112528839844                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.595865                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.584103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.590036                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 121439.382872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 123131.802958                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 122269.700037                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1711                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           34                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1745                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1340                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          100                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1440                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     43594000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       703500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     44297500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3051                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          134                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3185                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.439200                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.746269                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.452119                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32532.835821                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data         7035                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30762.152778                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          676                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          683                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          664                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           93                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          757                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     13008987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1818500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14827487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.217634                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.694030                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.237677                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19591.847892                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19553.763441                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19587.169089                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998658                       # Cycle average of tags in use
system.l2.tags.total_refs                    10898762                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10203471                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.068143                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.583086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.083231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.353923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.305364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    57.645804                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.087236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.005530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.900716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999979                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43911279                       # Number of tag accesses
system.l2.tags.data_accesses                 43911279                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3128896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      41404800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        670144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      39457088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    456330880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          540991808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3128896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       670144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3799040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59336384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59336384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         646950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         616517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7130170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8452997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       927131                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             927131                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         37686582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        498707975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8071677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        475248388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5496363928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6516078550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     37686582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8071677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45758259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      714688343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            714688343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      714688343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        37686582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       498707975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8071677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       475248388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5496363928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7230766893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    924163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    641524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    613864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7127160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000084051250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        55546                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        55546                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10406317                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             875950                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8452997                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     927131                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8452997                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   927131                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11089                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2968                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            526525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            539246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            520644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            511395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            542266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            540639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            534349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            518596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            527267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            519201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           545273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           530022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           522915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           514979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           521737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           526854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             56047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56677                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 515439852883                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                42209540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            673725627883                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     61057.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                79807.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7544914                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  831713                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8452997                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               927131                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  254722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  280442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  278651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  286024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  291016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  299279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  306732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  310875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  309864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  311631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 627740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2355146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1158389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 370691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 333969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 295012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 230935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 114835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  18706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  42662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  44664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  46504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  50087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  50820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  51010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  52189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       989439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    605.823251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   414.668772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.335480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       117146     11.84%     11.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       192450     19.45%     31.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46444      4.69%     35.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40210      4.06%     40.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60122      6.08%     46.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        86849      8.78%     54.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        51356      5.19%     60.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11114      1.12%     61.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       383748     38.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       989439                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        55546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     151.978918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    101.428617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    140.624556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           6371     11.47%     11.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          9983     17.97%     29.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         11967     21.54%     50.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         6072     10.93%     61.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         3277      5.90%     67.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         2541      4.57%     72.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2161      3.89%     76.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1893      3.41%     79.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1885      3.39%     83.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1766      3.18%     86.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1608      2.89%     89.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1348      2.43%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1036      1.87%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          746      1.34%     94.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          656      1.18%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          569      1.02%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          443      0.80%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          358      0.64%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607          271      0.49%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639          189      0.34%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671          129      0.23%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           90      0.16%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           52      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           50      0.09%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799           39      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831           24      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863           16      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         55546                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        55546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.637850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.580568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.477109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44473     80.07%     80.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1026      1.85%     81.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3480      6.27%     88.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2796      5.03%     93.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1799      3.24%     96.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              964      1.74%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              487      0.88%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              253      0.46%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              145      0.26%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               76      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               27      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               12      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         55546                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              540282112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  709696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59146624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               540991808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59336384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6507.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       712.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6516.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    714.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        56.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    50.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83024085000                       # Total gap between requests
system.mem_ctrls.avgGap                       8851.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3128896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     41057536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       670144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     39287296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    456138240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59146624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 37686581.957125641406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 494525287.967908263206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8071676.648592987098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 473203296.171510398388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5494043638.887021064758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 712402742.968540430069                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48889                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       646950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       616517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7130170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       927131                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1789092838                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  53083326858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    426774820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  51758792290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 566667641077                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2410415251212                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36595.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     82051.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40757.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     83953.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     79474.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2599864.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3485512380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1852586175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30046890720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2425739220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6553906320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35567452230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1929730560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        81861817605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        986.000205                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4398695221                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2772380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  75853063279                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3579139200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1902334830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30228332400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2398407300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6553906320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34333366320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2968960800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        81964447170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        987.236347                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6746045700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2772380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73505712800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                662                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          332                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    28648932.228916                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   57671643.187447                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    354414500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            332                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    73512693000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9511445500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10577756                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10577756                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10577756                       # number of overall hits
system.cpu1.icache.overall_hits::total       10577756                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15653                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15653                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15653                       # number of overall misses
system.cpu1.icache.overall_misses::total        15653                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1117703500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1117703500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1117703500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1117703500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10593409                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10593409                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10593409                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10593409                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001478                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001478                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001478                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001478                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71405.066122                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71405.066122                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71405.066122                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71405.066122                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          205                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14854                       # number of writebacks
system.cpu1.icache.writebacks::total            14854                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          799                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          799                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          799                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          799                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14854                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14854                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14854                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14854                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1047555500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1047555500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1047555500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1047555500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001402                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001402                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001402                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001402                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70523.461694                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70523.461694                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70523.461694                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70523.461694                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14854                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10577756                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10577756                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15653                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15653                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1117703500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1117703500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10593409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10593409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001478                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001478                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71405.066122                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71405.066122                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          799                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          799                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14854                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14854                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1047555500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1047555500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001402                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001402                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70523.461694                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70523.461694                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11028322                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14886                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           740.851941                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21201672                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21201672                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13186258                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13186258                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13186258                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13186258                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9552366                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9552366                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9552366                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9552366                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 930232686065                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 930232686065                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 930232686065                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 930232686065                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22738624                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22738624                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22738624                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22738624                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.420094                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.420094                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.420094                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.420094                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97382.437614                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97382.437614                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97382.437614                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97382.437614                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3294232                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1489472                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            45649                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          15435                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.164385                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    96.499644                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       993191                       # number of writebacks
system.cpu1.dcache.writebacks::total           993191                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8556769                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8556769                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8556769                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8556769                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       995597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       995597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       995597                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       995597                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103198879444                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103198879444                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103198879444                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103198879444                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043784                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043784                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043784                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043784                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103655.273614                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103655.273614                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103655.273614                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103655.273614                       # average overall mshr miss latency
system.cpu1.dcache.replacements                993191                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11350181                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11350181                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7199546                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7199546                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 690505893000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 690505893000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18549727                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18549727                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.388121                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.388121                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 95909.643886                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95909.643886                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6425162                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6425162                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       774384                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       774384                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  76914519500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  76914519500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.041746                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.041746                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99323.487443                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99323.487443                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1836077                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1836077                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2352820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2352820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 239726793065                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 239726793065                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4188897                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4188897                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.561680                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.561680                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101889.134343                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101889.134343                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2131607                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2131607                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221213                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221213                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  26284359944                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  26284359944                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052809                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052809                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 118819.237314                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 118819.237314                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          400                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          400                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26565500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26565500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        35711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011201                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011201                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 66413.750000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 66413.750000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          180                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          180                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          220                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          220                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13375500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13375500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006161                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006161                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 60797.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60797.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        34956                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        34956                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          628                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          628                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      4190000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4190000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35584                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35584                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.017648                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.017648                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6671.974522                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6671.974522                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          628                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          628                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3564000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3564000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.017648                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.017648                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5675.159236                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5675.159236                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        13000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        13000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        11000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        11000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          939                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            939                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          630                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          630                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      6746000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      6746000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1569                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1569                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.401530                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.401530                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10707.936508                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10707.936508                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          630                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          630                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6116000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6116000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.401530                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.401530                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9707.936508                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9707.936508                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.786281                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14256945                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           995670                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.318946                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.786281                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993321                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993321                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46618617                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46618617                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83024138500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1649625                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1860600                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1188971                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9273862                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12452742                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1900                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1485                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3385                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           473664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          473664                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86220                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1563404                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3185                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3185                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       214100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3132303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2984431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6375396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9134976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133268672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1901312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127160128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271465088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22660500                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59598080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24790597                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075645                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.268865                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               22944624     92.55%     92.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1816653      7.33%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  29320      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24790597                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4256753395                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1565288111                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         107105390                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1494397303                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22377307                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
