
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -134 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/pa.fromNetlist.tcl
# create_project -name cpu -dir "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/planAhead_run_1" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "cpu_top.ucf" [current_fileset -constrset]
Adding file '/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.ucf' to fileset 'constrs_1'
# add_files [list {cpu_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
WARNING: zh_CN:zh is not supported as a language.  Using usenglish.
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design cpu_top.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file cpu_top.edif ...
ngc2edif: Total memory usage is 103656 kilobytes

Parsing EDIF File [./planAhead_run_1/cpu.data/cache/cpu_top_ngc_f162ebd3.edif]
Finished Parsing EDIF File [./planAhead_run_1/cpu.data/cache/cpu_top_ngc_f162ebd3.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.ucf]
Finished Parsing UCF File [/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: a1cd2a9a
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2826.594 ; gain = 97.832
startgroup
set_property package_pin D10 [get_ports {port_led[15]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {port_led[14]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {port_led[13]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {port_led[12]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {port_led[11]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {port_led[10]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {port_led[9]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {port_led[8]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {port_led[7]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {port_led[6]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {port_led[5]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {port_led[4]}]
endgroup
startgroup
set_property package_pin B13 [get_ports {port_led[3]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {port_led[2]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {port_led[1]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {port_led[0]}]
endgroup
startgroup
set_property package_pin H17 [get_ports {port_mem1_addr[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {port_mem1_addr[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {port_mem1_addr[15]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {port_mem1_addr[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {port_mem1_addr[13]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {port_mem1_addr[12]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {port_mem1_addr[11]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {port_mem1_addr[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {port_mem1_addr[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {port_mem1_addr[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {port_mem1_addr[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {port_mem1_addr[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {port_mem1_addr[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {port_mem1_addr[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {port_mem1_addr[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {port_mem1_addr[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {port_mem1_addr[1]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {port_mem1_addr[0]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {port_mem1_data[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {port_mem1_data[14]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {port_mem1_data[13]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {port_mem1_data[12]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {port_mem1_data[11]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {port_mem1_data[10]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {port_mem1_data[9]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {port_mem1_data[8]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {port_mem1_data[7]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {port_mem1_data[6]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {port_mem1_data[5]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {port_mem1_data[4]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {port_mem1_data[3]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {port_mem1_data[2]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {port_mem1_data[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {port_mem1_data[0]}]
endgroup
startgroup
set_property package_pin B9 [get_ports port_clk_50]
endgroup
startgroup
set_property package_pin M15 [get_ports port_mem1_en]
endgroup
startgroup
set_property package_pin M16 [get_ports port_mem1_oe]
endgroup
startgroup
set_property package_pin M18 [get_ports port_mem1_we]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun May 14 21:11:04 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
