
---------- Begin Simulation Statistics ----------
final_tick                                 7547948500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115310                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885024                       # Number of bytes of host memory used
host_op_rate                                   118934                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    86.72                       # Real time elapsed on the host
host_tick_rate                               87035055                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10314289                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007548                       # Number of seconds simulated
sim_ticks                                  7547948500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.855745                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  710905                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               711932                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            381377                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 82                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             261                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              179                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1403088                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  505457                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           94                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    614730                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   614466                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4815                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     864158                       # Number of branches committed
system.cpu.commit.bw_lim_events                649111                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5161307                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10003896                       # Number of instructions committed
system.cpu.commit.committedOps               10318185                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     14378223                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.717626                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.818556                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10678272     74.27%     74.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2048308     14.25%     88.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       536575      3.73%     92.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       114861      0.80%     93.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       203299      1.41%     94.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        69959      0.49%     94.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        48601      0.34%     95.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        29237      0.20%     95.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       649111      4.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14378223                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               309623                       # Number of function calls committed.
system.cpu.commit.int_insts                  10148299                       # Number of committed integer instructions.
system.cpu.commit.loads                       1601695                       # Number of loads committed
system.cpu.commit.membars                         142                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          5154710     49.96%     49.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1623084     15.73%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           618291      5.99%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              83      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             138      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             140      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            103      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1601695     15.52%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1319906     12.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10318185                       # Class of committed instruction
system.cpu.commit.refs                        2921601                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1073                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10314289                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.509590                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.509590                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              11180054                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   303                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               699117                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               17480716                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1182820                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2107604                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  43530                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1016                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                529341                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1403088                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2157944                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      12777675                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 22115                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       17666779                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   87662                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.092945                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2221843                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1216444                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.170303                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           15043349                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.211371                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.564498                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11616179     77.22%     77.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   320208      2.13%     79.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   552369      3.67%     83.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   219280      1.46%     84.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   204597      1.36%     85.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   360980      2.40%     88.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   279331      1.86%     90.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    82225      0.55%     90.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1408180      9.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15043349                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           52549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4905                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1294489                       # Number of branches executed
system.cpu.iew.exec_nop                          3934                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.004971                       # Inst execution rate
system.cpu.iew.exec_refs                      4728392                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1976783                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3050626                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2768267                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                215                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               254                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2259609                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            17016829                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2751609                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             82082                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              15170936                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 214703                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                907639                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  43530                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1150911                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              289                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          103                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1166552                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       939684                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          744                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4161                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  16227478                       # num instructions consuming a value
system.cpu.iew.wb_count                      14505750                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.646363                       # average fanout of values written-back
system.cpu.iew.wb_producers                  10488835                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.960907                       # insts written-back per cycle
system.cpu.iew.wb_sent                       15162131                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 22638990                       # number of integer regfile reads
system.cpu.int_regfile_writes                12630042                       # number of integer regfile writes
system.cpu.ipc                               0.662432                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.662432                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                36      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7768337     50.93%     50.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2047638     13.42%     64.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                695676      4.56%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   88      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  145      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  144      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 107      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2763915     18.12%     87.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1976935     12.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15253021                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    12072328                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.791471                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   73301      0.61%      0.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                6285215     52.06%     52.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                 5520193     45.73%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 115966      0.96%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 77649      0.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               27324034                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           57889906                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     14504626                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          23709842                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   17012680                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  15253021                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 215                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6698470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            270677                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5146187                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15043349                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.013938                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.618411                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8853421     58.85%     58.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2238965     14.88%     73.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1801743     11.98%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              786549      5.23%     90.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              517592      3.44%     94.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              380519      2.53%     96.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              197307      1.31%     98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              243906      1.62%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23347      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15043349                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.010408                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1279                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2487                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1124                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1555                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               257                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               69                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2768267                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2259609                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9193204                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    569                       # number of misc regfile writes
system.cpu.numCycles                         15095898                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 4566803                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9092211                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1299939                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1285359                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              27396185                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               17223687                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15048663                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2476192                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                5869412                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  43530                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               6659750                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  5956332                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         26647095                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          11715                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                351                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1941136                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            217                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1662                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     28705621                       # The number of ROB reads
system.cpu.rob.rob_writes                    31624257                       # The number of ROB writes
system.cpu.timesIdled                            1494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1367                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     590                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       146444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        301907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       156651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       313682                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              5                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                748                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       146401                       # Transaction distribution
system.membus.trans_dist::CleanEvict               43                       # Transaction distribution
system.membus.trans_dist::ReadExReq            154707                       # Transaction distribution
system.membus.trans_dist::ReadExResp           154705                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           748                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             8                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       457360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 457360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19318656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19318656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            155463                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  155463    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              155463                       # Request fanout histogram
system.membus.reqLayer0.occupancy           898780000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          811755500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7547948500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2315                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       300931                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2113                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           154708                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          154706                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2177                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          138                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       464244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                470711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       274560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19799936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20074496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          146449                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9369664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           303480                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000020                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004446                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 303474    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             303480                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          313484000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         232270998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3265500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7547948500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1567                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1568                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1567                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                    1568                       # number of overall hits
system.l2.demand_misses::.cpu.inst                610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             154845                       # number of demand (read+write) misses
system.l2.demand_misses::total                 155455                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               610                       # number of overall misses
system.l2.overall_misses::.cpu.data            154845                       # number of overall misses
system.l2.overall_misses::total                155455                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48444500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13246425500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13294870000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48444500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13246425500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13294870000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           154846                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               157023                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          154846                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              157023                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.280202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999994                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.990014                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.280202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999994                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.990014                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79417.213115                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85546.356033                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85522.305490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79417.213115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85546.356033                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85522.305490                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              146401                       # number of writebacks
system.l2.writebacks::total                    146401                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        154845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            155455                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       154845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           155455                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42344500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11697995500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11740340000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42344500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11697995500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11740340000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.280202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990014                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.280202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990014                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69417.213115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75546.485195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75522.434145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69417.213115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75546.485195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75522.434145                       # average overall mshr miss latency
system.l2.replacements                         146449                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       154530                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           154530                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       154530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       154530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2112                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2112                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2112                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2112                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          154707                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              154707                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13234859000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13234859000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        154708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            154708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85547.900224                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85547.900224                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       154707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         154707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11687809000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11687809000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75548.029501                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75548.029501                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1567                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1567                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48444500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48444500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.280202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.280202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79417.213115                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79417.213115                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42344500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42344500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.280202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.280202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69417.213115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69417.213115                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11566500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11566500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83815.217391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83815.217391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10186500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10186500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73815.217391                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73815.217391                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               8                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       155000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       155000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19375                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7547948500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8745.958712                       # Cycle average of tags in use
system.l2.tags.total_refs                      313671                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    155456                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.017748                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.146861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       571.355022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8174.456829                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.062366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.066726                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1846                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          815                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.068718                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2664904                       # Number of tag accesses
system.l2.tags.data_accesses                  2664904                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7547948500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          39040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9910080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9949120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9369664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9369664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          154845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              155455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       146401                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             146401                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5172266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1312950135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1318122401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5172266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5172266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1241352402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1241352402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1241352402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5172266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1312950135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2559474803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    146401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    154845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000014646750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9148                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9148                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              440817                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137244                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      155455                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     146401                       # Number of write requests accepted
system.mem_ctrls.readBursts                    155455                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146401                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9146                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2352241500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  777275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5267022750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15131.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33881.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135790                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  127152                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                155455                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146401                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   77267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    496.674434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   480.051270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    77.092493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          993      2.55%      2.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          202      0.52%      3.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           33      0.08%      3.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1070      2.75%      5.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36558     94.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38883                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.992895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.012601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.808762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9147     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9148                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.091139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9145     99.97%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9148                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9949120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9368448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9949120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9369664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1318.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1241.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1318.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1241.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7547914500                       # Total gap between requests
system.mem_ctrls.avgGap                      25005.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9910080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9368448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5172266.344954526052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1312950134.728661775589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1241191298.536284446716                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       154845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       146401                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17226000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5249796750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 175268090250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28239.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33903.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1197178.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            139051500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             73884855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           555349200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          382041360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     595586160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3300167760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        119323680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5165404515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        684.345490                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    283914250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    251940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7012094250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            138658800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             73676130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           554599500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          382072680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     595586160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3298259970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        120930240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5163783480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        684.130725                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    287981500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    251940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7008027000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7547948500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      2155562                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2155562                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2155562                       # number of overall hits
system.cpu.icache.overall_hits::total         2155562                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2382                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2382                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2382                       # number of overall misses
system.cpu.icache.overall_misses::total          2382                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     80146500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     80146500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     80146500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     80146500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2157944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2157944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2157944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2157944                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001104                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001104                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001104                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001104                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33646.725441                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33646.725441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33646.725441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33646.725441                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2113                       # number of writebacks
system.cpu.icache.writebacks::total              2113                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          205                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          205                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          205                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          205                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2177                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2177                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2177                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2177                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68509000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68509000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68509000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68509000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31469.453376                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31469.453376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31469.453376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31469.453376                       # average overall mshr miss latency
system.cpu.icache.replacements                   2113                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2155562                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2155562                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2382                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2382                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     80146500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     80146500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2157944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2157944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33646.725441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33646.725441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          205                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          205                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2177                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2177                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68509000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68509000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31469.453376                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31469.453376                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7547948500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.976214                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2157739                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2177                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            991.152503                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.976214                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999628                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999628                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4318065                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4318065                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7547948500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7547948500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7547948500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7547948500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7547948500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2756020                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2756020                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2756072                       # number of overall hits
system.cpu.dcache.overall_hits::total         2756072                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1314762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1314762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1314766                       # number of overall misses
system.cpu.dcache.overall_misses::total       1314766                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 104391437500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 104391437500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 104391437500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 104391437500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4070782                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4070782                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4070838                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4070838                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.322975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.322975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.322972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.322972                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79399.493977                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79399.493977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79399.252414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79399.252414                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       154530                       # number of writebacks
system.cpu.dcache.writebacks::total            154530                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1159912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1159912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1159912                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1159912                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       154850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       154850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       154853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       154853                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13478634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13478634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13478868500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13478868500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038039                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038039                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038040                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038040                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87043.167582                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87043.167582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87042.992386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87042.992386                       # average overall mshr miss latency
system.cpu.dcache.replacements                 154538                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2750697                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2750697                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2750997                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2750997                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        76715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        76715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11456500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11456500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85496.268657                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85496.268657                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1314455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1314455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 104368199500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 104368199500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1319778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1319778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.995967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.995967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79400.359465                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79400.359465                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1159746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1159746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       154709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       154709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13466961500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13466961500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.117224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.117224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87047.046390                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87047.046390                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.071429                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.071429                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       234000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       234000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.053571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.053571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        78000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        78000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          167                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          167                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        87500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        87500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005952                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005952                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        87500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        87500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        86500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        86500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005952                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005952                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        86500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        86500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7547948500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           313.028401                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2911233                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            154852                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.800099                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   313.028401                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.305692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.305692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.306641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8297148                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8297148                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7547948500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   7547948500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
