<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dti_cdc_data_sync_gf</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dti_cdc_data_sync_gf'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dti_cdc_data_sync_gf')">dti_cdc_data_sync_gf</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.47</td>
<td class="s10 cl rt"><a href="mod567.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567.html#Toggle" > 11.40</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/all_tests_main/gemini/design/mem_ss/../ip/dti/libs/dti_tm16_phy/hdl/dti_cdc_data_sync_gf.v')">/nfs_project/gemini/DV/mahmood/all_tests_main/gemini/design/mem_ss/../ip/dti/libs/dti_tm16_phy/hdl/dti_cdc_data_sync_gf.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod567_2.html#inst_tag_95285"  onclick="showContent('inst_tag_95285')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_dly</a></td>
<td class="s6 cl rt"> 66.79</td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95285_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_2.html#inst_tag_95285_Toggle" >  0.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95285_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_5.html#inst_tag_95316"  onclick="showContent('inst_tag_95316')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_dly</a></td>
<td class="s6 cl rt"> 66.79</td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95316_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_5.html#inst_tag_95316_Toggle" >  0.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95316_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_4.html#inst_tag_95307"  onclick="showContent('inst_tag_95307')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r0</a></td>
<td class="s6 cl rt"> 66.86</td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95307_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_4.html#inst_tag_95307_Toggle" >  0.59</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95307_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_4.html#inst_tag_95308"  onclick="showContent('inst_tag_95308')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r1</a></td>
<td class="s6 cl rt"> 66.86</td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95308_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_4.html#inst_tag_95308_Toggle" >  0.59</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95308_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_7.html#inst_tag_95338"  onclick="showContent('inst_tag_95338')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r0</a></td>
<td class="s6 cl rt"> 66.86</td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95338_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_7.html#inst_tag_95338_Toggle" >  0.59</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95338_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_7.html#inst_tag_95339"  onclick="showContent('inst_tag_95339')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r1</a></td>
<td class="s6 cl rt"> 66.86</td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95339_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_7.html#inst_tag_95339_Toggle" >  0.59</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95339_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_9.html#inst_tag_95351"  onclick="showContent('inst_tag_95351')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly</a></td>
<td class="s6 cl rt"> 66.92</td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95351_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_9.html#inst_tag_95351_Toggle" >  0.77</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95351_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_9.html#inst_tag_95357"  onclick="showContent('inst_tag_95357')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 66.92</td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95357_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_9.html#inst_tag_95357_Toggle" >  0.77</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95357_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_12.html#inst_tag_95389"  onclick="showContent('inst_tag_95389')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set</a></td>
<td class="s6 cl rt"> 66.92</td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95389_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_12.html#inst_tag_95389_Toggle" >  0.77</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95389_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_14.html#inst_tag_95408"  onclick="showContent('inst_tag_95408')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly</a></td>
<td class="s6 cl rt"> 66.92</td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95408_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_14.html#inst_tag_95408_Toggle" >  0.77</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95408_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_15.html#inst_tag_95414"  onclick="showContent('inst_tag_95414')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 66.92</td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95414_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_15.html#inst_tag_95414_Toggle" >  0.77</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95414_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_18.html#inst_tag_95446"  onclick="showContent('inst_tag_95446')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set</a></td>
<td class="s6 cl rt"> 66.92</td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95446_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_18.html#inst_tag_95446_Toggle" >  0.77</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95446_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_20.html#inst_tag_95465"  onclick="showContent('inst_tag_95465')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly</a></td>
<td class="s6 cl rt"> 66.92</td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95465_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_20.html#inst_tag_95465_Toggle" >  0.77</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95465_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_21.html#inst_tag_95471"  onclick="showContent('inst_tag_95471')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 66.92</td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95471_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_21.html#inst_tag_95471_Toggle" >  0.77</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95471_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_24.html#inst_tag_95503"  onclick="showContent('inst_tag_95503')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set</a></td>
<td class="s6 cl rt"> 66.92</td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95503_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_24.html#inst_tag_95503_Toggle" >  0.77</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95503_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_26.html#inst_tag_95522"  onclick="showContent('inst_tag_95522')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly</a></td>
<td class="s6 cl rt"> 66.92</td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95522_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_26.html#inst_tag_95522_Toggle" >  0.77</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95522_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_26.html#inst_tag_95528"  onclick="showContent('inst_tag_95528')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 66.92</td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95528_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_26.html#inst_tag_95528_Toggle" >  0.77</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95528_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_30.html#inst_tag_95560"  onclick="showContent('inst_tag_95560')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set</a></td>
<td class="s6 cl rt"> 66.92</td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95560_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_30.html#inst_tag_95560_Toggle" >  0.77</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95560_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_1.html#inst_tag_95273"  onclick="showContent('inst_tag_95273')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_ctl</a></td>
<td class="s6 cl rt"> 67.21</td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95273_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_1.html#inst_tag_95273_Toggle" >  1.63</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95273_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_1.html#inst_tag_95275"  onclick="showContent('inst_tag_95275')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_ctl</a></td>
<td class="s6 cl rt"> 67.21</td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95275_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_1.html#inst_tag_95275_Toggle" >  1.63</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95275_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_2.html#inst_tag_95280"  onclick="showContent('inst_tag_95280')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_err_ctrl</a></td>
<td class="s6 cl rt"> 67.21</td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95280_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_2.html#inst_tag_95280_Toggle" >  1.63</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95280_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_3.html#inst_tag_95290"  onclick="showContent('inst_tag_95290')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ba_dly</a></td>
<td class="s6 cl rt"> 67.25</td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95290_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_3.html#inst_tag_95290_Toggle" >  1.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95290_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_6.html#inst_tag_95321"  onclick="showContent('inst_tag_95321')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ba_dly</a></td>
<td class="s6 cl rt"> 67.25</td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95321_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_6.html#inst_tag_95321_Toggle" >  1.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95321_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_4.html#inst_tag_95305"  onclick="showContent('inst_tag_95305')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_status</a></td>
<td class="s6 cl rt"> 67.34</td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95305_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_4.html#inst_tag_95305_Toggle" >  2.03</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95305_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_7.html#inst_tag_95336"  onclick="showContent('inst_tag_95336')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_status</a></td>
<td class="s6 cl rt"> 67.34</td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95336_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_7.html#inst_tag_95336_Toggle" >  2.03</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95336_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_2.html#inst_tag_95284"  onclick="showContent('inst_tag_95284')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_dly</a></td>
<td class="s6 cl rt"> 67.81</td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95284_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_2.html#inst_tag_95284_Toggle" >  3.42</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95284_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_2.html#inst_tag_95286"  onclick="showContent('inst_tag_95286')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cke_dly</a></td>
<td class="s6 cl rt"> 67.81</td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95286_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_2.html#inst_tag_95286_Toggle" >  3.42</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95286_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_4.html#inst_tag_95309"  onclick="showContent('inst_tag_95309')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_set</a></td>
<td class="s6 cl rt"> 67.81</td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95309_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_4.html#inst_tag_95309_Toggle" >  3.42</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95309_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_5.html#inst_tag_95315"  onclick="showContent('inst_tag_95315')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_dly</a></td>
<td class="s6 cl rt"> 67.81</td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95315_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_5.html#inst_tag_95315_Toggle" >  3.42</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95315_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_5.html#inst_tag_95317"  onclick="showContent('inst_tag_95317')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cke_dly</a></td>
<td class="s6 cl rt"> 67.81</td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95317_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_5.html#inst_tag_95317_Toggle" >  3.42</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95317_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_8.html#inst_tag_95340"  onclick="showContent('inst_tag_95340')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_set</a></td>
<td class="s6 cl rt"> 67.81</td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95340_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_8.html#inst_tag_95340_Toggle" >  3.42</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95340_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_9.html#inst_tag_95355"  onclick="showContent('inst_tag_95355')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_dly</a></td>
<td class="s6 cl rt"> 68.40</td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95355_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_9.html#inst_tag_95355_Toggle" >  5.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95355_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_15.html#inst_tag_95412"  onclick="showContent('inst_tag_95412')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_dly</a></td>
<td class="s6 cl rt"> 68.40</td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95412_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_15.html#inst_tag_95412_Toggle" >  5.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95412_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_20.html#inst_tag_95469"  onclick="showContent('inst_tag_95469')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_dly</a></td>
<td class="s6 cl rt"> 68.40</td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95469_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_20.html#inst_tag_95469_Toggle" >  5.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95469_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_26.html#inst_tag_95526"  onclick="showContent('inst_tag_95526')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_dly</a></td>
<td class="s6 cl rt"> 68.40</td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95526_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_26.html#inst_tag_95526_Toggle" >  5.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95526_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_3.html#inst_tag_95291"  onclick="showContent('inst_tag_95291')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_bypc</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95291_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_3.html#inst_tag_95291_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95291_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_6.html#inst_tag_95322"  onclick="showContent('inst_tag_95322')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_bypc</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95322_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_6.html#inst_tag_95322_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95322_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_9.html#inst_tag_95353"  onclick="showContent('inst_tag_95353')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly_dm</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95353_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_9.html#inst_tag_95353_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95353_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_9.html#inst_tag_95356"  onclick="showContent('inst_tag_95356')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdm_dly</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95356_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_9.html#inst_tag_95356_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95356_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_10.html#inst_tag_95365"  onclick="showContent('inst_tag_95365')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypc_reg_dlldq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95365_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_10.html#inst_tag_95365_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95365_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_11.html#inst_tag_95378"  onclick="showContent('inst_tag_95378')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95378_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_11.html#inst_tag_95378_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95378_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_12.html#inst_tag_95381"  onclick="showContent('inst_tag_95381')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95381_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_12.html#inst_tag_95381_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95381_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_12.html#inst_tag_95388"  onclick="showContent('inst_tag_95388')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95388_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_12.html#inst_tag_95388_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95388_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_13.html#inst_tag_95391"  onclick="showContent('inst_tag_95391')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set_dm</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95391_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_13.html#inst_tag_95391_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95391_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_13.html#inst_tag_95393"  onclick="showContent('inst_tag_95393')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_set</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95393_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_13.html#inst_tag_95393_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95393_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_13.html#inst_tag_95397"  onclick="showContent('inst_tag_95397')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95397_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_13.html#inst_tag_95397_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95397_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_15.html#inst_tag_95410"  onclick="showContent('inst_tag_95410')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly_dm</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95410_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_15.html#inst_tag_95410_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95410_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_15.html#inst_tag_95413"  onclick="showContent('inst_tag_95413')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdm_dly</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95413_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_15.html#inst_tag_95413_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95413_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_16.html#inst_tag_95422"  onclick="showContent('inst_tag_95422')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypc_reg_dlldq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95422_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_16.html#inst_tag_95422_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95422_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_17.html#inst_tag_95435"  onclick="showContent('inst_tag_95435')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95435_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_17.html#inst_tag_95435_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95435_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_17.html#inst_tag_95438"  onclick="showContent('inst_tag_95438')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95438_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_17.html#inst_tag_95438_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95438_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_18.html#inst_tag_95445"  onclick="showContent('inst_tag_95445')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95445_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_18.html#inst_tag_95445_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95445_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_18.html#inst_tag_95448"  onclick="showContent('inst_tag_95448')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set_dm</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95448_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_18.html#inst_tag_95448_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95448_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_19.html#inst_tag_95450"  onclick="showContent('inst_tag_95450')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_set</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95450_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_19.html#inst_tag_95450_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95450_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_19.html#inst_tag_95454"  onclick="showContent('inst_tag_95454')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95454_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_19.html#inst_tag_95454_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95454_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_20.html#inst_tag_95467"  onclick="showContent('inst_tag_95467')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly_dm</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95467_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_20.html#inst_tag_95467_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95467_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_21.html#inst_tag_95470"  onclick="showContent('inst_tag_95470')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdm_dly</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95470_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_21.html#inst_tag_95470_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95470_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_21.html#inst_tag_95479"  onclick="showContent('inst_tag_95479')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypc_reg_dlldq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95479_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_21.html#inst_tag_95479_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95479_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_23.html#inst_tag_95492"  onclick="showContent('inst_tag_95492')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95492_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_23.html#inst_tag_95492_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95492_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_23.html#inst_tag_95495"  onclick="showContent('inst_tag_95495')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95495_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_23.html#inst_tag_95495_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95495_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_24.html#inst_tag_95502"  onclick="showContent('inst_tag_95502')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95502_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_24.html#inst_tag_95502_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95502_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_24.html#inst_tag_95505"  onclick="showContent('inst_tag_95505')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set_dm</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95505_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_24.html#inst_tag_95505_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95505_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_24.html#inst_tag_95507"  onclick="showContent('inst_tag_95507')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_set</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95507_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_24.html#inst_tag_95507_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95507_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_25.html#inst_tag_95511"  onclick="showContent('inst_tag_95511')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95511_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_25.html#inst_tag_95511_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95511_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_26.html#inst_tag_95524"  onclick="showContent('inst_tag_95524')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly_dm</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95524_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_26.html#inst_tag_95524_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95524_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_26.html#inst_tag_95527"  onclick="showContent('inst_tag_95527')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdm_dly</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95527_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_26.html#inst_tag_95527_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95527_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_27.html#inst_tag_95536"  onclick="showContent('inst_tag_95536')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypc_reg_dlldq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95536_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_27.html#inst_tag_95536_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95536_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_28.html#inst_tag_95549"  onclick="showContent('inst_tag_95549')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95549_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_28.html#inst_tag_95549_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95549_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_29.html#inst_tag_95552"  onclick="showContent('inst_tag_95552')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95552_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_29.html#inst_tag_95552_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95552_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_29.html#inst_tag_95559"  onclick="showContent('inst_tag_95559')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95559_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_29.html#inst_tag_95559_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95559_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_30.html#inst_tag_95562"  onclick="showContent('inst_tag_95562')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set_dm</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95562_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_30.html#inst_tag_95562_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95562_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_30.html#inst_tag_95564"  onclick="showContent('inst_tag_95564')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_set</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95564_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_30.html#inst_tag_95564_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95564_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_30.html#inst_tag_95568"  onclick="showContent('inst_tag_95568')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dq</a></td>
<td class="s6 cl rt"> 68.60</td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95568_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_30.html#inst_tag_95568_Toggle" >  5.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95568_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_2.html#inst_tag_95287"  onclick="showContent('inst_tag_95287')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_odt_dly</a></td>
<td class="s6 cl rt"> 68.86</td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95287_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_2.html#inst_tag_95287_Toggle" >  6.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95287_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_2.html#inst_tag_95288"  onclick="showContent('inst_tag_95288')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rstn_dly</a></td>
<td class="s6 cl rt"> 68.86</td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95288_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_2.html#inst_tag_95288_Toggle" >  6.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95288_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_2.html#inst_tag_95289"  onclick="showContent('inst_tag_95289')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_actn_dly</a></td>
<td class="s6 cl rt"> 68.86</td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95289_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_2.html#inst_tag_95289_Toggle" >  6.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95289_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_5.html#inst_tag_95318"  onclick="showContent('inst_tag_95318')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_odt_dly</a></td>
<td class="s6 cl rt"> 68.86</td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95318_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_5.html#inst_tag_95318_Toggle" >  6.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95318_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_5.html#inst_tag_95319"  onclick="showContent('inst_tag_95319')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rstn_dly</a></td>
<td class="s6 cl rt"> 68.86</td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95319_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_5.html#inst_tag_95319_Toggle" >  6.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95319_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_6.html#inst_tag_95320"  onclick="showContent('inst_tag_95320')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_actn_dly</a></td>
<td class="s6 cl rt"> 68.86</td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95320_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_6.html#inst_tag_95320_Toggle" >  6.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95320_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_8.html#inst_tag_95346"  onclick="showContent('inst_tag_95346')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cslvl_data</a></td>
<td class="s6 cl rt"> 68.86</td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95346_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_8.html#inst_tag_95346_Toggle" >  6.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95346_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_14.html#inst_tag_95403"  onclick="showContent('inst_tag_95403')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cslvl_data</a></td>
<td class="s6 cl rt"> 68.86</td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95403_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_14.html#inst_tag_95403_Toggle" >  6.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95403_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_20.html#inst_tag_95460"  onclick="showContent('inst_tag_95460')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cslvl_data</a></td>
<td class="s6 cl rt"> 68.86</td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95460_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_20.html#inst_tag_95460_Toggle" >  6.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95460_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_25.html#inst_tag_95517"  onclick="showContent('inst_tag_95517')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cslvl_data</a></td>
<td class="s6 cl rt"> 68.86</td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95517_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_25.html#inst_tag_95517_Toggle" >  6.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95517_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_3.html#inst_tag_95293"  onclick="showContent('inst_tag_95293')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_clk_dly</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95293_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_3.html#inst_tag_95293_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95293_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_4.html#inst_tag_95302"  onclick="showContent('inst_tag_95302')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefset_ca</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95302_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_4.html#inst_tag_95302_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95302_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_6.html#inst_tag_95324"  onclick="showContent('inst_tag_95324')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_clk_dly</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95324_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_6.html#inst_tag_95324_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95324_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_7.html#inst_tag_95333"  onclick="showContent('inst_tag_95333')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefset_ca</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95333_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_7.html#inst_tag_95333_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95333_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_8.html#inst_tag_95348"  onclick="showContent('inst_tag_95348')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_dly</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95348_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_8.html#inst_tag_95348_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95348_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_10.html#inst_tag_95360"  onclick="showContent('inst_tag_95360')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byb_vref_set</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95360_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_10.html#inst_tag_95360_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95360_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_12.html#inst_tag_95386"  onclick="showContent('inst_tag_95386')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r0</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95386_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_12.html#inst_tag_95386_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95386_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_12.html#inst_tag_95387"  onclick="showContent('inst_tag_95387')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r1</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95387_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_12.html#inst_tag_95387_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95387_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_13.html#inst_tag_95395"  onclick="showContent('inst_tag_95395')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dti_vref_set</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95395_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_13.html#inst_tag_95395_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95395_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_14.html#inst_tag_95405"  onclick="showContent('inst_tag_95405')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_dly</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95405_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_14.html#inst_tag_95405_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95405_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_15.html#inst_tag_95417"  onclick="showContent('inst_tag_95417')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byb_vref_set</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95417_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_15.html#inst_tag_95417_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95417_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_18.html#inst_tag_95443"  onclick="showContent('inst_tag_95443')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r0</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95443_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_18.html#inst_tag_95443_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95443_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_18.html#inst_tag_95444"  onclick="showContent('inst_tag_95444')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r1</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95444_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_18.html#inst_tag_95444_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95444_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_19.html#inst_tag_95452"  onclick="showContent('inst_tag_95452')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dti_vref_set</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95452_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_19.html#inst_tag_95452_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95452_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_20.html#inst_tag_95462"  onclick="showContent('inst_tag_95462')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_dly</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95462_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_20.html#inst_tag_95462_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95462_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_21.html#inst_tag_95474"  onclick="showContent('inst_tag_95474')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byb_vref_set</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95474_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_21.html#inst_tag_95474_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95474_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_24.html#inst_tag_95500"  onclick="showContent('inst_tag_95500')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r0</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95500_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_24.html#inst_tag_95500_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95500_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_24.html#inst_tag_95501"  onclick="showContent('inst_tag_95501')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r1</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95501_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_24.html#inst_tag_95501_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95501_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_24.html#inst_tag_95509"  onclick="showContent('inst_tag_95509')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dti_vref_set</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95509_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_24.html#inst_tag_95509_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95509_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_25.html#inst_tag_95519"  onclick="showContent('inst_tag_95519')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_dly</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95519_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_25.html#inst_tag_95519_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95519_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_27.html#inst_tag_95531"  onclick="showContent('inst_tag_95531')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byb_vref_set</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95531_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_27.html#inst_tag_95531_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95531_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_29.html#inst_tag_95557"  onclick="showContent('inst_tag_95557')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r0</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95557_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_29.html#inst_tag_95557_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95557_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_29.html#inst_tag_95558"  onclick="showContent('inst_tag_95558')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r1</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95558_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_29.html#inst_tag_95558_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95558_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_30.html#inst_tag_95566"  onclick="showContent('inst_tag_95566')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dti_vref_set</a></td>
<td class="s6 cl rt"> 69.19</td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95566_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_30.html#inst_tag_95566_Toggle" >  7.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95566_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_3.html#inst_tag_95299"  onclick="showContent('inst_tag_95299')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_limit</a></td>
<td class="s6 cl rt"> 69.64</td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95299_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_3.html#inst_tag_95299_Toggle" >  8.93</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95299_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_7.html#inst_tag_95330"  onclick="showContent('inst_tag_95330')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_limit</a></td>
<td class="s6 cl rt"> 69.64</td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95330_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_7.html#inst_tag_95330_Toggle" >  8.93</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95330_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_11.html#inst_tag_95374"  onclick="showContent('inst_tag_95374')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></td>
<td class="s6 cl rt"> 69.64</td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95374_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_11.html#inst_tag_95374_Toggle" >  8.93</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95374_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_17.html#inst_tag_95431"  onclick="showContent('inst_tag_95431')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_limit</a></td>
<td class="s6 cl rt"> 69.64</td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95431_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_17.html#inst_tag_95431_Toggle" >  8.93</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95431_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_22.html#inst_tag_95488"  onclick="showContent('inst_tag_95488')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_limit</a></td>
<td class="s6 cl rt"> 69.64</td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95488_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_22.html#inst_tag_95488_Toggle" >  8.93</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95488_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_28.html#inst_tag_95545"  onclick="showContent('inst_tag_95545')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_limit</a></td>
<td class="s6 cl rt"> 69.64</td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95545_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod567_28.html#inst_tag_95545_Toggle" >  8.93</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95545_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_31.html#inst_tag_95572"  onclick="showContent('inst_tag_95572')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95572_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_31.html#inst_tag_95572_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95572_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_31.html#inst_tag_95574"  onclick="showContent('inst_tag_95574')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_2</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95574_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_31.html#inst_tag_95574_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95574_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_31.html#inst_tag_95576"  onclick="showContent('inst_tag_95576')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_4</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95576_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_31.html#inst_tag_95576_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95576_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_31.html#inst_tag_95578"  onclick="showContent('inst_tag_95578')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_6</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95578_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_31.html#inst_tag_95578_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95578_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_32.html#inst_tag_95580"  onclick="showContent('inst_tag_95580')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_8</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95580_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_32.html#inst_tag_95580_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95580_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_32.html#inst_tag_95582"  onclick="showContent('inst_tag_95582')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_10</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95582_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_32.html#inst_tag_95582_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95582_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_32.html#inst_tag_95584"  onclick="showContent('inst_tag_95584')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_12</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95584_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_32.html#inst_tag_95584_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95584_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_32.html#inst_tag_95586"  onclick="showContent('inst_tag_95586')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_14</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95586_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_32.html#inst_tag_95586_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95586_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_32.html#inst_tag_95588"  onclick="showContent('inst_tag_95588')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_16</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95588_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_32.html#inst_tag_95588_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95588_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_33.html#inst_tag_95590"  onclick="showContent('inst_tag_95590')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_18</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95590_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_33.html#inst_tag_95590_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95590_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_33.html#inst_tag_95592"  onclick="showContent('inst_tag_95592')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_20</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95592_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_33.html#inst_tag_95592_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95592_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_33.html#inst_tag_95594"  onclick="showContent('inst_tag_95594')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_22</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95594_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_33.html#inst_tag_95594_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95594_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_33.html#inst_tag_95596"  onclick="showContent('inst_tag_95596')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_24</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95596_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_33.html#inst_tag_95596_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95596_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_33.html#inst_tag_95598"  onclick="showContent('inst_tag_95598')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_26</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95598_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_33.html#inst_tag_95598_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95598_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_34.html#inst_tag_95600"  onclick="showContent('inst_tag_95600')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_28</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95600_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_34.html#inst_tag_95600_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95600_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_34.html#inst_tag_95602"  onclick="showContent('inst_tag_95602')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_30</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95602_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_34.html#inst_tag_95602_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95602_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_34.html#inst_tag_95604"  onclick="showContent('inst_tag_95604')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_32</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95604_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_34.html#inst_tag_95604_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95604_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_34.html#inst_tag_95606"  onclick="showContent('inst_tag_95606')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_34</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95606_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_34.html#inst_tag_95606_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95606_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_34.html#inst_tag_95608"  onclick="showContent('inst_tag_95608')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_36</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95608_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_34.html#inst_tag_95608_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95608_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_35.html#inst_tag_95610"  onclick="showContent('inst_tag_95610')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_38</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95610_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_35.html#inst_tag_95610_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95610_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_35.html#inst_tag_95612"  onclick="showContent('inst_tag_95612')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_40</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95612_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_35.html#inst_tag_95612_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95612_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_35.html#inst_tag_95614"  onclick="showContent('inst_tag_95614')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_42</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95614_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_35.html#inst_tag_95614_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95614_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_35.html#inst_tag_95616"  onclick="showContent('inst_tag_95616')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_44</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95616_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_35.html#inst_tag_95616_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95616_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_35.html#inst_tag_95618"  onclick="showContent('inst_tag_95618')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_46</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95618_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_35.html#inst_tag_95618_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95618_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_36.html#inst_tag_95620"  onclick="showContent('inst_tag_95620')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_48</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95620_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_36.html#inst_tag_95620_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95620_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_36.html#inst_tag_95622"  onclick="showContent('inst_tag_95622')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_50</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95622_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_36.html#inst_tag_95622_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95622_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_36.html#inst_tag_95624"  onclick="showContent('inst_tag_95624')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_ptr_52</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95624_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_36.html#inst_tag_95624_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95624_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_36.html#inst_tag_95626"  onclick="showContent('inst_tag_95626')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_ptr_54</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95626_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_36.html#inst_tag_95626_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95626_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_36.html#inst_tag_95628"  onclick="showContent('inst_tag_95628')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_ptr_56</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95628_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_36.html#inst_tag_95628_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95628_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_37.html#inst_tag_95630"  onclick="showContent('inst_tag_95630')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_ptr_58</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95630_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_37.html#inst_tag_95630_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95630_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_37.html#inst_tag_95632"  onclick="showContent('inst_tag_95632')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_ptr_60</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95632_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_37.html#inst_tag_95632_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95632_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_37.html#inst_tag_95634"  onclick="showContent('inst_tag_95634')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_ptr_62</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95634_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_37.html#inst_tag_95634_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95634_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_37.html#inst_tag_95636"  onclick="showContent('inst_tag_95636')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_ptr_64</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95636_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_37.html#inst_tag_95636_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95636_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_37.html#inst_tag_95638"  onclick="showContent('inst_tag_95638')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_ptr_66</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95638_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_37.html#inst_tag_95638_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95638_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_38.html#inst_tag_95640"  onclick="showContent('inst_tag_95640')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_68</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95640_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_38.html#inst_tag_95640_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95640_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_38.html#inst_tag_95642"  onclick="showContent('inst_tag_95642')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_70</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95642_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_38.html#inst_tag_95642_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95642_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_38.html#inst_tag_95644"  onclick="showContent('inst_tag_95644')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_72</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95644_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_38.html#inst_tag_95644_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95644_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_38.html#inst_tag_95646"  onclick="showContent('inst_tag_95646')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_74</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95646_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_38.html#inst_tag_95646_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95646_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_38.html#inst_tag_95648"  onclick="showContent('inst_tag_95648')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_76</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95648_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_38.html#inst_tag_95648_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95648_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_39.html#inst_tag_95650"  onclick="showContent('inst_tag_95650')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_78</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95650_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_39.html#inst_tag_95650_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95650_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_39.html#inst_tag_95652"  onclick="showContent('inst_tag_95652')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_80</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95652_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_39.html#inst_tag_95652_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95652_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_39.html#inst_tag_95654"  onclick="showContent('inst_tag_95654')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_82</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95654_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_39.html#inst_tag_95654_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95654_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_39.html#inst_tag_95656"  onclick="showContent('inst_tag_95656')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_84</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95656_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_39.html#inst_tag_95656_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95656_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_39.html#inst_tag_95658"  onclick="showContent('inst_tag_95658')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_86</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95658_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_39.html#inst_tag_95658_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95658_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_40.html#inst_tag_95660"  onclick="showContent('inst_tag_95660')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_88</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95660_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_40.html#inst_tag_95660_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95660_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_40.html#inst_tag_95662"  onclick="showContent('inst_tag_95662')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_90</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95662_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_40.html#inst_tag_95662_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95662_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_40.html#inst_tag_95664"  onclick="showContent('inst_tag_95664')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_92</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95664_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_40.html#inst_tag_95664_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95664_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_40.html#inst_tag_95666"  onclick="showContent('inst_tag_95666')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_94</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95666_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_40.html#inst_tag_95666_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95666_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_40.html#inst_tag_95668"  onclick="showContent('inst_tag_95668')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_96</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95668_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_40.html#inst_tag_95668_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95668_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_41.html#inst_tag_95670"  onclick="showContent('inst_tag_95670')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_98</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_41.html#inst_tag_95670_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_41.html#inst_tag_95670_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_41.html#inst_tag_95670_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_41.html#inst_tag_95672"  onclick="showContent('inst_tag_95672')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_100</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_41.html#inst_tag_95672_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_41.html#inst_tag_95672_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_41.html#inst_tag_95672_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_41.html#inst_tag_95674"  onclick="showContent('inst_tag_95674')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_102</a></td>
<td class="s7 cl rt"> 70.29</td>
<td class="s10 cl rt"><a href="mod567_41.html#inst_tag_95674_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_41.html#inst_tag_95674_Toggle" > 10.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_41.html#inst_tag_95674_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_1.html#inst_tag_95272"  onclick="showContent('inst_tag_95272')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_io_mode</a></td>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95272_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_1.html#inst_tag_95272_Toggle" > 13.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95272_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_3.html#inst_tag_95297"  onclick="showContent('inst_tag_95297')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_drvsel</a></td>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95297_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_3.html#inst_tag_95297_Toggle" > 13.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95297_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_6.html#inst_tag_95328"  onclick="showContent('inst_tag_95328')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_drvsel</a></td>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95328_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_6.html#inst_tag_95328_Toggle" > 13.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95328_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_10.html#inst_tag_95368"  onclick="showContent('inst_tag_95368')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95368_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_10.html#inst_tag_95368_Toggle" > 13.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95368_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_11.html#inst_tag_95372"  onclick="showContent('inst_tag_95372')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></td>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95372_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_11.html#inst_tag_95372_Toggle" > 13.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95372_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_16.html#inst_tag_95425"  onclick="showContent('inst_tag_95425')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95425_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_16.html#inst_tag_95425_Toggle" > 13.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95425_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_16.html#inst_tag_95429"  onclick="showContent('inst_tag_95429')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_drvsel</a></td>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95429_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_16.html#inst_tag_95429_Toggle" > 13.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95429_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_22.html#inst_tag_95482"  onclick="showContent('inst_tag_95482')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95482_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_22.html#inst_tag_95482_Toggle" > 13.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95482_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_22.html#inst_tag_95486"  onclick="showContent('inst_tag_95486')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_drvsel</a></td>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95486_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_22.html#inst_tag_95486_Toggle" > 13.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95486_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_27.html#inst_tag_95539"  onclick="showContent('inst_tag_95539')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95539_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_27.html#inst_tag_95539_Toggle" > 13.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95539_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_28.html#inst_tag_95543"  onclick="showContent('inst_tag_95543')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_drvsel</a></td>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95543_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_28.html#inst_tag_95543_Toggle" > 13.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95543_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_0.html#inst_tag_95268"  onclick="showContent('inst_tag_95268')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_chanen</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95268_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_0.html#inst_tag_95268_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95268_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_0.html#inst_tag_95269"  onclick="showContent('inst_tag_95269')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ranken</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95269_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_0.html#inst_tag_95269_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95269_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_1.html#inst_tag_95274"  onclick="showContent('inst_tag_95274')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_clk</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95274_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_1.html#inst_tag_95274_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95274_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_1.html#inst_tag_95276"  onclick="showContent('inst_tag_95276')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_clk</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95276_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_1.html#inst_tag_95276_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95276_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_1.html#inst_tag_95277"  onclick="showContent('inst_tag_95277')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_freq_ratio</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95277_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_1.html#inst_tag_95277_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95277_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_4.html#inst_tag_95306"  onclick="showContent('inst_tag_95306')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_status</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95306_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_4.html#inst_tag_95306_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95306_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_7.html#inst_tag_95337"  onclick="showContent('inst_tag_95337')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_status</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95337_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_7.html#inst_tag_95337_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95337_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_10.html#inst_tag_95363"  onclick="showContent('inst_tag_95363')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dqsleadck</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95363_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_10.html#inst_tag_95363_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95363_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_12.html#inst_tag_95385"  onclick="showContent('inst_tag_95385')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_status</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95385_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_12.html#inst_tag_95385_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95385_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_16.html#inst_tag_95420"  onclick="showContent('inst_tag_95420')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dqsleadck</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95420_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_16.html#inst_tag_95420_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95420_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_18.html#inst_tag_95442"  onclick="showContent('inst_tag_95442')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_status</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95442_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_18.html#inst_tag_95442_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95442_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_21.html#inst_tag_95477"  onclick="showContent('inst_tag_95477')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dqsleadck</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95477_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_21.html#inst_tag_95477_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95477_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_23.html#inst_tag_95499"  onclick="showContent('inst_tag_95499')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_status</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95499_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_23.html#inst_tag_95499_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95499_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_27.html#inst_tag_95534"  onclick="showContent('inst_tag_95534')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dqsleadck</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95534_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_27.html#inst_tag_95534_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95534_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_29.html#inst_tag_95556"  onclick="showContent('inst_tag_95556')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_status</a></td>
<td class="s7 cl rt"> 73.08</td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95556_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod567_29.html#inst_tag_95556_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95556_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_0.html#inst_tag_95261"  onclick="showContent('inst_tag_95261')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklocken</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95261_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_0.html#inst_tag_95261_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95261_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_0.html#inst_tag_95262"  onclick="showContent('inst_tag_95262')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr4_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95262_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_0.html#inst_tag_95262_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95262_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_0.html#inst_tag_95263"  onclick="showContent('inst_tag_95263')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr3_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95263_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_0.html#inst_tag_95263_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95263_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_0.html#inst_tag_95265"  onclick="showContent('inst_tag_95265')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr3_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95265_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_0.html#inst_tag_95265_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95265_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_0.html#inst_tag_95266"  onclick="showContent('inst_tag_95266')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_rank</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95266_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_0.html#inst_tag_95266_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95266_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_0.html#inst_tag_95267"  onclick="showContent('inst_tag_95267')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_chan</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95267_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_0.html#inst_tag_95267_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95267_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_1.html#inst_tag_95270"  onclick="showContent('inst_tag_95270')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95270_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_1.html#inst_tag_95270_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95270_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_1.html#inst_tag_95271"  onclick="showContent('inst_tag_95271')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_start</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95271_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_1.html#inst_tag_95271_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95271_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_1.html#inst_tag_95279"  onclick="showContent('inst_tag_95279')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_done</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95279_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_1.html#inst_tag_95279_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95279_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_2.html#inst_tag_95283"  onclick="showContent('inst_tag_95283')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_ctrl_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95283_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_2.html#inst_tag_95283_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95283_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_3.html#inst_tag_95292"  onclick="showContent('inst_tag_95292')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_byp</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95292_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_3.html#inst_tag_95292_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95292_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_3.html#inst_tag_95294"  onclick="showContent('inst_tag_95294')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95294_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_3.html#inst_tag_95294_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95294_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_3.html#inst_tag_95296"  onclick="showContent('inst_tag_95296')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_updt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95296_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_3.html#inst_tag_95296_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95296_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_3.html#inst_tag_95298"  onclick="showContent('inst_tag_95298')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_e_cmos</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95298_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_3.html#inst_tag_95298_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95298_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_4.html#inst_tag_95300"  onclick="showContent('inst_tag_95300')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_init_complete</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95300_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_4.html#inst_tag_95300_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95300_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_4.html#inst_tag_95301"  onclick="showContent('inst_tag_95301')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefen_ca</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95301_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_4.html#inst_tag_95301_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95301_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_4.html#inst_tag_95303"  onclick="showContent('inst_tag_95303')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lp_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95303_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_4.html#inst_tag_95303_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95303_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_4.html#inst_tag_95304"  onclick="showContent('inst_tag_95304')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_result</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95304_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_4.html#inst_tag_95304_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_4.html#inst_tag_95304_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_5.html#inst_tag_95310"  onclick="showContent('inst_tag_95310')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lock</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95310_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_5.html#inst_tag_95310_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95310_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_5.html#inst_tag_95311"  onclick="showContent('inst_tag_95311')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ovlf</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95311_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_5.html#inst_tag_95311_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95311_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_5.html#inst_tag_95312"  onclick="showContent('inst_tag_95312')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_unlf</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95312_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_5.html#inst_tag_95312_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95312_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_5.html#inst_tag_95314"  onclick="showContent('inst_tag_95314')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_ctrl_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95314_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_5.html#inst_tag_95314_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95314_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_6.html#inst_tag_95323"  onclick="showContent('inst_tag_95323')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_byp</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95323_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_6.html#inst_tag_95323_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95323_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_6.html#inst_tag_95325"  onclick="showContent('inst_tag_95325')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95325_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_6.html#inst_tag_95325_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95325_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_6.html#inst_tag_95327"  onclick="showContent('inst_tag_95327')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_updt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95327_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_6.html#inst_tag_95327_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95327_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_6.html#inst_tag_95329"  onclick="showContent('inst_tag_95329')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_e_cmos</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95329_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_6.html#inst_tag_95329_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95329_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_7.html#inst_tag_95331"  onclick="showContent('inst_tag_95331')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_init_complete</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95331_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_7.html#inst_tag_95331_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95331_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_7.html#inst_tag_95332"  onclick="showContent('inst_tag_95332')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefen_ca</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95332_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_7.html#inst_tag_95332_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95332_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_7.html#inst_tag_95334"  onclick="showContent('inst_tag_95334')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lp_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95334_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_7.html#inst_tag_95334_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95334_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_7.html#inst_tag_95335"  onclick="showContent('inst_tag_95335')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_result</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95335_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_7.html#inst_tag_95335_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_7.html#inst_tag_95335_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_8.html#inst_tag_95341"  onclick="showContent('inst_tag_95341')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lock</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95341_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_8.html#inst_tag_95341_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95341_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_8.html#inst_tag_95342"  onclick="showContent('inst_tag_95342')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ovlf</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95342_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_8.html#inst_tag_95342_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95342_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_8.html#inst_tag_95343"  onclick="showContent('inst_tag_95343')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_unlf</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95343_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_8.html#inst_tag_95343_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95343_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_8.html#inst_tag_95344"  onclick="showContent('inst_tag_95344')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_fena_rcv</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95344_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_8.html#inst_tag_95344_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95344_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_8.html#inst_tag_95345"  onclick="showContent('inst_tag_95345')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_calvl_dq_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95345_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_8.html#inst_tag_95345_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95345_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_8.html#inst_tag_95347"  onclick="showContent('inst_tag_95347')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95347_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_8.html#inst_tag_95347_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95347_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_9.html#inst_tag_95350"  onclick="showContent('inst_tag_95350')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95350_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_9.html#inst_tag_95350_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95350_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_9.html#inst_tag_95352"  onclick="showContent('inst_tag_95352')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95352_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_9.html#inst_tag_95352_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95352_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_9.html#inst_tag_95354"  onclick="showContent('inst_tag_95354')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95354_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_9.html#inst_tag_95354_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95354_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_9.html#inst_tag_95359"  onclick="showContent('inst_tag_95359')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95359_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_9.html#inst_tag_95359_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95359_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_10.html#inst_tag_95361"  onclick="showContent('inst_tag_95361')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypen_vref_set</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95361_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_10.html#inst_tag_95361_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95361_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_10.html#inst_tag_95362"  onclick="showContent('inst_tag_95362')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_range</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95362_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_10.html#inst_tag_95362_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95362_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_10.html#inst_tag_95364"  onclick="showContent('inst_tag_95364')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byp_reg_dlldq</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95364_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_10.html#inst_tag_95364_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95364_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_10.html#inst_tag_95366"  onclick="showContent('inst_tag_95366')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cmos_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95366_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_10.html#inst_tag_95366_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95366_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_10.html#inst_tag_95367"  onclick="showContent('inst_tag_95367')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95367_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_10.html#inst_tag_95367_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95367_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_10.html#inst_tag_95369"  onclick="showContent('inst_tag_95369')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95369_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_10.html#inst_tag_95369_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_10.html#inst_tag_95369_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_11.html#inst_tag_95371"  onclick="showContent('inst_tag_95371')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95371_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_11.html#inst_tag_95371_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95371_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_11.html#inst_tag_95373"  onclick="showContent('inst_tag_95373')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95373_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_11.html#inst_tag_95373_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95373_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_11.html#inst_tag_95375"  onclick="showContent('inst_tag_95375')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95375_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_11.html#inst_tag_95375_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95375_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_11.html#inst_tag_95376"  onclick="showContent('inst_tag_95376')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95376_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_11.html#inst_tag_95376_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95376_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_11.html#inst_tag_95377"  onclick="showContent('inst_tag_95377')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95377_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_11.html#inst_tag_95377_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95377_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_11.html#inst_tag_95379"  onclick="showContent('inst_tag_95379')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95379_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_11.html#inst_tag_95379_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95379_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_12.html#inst_tag_95380"  onclick="showContent('inst_tag_95380')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dqs</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95380_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_12.html#inst_tag_95380_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95380_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_12.html#inst_tag_95382"  onclick="showContent('inst_tag_95382')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_dis</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95382_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_12.html#inst_tag_95382_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95382_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_12.html#inst_tag_95383"  onclick="showContent('inst_tag_95383')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_updt</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95383_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_12.html#inst_tag_95383_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95383_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_12.html#inst_tag_95384"  onclick="showContent('inst_tag_95384')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lp_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95384_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_12.html#inst_tag_95384_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_12.html#inst_tag_95384_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_13.html#inst_tag_95390"  onclick="showContent('inst_tag_95390')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95390_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_13.html#inst_tag_95390_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95390_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_13.html#inst_tag_95392"  onclick="showContent('inst_tag_95392')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_status</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95392_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_13.html#inst_tag_95392_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95392_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_13.html#inst_tag_95394"  onclick="showContent('inst_tag_95394')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_done</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95394_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_13.html#inst_tag_95394_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95394_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_13.html#inst_tag_95396"  onclick="showContent('inst_tag_95396')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95396_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_13.html#inst_tag_95396_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95396_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_13.html#inst_tag_95398"  onclick="showContent('inst_tag_95398')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lock</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95398_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_13.html#inst_tag_95398_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95398_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_13.html#inst_tag_95399"  onclick="showContent('inst_tag_95399')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_ovfl</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95399_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_13.html#inst_tag_95399_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_13.html#inst_tag_95399_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_14.html#inst_tag_95400"  onclick="showContent('inst_tag_95400')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_unfl</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95400_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_14.html#inst_tag_95400_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95400_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_14.html#inst_tag_95401"  onclick="showContent('inst_tag_95401')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_fena_rcv</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95401_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_14.html#inst_tag_95401_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95401_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_14.html#inst_tag_95402"  onclick="showContent('inst_tag_95402')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_calvl_dq_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95402_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_14.html#inst_tag_95402_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95402_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_14.html#inst_tag_95404"  onclick="showContent('inst_tag_95404')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95404_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_14.html#inst_tag_95404_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95404_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_14.html#inst_tag_95407"  onclick="showContent('inst_tag_95407')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95407_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_14.html#inst_tag_95407_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95407_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_14.html#inst_tag_95409"  onclick="showContent('inst_tag_95409')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95409_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_14.html#inst_tag_95409_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95409_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_15.html#inst_tag_95411"  onclick="showContent('inst_tag_95411')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95411_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_15.html#inst_tag_95411_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95411_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_15.html#inst_tag_95416"  onclick="showContent('inst_tag_95416')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95416_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_15.html#inst_tag_95416_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95416_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_15.html#inst_tag_95418"  onclick="showContent('inst_tag_95418')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypen_vref_set</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95418_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_15.html#inst_tag_95418_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95418_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_15.html#inst_tag_95419"  onclick="showContent('inst_tag_95419')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_range</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95419_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_15.html#inst_tag_95419_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95419_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_16.html#inst_tag_95421"  onclick="showContent('inst_tag_95421')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byp_reg_dlldq</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95421_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_16.html#inst_tag_95421_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95421_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_16.html#inst_tag_95423"  onclick="showContent('inst_tag_95423')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cmos_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95423_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_16.html#inst_tag_95423_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95423_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_16.html#inst_tag_95424"  onclick="showContent('inst_tag_95424')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95424_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_16.html#inst_tag_95424_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95424_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_16.html#inst_tag_95426"  onclick="showContent('inst_tag_95426')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95426_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_16.html#inst_tag_95426_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95426_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_16.html#inst_tag_95428"  onclick="showContent('inst_tag_95428')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_updt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95428_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_16.html#inst_tag_95428_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95428_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_17.html#inst_tag_95430"  onclick="showContent('inst_tag_95430')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_init_complete</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95430_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_17.html#inst_tag_95430_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95430_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_17.html#inst_tag_95432"  onclick="showContent('inst_tag_95432')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_data_byte_dis</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95432_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_17.html#inst_tag_95432_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95432_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_17.html#inst_tag_95433"  onclick="showContent('inst_tag_95433')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95433_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_17.html#inst_tag_95433_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95433_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_17.html#inst_tag_95434"  onclick="showContent('inst_tag_95434')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dqs</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95434_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_17.html#inst_tag_95434_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95434_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_17.html#inst_tag_95436"  onclick="showContent('inst_tag_95436')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95436_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_17.html#inst_tag_95436_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95436_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_17.html#inst_tag_95437"  onclick="showContent('inst_tag_95437')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dqs</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95437_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_17.html#inst_tag_95437_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95437_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_17.html#inst_tag_95439"  onclick="showContent('inst_tag_95439')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_dis</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95439_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_17.html#inst_tag_95439_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_17.html#inst_tag_95439_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_18.html#inst_tag_95440"  onclick="showContent('inst_tag_95440')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_updt</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95440_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_18.html#inst_tag_95440_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95440_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_18.html#inst_tag_95441"  onclick="showContent('inst_tag_95441')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lp_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95441_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_18.html#inst_tag_95441_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95441_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_18.html#inst_tag_95447"  onclick="showContent('inst_tag_95447')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95447_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_18.html#inst_tag_95447_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95447_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_18.html#inst_tag_95449"  onclick="showContent('inst_tag_95449')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_status</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95449_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_18.html#inst_tag_95449_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_18.html#inst_tag_95449_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_19.html#inst_tag_95451"  onclick="showContent('inst_tag_95451')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_done</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95451_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_19.html#inst_tag_95451_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95451_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_19.html#inst_tag_95453"  onclick="showContent('inst_tag_95453')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95453_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_19.html#inst_tag_95453_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95453_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_19.html#inst_tag_95455"  onclick="showContent('inst_tag_95455')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lock</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95455_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_19.html#inst_tag_95455_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95455_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_19.html#inst_tag_95456"  onclick="showContent('inst_tag_95456')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_ovfl</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95456_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_19.html#inst_tag_95456_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95456_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_19.html#inst_tag_95457"  onclick="showContent('inst_tag_95457')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_unfl</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95457_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_19.html#inst_tag_95457_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95457_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_19.html#inst_tag_95458"  onclick="showContent('inst_tag_95458')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_fena_rcv</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95458_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_19.html#inst_tag_95458_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95458_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_19.html#inst_tag_95459"  onclick="showContent('inst_tag_95459')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_calvl_dq_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95459_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_19.html#inst_tag_95459_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_19.html#inst_tag_95459_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_20.html#inst_tag_95461"  onclick="showContent('inst_tag_95461')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95461_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_20.html#inst_tag_95461_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95461_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_20.html#inst_tag_95464"  onclick="showContent('inst_tag_95464')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95464_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_20.html#inst_tag_95464_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95464_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_20.html#inst_tag_95466"  onclick="showContent('inst_tag_95466')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95466_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_20.html#inst_tag_95466_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95466_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_20.html#inst_tag_95468"  onclick="showContent('inst_tag_95468')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95468_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_20.html#inst_tag_95468_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95468_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_21.html#inst_tag_95473"  onclick="showContent('inst_tag_95473')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95473_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_21.html#inst_tag_95473_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95473_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_21.html#inst_tag_95475"  onclick="showContent('inst_tag_95475')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypen_vref_set</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95475_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_21.html#inst_tag_95475_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95475_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_21.html#inst_tag_95476"  onclick="showContent('inst_tag_95476')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_range</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95476_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_21.html#inst_tag_95476_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95476_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_21.html#inst_tag_95478"  onclick="showContent('inst_tag_95478')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byp_reg_dlldq</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95478_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_21.html#inst_tag_95478_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95478_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_22.html#inst_tag_95480"  onclick="showContent('inst_tag_95480')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cmos_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95480_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_22.html#inst_tag_95480_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95480_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_22.html#inst_tag_95481"  onclick="showContent('inst_tag_95481')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95481_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_22.html#inst_tag_95481_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95481_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_22.html#inst_tag_95483"  onclick="showContent('inst_tag_95483')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95483_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_22.html#inst_tag_95483_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95483_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_22.html#inst_tag_95485"  onclick="showContent('inst_tag_95485')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_updt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95485_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_22.html#inst_tag_95485_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95485_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_22.html#inst_tag_95487"  onclick="showContent('inst_tag_95487')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_init_complete</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95487_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_22.html#inst_tag_95487_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95487_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_22.html#inst_tag_95489"  onclick="showContent('inst_tag_95489')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_data_byte_dis</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95489_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_22.html#inst_tag_95489_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95489_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_23.html#inst_tag_95490"  onclick="showContent('inst_tag_95490')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95490_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_23.html#inst_tag_95490_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95490_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_23.html#inst_tag_95491"  onclick="showContent('inst_tag_95491')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dqs</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95491_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_23.html#inst_tag_95491_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95491_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_23.html#inst_tag_95493"  onclick="showContent('inst_tag_95493')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95493_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_23.html#inst_tag_95493_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95493_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_23.html#inst_tag_95494"  onclick="showContent('inst_tag_95494')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dqs</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95494_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_23.html#inst_tag_95494_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95494_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_23.html#inst_tag_95496"  onclick="showContent('inst_tag_95496')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_dis</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95496_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_23.html#inst_tag_95496_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95496_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_23.html#inst_tag_95497"  onclick="showContent('inst_tag_95497')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_updt</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95497_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_23.html#inst_tag_95497_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95497_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_23.html#inst_tag_95498"  onclick="showContent('inst_tag_95498')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lp_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95498_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_23.html#inst_tag_95498_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_23.html#inst_tag_95498_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_24.html#inst_tag_95504"  onclick="showContent('inst_tag_95504')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95504_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_24.html#inst_tag_95504_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95504_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_24.html#inst_tag_95506"  onclick="showContent('inst_tag_95506')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_status</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95506_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_24.html#inst_tag_95506_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95506_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_24.html#inst_tag_95508"  onclick="showContent('inst_tag_95508')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_done</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95508_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_24.html#inst_tag_95508_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_24.html#inst_tag_95508_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_25.html#inst_tag_95510"  onclick="showContent('inst_tag_95510')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95510_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_25.html#inst_tag_95510_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95510_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_25.html#inst_tag_95512"  onclick="showContent('inst_tag_95512')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lock</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95512_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_25.html#inst_tag_95512_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95512_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_25.html#inst_tag_95513"  onclick="showContent('inst_tag_95513')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_ovfl</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95513_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_25.html#inst_tag_95513_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95513_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_25.html#inst_tag_95514"  onclick="showContent('inst_tag_95514')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_unfl</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95514_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_25.html#inst_tag_95514_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95514_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_25.html#inst_tag_95515"  onclick="showContent('inst_tag_95515')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_fena_rcv</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95515_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_25.html#inst_tag_95515_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95515_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_25.html#inst_tag_95516"  onclick="showContent('inst_tag_95516')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_calvl_dq_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95516_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_25.html#inst_tag_95516_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95516_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_25.html#inst_tag_95518"  onclick="showContent('inst_tag_95518')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95518_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_25.html#inst_tag_95518_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_25.html#inst_tag_95518_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_26.html#inst_tag_95521"  onclick="showContent('inst_tag_95521')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95521_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_26.html#inst_tag_95521_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95521_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_26.html#inst_tag_95523"  onclick="showContent('inst_tag_95523')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95523_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_26.html#inst_tag_95523_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95523_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_26.html#inst_tag_95525"  onclick="showContent('inst_tag_95525')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95525_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_26.html#inst_tag_95525_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95525_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_27.html#inst_tag_95530"  onclick="showContent('inst_tag_95530')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95530_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_27.html#inst_tag_95530_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95530_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_27.html#inst_tag_95532"  onclick="showContent('inst_tag_95532')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypen_vref_set</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95532_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_27.html#inst_tag_95532_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95532_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_27.html#inst_tag_95533"  onclick="showContent('inst_tag_95533')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_range</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95533_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_27.html#inst_tag_95533_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95533_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_27.html#inst_tag_95535"  onclick="showContent('inst_tag_95535')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byp_reg_dlldq</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95535_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_27.html#inst_tag_95535_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95535_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_27.html#inst_tag_95537"  onclick="showContent('inst_tag_95537')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cmos_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95537_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_27.html#inst_tag_95537_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95537_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_27.html#inst_tag_95538"  onclick="showContent('inst_tag_95538')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95538_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_27.html#inst_tag_95538_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_27.html#inst_tag_95538_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_28.html#inst_tag_95540"  onclick="showContent('inst_tag_95540')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95540_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_28.html#inst_tag_95540_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95540_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_28.html#inst_tag_95542"  onclick="showContent('inst_tag_95542')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_updt_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95542_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_28.html#inst_tag_95542_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95542_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_28.html#inst_tag_95544"  onclick="showContent('inst_tag_95544')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_init_complete</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95544_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_28.html#inst_tag_95544_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95544_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_28.html#inst_tag_95546"  onclick="showContent('inst_tag_95546')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_data_byte_dis</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95546_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_28.html#inst_tag_95546_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95546_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_28.html#inst_tag_95547"  onclick="showContent('inst_tag_95547')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95547_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_28.html#inst_tag_95547_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95547_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_28.html#inst_tag_95548"  onclick="showContent('inst_tag_95548')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dqs</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95548_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_28.html#inst_tag_95548_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95548_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_29.html#inst_tag_95550"  onclick="showContent('inst_tag_95550')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95550_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_29.html#inst_tag_95550_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95550_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_29.html#inst_tag_95551"  onclick="showContent('inst_tag_95551')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dqs</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95551_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_29.html#inst_tag_95551_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95551_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_29.html#inst_tag_95553"  onclick="showContent('inst_tag_95553')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_dis</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95553_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_29.html#inst_tag_95553_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95553_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_29.html#inst_tag_95554"  onclick="showContent('inst_tag_95554')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_updt</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95554_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_29.html#inst_tag_95554_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95554_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_29.html#inst_tag_95555"  onclick="showContent('inst_tag_95555')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lp_en</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95555_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_29.html#inst_tag_95555_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_29.html#inst_tag_95555_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_30.html#inst_tag_95561"  onclick="showContent('inst_tag_95561')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95561_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_30.html#inst_tag_95561_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95561_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_30.html#inst_tag_95563"  onclick="showContent('inst_tag_95563')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_status</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95563_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_30.html#inst_tag_95563_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95563_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_30.html#inst_tag_95565"  onclick="showContent('inst_tag_95565')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_done</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95565_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_30.html#inst_tag_95565_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95565_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_30.html#inst_tag_95567"  onclick="showContent('inst_tag_95567')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dm</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95567_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_30.html#inst_tag_95567_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95567_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_30.html#inst_tag_95569"  onclick="showContent('inst_tag_95569')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lock</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95569_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_30.html#inst_tag_95569_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_30.html#inst_tag_95569_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_31.html#inst_tag_95570"  onclick="showContent('inst_tag_95570')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_ovfl</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95570_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_31.html#inst_tag_95570_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95570_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_31.html#inst_tag_95571"  onclick="showContent('inst_tag_95571')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_unfl</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95571_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_31.html#inst_tag_95571_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95571_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_31.html#inst_tag_95573"  onclick="showContent('inst_tag_95573')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_1</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95573_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_31.html#inst_tag_95573_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95573_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_31.html#inst_tag_95577"  onclick="showContent('inst_tag_95577')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_5</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95577_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_31.html#inst_tag_95577_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95577_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_32.html#inst_tag_95581"  onclick="showContent('inst_tag_95581')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_9</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95581_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_32.html#inst_tag_95581_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95581_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_32.html#inst_tag_95585"  onclick="showContent('inst_tag_95585')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_13</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95585_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_32.html#inst_tag_95585_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95585_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_32.html#inst_tag_95589"  onclick="showContent('inst_tag_95589')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_17</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95589_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_32.html#inst_tag_95589_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95589_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_33.html#inst_tag_95593"  onclick="showContent('inst_tag_95593')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_21</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95593_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_33.html#inst_tag_95593_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95593_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_33.html#inst_tag_95597"  onclick="showContent('inst_tag_95597')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_25</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95597_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_33.html#inst_tag_95597_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95597_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_34.html#inst_tag_95601"  onclick="showContent('inst_tag_95601')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_29</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95601_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_34.html#inst_tag_95601_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95601_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_34.html#inst_tag_95605"  onclick="showContent('inst_tag_95605')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_33</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95605_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_34.html#inst_tag_95605_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95605_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_34.html#inst_tag_95609"  onclick="showContent('inst_tag_95609')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_37</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95609_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_34.html#inst_tag_95609_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95609_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_35.html#inst_tag_95613"  onclick="showContent('inst_tag_95613')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_41</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95613_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_35.html#inst_tag_95613_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95613_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_35.html#inst_tag_95617"  onclick="showContent('inst_tag_95617')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_45</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95617_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_35.html#inst_tag_95617_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95617_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_36.html#inst_tag_95621"  onclick="showContent('inst_tag_95621')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_49</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95621_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_36.html#inst_tag_95621_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95621_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_36.html#inst_tag_95625"  onclick="showContent('inst_tag_95625')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_full_state_53</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95625_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_36.html#inst_tag_95625_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95625_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_36.html#inst_tag_95629"  onclick="showContent('inst_tag_95629')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_full_state_57</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95629_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_36.html#inst_tag_95629_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95629_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_37.html#inst_tag_95633"  onclick="showContent('inst_tag_95633')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_full_state_61</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95633_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_37.html#inst_tag_95633_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95633_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_37.html#inst_tag_95637"  onclick="showContent('inst_tag_95637')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_full_state_65</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95637_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_37.html#inst_tag_95637_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95637_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_38.html#inst_tag_95641"  onclick="showContent('inst_tag_95641')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_69</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95641_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_38.html#inst_tag_95641_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95641_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_38.html#inst_tag_95645"  onclick="showContent('inst_tag_95645')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_73</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95645_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_38.html#inst_tag_95645_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95645_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_38.html#inst_tag_95649"  onclick="showContent('inst_tag_95649')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_77</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95649_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_38.html#inst_tag_95649_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95649_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_39.html#inst_tag_95653"  onclick="showContent('inst_tag_95653')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_81</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95653_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_39.html#inst_tag_95653_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95653_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_39.html#inst_tag_95657"  onclick="showContent('inst_tag_95657')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_85</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95657_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_39.html#inst_tag_95657_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95657_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_40.html#inst_tag_95661"  onclick="showContent('inst_tag_95661')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_89</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95661_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_40.html#inst_tag_95661_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95661_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_40.html#inst_tag_95665"  onclick="showContent('inst_tag_95665')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_93</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95665_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_40.html#inst_tag_95665_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95665_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_40.html#inst_tag_95669"  onclick="showContent('inst_tag_95669')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_97</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95669_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_40.html#inst_tag_95669_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95669_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_41.html#inst_tag_95673"  onclick="showContent('inst_tag_95673')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_101</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt"><a href="mod567_41.html#inst_tag_95673_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod567_41.html#inst_tag_95673_Toggle" > 31.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_41.html#inst_tag_95673_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_0.html#inst_tag_95264"  onclick="showContent('inst_tag_95264')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr4_en</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95264_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_0.html#inst_tag_95264_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95264_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_2.html#inst_tag_95281"  onclick="showContent('inst_tag_95281')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_srst</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95281_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_2.html#inst_tag_95281_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95281_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_2.html#inst_tag_95282"  onclick="showContent('inst_tag_95282')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rn_calvl</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95282_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_2.html#inst_tag_95282_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_2.html#inst_tag_95282_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_3.html#inst_tag_95295"  onclick="showContent('inst_tag_95295')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_reset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95295_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_3.html#inst_tag_95295_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_3.html#inst_tag_95295_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_5.html#inst_tag_95313"  onclick="showContent('inst_tag_95313')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rn_calvl</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95313_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_5.html#inst_tag_95313_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_5.html#inst_tag_95313_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_6.html#inst_tag_95326"  onclick="showContent('inst_tag_95326')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_reset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95326_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_6.html#inst_tag_95326_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_6.html#inst_tag_95326_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_8.html#inst_tag_95349"  onclick="showContent('inst_tag_95349')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_edge</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95349_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_8.html#inst_tag_95349_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_8.html#inst_tag_95349_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_9.html#inst_tag_95358"  onclick="showContent('inst_tag_95358')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_en</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95358_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_9.html#inst_tag_95358_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_9.html#inst_tag_95358_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_11.html#inst_tag_95370"  onclick="showContent('inst_tag_95370')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95370_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_11.html#inst_tag_95370_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_11.html#inst_tag_95370_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_14.html#inst_tag_95406"  onclick="showContent('inst_tag_95406')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_edge</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95406_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_14.html#inst_tag_95406_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_14.html#inst_tag_95406_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_15.html#inst_tag_95415"  onclick="showContent('inst_tag_95415')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_en</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95415_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_15.html#inst_tag_95415_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_15.html#inst_tag_95415_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_16.html#inst_tag_95427"  onclick="showContent('inst_tag_95427')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_reset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95427_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_16.html#inst_tag_95427_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_16.html#inst_tag_95427_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_20.html#inst_tag_95463"  onclick="showContent('inst_tag_95463')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_edge</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95463_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_20.html#inst_tag_95463_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_20.html#inst_tag_95463_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_21.html#inst_tag_95472"  onclick="showContent('inst_tag_95472')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_en</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95472_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_21.html#inst_tag_95472_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_21.html#inst_tag_95472_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_22.html#inst_tag_95484"  onclick="showContent('inst_tag_95484')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_reset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95484_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_22.html#inst_tag_95484_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_22.html#inst_tag_95484_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_26.html#inst_tag_95520"  onclick="showContent('inst_tag_95520')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_edge</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95520_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_26.html#inst_tag_95520_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95520_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_26.html#inst_tag_95529"  onclick="showContent('inst_tag_95529')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_en</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95529_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_26.html#inst_tag_95529_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_26.html#inst_tag_95529_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_28.html#inst_tag_95541"  onclick="showContent('inst_tag_95541')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_reset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95541_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_28.html#inst_tag_95541_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_28.html#inst_tag_95541_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_31.html#inst_tag_95575"  onclick="showContent('inst_tag_95575')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_3</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95575_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_31.html#inst_tag_95575_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95575_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_31.html#inst_tag_95579"  onclick="showContent('inst_tag_95579')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_7</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95579_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_31.html#inst_tag_95579_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_31.html#inst_tag_95579_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_32.html#inst_tag_95583"  onclick="showContent('inst_tag_95583')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_11</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95583_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_32.html#inst_tag_95583_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95583_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_32.html#inst_tag_95587"  onclick="showContent('inst_tag_95587')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_15</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95587_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_32.html#inst_tag_95587_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_32.html#inst_tag_95587_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_33.html#inst_tag_95591"  onclick="showContent('inst_tag_95591')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_19</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95591_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_33.html#inst_tag_95591_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95591_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_33.html#inst_tag_95595"  onclick="showContent('inst_tag_95595')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_23</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95595_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_33.html#inst_tag_95595_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95595_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_33.html#inst_tag_95599"  onclick="showContent('inst_tag_95599')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_27</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95599_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_33.html#inst_tag_95599_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_33.html#inst_tag_95599_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_34.html#inst_tag_95603"  onclick="showContent('inst_tag_95603')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_31</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95603_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_34.html#inst_tag_95603_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95603_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_34.html#inst_tag_95607"  onclick="showContent('inst_tag_95607')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_35</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95607_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_34.html#inst_tag_95607_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_34.html#inst_tag_95607_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_35.html#inst_tag_95611"  onclick="showContent('inst_tag_95611')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_39</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95611_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_35.html#inst_tag_95611_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95611_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_35.html#inst_tag_95615"  onclick="showContent('inst_tag_95615')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_43</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95615_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_35.html#inst_tag_95615_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95615_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_35.html#inst_tag_95619"  onclick="showContent('inst_tag_95619')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_47</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95619_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_35.html#inst_tag_95619_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_35.html#inst_tag_95619_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_36.html#inst_tag_95623"  onclick="showContent('inst_tag_95623')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_51</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95623_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_36.html#inst_tag_95623_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95623_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_36.html#inst_tag_95627"  onclick="showContent('inst_tag_95627')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_empty_state_55</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95627_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_36.html#inst_tag_95627_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_36.html#inst_tag_95627_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_37.html#inst_tag_95631"  onclick="showContent('inst_tag_95631')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_empty_state_59</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95631_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_37.html#inst_tag_95631_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95631_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_37.html#inst_tag_95635"  onclick="showContent('inst_tag_95635')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_empty_state_63</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95635_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_37.html#inst_tag_95635_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95635_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_37.html#inst_tag_95639"  onclick="showContent('inst_tag_95639')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_empty_state_67</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95639_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_37.html#inst_tag_95639_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_37.html#inst_tag_95639_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_38.html#inst_tag_95643"  onclick="showContent('inst_tag_95643')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_71</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95643_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_38.html#inst_tag_95643_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95643_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_38.html#inst_tag_95647"  onclick="showContent('inst_tag_95647')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_75</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95647_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_38.html#inst_tag_95647_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_38.html#inst_tag_95647_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_39.html#inst_tag_95651"  onclick="showContent('inst_tag_95651')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_79</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95651_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_39.html#inst_tag_95651_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95651_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_39.html#inst_tag_95655"  onclick="showContent('inst_tag_95655')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_83</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95655_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_39.html#inst_tag_95655_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95655_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_39.html#inst_tag_95659"  onclick="showContent('inst_tag_95659')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_87</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95659_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_39.html#inst_tag_95659_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_39.html#inst_tag_95659_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_40.html#inst_tag_95663"  onclick="showContent('inst_tag_95663')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_91</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95663_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_40.html#inst_tag_95663_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95663_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_40.html#inst_tag_95667"  onclick="showContent('inst_tag_95667')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_95</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95667_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_40.html#inst_tag_95667_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_40.html#inst_tag_95667_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_41.html#inst_tag_95671"  onclick="showContent('inst_tag_95671')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_99</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_41.html#inst_tag_95671_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_41.html#inst_tag_95671_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_41.html#inst_tag_95671_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_41.html#inst_tag_95675"  onclick="showContent('inst_tag_95675')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_103</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod567_41.html#inst_tag_95675_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod567_41.html#inst_tag_95675_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_41.html#inst_tag_95675_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_0.html#inst_tag_95260"  onclick="showContent('inst_tag_95260')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_ctl_blk.comp2phyclk</a></td>
<td class="s9 cl rt"> 97.92</td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95260_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod567_0.html#inst_tag_95260_Toggle" > 93.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_0.html#inst_tag_95260_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567_1.html#inst_tag_95278"  onclick="showContent('inst_tag_95278')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklock</a></td>
<td class="s9 cl rt"> 97.92</td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95278_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod567_1.html#inst_tag_95278_Toggle" > 93.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod567_1.html#inst_tag_95278_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dti_cdc_data_sync_gf'>
<a name="Line"></a>
Line Coverage for Module : <a name="450690191"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="592355757"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=30,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.21</td>
<td class="s0 cl rt">  1.63</td>
</tr></table>
<span class=inst><a href="mod567_1.html#inst_tag_95273_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_ctl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.21</td>
<td class="s0 cl rt">  1.63</td>
</tr></table>
<span class=inst><a href="mod567_1.html#inst_tag_95275_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_ctl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.21</td>
<td class="s0 cl rt">  1.63</td>
</tr></table>
<span class=inst><a href="mod567_2.html#inst_tag_95280_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_err_ctrl</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">306</td>
<td class="rt">5</td>
<td class="rt">1.63  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">153</td>
<td class="rt">3</td>
<td class="rt">1.96  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">153</td>
<td class="rt">2</td>
<td class="rt">1.31  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">126</td>
<td class="rt">5</td>
<td class="rt">3.97  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">2</td>
<td class="rt">3.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">180</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">90</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">90</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1996168587"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=7,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.86</td>
<td class="s0 cl rt">  6.58</td>
</tr></table>
<span class=inst><a href="mod567_2.html#inst_tag_95287_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_odt_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.86</td>
<td class="s0 cl rt">  6.58</td>
</tr></table>
<span class=inst><a href="mod567_2.html#inst_tag_95288_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rstn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.86</td>
<td class="s0 cl rt">  6.58</td>
</tr></table>
<span class=inst><a href="mod567_2.html#inst_tag_95289_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_actn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.86</td>
<td class="s0 cl rt">  6.58</td>
</tr></table>
<span class=inst><a href="mod567_5.html#inst_tag_95318_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_odt_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.86</td>
<td class="s0 cl rt">  6.58</td>
</tr></table>
<span class=inst><a href="mod567_5.html#inst_tag_95319_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rstn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.86</td>
<td class="s0 cl rt">  6.58</td>
</tr></table>
<span class=inst><a href="mod567_6.html#inst_tag_95320_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_actn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.86</td>
<td class="s0 cl rt">  6.58</td>
</tr></table>
<span class=inst><a href="mod567_8.html#inst_tag_95346_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.86</td>
<td class="s0 cl rt">  6.58</td>
</tr></table>
<span class=inst><a href="mod567_14.html#inst_tag_95403_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.86</td>
<td class="s0 cl rt">  6.58</td>
</tr></table>
<span class=inst><a href="mod567_20.html#inst_tag_95460_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.86</td>
<td class="s0 cl rt">  6.58</td>
</tr></table>
<span class=inst><a href="mod567_25.html#inst_tag_95517_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cslvl_data</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">76</td>
<td class="rt">5</td>
<td class="rt">6.58  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">38</td>
<td class="rt">3</td>
<td class="rt">7.89  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">38</td>
<td class="rt">2</td>
<td class="rt">5.26  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">34</td>
<td class="rt">5</td>
<td class="rt">14.71 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">3</td>
<td class="rt">17.65 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">42</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="209195911"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=3,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s1 cl rt"> 13.89</td>
</tr></table>
<span class=inst><a href="mod567_1.html#inst_tag_95272_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_io_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s1 cl rt"> 13.89</td>
</tr></table>
<span class=inst><a href="mod567_3.html#inst_tag_95297_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s1 cl rt"> 13.89</td>
</tr></table>
<span class=inst><a href="mod567_6.html#inst_tag_95328_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s1 cl rt"> 13.89</td>
</tr></table>
<span class=inst><a href="mod567_10.html#inst_tag_95368_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s1 cl rt"> 13.89</td>
</tr></table>
<span class=inst><a href="mod567_11.html#inst_tag_95372_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s1 cl rt"> 13.89</td>
</tr></table>
<span class=inst><a href="mod567_16.html#inst_tag_95425_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s1 cl rt"> 13.89</td>
</tr></table>
<span class=inst><a href="mod567_16.html#inst_tag_95429_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s1 cl rt"> 13.89</td>
</tr></table>
<span class=inst><a href="mod567_22.html#inst_tag_95482_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s1 cl rt"> 13.89</td>
</tr></table>
<span class=inst><a href="mod567_22.html#inst_tag_95486_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s1 cl rt"> 13.89</td>
</tr></table>
<span class=inst><a href="mod567_27.html#inst_tag_95539_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s1 cl rt"> 13.89</td>
</tr></table>
<span class=inst><a href="mod567_28.html#inst_tag_95543_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_drvsel</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">5</td>
<td class="rt">13.89 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">3</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1102682249"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=5,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.64</td>
<td class="s0 cl rt">  8.93</td>
</tr></table>
<span class=inst><a href="mod567_3.html#inst_tag_95299_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.64</td>
<td class="s0 cl rt">  8.93</td>
</tr></table>
<span class=inst><a href="mod567_7.html#inst_tag_95330_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.64</td>
<td class="s0 cl rt">  8.93</td>
</tr></table>
<span class=inst><a href="mod567_11.html#inst_tag_95374_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.64</td>
<td class="s0 cl rt">  8.93</td>
</tr></table>
<span class=inst><a href="mod567_17.html#inst_tag_95431_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.64</td>
<td class="s0 cl rt">  8.93</td>
</tr></table>
<span class=inst><a href="mod567_22.html#inst_tag_95488_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.64</td>
<td class="s0 cl rt">  8.93</td>
</tr></table>
<span class=inst><a href="mod567_28.html#inst_tag_95545_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_limit</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">56</td>
<td class="rt">5</td>
<td class="rt">8.93  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">3</td>
<td class="rt">10.71 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">2</td>
<td class="rt">7.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">26</td>
<td class="rt">5</td>
<td class="rt">19.23 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">3</td>
<td class="rt">23.08 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">2</td>
<td class="rt">15.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="944545452"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=84,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.86</td>
<td class="s0 cl rt">  0.59</td>
</tr></table>
<span class=inst><a href="mod567_4.html#inst_tag_95307_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.86</td>
<td class="s0 cl rt">  0.59</td>
</tr></table>
<span class=inst><a href="mod567_4.html#inst_tag_95308_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.86</td>
<td class="s0 cl rt">  0.59</td>
</tr></table>
<span class=inst><a href="mod567_7.html#inst_tag_95338_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.86</td>
<td class="s0 cl rt">  0.59</td>
</tr></table>
<span class=inst><a href="mod567_7.html#inst_tag_95339_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">846</td>
<td class="rt">5</td>
<td class="rt">0.59  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">423</td>
<td class="rt">3</td>
<td class="rt">0.71  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">423</td>
<td class="rt">2</td>
<td class="rt">0.47  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">342</td>
<td class="rt">5</td>
<td class="rt">1.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">171</td>
<td class="rt">3</td>
<td class="rt">1.75  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">171</td>
<td class="rt">2</td>
<td class="rt">1.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">504</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">252</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">252</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[83:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[83:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[83:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[83:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[83:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="684290427"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=1,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 97.92</td>
<td class="s9 cl rt"> 93.75</td>
</tr></table>
<span class=inst><a href="mod567_0.html#inst_tag_95260_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_ctl_blk.comp2phyclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_0.html#inst_tag_95261_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklocken</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_0.html#inst_tag_95262_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr4_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_0.html#inst_tag_95263_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr3_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_0.html#inst_tag_95264_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr4_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_0.html#inst_tag_95265_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr3_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_0.html#inst_tag_95266_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_rank</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_0.html#inst_tag_95267_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_chan</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_1.html#inst_tag_95270_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_1.html#inst_tag_95271_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_start</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 97.92</td>
<td class="s9 cl rt"> 93.75</td>
</tr></table>
<span class=inst><a href="mod567_1.html#inst_tag_95278_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_1.html#inst_tag_95279_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_2.html#inst_tag_95281_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_srst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_2.html#inst_tag_95282_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rn_calvl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_2.html#inst_tag_95283_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_ctrl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_3.html#inst_tag_95292_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_byp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_3.html#inst_tag_95294_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_3.html#inst_tag_95295_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_3.html#inst_tag_95296_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_3.html#inst_tag_95298_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_e_cmos</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_4.html#inst_tag_95300_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_4.html#inst_tag_95301_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefen_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_4.html#inst_tag_95303_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_4.html#inst_tag_95304_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_result</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_5.html#inst_tag_95310_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_5.html#inst_tag_95311_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ovlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_5.html#inst_tag_95312_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_unlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_5.html#inst_tag_95313_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rn_calvl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_5.html#inst_tag_95314_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_ctrl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_6.html#inst_tag_95323_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_byp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_6.html#inst_tag_95325_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_6.html#inst_tag_95326_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_6.html#inst_tag_95327_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_6.html#inst_tag_95329_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_e_cmos</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_7.html#inst_tag_95331_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_7.html#inst_tag_95332_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefen_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_7.html#inst_tag_95334_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_7.html#inst_tag_95335_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_result</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_8.html#inst_tag_95341_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_8.html#inst_tag_95342_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ovlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_8.html#inst_tag_95343_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_unlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_8.html#inst_tag_95344_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_8.html#inst_tag_95345_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_8.html#inst_tag_95347_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_8.html#inst_tag_95349_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_9.html#inst_tag_95350_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_9.html#inst_tag_95352_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_9.html#inst_tag_95354_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_9.html#inst_tag_95358_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_9.html#inst_tag_95359_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_10.html#inst_tag_95361_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_10.html#inst_tag_95362_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_10.html#inst_tag_95364_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_10.html#inst_tag_95366_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_10.html#inst_tag_95367_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_10.html#inst_tag_95369_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_11.html#inst_tag_95370_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_11.html#inst_tag_95371_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_11.html#inst_tag_95373_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_11.html#inst_tag_95375_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_11.html#inst_tag_95376_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_11.html#inst_tag_95377_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_11.html#inst_tag_95379_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_12.html#inst_tag_95380_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_12.html#inst_tag_95382_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_12.html#inst_tag_95383_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_12.html#inst_tag_95384_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_13.html#inst_tag_95390_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_13.html#inst_tag_95392_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_13.html#inst_tag_95394_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_13.html#inst_tag_95396_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_13.html#inst_tag_95398_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_13.html#inst_tag_95399_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_14.html#inst_tag_95400_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_14.html#inst_tag_95401_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_14.html#inst_tag_95402_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_14.html#inst_tag_95404_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_14.html#inst_tag_95406_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_14.html#inst_tag_95407_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_14.html#inst_tag_95409_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_15.html#inst_tag_95411_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_15.html#inst_tag_95415_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_15.html#inst_tag_95416_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_15.html#inst_tag_95418_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_15.html#inst_tag_95419_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_16.html#inst_tag_95421_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_16.html#inst_tag_95423_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_16.html#inst_tag_95424_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_16.html#inst_tag_95426_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_16.html#inst_tag_95427_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_16.html#inst_tag_95428_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_17.html#inst_tag_95430_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_17.html#inst_tag_95432_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_17.html#inst_tag_95433_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_17.html#inst_tag_95434_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_17.html#inst_tag_95436_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_17.html#inst_tag_95437_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_17.html#inst_tag_95439_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_18.html#inst_tag_95440_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_18.html#inst_tag_95441_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_18.html#inst_tag_95447_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_18.html#inst_tag_95449_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_19.html#inst_tag_95451_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_19.html#inst_tag_95453_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_19.html#inst_tag_95455_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_19.html#inst_tag_95456_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_19.html#inst_tag_95457_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_19.html#inst_tag_95458_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_19.html#inst_tag_95459_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_20.html#inst_tag_95461_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_20.html#inst_tag_95463_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_20.html#inst_tag_95464_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_20.html#inst_tag_95466_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_20.html#inst_tag_95468_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_21.html#inst_tag_95472_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_21.html#inst_tag_95473_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_21.html#inst_tag_95475_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_21.html#inst_tag_95476_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_21.html#inst_tag_95478_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_22.html#inst_tag_95480_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_22.html#inst_tag_95481_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_22.html#inst_tag_95483_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_22.html#inst_tag_95484_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_22.html#inst_tag_95485_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_22.html#inst_tag_95487_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_22.html#inst_tag_95489_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_23.html#inst_tag_95490_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_23.html#inst_tag_95491_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_23.html#inst_tag_95493_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_23.html#inst_tag_95494_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_23.html#inst_tag_95496_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_23.html#inst_tag_95497_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_23.html#inst_tag_95498_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_24.html#inst_tag_95504_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_24.html#inst_tag_95506_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_24.html#inst_tag_95508_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_25.html#inst_tag_95510_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_25.html#inst_tag_95512_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_25.html#inst_tag_95513_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_25.html#inst_tag_95514_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_25.html#inst_tag_95515_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_25.html#inst_tag_95516_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_25.html#inst_tag_95518_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_26.html#inst_tag_95520_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_26.html#inst_tag_95521_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_26.html#inst_tag_95523_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_26.html#inst_tag_95525_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_26.html#inst_tag_95529_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_27.html#inst_tag_95530_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_27.html#inst_tag_95532_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_27.html#inst_tag_95533_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_27.html#inst_tag_95535_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_27.html#inst_tag_95537_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_27.html#inst_tag_95538_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_28.html#inst_tag_95540_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_28.html#inst_tag_95541_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_28.html#inst_tag_95542_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_28.html#inst_tag_95544_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_28.html#inst_tag_95546_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_28.html#inst_tag_95547_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_28.html#inst_tag_95548_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_29.html#inst_tag_95550_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_29.html#inst_tag_95551_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_29.html#inst_tag_95553_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_29.html#inst_tag_95554_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_29.html#inst_tag_95555_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_30.html#inst_tag_95561_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_30.html#inst_tag_95563_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_30.html#inst_tag_95565_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_30.html#inst_tag_95567_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_30.html#inst_tag_95569_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_31.html#inst_tag_95570_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_31.html#inst_tag_95571_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_31.html#inst_tag_95573_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_31.html#inst_tag_95575_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_3</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_31.html#inst_tag_95577_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_5</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_31.html#inst_tag_95579_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_7</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_32.html#inst_tag_95581_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_9</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_32.html#inst_tag_95583_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_32.html#inst_tag_95585_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_32.html#inst_tag_95587_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_32.html#inst_tag_95589_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_17</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_33.html#inst_tag_95591_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_19</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_33.html#inst_tag_95593_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_21</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_33.html#inst_tag_95595_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_23</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_33.html#inst_tag_95597_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_25</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_33.html#inst_tag_95599_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_27</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_34.html#inst_tag_95601_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_29</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_34.html#inst_tag_95603_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_31</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_34.html#inst_tag_95605_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_33</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_34.html#inst_tag_95607_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_35</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_34.html#inst_tag_95609_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_37</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_35.html#inst_tag_95611_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_39</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_35.html#inst_tag_95613_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_41</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_35.html#inst_tag_95615_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_43</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_35.html#inst_tag_95617_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_45</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_35.html#inst_tag_95619_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_47</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_36.html#inst_tag_95621_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_49</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_36.html#inst_tag_95623_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_51</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_36.html#inst_tag_95625_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_full_state_53</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_36.html#inst_tag_95627_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_empty_state_55</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_36.html#inst_tag_95629_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_full_state_57</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_37.html#inst_tag_95631_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_empty_state_59</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_37.html#inst_tag_95633_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_full_state_61</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_37.html#inst_tag_95635_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_empty_state_63</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_37.html#inst_tag_95637_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_full_state_65</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_37.html#inst_tag_95639_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_empty_state_67</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_38.html#inst_tag_95641_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_69</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_38.html#inst_tag_95643_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_71</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_38.html#inst_tag_95645_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_73</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_38.html#inst_tag_95647_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_75</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_38.html#inst_tag_95649_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_77</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_39.html#inst_tag_95651_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_79</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_39.html#inst_tag_95653_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_81</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_39.html#inst_tag_95655_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_83</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_39.html#inst_tag_95657_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_85</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_39.html#inst_tag_95659_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_87</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_40.html#inst_tag_95661_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_89</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_40.html#inst_tag_95663_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_91</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_40.html#inst_tag_95665_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_93</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_40.html#inst_tag_95667_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_95</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_40.html#inst_tag_95669_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_97</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_41.html#inst_tag_95671_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_99</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.08</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod567_41.html#inst_tag_95673_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_101</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod567_41.html#inst_tag_95675_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_103</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">16</td>
<td class="rt">15</td>
<td class="rt">93.75 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ff_chain_reg1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>din_src_ff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="598058230"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=6,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_3.html#inst_tag_95293_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_clk_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_4.html#inst_tag_95302_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefset_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_6.html#inst_tag_95324_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_clk_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_7.html#inst_tag_95333_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefset_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_8.html#inst_tag_95348_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_10.html#inst_tag_95360_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_12.html#inst_tag_95386_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_12.html#inst_tag_95387_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_13.html#inst_tag_95395_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_14.html#inst_tag_95405_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_15.html#inst_tag_95417_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_18.html#inst_tag_95443_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_18.html#inst_tag_95444_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_19.html#inst_tag_95452_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_20.html#inst_tag_95462_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_21.html#inst_tag_95474_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_24.html#inst_tag_95500_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_24.html#inst_tag_95501_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_24.html#inst_tag_95509_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_25.html#inst_tag_95519_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_27.html#inst_tag_95531_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_29.html#inst_tag_95557_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_29.html#inst_tag_95558_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.19</td>
<td class="s0 cl rt">  7.58</td>
</tr></table>
<span class=inst><a href="mod567_30.html#inst_tag_95566_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dti_vref_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">66</td>
<td class="rt">5</td>
<td class="rt">7.58  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">33</td>
<td class="rt">3</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">33</td>
<td class="rt">2</td>
<td class="rt">6.06  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">5</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">3</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1924263987"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=14,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.81</td>
<td class="s0 cl rt">  3.42</td>
</tr></table>
<span class=inst><a href="mod567_2.html#inst_tag_95284_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.81</td>
<td class="s0 cl rt">  3.42</td>
</tr></table>
<span class=inst><a href="mod567_2.html#inst_tag_95286_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cke_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.81</td>
<td class="s0 cl rt">  3.42</td>
</tr></table>
<span class=inst><a href="mod567_4.html#inst_tag_95309_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.81</td>
<td class="s0 cl rt">  3.42</td>
</tr></table>
<span class=inst><a href="mod567_5.html#inst_tag_95315_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.81</td>
<td class="s0 cl rt">  3.42</td>
</tr></table>
<span class=inst><a href="mod567_5.html#inst_tag_95317_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cke_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.81</td>
<td class="s0 cl rt">  3.42</td>
</tr></table>
<span class=inst><a href="mod567_8.html#inst_tag_95340_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">146</td>
<td class="rt">5</td>
<td class="rt">3.42  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">73</td>
<td class="rt">3</td>
<td class="rt">4.11  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">73</td>
<td class="rt">2</td>
<td class="rt">2.74  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">62</td>
<td class="rt">5</td>
<td class="rt">8.06  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">31</td>
<td class="rt">3</td>
<td class="rt">9.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">31</td>
<td class="rt">2</td>
<td class="rt">6.45  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">84</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">42</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">42</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="295428108"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=8,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_3.html#inst_tag_95291_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_bypc</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_6.html#inst_tag_95322_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_bypc</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_9.html#inst_tag_95353_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_9.html#inst_tag_95356_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_10.html#inst_tag_95365_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_11.html#inst_tag_95378_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_12.html#inst_tag_95381_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_12.html#inst_tag_95388_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_13.html#inst_tag_95391_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_13.html#inst_tag_95393_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_13.html#inst_tag_95397_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_15.html#inst_tag_95410_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_15.html#inst_tag_95413_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_16.html#inst_tag_95422_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_17.html#inst_tag_95435_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_17.html#inst_tag_95438_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_18.html#inst_tag_95445_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_18.html#inst_tag_95448_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_19.html#inst_tag_95450_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_19.html#inst_tag_95454_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_20.html#inst_tag_95467_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_21.html#inst_tag_95470_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_21.html#inst_tag_95479_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_23.html#inst_tag_95492_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_23.html#inst_tag_95495_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_24.html#inst_tag_95502_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_24.html#inst_tag_95505_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_24.html#inst_tag_95507_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_25.html#inst_tag_95511_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_26.html#inst_tag_95524_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_26.html#inst_tag_95527_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_27.html#inst_tag_95536_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_28.html#inst_tag_95549_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_29.html#inst_tag_95552_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_29.html#inst_tag_95559_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_30.html#inst_tag_95562_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_30.html#inst_tag_95564_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.60</td>
<td class="s0 cl rt">  5.81</td>
</tr></table>
<span class=inst><a href="mod567_30.html#inst_tag_95568_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dq</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">86</td>
<td class="rt">5</td>
<td class="rt">5.81  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">43</td>
<td class="rt">3</td>
<td class="rt">6.98  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">43</td>
<td class="rt">2</td>
<td class="rt">4.65  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">5</td>
<td class="rt">13.16 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">48</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1798636453"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=133,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.79</td>
<td class="s0 cl rt">  0.37</td>
</tr></table>
<span class=inst><a href="mod567_2.html#inst_tag_95285_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.79</td>
<td class="s0 cl rt">  0.37</td>
</tr></table>
<span class=inst><a href="mod567_5.html#inst_tag_95316_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1336</td>
<td class="rt">5</td>
<td class="rt">0.37  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">668</td>
<td class="rt">3</td>
<td class="rt">0.45  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">668</td>
<td class="rt">2</td>
<td class="rt">0.30  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">538</td>
<td class="rt">5</td>
<td class="rt">0.93  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">269</td>
<td class="rt">3</td>
<td class="rt">1.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">269</td>
<td class="rt">2</td>
<td class="rt">0.74  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">798</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">399</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">399</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[132:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[132:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[132:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[132:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[132:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1405312371"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=9,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.40</td>
<td class="s0 cl rt">  5.21</td>
</tr></table>
<span class=inst><a href="mod567_9.html#inst_tag_95355_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.40</td>
<td class="s0 cl rt">  5.21</td>
</tr></table>
<span class=inst><a href="mod567_15.html#inst_tag_95412_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.40</td>
<td class="s0 cl rt">  5.21</td>
</tr></table>
<span class=inst><a href="mod567_20.html#inst_tag_95469_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.40</td>
<td class="s0 cl rt">  5.21</td>
</tr></table>
<span class=inst><a href="mod567_26.html#inst_tag_95526_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">5</td>
<td class="rt">5.21  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">3</td>
<td class="rt">6.25  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">2</td>
<td class="rt">4.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">42</td>
<td class="rt">5</td>
<td class="rt">11.90 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">3</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">54</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">27</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">27</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="231540938"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=28,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.25</td>
<td class="s0 cl rt">  1.75</td>
</tr></table>
<span class=inst><a href="mod567_3.html#inst_tag_95290_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ba_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.25</td>
<td class="s0 cl rt">  1.75</td>
</tr></table>
<span class=inst><a href="mod567_6.html#inst_tag_95321_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ba_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">286</td>
<td class="rt">5</td>
<td class="rt">1.75  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">143</td>
<td class="rt">3</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">143</td>
<td class="rt">2</td>
<td class="rt">1.40  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">118</td>
<td class="rt">5</td>
<td class="rt">4.24  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">59</td>
<td class="rt">3</td>
<td class="rt">5.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">59</td>
<td class="rt">2</td>
<td class="rt">3.39  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">168</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">84</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">84</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="669962830"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=24,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.34</td>
<td class="s0 cl rt">  2.03</td>
</tr></table>
<span class=inst><a href="mod567_4.html#inst_tag_95305_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.34</td>
<td class="s0 cl rt">  2.03</td>
</tr></table>
<span class=inst><a href="mod567_7.html#inst_tag_95336_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_status</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">123</td>
<td class="rt">3</td>
<td class="rt">2.44  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">123</td>
<td class="rt">2</td>
<td class="rt">1.63  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">102</td>
<td class="rt">5</td>
<td class="rt">4.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">3.92  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">72</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">72</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1838031790"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=64,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.92</td>
<td class="s0 cl rt">  0.77</td>
</tr></table>
<span class=inst><a href="mod567_9.html#inst_tag_95351_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.92</td>
<td class="s0 cl rt">  0.77</td>
</tr></table>
<span class=inst><a href="mod567_9.html#inst_tag_95357_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.92</td>
<td class="s0 cl rt">  0.77</td>
</tr></table>
<span class=inst><a href="mod567_12.html#inst_tag_95389_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.92</td>
<td class="s0 cl rt">  0.77</td>
</tr></table>
<span class=inst><a href="mod567_14.html#inst_tag_95408_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.92</td>
<td class="s0 cl rt">  0.77</td>
</tr></table>
<span class=inst><a href="mod567_15.html#inst_tag_95414_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.92</td>
<td class="s0 cl rt">  0.77</td>
</tr></table>
<span class=inst><a href="mod567_18.html#inst_tag_95446_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.92</td>
<td class="s0 cl rt">  0.77</td>
</tr></table>
<span class=inst><a href="mod567_20.html#inst_tag_95465_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.92</td>
<td class="s0 cl rt">  0.77</td>
</tr></table>
<span class=inst><a href="mod567_21.html#inst_tag_95471_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.92</td>
<td class="s0 cl rt">  0.77</td>
</tr></table>
<span class=inst><a href="mod567_24.html#inst_tag_95503_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.92</td>
<td class="s0 cl rt">  0.77</td>
</tr></table>
<span class=inst><a href="mod567_26.html#inst_tag_95522_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.92</td>
<td class="s0 cl rt">  0.77</td>
</tr></table>
<span class=inst><a href="mod567_26.html#inst_tag_95528_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.92</td>
<td class="s0 cl rt">  0.77</td>
</tr></table>
<span class=inst><a href="mod567_30.html#inst_tag_95560_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">646</td>
<td class="rt">5</td>
<td class="rt">0.77  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">323</td>
<td class="rt">3</td>
<td class="rt">0.93  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">323</td>
<td class="rt">2</td>
<td class="rt">0.62  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">262</td>
<td class="rt">5</td>
<td class="rt">1.91  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">3</td>
<td class="rt">2.29  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">2</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">384</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">192</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">192</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1909936390"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=2,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_0.html#inst_tag_95268_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_chanen</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_0.html#inst_tag_95269_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ranken</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_1.html#inst_tag_95274_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_clk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_1.html#inst_tag_95276_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_clk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_1.html#inst_tag_95277_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_freq_ratio</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_4.html#inst_tag_95306_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_7.html#inst_tag_95337_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_10.html#inst_tag_95363_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_12.html#inst_tag_95385_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_16.html#inst_tag_95420_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_18.html#inst_tag_95442_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_21.html#inst_tag_95477_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_23.html#inst_tag_95499_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_27.html#inst_tag_95534_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.08</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod567_29.html#inst_tag_95556_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">26</td>
<td class="rt">5</td>
<td class="rt">19.23 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">3</td>
<td class="rt">23.08 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">2</td>
<td class="rt">15.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1491544568"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=4,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_31.html#inst_tag_95572_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_31.html#inst_tag_95574_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_2</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_31.html#inst_tag_95576_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_4</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_31.html#inst_tag_95578_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_6</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_32.html#inst_tag_95580_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_8</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_32.html#inst_tag_95582_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_10</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_32.html#inst_tag_95584_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_12</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_32.html#inst_tag_95586_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_32.html#inst_tag_95588_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_16</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_33.html#inst_tag_95590_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_18</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_33.html#inst_tag_95592_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_20</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_33.html#inst_tag_95594_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_22</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_33.html#inst_tag_95596_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_24</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_33.html#inst_tag_95598_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_26</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_34.html#inst_tag_95600_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_28</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_34.html#inst_tag_95602_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_30</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_34.html#inst_tag_95604_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_32</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_34.html#inst_tag_95606_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_34</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_34.html#inst_tag_95608_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_36</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_35.html#inst_tag_95610_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_38</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_35.html#inst_tag_95612_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_40</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_35.html#inst_tag_95614_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_42</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_35.html#inst_tag_95616_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_44</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_35.html#inst_tag_95618_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_46</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_36.html#inst_tag_95620_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_48</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_36.html#inst_tag_95622_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_50</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_36.html#inst_tag_95624_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_ptr_52</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_36.html#inst_tag_95626_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_ptr_54</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_36.html#inst_tag_95628_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_ptr_56</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_37.html#inst_tag_95630_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_ptr_58</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_37.html#inst_tag_95632_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_ptr_60</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_37.html#inst_tag_95634_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_ptr_62</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_37.html#inst_tag_95636_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_ptr_64</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_37.html#inst_tag_95638_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_ptr_66</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_38.html#inst_tag_95640_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_68</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_38.html#inst_tag_95642_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_70</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_38.html#inst_tag_95644_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_72</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_38.html#inst_tag_95646_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_74</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_38.html#inst_tag_95648_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_76</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_39.html#inst_tag_95650_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_78</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_39.html#inst_tag_95652_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_80</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_39.html#inst_tag_95654_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_82</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_39.html#inst_tag_95656_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_84</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_39.html#inst_tag_95658_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_86</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_40.html#inst_tag_95660_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_88</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_40.html#inst_tag_95662_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_90</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_40.html#inst_tag_95664_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_92</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_40.html#inst_tag_95666_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_94</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_40.html#inst_tag_95668_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_96</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_41.html#inst_tag_95670_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_98</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_41.html#inst_tag_95672_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_100</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.29</td>
<td class="s1 cl rt"> 10.87</td>
</tr></table>
<span class=inst><a href="mod567_41.html#inst_tag_95674_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_102</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">46</td>
<td class="rt">5</td>
<td class="rt">10.87 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">23</td>
<td class="rt">3</td>
<td class="rt">13.04 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>ff_chain_reg0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ff_chain_reg1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>din_src_ff[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="450690191"></a>
<a href="mod567.html" >dti_cdc_data_sync_gf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
