{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676530965276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676530965284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 23:02:45 2023 " "Processing started: Wed Feb 15 23:02:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676530965284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676530965284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpen312_lab2_a -c cpen312_lab2_a " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpen312_lab2_a -c cpen312_lab2_a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676530965284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676530965722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676530965722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vec_to_nibs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vec_to_nibs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vec_to_nibs-a " "Found design unit 1: vec_to_nibs-a" {  } { { "vec_to_nibs.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a_4bit/vec_to_nibs.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676530974019 ""} { "Info" "ISGN_ENTITY_NAME" "1 vec_to_nibs " "Found entity 1: vec_to_nibs" {  } { { "vec_to_nibs.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a_4bit/vec_to_nibs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676530974019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676530974019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdto7seg-a " "Found design unit 1: bcdto7seg-a" {  } { { "BCDto7Seg.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a_4bit/BCDto7Seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676530974021 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdto7seg " "Found entity 1: bcdto7seg" {  } { { "BCDto7Seg.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a_4bit/BCDto7Seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676530974021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676530974021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_4bit-a " "Found design unit 1: latch_4bit-a" {  } { { "latch_8bit.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a_4bit/latch_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676530974023 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_4bit " "Found entity 1: latch_4bit" {  } { { "latch_8bit.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a_4bit/latch_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676530974023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676530974023 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \";\" bcd_addsub.vhd(63) " "VHDL syntax error at bcd_addsub.vhd(63) near text \"else\";  expecting \";\"" {  } { { "bcd_addsub.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a_4bit/bcd_addsub.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676530974025 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" bcd_addsub.vhd(71) " "VHDL syntax error at bcd_addsub.vhd(71) near text \"process\";  expecting \"if\"" {  } { { "bcd_addsub.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a_4bit/bcd_addsub.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676530974025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_addsub.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bcd_addsub.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676530974025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen312_lab2_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpen312_lab2_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpen312_lab2_a-Behavioral " "Found design unit 1: cpen312_lab2_a-Behavioral" {  } { { "cpen312_lab2_a.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a_4bit/cpen312_lab2_a.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676530974027 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpen312_lab2_a " "Found entity 1: cpen312_lab2_a" {  } { { "cpen312_lab2_a.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/cpen312_lab2_a_4bit/cpen312_lab2_a.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676530974027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676530974027 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676530974111 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 15 23:02:54 2023 " "Processing ended: Wed Feb 15 23:02:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676530974111 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676530974111 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676530974111 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676530974111 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676530974704 ""}
