// Seed: 146419276
module module_0 (
    output wor id_0,
    input supply0 id_1
);
  assign id_0 = -1;
  wire id_3;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output tri id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri1 id_5,
    output tri id_6,
    output wor id_7,
    output logic id_8,
    output supply1 id_9,
    input supply1 id_10
);
  for (id_12 = id_1++ ^ id_4 ^ (1); id_10; id_8 = id_4) begin : LABEL_0
    assign id_9 = ~1;
    if (-1) assign id_2 = id_0;
    else wire id_13;
  end
  module_0 modCall_1 (
      id_5,
      id_4
  );
  parameter id_14 = 1;
endmodule
