// Seed: 2445371046
module module_3 (
    id_1,
    module_0,
    id_2
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  module_0(
      id_4, id_4, id_5
  );
endmodule
module module_2 (
    input tri  id_0,
    input tri  id_1,
    input wand id_2
);
  wire id_4 = (id_4);
  always @(negedge !id_4 == 1) begin
    disable id_5;
  end
  module_0(
      id_4, id_4, id_4
  );
endmodule
