{"Moon-Jung Chung": [0.9994046837091446, ["An Object-Oriented VHDL Design Environment", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1145/123186.123328", "dac", 1990]], "Sangchul Kim": [0.9991318136453629, ["An Object-Oriented VHDL Design Environment", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1145/123186.123328", "dac", 1990]], "Nam Sung Woo": [0.9872660338878632, ["A Global, Dynamic Register Allocation and Binding for a Data Path Synthesis System", ["Nam Sung Woo"], "https://doi.org/10.1145/123186.123384", "dac", 1990]], "Eun Sei Park": [0.5749551877379417, ["An Efficient Delay Test Generation System for Combinational Logic Circuits", ["Eun Sei Park", "M. Ray Mercer"], "https://doi.org/10.1145/123186.123390", "dac", 1990]], "Hyung Ki Lee": [0.9998379498720169, ["SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits", ["Hyung Ki Lee", "Dong Sam Ha"], "https://doi.org/10.1145/123186.123432", "dac", 1990]], "Dong Sam Ha": [0.8138713240623474, ["SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits", ["Hyung Ki Lee", "Dong Sam Ha"], "https://doi.org/10.1145/123186.123432", "dac", 1990]], "J. Y. Lee": [0.5, ["A Fault Analysis Method for Synchronous Sequential Circuits", ["T. Y. Kuo", "J. Y. Lee", "J. F. Wang"], "https://doi.org/10.1145/123186.123455", "dac", 1990]], "J. F. Wang": [0.5, ["A Fault Analysis Method for Synchronous Sequential Circuits", ["T. Y. Kuo", "J. Y. Lee", "J. F. Wang"], "https://doi.org/10.1145/123186.123455", "dac", 1990]]}