// UART IP Library Registers
// KRISHNA PATEL

//-----------------------------------------------------------------------------
// Hardware Target
//-----------------------------------------------------------------------------

// Target Platform: DE1-SoC Board
// Target uC:       -
// System Clock:    -

// Hardware configuration:
// UART IP core connected to light-weight Avalon bus

//-----------------------------------------------------------------------------
// Device includes, defines, and assembler directives
//-----------------------------------------------------------------------------

#ifndef UART_REGS_H_
#define UART_REGS_H_

#define OFS_UART_DATA             0
#define OFS_UART_STATUS           1
#define OFS_UART_CONTROL          2
#define OFS_UART_BRD		      3

#define UART_SPAN_IN_BYTES 32


#endif

