// Seed: 1895584976
module module_0 (
    input id_0,
    input id_1,
    input logic id_2
);
  always @(posedge 1) if (id_0 * id_1) id_3 <= id_1;
  type_8 id_4 (
      .id_0(id_3),
      .id_1(id_2),
      .id_2(1),
      .id_3(1)
  );
  logic id_5;
  logic id_6;
endmodule
