var pairs =
{
"syn_multstyle":{"hdl":1,"values":1,"block_mult":1,"logic":1,"instance":1,"string":1,"mout":1}
,"hdl":{"attribute":1}
,"attribute":{"specifies":1,"applies":1,"syn_multstyle":1}
,"specifies":{"whether":1}
,"whether":{"multipliers":1}
,"multipliers":{"implemented":1,"dedicated":1}
,"implemented":{"dedicated":1}
,"dedicated":{"hardware":1}
,"hardware":{"blocks":1}
,"blocks":{"logic":1,"dsp":1,"device":1}
,"block_mult":{"logic":1,"implements":1,"end":1}
,"value":{"description":1,"logic":1}
,"description":{"default":1}
,"implements":{"multipliers":1}
,"dsp":{"blocks":1}
,"applies":{"families":1}
,"families":{"dsp":1}
,"device":{"override":1}
,"override":{"behavior":1}
,"behavior":{"specify":1}
,"specify":{"value":1}
,"verilog":{"syntax":1,"example":1}
,"input":{"net":1,"7:0":1,"rst":1,"clk":1}
,"net":{"synthesis":1}
,"synthesis":{"syn_multstyle":1}
,"module":{"syn_multstyle1":1}
,"7:0":{"in1":1,"in2":1,"temp1":1}
,"output":{"15:0":1}
,"15:0":{"result":1,"product":1}
,"reg":{"7:0":1,"15:0":1}
,"temp1":{"temp2":1,"\u0027b0":1,"in1":1}
,"wire":{"15:0":1}
,"product":{"synthesis":1,"temp1":1}
,"always@":{"posedge":1}
,"posedge":{"clk":1}
,"clk":{"negedge":1,"std_logic":1,"begin":1}
,"negedge":{"rst":1}
,"temp2":{"\u0027b0":1,"in2":1}
,"assign":{"product":1}
,"result":{"\u0027b0":1,"product":1}
,"vhdl":{"syntax":1,"example":1}
,"instance":{"signal":1}
,"signal":{"block_mult":1,"mout_s":1,"reg1_ina":1,"reg1_inb":1,"reg_mout":1,"inb":1}
,"library":{"ieee":1}
,"entity":{"mac_ecp4_m5678_09x09_ir_or_bit_up":1}
,"mac_ecp4_m5678_09x09_ir_or_bit_up":{"generic":1}
,"generic":{"widtha":1}
,"widtha":{"natural":1,"widthb":1,"signal":1}
,"widthb":{"natural":1,"signal":1}
,"ina":{"std_logic_vector":1}
,"std_logic_vector":{"widtha":1,"widthb":1}
,"inb_0":{"std_logic":1}
,"inb_1":{"std_logic":1,"inb_0":1}
,"inb_2":{"std_logic":1,"inb_1":1}
,"inb_3":{"std_logic":1,"inb_2":1}
,"inb_4":{"std_logic":1,"inb_3":1}
,"inb_5":{"std_logic":1,"inb_4":1}
,"inb_6":{"std_logic":1,"inb_5":1}
,"inb_7":{"std_logic":1,"inb_6":1}
,"inb_8":{"std_logic":1,"inb_7":1}
,"mout":{"std_logic_vector":1,"signal":1,"mout_s":1}
,"end":{"mac_ecp4_m5678_09x09_ir_or_bit_up":1,"process":1,"rtl":1}
,"architecture":{"rtl":1}
,"rtl":{"mac_ecp4_m5678_09x09_ir_or_bit_up":1}
,"mout_s":{"std_logic_vector":1,"reg_mout":1}
,"reg1_ina":{"std_logic_vector":1,"reg1_inb":1,"ina":1}
,"reg1_inb":{"std_logic_vector":1,"mout_s":1,"inb":1}
,"reg_mout":{"std_logic_vector":1,"reg1_ina":1}
,"inb":{"std_logic_vector":1,"inb_8":1}
,"process":{"clk":1}
,"rising_edge":{"clk":1}
}
;Search.control.loadWordPairs(pairs);
