Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9901e1fb571e4fd598570c97afbdfac1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot fc_layer_tb_behav xil_defaultlib.fc_layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fc_layer_sv
Compiling module xil_defaultlib.fc_node(INPUT_LAYER_HEIGHT=3)
Compiling module xil_defaultlib.fc_layer(INPUT_LAYER_HEIGHT=3,OU...
Compiling module xil_defaultlib.fc_layer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fc_layer_tb_behav
