-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tiled_conv_conv_7x7_Pipeline_ZERO_KERN_ZERO_HEIGHT_ZERO_WIDTH is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Y_buf_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_0_ce0 : OUT STD_LOGIC;
    Y_buf_0_we0 : OUT STD_LOGIC;
    Y_buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_1_ce0 : OUT STD_LOGIC;
    Y_buf_1_we0 : OUT STD_LOGIC;
    Y_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_2_ce0 : OUT STD_LOGIC;
    Y_buf_2_we0 : OUT STD_LOGIC;
    Y_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_3_ce0 : OUT STD_LOGIC;
    Y_buf_3_we0 : OUT STD_LOGIC;
    Y_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_4_ce0 : OUT STD_LOGIC;
    Y_buf_4_we0 : OUT STD_LOGIC;
    Y_buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_5_ce0 : OUT STD_LOGIC;
    Y_buf_5_we0 : OUT STD_LOGIC;
    Y_buf_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_6_ce0 : OUT STD_LOGIC;
    Y_buf_6_we0 : OUT STD_LOGIC;
    Y_buf_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_7_ce0 : OUT STD_LOGIC;
    Y_buf_7_we0 : OUT STD_LOGIC;
    Y_buf_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_8_ce0 : OUT STD_LOGIC;
    Y_buf_8_we0 : OUT STD_LOGIC;
    Y_buf_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_9_ce0 : OUT STD_LOGIC;
    Y_buf_9_we0 : OUT STD_LOGIC;
    Y_buf_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_10_ce0 : OUT STD_LOGIC;
    Y_buf_10_we0 : OUT STD_LOGIC;
    Y_buf_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_11_ce0 : OUT STD_LOGIC;
    Y_buf_11_we0 : OUT STD_LOGIC;
    Y_buf_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_12_ce0 : OUT STD_LOGIC;
    Y_buf_12_we0 : OUT STD_LOGIC;
    Y_buf_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_13_ce0 : OUT STD_LOGIC;
    Y_buf_13_we0 : OUT STD_LOGIC;
    Y_buf_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_14_ce0 : OUT STD_LOGIC;
    Y_buf_14_we0 : OUT STD_LOGIC;
    Y_buf_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_15_ce0 : OUT STD_LOGIC;
    Y_buf_15_we0 : OUT STD_LOGIC;
    Y_buf_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_16_ce0 : OUT STD_LOGIC;
    Y_buf_16_we0 : OUT STD_LOGIC;
    Y_buf_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_17_ce0 : OUT STD_LOGIC;
    Y_buf_17_we0 : OUT STD_LOGIC;
    Y_buf_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_18_ce0 : OUT STD_LOGIC;
    Y_buf_18_we0 : OUT STD_LOGIC;
    Y_buf_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Y_buf_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    Y_buf_19_ce0 : OUT STD_LOGIC;
    Y_buf_19_we0 : OUT STD_LOGIC;
    Y_buf_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of tiled_conv_conv_7x7_Pipeline_ZERO_KERN_ZERO_HEIGHT_ZERO_WIDTH is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv11_730 : STD_LOGIC_VECTOR (10 downto 0) := "11100110000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv10_1CC : STD_LOGIC_VECTOR (9 downto 0) := "0111001100";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln29_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln31_fu_469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_675 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln31_fu_563_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln31_reg_683 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_627_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_61_reg_687 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_cast1_fu_604_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ow_fu_126 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln33_fu_583_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal oh_fu_130 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln31_1_fu_571_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_fu_134 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln31_2_fu_484_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load_3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (9 downto 0);
    signal kernel_fu_138 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln29_1_fu_524_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten33_fu_142 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln29_1_fu_460_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten33_load : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln31_1_fu_478_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln29_fu_511_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln33_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_fu_535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_fu_517_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln29_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln31_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln31_fu_552_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_627_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_627_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_627_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_627_p00 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_627_p20 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component tiled_conv_mac_muladd_3ns_5ns_5ns_7_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component tiled_conv_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mac_muladd_3ns_5ns_5ns_7_1_1_U146 : component tiled_conv_mac_muladd_3ns_5ns_5ns_7_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 5,
        din2_WIDTH => 5,
        dout_WIDTH => 7)
    port map (
        din0 => grp_fu_627_p0,
        din1 => grp_fu_627_p1,
        din2 => grp_fu_627_p2,
        dout => grp_fu_627_p3);

    flow_control_loop_pipe_sequential_init_U : component tiled_conv_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten33_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln29_fu_454_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten33_fu_142 <= add_ln29_1_fu_460_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten33_fu_142 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln29_fu_454_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_134 <= select_ln31_2_fu_484_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_134 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    kernel_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    kernel_fu_138 <= ap_const_lv3_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    kernel_fu_138 <= select_ln29_1_fu_524_p3;
                end if;
            end if; 
        end if;
    end process;

    oh_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    oh_fu_130 <= ap_const_lv5_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    oh_fu_130 <= select_ln31_1_fu_571_p3;
                end if;
            end if; 
        end if;
    end process;

    ow_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    ow_fu_126 <= ap_const_lv5_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    ow_fu_126 <= add_ln33_fu_583_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                select_ln31_reg_683 <= select_ln31_fu_563_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_61_reg_687 <= grp_fu_627_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln29_fu_454_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln31_reg_675 <= icmp_ln31_fu_469_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Y_buf_0_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_0_ce0 <= ap_const_logic_1;
        else 
            Y_buf_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_0_d0 <= ap_const_lv16_0;

    Y_buf_0_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_0))) then 
            Y_buf_0_we0 <= ap_const_logic_1;
        else 
            Y_buf_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_10_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_10_ce0 <= ap_const_logic_1;
        else 
            Y_buf_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_10_d0 <= ap_const_lv16_0;

    Y_buf_10_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_A))) then 
            Y_buf_10_we0 <= ap_const_logic_1;
        else 
            Y_buf_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_11_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_11_ce0 <= ap_const_logic_1;
        else 
            Y_buf_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_11_d0 <= ap_const_lv16_0;

    Y_buf_11_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_B))) then 
            Y_buf_11_we0 <= ap_const_logic_1;
        else 
            Y_buf_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_12_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_12_ce0 <= ap_const_logic_1;
        else 
            Y_buf_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_12_d0 <= ap_const_lv16_0;

    Y_buf_12_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_C))) then 
            Y_buf_12_we0 <= ap_const_logic_1;
        else 
            Y_buf_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_13_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_13_ce0 <= ap_const_logic_1;
        else 
            Y_buf_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_13_d0 <= ap_const_lv16_0;

    Y_buf_13_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_D))) then 
            Y_buf_13_we0 <= ap_const_logic_1;
        else 
            Y_buf_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_14_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_14_ce0 <= ap_const_logic_1;
        else 
            Y_buf_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_14_d0 <= ap_const_lv16_0;

    Y_buf_14_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_E))) then 
            Y_buf_14_we0 <= ap_const_logic_1;
        else 
            Y_buf_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_15_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_15_ce0 <= ap_const_logic_1;
        else 
            Y_buf_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_15_d0 <= ap_const_lv16_0;

    Y_buf_15_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_F))) then 
            Y_buf_15_we0 <= ap_const_logic_1;
        else 
            Y_buf_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_16_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_16_ce0 <= ap_const_logic_1;
        else 
            Y_buf_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_16_d0 <= ap_const_lv16_0;

    Y_buf_16_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_10))) then 
            Y_buf_16_we0 <= ap_const_logic_1;
        else 
            Y_buf_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_17_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_17_ce0 <= ap_const_logic_1;
        else 
            Y_buf_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_17_d0 <= ap_const_lv16_0;

    Y_buf_17_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_11))) then 
            Y_buf_17_we0 <= ap_const_logic_1;
        else 
            Y_buf_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_18_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_18_ce0 <= ap_const_logic_1;
        else 
            Y_buf_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_18_d0 <= ap_const_lv16_0;

    Y_buf_18_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_12))) then 
            Y_buf_18_we0 <= ap_const_logic_1;
        else 
            Y_buf_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_19_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_19_ce0 <= ap_const_logic_1;
        else 
            Y_buf_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_19_d0 <= ap_const_lv16_0;

    Y_buf_19_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((select_ln31_reg_683 = ap_const_lv5_13) or ((select_ln31_reg_683 = ap_const_lv5_14) or ((select_ln31_reg_683 = ap_const_lv5_15) or ((select_ln31_reg_683 = ap_const_lv5_16) or ((select_ln31_reg_683 = ap_const_lv5_17) or ((select_ln31_reg_683 = ap_const_lv5_18) or ((select_ln31_reg_683 = ap_const_lv5_19) or ((select_ln31_reg_683 = ap_const_lv5_1A) or ((select_ln31_reg_683 = ap_const_lv5_1B) or ((select_ln31_reg_683 = ap_const_lv5_1C) or ((select_ln31_reg_683 = ap_const_lv5_1D) or ((select_ln31_reg_683 = ap_const_lv5_1E) or (select_ln31_reg_683 = ap_const_lv5_1F))))))))))))))) then 
            Y_buf_19_we0 <= ap_const_logic_1;
        else 
            Y_buf_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_1_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_1_ce0 <= ap_const_logic_1;
        else 
            Y_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_1_d0 <= ap_const_lv16_0;

    Y_buf_1_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_1))) then 
            Y_buf_1_we0 <= ap_const_logic_1;
        else 
            Y_buf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_2_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_2_ce0 <= ap_const_logic_1;
        else 
            Y_buf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_2_d0 <= ap_const_lv16_0;

    Y_buf_2_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_2))) then 
            Y_buf_2_we0 <= ap_const_logic_1;
        else 
            Y_buf_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_3_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_3_ce0 <= ap_const_logic_1;
        else 
            Y_buf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_3_d0 <= ap_const_lv16_0;

    Y_buf_3_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_3))) then 
            Y_buf_3_we0 <= ap_const_logic_1;
        else 
            Y_buf_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_4_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_4_ce0 <= ap_const_logic_1;
        else 
            Y_buf_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_4_d0 <= ap_const_lv16_0;

    Y_buf_4_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_4))) then 
            Y_buf_4_we0 <= ap_const_logic_1;
        else 
            Y_buf_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_5_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_5_ce0 <= ap_const_logic_1;
        else 
            Y_buf_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_5_d0 <= ap_const_lv16_0;

    Y_buf_5_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_5))) then 
            Y_buf_5_we0 <= ap_const_logic_1;
        else 
            Y_buf_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_6_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_6_ce0 <= ap_const_logic_1;
        else 
            Y_buf_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_6_d0 <= ap_const_lv16_0;

    Y_buf_6_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_6))) then 
            Y_buf_6_we0 <= ap_const_logic_1;
        else 
            Y_buf_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_7_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_7_ce0 <= ap_const_logic_1;
        else 
            Y_buf_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_7_d0 <= ap_const_lv16_0;

    Y_buf_7_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_7))) then 
            Y_buf_7_we0 <= ap_const_logic_1;
        else 
            Y_buf_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_8_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_8_ce0 <= ap_const_logic_1;
        else 
            Y_buf_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_8_d0 <= ap_const_lv16_0;

    Y_buf_8_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_8))) then 
            Y_buf_8_we0 <= ap_const_logic_1;
        else 
            Y_buf_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_9_address0 <= p_cast1_fu_604_p1(7 - 1 downto 0);

    Y_buf_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            Y_buf_9_ce0 <= ap_const_logic_1;
        else 
            Y_buf_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Y_buf_9_d0 <= ap_const_lv16_0;

    Y_buf_9_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln31_reg_683)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln31_reg_683 = ap_const_lv5_9))) then 
            Y_buf_9_we0 <= ap_const_logic_1;
        else 
            Y_buf_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln29_1_fu_460_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten33_load) + unsigned(ap_const_lv11_1));
    add_ln29_fu_511_p2 <= std_logic_vector(unsigned(kernel_fu_138) + unsigned(ap_const_lv3_1));
    add_ln31_1_fu_478_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv10_1));
    add_ln31_fu_552_p2 <= std_logic_vector(unsigned(select_ln29_fu_517_p3) + unsigned(ap_const_lv5_1));
    add_ln33_fu_583_p2 <= std_logic_vector(unsigned(select_ln31_fu_563_p3) + unsigned(ap_const_lv5_1));
    and_ln29_fu_546_p2 <= (xor_ln29_fu_535_p2 and icmp_ln33_fu_540_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln29_fu_454_p2)
    begin
        if (((icmp_ln29_fu_454_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten33_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten33_fu_142)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten33_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten33_load <= indvar_flatten33_fu_142;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_134)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_134;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_134)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load_3 <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load_3 <= indvar_flatten_fu_134;
        end if; 
    end process;

    grp_fu_627_p0 <= grp_fu_627_p00(3 - 1 downto 0);
    grp_fu_627_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_1_fu_524_p3),7));
    grp_fu_627_p1 <= ap_const_lv7_17(5 - 1 downto 0);
    grp_fu_627_p2 <= grp_fu_627_p20(5 - 1 downto 0);
    grp_fu_627_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln31_1_fu_571_p3),7));
    icmp_ln29_fu_454_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten33_load = ap_const_lv11_730) else "0";
    icmp_ln31_fu_469_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load_3 = ap_const_lv10_1CC) else "0";
    icmp_ln33_fu_540_p2 <= "1" when (ow_fu_126 = ap_const_lv5_14) else "0";
    or_ln31_fu_558_p2 <= (icmp_ln31_reg_675 or and_ln29_fu_546_p2);
    p_cast1_fu_604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_61_reg_687),64));
    select_ln29_1_fu_524_p3 <= 
        add_ln29_fu_511_p2 when (icmp_ln31_reg_675(0) = '1') else 
        kernel_fu_138;
    select_ln29_fu_517_p3 <= 
        ap_const_lv5_0 when (icmp_ln31_reg_675(0) = '1') else 
        oh_fu_130;
    select_ln31_1_fu_571_p3 <= 
        add_ln31_fu_552_p2 when (and_ln29_fu_546_p2(0) = '1') else 
        select_ln29_fu_517_p3;
    select_ln31_2_fu_484_p3 <= 
        ap_const_lv10_1 when (icmp_ln31_fu_469_p2(0) = '1') else 
        add_ln31_1_fu_478_p2;
    select_ln31_fu_563_p3 <= 
        ap_const_lv5_0 when (or_ln31_fu_558_p2(0) = '1') else 
        ow_fu_126;
    xor_ln29_fu_535_p2 <= (icmp_ln31_reg_675 xor ap_const_lv1_1);
end behav;
