{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460879731285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460879731285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 00:55:31 2016 " "Processing started: Sun Apr 17 00:55:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460879731285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460879731285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off file_register -c file_register " "Command: quartus_map --read_settings_files=on --write_settings_files=off file_register -c file_register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460879731285 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1460879731630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexEncoder.v(31) " "Verilog HDL warning at HexEncoder.v(31): extended using \"x\" or \"z\"" {  } { { "HexEncoder.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/HexEncoder.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460879731673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hexencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexEncoder " "Found entity 1: HexEncoder" {  } { { "HexEncoder.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/HexEncoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460879731675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460879731675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shared_modules/mux_2to1/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file shared_modules/mux_2to1/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "shared_modules/mux_2to1/mux_2to1.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/shared_modules/mux_2to1/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460879731677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460879731677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460879731679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460879731679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "decoder_5bit/decoder_5bit.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/decoder_5bit/decoder_5bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460879731682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460879731682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit/register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit/register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit/register_32bit.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/register_32bit/register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460879731684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460879731684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_register.v 2 2 " "Found 2 design units, including 2 entities, in source file file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460879731686 ""} { "Info" "ISGN_ENTITY_NAME" "2 file_register_low " "Found entity 2: file_register_low" {  } { { "file_register.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_register.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460879731686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460879731686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "file_reg_de1soc_test.v(41) " "Verilog HDL warning at file_reg_de1soc_test.v(41): extended using \"x\" or \"z\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460879731688 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "file_reg_de1soc_test.v(43) " "Verilog HDL warning at file_reg_de1soc_test.v(43): extended using \"x\" or \"z\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460879731689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 file_reg_de1soc_test.v(47) " "Verilog HDL Expression warning at file_reg_de1soc_test.v(47): truncated literal to match 2 bits" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1460879731689 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "file_reg_de1soc_test.v(98) " "Verilog HDL information at file_reg_de1soc_test.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1460879731689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 file_reg_de1soc_test.v(20) " "Verilog HDL Declaration information at file_reg_de1soc_test.v(20): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460879731689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 file_reg_de1soc_test.v(20) " "Verilog HDL Declaration information at file_reg_de1soc_test.v(20): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460879731689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 file_reg_de1soc_test.v(20) " "Verilog HDL Declaration information at file_reg_de1soc_test.v(20): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460879731689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 file_reg_de1soc_test.v(20) " "Verilog HDL Declaration information at file_reg_de1soc_test.v(20): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460879731689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 file_reg_de1soc_test.v(20) " "Verilog HDL Declaration information at file_reg_de1soc_test.v(20): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460879731689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 file_reg_de1soc_test.v(20) " "Verilog HDL Declaration information at file_reg_de1soc_test.v(20): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460879731689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_reg_de1soc_test.v 2 2 " "Found 2 design units, including 2 entities, in source file file_reg_de1soc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_reg_de1soc_test " "Found entity 1: file_reg_de1soc_test" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460879731689 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clock " "Found entity 2: div_clock" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460879731689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460879731689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "file_reg_de1soc_test " "Elaborating entity \"file_reg_de1soc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460879731721 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_data file_reg_de1soc_test.v(23) " "Verilog HDL or VHDL warning at file_reg_de1soc_test.v(23): object \"read_data\" assigned a value but never read" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460879731722 "|file_reg_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 file_reg_de1soc_test.v(112) " "Verilog HDL assignment warning at file_reg_de1soc_test.v(112): truncated value with size 6 to match size of target (5)" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460879731724 "|file_reg_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 file_reg_de1soc_test.v(130) " "Verilog HDL assignment warning at file_reg_de1soc_test.v(130): truncated value with size 32 to match size of target (6)" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460879731724 "|file_reg_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 file_reg_de1soc_test.v(133) " "Verilog HDL assignment warning at file_reg_de1soc_test.v(133): truncated value with size 6 to match size of target (5)" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460879731724 "|file_reg_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 file_reg_de1soc_test.v(135) " "Verilog HDL assignment warning at file_reg_de1soc_test.v(135): truncated value with size 32 to match size of target (6)" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460879731724 "|file_reg_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 file_reg_de1soc_test.v(145) " "Verilog HDL assignment warning at file_reg_de1soc_test.v(145): truncated value with size 32 to match size of target (5)" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460879731725 "|file_reg_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 file_reg_de1soc_test.v(148) " "Verilog HDL assignment warning at file_reg_de1soc_test.v(148): truncated value with size 32 to match size of target (4)" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460879731725 "|file_reg_de1soc_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 file_reg_de1soc_test.v(150) " "Verilog HDL assignment warning at file_reg_de1soc_test.v(150): truncated value with size 32 to match size of target (3)" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460879731725 "|file_reg_de1soc_test"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "hold file_reg_de1soc_test.v(87) " "Verilog HDL error at file_reg_de1soc_test.v(87): variable \"hold\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_de1soc_test.v" 87 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Quartus II" 0 -1 1460879731725 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1460879731727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/output_files/file_register.map.smsg " "Generated suppressed messages file C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/output_files/file_register.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1460879731752 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460879731796 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 17 00:55:31 2016 " "Processing ended: Sun Apr 17 00:55:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460879731796 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460879731796 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460879731796 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460879731796 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460879732369 ""}
