// Seed: 490407568
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input logic id_5
);
  logic id_6;
  wire id_7, id_8;
  type_16 id_9 (
      1'b0 - (id_4),
      1,
      id_6
  );
  assign id_7[1] = id_9;
  logic id_10;
  logic id_11;
endmodule
