// Seed: 1828170045
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10;
  supply0 id_11 = 1;
  always begin : LABEL_0
    id_6 = id_7;
  end
  wire id_12;
  assign id_7 = id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output tri0 id_6,
    output tri0 id_7,
    input wire id_8#(.id_11(1)),
    input wire id_9
);
  wor  id_12 = id_5;
  wire id_13;
  assign id_6 = -1;
  assign id_6 = id_4;
  wire id_14, id_15;
  assign id_6 = id_4;
  wire id_16 = id_14;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_15,
      id_14,
      id_14,
      id_16,
      id_15,
      id_13,
      id_15
  );
endmodule
