/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  reg [23:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_2z;
  reg [2:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [24:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [5:0] celloutsig_1_2z;
  reg [2:0] celloutsig_1_3z;
  wire [36:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = ~(celloutsig_0_7z & celloutsig_0_14z[12]);
  assign celloutsig_1_5z = in_data[101] | ~(celloutsig_1_2z[4]);
  assign celloutsig_0_0z = in_data[8] ^ in_data[78];
  assign celloutsig_0_34z = celloutsig_0_20z[4:2] / { 1'h1, celloutsig_0_16z[4:3] };
  assign celloutsig_0_4z = celloutsig_0_2z[5:1] / { 1'h1, celloutsig_0_2z[3:1], celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_4z[10:5], celloutsig_1_8z, celloutsig_1_5z } / { 1'h1, in_data[172:168], celloutsig_1_6z, in_data[96] };
  assign celloutsig_0_5z = in_data[46:22] / { 1'h1, celloutsig_0_2z[5:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_14z[13], celloutsig_0_19z, celloutsig_0_2z } / { 1'h1, celloutsig_0_15z[6:0], celloutsig_0_7z };
  assign celloutsig_1_10z = { celloutsig_1_2z[4:0], celloutsig_1_3z, celloutsig_1_5z } === in_data[190:182];
  assign celloutsig_0_8z = in_data[72:56] === { celloutsig_0_6z[7:3], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_11z = celloutsig_1_3z >= { celloutsig_1_9z[11:10], celloutsig_1_1z };
  assign celloutsig_1_16z = celloutsig_1_4z[27:3] >= { in_data[171:153], celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_9z[10:7] > { in_data[125:124], celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_9z = { celloutsig_0_2z[3:0], celloutsig_0_7z, celloutsig_0_7z } > { celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[160:135] || in_data[133:108];
  assign celloutsig_0_3z = { in_data[6:0], celloutsig_0_0z } || { in_data[39], celloutsig_0_2z };
  assign celloutsig_1_7z = { celloutsig_1_3z[2], celloutsig_1_0z, celloutsig_1_0z } < celloutsig_1_4z[34:32];
  assign celloutsig_0_7z = celloutsig_0_4z[0] & ~(celloutsig_0_0z);
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z } % { 1'h1, in_data[125:115], celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_6z = { celloutsig_0_5z[7], celloutsig_0_2z, celloutsig_0_0z } * celloutsig_0_5z[12:4];
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } * { in_data[46:41], celloutsig_0_0z };
  assign celloutsig_0_24z = celloutsig_0_17z[3:0] * celloutsig_0_4z[3:0];
  assign celloutsig_0_10z = celloutsig_0_3z & celloutsig_0_4z[0];
  assign celloutsig_1_18z = ~^ { celloutsig_1_3z[1:0], celloutsig_1_10z };
  assign celloutsig_0_1z = ~^ { in_data[25:13], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_11z[11:9], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_10z } >> celloutsig_0_2z[6:1];
  assign celloutsig_1_4z = { in_data[177:145], celloutsig_1_3z, celloutsig_1_0z } << { in_data[165:133], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_13z[9:0], celloutsig_1_1z, celloutsig_1_5z } << { celloutsig_1_4z[25:24], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_17z = in_data[94:90] << { celloutsig_0_11z[12:10], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_6z[2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } <<< { in_data[117:115], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_4z[6:2] >>> { celloutsig_1_3z[1], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_15z = celloutsig_0_6z[8:1] - celloutsig_0_14z[14:7];
  assign celloutsig_0_11z = { celloutsig_0_6z[8:3], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z } ^ { celloutsig_0_5z[23:7], celloutsig_0_8z };
  always_latch
    if (clkin_data[32]) celloutsig_0_33z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_33z = celloutsig_0_24z[3:1];
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 6'h00;
    else if (!clkin_data[0]) celloutsig_1_2z = { in_data[174:171], celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_3z = { celloutsig_1_2z[2:1], celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_19z = { celloutsig_1_17z[8], celloutsig_1_11z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_14z = 24'h000000;
    else if (!celloutsig_1_18z) celloutsig_0_14z = celloutsig_0_5z[23:0];
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[143]) | (in_data[180] & in_data[183]));
  assign { out_data[128], out_data[103:96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
