// Seed: 3668761396
module module_0;
  wor id_1;
  ;
  assign id_1 = -1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd19
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output logic [7:0] id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire _id_5;
  output wire id_4;
  or primCall (id_1, id_3, id_6, id_7);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_9[id_5] = 1;
endmodule
