{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635584975918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635584975919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 30 17:09:35 2021 " "Processing started: Sat Oct 30 17:09:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635584975919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635584975919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off generic_shift_register_8bit -c generic_shift_register_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off generic_shift_register_8bit -c generic_shift_register_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635584975919 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1635584976189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1bit-register_1bit " "Found design unit 1: register_1bit-register_1bit" {  } { { "register_1bit.vhd" "" { Text "C:/Users/choug/vhdlProjects/generic_shift_register_8bit/register_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635584976535 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.vhd" "" { Text "C:/Users/choug/vhdlProjects/generic_shift_register_8bit/register_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635584976535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635584976535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_shift_register_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_shift_register_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_shift_register_8bit-sft_reg " "Found design unit 1: generic_shift_register_8bit-sft_reg" {  } { { "generic_shift_register_8bit.vhd" "" { Text "C:/Users/choug/vhdlProjects/generic_shift_register_8bit/generic_shift_register_8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635584976536 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_shift_register_8bit " "Found entity 1: generic_shift_register_8bit" {  } { { "generic_shift_register_8bit.vhd" "" { Text "C:/Users/choug/vhdlProjects/generic_shift_register_8bit/generic_shift_register_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635584976536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635584976536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_shift_register-sft_reg " "Found design unit 1: generic_shift_register-sft_reg" {  } { { "generic_shift_register.vhd" "" { Text "C:/Users/choug/vhdlProjects/generic_shift_register_8bit/generic_shift_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635584976538 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_shift_register " "Found entity 1: generic_shift_register" {  } { { "generic_shift_register.vhd" "" { Text "C:/Users/choug/vhdlProjects/generic_shift_register_8bit/generic_shift_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635584976538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635584976538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "generic_shift_register_8bit " "Elaborating entity \"generic_shift_register_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1635584976566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_shift_register generic_shift_register:sft_reg_1 " "Elaborating entity \"generic_shift_register\" for hierarchy \"generic_shift_register:sft_reg_1\"" {  } { { "generic_shift_register_8bit.vhd" "sft_reg_1" { Text "C:/Users/choug/vhdlProjects/generic_shift_register_8bit/generic_shift_register_8bit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635584976568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit generic_shift_register:sft_reg_1\|register_1bit:\\shift_reg:0:DFF0:D0 " "Elaborating entity \"register_1bit\" for hierarchy \"generic_shift_register:sft_reg_1\|register_1bit:\\shift_reg:0:DFF0:D0\"" {  } { { "generic_shift_register.vhd" "\\shift_reg:0:DFF0:D0" { Text "C:/Users/choug/vhdlProjects/generic_shift_register_8bit/generic_shift_register.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635584976578 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1635584976998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1635584977194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635584977194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1635584977225 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1635584977225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1635584977225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1635584977225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635584977243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 30 17:09:37 2021 " "Processing ended: Sat Oct 30 17:09:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635584977243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635584977243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635584977243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635584977243 ""}
