// Seed: 1845144548
module module_0 (
    output tri  id_0,
    input  tri1 id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input supply1 id_2
);
  parameter id_4 = {1{1}};
  parameter id_5 = 1;
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_1,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_3 #(
    parameter id_10 = 32'd3,
    parameter id_16 = 32'd6,
    parameter id_3  = 32'd63,
    parameter id_8  = 32'd17
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    _id_10,
    id_11
);
  input wire id_11;
  input wire _id_10;
  output wire id_9;
  inout wire _id_8;
  output logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire _id_3;
  input wire id_2;
  output wand id_1;
  wire [1 : id_10  ^  1] id_12;
  wire [1 'd0 : id_10  -  id_8] id_13;
  assign id_13 = id_3;
  assign id_7[""] = (id_4 + id_3);
  wire id_14;
  parameter id_15 = 1;
  logic [id_3 : 1] _id_16;
  module_2 modCall_1 (
      id_12,
      id_12,
      id_2,
      id_13
  );
  assign id_1 = -1;
  wire [id_16 : -1 'b0] id_17;
endmodule
