

================================================================
== Vitis HLS Report for 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'
================================================================
* Date:           Fri Dec  9 11:04:57 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.812 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      131|  10.000 ns|  0.655 us|    2|  131|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_63_1_VITIS_LOOP_66_2  |        0|      129|         4|          2|          2|  0 ~ 64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y1 = alloca i32 1"   --->   Operation 7 'alloca' 'y1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x1 = alloca i32 1"   --->   Operation 8 'alloca' 'x1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln63_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln63"   --->   Operation 10 'read' 'zext_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_ln63_read = read i70 @_ssdm_op_Read.ap_auto.i70, i70 %mul_ln63"   --->   Operation 11 'read' 'mul_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln63_cast = zext i8 %zext_ln63_read"   --->   Operation 12 'zext' 'zext_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i70 0, i70 %indvar_flatten17"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %x1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %y1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc194"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i70 %indvar_flatten17"   --->   Operation 22 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.47ns)   --->   "%icmp_ln1027 = icmp_eq  i70 %indvar_flatten17_load, i70 %mul_ln63_read"   --->   Operation 23 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.49ns)   --->   "%add_ln1027 = add i70 %indvar_flatten17_load, i70 1"   --->   Operation 24 'add' 'add_ln1027' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc197, void %if.end199.loopexit.exitStub"   --->   Operation 25 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%y1_load = load i64 %y1"   --->   Operation 26 'load' 'y1_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%x1_load = load i8 %x1" [src/fft.cpp:63]   --->   Operation 27 'load' 'x1_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.90ns)   --->   "%add_ln63 = add i8 %x1_load, i8 1" [src/fft.cpp:63]   --->   Operation 28 'add' 'add_ln63' <Predicate = (!icmp_ln1027)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.48ns)   --->   "%icmp_ln1027_5 = icmp_ult  i64 %y1_load, i64 %zext_ln63_cast"   --->   Operation 29 'icmp' 'icmp_ln1027_5' <Predicate = (!icmp_ln1027)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.44ns)   --->   "%select_ln1027_3 = select i1 %icmp_ln1027_5, i8 %x1_load, i8 %add_ln63"   --->   Operation 30 'select' 'select_ln1027_3' <Predicate = (!icmp_ln1027)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i8 %select_ln1027_3" [src/fft.cpp:70]   --->   Operation 31 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast31_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %select_ln1027_3, i32 1, i32 5"   --->   Operation 32 'partselect' 'p_cast31_mid2_v' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1027_2 = trunc i8 %select_ln1027_3"   --->   Operation 33 'trunc' 'trunc_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %trunc_ln1027_2, void %arrayidx1938.12258.case.0, void %arrayidx1938.12258.case.1" [src/fft.cpp:70]   --->   Operation 34 'br' 'br_ln70' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln66 = store i70 %add_ln1027, i70 %indvar_flatten17" [src/fft.cpp:66]   --->   Operation 35 'store' 'store_ln66' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln66 = store i8 %select_ln1027_3, i8 %x1" [src/fft.cpp:66]   --->   Operation 36 'store' 'store_ln66' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.81>
ST_3 : Operation 37 [1/1] (0.49ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_5, i64 %y1_load, i64 0"   --->   Operation 37 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i64 %select_ln1027"   --->   Operation 38 'trunc' 'trunc_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln70, i6 0" [src/fft.cpp:70]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.96ns)   --->   "%add_ln70 = add i12 %tmp_s, i12 %trunc_ln1027" [src/fft.cpp:70]   --->   Operation 40 'add' 'add_ln70' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i12 %add_ln70" [src/fft.cpp:70]   --->   Operation 41 'zext' 'zext_ln70' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%I_addr_4 = getelementptr i32 %I, i64 0, i64 %zext_ln70" [src/fft.cpp:70]   --->   Operation 42 'getelementptr' 'I_addr_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.35ns)   --->   "%I_load_4 = load i12 %I_addr_4" [src/fft.cpp:70]   --->   Operation 43 'load' 'I_load_4' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%lshr_ln70_1 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %select_ln1027, i32 1, i32 10" [src/fft.cpp:70]   --->   Operation 44 'partselect' 'lshr_ln70_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln71)   --->   "%or_ln71 = or i12 %trunc_ln1027, i12 1" [src/fft.cpp:71]   --->   Operation 45 'or' 'or_ln71' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln71 = add i12 %tmp_s, i12 %or_ln71" [src/fft.cpp:71]   --->   Operation 46 'add' 'add_ln71' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i12 %add_ln71" [src/fft.cpp:71]   --->   Operation 47 'zext' 'zext_ln71' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%I_addr_5 = getelementptr i32 %I, i64 0, i64 %zext_ln71" [src/fft.cpp:71]   --->   Operation 48 'getelementptr' 'I_addr_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (1.35ns)   --->   "%I_load_5 = load i12 %I_addr_5" [src/fft.cpp:71]   --->   Operation 49 'load' 'I_load_5' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 50 [1/1] (1.47ns)   --->   "%add_ln66 = add i64 %select_ln1027, i64 4" [src/fft.cpp:66]   --->   Operation 50 'add' 'add_ln66' <Predicate = (!icmp_ln1027)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln66 = store i64 %add_ln66, i64 %y1" [src/fft.cpp:66]   --->   Operation 51 'store' 'store_ln66' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc194" [src/fft.cpp:66]   --->   Operation 52 'br' 'br_ln66' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_cast31_mid2_v, i5 0" [src/fft.cpp:70]   --->   Operation 53 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (1.35ns)   --->   "%I_load_4 = load i12 %I_addr_4" [src/fft.cpp:70]   --->   Operation 54 'load' 'I_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 55 [1/1] (0.93ns)   --->   "%add_ln70_1 = add i10 %tmp_7, i10 %lshr_ln70_1" [src/fft.cpp:70]   --->   Operation 55 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i10 %add_ln70_1" [src/fft.cpp:70]   --->   Operation 56 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%X_0_0_addr = getelementptr i32 %X_0_0, i64 0, i64 %zext_ln70_2" [src/fft.cpp:70]   --->   Operation 57 'getelementptr' 'X_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%X_0_1_addr = getelementptr i32 %X_0_1, i64 0, i64 %zext_ln70_2" [src/fft.cpp:71]   --->   Operation 58 'getelementptr' 'X_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%X_1_0_addr = getelementptr i32 %X_1_0, i64 0, i64 %zext_ln70_2" [src/fft.cpp:70]   --->   Operation 59 'getelementptr' 'X_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%X_1_1_addr = getelementptr i32 %X_1_1, i64 0, i64 %zext_ln70_2" [src/fft.cpp:71]   --->   Operation 60 'getelementptr' 'X_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%or_ln72 = or i12 %trunc_ln1027, i12 2" [src/fft.cpp:72]   --->   Operation 61 'or' 'or_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln72 = add i12 %tmp_s, i12 %or_ln72" [src/fft.cpp:72]   --->   Operation 62 'add' 'add_ln72' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i12 %add_ln72" [src/fft.cpp:72]   --->   Operation 63 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%I_addr_6 = getelementptr i32 %I, i64 0, i64 %zext_ln72" [src/fft.cpp:72]   --->   Operation 64 'getelementptr' 'I_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln73)   --->   "%or_ln73 = or i12 %trunc_ln1027, i12 3" [src/fft.cpp:73]   --->   Operation 65 'or' 'or_ln73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln73 = add i12 %tmp_s, i12 %or_ln73" [src/fft.cpp:73]   --->   Operation 66 'add' 'add_ln73' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i12 %add_ln73" [src/fft.cpp:73]   --->   Operation 67 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln73" [src/fft.cpp:73]   --->   Operation 68 'getelementptr' 'I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (1.35ns)   --->   "%I_load_5 = load i12 %I_addr_5" [src/fft.cpp:71]   --->   Operation 69 'load' 'I_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 70 [2/2] (1.35ns)   --->   "%I_load_6 = load i12 %I_addr_6" [src/fft.cpp:72]   --->   Operation 70 'load' 'I_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 71 [2/2] (1.35ns)   --->   "%I_load = load i12 %I_addr" [src/fft.cpp:73]   --->   Operation 71 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_1)   --->   "%or_ln72_1 = or i10 %lshr_ln70_1, i10 1" [src/fft.cpp:72]   --->   Operation 72 'or' 'or_ln72_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln72_1 = add i10 %tmp_7, i10 %or_ln72_1" [src/fft.cpp:72]   --->   Operation 73 'add' 'add_ln72_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.35ns)   --->   "%store_ln70 = store i32 %I_load_4, i10 %X_0_0_addr" [src/fft.cpp:70]   --->   Operation 74 'store' 'store_ln70' <Predicate = (!trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 75 [1/1] (1.35ns)   --->   "%store_ln71 = store i32 %I_load_5, i10 %X_0_1_addr" [src/fft.cpp:71]   --->   Operation 75 'store' 'store_ln71' <Predicate = (!trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 76 [1/1] (1.35ns)   --->   "%store_ln70 = store i32 %I_load_4, i10 %X_1_0_addr" [src/fft.cpp:70]   --->   Operation 76 'store' 'store_ln70' <Predicate = (trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln71 = store i32 %I_load_5, i10 %X_1_1_addr" [src/fft.cpp:71]   --->   Operation 77 'store' 'store_ln71' <Predicate = (trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 2.70>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_63_1_VITIS_LOOP_66_2_str"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:69]   --->   Operation 80 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/fft.cpp:10]   --->   Operation 81 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (1.35ns)   --->   "%I_load_6 = load i12 %I_addr_6" [src/fft.cpp:72]   --->   Operation 82 'load' 'I_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 83 [1/2] (1.35ns)   --->   "%I_load = load i12 %I_addr" [src/fft.cpp:73]   --->   Operation 83 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i10 %add_ln72_1" [src/fft.cpp:72]   --->   Operation 84 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%X_0_0_addr_1 = getelementptr i32 %X_0_0, i64 0, i64 %zext_ln72_1" [src/fft.cpp:72]   --->   Operation 85 'getelementptr' 'X_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%X_0_1_addr_1 = getelementptr i32 %X_0_1, i64 0, i64 %zext_ln72_1" [src/fft.cpp:73]   --->   Operation 86 'getelementptr' 'X_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%X_1_0_addr_1 = getelementptr i32 %X_1_0, i64 0, i64 %zext_ln72_1" [src/fft.cpp:72]   --->   Operation 87 'getelementptr' 'X_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%X_1_1_addr_1 = getelementptr i32 %X_1_1, i64 0, i64 %zext_ln72_1" [src/fft.cpp:73]   --->   Operation 88 'getelementptr' 'X_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 %I_load_6, i10 %X_0_0_addr_1" [src/fft.cpp:72]   --->   Operation 89 'store' 'store_ln72' <Predicate = (!trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 90 [1/1] (1.35ns)   --->   "%store_ln73 = store i32 %I_load, i10 %X_0_1_addr_1" [src/fft.cpp:73]   --->   Operation 90 'store' 'store_ln73' <Predicate = (!trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx1938.12258.exit" [src/fft.cpp:73]   --->   Operation 91 'br' 'br_ln73' <Predicate = (!trunc_ln1027_2)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 %I_load_6, i10 %X_1_0_addr_1" [src/fft.cpp:72]   --->   Operation 92 'store' 'store_ln72' <Predicate = (trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 93 [1/1] (1.35ns)   --->   "%store_ln73 = store i32 %I_load, i10 %X_1_1_addr_1" [src/fft.cpp:73]   --->   Operation 93 'store' 'store_ln73' <Predicate = (trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx1938.12258.exit" [src/fft.cpp:73]   --->   Operation 94 'br' 'br_ln73' <Predicate = (trunc_ln1027_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten17') [10]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten17' [19]  (0.489 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	'load' operation ('y1_load') on local variable 'y1' [29]  (0 ns)
	'icmp' operation ('icmp_ln1027_5') [34]  (1.48 ns)
	'select' operation ('select_ln1027_3') [37]  (0.445 ns)
	'store' operation ('store_ln66', src/fft.cpp:66) of variable 'select_ln1027_3' on local variable 'x1' [94]  (0.489 ns)

 <State 3>: 2.81ns
The critical path consists of the following:
	'select' operation ('select_ln1027') [35]  (0.499 ns)
	'add' operation ('add_ln70', src/fft.cpp:70) [40]  (0.962 ns)
	'getelementptr' operation ('I_addr_4', src/fft.cpp:70) [42]  (0 ns)
	'load' operation ('I_load_4', src/fft.cpp:70) on array 'I' [48]  (1.35 ns)

 <State 4>: 2.7ns
The critical path consists of the following:
	'load' operation ('I_load_4', src/fft.cpp:70) on array 'I' [48]  (1.35 ns)
	'store' operation ('store_ln70', src/fft.cpp:70) of variable 'I_load_4', src/fft.cpp:70 on array 'X_0_0' [80]  (1.35 ns)

 <State 5>: 2.7ns
The critical path consists of the following:
	'load' operation ('I_load_6', src/fft.cpp:72) on array 'I' [69]  (1.35 ns)
	'store' operation ('store_ln72', src/fft.cpp:72) of variable 'I_load_6', src/fft.cpp:72 on array 'X_1_0' [88]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
