# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/DMA_MM2S.vhd" \
"../../../../PYNQ_SVM_CLASSIFIER.srcs/sim_1/new/DMA_MM2s_tb.vhd" \

# Do not sort compile order
nosort
