// Seed: 974246967
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0
);
  reg id_2;
  initial assign id_0 = id_2;
  wand id_3;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2;
  wire id_1;
  wire id_2;
  wire id_3;
  assign module_3.type_6 = 0;
endmodule
module module_3 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    output wire id_3,
    output supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wand id_8,
    input wire id_9,
    output wire id_10,
    input wire id_11,
    output supply1 id_12,
    input tri0 id_13
);
  module_2 modCall_1 ();
endmodule
