module clk_div(clk,rst,clk_AD,clk_32K);
input clk,rst;
output clk_AD;
output clk_32K;

reg[31:0]cnt;
reg clk_32K;
always@(posedge clk or negedge rst)
begin
	if(!rst)
		begin
			cnt<=1'b0;
		end
	else if(cnt>=781250)
		begin
			clk_32K<=~clk_32K;
			cnt<=1'b0;
		end 
	else  	
		begin
			cnt<=cnt+1'b1;
		end 
end 

endmodule 
