// Seed: 2867569734
module module_0;
  supply1 id_1;
  assign id_1 = 1;
  assign id_1 = id_1 == id_1;
  wire id_2;
  wire id_3, id_4, id_5;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output logic id_2,
    input tri id_3,
    inout logic id_4,
    output logic id_5,
    output logic id_6,
    input wor id_7,
    input supply0 id_8,
    output supply1 id_9,
    input logic id_10,
    input logic id_11
);
  always @* id_6 <= id_10;
  assign id_5 = id_4;
  final begin
    id_6 = id_11;
  end
  always @(id_3 or id_8) begin
    for (id_9 = "" ^ 1'd0; 1 == id_7; id_5 = 1 & 1) begin
      $display(id_4);
    end
    id_2 <= id_4;
  end
  module_0();
endmodule
