
*** Running vivado
    with args -log semicap_engine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source semicap_engine.tcl


****** Vivado v2019.1.1 (64-bit)
  **** SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source semicap_engine.tcl -notrace
Command: synth_design -top semicap_engine -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-86] Your Synthesis license expires in 27 day(s)
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 42900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1090.676 ; gain = 175.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'semicap_engine' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_engine.vhd:88]
INFO: [Synth 8-3491] module 'icapArbiter' declared at 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/icapArbiter.vhd:38' bound to instance 'U_icaparbiter' of component 'icaparbiter' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_engine.vhd:178]
INFO: [Synth 8-638] synthesizing module 'icapArbiter' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/icapArbiter.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'icapArbiter' (1#1) [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/icapArbiter.vhd:59]
INFO: [Synth 8-3491] module 'semicap_fsm' declared at 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_fsm.vhd:4' bound to instance 'SEMICAP_FSMEEMUNFWT' of component 'semicap_fsm' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_engine.vhd:193]
INFO: [Synth 8-638] synthesizing module 'semicap_fsm' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_fsm.vhd:78]
INFO: [Synth 8-3491] module 'fifo_mon_cmd' declared at 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.runs/synth_1/.Xil/Vivado-26412-dt-205/realtime/fifo_mon_cmd_stub.vhdl:5' bound to instance 'fifo_mon_cmd_inst' of component 'fifo_mon_cmd' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_fsm.vhd:147]
INFO: [Synth 8-638] synthesizing module 'fifo_mon_cmd' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.runs/synth_1/.Xil/Vivado-26412-dt-205/realtime/fifo_mon_cmd_stub.vhdl:21]
INFO: [Synth 8-3491] module 'fifo_mon_stat' declared at 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.runs/synth_1/.Xil/Vivado-26412-dt-205/realtime/fifo_mon_stat_stub.vhdl:5' bound to instance 'fifo_mon_stat_inst' of component 'fifo_mon_stat' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_fsm.vhd:163]
INFO: [Synth 8-638] synthesizing module 'fifo_mon_stat' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.runs/synth_1/.Xil/Vivado-26412-dt-205/realtime/fifo_mon_stat_stub.vhdl:21]
INFO: [Synth 8-3491] module 'sem_state_decoder' declared at 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/sem_state_decoder.vhd:4' bound to instance 'sem_state_decoder_inst' of component 'sem_state_decoder' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_fsm.vhd:183]
INFO: [Synth 8-638] synthesizing module 'sem_state_decoder' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/sem_state_decoder.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sem_state_decoder' (2#1) [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/sem_state_decoder.vhd:18]
INFO: [Synth 8-3491] module 'minority_voter_status_latch' declared at 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/minority_voter_status_latch.vhd:4' bound to instance 'minority_voter_status_latch_inst' of component 'minority_voter_status_latch' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_fsm.vhd:195]
INFO: [Synth 8-638] synthesizing module 'minority_voter_status_latch' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/minority_voter_status_latch.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'minority_voter_status_latch' (3#1) [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/srcs/minority_voter_status_latch.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'semicap_fsm' (4#1) [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_fsm.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'semicap_engine' (5#1) [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/new/semicap_engine.vhd:88]
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[7] driven by constant 1
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[6] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[5] driven by constant 1
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[4] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[3] driven by constant 1
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[2] driven by constant 1
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[1] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[0] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[7] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[6] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[5] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[4] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[3] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[2] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[1] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[0] driven by constant 1
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[7] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[6] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[5] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[4] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[3] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[2] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[1] driven by constant 1
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[0] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oHwIcapEos driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemAuxErrorCrEs driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemAuxErrorCrNe driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemAuxErrorUc driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[39] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[38] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[37] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[36] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[35] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[34] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[33] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[32] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[31] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[30] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[29] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[28] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[27] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[26] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[25] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[24] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[23] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[22] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[21] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[20] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[19] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[18] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[17] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[16] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[15] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[14] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[13] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[12] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[11] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[10] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[9] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[8] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[7] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[6] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[5] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[4] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[3] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[2] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[1] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[0] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdStrobe driven by constant 0
WARNING: [Synth 8-3331] design semicap_fsm has unconnected port iSemStatusheartbeat
WARNING: [Synth 8-3331] design semicap_fsm has unconnected port iSemEn
WARNING: [Synth 8-3331] design semicap_engine has unconnected port iSemCmdBusy
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.766 ; gain = 241.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.766 ; gain = 241.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.766 ; gain = 241.918
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/ip/fifo_mon_cmd/fifo_mon_cmd/fifo_mon_cmd_in_context.xdc] for cell 'SEMICAP_FSMEEMUNFWT/fifo_mon_cmd_inst'
Finished Parsing XDC File [d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/ip/fifo_mon_cmd/fifo_mon_cmd/fifo_mon_cmd_in_context.xdc] for cell 'SEMICAP_FSMEEMUNFWT/fifo_mon_cmd_inst'
Parsing XDC File [d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/ip/fifo_mon_stat/fifo_mon_stat/fifo_mon_cmd_in_context.xdc] for cell 'SEMICAP_FSMEEMUNFWT/fifo_mon_stat_inst'
Finished Parsing XDC File [d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/ip/fifo_mon_stat/fifo_mon_stat/fifo_mon_cmd_in_context.xdc] for cell 'SEMICAP_FSMEEMUNFWT/fifo_mon_stat_inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1231.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1231.332 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.332 ; gain = 316.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.332 ; gain = 316.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for SEMICAP_FSMEEMUNFWT/fifo_mon_cmd_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SEMICAP_FSMEEMUNFWT/fifo_mon_stat_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.332 ; gain = 316.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'icapArbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                              000 |                              000
            stgranttosem |                              001 |                              001
         strelinquishsem |                              010 |                              011
            stgranttoext |                              011 |                              010
         strelinquishext |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'icapArbiter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.332 ; gain = 316.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module icapArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 7     
Module sem_state_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module minority_voter_status_latch 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[7] driven by constant 1
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[6] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[5] driven by constant 1
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[4] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[3] driven by constant 1
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[2] driven by constant 1
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[1] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoId[0] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[7] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[6] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[5] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[4] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[3] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[2] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[1] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMajor[0] driven by constant 1
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[7] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[6] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[5] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[4] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[3] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[2] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[1] driven by constant 1
WARNING: [Synth 8-3917] design semicap_engine has port oDevInfoVersionMinor[0] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oHwIcapEos driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemAuxErrorCrEs driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemAuxErrorCrNe driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemAuxErrorUc driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[39] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[38] driven by constant 0
WARNING: [Synth 8-3917] design semicap_engine has port oSemCmdCode[37] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design semicap_engine has unconnected port iSemCmdBusy
WARNING: [Synth 8-3331] design semicap_engine has unconnected port iSemStatusheartbeat
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.332 ; gain = 316.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1360.598 ; gain = 445.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1360.672 ; gain = 445.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1380.234 ; gain = 465.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1386.023 ; gain = 471.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1386.023 ; gain = 471.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1386.023 ; gain = 471.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1386.023 ; gain = 471.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1386.023 ; gain = 471.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1386.023 ; gain = 471.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo_mon_cmd  |         1|
|2     |fifo_mon_stat |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |fifo_mon_cmd_bbox_0  |     1|
|2     |fifo_mon_stat_bbox_1 |     1|
|3     |BUFG                 |     1|
|4     |LUT1                 |     2|
|5     |LUT2                 |    12|
|6     |LUT3                 |     3|
|7     |LUT4                 |     2|
|8     |LUT5                 |     2|
|9     |LUT6                 |     7|
|10    |MUXF7                |     1|
|11    |FDCE                 |     8|
|12    |FDRE                 |     4|
|13    |IBUF                 |    79|
|14    |OBUF                 |   175|
+------+---------------------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |   320|
|2     |  SEMICAP_FSMEEMUNFWT                |semicap_fsm                 |    37|
|3     |    minority_voter_status_latch_inst |minority_voter_status_latch |     9|
|4     |  U_icaparbiter                      |icapArbiter                 |    19|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1386.023 ; gain = 471.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1386.023 ; gain = 396.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1386.023 ; gain = 471.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 79 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1422.922 ; gain = 1022.559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1422.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.runs/synth_1/semicap_engine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file semicap_engine_utilization_synth.rpt -pb semicap_engine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 29 13:46:50 2019...
