/*
 * init_dev.c
 *
 *  Created on: 21.06.2013
 *      Author: V.Pavlov
 */


#include "init_dev.h"






void PMM_Init(void)

{

   int level = 2;

   PMMCTL0_H = 0xA5; //

  PMMRIE &= ~(SVMHVLRPE | SVSHPE | SVMLVLRPE | SVSLPE | SVMHVLRIE |
                SVMHIE | SVSMHDLYIE | SVMLVLRIE | SVMLIE | SVSMLDLYIE);

  PMMIFG = 0x00;
  SVSMHCTL = SVMHE | SVSHE | (SVSMHRRL0 * level) | (SVSHRVL0 * level) | SVSHMD;
  SVSMLCTL = SVSLE | SVMLE | (SVSMLRRL0 * level);
  while((PMMIFG & SVSMLDLYIFG) == 0);
 PMMIFG &= ~(SVMLVLRIFG + SVMLIFG);
 PMMCTL0_L = (PMMCOREV0 * level ) | PMMHPMRE;

 if((PMMIFG & SVMLIFG))
   while((PMMIFG & SVMLVLRIFG))
 SVSMLCTL = SVSLE + SVSLRVL0 * level + SVMLE + SVSMLRRL0 * level;

 PMMRIE = SVMHIE | SVMLIE;
 PMMIFG &= ~(SVMHVLRIFG | SVMHIFG | SVSMHDLYIFG | SVMLVLRIFG | SVMLIFG | SVSMLDLYIFG);
 PMMCTL0_H = 0x00;

}


static uint16_t SetVCoreUp(uint8_t level)
{
    uint16_t PMMRIE_backup, SVSMHCTL_backup, SVSMLCTL_backup;

    // The code flow for increasing the Vcore has been altered to work around
    // the erratum FLASH37.
    // Please refer to the Errata sheet to know if a specific device is affected
    // DO NOT ALTER THIS FUNCTION

    // Open PMM registers for write access
    PMMCTL0_H = 0xA5;

    // Disable dedicated Interrupts
    // Backup all registers
    PMMRIE_backup = PMMRIE;
    PMMRIE &= ~(SVMHVLRPE | SVSHPE | SVMLVLRPE | SVSLPE | SVMHVLRIE |
                SVMHIE | SVSMHDLYIE | SVMLVLRIE | SVMLIE | SVSMLDLYIE);
    SVSMHCTL_backup = SVSMHCTL;
    SVSMLCTL_backup = SVSMLCTL;

    // Clear flags
    PMMIFG = 0;

    // Set SVM highside to new level and check if a VCore increase is possible
    SVSMHCTL = SVMHE | SVSHE | (SVSMHRRL0 * level);

    // Wait until SVM highside is settled
    while ((PMMIFG & SVSMHDLYIFG) == 0) ;

    // Clear flag
    PMMIFG &= ~SVSMHDLYIFG;

    // Check if a VCore increase is possible
    if ((PMMIFG & SVMHIFG) == SVMHIFG){     // -> Vcc is too low for a Vcore increase
        // recover the previous settings
        PMMIFG &= ~SVSMHDLYIFG;
        SVSMHCTL = SVSMHCTL_backup;

        // Wait until SVM highside is settled
        while ((PMMIFG & SVSMHDLYIFG) == 0) ;

        // Clear all Flags
        PMMIFG &= ~(SVMHVLRIFG | SVMHIFG | SVSMHDLYIFG | SVMLVLRIFG | SVMLIFG | SVSMLDLYIFG);

        PMMRIE = PMMRIE_backup;             // Restore PMM interrupt enable register
        PMMCTL0_H = 0x00;                   // Lock PMM registers for write access
        return PMM_STATUS_ERROR;            // return: voltage not set
    }

    // Set also SVS highside to new level
    // Vcc is high enough for a Vcore increase
    SVSMHCTL |= (SVSHRVL0 * level);

    // Wait until SVM highside is settled
    while ((PMMIFG & SVSMHDLYIFG) == 0) ;

    // Clear flag
    PMMIFG &= ~SVSMHDLYIFG;

    // Set VCore to new level
    PMMCTL0_L = PMMCOREV0 * level;

    // Set SVM, SVS low side to new level
    SVSMLCTL = SVMLE | (SVSMLRRL0 * level) | SVSLE | (SVSLRVL0 * level);

    // Wait until SVM, SVS low side is settled
    while ((PMMIFG & SVSMLDLYIFG) == 0) ;

    // Clear flag
    PMMIFG &= ~SVSMLDLYIFG;
    // SVS, SVM core and high side are now set to protect for the new core level

    // Restore Low side settings
    // Clear all other bits _except_ level settings
    SVSMLCTL &= (SVSLRVL0 + SVSLRVL1 + SVSMLRRL0 + SVSMLRRL1 + SVSMLRRL2);

    // Clear level settings in the backup register,keep all other bits
    SVSMLCTL_backup &= ~(SVSLRVL0 + SVSLRVL1 + SVSMLRRL0 + SVSMLRRL1 + SVSMLRRL2);

    // Restore low-side SVS monitor settings
    SVSMLCTL |= SVSMLCTL_backup;

    // Restore High side settings
    // Clear all other bits except level settings
    SVSMHCTL &= (SVSHRVL0 + SVSHRVL1 + SVSMHRRL0 + SVSMHRRL1 + SVSMHRRL2);

    // Clear level settings in the backup register,keep all other bits
    SVSMHCTL_backup &= ~(SVSHRVL0 + SVSHRVL1 + SVSMHRRL0 + SVSMHRRL1 + SVSMHRRL2);

    // Restore backup
    SVSMHCTL |= SVSMHCTL_backup;

    // Wait until high side, low side settled
    while (((PMMIFG & SVSMLDLYIFG) == 0) && ((PMMIFG & SVSMHDLYIFG) == 0)) ;

    // Clear all Flags
    PMMIFG &= ~(SVMHVLRIFG | SVMHIFG | SVSMHDLYIFG | SVMLVLRIFG | SVMLIFG | SVSMLDLYIFG);

    PMMRIE = PMMRIE_backup;                 // Restore PMM interrupt enable register
    PMMCTL0_H = 0x00;                       // Lock PMM registers for write access

    return PMM_STATUS_OK;
}

/*******************************************************************************
 * \brief  Decrease Vcore by one level
 *
 * \param  level    Level to which Vcore needs to be decreased
 * \return status   Success/failure
 ******************************************************************************/

static uint16_t SetVCoreDown(uint8_t level)
{
    uint16_t PMMRIE_backup, SVSMHCTL_backup, SVSMLCTL_backup;

    // The code flow for decreasing the Vcore has been altered to work around
    // the erratum FLASH37.
    // Please refer to the Errata sheet to know if a specific device is affected
    // DO NOT ALTER THIS FUNCTION

    // Open PMM registers for write access
    PMMCTL0_H = 0xA5;

    // Disable dedicated Interrupts
    // Backup all registers
    PMMRIE_backup = PMMRIE;
    PMMRIE &= ~(SVMHVLRPE | SVSHPE | SVMLVLRPE | SVSLPE | SVMHVLRIE |
                SVMHIE | SVSMHDLYIE | SVMLVLRIE | SVMLIE | SVSMLDLYIE);
    SVSMHCTL_backup = SVSMHCTL;
    SVSMLCTL_backup = SVSMLCTL;

    // Clear flags
    PMMIFG &= ~(SVMHIFG | SVSMHDLYIFG | SVMLIFG | SVSMLDLYIFG);

    // Set SVM, SVS high & low side to new settings in normal mode
    SVSMHCTL = SVMHE | (SVSMHRRL0 * level) | SVSHE | (SVSHRVL0 * level);
    SVSMLCTL = SVMLE | (SVSMLRRL0 * level) | SVSLE | (SVSLRVL0 * level);

    // Wait until SVM high side and SVM low side is settled
    while ((PMMIFG & SVSMHDLYIFG) == 0 || (PMMIFG & SVSMLDLYIFG) == 0) ;

    // Clear flags
    PMMIFG &= ~(SVSMHDLYIFG + SVSMLDLYIFG);
    // SVS, SVM core and high side are now set to protect for the new core level

    // Set VCore to new level
    PMMCTL0_L = PMMCOREV0 * level;

    // Restore Low side settings
    // Clear all other bits _except_ level settings
    SVSMLCTL &= (SVSLRVL0 + SVSLRVL1 + SVSMLRRL0 + SVSMLRRL1 + SVSMLRRL2);

    // Clear level settings in the backup register,keep all other bits
    SVSMLCTL_backup &= ~(SVSLRVL0 + SVSLRVL1 + SVSMLRRL0 + SVSMLRRL1 + SVSMLRRL2);

    // Restore low-side SVS monitor settings
    SVSMLCTL |= SVSMLCTL_backup;

    // Restore High side settings
    // Clear all other bits except level settings
    SVSMHCTL &= (SVSHRVL0 + SVSHRVL1 + SVSMHRRL0 + SVSMHRRL1 + SVSMHRRL2);

    // Clear level settings in the backup register, keep all other bits
    SVSMHCTL_backup &= ~(SVSHRVL0 + SVSHRVL1 + SVSMHRRL0 + SVSMHRRL1 + SVSMHRRL2);

    // Restore backup
    SVSMHCTL |= SVSMHCTL_backup;

    // Wait until high side, low side settled
    while (((PMMIFG & SVSMLDLYIFG) == 0) && ((PMMIFG & SVSMHDLYIFG) == 0)) ;

    // Clear all Flags
    PMMIFG &= ~(SVMHVLRIFG | SVMHIFG | SVSMHDLYIFG | SVMLVLRIFG | SVMLIFG | SVSMLDLYIFG);

    PMMRIE = PMMRIE_backup;                // Restore PMM interrupt enable register
    PMMCTL0_H = 0x00;                      // Lock PMM registers for write access
    return PMM_STATUS_OK;                  // Return: OK
}

uint16_t SetVCore(uint8_t level)
{
    uint16_t actlevel;
    uint16_t status = 0;

    level &= PMMCOREV_3;                   // Set Mask for Max. level
    actlevel = (PMMCTL0 & PMMCOREV_3);     // Get actual VCore
                                           // step by step increase or decrease
    while ((level != actlevel) && (status == 0)) {
        if (level > actlevel){
            status = SetVCoreUp(++actlevel);
        }
        else {
            status = SetVCoreDown(--actlevel);
        }
    }

    return status;
}


void I2C_Mems_Write_Reg(unsigned int reg, unsigned int data)
{

         unsigned int i;

                while (UCB0CTL1 & UCTXSTP);             // Ensure stop condition got sent
                    UCB0CTL1 |= UCTR + UCTXSTT;             // I2C TX, start condition

                    while(!(UCB0IFG & UCTXIFG));    // wait TXFLAG

                    UCB0TXBUF = reg;


             for(i=0;i<50;i++);

                   while (UCB0CTL1 & UCTXSTT);  // wait ACK

                    UCB0TXBUF = data;

                        while (UCB0CTL1 & UCTXSTT);  // wait ACK
                        UCB0CTL1 |= UCTXSTP;         // stop condition


}


unsigned int I2C_Mems_Read_Reg(unsigned int reg)
{

            unsigned int  RXData;



            while (UCB0CTL1 & UCTXSTP);             // Ensure stop condition got sent
            UCB0CTL1 |= UCTR + UCTXSTT;             // I2C TX, start condition

            RXData =  UCB0RXBUF;  // clean the buffer

            while(!(UCB0IFG & UCTXIFG));    // wait TXFLAG
            UCB0TXBUF = reg;


            while (UCB0CTL1 & UCTXSTT);  // wait ACK

            UCB0CTL1 &= ~UCTR;                          // I2C RX
            UCB0CTL1 |= UCTXSTT;                        // I2C start condition


            while(!(UCB0IFG & UCRXIFG));   //  wait RXFLAG
            RXData = UCB0RXBUF;

            while (UCB0CTL1 & UCTXSTT);  // wait ACK
                UCB0CTL1 |= UCTXSTP;         // stop condition


            return  RXData;

}

void I2C_LIS3DH_Init(void)
{
                 CS_LIS3DH_ON;
                  UCB0CTL1 |= UCSWRST;                      // Enable SW reset
                  UCB0CTL0 = UCMST + UCMODE_3 + UCSYNC;     // I2C Master, synchronous mode,
                  UCB0CTL1 = UCSSEL_2  + UCSWRST; // Use SMCLK, keep SW reset + UCTR
                  UCB0STAT = 0x00;
                  UCB0BR0 = 12;                             // fSCL = SMCLK/12 = ~100kHz
                  UCB0BR1 = 0;
                  UCB0I2CSA = LIS3DH_ADDR;                  // Slave Address is 018h
                  UCB0I2COA = 0x01A5;                       // own address.
                  P1SEL |= UCB0SDA + UCB0SCL;
                  UCB0CTL1 &= ~UCSWRST;                     // Clear SW reset, resume operation
                //  UCB0IE |= UCTXIE + UCRXIE + UCNACKIFG;                // Enable TX and RX interrupt

}

void I2C_M24C64_Init(void)
{

                  CS_LIS3DH_OFF;
                  UCB0CTL1 |= UCSWRST;                      // Enable SW reset
                  UCB0CTL0 = UCMST + UCMODE_3 + UCSYNC;     // I2C Master, synchronous mode,
                  UCB0CTL1 = UCSSEL_2 /*+ UCTR*/ + UCSWRST; // Use SMCLK, keep SW reset
                  UCB0STAT = 0x00;
                  UCB0BR0 = 12;                             // fSCL = SMCLK/12 = ~100kHz
                  UCB0BR1 = 0;
                  UCB0I2CSA = M24C64_ADDR;                  // Slave Address is 018h
                  UCB0I2COA = 0x01A5;                       // own address.
                  P1SEL |= UCB0SDA + UCB0SCL;
                  UCB0CTL1 &= ~UCSWRST;                     // Clear SW reset, resume operation
                //  UCB0IE |= UCTXIE + UCRXIE + UCNACKIFG;                // Enable TX and RX interrupt

}

void LIS3DH_Config(void){

            I2C_Mems_Write_Reg(LIS3DH_CTRL_REG1, LIS3DHODR100Hz+LIS3DH_ZEN+LIS3DH_YEN+LIS3DH_XEN+LIS3DH_LPEN); //+LIS3DH_ZEN++ LIS3DH_ODR_25Hz

                            I2C_Mems_Write_Reg(LIS3DH_CTRL_REG2,0xc1);   //I2C_Mems_Write_Reg(LIS3DH_CTRL_REG2,0x00);  0xF1
                            I2C_Mems_Write_Reg(LIS3DH_CTRL_REG3,0x40);
                            I2C_Mems_Write_Reg(LIS3DH_CTRL_REG4,0x00);
                            I2C_Mems_Write_Reg(LIS3DH_CTRL_REG5,0x08);//0x08
                            I2C_Mems_Write_Reg(LIS3DH_INT_THS,0x02);                 // 0x03
                            I2C_Mems_Write_Reg(LIS3DH_INT1_DURATION,0x0d);           // 0x06  0x0d
                            I2C_Mems_Write_Reg(LIS3DH_INT1_CFG,0x20);//0x20
}





void LIS3DH_Start(void)
{
	for(k = 0; k<1000;k++);
	 LIS_INT1_INIT;
		 I2C_LIS3DH_Init();

	    LIS3DH_Config();


}





