ARM MP+PPO261
"Fre DMBdWW Rfe PosRR DpAddrdR DpCtrlIsbdR"
Cycle=Rfe PosRR DpAddrdR DpCtrlIsbdR Fre DMBdWW
Relax=
Safe=Rfe Fre PosRR DMBdWW DpAddrdR DpCtrlIsbdR
Prefetch=1:x=T
Orig=Fre DMBdWW Rfe PosRR DpAddrdR DpCtrlIsbdR
{
%x0=x; %y0=y;
%y1=y; %z1=z; %x1=x;
}
 P0            | P1               ;
 MOV R0, #1    | LDR R0, [%y1]    ;
 STR R0, [%x0] | LDR R1, [%y1]    ;
 DMB           | EOR R2,R1,R1     ;
 MOV R1, #1    | LDR R3, [R2,%z1] ;
 STR R1, [%y0] | CMP R3, R3       ;
               | BNE LC00         ;
               | LC00:            ;
               | ISB              ;
               | LDR R4, [%x1]    ;
exists
(1:R0=1 /\ 1:R4=0)
