// Seed: 1996648700
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_4;
  assign (strong1, highz0) id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  module_0(
      id_1, id_6, id_7
  );
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    input wor id_3,
    input tri1 id_4,
    input wand id_5,
    output supply0 id_6
    , id_17,
    output wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply0 id_11,
    input wor id_12,
    output wand id_13,
    input wor id_14,
    input supply0 module_2
);
  assign id_7 = 1'b0;
  module_0(
      id_17, id_17, id_17
  );
endmodule
