* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 28 2019 00:52:57

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI7/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2drone  --package  SG48  --outdir  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI7/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI7/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2drone_pl.sdc  --dst_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI7/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2drone_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: Pc2drone
Used Logic Cell: 2584/5280
Used Logic Tile: 444/660
Used IO Cell:    10/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_system_pll_g
Clock Source: Pc2drone_pll_inst.clk_system_pll 
Clock Driver: Pc2drone_pll_inst.PLLOUTCORE_derived_clock_RNI5FOA (ICE_GB)
Driver Position: (13, 0, 0)
Fanout to FF: 981
Fanout to Tile: 332


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 1 8 2 7 3 0 0 0 1 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 0 7 6 8 7 6 4 0 0 0 0 0 0 0   
26|   0 1 0 0 0 0 0 0 0 0 0 4 8 8 8 8 1 0 0 0 1 0 0 0   
25|   0 0 0 0 0 0 1 0 0 0 0 8 8 8 8 8 8 0 0 0 1 0 0 0   
24|   0 0 0 0 0 0 0 0 0 0 5 5 8 8 8 8 2 1 0 1 1 0 0 5   
23|   7 2 1 1 0 0 0 0 1 0 3 8 8 7 8 8 8 6 0 2 2 0 0 4   
22|   8 1 2 0 0 0 0 0 1 0 8 8 8 8 6 8 8 7 0 0 0 0 0 1   
21|   2 1 6 0 1 0 1 2 8 8 1 2 8 8 8 8 8 8 0 0 0 2 0 0   
20|   0 7 7 7 7 0 5 8 7 6 2 8 5 6 8 8 8 6 0 1 0 1 0 3   
19|   7 8 7 8 2 0 7 8 2 6 7 8 6 8 8 6 8 8 0 6 1 1 0 0   
18|   7 8 7 8 3 0 7 8 6 1 8 8 8 8 6 8 7 6 0 6 6 1 0 0   
17|   7 8 7 8 8 0 8 8 8 8 6 7 8 8 6 6 7 7 0 8 7 1 0 0   
16|   3 8 8 5 5 0 8 7 8 7 8 8 8 8 6 7 6 8 0 8 7 8 0 0   
15|   1 7 8 8 4 0 1 8 8 7 7 1 1 6 7 7 8 8 0 8 8 8 0 2   
14|   7 3 8 8 8 0 8 8 7 2 8 2 6 4 7 8 8 7 0 8 6 6 1 6   
13|   6 6 7 8 7 0 7 8 8 4 8 7 8 8 8 8 8 7 0 8 8 3 0 2   
12|   2 2 0 8 8 0 2 4 2 8 8 4 1 8 8 8 7 7 0 7 6 7 0 0   
11|   6 2 0 8 1 0 8 8 5 7 7 2 8 8 7 8 8 7 0 7 5 2 1 3   
10|   8 3 6 7 1 0 1 8 2 8 6 8 3 7 8 8 8 2 0 8 8 5 1 7   
 9|   1 8 0 8 0 0 8 6 6 5 4 4 4 6 8 8 8 8 0 3 2 1 1 5   
 8|   1 0 0 5 1 0 6 2 5 8 4 1 7 8 8 8 8 8 0 8 7 2 1 0   
 7|   2 0 1 7 5 0 6 6 7 8 1 1 8 6 8 8 8 7 0 1 4 0 1 0   
 6|   8 0 2 7 8 0 5 8 7 8 6 6 3 8 8 8 7 8 0 1 0 0 0 0   
 5|   7 1 1 8 7 0 7 6 7 7 3 8 7 7 6 8 5 8 0 1 0 0 0 0   
 4|   0 0 0 6 8 0 4 8 7 5 5 3 7 3 8 8 4 0 0 0 0 0 0 0   
 3|   0 0 0 7 7 0 7 8 8 6 8 8 3 8 7 1 0 0 0 0 0 0 0 0   
 2|   0 0 0 7 5 0 6 8 8 5 7 8 1 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 1 0 5 8 8 8 5 6 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.82

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  1 19  7 19 11  0  0  0  2  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0 11 11 15  9  6  7  0  0  0  0  0  0  0    
26|     0  1  0  0  0  0  0  0  0  0  0 14 23 12 11 12  1  0  0  0  1  0  0  0    
25|     0  0  0  0  0  0  2  0  0  0  0 15 24 13 15 17 12  0  0  0  1  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0 16 14 23 19 17 12  8  3  0  1  1  0  0  5    
23|     7  3  2  1  0  0  0  0  1  0  9 16 22 14  9  8 13  6  0  2  2  0  0  4    
22|     8  2  3  0  0  0  0  0  2  0  8 21 14 15 11 10 15 11  0  0  0  0  0  1    
21|     2  4  6  0  1  0  4  5 18 20  1  2 13 14 17 20 20 13  0  0  0  3  0  0    
20|     0 14 19 12 11  0 13 21 11  9  2  8  5 21 22 17 14 18  0  4  0  2  0  4    
19|    13 20 13 20  3  0 13 16  3  6  8 22 20 22 23 16 20 18  0 20  4  2  0  0    
18|    12 19 11 19  3  0 14 16  8  1  8 20 17 21 22 21 22 21  0 20 13  4  0  0    
17|    10 22 14 14 19  0 17 16 18  8 13  7  7 22 21 20 22 21  0 16 18  4  0  0    
16|     3 23 14  8 10  0 14 10 20  7  8 20  9 21 18 22 21 18  0 22 20 22  0  0    
15|     1  7 14 24  4  0  1  9 13 13 13  1  1  9 22 21 17 20  0 20 19  8  0  2    
14|    12  8 14 24 14  0 21 16  8  5 16  8 16 12 19 18 20 21  0 21 21  3  3  6    
13|    12 11 14 22 20  0 19 16  8  4 16 15  8 13 11 22 21 22  0 18 20 11  0  2    
12|     2  2  0 13 22  0  4  9  6 16 20  9  4 13 19 20 20 15  0 22 20 22  0  0    
11|     6  3  0 15  4  0 16 22 12 14 15  4 18 12 12 22 19 22  0 14  5  2  1  3    
10|     8  3  7 14  1  0  2  8  8 16 13 17  3 14 17 17 17  2  0 19 19  7  1  7    
 9|     1  9  0 16  0  0 16 19 18 11 14 12  7 10 22 17 16 15  0  7  2  2  3  5    
 8|     1  0  0 16  4  0 19  7 15 14 12  4 17 20 23 18 17 10  0 14 10  2  1  0    
 7|     2  0  1 22 16  0 19 19 16 16  4  3 13 15 16 23 16 15  0  4  4  0  1  0    
 6|     8  0  5 19 19  0 13 18 21 15 18 14  9  8 15 24  9 17  0  1  0  0  0  0    
 5|     7  1  1 20 17  0 16 17 19 14 10 15 17 15 22 23 10 15  0  4  0  0  0  0    
 4|     0  0  0 17 16  0 11 19 18 12 18  6 14 11 14 22  6  0  0  0  0  0  0  0    
 3|     0  0  0 19 19  0 11 16 24 15 19 16  9  8 18  4  0  0  0  0  0  0  0  0    
 2|     0  0  0 16 14  0 12 17 23 12 22 16  4  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  3  0 10 18 18  9 12 22  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 12.48

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  1 21  7 23 11  0  0  0  2  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0 19 17 27 13  6 10  0  0  0  0  0  0  0    
26|     0  1  0  0  0  0  0  0  0  0  0 14 23 24 17 19  1  0  0  0  1  0  0  0    
25|     0  0  0  0  0  0  2  0  0  0  0 24 24 26 23 30 17  0  0  0  1  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0 20 19 23 26 29 22  8  3  0  1  1  0  0  5    
23|     7  4  2  1  0  0  0  0  1  0 11 26 23 16 18  8 18  6  0  2  2  0  0  4    
22|     8  2  4  0  0  0  0  0  2  0  8 28 22 25 16 29 25 24  0  0  0  0  0  1    
21|     2  4  6  0  1  0  4  6 28 28  1  2 21 27 24 28 28 17  0  0  0  4  0  0    
20|     0 27 27 13 15  0 16 32 23 13  2  8  5 22 24 30 18 23  0  4  0  2  0  6    
19|    20 32 14 20  3  0 21 16  3  6  8 23 23 29 23 22 32 25  0 24  4  2  0  0    
18|    23 20 19 19  3  0 23 17  8  1  8 20 23 30 24 29 27 23  0 22 19  4  0  0    
17|    20 22 23 20 32  0 27 27 27  8 18  7  8 30 22 22 27 25  0 26 24  4  0  0    
16|     3 23 24  8 10  0 29 23 32  7  8 29  9 29 22 24 23 29  0 23 24 26  0  0    
15|     1  7 24 24  4  0  1 24 18 27 13  1  1 11 27 25 18 32  0 20 29  8  0  2    
14|    16  8 24 24 24  0 26 16 14  5 16  8 22 12 25 25 27 22  0 27 21  6  3  6    
13|    12 18 21 23 27  0 23 17  8  4 16 18  8 23 19 29 30 27  0 29 26 12  0  2    
12|     2  2  0 30 29  0  4  9  6 22 29 13  4 18 29 23 26 23  0 26 23 26  0  0    
11|     6  4  0 32  4  0 23 22 17 14 18  6 32 28 17 29 20 25  0 23  5  2  1  3    
10|     8  3 12 14  1  0  2  8  8 18 23 30  9 21 24 23 30  2  0 26 24 13  1  7    
 9|     1 16  0 18  0  0 16 24 24 14 15 14 12 22 24 23 29 22  0 10  2  2  3  5    
 8|     1  0  0 20  4  0 24  8 20 14 14  4 27 29 23 23 30 11  0 23 18  2  1  0    
 7|     2  0  1 28 16  0 20 24 26 18  4  3 15 21 22 23 30 24  0  4  4  0  1  0    
 6|     8  0  5 25 30  0 18 28 26 26 22 24  9  8 24 24 16 27  0  1  0  0  0  0    
 5|     7  1  1 25 24  0 24 21 25 23 11 23 23 26 22 23 13 25  0  4  0  0  0  0    
 4|     0  0  0 21 29  0 14 31 19 20 20  6 23 11 14 23 10  0  0  0  0  0  0  0    
 3|     0  0  0 23 22  0 28 23 24 23 28 16  9  8 18  4  0  0  0  0  0  0  0  0    
 2|     0  0  0 24 20  0 22 17 23 13 25 17  4  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  3  0 14 18 27 15 17 24  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 16.48

***** Run Time Info *****
Run Time:  4
