#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr 03 13:51:43 2017
# Process ID: 17160
# Current directory: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula5/aula5_ex3/aula5_ex3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9384 C:\Users\Utilizador\Desktop\Universidade\4_ano\2_semestre\CR\Praticas\Aula5\aula5_ex3\aula5_ex3\aula5_ex3.xpr
# Log file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula5/aula5_ex3/aula5_ex3/vivado.log
# Journal file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula5/aula5_ex3/aula5_ex3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula5/aula5_ex3/aula5_ex3/aula5_ex3.xpr
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula5/aula5_ex3/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/ex3.bd}
create_project Ex1 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1 -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
import_files -fileset constrs_1 -force -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Nexys4_Master.xdc
create_bd_design "design_1"
set_property  ip_repo_paths  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {16} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/coe/aula6_ex1.coe} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
set_property location {0.5 -110 -167} [get_bd_cells clock_divider_0]
set_property location {1.5 152 -159} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:EightDisplayControl:1.0 EightDisplayControl_0
endgroup
set_property location {3 346 -295} [get_bd_cells EightDisplayControl_0]
set_property location {0.5 -203 -169} [get_bd_cells clock_divider_0]
set_property location {1.5 33 -173} [get_bd_cells blk_mem_gen_0]
set_property location {3 313 -183} [get_bd_cells EightDisplayControl_0]
startgroup
create_bd_port -dir I -type clk clk
set_property CONFIG.FREQ_HZ 1 [get_bd_ports clk]
endgroup
set_property location {-316 -181} [get_bd_ports clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins clock_divider_0/clk]
undo
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins blk_mem_gen_0/clka]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins EightDisplayControl_0/rightR]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins EightDisplayControl_0/near_rightR]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins EightDisplayControl_0/clk]
file mkdir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/new
close [ open C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/new/selectAddress.vhd w ]
add_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/new/selectAddress.vhd
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/selectAdd -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/selectAdd/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/selectAdd c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/selectAdd/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:selectAddress:1.0 selectAddress_0
endgroup
set_property location {2 -72 -311} [get_bd_cells selectAddress_0]
close [ open C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/new/ramControl.vhd w ]
add_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/new/ramControl.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ramControl [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/ramControl -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/ramControl/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/ramControl c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/ramControl/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
startgroup
set_property -dict [list CONFIG.B_Width.VALUE_SRC USER CONFIG.A_Width.VALUE_SRC USER CONFIG.B_Type.VALUE_SRC USER CONFIG.A_Type.VALUE_SRC USER] [get_bd_cells c_addsub_0]
set_property -dict [list CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {4} CONFIG.B_Width {4} CONFIG.Add_Mode {Subtract} CONFIG.Latency {0} CONFIG.B_Constant {true} CONFIG.B_Value {0001} CONFIG.CE {false} CONFIG.A_Width {4} CONFIG.Out_Width {4} CONFIG.Latency {0}] [get_bd_cells c_addsub_0]
endgroup
set_property location {3 117 -426} [get_bd_cells c_addsub_0]
delete_bd_objs [get_bd_nets blk_mem_gen_0_douta]
set_property location {0.5 -183 -179} [get_bd_cells clock_divider_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BinToBCD16:1.0 BinToBCD16_0
endgroup
set_property location {2.5 77 -464} [get_bd_cells BinToBCD16_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ramControl:1.0 ramControl_0
endgroup
set_property location {4 275 -109} [get_bd_cells ramControl_0]
set_property location {5.5 930 -413} [get_bd_cells EightDisplayControl_0]
set_property location {4.5 726 -108} [get_bd_cells blk_mem_gen_0]
set_property location {4 527 -257} [get_bd_cells c_addsub_0]
set_property location {4 464 -79} [get_bd_cells ramControl_0]
set_property location {3 276 -246} [get_bd_cells selectAddress_0]
set_property location {1 -72 -259} [get_bd_cells clock_divider_0]
set_property location {1 -58 -292} [get_bd_cells clock_divider_0]
set_property location {3.5 455 -454} [get_bd_cells BinToBCD16_0]
set_property location {3.5 553 -247} [get_bd_cells c_addsub_0]
set_property location {-312 -299} [get_bd_ports clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins clock_divider_0/clk]
create_bd_port -dir O -from 3 -to 0 led
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins BinToBCD16_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins selectAddress_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins ramControl_0/clk]
undo
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins ramControl_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
set_property location {0.5 -191 -501} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins clock_divider_0/reset]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins BinToBCD16_0/reset]
undo
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins BinToBCD16_0/reset]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins ramControl_0/rst]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins BinToBCD16_0/request]
delete_bd_objs [get_bd_nets clock_divider_0_divided_clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins selectAddress_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins BinToBCD16_0/clk]
connect_bd_net [get_bd_pins ramControl_0/clk_d] [get_bd_pins blk_mem_gen_0/clka]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins ramControl_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins EightDisplayControl_0/clk]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins blk_mem_gen_0/dina]
undo
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins BinToBCD16_0/binary]
connect_bd_net [get_bd_pins selectAddress_0/address] [get_bd_pins c_addsub_0/A]
connect_bd_net [get_bd_pins c_addsub_0/S] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_ports led] [get_bd_pins c_addsub_0/S]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/wea]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {16} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_2]
endgroup
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins blk_mem_gen_0/dina]
set_property location {4.5 493 -78} [get_bd_cells xlconstant_2]
undo
connect_bd_net [get_bd_pins BinToBCD16_0/BCD0] [get_bd_pins EightDisplayControl_0/rightR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD1] [get_bd_pins EightDisplayControl_0/near_leftR]
undo
connect_bd_net [get_bd_pins BinToBCD16_0/BCD1] [get_bd_pins EightDisplayControl_0/near_rightR]
create_bd_port -dir O -from 7 -to 0 an
startgroup
connect_bd_net [get_bd_ports an] [get_bd_pins EightDisplayControl_0/select_display]
endgroup
create_bd_port -dir O -from 6 -to 0 seg
startgroup
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDisplayControl_0/segments]
endgroup
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_blk_mem_gen_0_0_synth_1 design_1_clock_divider_0_0_synth_1 design_1_EightDisplayControl_0_0_synth_1 design_1_selectAddress_0_0_synth_1 design_1_c_addsub_0_0_synth_1 design_1_BinToBCD16_0_0_synth_1 design_1_ramControl_0_0_synth_1 design_1_xlconstant_0_0_synth_1 design_1_xlconstant_1_0_synth_1 design_1_xlconstant_2_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
create_project Ex2 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2 -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
import_files -fileset constrs_1 -force -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Nexys4_Master.xdc
open_hw
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
current_project Ex1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.how_fast {26}] [get_bd_cells clock_divider_0]
endgroup
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clock_divider_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_clock_divider_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd}
open_hw
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_pins BinToBCD16_0/BCD2] [get_bd_pins EightDisplayControl_0/near_leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD3] [get_bd_pins EightDisplayControl_0/rightL]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD4] [get_bd_pins EightDisplayControl_0/near_rightL]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {4} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_3]
endgroup
delete_bd_objs [get_bd_nets BinToBCD16_0_BCD3]
delete_bd_objs [get_bd_nets BinToBCD16_0_BCD4]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD3] [get_bd_pins EightDisplayControl_0/leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD4] [get_bd_pins EightDisplayControl_0/rightL]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins EightDisplayControl_0/near_rightL]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins EightDisplayControl_0/near_leftL]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins EightDisplayControl_0/leftL]
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xlconstant_3_0] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_xlconstant_3_0_synth_1
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd}
set_property -dict [list CONFIG.FREQ_HZ {100000000}] [get_bd_ports clk]
startgroup
set_property -dict [list CONFIG.how_fast {15}] [get_bd_cells clock_divider_0]
endgroup
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clock_divider_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_clock_divider_0_0] ] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.how_fast {26}] [get_bd_cells clock_divider_0]
endgroup
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clock_divider_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd}
current_project Ex2
create_bd_design "design_1"
set_property  ip_repo_paths  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
open_hw
current_project Ex1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
current_project Ex2
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.depth {16} CONFIG.data_width {16} CONFIG.memory_type {single_port_ram} CONFIG.input_options {non_registered} CONFIG.input_clock_enable {false} CONFIG.coefficient_file {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/coe/aula6_ex1.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
set_property location {0.5 -76 -193} [get_bd_cells clock_divider_0]
set_property location {2.5 404 -136} [get_bd_cells dist_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BinToBCD16:1.0 BinToBCD16_0
endgroup
set_property location {2.5 302 -399} [get_bd_cells BinToBCD16_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:EightDisplayControl:1.0 EightDisplayControl_0
endgroup
set_property location {4.5 644 -516} [get_bd_cells EightDisplayControl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:selectAddress:1.0 selectAddress_0
endgroup
set_property location {1.5 -36 -358} [get_bd_cells selectAddress_0]
set_property location {0.5 -204 -439} [get_bd_cells clock_divider_0]
set_property location {2.5 111 -258} [get_bd_cells selectAddress_0]
set_property location {3 327 -517} [get_bd_cells BinToBCD16_0]
set_property location {3 377 -280} [get_bd_cells dist_mem_gen_0]
set_property location {3.5 464 -545} [get_bd_cells BinToBCD16_0]
set_property location {5 609 -333} [get_bd_cells EightDisplayControl_0]
set_property location {4 508 -543} [get_bd_cells BinToBCD16_0]
set_property location {3 201 -520} [get_bd_cells dist_mem_gen_0]
set_property location {2 78 -397} [get_bd_cells selectAddress_0]
set_property location {2 83 -531} [get_bd_cells selectAddress_0]
set_property location {5 739 -544} [get_bd_cells EightDisplayControl_0]
set_property location {1 -184 -518} [get_bd_cells clock_divider_0]
set_property location {1.5 -148 -527} [get_bd_cells clock_divider_0]
create_bd_port -dir I clk
delete_bd_objs [get_bd_ports clk]
startgroup
create_bd_port -dir I -type clk clk
set_property CONFIG.FREQ_HZ 1 [get_bd_ports clk]
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins clock_divider_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {0.5 -274 -518} [get_bd_cells xlconstant_0]
set_property location {1 -309 -478} [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins clock_divider_0/reset]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins selectAddress_0/clk]
connect_bd_net [get_bd_pins selectAddress_0/address] [get_bd_pins dist_mem_gen_0/a]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins dist_mem_gen_0/clk]
connect_bd_net [get_bd_pins dist_mem_gen_0/d] [get_bd_pins BinToBCD16_0/binary]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins BinToBCD16_0/reset]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins BinToBCD16_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins BinToBCD16_0/request]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins dist_mem_gen_0/we]
set_property location {5 502 -537} [get_bd_cells BinToBCD16_0]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD0] [get_bd_pins EightDisplayControl_0/rightR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD1] [get_bd_pins EightDisplayControl_0/near_rightR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD2] [get_bd_pins EightDisplayControl_0/near_leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD3] [get_bd_pins EightDisplayControl_0/leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD4] [get_bd_pins EightDisplayControl_0/rightL]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {4} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_2]
endgroup
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins EightDisplayControl_0/near_rightL]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins EightDisplayControl_0/near_leftL]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins EightDisplayControl_0/leftL]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins EightDisplayControl_0/clk]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins dist_mem_gen_0/spo] [get_bd_pins BinToBCD16_0/binary]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {16}] [get_bd_cells xlconstant_3]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins dist_mem_gen_0/d]
create_bd_port -dir O -from 7 -to 0 an
set_property location {984 -600} [get_bd_ports an]
set_property location {6.5 864 -577} [get_bd_cells EightDisplayControl_0]
undo
set_property location {6 819 -387} [get_bd_cells EightDisplayControl_0]
set_property location {6 829 -531} [get_bd_cells EightDisplayControl_0]
connect_bd_net [get_bd_ports an] [get_bd_pins EightDisplayControl_0/select_display]
create_bd_port -dir O -from 6 -to 0 seg
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDisplayControl_0/segments]
set_property location {1028 -500} [get_bd_ports seg]
save_bd_design
create_bd_port -dir O -from 3 -to 0 led
startgroup
connect_bd_net [get_bd_ports led] [get_bd_pins selectAddress_0/address]
endgroup
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_clock_divider_0_0_synth_1 design_1_dist_mem_gen_0_0_synth_1 design_1_BinToBCD16_0_0_synth_1 design_1_EightDisplayControl_0_0_synth_1 design_1_selectAddress_0_0_synth_1 design_1_xlconstant_0_0_synth_1 design_1_xlconstant_1_0_synth_1 design_1_xlconstant_2_0_synth_1 design_1_xlconstant_3_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xlconstant_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_xlconstant_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:\Users\Utilizador\Desktop\Universidade\4_ano\2_semestre\CR\Praticas\Aula6\Ex1\Ex1.runs\impl_1\design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project Ex1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
current_project Ex2
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project Ex1
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clock_divider_0_divided_clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins BinToBCD16_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins EightDisplayControl_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins selectAddress_0/clk]
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -top
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_pins ramControl_0/clk] [get_bd_pins selectAddress_0/address]
undo
connect_bd_net [get_bd_pins ramControl_0/clk] [get_bd_pins clock_divider_0/divided_clk]
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_EightDisplayControl_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_EightDisplayControl_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_BinToBCD16_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_BinToBCD16_0_0] ] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project Ex2
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clock_divider_0_divided_clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins selectAddress_0/clk]
connect_bd_net [get_bd_pins dist_mem_gen_0/clk] [get_bd_pins selectAddress_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins BinToBCD16_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins EightDisplayControl_0/clk]
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_BinToBCD16_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_BinToBCD16_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_EightDisplayControl_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_EightDisplayControl_0_0] ] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex2/Ex2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_hw
current_project Ex1
close_project
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:\Users\Utilizador\Desktop\Universidade\4_ano\2_semestre\CR\Praticas\Aula6\Ex1\Ex1.runs\impl_1\design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex1/Ex1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
create_project Ex3 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3 -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
import_files -fileset constrs_1 -force -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Nexys4_Master.xdc
create_bd_design "design_1"
set_property  ip_repo_paths  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {16} CONFIG.Read_Width_A {16} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/coe/aula6_ex1.coe} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_clock_converter:1.1 axis_clock_converter_0
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ramControl:1.0 ramControl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:EightDisplayControl:1.0 EightDisplayControl_0
endgroup
set_property location {1 24 -311} [get_bd_cells clock_divider_0]
set_property location {1 121 -510} [get_bd_cells EightDisplayControl_0]
set_property location {3.5 666 -508} [get_bd_cells EightDisplayControl_0]
set_property location {3.5 522 -230} [get_bd_cells ramControl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:selectAddress:1.0 selectAddress_0
endgroup
set_property location {3 374 -313} [get_bd_cells selectAddress_0]
set_property location {3 576 -228} [get_bd_cells ramControl_0]
set_property location {3.5 611 -292} [get_bd_cells ramControl_0]
set_property location {4 827 -255} [get_bd_cells blk_mem_gen_0]
file mkdir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/new
close [ open C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/new/my_max.vhd w ]
add_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/new/my_max.vhd
save_bd_design
remove_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/new/my_max.vhd
file delete -force C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/new/my_max.vhd
import_files -norecurse {{C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/42 Ano/42 Ano/Aual5.srcs/sources_1/new/Max.vhd} {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/42 Ano/42 Ano/Aual5.srcs/sources_1/new/Min.vhd}}
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/max -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/max/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/max c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/max/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Min [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/min -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/min/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/min c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/min/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips
current_project Ex2
close_project
current_project aula5_ex3
close_project
open_project {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/42 Ano/42 Ano/Aual5.xpr}
current_project Ex3
import_files -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/MaxMinFSM.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MaxMinFSM [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/maxMinFSM -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/maxMinFSM/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/maxMinFSM c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/maxMinFSM/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/maxMinFSM [current_project]
update_ip_catalog
current_project Ex3
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MaxMinFSM:1.0 MaxMinFSM_0
endgroup
set_property location {1 102 -331} [get_bd_cells clock_divider_0]
set_property location {1.5 249 -309} [get_bd_cells selectAddress_0]
set_property location {3 439 -311} [get_bd_cells c_addsub_0]
set_property location {3 400 -519} [get_bd_cells MaxMinFSM_0]
startgroup
set_property -dict [list CONFIG.B_Width.VALUE_SRC USER CONFIG.A_Width.VALUE_SRC USER CONFIG.B_Type.VALUE_SRC USER CONFIG.A_Type.VALUE_SRC USER] [get_bd_cells c_addsub_0]
set_property -dict [list CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {8} CONFIG.B_Width {8} CONFIG.Add_Mode {Subtract} CONFIG.B_Constant {true} CONFIG.B_Value {00000001} CONFIG.CE {false} CONFIG.Out_Width {8} CONFIG.Latency {1}] [get_bd_cells c_addsub_0]
endgroup
set_property location {1.5 108 -432} [get_bd_cells clock_divider_0]
set_property location {5.5 959 -522} [get_bd_cells EightDisplayControl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BinToBCD16:1.0 BinToBCD16_0
endgroup
set_property location {4.5 669 -555} [get_bd_cells BinToBCD16_0]
set_property location {3.5 332 -585} [get_bd_cells MaxMinFSM_0]
set_property location {4 249 -317} [get_bd_cells c_addsub_0]
set_property location {2.5 81 -356} [get_bd_cells selectAddress_0]
set_property location {1 -125 -438} [get_bd_cells clock_divider_0]
set_property location {1.5 -105 -405} [get_bd_cells clock_divider_0]
startgroup
create_bd_port -dir I -type clk clk
set_property CONFIG.FREQ_HZ 1 [get_bd_ports clk]
endgroup
create_bd_port -dir I -type rst btn
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports btn]
delete_bd_objs [get_bd_cells MaxMinFSM_0]
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/maxMinFSM -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/maxMinFSM/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/maxMinFSM c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/maxMinFSM/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/maxMinFSM
current_project Ex3
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MaxMinFSM:1.0 MaxMinFSM_0
endgroup
set_property location {4 339 -526} [get_bd_cells MaxMinFSM_0]
set_property location {-263 -411} [get_bd_ports clk]
set_property location {0.5 -142 -398} [get_bd_cells clock_divider_0]
set_property location {1.5 92 -337} [get_bd_cells selectAddress_0]
delete_bd_objs [get_bd_ports btn]
create_bd_port -dir I btnC
set_property location {-287 -485} [get_bd_ports btnC]
set_property location {-285 -426} [get_bd_ports clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {0.5 -268 -353} [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
set_property location {1 -275 -357} [get_bd_cells xlconstant_0]
set_property location {-357 -427} [get_bd_ports clk]
set_property location {1 -233 -361} [get_bd_cells xlconstant_0]
save_bd_design
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins clock_divider_0/reset]
undo
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins clock_divider_0/reset]
set_property location {-381 -422} [get_bd_ports clk]
set_property location {-401 -416} [get_bd_ports clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins clock_divider_0/clk]
set_property location {-366 -482} [get_bd_ports btnC]
connect_bd_net [get_bd_ports btnC] [get_bd_pins MaxMinFSM_0/btnC]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins MaxMinFSM_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins selectAddress_0/clk]
startgroup
set_property -dict [list CONFIG.A_Width {4} CONFIG.B_Width {4} CONFIG.B_Constant {true} CONFIG.B_Value {0001} CONFIG.Out_Width {4} CONFIG.Latency {1}] [get_bd_cells c_addsub_0]
endgroup
connect_bd_net [get_bd_pins selectAddress_0/address] [get_bd_pins c_addsub_0/A]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins c_addsub_0/CLK]
set_property location {6 808 -250} [get_bd_cells blk_mem_gen_0]
set_property location {5 566 -403} [get_bd_cells ramControl_0]
connect_bd_net [get_bd_pins c_addsub_0/S] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_ports clk] [get_bd_pins ramControl_0/clk]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins ramControl_0/rst]
connect_bd_net [get_bd_pins ramControl_0/clk_d] [get_bd_pins blk_mem_gen_0/clka]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/wea]
startgroup
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins MaxMinFSM_0/inp]
connect_bd_net [get_bd_pins c_addsub_0/S] [get_bd_pins MaxMinFSM_0/inadd]
set_property location {6 750 -685} [get_bd_cells BinToBCD16_0]
set_property location {6 742 -592} [get_bd_cells BinToBCD16_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {7.5 948 -673} [get_bd_cells BinToBCD16_0]
set_property location {7 653 -585} [get_bd_cells xlconcat_0]
set_property location {5.5 664 -544} [get_bd_cells xlconcat_0]
set_property location {7 966 -640} [get_bd_cells BinToBCD16_0]
startgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {2} CONFIG.IN0_WIDTH {8} CONFIG.IN1_WIDTH {8}] [get_bd_cells xlconcat_0]
endgroup
set_property location {5.5 560 -569} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins MaxMinFSM_0/outp] [get_bd_pins xlconcat_0/In1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {8} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins BinToBCD16_0/binary]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property location {6.5 638 -685} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins BinToBCD16_0/request]
connect_bd_net [get_bd_ports clk] [get_bd_pins BinToBCD16_0/clk]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins BinToBCD16_0/reset]
set_property location {9 1187 -451} [get_bd_cells EightDisplayControl_0]
set_property location {8.5 1117 -449} [get_bd_cells EightDisplayControl_0]
connect_bd_net [get_bd_ports clk] [get_bd_pins EightDisplayControl_0/clk]
undo
connect_bd_net [get_bd_ports clk] [get_bd_pins EightDisplayControl_0/clk]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD0] [get_bd_pins EightDisplayControl_0/rightR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD1] [get_bd_pins EightDisplayControl_0/near_rightR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD2] [get_bd_pins EightDisplayControl_0/near_leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD2] [get_bd_pins EightDisplayControl_0/rightL]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD2] [get_bd_pins EightDisplayControl_0/near_rightL]
undo
undo
connect_bd_net [get_bd_pins BinToBCD16_0/BCD3] [get_bd_pins EightDisplayControl_0/leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD4] [get_bd_pins EightDisplayControl_0/rightL]
create_bd_port -dir O -from 7 -to 0 an
set_property location {1424 -457} [get_bd_ports an]
startgroup
connect_bd_net [get_bd_ports an] [get_bd_pins EightDisplayControl_0/select_display]
endgroup
create_bd_port -dir O -from 6 -to 0 seg
set_property location {1454 -407} [get_bd_ports seg]
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDisplayControl_0/segments]
create_bd_port -dir O -from 3 -to 0 led
set_property location {1477 -282} [get_bd_ports led]
connect_bd_net [get_bd_ports led] [get_bd_pins MaxMinFSM_0/outadd]
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_blk_mem_gen_0_0_synth_1 design_1_clock_divider_0_1_synth_1 design_1_ramControl_0_0_synth_1 design_1_c_addsub_0_0_synth_1 design_1_EightDisplayControl_0_0_synth_1 design_1_selectAddress_0_0_synth_1 design_1_BinToBCD16_0_0_synth_1 design_1_MaxMinFSM_0_1_synth_1 design_1_xlconstant_0_0_synth_1 design_1_xlconcat_0_0_synth_1 design_1_xlconstant_1_0_synth_1 design_1_xlconstant_2_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clock_divider_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_ramControl_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_c_addsub_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_EightDisplayControl_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_selectAddress_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_BinToBCD16_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_MaxMinFSM_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xlconcat_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xlconstant_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_xlconstant_2_0] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd}
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_nets xlconstant_2_dout] [get_bd_nets BinToBCD16_0_BCD4] [get_bd_nets BinToBCD16_0_BCD1] [get_bd_nets BinToBCD16_0_BCD3] [get_bd_nets BinToBCD16_0_BCD0] [get_bd_nets BinToBCD16_0_BCD2] [get_bd_cells BinToBCD16_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {9 910 -577} [get_bd_cells xlslice_0]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {16} CONFIG.DIN_FROM {3} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {9 1033 -657} [get_bd_cells xlslice_1]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {16} CONFIG.DIN_TO {4} CONFIG.DIN_FROM {7} CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_1]
endgroup
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins EightDisplayControl_0/rightR]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins EightDisplayControl_0/near_rightR]
delete_bd_objs [get_bd_cells xlconstant_2]
delete_bd_objs [get_bd_nets clock_divider_0_divided_clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins MaxMinFSM_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins selectAddress_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins c_addsub_0/CLK]
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_MaxMinFSM_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_xlslice_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xlslice_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_xlslice_0_0_synth_1 design_1_xlslice_1_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd}
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd}
set_property -dict [list CONFIG.FREQ_HZ {100000000}] [get_bd_ports clk]
startgroup
set_property -dict [list CONFIG.how_fast {26}] [get_bd_cells clock_divider_0]
endgroup
disconnect_bd_net /clk_1 [get_bd_pins ramControl_0/clk]
connect_bd_net [get_bd_pins ramControl_0/clk] [get_bd_pins clock_divider_0/divided_clk]
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clock_divider_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_ramControl_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_EightDisplayControl_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_MaxMinFSM_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_clock_divider_0_1_synth_1
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {5 496 -404} [get_bd_cells ramControl_0]
startgroup
set_property -dict [list CONFIG.Latency {0}] [get_bd_cells c_addsub_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins c_counter_binary_0/CLK]
delete_bd_objs [get_bd_nets selectAddress_0_address] [get_bd_cells selectAddress_0]
startgroup
set_property -dict [list CONFIG.Output_Width {4}] [get_bd_cells c_counter_binary_0]
endgroup
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins c_addsub_0/A]
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_nets MaxMinFSM_0_outp] [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets xlconcat_0_dout]
connect_bd_net [get_bd_pins MaxMinFSM_0/outp] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins MaxMinFSM_0/outp] [get_bd_pins xlslice_0/Din]
delete_bd_objs [get_bd_cells xlconstant_1]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {8} CONFIG.DIN_TO {4} CONFIG.DIN_FROM {7}] [get_bd_cells xlslice_1]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {8} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {3}] [get_bd_cells xlslice_0]
endgroup
save_bd_design
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_c_addsub_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xlslice_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xlslice_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_c_counter_binary_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_xlslice_0_0_synth_1 design_1_xlslice_1_0_synth_1 design_1_c_addsub_0_0_synth_1 design_1_c_counter_binary_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd}
disconnect_bd_net /clock_divider_0_divided_clk [get_bd_pins c_counter_binary_0/CLK]
connect_bd_net [get_bd_ports clk] [get_bd_pins c_counter_binary_0/CLK]
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -top
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.how_fast {9}] [get_bd_cells clock_divider_0]
endgroup
disconnect_bd_net /clk_1 [get_bd_pins c_counter_binary_0/CLK]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins c_counter_binary_0/CLK]
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clock_divider_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_clock_divider_0_1_synth_1
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex3/Ex3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
