// Seed: 2725385155
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    input id_5
);
  assign id_6 = 1;
  logic id_7 = id_3;
  type_12(
      1'h0, id_0 & 1
  );
endmodule
