Analysis & Synthesis report for VanilaCore
Fri Mar 26 21:47:40 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |core|memory_access:memory_access_0|data_bus_state
  9. State Machine - |core|control_unit:control_unit_0|load_state
 10. State Machine - |core|fetch_stm:fetch_stm_0|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: fetch_stm:fetch_stm_0
 15. Parameter Settings for User Entity Instance: control_unit:control_unit_0
 16. Parameter Settings for User Entity Instance: csr_unit:csr_unit_0|mcounters:mcounters_0
 17. Parameter Settings for User Entity Instance: csr_unit:csr_unit_0|trap_unit:trap_unit_0
 18. Parameter Settings for User Entity Instance: alu:alu_0
 19. Parameter Settings for User Entity Instance: branch_unit:branch_unit_0
 20. Parameter Settings for User Entity Instance: memory_access:memory_access_0
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 26 21:47:40 2021       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; VanilaCore                                  ;
; Top-level Entity Name              ; core                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 9,977                                       ;
;     Total combinational functions  ; 7,704                                       ;
;     Dedicated logic registers      ; 3,658                                       ;
; Total registers                    ; 3658                                        ;
; Total pins                         ; 209                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F23C7      ;                    ;
; Top-level entity name                                            ; core               ; VanilaCore         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                              ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+
; ../core/trap_int.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/trap_int.sv      ;         ;
; ../core/trap_unit.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/trap_unit.sv     ;         ;
; ../core/minfo.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/minfo.sv         ;         ;
; ../core/event_int.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/event_int.sv     ;         ;
; ../core/mcounters.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/mcounters.sv     ;         ;
; ../core/csr_unit.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv      ;         ;
; ../core/debug_def.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/debug_def.sv     ;         ;
; ../core/memory_access.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/memory_access.sv ;         ;
; ../core/decode.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/decode.sv        ;         ;
; ../core/control_unit.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/control_unit.sv  ;         ;
; ../core/global_pkg.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv    ;         ;
; ../core/fetch_stm.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv     ;         ;
; ../core/decoder.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/decoder.sv       ;         ;
; ../core/branch_unit.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv   ;         ;
; ../core/wishbone.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/wishbone.sv      ;         ;
; ../core/core.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/core.sv          ;         ;
; ../core/alu.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/alu.sv           ;         ;
; ../core/regfile.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/camin/Documents/VanilaCore/core/regfile.sv       ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 9,977              ;
;                                             ;                    ;
; Total combinational functions               ; 7704               ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 5316               ;
;     -- 3 input functions                    ; 1164               ;
;     -- <=2 input functions                  ; 1224               ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 6357               ;
;     -- arithmetic mode                      ; 1347               ;
;                                             ;                    ;
; Total registers                             ; 3658               ;
;     -- Dedicated logic registers            ; 3658               ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 209                ;
;                                             ;                    ;
; Embedded Multiplier 9-bit elements          ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; inst_bus.clk~input ;
; Maximum fan-out                             ; 3658               ;
; Total fan-out                               ; 38579              ;
; Average fan-out                             ; 3.27               ;
+---------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                            ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                             ; Entity Name   ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+---------------+--------------+
; |core                              ; 7704 (233)          ; 3658 (0)                  ; 0           ; 0            ; 0       ; 0         ; 209  ; 0            ; |core                                           ;               ;              ;
;    |alu:alu_0|                     ; 550 (550)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |core|alu:alu_0                                 ; alu           ; work         ;
;    |branch_unit:branch_unit_0|     ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |core|branch_unit:branch_unit_0                 ; branch_unit   ; work         ;
;    |control_unit:control_unit_0|   ; 68 (68)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |core|control_unit:control_unit_0               ; control_unit  ; work         ;
;    |csr_unit:csr_unit_0|           ; 2187 (40)           ; 2304 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |core|csr_unit:csr_unit_0                       ; csr_unit      ; work         ;
;       |mcounters:mcounters_0|      ; 1913 (1913)         ; 1952 (1952)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0 ; mcounters     ; work         ;
;       |minfo:minfo_0|              ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |core|csr_unit:csr_unit_0|minfo:minfo_0         ; minfo         ; work         ;
;       |trap_unit:trap_unit_0|      ; 225 (225)           ; 352 (352)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |core|csr_unit:csr_unit_0|trap_unit:trap_unit_0 ; trap_unit     ; work         ;
;    |fetch_stm:fetch_stm_0|         ; 234 (234)           ; 101 (101)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |core|fetch_stm:fetch_stm_0                     ; fetch_stm     ; work         ;
;    |memory_access:memory_access_0| ; 327 (327)           ; 208 (208)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |core|memory_access:memory_access_0             ; memory_access ; work         ;
;    |regfile:regfile_0|             ; 4020 (4020)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |core|regfile:regfile_0                         ; regfile       ; work         ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |core|memory_access:memory_access_0|data_bus_state                                                                                                                               ;
+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+----------------------+-----------------------+
; Name                   ; data_bus_state.UWRITE2 ; data_bus_state.UWRITE1 ; data_bus_state.READ_W2 ; data_bus_state.READ_W1 ; data_bus_state.READ2 ; data_bus_state.READ1 ; data_bus_state.NO_CMD ;
+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+----------------------+-----------------------+
; data_bus_state.NO_CMD  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                     ;
; data_bus_state.READ1   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                    ; 1                     ;
; data_bus_state.READ2   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                    ; 0                    ; 1                     ;
; data_bus_state.READ_W1 ; 0                      ; 0                      ; 0                      ; 1                      ; 0                    ; 0                    ; 1                     ;
; data_bus_state.READ_W2 ; 0                      ; 0                      ; 1                      ; 0                      ; 0                    ; 0                    ; 1                     ;
; data_bus_state.UWRITE1 ; 0                      ; 1                      ; 0                      ; 0                      ; 0                    ; 0                    ; 1                     ;
; data_bus_state.UWRITE2 ; 1                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 1                     ;
+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |core|control_unit:control_unit_0|load_state ;
+-------------------------+------------------------------------+
; Name                    ; load_state.RECIEVE_DATA            ;
+-------------------------+------------------------------------+
; load_state.SEND_CMD     ; 0                                  ;
; load_state.RECIEVE_DATA ; 1                                  ;
+-------------------------+------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |core|fetch_stm:fetch_stm_0|state ;
+------------+------------+------------+------------+
; Name       ; state.READ ; state.EXEC ; state.INC  ;
+------------+------------+------------+------------+
; state.READ ; 0          ; 0          ; 0          ;
; state.INC  ; 1          ; 0          ; 1          ;
; state.EXEC ; 1          ; 1          ; 0          ;
+------------+------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+-----------------------------------------------------------------+-----------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                        ;
+-----------------------------------------------------------------+-----------------------------------------------------------+
; control_unit:control_unit_0|write_mode[2,3]                     ; Stuck at GND due to stuck port data_in                    ;
; control_unit:control_unit_0|write_mode[1]                       ; Stuck at VCC due to stuck port data_in                    ;
; control_unit:control_unit_0|write_mode[0]                       ; Stuck at GND due to stuck port data_in                    ;
; control_unit:control_unit_0|val_src[0..3]                       ; Stuck at GND due to stuck port data_in                    ;
; control_unit:control_unit_0|sel_rs1_d_rs1                       ; Stuck at GND due to stuck port data_in                    ;
; control_unit:control_unit_0|regfile_src[3]                      ; Stuck at GND due to stuck port data_in                    ;
; control_unit:control_unit_0|sr2_src[1..3]                       ; Stuck at GND due to stuck port data_in                    ;
; control_unit:control_unit_0|memory_operation[2,3]               ; Stuck at GND due to stuck port data_in                    ;
; fetch_stm:fetch_stm_0|inst_bus.DAT_O[0..31]                     ; Stuck at GND due to stuck port data_in                    ;
; fetch_stm:fetch_stm_0|inst_bus.WE                               ; Stuck at GND due to stuck port data_in                    ;
; control_unit:control_unit_0|event_bus.conditional_branch        ; Merged with control_unit:control_unit_0|enable_branch     ;
; control_unit:control_unit_0|jmp_target_src[3]                   ; Merged with control_unit:control_unit_0|jmp_target_src[2] ;
; control_unit:control_unit_0|jmp_target_src[2]                   ; Stuck at GND due to stuck port data_in                    ;
; memory_access:memory_access_0|data_bus_state~2                  ; Lost fanout                                               ;
; memory_access:memory_access_0|data_bus_state~3                  ; Lost fanout                                               ;
; memory_access:memory_access_0|data_bus_state~4                  ; Lost fanout                                               ;
; memory_access:memory_access_0|data_bus_state~5                  ; Lost fanout                                               ;
; control_unit:control_unit_0|load_state~5                        ; Lost fanout                                               ;
; control_unit:control_unit_0|load_state~6                        ; Lost fanout                                               ;
; control_unit:control_unit_0|load_state~7                        ; Lost fanout                                               ;
; fetch_stm:fetch_stm_0|state~4                                   ; Lost fanout                                               ;
; fetch_stm:fetch_stm_0|state~5                                   ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][32] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][33] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][34] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][35] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][36] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][37] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][38] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][39] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][40] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][41] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][42] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][43] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][44] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][45] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][46] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][47] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][48] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][49] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][50] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][51] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][52] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][53] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][54] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][55] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][56] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][57] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][58] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][59] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][60] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][61] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][62] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][63] ; Lost fanout                                               ;
; csr_unit:csr_unit_0|mcounters:mcounters_0|minstret[0..63]       ; Stuck at GND due to stuck port data_in                    ;
; Total Number of Removed Registers = 1052                        ;                                                           ;
+-----------------------------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3658  ;
; Number of registers using Synchronous Clear  ; 116   ;
; Number of registers using Synchronous Load   ; 42    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3569  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|fetch_stm:fetch_stm_0|PC[23]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |core|csr_unit:csr_unit_0|trap_unit:trap_unit_0|CPM[1]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|csr_unit:csr_unit_0|trap_unit:trap_unit_0|mepc[26]              ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |core|memory_access:memory_access_0|store_data_reg[20]                ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|minstret[6]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|csr_unit:csr_unit_0|trap_unit:trap_unit_0|mcause[8]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|csr_unit:csr_unit_0|trap_unit:trap_unit_0|mtval[6]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |core|csr_unit:csr_unit_0|trap_unit:trap_unit_0|mstatus[11]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[31][12]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[30][0]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[29][31]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[28][6]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[27][11]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[26][0]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[25][0]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[24][23]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[23][19]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[22][21]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[21][17]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[20][16]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[19][8]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[18][18]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[17][28]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[16][1]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[15][30]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[14][18]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[13][6]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[12][24]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[11][20]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[10][2]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[9][23]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[8][14]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[7][27]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[6][28]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[5][28]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[4][31]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[3][19]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[2][8]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[1][28]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|regfile:regfile_0|REGS[0][28]                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|memory_access:memory_access_0|data_2[30]                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |core|memory_access:memory_access_0|data_1[7]                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |core|control_unit:control_unit_0|enable_branch                       ;
; 133:1              ; 2 bits    ; 176 LEs       ; 26 LEs               ; 150 LEs                ; Yes        ; |core|control_unit:control_unit_0|jmp_target_src[1]                   ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2819][21] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2820][52] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2821][45] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2822][14] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2823][17] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2824][5]  ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2825][63] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2826][0]  ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2827][35] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2828][2]  ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2829][25] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2830][45] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2831][59] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2832][6]  ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2833][63] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2834][30] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2835][56] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2836][33] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2837][50] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2838][52] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2839][31] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2840][44] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2841][44] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2842][6]  ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2843][18] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2844][44] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2845][44] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2846][13] ;
; 19:1               ; 64 bits   ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |core|csr_unit:csr_unit_0|mcounters:mcounters_0|mhpmcounter[2847][4]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |core|control_unit:control_unit_0|load_state                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |core|memory_access:memory_access_0|modified_window[5][3]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |core|memory_access:memory_access_0|modified_window[0][0]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |core|memory_access:memory_access_0|modified_window[1][1]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |core|memory_access:memory_access_0|modified_window[2][0]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |core|memory_access:memory_access_0|modified_window[3][7]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |core|memory_access:memory_access_0|modified_window[4][3]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |core|memory_access:memory_access_0|modified_window[6][0]             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |core|regfile:regfile_0|Mux50                                         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |core|regfile:regfile_0|Mux91                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |core|fetch_stm:fetch_stm_0|ADR                                       ;
; 8:1                ; 30 bits   ; 150 LEs       ; 120 LEs              ; 30 LEs                 ; No         ; |core|fetch_stm:fetch_stm_0|Selector1                                 ;
; 9315:1             ; 6 bits    ; 37260 LEs     ; 1002 LEs             ; 36258 LEs              ; No         ; |core|regfile:regfile_0|REGS                                          ;
; 9315:1             ; 2 bits    ; 12420 LEs     ; 332 LEs              ; 12088 LEs              ; No         ; |core|regfile:regfile_0|REGS                                          ;
; 9316:1             ; 2 bits    ; 12420 LEs     ; 332 LEs              ; 12088 LEs              ; No         ; |core|regfile:regfile_0|REGS                                          ;
; 9317:1             ; 5 bits    ; 31055 LEs     ; 840 LEs              ; 30215 LEs              ; No         ; |core|regfile:regfile_0|REGS                                          ;
; 9319:1             ; 3 bits    ; 18636 LEs     ; 510 LEs              ; 18126 LEs              ; No         ; |core|regfile:regfile_0|REGS                                          ;
; 9320:1             ; 2 bits    ; 12426 LEs     ; 340 LEs              ; 12086 LEs              ; No         ; |core|regfile:regfile_0|REGS                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_stm:fetch_stm_0   ;
+-----------------+----------------------------------+-----------------+
; Parameter Name  ; Value                            ; Type            ;
+-----------------+----------------------------------+-----------------+
; PC_RESET_VECTOR ; 00000000000000000000000000000000 ; Unsigned Binary ;
+-----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:control_unit_0 ;
+---------------------------+--------------+-------------------------------+
; Parameter Name            ; Value        ; Type                          ;
+---------------------------+--------------+-------------------------------+
; OP_IMM                    ; 0010011      ; Unsigned Binary               ;
; LUI                       ; 0110111      ; Unsigned Binary               ;
; AUIPC                     ; 0010111      ; Unsigned Binary               ;
; LOAD                      ; 0000011      ; Unsigned Binary               ;
; JAL                       ; 1101111      ; Unsigned Binary               ;
; STORE                     ; 0100011      ; Unsigned Binary               ;
; JARL                      ; 1100111      ; Unsigned Binary               ;
; BRANCH                    ; 1100011      ; Unsigned Binary               ;
; OP                        ; 0110011      ; Unsigned Binary               ;
; SYSTEM                    ; 1110011      ; Unsigned Binary               ;
; PRIV                      ; 000          ; Unsigned Binary               ;
; ECALL                     ; 000000000000 ; Unsigned Binary               ;
; EBREAK                    ; 000000000001 ; Unsigned Binary               ;
; URET                      ; 0000000      ; Unsigned Binary               ;
; SRET                      ; 0001000      ; Unsigned Binary               ;
; MRET                      ; 0011000      ; Unsigned Binary               ;
; CSRRW                     ; 001          ; Unsigned Binary               ;
; CSRRS                     ; 010          ; Unsigned Binary               ;
; CSRRC                     ; 011          ; Unsigned Binary               ;
; CSRRWI                    ; 101          ; Unsigned Binary               ;
; CSRRSI                    ; 110          ; Unsigned Binary               ;
; CSRRCI                    ; 111          ; Unsigned Binary               ;
; INS_ADDR_BRKPT            ; 3            ; Signed Integer                ;
; INS_PAGE_FAULT            ; 12           ; Signed Integer                ;
; INS_ACCESS_FAULT          ; 1            ; Signed Integer                ;
; ILLEGAL_INS               ; 2            ; Signed Integer                ;
; INS_ADDR_MISALIGNED       ; 0            ; Signed Integer                ;
; CAUSE_U_ENV_CALL_8        ; 8            ; Signed Integer                ;
; CAUSE_S_ENV_CALL_9        ; 9            ; Signed Integer                ;
; CAUSE_M_ENV_CALL_11       ; 11           ; Signed Integer                ;
; ENV_BREAK                 ; 3            ; Signed Integer                ;
; LS_ADDR_BRKPT             ; 3            ; Signed Integer                ;
; STORE_ADDR_MISALIGNED     ; 6            ; Signed Integer                ;
; LOAD_ADDRESS_MISALIGNED   ; 4            ; Signed Integer                ;
; STORE_PAGE_FAULT          ; 15           ; Signed Integer                ;
; LOAD_PAGE_FAULT           ; 13           ; Signed Integer                ;
; STORE_ACCESS_FAULT        ; 7            ; Signed Integer                ;
; LOAD_ACCESS_FAULT         ; 5            ; Signed Integer                ;
; CAUSE_U_MODE_SOFT_INT     ; 0            ; Signed Integer                ;
; CAUSE_S_MODE_SOFT_INT     ; 1            ; Signed Integer                ;
; CAUSE_M_MODE_SOFT_INT     ; 3            ; Signed Integer                ;
; CAUSE_U_MODE_TIMER_INT    ; 4            ; Signed Integer                ;
; CAUSE_S_MODE_TIMER_INT    ; 5            ; Signed Integer                ;
; CAUSE_M_MODE_TIMER_INT    ; 7            ; Signed Integer                ;
; CAUSE_U_MODE_EXTERNAL_INT ; 8            ; Signed Integer                ;
; CAUSE_S_MODE_EXTERNAL_INT ; 9            ; Signed Integer                ;
; CAUSE_M_MODE_EXTERNAL_INT ; 11           ; Signed Integer                ;
+---------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: csr_unit:csr_unit_0|mcounters:mcounters_0 ;
+-------------------------+-------+------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                 ;
+-------------------------+-------+------------------------------------------------------+
; LOAD_INSTRUCTIONS       ; 1     ; Signed Integer                                       ;
; STORE_INSTRUCTIONS      ; 2     ; Signed Integer                                       ;
; UNALIGNED_ACCESSES      ; 3     ; Signed Integer                                       ;
; ARITHMETIC_INSTRUCTIONS ; 4     ; Signed Integer                                       ;
; NUMBER_OF_TRAPS         ; 5     ; Signed Integer                                       ;
; INTERRUPT_COUNT         ; 6     ; Signed Integer                                       ;
; UNCONDITIONAL_BRANCH    ; 7     ; Signed Integer                                       ;
; CODITIONAL_BRANCH       ; 8     ; Signed Integer                                       ;
; TAKEN_BRANCHS           ; 9     ; Signed Integer                                       ;
+-------------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: csr_unit:csr_unit_0|trap_unit:trap_unit_0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; M_MODE         ; 3     ; Signed Integer                                                ;
; U_MODE         ; 0     ; Signed Integer                                                ;
; S_MODE         ; 1     ; Signed Integer                                                ;
; DIRECT         ; 0     ; Signed Integer                                                ;
; VECTORED       ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_0 ;
+----------------+------------+--------------------------+
; Parameter Name ; Value      ; Type                     ;
+----------------+------------+--------------------------+
; ADD            ; 0000000000 ; Unsigned Binary          ;
; SUB            ; 0100000000 ; Unsigned Binary          ;
; SLL            ; 0000000001 ; Unsigned Binary          ;
; SLT            ; 0000000010 ; Unsigned Binary          ;
; SLTU           ; 0000000011 ; Unsigned Binary          ;
; XOR            ; 0000000100 ; Unsigned Binary          ;
; SRL            ; 0000000101 ; Unsigned Binary          ;
; SRA            ; 0100000101 ; Unsigned Binary          ;
; OR             ; 0000000110 ; Unsigned Binary          ;
; AND            ; 0000000111 ; Unsigned Binary          ;
; ADDI           ; ZZZZZZZ000 ; Unsigned Binary          ;
; SLTI           ; ZZZZZZZ010 ; Unsigned Binary          ;
; SLTIU          ; ZZZZZZZ011 ; Unsigned Binary          ;
; XORI           ; ZZZZZZZ100 ; Unsigned Binary          ;
; ORI            ; ZZZZZZZ110 ; Unsigned Binary          ;
; ANDI           ; ZZZZZZZ111 ; Unsigned Binary          ;
; SLLI           ; ZZZZZZZ001 ; Unsigned Binary          ;
; SRLI           ; 0000000101 ; Unsigned Binary          ;
; SRAI           ; 0100000101 ; Unsigned Binary          ;
+----------------+------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch_unit:branch_unit_0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; BEQ            ; 000   ; Unsigned Binary                               ;
; BNE            ; 001   ; Unsigned Binary                               ;
; BLT            ; 100   ; Unsigned Binary                               ;
; BGE            ; 101   ; Unsigned Binary                               ;
; BLTU           ; 110   ; Unsigned Binary                               ;
; BGEU           ; 111   ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_access:memory_access_0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; LB             ; 000   ; Unsigned Binary                                   ;
; LH             ; 001   ; Unsigned Binary                                   ;
; LW             ; 010   ; Unsigned Binary                                   ;
; LBU            ; 100   ; Unsigned Binary                                   ;
; LHU            ; 101   ; Unsigned Binary                                   ;
; SB             ; 000   ; Unsigned Binary                                   ;
; SH             ; 001   ; Unsigned Binary                                   ;
; SW             ; 010   ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 209                         ;
; cycloneiii_ff         ; 3658                        ;
;     ENA               ; 3498                        ;
;     ENA SCLR          ; 37                          ;
;     ENA SCLR SLD      ; 2                           ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 69                          ;
;     SCLR SLD          ; 8                           ;
;     plain             ; 12                          ;
; cycloneiii_lcell_comb ; 7718                        ;
;     arith             ; 1347                        ;
;         2 data inputs ; 1018                        ;
;         3 data inputs ; 329                         ;
;     normal            ; 6371                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 46                          ;
;         2 data inputs ; 173                         ;
;         3 data inputs ; 835                         ;
;         4 data inputs ; 5316                        ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 9.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:05:54     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Mar 26 21:41:21 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wb_bus_ctrl_cmb.sv
    Info (12023): Found entity 1: wb_bus_ctrl_cmb File: C:/Users/camin/Documents/VanilaCore/core/wb_bus_ctrl_cmb.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wb_master_mux.sv
    Info (12023): Found entity 1: wb_master_mux File: C:/Users/camin/Documents/VanilaCore/core/wb_master_mux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wb_mux.sv
    Info (12023): Found entity 1: wb_mux File: C:/Users/camin/Documents/VanilaCore/core/wb_mux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/spi_controller.sv
    Info (12023): Found entity 1: spi_controller File: C:/Users/camin/Documents/VanilaCore/core/spi_controller.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/spi_interface.sv
    Info (12023): Found entity 1: SPI File: C:/Users/camin/Documents/VanilaCore/core/spi_interface.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/trap_int.sv
    Info (12023): Found entity 1: TRAP_INT File: C:/Users/camin/Documents/VanilaCore/core/trap_int.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/trap_unit.sv
    Info (12023): Found entity 1: trap_unit File: C:/Users/camin/Documents/VanilaCore/core/trap_unit.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/minfo.sv
    Info (12023): Found entity 1: minfo File: C:/Users/camin/Documents/VanilaCore/core/minfo.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/event_int.sv
    Info (12023): Found entity 1: EVENT_INT File: C:/Users/camin/Documents/VanilaCore/core/event_int.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/mcounters.sv
    Info (12023): Found entity 1: mcounters File: C:/Users/camin/Documents/VanilaCore/core/mcounters.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/timer.sv
    Info (12023): Found entity 1: timer File: C:/Users/camin/Documents/VanilaCore/core/timer.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/csr_unit.sv
    Info (12023): Found entity 1: csr_unit File: C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file /users/camin/documents/vanilacore/core/debug_def.sv
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/uart_slave.sv
    Info (12023): Found entity 1: uart_slave File: C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/fifo.sv
    Info (12023): Found entity 1: fifo File: C:/Users/camin/Documents/VanilaCore/core/fifo.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone_arbitrer.sv
    Info (12023): Found entity 1: wishbone_arbitrer File: C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/memory_access.sv
    Info (12023): Found entity 1: memory_access File: C:/Users/camin/Documents/VanilaCore/core/memory_access.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decode.sv
    Info (12023): Found entity 1: decode File: C:/Users/camin/Documents/VanilaCore/core/decode.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /users/camin/documents/vanilacore/core/global_pkg.sv
    Info (12022): Found design unit 1: global_pkg (SystemVerilog) File: C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/fetch_stm.sv
    Info (12023): Found entity 1: fetch_stm File: C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/camin/Documents/VanilaCore/core/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga.sv
    Info (12023): Found entity 1: VGA File: C:/Users/camin/Documents/VanilaCore/core/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/debounce.sv
    Info (12023): Found entity 1: debounce File: C:/Users/camin/Documents/VanilaCore/core/debounce.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/seven_segment.sv
    Info (12023): Found entity 1: seven_segment File: C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/console.sv
    Info (12023): Found entity 1: console File: C:/Users/camin/Documents/VanilaCore/core/console.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/cross_bar.sv
    Info (12023): Found entity 1: cross_bar File: C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/branch_unit.sv
    Info (12023): Found entity 1: branch_unit File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone.sv
    Info (12023): Found entity 1: WB4 File: C:/Users/camin/Documents/VanilaCore/core/wishbone.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram_wb.sv
    Info (12023): Found entity 1: ram_wb File: C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram.sv
    Info (12023): Found entity 1: ram File: C:/Users/camin/Documents/VanilaCore/core/ram.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/core.sv
    Info (12023): Found entity 1: core File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/camin/Documents/VanilaCore/core/alu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/camin/Documents/VanilaCore/core/regfile.sv Line: 6
Warning (10222): Verilog HDL Parameter Declaration warning at spi_controller.sv(393): Parameter Declaration in module "spi_controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/camin/Documents/VanilaCore/core/spi_controller.sv Line: 393
Info (12127): Elaborating entity "core" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at core.sv(133): truncated value with size 33 to match size of target (32) File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 133
Info (12128): Elaborating entity "fetch_stm" for hierarchy "fetch_stm:fetch_stm_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 45
Info (12128): Elaborating entity "decode" for hierarchy "decode:decode_bus" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 51
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:decoder_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 57
Warning (10230): Verilog HDL assignment warning at decoder.sv(26): truncated value with size 11 to match size of target (10) File: C:/Users/camin/Documents/VanilaCore/core/decoder.sv Line: 26
Info (12128): Elaborating entity "EVENT_INT" for hierarchy "EVENT_INT:event_bus" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 93
Info (12128): Elaborating entity "TRAP_INT" for hierarchy "TRAP_INT:trap_int" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 101
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_unit_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 129
Warning (10230): Verilog HDL assignment warning at control_unit.sv(114): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 114
Warning (10230): Verilog HDL assignment warning at control_unit.sv(115): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 115
Warning (10230): Verilog HDL assignment warning at control_unit.sv(116): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 116
Warning (10272): Verilog HDL Case Statement warning at control_unit.sv(504): case item expression covers a value already covered by a previous case item File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 504
Warning (10829): SystemVerilog warning at control_unit.sv(473): unique case statement has overlapping case items File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 473
Warning (10958): SystemVerilog warning at control_unit.sv(470): unique or priority keyword makes case statement complete File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 470
Warning (10034): Output port "event_bus.load" at control_unit.sv(51) has no driver File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 51
Warning (10034): Output port "event_bus.store" at control_unit.sv(51) has no driver File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 51
Warning (10034): Output port "event_bus.unaligned" at control_unit.sv(51) has no driver File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 51
Warning (10034): Output port "event_bus.trap" at control_unit.sv(51) has no driver File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 51
Warning (10034): Output port "event_bus.interrupt" at control_unit.sv(51) has no driver File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 51
Warning (10034): Output port "event_bus.branch" at control_unit.sv(51) has no driver File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 51
Warning (10034): Output port "event_bus.execute" at control_unit.sv(51) has no driver File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 51
Info (12128): Elaborating entity "csr_unit" for hierarchy "csr_unit:csr_unit_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 177
Info (12128): Elaborating entity "mcounters" for hierarchy "csr_unit:csr_unit_0|mcounters:mcounters_0" File: C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv Line: 67
Warning (10762): Verilog HDL Case Statement warning at mcounters.sv(115): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/camin/Documents/VanilaCore/core/mcounters.sv Line: 115
Info (12128): Elaborating entity "minfo" for hierarchy "csr_unit:csr_unit_0|minfo:minfo_0" File: C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv Line: 76
Info (12128): Elaborating entity "trap_unit" for hierarchy "csr_unit:csr_unit_0|trap_unit:trap_unit_0" File: C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv Line: 107
Warning (10230): Verilog HDL assignment warning at trap_unit.sv(161): truncated value with size 32 to match size of target (2) File: C:/Users/camin/Documents/VanilaCore/core/trap_unit.sv Line: 161
Warning (10958): SystemVerilog warning at trap_unit.sv(194): unique or priority keyword makes case statement complete File: C:/Users/camin/Documents/VanilaCore/core/trap_unit.sv Line: 194
Warning (10030): Net "trap_int.cause" at trap_int.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/camin/Documents/VanilaCore/core/trap_int.sv Line: 5
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regfile_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 219
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 238
Info (12128): Elaborating entity "branch_unit" for hierarchy "branch_unit:branch_unit_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 250
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(27): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 27
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(28): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 28
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(29): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 29
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(30): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 30
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(31): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 31
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(32): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 32
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(33): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 33
Info (12128): Elaborating entity "memory_access" for hierarchy "memory_access:memory_access_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 315
Warning (10230): Verilog HDL assignment warning at memory_access.sv(62): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/memory_access.sv Line: 62
Warning (10027): Verilog HDL or VHDL warning at the memory_access.sv(85): index expression is not wide enough to address all of the elements in the array File: C:/Users/camin/Documents/VanilaCore/core/memory_access.sv Line: 85
Warning (10958): SystemVerilog warning at memory_access.sv(227): unique or priority keyword makes case statement complete File: C:/Users/camin/Documents/VanilaCore/core/memory_access.sv Line: 227
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "inst_bus.WE" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[0]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[1]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[2]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[3]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[4]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[5]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[6]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[7]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[8]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[9]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[10]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[11]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[12]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[13]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[14]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[15]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[16]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[17]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[18]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[19]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[20]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[21]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[22]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[23]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[24]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[25]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[26]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[27]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[28]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[29]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[30]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (13410): Pin "inst_bus.DAT_O[31]" is stuck at GND File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (17049): 937 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Add3~0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 271
    Info (17048): Logic cell "Add2~0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 269
    Info (17048): Logic cell "Add0~0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 198
    Info (17048): Logic cell "Add0~42" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 198
    Info (17048): Logic cell "Add0~44" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 198
    Info (17048): Logic cell "Add0~46" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 198
    Info (17048): Logic cell "Add0~48" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 198
    Info (17048): Logic cell "Add0~50" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 198
    Info (17048): Logic cell "Add0~52" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 198
    Info (17048): Logic cell "Add0~54" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 198
    Info (17048): Logic cell "Add0~56" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 198
    Info (17048): Logic cell "Add0~58" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 198
    Info (17048): Logic cell "Add0~60" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 198
    Info (17048): Logic cell "Add0~62" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 198
Info (144001): Generated suppressed messages file C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "inst_bus.RTY" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (15610): No output dependent on input pin "inst_bus.ERR" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 8
    Warning (15610): No output dependent on input pin "data_bus.RTY" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 10
    Warning (15610): No output dependent on input pin "data_bus.ERR" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 10
    Warning (15610): No output dependent on input pin "data_bus.rst" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 10
    Warning (15610): No output dependent on input pin "data_bus.clk" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 10
Info (21057): Implemented 10333 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 75 input pins
    Info (21059): Implemented 134 output pins
    Info (21061): Implemented 10124 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Fri Mar 26 21:47:40 2021
    Info: Elapsed time: 00:06:19
    Info: Total CPU time (on all processors): 00:06:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg.


