Info: constrained 'clk' to bel 'X12/Y31/io1'
Warning: net 'CLK' does not exist in design, ignoring clock constraint
Info: constrained 'reset' to bel 'X16/Y0/io0'
Info: constrained 'vga_h_sync' to bel 'X8/Y31/io0'
Info: constrained 'vga_v_sync' to bel 'X9/Y31/io1'
Info: constrained 'vga_b[0]' to bel 'X9/Y0/io1'
Info: constrained 'vga_b[1]' to bel 'X7/Y0/io0'
Info: constrained 'vga_b[2]' to bel 'X5/Y0/io0'
Info: constrained 'vga_b[3]' to bel 'X6/Y0/io1'
Info: constrained 'vga_g[0]' to bel 'X9/Y31/io0'
Info: constrained 'vga_g[1]' to bel 'X8/Y31/io1'
Info: constrained 'vga_g[2]' to bel 'X13/Y31/io1'
Info: constrained 'vga_g[3]' to bel 'X16/Y31/io1'
Info: constrained 'vga_r[0]' to bel 'X9/Y0/io0'
Info: constrained 'vga_r[1]' to bel 'X8/Y0/io0'
Info: constrained 'vga_r[2]' to bel 'X6/Y0/io0'
Info: constrained 'vga_r[3]' to bel 'X7/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       87 LCs used as LUT4 only
Info:        0 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       34 LCs used as DFF only
Info: Packing carries..
Info:       77 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll36.pll_inst' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: Constraining chains...
Info:       13 LCs used to legalise carry chains.
Info: Checksum: 0x209bb244

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0x04afca79

Info: Device utilisation:
Info: 	         ICESTORM_LC:   213/ 5280     4%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:    16/   96    16%
Info: 	               SB_GB:     1/    8    12%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 18 cells based on constraints.
Info: Creating initial analytic placement for 108 cells, random placement wirelen = 3490.
Info:     at initial placer iter 0, wirelen = 409
Info:     at initial placer iter 1, wirelen = 346
Info:     at initial placer iter 2, wirelen = 321
Info:     at initial placer iter 3, wirelen = 318
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 342, spread = 738, legal = 841; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 372, spread = 702, legal = 773; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 360, spread = 722, legal = 766; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 388, spread = 698, legal = 765; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 417, spread = 709, legal = 765; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 446, spread = 651, legal = 708; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 469, spread = 651, legal = 720; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 467, spread = 638, legal = 715; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 476, spread = 650, legal = 682; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 477, spread = 652, legal = 675; time = 0.00s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 484, spread = 625, legal = 671; time = 0.00s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 480, spread = 629, legal = 672; time = 0.00s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 492, spread = 648, legal = 692; time = 0.00s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 486, spread = 639, legal = 674; time = 0.00s
Info:     at iteration #15, type ICESTORM_LC: wirelen solved = 486, spread = 612, legal = 685; time = 0.00s
Info:     at iteration #16, type ICESTORM_LC: wirelen solved = 496, spread = 616, legal = 672; time = 0.00s
Info: HeAP Placer Time: 0.04s
Info:   of which solving equations: 0.03s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 115, wirelen = 671
Info:   at iteration #5: temp = 0.000000, timing cost = 95, wirelen = 604
Info:   at iteration #7: temp = 0.000000, timing cost = 91, wirelen = 597 
Info: SA placement time 0.01s

Info: Max frequency for clock 'clock_36mhz': 39.97 MHz (PASS at 36.00 MHz)

Info: Max delay <async>             -> posedge clock_36mhz: 8.36 ns
Info: Max delay posedge clock_36mhz -> <async>            : 29.62 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ -1847,   -642) |**** 
Info: [  -642,    563) | 
Info: [   563,   1768) |***** 
Info: [  1768,   2973) |************** 
Info: [  2973,   4178) | 
Info: [  4178,   5383) | 
Info: [  5383,   6588) |* 
Info: [  6588,   7793) |*********** 
Info: [  7793,   8998) |************ 
Info: [  8998,  10203) | 
Info: [ 10203,  11408) | 
Info: [ 11408,  12613) | 
Info: [ 12613,  13818) | 
Info: [ 13818,  15023) | 
Info: [ 15023,  16228) | 
Info: [ 16228,  17433) |* 
Info: [ 17433,  18638) |******** 
Info: [ 18638,  19843) |********** 
Info: [ 19843,  21048) |********************************** 
Info: [ 21048,  22253) |**** 
Info: Checksum: 0x88cdb8ef

Info: Routing..
Info: Setting up routing queue.
Info: Routing 510 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        527 |       16        426 |   16   426 |         0|       0.05       0.05|
Info: Routing complete.
Info: Router1 time 0.05s
Info: Checksum: 0x1ff45557

Info: Critical path report for clock 'clock_36mhz' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source core.hscan_pos_SB_DFFSR_Q_10_DFFLC.O
Info:  1.8  3.2    Net core.hscan_pos[0] budget 2.318000 ns (2,4) -> (3,5)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:67.25-67.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.7  3.8  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  3.8    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (3,5) -> (3,5)
Info:                Sink core.hscan_pos_SB_LUT4_I2_8_LC.CIN
Info:  0.3  4.1  Source core.hscan_pos_SB_LUT4_I2_8_LC.COUT
Info:  0.0  4.1    Net core.hscan_pos_SB_CARRY_CI_CO[2] budget 0.000000 ns (3,5) -> (3,5)
Info:                Sink core.hscan_pos_SB_LUT4_I2_7_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:67.25-67.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  4.4  Source core.hscan_pos_SB_LUT4_I2_7_LC.COUT
Info:  0.0  4.4    Net core.hscan_pos_SB_CARRY_CI_CO[3] budget 0.000000 ns (3,5) -> (3,5)
Info:                Sink core.hscan_pos_SB_LUT4_I2_6_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:67.25-67.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  4.7  Source core.hscan_pos_SB_LUT4_I2_6_LC.COUT
Info:  0.0  4.7    Net core.hscan_pos_SB_CARRY_CI_CO[4] budget 0.000000 ns (3,5) -> (3,5)
Info:                Sink core.hscan_pos_SB_LUT4_I2_5_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:67.25-67.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  4.9  Source core.hscan_pos_SB_LUT4_I2_5_LC.COUT
Info:  0.0  4.9    Net core.hscan_pos_SB_CARRY_CI_CO[5] budget 0.000000 ns (3,5) -> (3,5)
Info:                Sink core.hscan_pos_SB_LUT4_I2_4_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:67.25-67.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  5.2  Source core.hscan_pos_SB_LUT4_I2_4_LC.COUT
Info:  0.0  5.2    Net core.hscan_pos_SB_CARRY_CI_CO[6] budget 0.000000 ns (3,5) -> (3,5)
Info:                Sink core.hscan_pos_SB_LUT4_I2_3_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:67.25-67.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  5.5  Source core.hscan_pos_SB_LUT4_I2_3_LC.COUT
Info:  0.0  5.5    Net core.hscan_pos_SB_CARRY_CI_CO[7] budget 0.000000 ns (3,5) -> (3,5)
Info:                Sink core.hscan_pos_SB_LUT4_I2_2_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:67.25-67.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  5.8  Source core.hscan_pos_SB_LUT4_I2_2_LC.COUT
Info:  0.6  6.3    Net core.hscan_pos_SB_CARRY_CI_CO[8] budget 0.560000 ns (3,5) -> (3,6)
Info:                Sink core.hscan_pos_SB_LUT4_I2_1_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:67.25-67.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  6.6  Source core.hscan_pos_SB_LUT4_I2_1_LC.COUT
Info:  0.7  7.3    Net core.hscan_pos_SB_CARRY_CI_CO[9] budget 0.660000 ns (3,6) -> (3,6)
Info:                Sink core.hscan_pos_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:67.25-67.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.9  8.1  Source core.hscan_pos_SB_LUT4_I2_LC.O
Info:  1.8  9.9    Net core.hscan_pos_SB_DFFSR_Q_D[9] budget 2.318000 ns (3,6) -> (2,5)
Info:                Sink reset_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_2_LC.I2
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:67.25-67.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27
Info:  1.2 11.1  Source reset_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_2_LC.O
Info:  2.4 13.5    Net reset_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[0] budget 2.318000 ns (2,5) -> (2,3)
Info:                Sink reset_SB_LUT4_I3_2_I2_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 14.7  Source reset_SB_LUT4_I3_2_I2_SB_LUT4_O_LC.O
Info:  1.8 16.5    Net reset_SB_LUT4_I3_2_I2[0] budget 2.318000 ns (2,3) -> (1,3)
Info:                Sink core.vscan_pos_SB_DFFSR_Q_8_D_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:87.29-87.45
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 17.8  Source core.vscan_pos_SB_DFFSR_Q_8_D_SB_LUT4_O_LC.O
Info:  1.8 19.6    Net core.vscan_pos_SB_DFFSR_Q_8_D[0] budget 2.318000 ns (1,3) -> (2,2)
Info:                Sink reset_SB_LUT4_I3_1_I0_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 20.8  Source reset_SB_LUT4_I3_1_I0_SB_LUT4_O_2_LC.O
Info:  1.8 22.6    Net reset_SB_LUT4_I3_1_I0[0] budget 2.318000 ns (2,2) -> (2,2)
Info:                Sink reset_SB_LUT4_I3_1_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 23.9  Source reset_SB_LUT4_I3_1_LC.O
Info:  2.9 26.8    Net reset_SB_LUT4_I3_1_O budget 2.318000 ns (2,2) -> (2,3)
Info:                Sink core.vscan_pos_SB_DFFSR_Q_DFFLC.SR
Info:  0.1 26.9  Setup core.vscan_pos_SB_DFFSR_Q_DFFLC.SR
Info: 11.6 ns logic, 15.4 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clock_36mhz':
Info: curr total
Info:  0.0  0.0  Source reset$sb_io.D_IN_0
Info:  4.7  4.7    Net reset$SB_IO_IN budget 13.402000 ns (16,0) -> (3,4)
Info:                Sink reset_SB_LUT4_I3_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  5.6  Source reset_SB_LUT4_I3_2_LC.O
Info:  3.5  9.0    Net reset_SB_LUT4_I3_2_O budget 3.774000 ns (3,4) -> (2,5)
Info:                Sink core.hscan_pos_SB_DFFSR_Q_2_DFFLC.SR
Info:  0.1  9.1  Setup core.hscan_pos_SB_DFFSR_Q_2_DFFLC.SR
Info: 1.0 ns logic, 8.2 ns routing

Info: Critical path report for cross-domain path 'posedge clock_36mhz' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source core.hscan_pos_SB_DFFSR_Q_6_DFFLC.O
Info:  3.0  4.3    Net core.hscan_pos[4] budget 0.000000 ns (4,4) -> (1,5)
Info:                Sink core.hscan_pos_SB_LUT4_I3_9_LC.I3
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:37.16-37.25
Info:  0.9  5.2  Source core.hscan_pos_SB_LUT4_I3_9_LC.O
Info:  3.0  8.2    Net core.hscan_pos_SB_DFFSR_Q_10_D[4] budget 0.000000 ns (1,5) -> (4,6)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.I2
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:49.90-49.164
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6  8.8  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  8.8    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2[4] budget 0.000000 ns (4,6) -> (4,6)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:47.50-47.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.1  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  9.1    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2[5] budget 0.000000 ns (4,6) -> (4,6)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:47.50-47.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.3  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  9.3    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2[6] budget 0.000000 ns (4,6) -> (4,6)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:47.50-47.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.6  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 10.2    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2[7] budget 0.560000 ns (4,6) -> (4,7)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:47.50-47.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 10.4  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 10.4    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2[8] budget 0.000000 ns (4,7) -> (4,7)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:47.50-47.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 10.7  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0 10.7    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2[9] budget 0.000000 ns (4,7) -> (4,7)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:47.50-47.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 11.0  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7 11.7    Net $nextpnr_ICESTORM_LC_10$I3 budget 0.660000 ns (4,7) -> (4,7)
Info:                Sink $nextpnr_ICESTORM_LC_10.I3
Info:  0.9 12.5  Source $nextpnr_ICESTORM_LC_10.O
Info:  3.0 15.5    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3[2] budget 8.937000 ns (4,7) -> (3,3)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_LC.I2
Info:                Defined in:
Info:                  src/vga_vistreamer.v:24.13-33.6
Info:                  src/vga_core.v:47.50-47.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.2 16.7  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  3.0 19.6    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2] budget 2.979000 ns (3,3) -> (5,4)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 20.5  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:  1.8 22.3    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O[0] budget 2.979000 ns (5,4) -> (5,5)
Info:                Sink vga_g_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 23.5  Source vga_g_SB_LUT4_O_LC.O
Info:  7.7 31.2    Net vga_g[3]$SB_IO_OUT budget 2.979000 ns (5,5) -> (16,31)
Info:                Sink vga_g[3]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  src/vga_vistreamer.v:10.21-10.26
Info: 8.7 ns logic, 22.5 ns routing

Info: Max frequency for clock 'clock_36mhz': 37.16 MHz (PASS at 36.00 MHz)

Info: Max delay <async>             -> posedge clock_36mhz: 9.13 ns
Info: Max delay posedge clock_36mhz -> <async>            : 31.20 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ -3425,  -2138) |*** 
Info: [ -2138,   -851) |* 
Info: [  -851,    436) | 
Info: [   436,   1723) |****************** 
Info: [  1723,   3010) |* 
Info: [  3010,   4297) |* 
Info: [  4297,   5584) | 
Info: [  5584,   6871) |***** 
Info: [  6871,   8158) |****************** 
Info: [  8158,   9445) | 
Info: [  9445,  10732) | 
Info: [ 10732,  12019) | 
Info: [ 12019,  13306) | 
Info: [ 13306,  14593) | 
Info: [ 14593,  15880) | 
Info: [ 15880,  17167) |*** 
Info: [ 17167,  18454) |********* 
Info: [ 18454,  19741) |***************************** 
Info: [ 19741,  21028) |************ 
Info: [ 21028,  22315) |**** 
1 warning, 0 errors

Info: Program finished normally.
