!SESSION 2022-07-05 15:38:28.298 -----------------------------------------------
eclipse.buildId=2021.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -data /home/jkl-rpu/workspace_mpsoc_preset -os linux -ws gtk -arch x86_64

This is a continuation of log file /home/jkl-rpu/workspace_mpsoc_preset/.metadata/.bak_1.log
Created Time: 2022-07-05 19:24:01.868

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:24:01.868
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/hwspec_edt_zcu106_wrapper16856519275256415083/edt_zcu106_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:24:07.923
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/hwspec_edt_zcu106_wrapper16856519275256415083/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:24:07.924
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/hwspec_edt_zcu106_wrapper16856519275256415083/edt_zcu106_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:24:07.946
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/hwspec_edt_zcu106_wrapper16856519275256415083/edt_zcu106_wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"ps8_0_axi_periph": {"hier_name": "ps8_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps8_0_99M": {"hier_name": "rst_ps8_0_99M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.3",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_0": {"hier_name": "psu_csu_0",
"type": "psu_csu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_wdt": {"hier_name": "psu_csu_wdt",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dpdma": {"hier_name": "psu_dpdma",
"type": "psu_dpdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpu": {"hier_name": "psu_gpu",
"type": "psu_gpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dp": {"hier_name": "psu_dp",
"type": "psu_dp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_0": {"hier_name": "psu_usb_0",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_0": {"hier_name": "psu_usb_xhci_0",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_1": {"hier_name": "psu_ddr_1",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_1": {"hier_name": "psu_sd_1",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_0": {"hier_name": "psu_wdt_0",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_1": {"hier_name": "psu_wdt_1",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_0": {"hier_name": "psu_qspi_0",
"type": "psu_qspi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ethernet_3": {"hier_name": "psu_ethernet_3",
"type": "psu_ethernet",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_can_1": {"hier_name": "psu_can_1",
"type": "psu_can",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_0": {"hier_name": "psu_i2c_0",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_0": {"hier_name": "psu_uart_0",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_linear_0": {"hier_name": "psu_qspi_linear_0",
"type": "psu_qspi_linear",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_2": {"hier_name": "psu_cortexa53_2",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_3": {"hier_name": "psu_cortexa53_3",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:24:07.958
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_edt_zcu106_wrapper16856519275256415083/edt_zcu106_wrapper.xsa -os standalone -processor psu_cortexr5_0 -app hello_world -sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:24:07.971
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_edt_zcu106_wrapper16856519275256415083/edt_zcu106_wrapper.xsa -os standalone -processor psu_cortexr5_0 -app hello_world -sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:24:07.972
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_edt_zcu106_wrapper16856519275256415083/edt_zcu106_wrapper.xsa -os standalone -processor psu_cortexr5_0 -app hello_world -sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:24:07.981
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_edt_zcu106_wrapper16856519275256415083/edt_zcu106_wrapper.xsa -os standalone -processor psu_cortexr5_0 -app hello_world -sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:24:47.941
!MESSAGE XSCT Command: [::hsi::utils::closehw /tmp/hwspec_edt_zcu106_wrapper16856519275256415083/edt_zcu106_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:24:48.023
!MESSAGE XSCT command with result: [::hsi::utils::closehw /tmp/hwspec_edt_zcu106_wrapper16856519275256415083/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.core.resources 4 1 2022-07-05 19:24:59.377
!MESSAGE Problems occurred while refreshing local changes
!SUBENTRY 1 org.eclipse.core.resources 4 1 2022-07-05 19:24:59.377
!MESSAGE Problems occurred while refreshing local changes
!STACK 1
org.eclipse.core.internal.resources.ResourceException: Errors occurred while refreshing resources with the local file system.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.refreshResource(FileSystemResourceManager.java:981)
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.refresh(FileSystemResourceManager.java:961)
	at org.eclipse.core.internal.resources.Resource.refreshLocal(Resource.java:1557)
	at org.eclipse.core.internal.refresh.RefreshJob.runInWorkspace(RefreshJob.java:166)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
Contains: The project description file (.project) for 'edt_zcu106_wrapper' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
java.lang.Exception: The project description file (.project) for 'edt_zcu106_wrapper' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.resources.ResourceException.provideStackTrace(ResourceException.java:42)
	at org.eclipse.core.internal.resources.ResourceException.<init>(ResourceException.java:38)
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:908)
	at org.eclipse.core.internal.resources.Project.updateDescription(Project.java:1346)
	at org.eclipse.core.internal.resources.File.updateMetadataFiles(File.java:376)
	at org.eclipse.core.internal.localstore.RefreshLocalVisitor.visit(RefreshLocalVisitor.java:291)
	at org.eclipse.core.internal.localstore.UnifiedTree.accept(UnifiedTree.java:119)
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.refreshResource(FileSystemResourceManager.java:978)
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.refresh(FileSystemResourceManager.java:961)
	at org.eclipse.core.internal.resources.Resource.refreshLocal(Resource.java:1557)
	at org.eclipse.core.internal.refresh.RefreshJob.runInWorkspace(RefreshJob.java:166)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
!SUBENTRY 2 org.eclipse.core.resources 4 271 2022-07-05 19:24:59.378
!MESSAGE Errors occurred while refreshing resources with the local file system.
!SUBENTRY 3 org.eclipse.core.resources 4 567 2022-07-05 19:24:59.378
!MESSAGE The project description file (.project) for 'edt_zcu106_wrapper' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!STACK 0
java.lang.Exception: The project description file (.project) for 'edt_zcu106_wrapper' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.resources.ResourceException.provideStackTrace(ResourceException.java:42)
	at org.eclipse.core.internal.resources.ResourceException.<init>(ResourceException.java:38)
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:908)
	at org.eclipse.core.internal.resources.Project.updateDescription(Project.java:1346)
	at org.eclipse.core.internal.resources.File.updateMetadataFiles(File.java:376)
	at org.eclipse.core.internal.localstore.RefreshLocalVisitor.visit(RefreshLocalVisitor.java:291)
	at org.eclipse.core.internal.localstore.UnifiedTree.accept(UnifiedTree.java:119)
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.refreshResource(FileSystemResourceManager.java:978)
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.refresh(FileSystemResourceManager.java:961)
	at org.eclipse.core.internal.resources.Resource.refreshLocal(Resource.java:1557)
	at org.eclipse.core.internal.refresh.RefreshJob.runInWorkspace(RefreshJob.java:166)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:02.837
!MESSAGE XSCT Command: [catch {platform remove edt_zcu106_wrapper}], Thread: Worker-59: Deleting platform 'edt_zcu106_wrapper'

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:02.841
!MESSAGE XSCT command with result: [catch {platform remove edt_zcu106_wrapper}], Result: [null, 0]. Thread: Worker-59: Deleting platform 'edt_zcu106_wrapper'

!ENTRY com.xilinx.sdk.utils 1 0 2022-07-05 19:25:12.493
!MESSAGE Opening file dialog using preferences. Current path: /global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:25.292
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:31.430
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:31.441
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:31.445
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa], Result: [null, {"device": "xczu7ev",
"family": "zynquplus",
"timestamp": "Tue Jul  5 16:35:53 2022",
"vivado_version": "2021.2",
"part": "xczu7ev-ffvc1156-2-e",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:31.446
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:31.475
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"ps8_0_axi_periph": {"hier_name": "ps8_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps8_0_99M": {"hier_name": "rst_ps8_0_99M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.3",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_0": {"hier_name": "psu_csu_0",
"type": "psu_csu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_wdt": {"hier_name": "psu_csu_wdt",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dpdma": {"hier_name": "psu_dpdma",
"type": "psu_dpdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpu": {"hier_name": "psu_gpu",
"type": "psu_gpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dp": {"hier_name": "psu_dp",
"type": "psu_dp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_0": {"hier_name": "psu_usb_0",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_0": {"hier_name": "psu_usb_xhci_0",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_1": {"hier_name": "psu_ddr_1",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_1": {"hier_name": "psu_sd_1",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_0": {"hier_name": "psu_wdt_0",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_1": {"hier_name": "psu_wdt_1",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_0": {"hier_name": "psu_qspi_0",
"type": "psu_qspi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ethernet_3": {"hier_name": "psu_ethernet_3",
"type": "psu_ethernet",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_can_1": {"hier_name": "psu_can_1",
"type": "psu_can",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_0": {"hier_name": "psu_i2c_0",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_0": {"hier_name": "psu_uart_0",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_linear_0": {"hier_name": "psu_qspi_linear_0",
"type": "psu_qspi_linear",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_2": {"hier_name": "psu_cortexa53_2",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_3": {"hier_name": "psu_cortexa53_3",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:42.478
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:42.513
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa], Result: [null, {"psu_cortexa53_0": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
"psu_cortexa53_1": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
"psu_cortexa53_2": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
"psu_cortexa53_3": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
"psu_cortexr5_0": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
"psu_cortexr5_1": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
"psu_pmu_0": {"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:45.768
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:45.803
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:45.812
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa -os standalone -processor psu_cortexr5_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:45.876
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa -os standalone -processor psu_cortexr5_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:45.876
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa -os standalone -processor psu_cortexr5_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:45.936
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa -os standalone -processor psu_cortexr5_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:48.168
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa -os standalone -processor psu_cortexr5_0 -app empty_application -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:48.239
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa -os standalone -processor psu_cortexr5_0 -app empty_application -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:52.447
!MESSAGE XSCT Command: [platform create -name {edt_zcu106_wrapper} -hw {/home/jkl-rpu/design_example_1/edt_zcu106_wrapper.xsa} -fsbl-target {psu_cortexr5_0} -out {/home/jkl-rpu/workspace_mpsoc_preset};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:56.898
!MESSAGE XSCT command with result: [platform create -name {edt_zcu106_wrapper} -hw {/home/jkl-rpu/design_example_1/edt_zcu106_wrapper.xsa} -fsbl-target {psu_cortexr5_0} -out {/home/jkl-rpu/workspace_mpsoc_preset};platform write], Result: [null, Successfully saved  the platform at "/home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:56.928
!MESSAGE XSCT Command: [domain create -name {standalone_psu_cortexr5_0} -display-name {standalone_psu_cortexr5_0} -os {standalone} -proc {psu_cortexr5_0} -runtime {cpp} -arch {32-bit} -support-app {empty_application}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.575
!MESSAGE XSCT command with result: [domain create -name {standalone_psu_cortexr5_0} -display-name {standalone_psu_cortexr5_0} -os {standalone} -proc {psu_cortexr5_0} -runtime {cpp} -arch {32-bit} -support-app {empty_application}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.576
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.585
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "/home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.588
!MESSAGE XSCT Command: [domain active {zynqmp_fsbl}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.588
!MESSAGE XSCT command with result: [domain active {zynqmp_fsbl}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.589
!MESSAGE XSCT Command: [domain active {zynqmp_pmufw}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.589
!MESSAGE XSCT command with result: [domain active {zynqmp_pmufw}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.590
!MESSAGE XSCT Command: [domain active {standalone_psu_cortexr5_0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.591
!MESSAGE XSCT command with result: [domain active {standalone_psu_cortexr5_0}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.594
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.608
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "/home/jkl-rpu/workspace_mpsoc_preset"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.779
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.871
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:25:58.872
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:05.283
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:05.283
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:05.305
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"ps8_0_axi_periph": {"hier_name": "ps8_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps8_0_99M": {"hier_name": "rst_ps8_0_99M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.3",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_0": {"hier_name": "psu_csu_0",
"type": "psu_csu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_wdt": {"hier_name": "psu_csu_wdt",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dpdma": {"hier_name": "psu_dpdma",
"type": "psu_dpdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpu": {"hier_name": "psu_gpu",
"type": "psu_gpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dp": {"hier_name": "psu_dp",
"type": "psu_dp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_0": {"hier_name": "psu_usb_0",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_0": {"hier_name": "psu_usb_xhci_0",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_1": {"hier_name": "psu_ddr_1",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_1": {"hier_name": "psu_sd_1",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_0": {"hier_name": "psu_wdt_0",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_1": {"hier_name": "psu_wdt_1",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_0": {"hier_name": "psu_qspi_0",
"type": "psu_qspi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ethernet_3": {"hier_name": "psu_ethernet_3",
"type": "psu_ethernet",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_can_1": {"hier_name": "psu_can_1",
"type": "psu_can",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_0": {"hier_name": "psu_i2c_0",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_0": {"hier_name": "psu_uart_0",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_linear_0": {"hier_name": "psu_qspi_linear_0",
"type": "psu_qspi_linear",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_2": {"hier_name": "psu_cortexa53_2",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_3": {"hier_name": "psu_cortexa53_3",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:05.316
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:05.319
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:05.319
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:05.321
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Result: [null, {"procname": "psu_cortexr5_0",
"osname": "standalone",
"osver": "7.6",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.572
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.576
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.576
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.579
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.579
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.582
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_timer_0 psu_acpu_gic psu_adma_0 psu_adma_1 psu_adma_2 psu_adma_3 psu_adma_4 psu_adma_5 psu_adma_6 psu_adma_7 psu_afi_0 psu_afi_1 psu_afi_2 psu_afi_3 psu_afi_4 psu_afi_5 psu_afi_6 psu_ams psu_apm_0 psu_apm_1 psu_apm_2 psu_apm_5 psu_apu psu_can_1 psu_cci_gpv psu_cci_reg psu_coresight_0 psu_crf_apb psu_crl_apb psu_csu_0 psu_csu_wdt psu_csudma psu_ctrl_ipi psu_ddr_phy psu_ddr_qos_ctrl psu_ddr_xmpu0_cfg psu_ddr_xmpu1_cfg psu_ddr_xmpu2_cfg psu_ddr_xmpu3_cfg psu_ddr_xmpu4_cfg psu_ddr_xmpu5_cfg psu_ddrc_0 psu_dp psu_dpdma psu_efuse psu_ethernet_3 psu_fpd_gpv psu_fpd_slcr psu_fpd_slcr_secure psu_fpd_xmpu_cfg psu_fpd_xmpu_sink psu_gdma_0 psu_gdma_1 psu_gdma_2 psu_gdma_3 psu_gdma_4 psu_gdma_5 psu_gdma_6 psu_gdma_7 psu_gpio_0 psu_gpu psu_i2c_0 psu_i2c_1 psu_iou_scntr psu_iou_scntrs psu_iousecure_slcr psu_iouslcr_0 psu_ipi_1 psu_lpd_slcr psu_lpd_slcr_secure psu_lpd_xppu psu_lpd_xppu_sink psu_mbistjtag psu_message_buffers psu_ocm psu_ocm_ram_0 psu_ocm_xmpu_cfg psu_pmu_global_0 psu_qspi_0 psu_qspi_linear_0 psu_r5_0_atcm psu_r5_0_btcm psu_r5_ddr_0 psu_r5_tcm_ram_0 psu_rcpu_gic psu_rpu psu_rsa psu_rtc psu_sata psu_sd_1 psu_serdes psu_siou psu_smmu_gpv psu_smmu_reg psu_ttc_0 psu_ttc_1 psu_ttc_2 psu_ttc_3 psu_uart_0 psu_uart_1 psu_usb_0 psu_usb_xhci_0 psu_wdt_0 psu_wdt_1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.582
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.595
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.8",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.8",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.8",
},
"psu_acpu_gic": {"name": "scugic",
"ver": "4.6",
},
"psu_adma_0": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_1": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_2": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_3": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_4": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_5": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_6": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_7": {"name": "zdma",
"ver": "1.13",
},
"psu_afi_0": {"name": "generic",
"ver": "3.1",
},
"psu_afi_1": {"name": "generic",
"ver": "3.1",
},
"psu_afi_2": {"name": "generic",
"ver": "3.1",
},
"psu_afi_3": {"name": "generic",
"ver": "3.1",
},
"psu_afi_4": {"name": "generic",
"ver": "3.1",
},
"psu_afi_5": {"name": "generic",
"ver": "3.1",
},
"psu_afi_6": {"name": "generic",
"ver": "3.1",
},
"psu_ams": {"name": "sysmonpsu",
"ver": "2.7",
},
"psu_apm_0": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_1": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_2": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_5": {"name": "axipmon",
"ver": "6.9",
},
"psu_apu": {"name": "generic",
"ver": "3.1",
},
"psu_can_1": {"name": "canps",
"ver": "3.6",
},
"psu_cci_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_cci_reg": {"name": "generic",
"ver": "3.1",
},
"psu_coresight_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"psu_crf_apb": {"name": "resetps",
"ver": "1.4",
},
"psu_crl_apb": {"name": "generic",
"ver": "3.1",
},
"psu_csu_0": {"name": "generic",
"ver": "3.1",
},
"psu_csu_wdt": {"name": "wdtps",
"ver": "3.5",
},
"psu_csudma": {"name": "csudma",
"ver": "1.10",
},
"psu_ctrl_ipi": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_phy": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_qos_ctrl": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu0_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu1_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu2_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu3_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu4_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu5_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddrc_0": {"name": "ddrcpsu",
"ver": "1.3",
},
"psu_dp": {"name": "dppsu",
"ver": "1.5",
},
"psu_dpdma": {"name": "dpdma",
"ver": "1.4",
},
"psu_efuse": {"name": "generic",
"ver": "3.1",
},
"psu_ethernet_3": {"name": "emacps",
"ver": "3.15",
},
"psu_fpd_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_slcr_secure": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_xmpu_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_xmpu_sink": {"name": "generic",
"ver": "3.1",
},
"psu_gdma_0": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_1": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_2": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_3": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_4": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_5": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_6": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_7": {"name": "zdma",
"ver": "1.13",
},
"psu_gpio_0": {"name": "gpiops",
"ver": "3.9",
},
"psu_gpu": {"name": "generic",
"ver": "3.1",
},
"psu_i2c_0": {"name": "iicps",
"ver": "3.14",
},
"psu_i2c_1": {"name": "iicps",
"ver": "3.14",
},
"psu_iou_scntr": {"name": "generic",
"ver": "3.1",
},
"psu_iou_scntrs": {"name": "generic",
"ver": "3.1",
},
"psu_iousecure_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_iouslcr_0": {"name": "generic",
"ver": "3.1",
},
"psu_ipi_1": {"name": "ipipsu",
"ver": "2.10",
},
"psu_lpd_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_slcr_secure": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_xppu": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_xppu_sink": {"name": "generic",
"ver": "3.1",
},
"psu_mbistjtag": {"name": "generic",
"ver": "3.1",
},
"psu_message_buffers": {"name": "generic",
"ver": "3.1",
},
"psu_ocm": {"name": "generic",
"ver": "3.1",
},
"psu_ocm_ram_0": {"name": "generic",
"ver": "3.1",
},
"psu_ocm_xmpu_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_pmu_global_0": {"name": "generic",
"ver": "3.1",
},
"psu_qspi_0": {"name": "qspipsu",
"ver": "1.14",
},
"psu_qspi_linear_0": {"name": "generic",
"ver": "3.1",
},
"psu_r5_0_atcm": {"name": "generic",
"ver": "3.1",
},
"psu_r5_0_btcm": {"name": "generic",
"ver": "3.1",
},
"psu_r5_ddr_0": {"name": "generic",
"ver": "3.1",
},
"psu_r5_tcm_ram_0": {"name": "generic",
"ver": "3.1",
},
"psu_rcpu_gic": {"name": "scugic",
"ver": "4.6",
},
"psu_rpu": {"name": "generic",
"ver": "3.1",
},
"psu_rsa": {"name": "generic",
"ver": "3.1",
},
"psu_rtc": {"name": "rtcpsu",
"ver": "1.11",
},
"psu_sata": {"name": "generic",
"ver": "3.1",
},
"psu_sd_1": {"name": "sdps",
"ver": "3.13",
},
"psu_serdes": {"name": "generic",
"ver": "3.1",
},
"psu_siou": {"name": "generic",
"ver": "3.1",
},
"psu_smmu_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_smmu_reg": {"name": "generic",
"ver": "3.1",
},
"psu_ttc_0": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_1": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_2": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_3": {"name": "ttcps",
"ver": "3.14",
},
"psu_uart_0": {"name": "uartps",
"ver": "3.11",
},
"psu_uart_1": {"name": "uartps",
"ver": "3.11",
},
"psu_usb_0": {"name": "generic",
"ver": "3.1",
},
"psu_usb_xhci_0": {"name": "usbpsu",
"ver": "1.10",
},
"psu_wdt_0": {"name": "wdtps",
"ver": "3.5",
},
"psu_wdt_1": {"name": "wdtps",
"ver": "3.5",
},
"psu_cortexr5_0": {"name": "cpu_cortexr5",
"ver": "2.0",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.598
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.599
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.599
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.600
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.623
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.625
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.625
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.626
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.626
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa -sw /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss -app empty_application -processor psu_cortexr5_0 -os standalone -dir /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.682
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa -sw /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss -app empty_application -processor psu_cortexr5_0 -os standalone -dir /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.715
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/_ide/bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.776
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/_ide/bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.776
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.778
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"device": "xczu7ev",
"family": "zynquplus",
"timestamp": "Tue Jul  5 16:35:53 2022",
"vivado_version": "2021.2",
"part": "xczu7ev-ffvc1156-2-e",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:06.779
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:07.645
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:07.744
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:07.746
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2022-07-05 19:26:07.757
!MESSAGE Generating MD5 hash for file: /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:07.958
!MESSAGE XSCT Command: [::hsi::utils::closehw /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:26:08.079
!MESSAGE XSCT command with result: [::hsi::utils::closehw /tmp/hwspec_edt_zcu106_wrapper10688370429398952063/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2022-07-05 19:26:18.548
!MESSAGE Indexed 'edt_zcu106_wrapper' (1,112 sources, 1,082 headers) in 10.5 sec: 159,546 declarations; 422,724 references; 417 unresolved inclusions; 530 syntax errors; 4,581 unresolved names (0.78%)

!ENTRY org.eclipse.cdt.core 1 0 2022-07-05 19:26:18.549
!MESSAGE Indexed 'tmr_psled_r5' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2022-07-05 19:26:18.551
!MESSAGE Indexed 'tmr_psled_r5_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:27:55.106
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-57: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:27:55.209
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: Worker-57: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:27:55.209
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-57: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:00.916
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: Worker-57: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:00.917
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss ], Thread: Worker-57: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:00.920
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss ], Result: [null, ]. Thread: Worker-57: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:00.921
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Thread: Worker-57: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:00.923
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Result: [null, {"procname": "psu_cortexr5_0",
"osname": "standalone",
"osver": "7.6",
}]. Thread: Worker-57: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2022-07-05 19:28:00.923
!MESSAGE Generating MD5 hash for file: /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:00.928
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Thread: Worker-57: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:00.929
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Result: [null, ]. Thread: Worker-57: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:03.214
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-57: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:03.249
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"ps8_0_axi_periph": {"hier_name": "ps8_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps8_0_99M": {"hier_name": "rst_ps8_0_99M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.3",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_0": {"hier_name": "psu_csu_0",
"type": "psu_csu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_wdt": {"hier_name": "psu_csu_wdt",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dpdma": {"hier_name": "psu_dpdma",
"type": "psu_dpdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpu": {"hier_name": "psu_gpu",
"type": "psu_gpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dp": {"hier_name": "psu_dp",
"type": "psu_dp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_0": {"hier_name": "psu_usb_0",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_0": {"hier_name": "psu_usb_xhci_0",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_1": {"hier_name": "psu_ddr_1",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_1": {"hier_name": "psu_sd_1",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_0": {"hier_name": "psu_wdt_0",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_1": {"hier_name": "psu_wdt_1",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_0": {"hier_name": "psu_qspi_0",
"type": "psu_qspi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ethernet_3": {"hier_name": "psu_ethernet_3",
"type": "psu_ethernet",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_can_1": {"hier_name": "psu_can_1",
"type": "psu_can",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_0": {"hier_name": "psu_i2c_0",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_0": {"hier_name": "psu_uart_0",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_linear_0": {"hier_name": "psu_qspi_linear_0",
"type": "psu_qspi_linear",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_2": {"hier_name": "psu_cortexa53_2",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_3": {"hier_name": "psu_cortexa53_3",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
}]. Thread: Worker-57: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:27.020
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:27.023
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"device": "xczu7ev",
"family": "zynquplus",
"timestamp": "Tue Jul  5 16:35:53 2022",
"vivado_version": "2021.2",
"part": "xczu7ev-ffvc1156-2-e",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:27.027
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:27.030
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:27.030
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:27.031
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0 C_DEBUG_PROFILE_SIZE], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:27.032
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:27.033
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0 C_FREQ], Result: [null, 180000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.473
!MESSAGE XSCT Command: [::hsi::utils::get_configurable_ip /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.476
!MESSAGE XSCT command with result: [::hsi::utils::get_configurable_ip /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, zynq_ultra_ps_e_0]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.477
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.485
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.486
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.517
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483648,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483652,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483656,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483660,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483932,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483944,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483936,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549468,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549480,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549472,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614720,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614724,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614728,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614736,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614740,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614744,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.520
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.551
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.555
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_ENABLED], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.556
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.556
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.557
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.558
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.559
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.559
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.560
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.560
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_FREQ], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.561
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_FREQ], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.561
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.562
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Result: [null, 1199880127]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.562
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.566
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"psu_cortexa53_0": {"bscan": "",
"index": "0",
},
"psu_cortexa53_1": {"bscan": "",
"index": "1",
},
"psu_cortexa53_2": {"bscan": "",
"index": "2",
},
"psu_cortexa53_3": {"bscan": "",
"index": "3",
},
"psu_cortexr5_0": {"bscan": "",
"index": "0",
},
"psu_cortexr5_1": {"bscan": "",
"index": "1",
},
"psu_pmu_0": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.567
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.602
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483648,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483652,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483656,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483660,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483932,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483944,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483936,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549468,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549480,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549472,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614720,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614724,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614728,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614736,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614740,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614744,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.605
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.628
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.631
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.632
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.632
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.633
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.634
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.635
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.635
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.636
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.636
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_FREQ], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.637
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_FREQ], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.637
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.638
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Result: [null, 1199880127]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.638
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.669
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483648,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483652,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483656,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483660,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483932,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483944,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483936,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549468,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549480,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549472,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614720,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614724,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614728,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614736,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614740,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614744,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.672
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.697
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.700
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.701
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.702
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.703
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.703
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.704
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.704
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.705
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.705
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_FREQ], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.706
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_FREQ], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.706
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.707
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Result: [null, 1199880127]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.707
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.748
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483648,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483652,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483656,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483660,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483932,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483944,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483936,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549468,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549480,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549472,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614720,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614724,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614728,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614736,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614740,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614744,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.751
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.781
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.785
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3 C_DEBUG_ENABLED], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.787
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.787
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.788
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.789
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.790
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.791
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.792
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.793
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3 C_FREQ], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.794
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3 C_FREQ], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.795
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.796
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Result: [null, 1199880127]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.797
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.835
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483648,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483652,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483656,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483660,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483932,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483944,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483936,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549468,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549480,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549472,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614720,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614724,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614728,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614736,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614740,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614744,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_1": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm": {},
"psu_r5_0_btcm": {},
"psu_r5_ddr_0": {},
"psu_r5_tcm_ram_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.838
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.862
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_wdt": {"name": "psu_csu_wdt",
"base": "0xFFCB0000",
"high": "0xFFCBFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_1": {"name": "psu_ipi_1",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_atcm_MEM_0": {"name": "psu_r5_0_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_btcm_MEM_0": {"name": "psu_r5_0_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_tcm_ram_0_MEM_0": {"name": "psu_r5_tcm_ram_0",
"base": "0x0",
"high": "0x0003FFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.866
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.867
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.867
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.869
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.869
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.870
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.870
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.871
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.871
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0 C_FREQ], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.872
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0 C_FREQ], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.872
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.873
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Result: [null, 499950043]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.873
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.902
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483648,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483652,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483656,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483660,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483932,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483944,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483936,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549468,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549480,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549472,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614720,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614724,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614728,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614736,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614740,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614744,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_2": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_1_atcm": {},
"psu_r5_1_btcm": {},
"psu_r5_ddr_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.905
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.928
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_wdt": {"name": "psu_csu_wdt",
"base": "0xFFCB0000",
"high": "0xFFCBFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_2": {"name": "psu_ipi_2",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_atcm_MEM_0": {"name": "psu_r5_1_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_btcm_MEM_0": {"name": "psu_r5_1_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.931
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1 C_DEBUG_ENABLED], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.932
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.933
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.933
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.934
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.935
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.935
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.936
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.936
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1 C_FREQ], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.937
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1 C_FREQ], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.937
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.938
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Result: [null, 499950043]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.939
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.972
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483648,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483652,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483656,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483660,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483932,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483944,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483936,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549468,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549480,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549472,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614720,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614724,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614728,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614736,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614740,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614744,
},
},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_bbram_0": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_3": {},
"psu_ipi_4": {},
"psu_ipi_5": {},
"psu_ipi_6": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_pmu_iomodule": {},
"psu_pmu_ram": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.974
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:41.998
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_wdt": {"name": "psu_csu_wdt",
"base": "0xFFCB0000",
"high": "0xFFCBFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_3": {"name": "psu_ipi_3",
"base": "0xFF330000",
"high": "0xFF330FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_4": {"name": "psu_ipi_4",
"base": "0xFF331000",
"high": "0xFF331FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_5": {"name": "psu_ipi_5",
"base": "0xFF332000",
"high": "0xFF332FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_6": {"name": "psu_ipi_6",
"base": "0xFF333000",
"high": "0xFF333FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_iomodule": {"name": "psu_pmu_iomodule",
"base": "0xFFD40000",
"high": "0xFFD5FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_bbram_0_MEM_0": {"name": "psu_bbram_0",
"base": "0xFFCD0000",
"high": "0xFFCDFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x7FF00000",
"high": "0x7FFFFFFF",
"size": "1048576",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_1": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_1",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_ram_MEM_0": {"name": "psu_pmu_ram",
"base": "0xFFDC0000",
"high": "0xFFDDFFFF",
"size": "131072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.001
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.003
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_timer_0 psu_acpu_gic psu_adma_0 psu_adma_1 psu_adma_2 psu_adma_3 psu_adma_4 psu_adma_5 psu_adma_6 psu_adma_7 psu_afi_0 psu_afi_1 psu_afi_2 psu_afi_3 psu_afi_4 psu_afi_5 psu_afi_6 psu_ams psu_apm_0 psu_apm_1 psu_apm_2 psu_apm_5 psu_apu psu_can_1 psu_cci_gpv psu_cci_reg psu_coresight_0 psu_crf_apb psu_crl_apb psu_csu_0 psu_csudma psu_ctrl_ipi psu_ddr_0 psu_ddr_1 psu_ddr_phy psu_ddr_qos_ctrl psu_ddr_xmpu0_cfg psu_ddr_xmpu1_cfg psu_ddr_xmpu2_cfg psu_ddr_xmpu3_cfg psu_ddr_xmpu4_cfg psu_ddr_xmpu5_cfg psu_ddrc_0 psu_dp psu_dpdma psu_efuse psu_ethernet_3 psu_fpd_gpv psu_fpd_slcr psu_fpd_slcr_secure psu_fpd_xmpu_cfg psu_fpd_xmpu_sink psu_gdma_0 psu_gdma_1 psu_gdma_2 psu_gdma_3 psu_gdma_4 psu_gdma_5 psu_gdma_6 psu_gdma_7 psu_gpio_0 psu_gpu psu_i2c_0 psu_i2c_1 psu_iou_scntr psu_iou_scntrs psu_iousecure_slcr psu_iouslcr_0 psu_ipi_0 psu_lpd_slcr psu_lpd_slcr_secure psu_lpd_xppu psu_lpd_xppu_sink psu_mbistjtag psu_message_buffers psu_ocm psu_ocm_ram_0 psu_ocm_xmpu_cfg psu_pmu_global_0 psu_qspi_0 psu_qspi_linear_0 psu_r5_0_atcm_global psu_r5_0_btcm_global psu_r5_1_atcm_global psu_r5_1_btcm_global psu_r5_tcm_ram_global psu_rcpu_gic psu_rpu psu_rsa psu_rtc psu_sata psu_sd_1 psu_serdes psu_siou psu_smmu_gpv psu_smmu_reg psu_ttc_0 psu_ttc_1 psu_ttc_2 psu_ttc_3 psu_uart_0 psu_uart_1 psu_usb_0 psu_usb_xhci_0 psu_wdt_0 psu_wdt_1]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.003
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.005
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.006
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_0 C_S_AXI_BASEADDR], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.006
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_0 C_S_AXI_BASEADDR], Result: [null, 0xFD0B0000]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.007
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_0 C_ENABLE_PROFILE], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.008
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_0 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.008
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_0 C_ENABLE_ADVANCED], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.009
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_0 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.009
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_0 C_NUM_OF_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.010
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_0 C_NUM_OF_COUNTERS], Result: [null, 10]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.010
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.012
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.012
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_1 C_S_AXI_BASEADDR], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.017
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_1 C_S_AXI_BASEADDR], Result: [null, 0xFFA00000]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.017
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_1 C_ENABLE_PROFILE], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.018
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_1 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.018
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_1 C_ENABLE_ADVANCED], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.019
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_1 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.019
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_1 C_NUM_OF_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.020
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_1 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.020
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.022
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.023
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_2 C_S_AXI_BASEADDR], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.024
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_2 C_S_AXI_BASEADDR], Result: [null, 0xFFA10000]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.024
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_2 C_ENABLE_PROFILE], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.025
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_2 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.025
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_2 C_ENABLE_ADVANCED], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.026
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_2 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.026
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_2 C_NUM_OF_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.027
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_2 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.027
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.029
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.030
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_5 C_S_AXI_BASEADDR], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.031
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_5 C_S_AXI_BASEADDR], Result: [null, 0xFD490000]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.031
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_5 C_ENABLE_PROFILE], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.032
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_5 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.032
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_5 C_ENABLE_ADVANCED], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.033
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_5 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.033
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_5 C_NUM_OF_COUNTERS], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.034
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_apm_5 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.035
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa zynq_ultra_ps_e_0 PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.037
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa zynq_ultra_ps_e_0 PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ], Result: [null, 249.975021]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.038
!MESSAGE XSCT Command: [connect -path [list tcp::1534 tcp:miob-3.acs-lab.eonerc.rwth-aachen.de:3121]], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.039
!MESSAGE XSCT command with result: [connect -path [list tcp::1534 tcp:miob-3.acs-lab.eonerc.rwth-aachen.de:3121]], Result: [null, tcfchan#2]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.040
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.047
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.048
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.053
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.053
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.065
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.105
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.119
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.120
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.141
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.142
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.147
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.147
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.159
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.197
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.208
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.209
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.226
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.226
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.231
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.231
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.245
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.245
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.249
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.249
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.260
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.261
!MESSAGE XSCT Command: [version -server], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.263
!MESSAGE XSCT command with result: [version -server], Result: [null, 2021.2]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.264
!MESSAGE XSCT Command: [version], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.264
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2021.2.0
SW Build 3363252 on 2021-10-14-04:41:01
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.264
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.268
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.268
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.279
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.279
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level == 0}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.290
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level == 0}], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.290
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.292
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.293
!MESSAGE XSCT Command: [source /global/software/vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.294
!MESSAGE XSCT command with result: [source /global/software/vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.294
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.314
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.315
!MESSAGE XSCT Command: [rst -system], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.965
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:42.966
!MESSAGE XSCT Command: [after 3000], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:46.009
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:46.009
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"RPU*"}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:46.026
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"RPU*"}], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:46.027
!MESSAGE XSCT Command: [clear_rpu_reset], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:49.084
!MESSAGE XSCT command with result: [clear_rpu_reset], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:49.085
!MESSAGE XSCT Command: [enable_split_mode], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:49.152
!MESSAGE XSCT command with result: [enable_split_mode], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:49.178
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:49.208
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:49.209
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:49.233
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:49.243
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-42382-14730093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:49.308
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-42382-14730093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:28:49.309
!MESSAGE XSCT Command: [fpga -file /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/_ide/bitstream/edt_zcu106_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:02.737
!MESSAGE XSCT command with result: [fpga -file /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/_ide/bitstream/edt_zcu106_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:02.764
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:02.784
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:02.785
!MESSAGE XSCT Command: [loadhw -hw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.188
!MESSAGE XSCT command with result: [loadhw -hw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, edt_zcu106_wrapper_11]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.189
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.192
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.192
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.211
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.211
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.228
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.228
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.248
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.249
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.260
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 0]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.261
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*R5*#0"}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.281
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*R5*#0"}], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.282
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.362
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.363
!MESSAGE XSCT Command: [dow /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/boot/fsbl.elf], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.872
!MESSAGE XSCT command with result: [dow /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/boot/fsbl.elf], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.873
!MESSAGE XSCT Command: [set bp_29_3_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.882
!MESSAGE XSCT command with result: [set bp_29_3_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 1]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:03.883
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:04.932
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:04.933
!MESSAGE XSCT Command: [bpremove $bp_29_3_fsbl_bp], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:04.953
!MESSAGE XSCT command with result: [bpremove $bp_29_3_fsbl_bp], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:04.954
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*R5*#0"}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:04.976
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*R5*#0"}], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:04.977
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:05.140
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:05.141
!MESSAGE XSCT Command: [dow /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/Debug/tmr_psled_r5.elf], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:05.375
!MESSAGE XSCT command with result: [dow /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/Debug/tmr_psled_r5.elf], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:05.376
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:05.379
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:05.396
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*R5*#0"}], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:05.424
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*R5*#0"}], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:05.424
!MESSAGE XSCT Command: [con], Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:29:05.454
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-58: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:15.126
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-852

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:15.144
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-852

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.146
!MESSAGE XSCT Command: [connect -path [list tcp::1534 tcp:miob-3.acs-lab.eonerc.rwth-aachen.de:3121]], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.159
!MESSAGE XSCT command with result: [connect -path [list tcp::1534 tcp:miob-3.acs-lab.eonerc.rwth-aachen.de:3121]], Result: [null, tcfchan#6]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.160
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.200
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.202
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.210
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.210
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.224
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.294
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.306
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.306
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.324
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.325
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.329
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.330
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.344
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.383
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.392
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.392
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.407
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.408
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.414
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.414
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.426
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.427
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.431
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.432
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.446
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.446
!MESSAGE XSCT Command: [version -server], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.449
!MESSAGE XSCT command with result: [version -server], Result: [null, 2021.2]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.449
!MESSAGE XSCT Command: [version], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.450
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2021.2.0
SW Build 3363252 on 2021-10-14-04:41:01
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.450
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.455
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.455
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.467
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.467
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level == 0}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.479
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level == 0}], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.480
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.482
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.483
!MESSAGE XSCT Command: [source /global/software/vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.484
!MESSAGE XSCT command with result: [source /global/software/vitis/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.485
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.546
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:16.547
!MESSAGE XSCT Command: [rst -system], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:17.369
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:17.369
!MESSAGE XSCT Command: [after 3000], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:20.409
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:20.410
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"RPU*"}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:20.433
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"RPU*"}], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:20.433
!MESSAGE XSCT Command: [clear_rpu_reset], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:23.477
!MESSAGE XSCT command with result: [clear_rpu_reset], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:23.478
!MESSAGE XSCT Command: [enable_split_mode], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:23.530
!MESSAGE XSCT command with result: [enable_split_mode], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:23.568
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:23.598
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:23.598
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:23.619
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:23.621
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-42382-14730093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:23.654
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-42382-14730093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:23.654
!MESSAGE XSCT Command: [fpga -file /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/_ide/bitstream/edt_zcu106_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.104
!MESSAGE XSCT command with result: [fpga -file /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/_ide/bitstream/edt_zcu106_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.130
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.146
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.146
!MESSAGE XSCT Command: [loadhw -hw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.601
!MESSAGE XSCT command with result: [loadhw -hw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, edt_zcu106_wrapper_11]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.601
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.606
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.607
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.618
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 42382]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.619
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.636
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 42382" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.636
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.653
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.654
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.666
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 0]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.667
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*R5*#0"}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.687
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*R5*#0"}], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.687
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.754
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:37.755
!MESSAGE XSCT Command: [dow /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/boot/fsbl.elf], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:38.324
!MESSAGE XSCT command with result: [dow /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/boot/fsbl.elf], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:38.325
!MESSAGE XSCT Command: [set bp_31_38_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:38.331
!MESSAGE XSCT command with result: [set bp_31_38_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 2]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:38.332
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.382
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.383
!MESSAGE XSCT Command: [bpremove $bp_31_38_fsbl_bp], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.401
!MESSAGE XSCT command with result: [bpremove $bp_31_38_fsbl_bp], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.401
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*R5*#0"}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.421
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*R5*#0"}], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.421
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.570
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.570
!MESSAGE XSCT Command: [dow /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/Debug/tmr_psled_r5.elf], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.802
!MESSAGE XSCT command with result: [dow /home/jkl-rpu/workspace_mpsoc_preset/tmr_psled_r5/Debug/tmr_psled_r5.elf], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.803
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.806
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.825
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*R5*#0"}], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.845
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*R5*#0"}], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.846
!MESSAGE XSCT Command: [con], Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:31:39.878
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-56: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:20.828
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-59: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:20.829
!MESSAGE XSCT Command: [platform read {/home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/platform.spr}], Thread: Worker-65: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:20.831
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: Worker-59: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:22.371
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-73: Initializing 'standalone_psu_cortexr5_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.871
!MESSAGE XSCT command with result: [platform read {/home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-65: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.871
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa]. Thread: Worker-73: Initializing 'standalone_psu_cortexr5_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.872
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-73: Initializing 'standalone_psu_cortexr5_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.873
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: Worker-73: Initializing 'standalone_psu_cortexr5_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.873
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-73: Initializing 'standalone_psu_cortexr5_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.875
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss]. Thread: Worker-73: Initializing 'standalone_psu_cortexr5_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.876
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss ], Thread: Worker-73: Initializing 'standalone_psu_cortexr5_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.877
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss ], Result: [null, ]. Thread: Worker-73: Initializing 'standalone_psu_cortexr5_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.877
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Thread: Worker-73: Initializing 'standalone_psu_cortexr5_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.879
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Result: [null, {"procname": "psu_cortexr5_0",
"osname": "standalone",
"osver": "7.6",
}]. Thread: Worker-73: Initializing 'standalone_psu_cortexr5_0' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.891
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.916
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"psu_cortexa53_0": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
"psu_cortexa53_1": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
"psu_cortexa53_2": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
"psu_cortexa53_3": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
"psu_cortexr5_0": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
"psu_cortexr5_1": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
"psu_pmu_0": {"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.939
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.942
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_timer_0 psu_acpu_gic psu_adma_0 psu_adma_1 psu_adma_2 psu_adma_3 psu_adma_4 psu_adma_5 psu_adma_6 psu_adma_7 psu_afi_0 psu_afi_1 psu_afi_2 psu_afi_3 psu_afi_4 psu_afi_5 psu_afi_6 psu_ams psu_apm_0 psu_apm_1 psu_apm_2 psu_apm_5 psu_apu psu_can_1 psu_cci_gpv psu_cci_reg psu_coresight_0 psu_crf_apb psu_crl_apb psu_csu_0 psu_csu_wdt psu_csudma psu_ctrl_ipi psu_ddr_phy psu_ddr_qos_ctrl psu_ddr_xmpu0_cfg psu_ddr_xmpu1_cfg psu_ddr_xmpu2_cfg psu_ddr_xmpu3_cfg psu_ddr_xmpu4_cfg psu_ddr_xmpu5_cfg psu_ddrc_0 psu_dp psu_dpdma psu_efuse psu_ethernet_3 psu_fpd_gpv psu_fpd_slcr psu_fpd_slcr_secure psu_fpd_xmpu_cfg psu_fpd_xmpu_sink psu_gdma_0 psu_gdma_1 psu_gdma_2 psu_gdma_3 psu_gdma_4 psu_gdma_5 psu_gdma_6 psu_gdma_7 psu_gpio_0 psu_gpu psu_i2c_0 psu_i2c_1 psu_iou_scntr psu_iou_scntrs psu_iousecure_slcr psu_iouslcr_0 psu_ipi_1 psu_lpd_slcr psu_lpd_slcr_secure psu_lpd_xppu psu_lpd_xppu_sink psu_mbistjtag psu_message_buffers psu_ocm psu_ocm_ram_0 psu_ocm_xmpu_cfg psu_pmu_global_0 psu_qspi_0 psu_qspi_linear_0 psu_r5_0_atcm psu_r5_0_btcm psu_r5_ddr_0 psu_r5_tcm_ram_0 psu_rcpu_gic psu_rpu psu_rsa psu_rtc psu_sata psu_sd_1 psu_serdes psu_siou psu_smmu_gpv psu_smmu_reg psu_ttc_0 psu_ttc_1 psu_ttc_2 psu_ttc_3 psu_uart_0 psu_uart_1 psu_usb_0 psu_usb_xhci_0 psu_wdt_0 psu_wdt_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.942
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.958
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.8",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.8",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.8",
},
"psu_acpu_gic": {"name": "scugic",
"ver": "4.6",
},
"psu_adma_0": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_1": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_2": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_3": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_4": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_5": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_6": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_7": {"name": "zdma",
"ver": "1.13",
},
"psu_afi_0": {"name": "generic",
"ver": "3.1",
},
"psu_afi_1": {"name": "generic",
"ver": "3.1",
},
"psu_afi_2": {"name": "generic",
"ver": "3.1",
},
"psu_afi_3": {"name": "generic",
"ver": "3.1",
},
"psu_afi_4": {"name": "generic",
"ver": "3.1",
},
"psu_afi_5": {"name": "generic",
"ver": "3.1",
},
"psu_afi_6": {"name": "generic",
"ver": "3.1",
},
"psu_ams": {"name": "sysmonpsu",
"ver": "2.7",
},
"psu_apm_0": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_1": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_2": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_5": {"name": "axipmon",
"ver": "6.9",
},
"psu_apu": {"name": "generic",
"ver": "3.1",
},
"psu_can_1": {"name": "canps",
"ver": "3.6",
},
"psu_cci_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_cci_reg": {"name": "generic",
"ver": "3.1",
},
"psu_coresight_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"psu_crf_apb": {"name": "resetps",
"ver": "1.4",
},
"psu_crl_apb": {"name": "generic",
"ver": "3.1",
},
"psu_csu_0": {"name": "generic",
"ver": "3.1",
},
"psu_csu_wdt": {"name": "wdtps",
"ver": "3.5",
},
"psu_csudma": {"name": "csudma",
"ver": "1.10",
},
"psu_ctrl_ipi": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_phy": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_qos_ctrl": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu0_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu1_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu2_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu3_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu4_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu5_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddrc_0": {"name": "ddrcpsu",
"ver": "1.3",
},
"psu_dp": {"name": "dppsu",
"ver": "1.5",
},
"psu_dpdma": {"name": "dpdma",
"ver": "1.4",
},
"psu_efuse": {"name": "generic",
"ver": "3.1",
},
"psu_ethernet_3": {"name": "emacps",
"ver": "3.15",
},
"psu_fpd_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_slcr_secure": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_xmpu_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_xmpu_sink": {"name": "generic",
"ver": "3.1",
},
"psu_gdma_0": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_1": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_2": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_3": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_4": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_5": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_6": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_7": {"name": "zdma",
"ver": "1.13",
},
"psu_gpio_0": {"name": "gpiops",
"ver": "3.9",
},
"psu_gpu": {"name": "generic",
"ver": "3.1",
},
"psu_i2c_0": {"name": "iicps",
"ver": "3.14",
},
"psu_i2c_1": {"name": "iicps",
"ver": "3.14",
},
"psu_iou_scntr": {"name": "generic",
"ver": "3.1",
},
"psu_iou_scntrs": {"name": "generic",
"ver": "3.1",
},
"psu_iousecure_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_iouslcr_0": {"name": "generic",
"ver": "3.1",
},
"psu_ipi_1": {"name": "ipipsu",
"ver": "2.10",
},
"psu_lpd_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_slcr_secure": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_xppu": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_xppu_sink": {"name": "generic",
"ver": "3.1",
},
"psu_mbistjtag": {"name": "generic",
"ver": "3.1",
},
"psu_message_buffers": {"name": "generic",
"ver": "3.1",
},
"psu_ocm": {"name": "generic",
"ver": "3.1",
},
"psu_ocm_ram_0": {"name": "generic",
"ver": "3.1",
},
"psu_ocm_xmpu_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_pmu_global_0": {"name": "generic",
"ver": "3.1",
},
"psu_qspi_0": {"name": "qspipsu",
"ver": "1.14",
},
"psu_qspi_linear_0": {"name": "generic",
"ver": "3.1",
},
"psu_r5_0_atcm": {"name": "generic",
"ver": "3.1",
},
"psu_r5_0_btcm": {"name": "generic",
"ver": "3.1",
},
"psu_r5_ddr_0": {"name": "generic",
"ver": "3.1",
},
"psu_r5_tcm_ram_0": {"name": "generic",
"ver": "3.1",
},
"psu_rcpu_gic": {"name": "scugic",
"ver": "4.6",
},
"psu_rpu": {"name": "generic",
"ver": "3.1",
},
"psu_rsa": {"name": "generic",
"ver": "3.1",
},
"psu_rtc": {"name": "rtcpsu",
"ver": "1.11",
},
"psu_sata": {"name": "generic",
"ver": "3.1",
},
"psu_sd_1": {"name": "sdps",
"ver": "3.13",
},
"psu_serdes": {"name": "generic",
"ver": "3.1",
},
"psu_siou": {"name": "generic",
"ver": "3.1",
},
"psu_smmu_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_smmu_reg": {"name": "generic",
"ver": "3.1",
},
"psu_ttc_0": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_1": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_2": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_3": {"name": "ttcps",
"ver": "3.14",
},
"psu_uart_0": {"name": "uartps",
"ver": "3.11",
},
"psu_uart_1": {"name": "uartps",
"ver": "3.11",
},
"psu_usb_0": {"name": "generic",
"ver": "3.1",
},
"psu_usb_xhci_0": {"name": "usbpsu",
"ver": "1.10",
},
"psu_wdt_0": {"name": "wdtps",
"ver": "3.5",
},
"psu_wdt_1": {"name": "wdtps",
"ver": "3.5",
},
"psu_cortexr5_0": {"name": "cpu_cortexr5",
"ver": "2.0",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:26.959
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.287
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_8": {"name": "gpio",
"version": "4.8",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpio_v4_8": {"name": "gpio",
"version": "4.8",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"tmrctr_v4_8": {"name": "tmrctr",
"version": "4.8",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps8_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"rst_ps8_0_99M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"zynq_ultra_ps_e_0": {"version": "3.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_axi_interconnect_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_coresight_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"coresightps_dcc_v1_8": {"name": "coresightps_dcc",
"version": "1.8",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_acpu_gic": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scugic_v4_6": {"name": "scugic",
"version": "4.6",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_rcpu_gic": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"scugic_v4_6": {"name": "scugic",
"version": "4.6",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_r5_tcm_ram_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_r5_tcm_ram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_ocm_ram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_ocm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_r5_1_btcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_r5_1_btcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_r5_1_atcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_r5_1_atcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_r5_0_btcm_lockstep": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_r5_0_btcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_r5_0_btcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_r5_0_atcm_lockstep": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_r5_0_atcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_r5_0_atcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_bbram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_pmu_ram": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_pmu_iomodule": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_pmu_global_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_mbistjtag": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_rsa": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_efuse": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_csu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_csu_wdt": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"wdtps_v3_5": {"name": "wdtps",
"version": "3.5",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/wdtps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_csudma": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"csudma_v1_10": {"name": "csudma",
"version": "1.10",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/csudma_v1_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_smmu_gpv": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_fpd_gpv": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_cci_gpv": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_fpd_slcr_secure": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_fpd_slcr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_smmu_reg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_cci_reg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_fpd_xmpu_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_apu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_gdma_7": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_fpd_xmpu_sink": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_dpdma": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dpdma_v1_4": {"name": "dpdma",
"version": "1.4",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dpdma_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gpu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_dp": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"dpdma_v1_4": {"name": "dpdma",
"version": "1.4",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dpdma_v1_4",
"compilerflags": "",
"linkerflags": "",
},
"dppsu_v1_5": {"name": "dppsu",
"version": "1.5",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dppsu_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_apm_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axipmon_v6_9": {"name": "axipmon",
"version": "6.9",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_serdes": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_siou": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_afi_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_afi_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_afi_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_afi_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_afi_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_afi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_crf_apb": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"resetps_v1_4": {"name": "resetps",
"version": "1.4",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/resetps_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_sata": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_apm_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axipmon_v6_9": {"name": "axipmon",
"version": "6.9",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ddr_qos_ctrl": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_ddr_phy": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_ddr_xmpu5_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_ddr_xmpu4_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_ddr_xmpu3_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_ddr_xmpu2_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_ddr_xmpu1_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_ddr_xmpu0_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_adma_7": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"zdma_v1_13": {"name": "zdma",
"version": "1.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ocm_xmpu_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_rtc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"rtcpsu_v1_11": {"name": "rtcpsu",
"version": "1.11",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/rtcpsu_v1_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ams": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"sysmonpsu_v2_7": {"name": "sysmonpsu",
"version": "2.7",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sysmonpsu_v2_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_apm_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axipmon_v6_9": {"name": "axipmon",
"version": "6.9",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_apm_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"axipmon_v6_9": {"name": "axipmon",
"version": "6.9",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_usb_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_usb_xhci_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"usbpsu_v1_10": {"name": "usbpsu",
"version": "1.10",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbpsu_v1_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_lpd_xppu_sink": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_afi_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_rpu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_lpd_xppu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_crl_apb": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_lpd_slcr_secure": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_lpd_slcr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_ipi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ipipsu_v2_10": {"name": "ipipsu",
"version": "2.10",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ipipsu_v2_10": {"name": "ipipsu",
"version": "2.10",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ipipsu_v2_10": {"name": "ipipsu",
"version": "2.10",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ipipsu_v2_10": {"name": "ipipsu",
"version": "2.10",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ipipsu_v2_10": {"name": "ipipsu",
"version": "2.10",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ipipsu_v2_10": {"name": "ipipsu",
"version": "2.10",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ipipsu_v2_10": {"name": "ipipsu",
"version": "2.10",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ctrl_ipi": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_message_buffers": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_iou_s": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_iou_scntrs": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_iou_scntr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_iousecure_slcr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_iouslcr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_r5_ddr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_ddr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_ddr_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_ddrc_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ddrcpsu_v1_3": {"name": "ddrcpsu",
"version": "1.3",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrcpsu_v1_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_sd_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"sdps_v3_13": {"name": "sdps",
"version": "3.13",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_wdt_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"wdtps_v3_5": {"name": "wdtps",
"version": "3.5",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/wdtps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_wdt_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"wdtps_v3_5": {"name": "wdtps",
"version": "3.5",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/wdtps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ttcps_v3_14": {"name": "ttcps",
"version": "3.14",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ttcps_v3_14": {"name": "ttcps",
"version": "3.14",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ttcps_v3_14": {"name": "ttcps",
"version": "3.14",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"ttcps_v3_14": {"name": "ttcps",
"version": "3.14",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_qspi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"qspipsu_v1_14": {"name": "qspipsu",
"version": "1.14",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspipsu_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ethernet_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"emacps_v3_15": {"name": "emacps",
"version": "3.15",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gpio_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"gpiops_v3_9": {"name": "gpiops",
"version": "3.9",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_can_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"canps_v3_6": {"name": "canps",
"version": "3.6",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/canps_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_i2c_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"iicps_v3_14": {"name": "iicps",
"version": "3.14",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iicps_v3_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_i2c_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"iicps_v3_14": {"name": "iicps",
"version": "3.14",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iicps_v3_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_uart_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartps_v3_11": {"name": "uartps",
"version": "3.11",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_uart_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"uartps_v3_11": {"name": "uartps",
"version": "3.11",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_qspi_linear_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
},
},
"psu_cortexa53_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa53_v2_0": {"name": "cpu_cortexa53",
"version": "2.0",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexa53_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa53_v2_0": {"name": "cpu_cortexa53",
"version": "2.0",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexa53_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa53_v2_0": {"name": "cpu_cortexa53",
"version": "2.0",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexa53_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexa53_v2_0": {"name": "cpu_cortexa53",
"version": "2.0",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexr5_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexr5_v2_0": {"name": "cpu_cortexr5",
"version": "2.0",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexr5_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexr5_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_cortexr5_v2_0": {"name": "cpu_cortexr5",
"version": "2.0",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexr5_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_pmu_0": {"version": "9.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0 /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1",
},
"cpu_v2_14": {"name": "cpu",
"version": "2.14",
"repo": "/global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.294
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.297
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.297
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.300
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.300
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.303
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.304
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.307
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.307
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.310
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.310
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.313
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.313
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.315
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.316
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.318
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.319
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.321
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.321
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.324
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.324
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.326
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.326
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.329
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.329
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.331
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.332
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.335
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.335
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.337
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.338
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.340
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.341
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.343
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.343
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.346
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.346
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.348
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.349
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.351
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.351
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.353
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.354
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.356
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.356
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.358
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.359
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.361
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.361
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.364
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.364
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.367
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.367
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.369
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.370
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.372
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.372
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.375
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.375
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.377
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.378
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.380
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.381
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.383
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.383
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.386
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.386
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.389
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.389
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.391
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.392
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.394
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.395
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.397
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.397
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.400
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.400
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.403
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.403
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.405
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.406
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.408
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.408
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.410
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.411
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.413
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.413
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.416
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.416
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.418
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.418
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.421
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.421
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.427
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.428
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.434
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.435
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.440
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.441
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.444
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.445
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.448
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.448
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.451
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.451
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.454
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.454
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.457
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.457
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.459
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.473
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.479
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.480
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.485
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.486
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.491
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.491
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.495
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.495
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.499
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.499
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.502
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.502
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.504
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.505
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.507
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.508
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.511
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.512
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.516
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.517
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.520
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.521
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.524
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.524
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.527
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.527
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.530
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.530
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.533
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.533
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.536
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.536
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.539
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.539
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.542
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.542
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.545
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.545
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.548
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.548
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.553
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.553
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.557
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.558
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.561
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.562
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.565
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.565
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.568
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.568
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.571
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.572
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.574
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.574
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.577
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.577
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.580
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.580
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.583
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.583
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.586
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.586
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.589
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.589
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.593
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.593
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.597
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.598
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.601
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.602
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.604
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.604
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.611
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.612
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.618
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.619
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.623
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.624
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.630
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.630
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.635
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.636
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.640
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.641
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.643
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.644
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.646
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.647
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.649
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.650
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.652
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.652
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.655
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.655
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.657
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.658
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.660
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.660
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.662
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.663
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.665
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.665
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.667
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.668
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.670
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.670
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.673
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.673
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.675
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.810
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.812
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.812
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.814
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.850
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:27.913
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.534
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.535
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.535
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.536
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.536
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.587
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.587
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.588
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, psu_cortexr5_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.670
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.671
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.672
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.678
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.679
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.681
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Result: [null, {"procname": "psu_cortexr5_0",
"osname": "standalone",
"osver": "7.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.709
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.749
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Result: [null, {"psu_cortexr5_0": {"archiver": {"category": "",
"value": "armr5-none-eabi-ar",
"default": "armr5-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "armr5-none-eabi-as",
"default": "armr5-none-eabi-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "armr5-none-eabi-gcc",
"default": "armr5-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c -mcpu=cortex-r5",
"default": "-O2 -c -mcpu=cortex-r5",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -DARMR5 -Wall -Wextra -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns",
"default": "-g -DARMR5 -Wall -Wextra -mfloat-abi=hard -mfpu=vfpv3-d16 -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "psu_ttc_3 psu_ttc_2 psu_ttc_1 psu_ttc_0 psu_iou_scntr psu_iou_scntrs axi_timer_0",
},
"stdin": {"category": "",
"value": "psu_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"stdout": {"category": "",
"value": "psu_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "psu_coresight_0 psu_uart_0 psu_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.815
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.849
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"ps8_0_axi_periph": {"hier_name": "ps8_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps8_0_99M": {"hier_name": "rst_ps8_0_99M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.3",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_0": {"hier_name": "psu_csu_0",
"type": "psu_csu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_wdt": {"hier_name": "psu_csu_wdt",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dpdma": {"hier_name": "psu_dpdma",
"type": "psu_dpdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpu": {"hier_name": "psu_gpu",
"type": "psu_gpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dp": {"hier_name": "psu_dp",
"type": "psu_dp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_0": {"hier_name": "psu_usb_0",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_0": {"hier_name": "psu_usb_xhci_0",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_1": {"hier_name": "psu_ddr_1",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_1": {"hier_name": "psu_sd_1",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_0": {"hier_name": "psu_wdt_0",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_1": {"hier_name": "psu_wdt_1",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_0": {"hier_name": "psu_qspi_0",
"type": "psu_qspi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ethernet_3": {"hier_name": "psu_ethernet_3",
"type": "psu_ethernet",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_can_1": {"hier_name": "psu_can_1",
"type": "psu_can",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_0": {"hier_name": "psu_i2c_0",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_0": {"hier_name": "psu_uart_0",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_linear_0": {"hier_name": "psu_qspi_linear_0",
"type": "psu_qspi_linear",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_2": {"hier_name": "psu_cortexa53_2",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_3": {"hier_name": "psu_cortexa53_3",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.851
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.853
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.853
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.854
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.914
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.930
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.8",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.8",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.8",
},
"psu_acpu_gic": {"name": "scugic",
"ver": "4.6",
},
"psu_adma_0": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_1": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_2": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_3": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_4": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_5": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_6": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_7": {"name": "zdma",
"ver": "1.13",
},
"psu_afi_0": {"name": "generic",
"ver": "3.1",
},
"psu_afi_1": {"name": "generic",
"ver": "3.1",
},
"psu_afi_2": {"name": "generic",
"ver": "3.1",
},
"psu_afi_3": {"name": "generic",
"ver": "3.1",
},
"psu_afi_4": {"name": "generic",
"ver": "3.1",
},
"psu_afi_5": {"name": "generic",
"ver": "3.1",
},
"psu_afi_6": {"name": "generic",
"ver": "3.1",
},
"psu_ams": {"name": "sysmonpsu",
"ver": "2.7",
},
"psu_apm_0": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_1": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_2": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_5": {"name": "axipmon",
"ver": "6.9",
},
"psu_apu": {"name": "generic",
"ver": "3.1",
},
"psu_can_1": {"name": "canps",
"ver": "3.6",
},
"psu_cci_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_cci_reg": {"name": "generic",
"ver": "3.1",
},
"psu_coresight_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"psu_crf_apb": {"name": "resetps",
"ver": "1.4",
},
"psu_crl_apb": {"name": "generic",
"ver": "3.1",
},
"psu_csu_0": {"name": "generic",
"ver": "3.1",
},
"psu_csu_wdt": {"name": "wdtps",
"ver": "3.5",
},
"psu_csudma": {"name": "csudma",
"ver": "1.10",
},
"psu_ctrl_ipi": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_phy": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_qos_ctrl": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu0_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu1_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu2_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu3_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu4_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu5_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddrc_0": {"name": "ddrcpsu",
"ver": "1.3",
},
"psu_dp": {"name": "dppsu",
"ver": "1.5",
},
"psu_dpdma": {"name": "dpdma",
"ver": "1.4",
},
"psu_efuse": {"name": "generic",
"ver": "3.1",
},
"psu_ethernet_3": {"name": "emacps",
"ver": "3.15",
},
"psu_fpd_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_slcr_secure": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_xmpu_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_xmpu_sink": {"name": "generic",
"ver": "3.1",
},
"psu_gdma_0": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_1": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_2": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_3": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_4": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_5": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_6": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_7": {"name": "zdma",
"ver": "1.13",
},
"psu_gpio_0": {"name": "gpiops",
"ver": "3.9",
},
"psu_gpu": {"name": "generic",
"ver": "3.1",
},
"psu_i2c_0": {"name": "iicps",
"ver": "3.14",
},
"psu_i2c_1": {"name": "iicps",
"ver": "3.14",
},
"psu_iou_scntr": {"name": "generic",
"ver": "3.1",
},
"psu_iou_scntrs": {"name": "generic",
"ver": "3.1",
},
"psu_iousecure_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_iouslcr_0": {"name": "generic",
"ver": "3.1",
},
"psu_ipi_1": {"name": "ipipsu",
"ver": "2.10",
},
"psu_lpd_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_slcr_secure": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_xppu": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_xppu_sink": {"name": "generic",
"ver": "3.1",
},
"psu_mbistjtag": {"name": "generic",
"ver": "3.1",
},
"psu_message_buffers": {"name": "generic",
"ver": "3.1",
},
"psu_ocm": {"name": "generic",
"ver": "3.1",
},
"psu_ocm_ram_0": {"name": "generic",
"ver": "3.1",
},
"psu_ocm_xmpu_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_pmu_global_0": {"name": "generic",
"ver": "3.1",
},
"psu_qspi_0": {"name": "qspipsu",
"ver": "1.14",
},
"psu_qspi_linear_0": {"name": "generic",
"ver": "3.1",
},
"psu_r5_0_atcm": {"name": "generic",
"ver": "3.1",
},
"psu_r5_0_btcm": {"name": "generic",
"ver": "3.1",
},
"psu_r5_ddr_0": {"name": "generic",
"ver": "3.1",
},
"psu_r5_tcm_ram_0": {"name": "generic",
"ver": "3.1",
},
"psu_rcpu_gic": {"name": "scugic",
"ver": "4.6",
},
"psu_rpu": {"name": "generic",
"ver": "3.1",
},
"psu_rsa": {"name": "generic",
"ver": "3.1",
},
"psu_rtc": {"name": "rtcpsu",
"ver": "1.11",
},
"psu_sata": {"name": "generic",
"ver": "3.1",
},
"psu_sd_1": {"name": "sdps",
"ver": "3.13",
},
"psu_serdes": {"name": "generic",
"ver": "3.1",
},
"psu_siou": {"name": "generic",
"ver": "3.1",
},
"psu_smmu_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_smmu_reg": {"name": "generic",
"ver": "3.1",
},
"psu_ttc_0": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_1": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_2": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_3": {"name": "ttcps",
"ver": "3.14",
},
"psu_uart_0": {"name": "uartps",
"ver": "3.11",
},
"psu_uart_1": {"name": "uartps",
"ver": "3.11",
},
"psu_usb_0": {"name": "generic",
"ver": "3.1",
},
"psu_usb_xhci_0": {"name": "usbpsu",
"ver": "1.10",
},
"psu_wdt_0": {"name": "wdtps",
"ver": "3.5",
},
"psu_wdt_1": {"name": "wdtps",
"ver": "3.5",
},
"psu_cortexr5_0": {"name": "cpu_cortexr5",
"ver": "2.0",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.938
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:29.940
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_timer_0 psu_acpu_gic psu_adma_0 psu_adma_1 psu_adma_2 psu_adma_3 psu_adma_4 psu_adma_5 psu_adma_6 psu_adma_7 psu_afi_0 psu_afi_1 psu_afi_2 psu_afi_3 psu_afi_4 psu_afi_5 psu_afi_6 psu_ams psu_apm_0 psu_apm_1 psu_apm_2 psu_apm_5 psu_apu psu_can_1 psu_cci_gpv psu_cci_reg psu_coresight_0 psu_crf_apb psu_crl_apb psu_csu_0 psu_csu_wdt psu_csudma psu_ctrl_ipi psu_ddr_phy psu_ddr_qos_ctrl psu_ddr_xmpu0_cfg psu_ddr_xmpu1_cfg psu_ddr_xmpu2_cfg psu_ddr_xmpu3_cfg psu_ddr_xmpu4_cfg psu_ddr_xmpu5_cfg psu_ddrc_0 psu_dp psu_dpdma psu_efuse psu_ethernet_3 psu_fpd_gpv psu_fpd_slcr psu_fpd_slcr_secure psu_fpd_xmpu_cfg psu_fpd_xmpu_sink psu_gdma_0 psu_gdma_1 psu_gdma_2 psu_gdma_3 psu_gdma_4 psu_gdma_5 psu_gdma_6 psu_gdma_7 psu_gpio_0 psu_gpu psu_i2c_0 psu_i2c_1 psu_iou_scntr psu_iou_scntrs psu_iousecure_slcr psu_iouslcr_0 psu_ipi_1 psu_lpd_slcr psu_lpd_slcr_secure psu_lpd_xppu psu_lpd_xppu_sink psu_mbistjtag psu_message_buffers psu_ocm psu_ocm_ram_0 psu_ocm_xmpu_cfg psu_pmu_global_0 psu_qspi_0 psu_qspi_linear_0 psu_r5_0_atcm psu_r5_0_btcm psu_r5_ddr_0 psu_r5_tcm_ram_0 psu_rcpu_gic psu_rpu psu_rsa psu_rtc psu_sata psu_sd_1 psu_serdes psu_siou psu_smmu_gpv psu_smmu_reg psu_ttc_0 psu_ttc_1 psu_ttc_2 psu_ttc_3 psu_uart_0 psu_uart_1 psu_usb_0 psu_usb_xhci_0 psu_wdt_0 psu_wdt_1]. Thread: main

!ENTRY org.eclipse.e4.ui.workbench 4 0 2022-07-05 19:34:31.948
!MESSAGE Failed to evaluate: ReferenceExpression [definitionId=org.eclipse.ui.ide.showInDefinition]
!STACK 0
org.eclipse.core.runtime.CoreException: Error evaluating Property [org.eclipse.ui.ide.page.activePreferencePage, type=class org.eclipse.swt.widgets.Shell, tester=org.eclipse.ui.internal.ide.handlers.PagePropertyTester@6bc22f68]
	at org.eclipse.core.internal.expressions.Property.test(Property.java:68)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:103)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:55)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:81)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateOr(CompositeExpression.java:69)
	at org.eclipse.core.internal.expressions.OrExpression.evaluate(OrExpression.java:25)
	at org.eclipse.core.internal.expressions.ReferenceExpression.evaluate(ReferenceExpression.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:100)
	at org.eclipse.ui.internal.services.EvaluationService.requestEvaluation(EvaluationService.java:290)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.update(DirtyStateTracker.java:48)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.propertyChanged(DirtyStateTracker.java:110)
	at org.eclipse.ui.part.WorkbenchPart.firePropertyChange(WorkbenchPart.java:124)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor.access$0(LscriptEditor.java:1)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor$ResourceChangeListener.resourceChanged(LscriptEditor.java:188)
	at org.eclipse.core.internal.events.NotificationManager$1.run(NotificationManager.java:305)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.NotificationManager.notify(NotificationManager.java:295)
	at org.eclipse.core.internal.events.NotificationManager.broadcastChanges(NotificationManager.java:158)
	at org.eclipse.core.internal.resources.Workspace.broadcastPostChange(Workspace.java:380)
	at org.eclipse.core.internal.resources.Workspace.endOperation(Workspace.java:1502)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:49)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
Caused by: org.eclipse.swt.SWTException: Invalid thread access
	at org.eclipse.swt.SWT.error(SWT.java:4723)
	at org.eclipse.swt.SWT.error(SWT.java:4638)
	at org.eclipse.swt.SWT.error(SWT.java:4609)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:550)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:471)
	at org.eclipse.swt.widgets.Widget.getData(Widget.java:576)
	at org.eclipse.ui.internal.ide.handlers.PagePropertyTester.test(PagePropertyTester.java:39)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:65)
	... 22 more

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:41.071
!MESSAGE XSCT Command: [bsp config stdout "psu_coresight_0"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:41.085
!MESSAGE XSCT command with result: [bsp config stdout "psu_coresight_0"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.213
!MESSAGE XSCT Command: [bsp write], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.229
!MESSAGE XSCT command with result: [bsp write], Result: [null, Successfully saved  the platform at "/home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.229
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.233
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.233
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.234
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Result: [null, {"procname": "psu_cortexr5_0",
"osname": "standalone",
"osver": "7.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.235
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.242
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.8",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.8",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.8",
},
"psu_acpu_gic": {"name": "scugic",
"ver": "4.6",
},
"psu_adma_0": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_1": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_2": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_3": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_4": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_5": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_6": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_7": {"name": "zdma",
"ver": "1.13",
},
"psu_afi_0": {"name": "generic",
"ver": "3.1",
},
"psu_afi_1": {"name": "generic",
"ver": "3.1",
},
"psu_afi_2": {"name": "generic",
"ver": "3.1",
},
"psu_afi_3": {"name": "generic",
"ver": "3.1",
},
"psu_afi_4": {"name": "generic",
"ver": "3.1",
},
"psu_afi_5": {"name": "generic",
"ver": "3.1",
},
"psu_afi_6": {"name": "generic",
"ver": "3.1",
},
"psu_ams": {"name": "sysmonpsu",
"ver": "2.7",
},
"psu_apm_0": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_1": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_2": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_5": {"name": "axipmon",
"ver": "6.9",
},
"psu_apu": {"name": "generic",
"ver": "3.1",
},
"psu_can_1": {"name": "canps",
"ver": "3.6",
},
"psu_cci_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_cci_reg": {"name": "generic",
"ver": "3.1",
},
"psu_coresight_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"psu_crf_apb": {"name": "resetps",
"ver": "1.4",
},
"psu_crl_apb": {"name": "generic",
"ver": "3.1",
},
"psu_csu_0": {"name": "generic",
"ver": "3.1",
},
"psu_csu_wdt": {"name": "wdtps",
"ver": "3.5",
},
"psu_csudma": {"name": "csudma",
"ver": "1.10",
},
"psu_ctrl_ipi": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_phy": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_qos_ctrl": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu0_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu1_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu2_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu3_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu4_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu5_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddrc_0": {"name": "ddrcpsu",
"ver": "1.3",
},
"psu_dp": {"name": "dppsu",
"ver": "1.5",
},
"psu_dpdma": {"name": "dpdma",
"ver": "1.4",
},
"psu_efuse": {"name": "generic",
"ver": "3.1",
},
"psu_ethernet_3": {"name": "emacps",
"ver": "3.15",
},
"psu_fpd_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_slcr_secure": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_xmpu_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_xmpu_sink": {"name": "generic",
"ver": "3.1",
},
"psu_gdma_0": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_1": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_2": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_3": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_4": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_5": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_6": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_7": {"name": "zdma",
"ver": "1.13",
},
"psu_gpio_0": {"name": "gpiops",
"ver": "3.9",
},
"psu_gpu": {"name": "generic",
"ver": "3.1",
},
"psu_i2c_0": {"name": "iicps",
"ver": "3.14",
},
"psu_i2c_1": {"name": "iicps",
"ver": "3.14",
},
"psu_iou_scntr": {"name": "generic",
"ver": "3.1",
},
"psu_iou_scntrs": {"name": "generic",
"ver": "3.1",
},
"psu_iousecure_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_iouslcr_0": {"name": "generic",
"ver": "3.1",
},
"psu_ipi_1": {"name": "ipipsu",
"ver": "2.10",
},
"psu_lpd_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_slcr_secure": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_xppu": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_xppu_sink": {"name": "generic",
"ver": "3.1",
},
"psu_mbistjtag": {"name": "generic",
"ver": "3.1",
},
"psu_message_buffers": {"name": "generic",
"ver": "3.1",
},
"psu_ocm": {"name": "generic",
"ver": "3.1",
},
"psu_ocm_ram_0": {"name": "generic",
"ver": "3.1",
},
"psu_ocm_xmpu_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_pmu_global_0": {"name": "generic",
"ver": "3.1",
},
"psu_qspi_0": {"name": "qspipsu",
"ver": "1.14",
},
"psu_qspi_linear_0": {"name": "generic",
"ver": "3.1",
},
"psu_r5_0_atcm": {"name": "generic",
"ver": "3.1",
},
"psu_r5_0_btcm": {"name": "generic",
"ver": "3.1",
},
"psu_r5_ddr_0": {"name": "generic",
"ver": "3.1",
},
"psu_r5_tcm_ram_0": {"name": "generic",
"ver": "3.1",
},
"psu_rcpu_gic": {"name": "scugic",
"ver": "4.6",
},
"psu_rpu": {"name": "generic",
"ver": "3.1",
},
"psu_rsa": {"name": "generic",
"ver": "3.1",
},
"psu_rtc": {"name": "rtcpsu",
"ver": "1.11",
},
"psu_sata": {"name": "generic",
"ver": "3.1",
},
"psu_sd_1": {"name": "sdps",
"ver": "3.13",
},
"psu_serdes": {"name": "generic",
"ver": "3.1",
},
"psu_siou": {"name": "generic",
"ver": "3.1",
},
"psu_smmu_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_smmu_reg": {"name": "generic",
"ver": "3.1",
},
"psu_ttc_0": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_1": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_2": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_3": {"name": "ttcps",
"ver": "3.14",
},
"psu_uart_0": {"name": "uartps",
"ver": "3.11",
},
"psu_uart_1": {"name": "uartps",
"ver": "3.11",
},
"psu_usb_0": {"name": "generic",
"ver": "3.1",
},
"psu_usb_xhci_0": {"name": "usbpsu",
"ver": "1.10",
},
"psu_wdt_0": {"name": "wdtps",
"ver": "3.5",
},
"psu_wdt_1": {"name": "wdtps",
"ver": "3.5",
},
"psu_cortexr5_0": {"name": "cpu_cortexr5",
"ver": "2.0",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.242
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.245
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.245
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.255
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.255
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.258
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.258
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.260
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.261
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.263
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.263
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.266
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.266
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.268
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.269
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.271
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.271
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.279
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.283
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.285
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.285
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.288
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.288
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.290
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.290
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.293
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.293
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.295
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.295
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.298
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.298
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.300
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.300
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.303
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.303
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.305
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.305
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.308
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.308
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.314
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.314
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.317
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.317
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.319
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.320
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.322
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.322
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.324
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.324
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.327
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.327
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.333
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.333
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.336
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.336
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.338
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.339
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.341
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.341
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.344
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.344
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.346
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.346
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.353
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.353
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.355
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.356
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.358
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.358
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.364
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.364
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.370
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.370
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.373
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.373
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.376
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.377
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.380
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.380
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.382
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.382
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.385
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.385
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.387
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.388
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.390
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.393
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.395
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.396
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.398
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.399
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.401
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.401
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.404
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.404
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.407
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.407
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.409
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.409
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.412
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.412
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.414
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.415
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.417
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.417
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.420
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.420
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.423
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.423
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.426
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.428
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.430
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.430
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.433
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.433
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.435
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.435
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.438
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.438
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.440
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.441
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.443
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.443
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.446
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.446
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.448
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.449
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.451
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.451
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.453
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.454
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.456
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.457
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.459
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.459
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.461
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.462
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.464
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.465
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.467
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.467
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.470
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.470
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.472
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.473
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.475
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.475
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.478
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.478
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.480
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.481
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.483
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.484
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.486
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.486
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.489
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.489
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.491
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.492
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.494
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.494
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.497
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.497
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.499
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.500
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.502
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.503
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.505
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.505
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.507
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.508
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.510
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.510
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.513
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.513
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.515
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.516
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.518
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.519
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.521
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.521
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.524
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.524
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.526
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.527
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.529
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.529
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.532
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.532
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.535
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.535
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.538
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.538
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.540
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.541
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.543
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.543
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.546
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.546
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.548
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.549
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.551
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.551
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.554
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.554
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.556
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.557
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.559
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.559
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.562
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.562
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.564
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.565
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.567
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.567
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.570
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.570
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.574
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.574
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.578
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, /global/software/vitis/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.714
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.717
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.717
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.719
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/psu_cortexr5_0/standalone_psu_cortexr5_0/bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.726
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.789
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:42.859
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:34:44.439
!MESSAGE XSCT command with result: [bsp regenerate], Result: [null, ]. Thread: ModalContext

!ENTRY org.eclipse.e4.ui.workbench 4 0 2022-07-05 19:34:58.062
!MESSAGE Failed to evaluate: ReferenceExpression [definitionId=org.eclipse.ui.ide.showInDefinition]
!STACK 0
org.eclipse.core.runtime.CoreException: Error evaluating Property [org.eclipse.ui.ide.page.activePreferencePage, type=class org.eclipse.swt.widgets.Shell, tester=org.eclipse.ui.internal.ide.handlers.PagePropertyTester@6bc22f68]
	at org.eclipse.core.internal.expressions.Property.test(Property.java:68)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:103)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:55)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:81)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateOr(CompositeExpression.java:69)
	at org.eclipse.core.internal.expressions.OrExpression.evaluate(OrExpression.java:25)
	at org.eclipse.core.internal.expressions.ReferenceExpression.evaluate(ReferenceExpression.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:100)
	at org.eclipse.ui.internal.services.EvaluationService.requestEvaluation(EvaluationService.java:290)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.update(DirtyStateTracker.java:48)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.propertyChanged(DirtyStateTracker.java:110)
	at org.eclipse.ui.part.WorkbenchPart.firePropertyChange(WorkbenchPart.java:124)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor.access$0(LscriptEditor.java:1)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor$ResourceChangeListener.resourceChanged(LscriptEditor.java:188)
	at org.eclipse.core.internal.events.NotificationManager$1.run(NotificationManager.java:305)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.NotificationManager.notify(NotificationManager.java:295)
	at org.eclipse.core.internal.events.NotificationManager.broadcastChanges(NotificationManager.java:158)
	at org.eclipse.core.internal.resources.Workspace.broadcastPostChange(Workspace.java:380)
	at org.eclipse.core.internal.resources.Workspace.endOperation(Workspace.java:1502)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2306)
	at org.eclipse.core.internal.events.NotificationManager$NotifyJob.run(NotificationManager.java:44)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
Caused by: org.eclipse.swt.SWTException: Invalid thread access
	at org.eclipse.swt.SWT.error(SWT.java:4723)
	at org.eclipse.swt.SWT.error(SWT.java:4638)
	at org.eclipse.swt.SWT.error(SWT.java:4609)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:550)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:471)
	at org.eclipse.swt.widgets.Widget.getData(Widget.java:576)
	at org.eclipse.ui.internal.ide.handlers.PagePropertyTester.test(PagePropertyTester.java:39)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:65)
	... 23 more

!ENTRY org.eclipse.e4.ui.workbench 4 0 2022-07-05 19:35:05.553
!MESSAGE Failed to evaluate: ReferenceExpression [definitionId=org.eclipse.ui.ide.showInDefinition]
!STACK 0
org.eclipse.core.runtime.CoreException: Error evaluating Property [org.eclipse.ui.ide.page.activePreferencePage, type=class org.eclipse.swt.widgets.Shell, tester=org.eclipse.ui.internal.ide.handlers.PagePropertyTester@6bc22f68]
	at org.eclipse.core.internal.expressions.Property.test(Property.java:68)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:103)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:55)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:81)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateOr(CompositeExpression.java:69)
	at org.eclipse.core.internal.expressions.OrExpression.evaluate(OrExpression.java:25)
	at org.eclipse.core.internal.expressions.ReferenceExpression.evaluate(ReferenceExpression.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:100)
	at org.eclipse.ui.internal.services.EvaluationService.requestEvaluation(EvaluationService.java:290)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.update(DirtyStateTracker.java:48)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.propertyChanged(DirtyStateTracker.java:110)
	at org.eclipse.ui.part.WorkbenchPart.firePropertyChange(WorkbenchPart.java:124)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor.access$0(LscriptEditor.java:1)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor$ResourceChangeListener.resourceChanged(LscriptEditor.java:188)
	at org.eclipse.core.internal.events.NotificationManager$1.run(NotificationManager.java:305)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.NotificationManager.notify(NotificationManager.java:295)
	at org.eclipse.core.internal.events.NotificationManager.broadcastChanges(NotificationManager.java:158)
	at org.eclipse.core.internal.resources.Workspace.broadcastPostChange(Workspace.java:380)
	at org.eclipse.core.internal.resources.Workspace.endOperation(Workspace.java:1502)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2306)
	at org.eclipse.core.internal.events.NotificationManager$NotifyJob.run(NotificationManager.java:44)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
Caused by: org.eclipse.swt.SWTException: Invalid thread access
	at org.eclipse.swt.SWT.error(SWT.java:4723)
	at org.eclipse.swt.SWT.error(SWT.java:4638)
	at org.eclipse.swt.SWT.error(SWT.java:4609)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:550)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:471)
	at org.eclipse.swt.widgets.Widget.getData(Widget.java:576)
	at org.eclipse.ui.internal.ide.handlers.PagePropertyTester.test(PagePropertyTester.java:39)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:65)
	... 23 more

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:08.440
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:08.558
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:08.559
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-59: Build Project

!ENTRY org.eclipse.e4.ui.workbench 4 0 2022-07-05 19:35:10.010
!MESSAGE Failed to evaluate: ReferenceExpression [definitionId=org.eclipse.ui.ide.showInDefinition]
!STACK 0
org.eclipse.core.runtime.CoreException: Error evaluating Property [org.eclipse.ui.ide.page.activePreferencePage, type=class org.eclipse.swt.widgets.Shell, tester=org.eclipse.ui.internal.ide.handlers.PagePropertyTester@6bc22f68]
	at org.eclipse.core.internal.expressions.Property.test(Property.java:68)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:103)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:55)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:81)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateOr(CompositeExpression.java:69)
	at org.eclipse.core.internal.expressions.OrExpression.evaluate(OrExpression.java:25)
	at org.eclipse.core.internal.expressions.ReferenceExpression.evaluate(ReferenceExpression.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:100)
	at org.eclipse.ui.internal.services.EvaluationService.requestEvaluation(EvaluationService.java:290)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.update(DirtyStateTracker.java:48)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.propertyChanged(DirtyStateTracker.java:110)
	at org.eclipse.ui.part.WorkbenchPart.firePropertyChange(WorkbenchPart.java:124)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor.access$0(LscriptEditor.java:1)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor$ResourceChangeListener.resourceChanged(LscriptEditor.java:188)
	at org.eclipse.core.internal.events.NotificationManager$1.run(NotificationManager.java:305)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.NotificationManager.notify(NotificationManager.java:295)
	at org.eclipse.core.internal.events.NotificationManager.broadcastChanges(NotificationManager.java:158)
	at org.eclipse.core.internal.resources.Workspace.broadcastPostChange(Workspace.java:380)
	at org.eclipse.core.internal.resources.Workspace.endOperation(Workspace.java:1502)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2306)
	at org.eclipse.core.internal.events.NotificationManager$NotifyJob.run(NotificationManager.java:44)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
Caused by: org.eclipse.swt.SWTException: Invalid thread access
	at org.eclipse.swt.SWT.error(SWT.java:4723)
	at org.eclipse.swt.SWT.error(SWT.java:4638)
	at org.eclipse.swt.SWT.error(SWT.java:4609)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:550)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:471)
	at org.eclipse.swt.widgets.Widget.getData(Widget.java:576)
	at org.eclipse.ui.internal.ide.handlers.PagePropertyTester.test(PagePropertyTester.java:39)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:65)
	... 23 more

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.483
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, ]. Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.484
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss ], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.487
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss ], Result: [null, ]. Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.487
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.489
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Result: [null, {"procname": "psu_cortexr5_0",
"osname": "standalone",
"osver": "7.6",
}]. Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2022-07-05 19:35:14.490
!MESSAGE Generating MD5 hash for file: /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.495
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.496
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Result: [null, ]. Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.497
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.498
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Result: [null, {}]. Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.498
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.500
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexr5_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_timer_0 psu_acpu_gic psu_adma_0 psu_adma_1 psu_adma_2 psu_adma_3 psu_adma_4 psu_adma_5 psu_adma_6 psu_adma_7 psu_afi_0 psu_afi_1 psu_afi_2 psu_afi_3 psu_afi_4 psu_afi_5 psu_afi_6 psu_ams psu_apm_0 psu_apm_1 psu_apm_2 psu_apm_5 psu_apu psu_can_1 psu_cci_gpv psu_cci_reg psu_coresight_0 psu_crf_apb psu_crl_apb psu_csu_0 psu_csu_wdt psu_csudma psu_ctrl_ipi psu_ddr_phy psu_ddr_qos_ctrl psu_ddr_xmpu0_cfg psu_ddr_xmpu1_cfg psu_ddr_xmpu2_cfg psu_ddr_xmpu3_cfg psu_ddr_xmpu4_cfg psu_ddr_xmpu5_cfg psu_ddrc_0 psu_dp psu_dpdma psu_efuse psu_ethernet_3 psu_fpd_gpv psu_fpd_slcr psu_fpd_slcr_secure psu_fpd_xmpu_cfg psu_fpd_xmpu_sink psu_gdma_0 psu_gdma_1 psu_gdma_2 psu_gdma_3 psu_gdma_4 psu_gdma_5 psu_gdma_6 psu_gdma_7 psu_gpio_0 psu_gpu psu_i2c_0 psu_i2c_1 psu_iou_scntr psu_iou_scntrs psu_iousecure_slcr psu_iouslcr_0 psu_ipi_1 psu_lpd_slcr psu_lpd_slcr_secure psu_lpd_xppu psu_lpd_xppu_sink psu_mbistjtag psu_message_buffers psu_ocm psu_ocm_ram_0 psu_ocm_xmpu_cfg psu_pmu_global_0 psu_qspi_0 psu_qspi_linear_0 psu_r5_0_atcm psu_r5_0_btcm psu_r5_ddr_0 psu_r5_tcm_ram_0 psu_rcpu_gic psu_rpu psu_rsa psu_rtc psu_sata psu_sd_1 psu_serdes psu_siou psu_smmu_gpv psu_smmu_reg psu_ttc_0 psu_ttc_1 psu_ttc_2 psu_ttc_3 psu_uart_0 psu_uart_1 psu_usb_0 psu_usb_xhci_0 psu_wdt_0 psu_wdt_1]. Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.500
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.508
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.8",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.8",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.8",
},
"psu_acpu_gic": {"name": "scugic",
"ver": "4.6",
},
"psu_adma_0": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_1": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_2": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_3": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_4": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_5": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_6": {"name": "zdma",
"ver": "1.13",
},
"psu_adma_7": {"name": "zdma",
"ver": "1.13",
},
"psu_afi_0": {"name": "generic",
"ver": "3.1",
},
"psu_afi_1": {"name": "generic",
"ver": "3.1",
},
"psu_afi_2": {"name": "generic",
"ver": "3.1",
},
"psu_afi_3": {"name": "generic",
"ver": "3.1",
},
"psu_afi_4": {"name": "generic",
"ver": "3.1",
},
"psu_afi_5": {"name": "generic",
"ver": "3.1",
},
"psu_afi_6": {"name": "generic",
"ver": "3.1",
},
"psu_ams": {"name": "sysmonpsu",
"ver": "2.7",
},
"psu_apm_0": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_1": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_2": {"name": "axipmon",
"ver": "6.9",
},
"psu_apm_5": {"name": "axipmon",
"ver": "6.9",
},
"psu_apu": {"name": "generic",
"ver": "3.1",
},
"psu_can_1": {"name": "canps",
"ver": "3.6",
},
"psu_cci_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_cci_reg": {"name": "generic",
"ver": "3.1",
},
"psu_coresight_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"psu_crf_apb": {"name": "resetps",
"ver": "1.4",
},
"psu_crl_apb": {"name": "generic",
"ver": "3.1",
},
"psu_csu_0": {"name": "generic",
"ver": "3.1",
},
"psu_csu_wdt": {"name": "wdtps",
"ver": "3.5",
},
"psu_csudma": {"name": "csudma",
"ver": "1.10",
},
"psu_ctrl_ipi": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_phy": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_qos_ctrl": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu0_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu1_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu2_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu3_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu4_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddr_xmpu5_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_ddrc_0": {"name": "ddrcpsu",
"ver": "1.3",
},
"psu_dp": {"name": "dppsu",
"ver": "1.5",
},
"psu_dpdma": {"name": "dpdma",
"ver": "1.4",
},
"psu_efuse": {"name": "generic",
"ver": "3.1",
},
"psu_ethernet_3": {"name": "emacps",
"ver": "3.15",
},
"psu_fpd_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_slcr_secure": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_xmpu_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_fpd_xmpu_sink": {"name": "generic",
"ver": "3.1",
},
"psu_gdma_0": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_1": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_2": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_3": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_4": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_5": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_6": {"name": "zdma",
"ver": "1.13",
},
"psu_gdma_7": {"name": "zdma",
"ver": "1.13",
},
"psu_gpio_0": {"name": "gpiops",
"ver": "3.9",
},
"psu_gpu": {"name": "generic",
"ver": "3.1",
},
"psu_i2c_0": {"name": "iicps",
"ver": "3.14",
},
"psu_i2c_1": {"name": "iicps",
"ver": "3.14",
},
"psu_iou_scntr": {"name": "generic",
"ver": "3.1",
},
"psu_iou_scntrs": {"name": "generic",
"ver": "3.1",
},
"psu_iousecure_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_iouslcr_0": {"name": "generic",
"ver": "3.1",
},
"psu_ipi_1": {"name": "ipipsu",
"ver": "2.10",
},
"psu_lpd_slcr": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_slcr_secure": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_xppu": {"name": "generic",
"ver": "3.1",
},
"psu_lpd_xppu_sink": {"name": "generic",
"ver": "3.1",
},
"psu_mbistjtag": {"name": "generic",
"ver": "3.1",
},
"psu_message_buffers": {"name": "generic",
"ver": "3.1",
},
"psu_ocm": {"name": "generic",
"ver": "3.1",
},
"psu_ocm_ram_0": {"name": "generic",
"ver": "3.1",
},
"psu_ocm_xmpu_cfg": {"name": "generic",
"ver": "3.1",
},
"psu_pmu_global_0": {"name": "generic",
"ver": "3.1",
},
"psu_qspi_0": {"name": "qspipsu",
"ver": "1.14",
},
"psu_qspi_linear_0": {"name": "generic",
"ver": "3.1",
},
"psu_r5_0_atcm": {"name": "generic",
"ver": "3.1",
},
"psu_r5_0_btcm": {"name": "generic",
"ver": "3.1",
},
"psu_r5_ddr_0": {"name": "generic",
"ver": "3.1",
},
"psu_r5_tcm_ram_0": {"name": "generic",
"ver": "3.1",
},
"psu_rcpu_gic": {"name": "scugic",
"ver": "4.6",
},
"psu_rpu": {"name": "generic",
"ver": "3.1",
},
"psu_rsa": {"name": "generic",
"ver": "3.1",
},
"psu_rtc": {"name": "rtcpsu",
"ver": "1.11",
},
"psu_sata": {"name": "generic",
"ver": "3.1",
},
"psu_sd_1": {"name": "sdps",
"ver": "3.13",
},
"psu_serdes": {"name": "generic",
"ver": "3.1",
},
"psu_siou": {"name": "generic",
"ver": "3.1",
},
"psu_smmu_gpv": {"name": "generic",
"ver": "3.1",
},
"psu_smmu_reg": {"name": "generic",
"ver": "3.1",
},
"psu_ttc_0": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_1": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_2": {"name": "ttcps",
"ver": "3.14",
},
"psu_ttc_3": {"name": "ttcps",
"ver": "3.14",
},
"psu_uart_0": {"name": "uartps",
"ver": "3.11",
},
"psu_uart_1": {"name": "uartps",
"ver": "3.11",
},
"psu_usb_0": {"name": "generic",
"ver": "3.1",
},
"psu_usb_xhci_0": {"name": "usbpsu",
"ver": "1.10",
},
"psu_wdt_0": {"name": "wdtps",
"ver": "3.5",
},
"psu_wdt_1": {"name": "wdtps",
"ver": "3.5",
},
"psu_cortexr5_0": {"name": "cpu_cortexr5",
"ver": "2.0",
},
}]. Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.510
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.512
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Result: [null, ]. Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.512
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.513
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Result: [null, {}]. Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.555
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:14.557
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/sw/edt_zcu106_wrapper/standalone_psu_cortexr5_0/system.mss], Result: [null, ]. Thread: Worker-59: Build Project

!ENTRY org.eclipse.e4.ui.workbench 4 0 2022-07-05 19:35:16.150
!MESSAGE Failed to evaluate: ReferenceExpression [definitionId=org.eclipse.ui.ide.showInDefinition]
!STACK 0
org.eclipse.core.runtime.CoreException: Error evaluating Property [org.eclipse.ui.ide.page.activePreferencePage, type=class org.eclipse.swt.widgets.Shell, tester=org.eclipse.ui.internal.ide.handlers.PagePropertyTester@6bc22f68]
	at org.eclipse.core.internal.expressions.Property.test(Property.java:68)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:103)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:55)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:81)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateOr(CompositeExpression.java:69)
	at org.eclipse.core.internal.expressions.OrExpression.evaluate(OrExpression.java:25)
	at org.eclipse.core.internal.expressions.ReferenceExpression.evaluate(ReferenceExpression.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:100)
	at org.eclipse.ui.internal.services.EvaluationService.requestEvaluation(EvaluationService.java:290)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.update(DirtyStateTracker.java:48)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.propertyChanged(DirtyStateTracker.java:110)
	at org.eclipse.ui.part.WorkbenchPart.firePropertyChange(WorkbenchPart.java:124)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor.access$0(LscriptEditor.java:1)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor$ResourceChangeListener.resourceChanged(LscriptEditor.java:188)
	at org.eclipse.core.internal.events.NotificationManager$1.run(NotificationManager.java:305)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.NotificationManager.notify(NotificationManager.java:295)
	at org.eclipse.core.internal.events.NotificationManager.broadcastChanges(NotificationManager.java:158)
	at org.eclipse.core.internal.resources.Workspace.broadcastPostChange(Workspace.java:380)
	at org.eclipse.core.internal.resources.Workspace.endOperation(Workspace.java:1502)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2306)
	at org.eclipse.core.internal.events.NotificationManager$NotifyJob.run(NotificationManager.java:44)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
Caused by: org.eclipse.swt.SWTException: Invalid thread access
	at org.eclipse.swt.SWT.error(SWT.java:4723)
	at org.eclipse.swt.SWT.error(SWT.java:4638)
	at org.eclipse.swt.SWT.error(SWT.java:4609)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:550)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:471)
	at org.eclipse.swt.widgets.Widget.getData(Widget.java:576)
	at org.eclipse.ui.internal.ide.handlers.PagePropertyTester.test(PagePropertyTester.java:39)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:65)
	... 23 more

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:16.800
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:35:16.834
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"ps8_0_axi_periph": {"hier_name": "ps8_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps8_0_99M": {"hier_name": "rst_ps8_0_99M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.3",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_0": {"hier_name": "psu_csu_0",
"type": "psu_csu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_wdt": {"hier_name": "psu_csu_wdt",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dpdma": {"hier_name": "psu_dpdma",
"type": "psu_dpdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpu": {"hier_name": "psu_gpu",
"type": "psu_gpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dp": {"hier_name": "psu_dp",
"type": "psu_dp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_0": {"hier_name": "psu_usb_0",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_0": {"hier_name": "psu_usb_xhci_0",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_1": {"hier_name": "psu_ddr_1",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_1": {"hier_name": "psu_sd_1",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_0": {"hier_name": "psu_wdt_0",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_1": {"hier_name": "psu_wdt_1",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_0": {"hier_name": "psu_qspi_0",
"type": "psu_qspi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ethernet_3": {"hier_name": "psu_ethernet_3",
"type": "psu_ethernet",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_can_1": {"hier_name": "psu_can_1",
"type": "psu_can",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_0": {"hier_name": "psu_i2c_0",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_0": {"hier_name": "psu_uart_0",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_linear_0": {"hier_name": "psu_qspi_linear_0",
"type": "psu_qspi_linear",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_2": {"hier_name": "psu_cortexa53_2",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_3": {"hier_name": "psu_cortexa53_3",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
}]. Thread: Worker-59: Build Project

!ENTRY org.eclipse.e4.ui.workbench 4 0 2022-07-05 19:35:26.102
!MESSAGE Failed to evaluate: ReferenceExpression [definitionId=org.eclipse.ui.ide.showInDefinition]
!STACK 0
org.eclipse.core.runtime.CoreException: Error evaluating Property [org.eclipse.ui.ide.page.activePreferencePage, type=class org.eclipse.swt.widgets.Shell, tester=org.eclipse.ui.internal.ide.handlers.PagePropertyTester@6bc22f68]
	at org.eclipse.core.internal.expressions.Property.test(Property.java:68)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:103)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:55)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:81)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateOr(CompositeExpression.java:69)
	at org.eclipse.core.internal.expressions.OrExpression.evaluate(OrExpression.java:25)
	at org.eclipse.core.internal.expressions.ReferenceExpression.evaluate(ReferenceExpression.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:100)
	at org.eclipse.ui.internal.services.EvaluationService.requestEvaluation(EvaluationService.java:290)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.update(DirtyStateTracker.java:48)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.propertyChanged(DirtyStateTracker.java:110)
	at org.eclipse.ui.part.WorkbenchPart.firePropertyChange(WorkbenchPart.java:124)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor.access$0(LscriptEditor.java:1)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor$ResourceChangeListener.resourceChanged(LscriptEditor.java:188)
	at org.eclipse.core.internal.events.NotificationManager$1.run(NotificationManager.java:305)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.NotificationManager.notify(NotificationManager.java:295)
	at org.eclipse.core.internal.events.NotificationManager.broadcastChanges(NotificationManager.java:158)
	at org.eclipse.core.internal.resources.Workspace.broadcastPostChange(Workspace.java:380)
	at org.eclipse.core.internal.resources.Workspace.endOperation(Workspace.java:1502)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:49)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
Caused by: org.eclipse.swt.SWTException: Invalid thread access
	at org.eclipse.swt.SWT.error(SWT.java:4723)
	at org.eclipse.swt.SWT.error(SWT.java:4638)
	at org.eclipse.swt.SWT.error(SWT.java:4609)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:550)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:471)
	at org.eclipse.swt.widgets.Widget.getData(Widget.java:576)
	at org.eclipse.ui.internal.ide.handlers.PagePropertyTester.test(PagePropertyTester.java:39)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:65)
	... 22 more

!ENTRY org.eclipse.e4.ui.workbench 4 0 2022-07-05 19:35:26.334
!MESSAGE Failed to evaluate: ReferenceExpression [definitionId=org.eclipse.ui.ide.showInDefinition]
!STACK 0
org.eclipse.core.runtime.CoreException: Error evaluating Property [org.eclipse.ui.ide.page.activePreferencePage, type=class org.eclipse.swt.widgets.Shell, tester=org.eclipse.ui.internal.ide.handlers.PagePropertyTester@6bc22f68]
	at org.eclipse.core.internal.expressions.Property.test(Property.java:68)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:103)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:55)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:81)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateOr(CompositeExpression.java:69)
	at org.eclipse.core.internal.expressions.OrExpression.evaluate(OrExpression.java:25)
	at org.eclipse.core.internal.expressions.ReferenceExpression.evaluate(ReferenceExpression.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:100)
	at org.eclipse.ui.internal.services.EvaluationService.requestEvaluation(EvaluationService.java:290)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.update(DirtyStateTracker.java:48)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.propertyChanged(DirtyStateTracker.java:110)
	at org.eclipse.ui.part.WorkbenchPart.firePropertyChange(WorkbenchPart.java:124)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor.access$0(LscriptEditor.java:1)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor$ResourceChangeListener.resourceChanged(LscriptEditor.java:188)
	at org.eclipse.core.internal.events.NotificationManager$1.run(NotificationManager.java:305)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.NotificationManager.notify(NotificationManager.java:295)
	at org.eclipse.core.internal.events.NotificationManager.broadcastChanges(NotificationManager.java:158)
	at org.eclipse.core.internal.resources.Workspace.broadcastPostChange(Workspace.java:380)
	at org.eclipse.core.internal.resources.Workspace.endOperation(Workspace.java:1502)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:49)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
Caused by: org.eclipse.swt.SWTException: Invalid thread access
	at org.eclipse.swt.SWT.error(SWT.java:4723)
	at org.eclipse.swt.SWT.error(SWT.java:4638)
	at org.eclipse.swt.SWT.error(SWT.java:4609)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:550)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:471)
	at org.eclipse.swt.widgets.Widget.getData(Widget.java:576)
	at org.eclipse.ui.internal.ide.handlers.PagePropertyTester.test(PagePropertyTester.java:39)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:65)
	... 22 more

!ENTRY org.eclipse.e4.ui.workbench 4 0 2022-07-05 19:35:26.598
!MESSAGE Failed to evaluate: ReferenceExpression [definitionId=org.eclipse.ui.ide.showInDefinition]
!STACK 0
org.eclipse.core.runtime.CoreException: Error evaluating Property [org.eclipse.ui.ide.page.activePreferencePage, type=class org.eclipse.swt.widgets.Shell, tester=org.eclipse.ui.internal.ide.handlers.PagePropertyTester@6bc22f68]
	at org.eclipse.core.internal.expressions.Property.test(Property.java:68)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:103)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:55)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:81)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateOr(CompositeExpression.java:69)
	at org.eclipse.core.internal.expressions.OrExpression.evaluate(OrExpression.java:25)
	at org.eclipse.core.internal.expressions.ReferenceExpression.evaluate(ReferenceExpression.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:100)
	at org.eclipse.ui.internal.services.EvaluationService.requestEvaluation(EvaluationService.java:290)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.update(DirtyStateTracker.java:48)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.propertyChanged(DirtyStateTracker.java:110)
	at org.eclipse.ui.part.WorkbenchPart.firePropertyChange(WorkbenchPart.java:124)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor.access$0(LscriptEditor.java:1)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor$ResourceChangeListener.resourceChanged(LscriptEditor.java:188)
	at org.eclipse.core.internal.events.NotificationManager$1.run(NotificationManager.java:305)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.NotificationManager.notify(NotificationManager.java:295)
	at org.eclipse.core.internal.events.NotificationManager.broadcastChanges(NotificationManager.java:158)
	at org.eclipse.core.internal.resources.Workspace.broadcastPostChange(Workspace.java:380)
	at org.eclipse.core.internal.resources.Workspace.endOperation(Workspace.java:1502)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:49)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
Caused by: org.eclipse.swt.SWTException: Invalid thread access
	at org.eclipse.swt.SWT.error(SWT.java:4723)
	at org.eclipse.swt.SWT.error(SWT.java:4638)
	at org.eclipse.swt.SWT.error(SWT.java:4609)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:550)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:471)
	at org.eclipse.swt.widgets.Widget.getData(Widget.java:576)
	at org.eclipse.ui.internal.ide.handlers.PagePropertyTester.test(PagePropertyTester.java:39)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:65)
	... 22 more

!ENTRY org.eclipse.e4.ui.workbench 4 0 2022-07-05 19:35:27.692
!MESSAGE Failed to evaluate: ReferenceExpression [definitionId=org.eclipse.ui.ide.showInDefinition]
!STACK 0
org.eclipse.core.runtime.CoreException: Error evaluating Property [org.eclipse.ui.ide.page.activePreferencePage, type=class org.eclipse.swt.widgets.Shell, tester=org.eclipse.ui.internal.ide.handlers.PagePropertyTester@6bc22f68]
	at org.eclipse.core.internal.expressions.Property.test(Property.java:68)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:103)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:55)
	at org.eclipse.core.internal.expressions.WithExpression.evaluate(WithExpression.java:81)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateOr(CompositeExpression.java:69)
	at org.eclipse.core.internal.expressions.OrExpression.evaluate(OrExpression.java:25)
	at org.eclipse.core.internal.expressions.ReferenceExpression.evaluate(ReferenceExpression.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:74)
	at org.eclipse.ui.internal.services.EvaluationReference.evaluate(EvaluationReference.java:100)
	at org.eclipse.ui.internal.services.EvaluationService.requestEvaluation(EvaluationService.java:290)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.update(DirtyStateTracker.java:48)
	at org.eclipse.ui.internal.handlers.DirtyStateTracker.propertyChanged(DirtyStateTracker.java:110)
	at org.eclipse.ui.part.WorkbenchPart.firePropertyChange(WorkbenchPart.java:124)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor.access$0(LscriptEditor.java:1)
	at com.xilinx.ide.tools.lscript.ui.LscriptEditor$ResourceChangeListener.resourceChanged(LscriptEditor.java:188)
	at org.eclipse.core.internal.events.NotificationManager$1.run(NotificationManager.java:305)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.NotificationManager.notify(NotificationManager.java:295)
	at org.eclipse.core.internal.events.NotificationManager.broadcastChanges(NotificationManager.java:158)
	at org.eclipse.core.internal.resources.Workspace.broadcastPostChange(Workspace.java:380)
	at org.eclipse.core.internal.resources.Workspace.endOperation(Workspace.java:1502)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:49)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
Caused by: org.eclipse.swt.SWTException: Invalid thread access
	at org.eclipse.swt.SWT.error(SWT.java:4723)
	at org.eclipse.swt.SWT.error(SWT.java:4638)
	at org.eclipse.swt.SWT.error(SWT.java:4609)
	at org.eclipse.swt.widgets.Widget.error(Widget.java:550)
	at org.eclipse.swt.widgets.Widget.checkWidget(Widget.java:471)
	at org.eclipse.swt.widgets.Widget.getData(Widget.java:576)
	at org.eclipse.ui.internal.ide.handlers.PagePropertyTester.test(PagePropertyTester.java:39)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:65)
	... 22 more

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:05.017
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:05.020
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"device": "xczu7ev",
"family": "zynquplus",
"timestamp": "Tue Jul  5 16:35:53 2022",
"vivado_version": "2021.2",
"part": "xczu7ev-ffvc1156-2-e",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:05.023
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:05.024
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:05.025
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:05.026
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0 C_DEBUG_PROFILE_SIZE], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:05.026
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:05.027
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_pmu_0 C_FREQ], Result: [null, 180000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:19.551
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-1200

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:19.557
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-1200

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.558
!MESSAGE XSCT Command: [::hsi::utils::get_configurable_ip /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.560
!MESSAGE XSCT command with result: [::hsi::utils::get_configurable_ip /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, zynq_ultra_ps_e_0]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.561
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.566
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {}]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.566
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.600
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483648,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483652,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483656,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483660,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483932,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483944,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483936,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549468,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549480,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549472,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614720,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614724,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614728,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614736,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614740,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614744,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.601
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.624
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.625
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_ENABLED], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.626
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.626
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.627
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.627
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.628
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.628
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.629
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.630
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_FREQ], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.631
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_FREQ], Result: [null, ]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.631
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.632
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Result: [null, 1199880127]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.633
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.640
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa], Result: [null, {"psu_cortexa53_0": {"bscan": "",
"index": "0",
},
"psu_cortexa53_1": {"bscan": "",
"index": "1",
},
"psu_cortexa53_2": {"bscan": "",
"index": "2",
},
"psu_cortexa53_3": {"bscan": "",
"index": "3",
},
"psu_cortexr5_0": {"bscan": "",
"index": "0",
},
"psu_cortexr5_1": {"bscan": "",
"index": "1",
},
"psu_pmu_0": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.641
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.677
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483648,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483652,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483656,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483660,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483932,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483944,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483936,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549468,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549480,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549472,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614720,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614724,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614728,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614736,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614740,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614744,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.679
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.702
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.705
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.706
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.706
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.707
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.708
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.708
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.709
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.710
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.710
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_FREQ], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.711
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_FREQ], Result: [null, ]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.711
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.712
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Result: [null, 1199880127]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.712
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.745
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483648,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483652,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483656,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483660,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483932,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483944,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147483936,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549192,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549196,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549468,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549480,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549472,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614720,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614724,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614728,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614736,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614740,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147614744,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.748
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.771
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.774
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.775
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.776
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.777
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.777
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-07-05 19:36:20.778
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/jkl-rpu/workspace_mpsoc_preset/edt_zcu106_wrapper/export/edt_zcu106_wrapper/hw/edt_zcu106_wrapper.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-72: Launching Debugger_tmr_psled_r5-Default
