$date
  Tue Feb 20 16:58:45 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module and_or_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % z $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * z $end
$var reg 1 + e $end
$var reg 1 , f $end
$scope module u1 $end
$var reg 1 - x $end
$var reg 1 . y $end
$var reg 1 / w $end
$upscope $end
$scope module u2 $end
$var reg 1 0 x $end
$var reg 1 1 y $end
$var reg 1 2 w $end
$upscope $end
$scope module u3 $end
$var reg 1 3 x $end
$var reg 1 4 y $end
$var reg 1 5 w $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
#10000000
1!
1#
1&
1(
1-
10
#20000000
1"
0#
1$
1%
1'
0(
1)
1*
1+
1.
1/
00
11
13
15
#30000000
0!
0"
0$
0%
0&
0'
0)
0*
0+
0-
0.
0/
01
03
05
#40000000
1"
1#
1$
1%
1'
1(
1)
1*
1,
1.
10
11
12
14
15
#50000000
