{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 13:11:04 2020 " "Info: Processing started: Wed Mar 11 13:11:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_kongzhiqi -c zjw_kongzhiqi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_kongzhiqi -c zjw_kongzhiqi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "t2 " "Info: Assuming node \"t2\" is an undefined clock" {  } { { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 328 592 760 344 "t2" "" } { 320 760 840 336 "t2" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "t2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "t1 " "Info: Assuming node \"t1\" is an undefined clock" {  } { { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 88 1472 1640 104 "t1" "" } { 96 1624 1640 152 "t1" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "t1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "t3 " "Info: Assuming node \"t3\" is an undefined clock" {  } { { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 760 488 504 928 "t3" "" } { 728 481 496 760 "t3" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "t3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74273:inst11\|14 " "Info: Detected ripple clock \"74273:inst11\|14\" as buffer" {  } { { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:inst11\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 664 464 512 728 "inst15" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "t2 register 7474:inst8\|10 register 7474:inst9\|9 249.19 MHz 4.013 ns Internal " "Info: Clock \"t2\" has Internal fmax of 249.19 MHz between source register \"7474:inst8\|10\" and destination register \"7474:inst9\|9\" (period= 4.013 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.766 ns + Longest register register " "Info: + Longest register to register delay is 3.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst8\|10 1 REG LC_X12_Y11_N8 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y11_N8; Fanout = 28; REG Node = '7474:inst8\|10'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst8|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.292 ns) 1.753 ns rom:inst\|q\[0\]~125 2 COMB LC_X12_Y9_N6 1 " "Info: 2: + IC(1.461 ns) + CELL(0.292 ns) = 1.753 ns; Loc. = LC_X12_Y9_N6; Fanout = 1; COMB Node = 'rom:inst\|q\[0\]~125'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { 7474:inst8|10 rom:inst|q[0]~125 } "NODE_NAME" } } { "rom.vhd" "" { Text "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/rom.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.309 ns) 3.766 ns 7474:inst9\|9 3 REG LC_X15_Y10_N9 26 " "Info: 3: + IC(1.704 ns) + CELL(0.309 ns) = 3.766 ns; Loc. = LC_X15_Y10_N9; Fanout = 26; REG Node = '7474:inst9\|9'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { rom:inst|q[0]~125 7474:inst9|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.601 ns ( 15.96 % ) " "Info: Total cell delay = 0.601 ns ( 15.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.165 ns ( 84.04 % ) " "Info: Total interconnect delay = 3.165 ns ( 84.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.766 ns" { 7474:inst8|10 rom:inst|q[0]~125 7474:inst9|9 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.766 ns" { 7474:inst8|10 {} rom:inst|q[0]~125 {} 7474:inst9|9 {} } { 0.000ns 1.461ns 1.704ns } { 0.000ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t2 destination 2.782 ns + Shortest register " "Info: + Shortest clock path from clock \"t2\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns t2 1 CLK PIN_16 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 5; CLK Node = 't2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t2 } "NODE_NAME" } } { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 328 592 760 344 "t2" "" } { 320 760 840 336 "t2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns 7474:inst9\|9 2 REG LC_X15_Y10_N9 26 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y10_N9; Fanout = 26; REG Node = '7474:inst9\|9'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { t2 7474:inst9|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { t2 7474:inst9|9 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { t2 {} t2~out0 {} 7474:inst9|9 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t2 source 2.768 ns - Longest register " "Info: - Longest clock path from clock \"t2\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns t2 1 CLK PIN_16 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 5; CLK Node = 't2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t2 } "NODE_NAME" } } { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 328 592 760 344 "t2" "" } { 320 760 840 336 "t2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns 7474:inst8\|10 2 REG LC_X12_Y11_N8 28 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y11_N8; Fanout = 28; REG Node = '7474:inst8\|10'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { t2 7474:inst8|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { t2 7474:inst8|10 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { t2 {} t2~out0 {} 7474:inst8|10 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { t2 7474:inst9|9 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { t2 {} t2~out0 {} 7474:inst9|9 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { t2 7474:inst8|10 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { t2 {} t2~out0 {} 7474:inst8|10 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "7474.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "7474.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.766 ns" { 7474:inst8|10 rom:inst|q[0]~125 7474:inst9|9 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.766 ns" { 7474:inst8|10 {} rom:inst|q[0]~125 {} 7474:inst9|9 {} } { 0.000ns 1.461ns 1.704ns } { 0.000ns 0.292ns 0.309ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { t2 7474:inst9|9 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { t2 {} t2~out0 {} 7474:inst9|9 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { t2 7474:inst8|10 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { t2 {} t2~out0 {} 7474:inst8|10 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "t1 " "Info: No valid register-to-register data paths exist for clock \"t1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "t3 " "Info: No valid register-to-register data paths exist for clock \"t3\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74273:inst6\|14 IR7 t1 -0.874 ns register " "Info: tsu for register \"74273:inst6\|14\" (data pin = \"IR7\", clock pin = \"t1\") is -0.874 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.429 ns + Longest pin register " "Info: + Longest pin to register delay is 7.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IR7 1 PIN PIN_121 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_121; Fanout = 1; PIN Node = 'IR7'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR7 } "NODE_NAME" } } { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 560 320 488 576 "IR7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.839 ns) + CELL(0.115 ns) 7.429 ns 74273:inst6\|14 2 REG LC_X11_Y12_N2 1 " "Info: 2: + IC(5.839 ns) + CELL(0.115 ns) = 7.429 ns; Loc. = LC_X11_Y12_N2; Fanout = 1; REG Node = '74273:inst6\|14'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { IR7 74273:inst6|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 21.40 % ) " "Info: Total cell delay = 1.590 ns ( 21.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.839 ns ( 78.60 % ) " "Info: Total interconnect delay = 5.839 ns ( 78.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.429 ns" { IR7 74273:inst6|14 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.429 ns" { IR7 {} IR7~out0 {} 74273:inst6|14 {} } { 0.000ns 0.000ns 5.839ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t1 destination 8.340 ns - Shortest register " "Info: - Shortest clock path from clock \"t1\" to destination register is 8.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns t1 1 CLK PIN_17 21 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 21; CLK Node = 't1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t1 } "NODE_NAME" } } { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 88 1472 1640 104 "t1" "" } { 96 1624 1640 152 "t1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.935 ns) 2.992 ns 74273:inst11\|14 2 REG LC_X11_Y10_N8 2 " "Info: 2: + IC(0.588 ns) + CELL(0.935 ns) = 2.992 ns; Loc. = LC_X11_Y10_N8; Fanout = 2; REG Node = '74273:inst11\|14'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { t1 74273:inst11|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 3.370 ns inst15 3 COMB LC_X11_Y10_N8 3 " "Info: 3: + IC(0.000 ns) + CELL(0.378 ns) = 3.370 ns; Loc. = LC_X11_Y10_N8; Fanout = 3; COMB Node = 'inst15'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { 74273:inst11|14 inst15 } "NODE_NAME" } } { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 664 464 512 728 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.259 ns) + CELL(0.711 ns) 8.340 ns 74273:inst6\|14 4 REG LC_X11_Y12_N2 1 " "Info: 4: + IC(4.259 ns) + CELL(0.711 ns) = 8.340 ns; Loc. = LC_X11_Y12_N2; Fanout = 1; REG Node = '74273:inst6\|14'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { inst15 74273:inst6|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.493 ns ( 41.88 % ) " "Info: Total cell delay = 3.493 ns ( 41.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.847 ns ( 58.12 % ) " "Info: Total interconnect delay = 4.847 ns ( 58.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.340 ns" { t1 74273:inst11|14 inst15 74273:inst6|14 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.340 ns" { t1 {} t1~out0 {} 74273:inst11|14 {} inst15 {} 74273:inst6|14 {} } { 0.000ns 0.000ns 0.588ns 0.000ns 4.259ns } { 0.000ns 1.469ns 0.935ns 0.378ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.429 ns" { IR7 74273:inst6|14 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.429 ns" { IR7 {} IR7~out0 {} 74273:inst6|14 {} } { 0.000ns 0.000ns 5.839ns } { 0.000ns 1.475ns 0.115ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.340 ns" { t1 74273:inst11|14 inst15 74273:inst6|14 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.340 ns" { t1 {} t1~out0 {} 74273:inst11|14 {} inst15 {} 74273:inst6|14 {} } { 0.000ns 0.000ns 0.588ns 0.000ns 4.259ns } { 0.000ns 1.469ns 0.935ns 0.378ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "t1 161LDPC 74273:inst14\|17 8.595 ns register " "Info: tco from clock \"t1\" to destination pin \"161LDPC\" through register \"74273:inst14\|17\" is 8.595 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t1 source 2.768 ns + Longest register " "Info: + Longest clock path from clock \"t1\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns t1 1 CLK PIN_17 21 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 21; CLK Node = 't1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t1 } "NODE_NAME" } } { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 88 1472 1640 104 "t1" "" } { 96 1624 1640 152 "t1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns 74273:inst14\|17 2 REG LC_X12_Y11_N4 1 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y11_N4; Fanout = 1; REG Node = '74273:inst14\|17'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { t1 74273:inst14|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { t1 74273:inst14|17 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { t1 {} t1~out0 {} 74273:inst14|17 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.603 ns + Longest register pin " "Info: + Longest register to pin delay is 5.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst14\|17 1 REG LC_X12_Y11_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y11_N4; Fanout = 1; REG Node = '74273:inst14\|17'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst14|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.495 ns) + CELL(2.108 ns) 5.603 ns 161LDPC 2 PIN PIN_68 0 " "Info: 2: + IC(3.495 ns) + CELL(2.108 ns) = 5.603 ns; Loc. = PIN_68; Fanout = 0; PIN Node = '161LDPC'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.603 ns" { 74273:inst14|17 161LDPC } "NODE_NAME" } } { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 296 1888 2064 312 "161LDPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 37.62 % ) " "Info: Total cell delay = 2.108 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.495 ns ( 62.38 % ) " "Info: Total interconnect delay = 3.495 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.603 ns" { 74273:inst14|17 161LDPC } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.603 ns" { 74273:inst14|17 {} 161LDPC {} } { 0.000ns 3.495ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { t1 74273:inst14|17 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { t1 {} t1~out0 {} 74273:inst14|17 {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.603 ns" { 74273:inst14|17 161LDPC } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.603 ns" { 74273:inst14|17 {} 161LDPC {} } { 0.000ns 3.495ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74273:inst6\|12 IR5 t3 2.638 ns register " "Info: th for register \"74273:inst6\|12\" (data pin = \"IR5\", clock pin = \"t3\") is 2.638 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t3 destination 9.571 ns + Longest register " "Info: + Longest clock path from clock \"t3\" to destination register is 9.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns t3 1 CLK PIN_98 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_98; Fanout = 1; CLK Node = 't3'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { t3 } "NODE_NAME" } } { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 760 488 504 928 "t3" "" } { 728 481 496 760 "t3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.690 ns) + CELL(0.442 ns) 4.601 ns inst15 2 COMB LC_X11_Y10_N8 3 " "Info: 2: + IC(2.690 ns) + CELL(0.442 ns) = 4.601 ns; Loc. = LC_X11_Y10_N8; Fanout = 3; COMB Node = 'inst15'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { t3 inst15 } "NODE_NAME" } } { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 664 464 512 728 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.259 ns) + CELL(0.711 ns) 9.571 ns 74273:inst6\|12 3 REG LC_X11_Y12_N5 1 " "Info: 3: + IC(4.259 ns) + CELL(0.711 ns) = 9.571 ns; Loc. = LC_X11_Y12_N5; Fanout = 1; REG Node = '74273:inst6\|12'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { inst15 74273:inst6|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 27.40 % ) " "Info: Total cell delay = 2.622 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.949 ns ( 72.60 % ) " "Info: Total interconnect delay = 6.949 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.571 ns" { t3 inst15 74273:inst6|12 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.571 ns" { t3 {} t3~out0 {} inst15 {} 74273:inst6|12 {} } { 0.000ns 0.000ns 2.690ns 4.259ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.948 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IR5 1 PIN PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_132; Fanout = 1; PIN Node = 'IR5'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR5 } "NODE_NAME" } } { "zjw_kongzhiqi.bdf" "" { Schematic "C:/Users/apple/Desktop/¿ØÖÆÆ÷/zjw_kongzhiqi/zjw_kongzhiqi.bdf" { { 592 320 488 608 "IR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.358 ns) + CELL(0.115 ns) 6.948 ns 74273:inst6\|12 2 REG LC_X11_Y12_N5 1 " "Info: 2: + IC(5.358 ns) + CELL(0.115 ns) = 6.948 ns; Loc. = LC_X11_Y12_N5; Fanout = 1; REG Node = '74273:inst6\|12'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { IR5 74273:inst6|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "b:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 22.88 % ) " "Info: Total cell delay = 1.590 ns ( 22.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.358 ns ( 77.12 % ) " "Info: Total interconnect delay = 5.358 ns ( 77.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.948 ns" { IR5 74273:inst6|12 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "6.948 ns" { IR5 {} IR5~out0 {} 74273:inst6|12 {} } { 0.000ns 0.000ns 5.358ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.571 ns" { t3 inst15 74273:inst6|12 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.571 ns" { t3 {} t3~out0 {} inst15 {} 74273:inst6|12 {} } { 0.000ns 0.000ns 2.690ns 4.259ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.948 ns" { IR5 74273:inst6|12 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "6.948 ns" { IR5 {} IR5~out0 {} 74273:inst6|12 {} } { 0.000ns 0.000ns 5.358ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 13:11:06 2020 " "Info: Processing ended: Wed Mar 11 13:11:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
