;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-129
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 721, 0
	SPL 0, @-54
	JMN 71, #6
	ADD #270, 0
	SUB @121, 106
	SPL 17, <10
	JMP <127, 100
	SUB @0, @2
	JMZ -0, 904
	MOV -7, <-20
	SUB @121, 106
	SUB @121, 106
	SPL 0, @-24
	MOV -7, <-60
	MOV -7, <-20
	MOV -7, <-60
	MOV -7, <-60
	SUB @127, 706
	JMP <127, 100
	SPL -0, 904
	MOV -1, <-20
	SUB @127, 506
	JMZ -0, 904
	MOV -1, <-20
	SPL 0, @-54
	MOV -7, <-20
	SLT #270, 0
	MOV -7, <-20
	MOV -7, <-60
	MOV -7, <-60
	SUB @127, 106
	SLT #270, 0
	MOV -7, <-20
	MOV -7, <-60
	CMP -207, <-129
	ADD #270, 0
	ADD #270, 0
	MOV -7, <-20
	MOV -7, <-60
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
	JMP @12, #200
	SLT 721, 0
	MOV -7, <-20
	SUB @127, 706
