/*
 *  CMSIS Pack Debug Access Sequence Log
 *  File        : C:\Users\ische\Desktop\STM32F4_Template\Src_template\Project\STM32F4_Sequences_0005.log
 *  Created     : 13:15:42 (23/06/2023)
 *  Device      : STM32F407ZG
 *  PDSC File   : C:\Users\ische\AppData\Local\Arm\Packs\Keil\STM32F4xx_DFP\2.17.0\Keil.STM32F4xx_DFP.pdsc
 *  Config File : C:\Users\ische\Desktop\STM32F4_Template\Src_template\Project\DebugConfig\STM32F4_STM32F407ZG.dbgconf
 *
 */

[13:15:42.266]  **********  Sequence "DebugDeviceUnlock"  (Context="Connect", Pname="", info="")
[13:15:42.266]  
[13:15:42.266]  <debugvars>
[13:15:42.266]    // Pre-defined
[13:15:42.266]    __protocol=0x00010002      (Protocol="SWD", SWJ-DP="True")
[13:15:42.266]    __connection=0x00000202    (Connection Type="Flash", Reset Type="System Reset")
[13:15:42.266]    __dp=0x00000000
[13:15:42.266]    __ap=0x00000000
[13:15:42.266]    __traceout=0x00000000      (Trace Disabled)
[13:15:42.266]    __errorcontrol=0x00000000  (Skip Errors="False")
[13:15:42.266]    __FlashAddr=0x00000000
[13:15:42.266]    __FlashLen=0x00000000
[13:15:42.266]    __FlashArg=0x00000000
[13:15:42.266]    __FlashOp=0x00000000
[13:15:42.266]    __Result=0x00000000
[13:15:42.266]    
[13:15:42.266]    // User-defined
[13:15:42.266]    DbgMCU_CR=0x00000007
[13:15:42.266]    DbgMCU_APB1_Fz=0x00000000
[13:15:42.266]    DbgMCU_APB2_Fz=0x00000000
[13:15:42.266]    TraceClk_Pin=0x00040002
[13:15:42.266]    TraceD0_Pin=0x00040003
[13:15:42.266]    TraceD1_Pin=0x00040004
[13:15:42.266]    TraceD2_Pin=0x00040005
[13:15:42.266]    TraceD3_Pin=0x00040006
[13:15:42.266]  </debugvars>
[13:15:42.266]  
[13:15:42.266]  <sequence name="DebugDeviceUnlock" Pname="" disable="false" info="">
[13:15:42.266]    <block atomic="false" info="">
[13:15:42.266]      Sequence("CheckID");
[13:15:42.266]        <sequence name="CheckID" Pname="" disable="false" info="">
[13:15:42.266]          <block atomic="false" info="">
[13:15:42.266]            __var pidr1 = 0;
[13:15:42.266]              // -> [pidr1 <= 0x00000000]
[13:15:42.266]            __var pidr2 = 0;
[13:15:42.266]              // -> [pidr2 <= 0x00000000]
[13:15:42.266]            __var jep106id = 0;
[13:15:42.266]              // -> [jep106id <= 0x00000000]
[13:15:42.266]            __var ROMTableBase = 0;
[13:15:42.266]              // -> [ROMTableBase <= 0x00000000]
[13:15:42.266]            __ap = 0;      // AHB-AP
[13:15:42.266]              // -> [__ap <= 0x00000000]
[13:15:42.266]            ROMTableBase = ReadAP(0xF8) & ~0x3;
[13:15:42.266]              // -> [ReadAP(0x000000F8) => 0xE00FF003]   (__dp=0x00000000, __ap=0x00000000)
[13:15:42.266]              // -> [ROMTableBase <= 0xE00FF000]
[13:15:42.266]            pidr1 = Read32(ROMTableBase + 0x0FE4);
[13:15:42.282]              // -> [Read32(0xE00FFFE4) => 0x00000004]   (__dp=0x00000000, __ap=0x00000000)
[13:15:42.282]              // -> [pidr1 <= 0x00000004]
[13:15:42.282]            pidr2 = Read32(ROMTableBase + 0x0FE8);
[13:15:42.282]              // -> [Read32(0xE00FFFE8) => 0x0000000A]   (__dp=0x00000000, __ap=0x00000000)
[13:15:42.282]              // -> [pidr2 <= 0x0000000A]
[13:15:42.282]            jep106id = ((pidr2 & 0x7) << 4 ) | ((pidr1 >> 4) & 0xF);
[13:15:42.282]              // -> [jep106id <= 0x00000020]
[13:15:42.282]          </block>
[13:15:42.282]          <control if="jep106id != 0x20" while="" timeout="0" info="">
[13:15:42.282]            // if-block "jep106id != 0x20"
[13:15:42.282]              // =>  FALSE
[13:15:42.282]            // skip if-block "jep106id != 0x20"
[13:15:42.282]          </control>
[13:15:42.282]        </sequence>
[13:15:42.282]    </block>
[13:15:42.282]  </sequence>
[13:15:42.282]  
[13:15:42.422]  **********  Sequence "DebugCoreStart"  (Context="Target Access", Pname="", info="")
[13:15:42.422]  
[13:15:42.422]  <debugvars>
[13:15:42.422]    // Pre-defined
[13:15:42.422]    __protocol=0x00010002      (Protocol="SWD", SWJ-DP="True")
[13:15:42.422]    __connection=0x00000202    (Connection Type="Flash", Reset Type="System Reset")
[13:15:42.422]    __dp=0x00000000
[13:15:42.422]    __ap=0x00000000
[13:15:42.422]    __traceout=0x00000000      (Trace Disabled)
[13:15:42.422]    __errorcontrol=0x00000000  (Skip Errors="False")
[13:15:42.422]    __FlashAddr=0x00000000
[13:15:42.422]    __FlashLen=0x00000000
[13:15:42.422]    __FlashArg=0x00000000
[13:15:42.422]    __FlashOp=0x00000000
[13:15:42.422]    __Result=0x00000000
[13:15:42.422]    
[13:15:42.422]    // User-defined
[13:15:42.422]    DbgMCU_CR=0x00000007
[13:15:42.422]    DbgMCU_APB1_Fz=0x00000000
[13:15:42.422]    DbgMCU_APB2_Fz=0x00000000
[13:15:42.422]    TraceClk_Pin=0x00040002
[13:15:42.422]    TraceD0_Pin=0x00040003
[13:15:42.422]    TraceD1_Pin=0x00040004
[13:15:42.422]    TraceD2_Pin=0x00040005
[13:15:42.422]    TraceD3_Pin=0x00040006
[13:15:42.422]  </debugvars>
[13:15:42.422]  
[13:15:42.422]  <sequence name="DebugCoreStart" Pname="" disable="false" info="">
[13:15:42.422]    <block atomic="false" info="">
[13:15:42.422]      Write32(0xE000EDF0, 0xA05F0001);                                        // Enable Core Debug via DHCSR
[13:15:42.422]        // -> [Write32(0xE000EDF0, 0xA05F0001)]   (__dp=0x00000000, __ap=0x00000000)
[13:15:42.422]      Write32(0xE0042004, DbgMCU_CR);                                         // DBGMCU_CR: Configure MCU Debug
[13:15:42.438]        // -> [Write32(0xE0042004, 0x00000007)]   (__dp=0x00000000, __ap=0x00000000)
[13:15:42.438]      Write32(0xE0042008, DbgMCU_APB1_Fz);                                    // DBGMCU_APB1_FZ: Configure APB1 Peripheral Freeze Behavior
[13:15:42.438]        // -> [Write32(0xE0042008, 0x00000000)]   (__dp=0x00000000, __ap=0x00000000)
[13:15:42.438]      Write32(0xE004200C, DbgMCU_APB2_Fz);                                    // DBGMCU_APB1_FZ: Configure APB2 Peripheral Freeze Behavior
[13:15:42.454]        // -> [Write32(0xE004200C, 0x00000000)]   (__dp=0x00000000, __ap=0x00000000)
[13:15:42.454]    </block>
[13:15:42.454]  </sequence>
[13:15:42.454]  
