I915_TILING_X	,	V_61
i915_gem_release_mmap	,	F_22
sg_page	,	F_31
"record\n"	,	L_5
I830_FENCE_START_MASK	,	V_48
stride	,	V_35
page_to_phys	,	F_32
dev_priv	,	V_3
drm_device	,	V_1
dev	,	V_2
C0DRB3	,	V_30
PAGE_SHIFT	,	V_79
pin_count	,	V_58
MAD_DIMM_A_SIZE_MASK	,	V_14
IS_G33	,	F_9
I915_TILING_Y	,	V_40
page_count	,	V_78
I915_BIT_6_SWIZZLE_9	,	V_17
kmap	,	F_27
for_each_sg	,	F_30
handle	,	V_55
map_and_fenceable	,	V_63
i915_gem_swizzle_page	,	F_26
drm_i915_gem_set_tiling	,	V_53
fence_reg	,	V_68
drm_i915_gem_get_tiling	,	V_70
size	,	V_36
I915_READ16	,	F_11
gtt_mappable_end	,	V_64
i915_gem_object_save_bit_17_swizzle	,	F_35
PAGE_SIZE	,	V_75
i915_gem_get_unfenced_gtt_alignment	,	F_20
GFP_KERNEL	,	V_82
MAD_DIMM_B_SIZE_MASK	,	V_15
I915_BIT_6_SWIZZLE_UNKNOWN	,	V_6
to_intel_bo	,	F_16
I915_BIT_6_SWIZZLE_9_10_11	,	V_26
I915_BIT_6_SWIZZLE_9_17	,	V_29
I915_READ	,	F_4
test_bit	,	F_33
I915_BIT_6_SWIZZLE_9_10_17	,	V_28
gen	,	V_9
mutex_unlock	,	F_24
IS_GEN2	,	F_6
file	,	V_52
sg	,	V_77
EBUSY	,	V_59
DCC_CHANNEL_XOR_DISABLE	,	V_24
I915_BIT_6_SWIZZLE_9_11	,	V_27
__clear_bit	,	F_39
I915_BIT_6_SWIZZLE_9_10	,	V_16
IS_GEN3	,	F_8
INTEL_INFO	,	F_3
IS_GEN5	,	F_5
drm_gem_object_unreference	,	F_23
scatterlist	,	V_76
IS_VALLEYVIEW	,	F_2
i915_gem_object_do_bit_17_swizzle	,	F_29
gtt_space	,	V_49
I915_FENCE_START_MASK	,	V_47
uint32_t	,	T_2
i	,	V_74
drm_i915_gem_object	,	V_43
ENOENT	,	V_56
tiling_mode	,	V_37
drm_gem_object_unreference_unlocked	,	F_18
EINVAL	,	V_57
mutex_lock	,	F_19
fence_dirty	,	V_66
I915_BIT_6_SWIZZLE_NONE	,	V_8
I830_FENCE_MAX_SIZE_VAL	,	V_42
data	,	V_50
IS_MOBILE	,	F_7
dimm_c1	,	V_11
dimm_c0	,	V_10
DCC_ADDRESSING_MODE_DUAL_CHANNEL_INTERLEAVED	,	V_23
bit_6_swizzle_y	,	V_34
bit_6_swizzle_x	,	V_33
i915_gem_get_tiling	,	F_25
HAS_128_BYTE_Y_TILING	,	F_13
swizzle_mode	,	V_60
u32	,	T_3
gtt_offset	,	V_46
i915_gem_detect_bit_6_swizzle	,	F_1
drm_i915_private_t	,	T_1
__set_bit	,	F_38
MAD_DIMM_C1	,	V_13
DCC_ADDRESSING_MODE_SINGLE_CHANNEL	,	V_21
MAD_DIMM_C0	,	V_12
mm	,	V_32
ret	,	V_54
bit_17	,	V_80
I915_TILING_NONE	,	V_39
kunmap	,	F_28
BITS_TO_LONGS	,	F_37
DCC	,	V_19
"unknown tiling mode\n"	,	L_3
DCC_CHANNEL_XOR_BIT_17	,	V_25
C1DRB3	,	V_31
DCC_ADDRESSING_MODE_DUAL_CHANNEL_ASYMMETRIC	,	V_22
i915_gem_set_tiling	,	F_15
DRM_ERROR	,	F_10
struct_mutex	,	V_62
DCC_ADDRESSING_MODE_MASK	,	V_20
"Failed to allocate memory for bit 17 "	,	L_4
I965_FENCE_MAX_PITCH_VAL	,	V_41
page	,	V_71
i915_gem_object_unbind	,	F_21
dcc	,	V_18
swizzle_x	,	V_5
swizzle_y	,	V_7
vaddr	,	V_73
drm_gem_object_lookup	,	F_17
unfenced_alignment	,	V_65
kmalloc	,	F_36
"Couldn't read from MCHBAR.  "	,	L_1
temp	,	V_72
set_page_dirty	,	F_34
"Disabling tiling.\n"	,	L_2
i915_tiling_ok	,	F_12
dev_private	,	V_4
tile_width	,	V_38
new_bit_17	,	V_81
obj	,	V_44
I915_FENCE_REG_NONE	,	V_69
fenced_gpu_access	,	V_67
drm_file	,	V_51
i915_gem_object_fence_ok	,	F_14
base	,	V_45
