Analysis & Synthesis report for systeme_verin
Mon Dec 18 01:50:25 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Source assignments for sld_signaltap:auto_signaltap_0
 13. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 14. Signal Tap Logic Analyzer Settings
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Connections to In-System Debugging Instance "auto_signaltap_0"
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 18 01:50:24 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; systeme_verin                               ;
; Top-level Entity Name              ; control_butee                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,145                                       ;
;     Total combinational functions  ; 588                                         ;
;     Dedicated logic registers      ; 899                                         ;
; Total registers                    ; 899                                         ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; control_butee      ; systeme_verin      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                  ; Library      ;
+---------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+
; avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v ; yes             ; User Verilog HDL File                        ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v ; avalon_verin ;
; control_butee.vhd                                                   ; yes             ; User VHDL File                               ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd                                                   ;              ;
; sld_signaltap.vhd                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                      ;              ;
; sld_signaltap_impl.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                 ;              ;
; sld_ela_control.vhd                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                    ;              ;
; lpm_shiftreg.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                       ;              ;
; lpm_constant.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                       ;              ;
; dffeea.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                             ;              ;
; aglobal181.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                         ;              ;
; sld_mbpmg.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                          ;              ;
; sld_ela_trigger_flow_mgr.vhd                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                           ;              ;
; sld_buffer_manager.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                 ;              ;
; altsyncram.tdf                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;              ;
; stratix_ram_block.inc                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;              ;
; lpm_mux.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                            ;              ;
; lpm_decode.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;              ;
; a_rdenreg.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;              ;
; altrom.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                             ;              ;
; altram.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                             ;              ;
; altdpram.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                           ;              ;
; db/altsyncram_gb24.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/altsyncram_gb24.tdf                                              ;              ;
; altdpram.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                           ;              ;
; memmodes.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                         ;              ;
; a_hdffe.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                            ;              ;
; alt_le_rden_reg.inc                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                    ;              ;
; altsyncram.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                         ;              ;
; lpm_mux.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                            ;              ;
; muxlut.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                             ;              ;
; bypassff.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                           ;              ;
; altshift.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                           ;              ;
; db/mux_vsc.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/mux_vsc.tdf                                                      ;              ;
; lpm_decode.tdf                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                         ;              ;
; declut.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                             ;              ;
; lpm_compare.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                        ;              ;
; db/decode_dvf.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/decode_dvf.tdf                                                   ;              ;
; lpm_counter.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                        ;              ;
; lpm_add_sub.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                        ;              ;
; cmpconst.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                           ;              ;
; lpm_counter.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                        ;              ;
; alt_counter_stratix.inc                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                ;              ;
; db/cntr_fgi.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cntr_fgi.tdf                                                     ;              ;
; db/cntr_o9j.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cntr_o9j.tdf                                                     ;              ;
; db/cntr_igi.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cntr_igi.tdf                                                     ;              ;
; db/cmpr_rgc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cmpr_rgc.tdf                                                     ;              ;
; db/cntr_23j.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cntr_23j.tdf                                                     ;              ;
; db/cmpr_ngc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cmpr_ngc.tdf                                                     ;              ;
; sld_rom_sr.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                         ;              ;
; sld_jtag_endpoint_adapter.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                          ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                      ;              ;
; sld_hub.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                            ; altera_sld   ;
; db/ip/sldde531147/alt_sld_fab.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/alt_sld_fab.v                                     ; alt_sld_fab  ;
; db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab.v              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab.v              ; alt_sld_fab  ;
; db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_ident.sv       ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_ident.sv       ; alt_sld_fab  ;
; db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_presplit.sv    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_presplit.sv    ; alt_sld_fab  ;
; db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd  ; yes             ; Encrypted Auto-Found VHDL File               ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd  ; alt_sld_fab  ;
; db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_splitter.sv    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_splitter.sv    ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                       ;              ;
+---------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 1,145             ;
;                                             ;                   ;
; Total combinational functions               ; 588               ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 215               ;
;     -- 3 input functions                    ; 198               ;
;     -- <=2 input functions                  ; 175               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 469               ;
;     -- arithmetic mode                      ; 119               ;
;                                             ;                   ;
; Total registers                             ; 899               ;
;     -- Dedicated logic registers            ; 899               ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 51                ;
; Total memory bits                           ; 131072            ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; QIC_SIGNALTAP_GND ;
; Maximum fan-out                             ; 540               ;
; Total fan-out                               ; 4907              ;
; Average fan-out                             ; 3.04              ;
+---------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |control_butee                                                                                                                          ; 588 (30)            ; 899 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 51   ; 0            ; |control_butee                                                                                                                                                                                                                                                                                                                                            ; control_butee                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 130 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 129 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 129 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 129 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 128 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 128 (89)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 428 (2)             ; 808 (32)                  ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 426 (0)             ; 776 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 426 (89)            ; 776 (380)                 ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                              ; mux_vsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_gb24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb24:auto_generated                                                                                                                                                 ; altsyncram_gb24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 101 (101)           ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 39 (1)              ; 96 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 32 (0)              ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 32 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6 (6)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 107 (10)            ; 93 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                             ; cntr_fgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                      ; cntr_o9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                            ; cntr_igi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_butee|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |control_butee|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |control_butee|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |control_butee|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |control_butee|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |control_butee|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 899   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 247   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 394   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 16                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 16                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                           ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                        ; Untyped        ;
; sld_segment_size                                ; 8192                                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 5                                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                        ; String         ;
; sld_inversion_mask_length                       ; 75                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 16                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 16                  ; 16               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 51                          ;
; cycloneiii_lcell_comb ; 29                          ;
;     arith             ; 22                          ;
;         3 data inputs ; 22                          ;
;     normal            ; 7                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 3.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                               ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_50Mhz            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; clk_adc              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; clk_adc              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_in              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_in              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[10]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[10]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[11]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[11]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_out[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; out_pwm              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; out_pwm~0                           ; N/A                                                                                                                                                            ;
; out_pwm              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; out_pwm~0                           ; N/A                                                                                                                                                            ;
; out_sens             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sens                                ; N/A                                                                                                                                                            ;
; out_sens             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sens                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 18 01:49:47 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off systeme_verin -c systeme_verin
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 2 design units, including 1 entities, in source file avalon_verin/synthesis/avalon_verin.vhd
    Info (12022): Found design unit 1: avalon_verin-rtl File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd Line: 18
    Info (12023): Found entity 1: avalon_verin File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv
    Info (12023): Found entity 1: avalon_verin_irq_mapper File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v
    Info (12023): Found entity 1: avalon_verin_mm_interconnect_0 File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: avalon_verin_mm_interconnect_0_avalon_st_adapter File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: avalon_verin_mm_interconnect_0_rsp_mux File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: avalon_verin_mm_interconnect_0_rsp_demux File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: avalon_verin_mm_interconnect_0_cmd_mux File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: avalon_verin_mm_interconnect_0_cmd_demux File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: avalon_verin_mm_interconnect_0_router_002_default_decode File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: avalon_verin_mm_interconnect_0_router_002 File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: avalon_verin_mm_interconnect_0_router_default_decode File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: avalon_verin_mm_interconnect_0_router File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v
    Info (12023): Found entity 1: avalon_verin_sysid_qsys_0 File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_ram.v
    Info (12023): Found entity 1: avalon_verin_ram File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_ram.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v
    Info (12023): Found entity 1: avalon_verin_jtag_uart_0_sim_scfifo_w File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: avalon_verin_jtag_uart_0_scfifo_w File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: avalon_verin_jtag_uart_0_sim_scfifo_r File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: avalon_verin_jtag_uart_0_scfifo_r File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: avalon_verin_jtag_uart_0 File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu.v
    Info (12023): Found entity 1: avalon_verin_cpu File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v
    Info (12023): Found entity 1: avalon_verin_cpu_cpu_register_bank_a_module File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: avalon_verin_cpu_cpu_register_bank_b_module File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 87
    Info (12023): Found entity 3: avalon_verin_cpu_cpu_nios2_oci_debug File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 153
    Info (12023): Found entity 4: avalon_verin_cpu_cpu_nios2_oci_break File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 295
    Info (12023): Found entity 5: avalon_verin_cpu_cpu_nios2_oci_xbrk File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 588
    Info (12023): Found entity 6: avalon_verin_cpu_cpu_nios2_oci_dbrk File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 795
    Info (12023): Found entity 7: avalon_verin_cpu_cpu_nios2_oci_itrace File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 982
    Info (12023): Found entity 8: avalon_verin_cpu_cpu_nios2_oci_td_mode File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 1115
    Info (12023): Found entity 9: avalon_verin_cpu_cpu_nios2_oci_dtrace File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 1183
    Info (12023): Found entity 10: avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 1265
    Info (12023): Found entity 11: avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 1337
    Info (12023): Found entity 12: avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 1380
    Info (12023): Found entity 13: avalon_verin_cpu_cpu_nios2_oci_fifo File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 1427
    Info (12023): Found entity 14: avalon_verin_cpu_cpu_nios2_oci_pib File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 1913
    Info (12023): Found entity 15: avalon_verin_cpu_cpu_nios2_oci_im File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 1936
    Info (12023): Found entity 16: avalon_verin_cpu_cpu_nios2_performance_monitors File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 2006
    Info (12023): Found entity 17: avalon_verin_cpu_cpu_nios2_avalon_reg File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 2023
    Info (12023): Found entity 18: avalon_verin_cpu_cpu_ociram_sp_ram_module File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 2116
    Info (12023): Found entity 19: avalon_verin_cpu_cpu_nios2_ocimem File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 2181
    Info (12023): Found entity 20: avalon_verin_cpu_cpu_nios2_oci File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 2362
    Info (12023): Found entity 21: avalon_verin_cpu_cpu File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: avalon_verin_cpu_cpu_debug_slave_sysclk File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: avalon_verin_cpu_cpu_debug_slave_tck File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: avalon_verin_cpu_cpu_debug_slave_wrapper File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: avalon_verin_cpu_cpu_test_bench File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avaloon_verin.vhd
    Info (12022): Found design unit 1: avaloon_verin-bhv File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd Line: 16
    Info (12023): Found entity 1: avaloon_verin File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fct_mcp.vhd
    Info (12022): Found design unit 1: fct_mcp-bhv File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/fct_mcp.vhd Line: 16
    Info (12023): Found entity 1: fct_mcp File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/fct_mcp.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file gestion_pwm.vhd
    Info (12022): Found design unit 1: gestion_pwm-arch_pwm_nano File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/gestion_pwm.vhd Line: 15
    Info (12023): Found entity 1: gestion_pwm File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/gestion_pwm.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file systeme_verin.bdf
    Info (12023): Found entity 1: systeme_verin
Info (12021): Found 2 design units, including 1 entities, in source file control_butee.vhd
    Info (12022): Found design unit 1: control_butee-bhv File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd Line: 15
    Info (12023): Found entity 1: control_butee File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file avaloon_verin.vhd
    Info (12022): Found design unit 1: avaloon_verin-bhv File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avaloon_verin.vhd Line: 16
    Info (12023): Found entity 1: avaloon_verin File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avaloon_verin.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file block2.bdf
    Info (12023): Found entity 1: Block2
Info (12127): Elaborating entity "control_butee" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at control_butee.vhd(24): signal "butee_g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd Line: 24
Warning (10492): VHDL Process Statement warning at control_butee.vhd(24): signal "sens" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd Line: 24
Warning (10492): VHDL Process Statement warning at control_butee.vhd(24): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd Line: 24
Warning (10492): VHDL Process Statement warning at control_butee.vhd(28): signal "butee_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd Line: 28
Warning (10492): VHDL Process Statement warning at control_butee.vhd(28): signal "sens" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd Line: 28
Warning (10492): VHDL Process Statement warning at control_butee.vhd(28): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd Line: 28
Warning (10492): VHDL Process Statement warning at control_butee.vhd(34): signal "pwm_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/control_butee.vhd Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gb24.tdf
    Info (12023): Found entity 1: altsyncram_gb24 File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/altsyncram_gb24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/mux_vsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cntr_fgi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cntr_o9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.12.18.01:50:10 Progress: Loading sldde531147/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde531147/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "avalon_verin" -- entity does not exist in design
Warning (20013): Ignored 149 assignments for entity "avalon_verin_cpu" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "avalon_verin_cpu_cpu" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "avalon_verin_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "avalon_verin_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "avalon_verin_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "avalon_verin_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "avalon_verin_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "avalon_verin_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "avalon_verin_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "avalon_verin_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "avalon_verin_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "avalon_verin_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "avalon_verin_ram" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "avalon_verin_sysid_qsys_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/output_files/systeme_verin.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 36 of its 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 29 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1238 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 50 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 1166 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4856 megabytes
    Info: Processing ended: Mon Dec 18 01:50:25 2023
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/output_files/systeme_verin.map.smsg.


