Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar 31 21:35:16 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_methodology -file VGA_DISPLAY_UNIT_methodology_drc_routed.rpt -pb VGA_DISPLAY_UNIT_methodology_drc_routed.pb -rpx VGA_DISPLAY_UNIT_methodology_drc_routed.rpx
| Design       : VGA_DISPLAY_UNIT
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                   | 1          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-18 | Warning          | Missing input or output delay                      | 14         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock pxl_clk is created on an inappropriate pin clk_div_inst/clk_out1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock pxl_clk is defined downstream of clock clk_out1_clk_wiz_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on VGA_B[0] relative to clock(s) pxl_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on VGA_B[1] relative to clock(s) pxl_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on VGA_B[2] relative to clock(s) pxl_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on VGA_B[3] relative to clock(s) pxl_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on VGA_G[0] relative to clock(s) pxl_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on VGA_G[1] relative to clock(s) pxl_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on VGA_G[2] relative to clock(s) pxl_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on VGA_G[3] relative to clock(s) pxl_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on VGA_HS_O relative to clock(s) pxl_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on VGA_R[0] relative to clock(s) pxl_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on VGA_R[1] relative to clock(s) pxl_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on VGA_R[2] relative to clock(s) pxl_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on VGA_R[3] relative to clock(s) pxl_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on VGA_VS_O relative to clock(s) pxl_clk
Related violations: <none>


