# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do RED_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_MUX_FOR_MEM_TO_REG.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:47 on Apr 30,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_MUX_FOR_MEM_TO_REG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_MUX_FOR_MEM_TO_REG
# -- Compiling architecture Behavioral of RED_MUX_FOR_MEM_TO_REG
# End time: 10:42:47 on Apr 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_DATA_MEM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:47 on Apr 30,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_DATA_MEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_DATA_MEM
# -- Compiling architecture Behavioral of RED_DATA_MEM
# End time: 10:42:48 on Apr 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:48 on Apr 30,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_STAGE4
# -- Compiling architecture Behavioral of RED_STAGE4
# End time: 10:42:49 on Apr 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.red_stage4
# vsim work.red_stage4 
# Start time: 10:43:18 on Apr 30,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.red_stage4(behavioral)
# Loading work.red_data_mem(behavioral)
# Loading work.red_mux_for_mem_to_reg(behavioral)
add wave -position end  sim:/red_stage4/RED_MEM_TO_REG_IN
add wave -position end  sim:/red_stage4/RED_MEM_READ_IN
add wave -position end  sim:/red_stage4/RED_MEM_WRITE_IN
add wave -position end  sim:/red_stage4/RED_REG_WRITE_CTRL_IN
add wave -position end  sim:/red_stage4/RED_ALU_RESULTS_IN
add wave -position end  sim:/red_stage4/RED_ALU_ZERO_IN
add wave -position end  sim:/red_stage4/RED_ALU_INPUT_B_IN
add wave -position end  sim:/red_stage4/RED_BRANCH_IN
add wave -position end  sim:/red_stage4/RED_BRANCH_TARGET_IN
add wave -position end  sim:/red_stage4/RED_INSTRUCTION_IN
add wave -position end  sim:/red_stage4/RED_REG_WRITE_CTRL_OUT
add wave -position end  sim:/red_stage4/RED_INSTRUCTION_OUT
add wave -position end  sim:/red_stage4/RED_BRANCH_SELECT
add wave -position end  sim:/red_stage4/RED_BRANCH_TARGET
add wave -position end  sim:/red_stage4/RED_WRITE_BACK_DATA
add wave -position end  sim:/red_stage4/RED_MEM_DATA
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lolde  Hostname: GAITH  ProcessID: 43484
#           Attempting to use alternate WLF file "./wlftnx3i4f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnx3i4f
force -freeze sim:/red_stage4/RED_MEM_TO_REG_IN 1 0
force -freeze sim:/red_stage4/RED_MEM_READ_IN 1 0
force -freeze sim:/red_stage4/RED_MEM_WRITE_IN 0 0
force -freeze sim:/red_stage4/RED_REG_WRITE_CTRL_IN 1 0
force -freeze sim:/red_stage4/RED_ALU_RESULTS_IN 00000000000000000000000000010100 0
force -freeze sim:/red_stage4/RED_ALU_ZERO_IN 0 0
force -freeze sim:/red_stage4/RED_ALU_INPUT_B_IN 00000000000000000000000000000000 0
force -freeze sim:/red_stage4/RED_BRANCH_IN 0 0
force -freeze sim:/red_stage4/RED_BRANCH_TARGET_IN 0000000000000000000000000000000000000000000000000000000000000000 0
force -freeze sim:/red_stage4/RED_INSTRUCTION_IN 00000000010000110010001010000011 0
run
force -freeze sim:/red_stage4/RED_MEM_WRITE_IN 1 0
force -freeze sim:/red_stage4/RED_ALU_INPUT_B_IN 00000000000000000000000000001111 0
run
run
add wave -position end  sim:/red_stage4/DATA_MEMORY/RED_MEM_WRITE
add wave -position end  sim:/red_stage4/DATA_MEMORY/RED_MEM_READ
add wave -position end  sim:/red_stage4/DATA_MEMORY/RED_ADDRESS
add wave -position end  sim:/red_stage4/DATA_MEMORY/RED_WRITE_DATA
add wave -position end  sim:/red_stage4/DATA_MEMORY/RED_DATA
add wave -position end  sim:/red_stage4/DATA_MEMORY/RED_RAM
add wave -position end  sim:/red_stage4/DATA_MEMORY/RED_ADDR_INDEX
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/red_stage4/RED_MEM_WRITE_IN 0 0
run
run
run
run
# End time: 10:51:58 on Apr 30,2025, Elapsed time: 0:08:40
# Errors: 0, Warnings: 2
