# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_image_loader_module_0_1/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_image_loader_module_0_1/src/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" \

# Do not sort compile order
nosort
