$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 64 % t [63:0] $end
 $upscope $end
 $scope module tb_timer $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 64 % t [63:0] $end
  $scope module dut $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 64 % t [63:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
b0000000000000000000000000000000000000000000000000000000000000000 %
#5
0#
#10
1#
#15
0#
#20
1#
0$
b0000000000000000000000000000000000000000000000000000000000000001 %
#25
0#
#30
1#
b0000000000000000000000000000000000000000000000000000000000000010 %
#35
0#
#40
1#
b0000000000000000000000000000000000000000000000000000000000000011 %
#45
0#
#50
1#
b0000000000000000000000000000000000000000000000000000000000000100 %
#55
0#
#60
1#
b0000000000000000000000000000000000000000000000000000000000000101 %
#65
0#
#70
1#
b0000000000000000000000000000000000000000000000000000000000000110 %
#75
0#
#80
1#
b0000000000000000000000000000000000000000000000000000000000000111 %
#85
0#
#90
1#
b0000000000000000000000000000000000000000000000000000000000001000 %
#95
0#
#100
1#
b0000000000000000000000000000000000000000000000000000000000001001 %
#105
0#
#110
1#
b0000000000000000000000000000000000000000000000000000000000001010 %
#115
0#
#120
1#
b0000000000000000000000000000000000000000000000000000000000001011 %
