{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542330987758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542330987770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 20:16:27 2018 " "Processing started: Thu Nov 15 20:16:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542330987770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542330987770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Acoustics -c Acoustics " "Command: quartus_map --read_settings_files=on --write_settings_files=off Acoustics -c Acoustics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542330987770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542330999684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542330999689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/fifo_w128_256_r32_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/fifo_w128_256_r32_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_w128_256_r32_1024 " "Found entity 1: fifo_w128_256_r32_1024" {  } { { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331022982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331022982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acoustics.v 1 1 " "Found 1 design units, including 1 entities, in source file acoustics.v" { { "Info" "ISGN_ENTITY_NAME" "1 Acoustics " "Found entity 1: Acoustics" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331022998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331022998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/master_pll/master_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/master_pll/master_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_pll_0002 " "Found entity 1: master_pll_0002" {  } { { "Megafunctions/master_pll/master_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/master_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file megafunctions/master_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_pll-rtl " "Found design unit 1: master_pll-rtl" {  } { { "Megafunctions/master_pll.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023872 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_pll " "Found entity 1: master_pll" {  } { { "Megafunctions/master_pll.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface " "Found entity 1: ddr3_interface" {  } { { "Megafunctions/ddr3_interface.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_0002 " "Found entity 1: ddr3_interface_0002" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_mm_interconnect_1 " "Found entity 1: ddr3_interface_mm_interconnect_1" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Megafunctions/ddr3_interface/altera_merlin_slave_translator.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Megafunctions/ddr3_interface/altera_merlin_master_translator.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_dmaster " "Found entity 1: ddr3_interface_dmaster" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Megafunctions/ddr3_interface/altera_reset_controller.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Megafunctions/ddr3_interface/altera_reset_synchronizer.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_dmaster_p2b_adapter " "Found entity 1: ddr3_interface_dmaster_p2b_adapter" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331023998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331023998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_dmaster_b2p_adapter " "Found entity 1: ddr3_interface_dmaster_b2p_adapter" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024027 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024027 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024027 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024027 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024027 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024027 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Megafunctions/ddr3_interface/altera_avalon_sc_fifo.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_dmaster_timing_adt " "Found entity 1: ddr3_interface_dmaster_timing_adt" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024101 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024101 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "Megafunctions/ddr3_interface/altera_jtag_sld_node.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "Megafunctions/ddr3_interface/altera_jtag_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0 " "Found entity 1: ddr3_interface_s0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "Megafunctions/ddr3_interface/altera_avalon_mm_bridge.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024247 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024247 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024309 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Megafunctions/ddr3_interface/altera_merlin_master_agent.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024347 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_irq_mapper " "Found entity 1: ddr3_interface_s0_irq_mapper" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_demux " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_demux" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_demux_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_demux_002" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_mux " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_mux" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_mux_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_mux_003" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542331024524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542331024524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024533 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542331024540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542331024541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_001_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024555 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_001 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542331024564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542331024565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_002_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024574 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_002 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_002" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542331024581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542331024581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_003_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024590 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_003 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_003" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542331024598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542331024599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_004_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024610 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_004 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_004" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542331024618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542331024619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_006_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024628 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_006 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_006" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_demux_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_demux_003" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_mux " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_mux" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_mux_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_mux_002" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "Megafunctions/ddr3_interface/sequencer_reg_file.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_clock_pair_generator " "Found entity 1: ddr3_interface_p0_clock_pair_generator" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_acv_hard_addr_cmd_pads " "Found entity 1: ddr3_interface_p0_acv_hard_addr_cmd_pads" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_acv_hard_memphy " "Found entity 1: ddr3_interface_p0_acv_hard_memphy" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_acv_ldc " "Found entity 1: ddr3_interface_p0_acv_ldc" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_acv_hard_io_pads " "Found entity 1: ddr3_interface_p0_acv_hard_io_pads" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_generic_ddio " "Found entity 1: ddr3_interface_p0_generic_ddio" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_reset " "Found entity 1: ddr3_interface_p0_reset" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_reset_sync " "Found entity 1: ddr3_interface_p0_reset_sync" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331024995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331024995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_phy_csr " "Found entity 1: ddr3_interface_p0_phy_csr" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331025006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331025006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_iss_probe " "Found entity 1: ddr3_interface_p0_iss_probe" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331025018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331025018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0 " "Found entity 1: ddr3_interface_p0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331025031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331025031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_altdqdqs " "Found entity 1: ddr3_interface_p0_altdqdqs" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331025047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331025047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331025069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331025069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_pll0 " "Found entity 1: ddr3_interface_pll0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331025083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331025083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/oklibrary.vhd 5 2 " "Found 5 design units, including 2 entities, in source file megafunctions/oklibrary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 okHost-archHost " "Found design unit 1: okHost-archHost" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331025094 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 okWireOR-archWireOR " "Found design unit 2: okWireOR-archWireOR" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331025094 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FRONTPANEL " "Found design unit 3: FRONTPANEL" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331025094 ""} { "Info" "ISGN_ENTITY_NAME" "1 okHost " "Found entity 1: okHost" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331025094 ""} { "Info" "ISGN_ENTITY_NAME" "2 okWireOR " "Found entity 2: okWireOR" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331025094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331025094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/okhost.v 32 32 " "Found 32 design units, including 32 entities, in source file megafunctions/okhost.v" { { "Info" "ISGN_ENTITY_NAME" "1 okCore " "Found entity 1: okCore" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "2 okCoreHarness " "Found entity 2: okCoreHarness" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "3 ok_altera_pll " "Found entity 3: ok_altera_pll" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "4 ramb32x512 " "Found entity 4: ramb32x512" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 755 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_w8_64_r8_64 " "Found entity 5: fifo_w8_64_r8_64" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 929 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_chipid " "Found entity 6: altera_chipid" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "7 altchip_id " "Found entity 7: altchip_id" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "8 okAuthenticate " "Found entity 8: okAuthenticate" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "9 crypto_tok " "Found entity 9: crypto_tok" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1646 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "10 crp " "Found entity 10: crp" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "11 crypto_des " "Found entity 11: crypto_des" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "12 key_selh " "Found entity 12: key_selh" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "13 sbox1 " "Found entity 13: sbox1" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "14 sbox2 " "Found entity 14: sbox2" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "15 sbox3 " "Found entity 15: sbox3" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2823 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "16 sbox4 " "Found entity 16: sbox4" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "17 sbox5 " "Found entity 17: sbox5" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3051 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "18 sbox6 " "Found entity 18: sbox6" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "19 sbox7 " "Found entity 19: sbox7" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "20 sbox8 " "Found entity 20: sbox8" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "21 okNios_small " "Found entity 21: okNios_small" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "22 altera_reset_controller " "Found entity 22: altera_reset_controller" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "23 altera_reset_synchronizer " "Found entity 23: altera_reset_synchronizer" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4049 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "24 okNios_small_mm_interconnect_0 " "Found entity 24: okNios_small_mm_interconnect_0" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "25 altera_avalon_sc_fifo " "Found entity 25: altera_avalon_sc_fifo" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 6308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "26 okNios_small_nios_in_port " "Found entity 26: okNios_small_nios_in_port" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "27 okNios_small_onchip_memory2_0 " "Found entity 27: okNios_small_onchip_memory2_0" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "28 okNios_small_nios_out_port " "Found entity 28: okNios_small_nios_out_port" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "29 okNios_small_nios2_qsys_0_register_bank_a_module " "Found entity 29: okNios_small_nios2_qsys_0_register_bank_a_module" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "30 okNios_small_nios2_qsys_0_register_bank_b_module " "Found entity 30: okNios_small_nios2_qsys_0_register_bank_b_module" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "31 okNios_small_nios2_qsys_0 " "Found entity 31: okNios_small_nios2_qsys_0" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""} { "Info" "ISGN_ENTITY_NAME" "32 okNios_small_nios2_qsys_0_test_bench " "Found entity 32: okNios_small_nios2_qsys_0_test_bench" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 10035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331026883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331026883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/okhost.sv 16 16 " "Found 16 design units, including 16 entities, in source file megafunctions/okhost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 okNios_small_irq_mapper " "Found entity 1: okNios_small_irq_mapper" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arbitrator " "Found entity 2: altera_merlin_arbitrator" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_arb_adder " "Found entity 3: altera_merlin_arb_adder" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "4 okNios_small_mm_interconnect_0_rsp_mux " "Found entity 4: okNios_small_mm_interconnect_0_rsp_mux" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "5 okNios_small_mm_interconnect_0_rsp_demux " "Found entity 5: okNios_small_mm_interconnect_0_rsp_demux" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "6 okNios_small_mm_interconnect_0_cmd_mux " "Found entity 6: okNios_small_mm_interconnect_0_cmd_mux" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "7 okNios_small_mm_interconnect_0_cmd_demux " "Found entity 7: okNios_small_mm_interconnect_0_cmd_demux" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "8 okNios_small_mm_interconnect_0_router_002_default_decode " "Found entity 8: okNios_small_mm_interconnect_0_router_002_default_decode" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "9 okNios_small_mm_interconnect_0_router_002 " "Found entity 9: okNios_small_mm_interconnect_0_router_002" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "10 okNios_small_mm_interconnect_0_router_default_decode " "Found entity 10: okNios_small_mm_interconnect_0_router_default_decode" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "11 okNios_small_mm_interconnect_0_router " "Found entity 11: okNios_small_mm_interconnect_0_router" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "12 altera_merlin_slave_agent " "Found entity 12: altera_merlin_slave_agent" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "13 altera_merlin_burst_uncompressor " "Found entity 13: altera_merlin_burst_uncompressor" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 2435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "14 altera_merlin_master_agent " "Found entity 14: altera_merlin_master_agent" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "15 altera_merlin_slave_translator " "Found entity 15: altera_merlin_slave_translator" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 3039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""} { "Info" "ISGN_ENTITY_NAME" "16 altera_merlin_master_translator " "Found entity 16: altera_merlin_master_translator" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 3566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331027598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/okendpoints.v 10 10 " "Found 10 design units, including 10 entities, in source file megafunctions/okendpoints.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_reset " "Found entity 1: sync_reset" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027951 ""} { "Info" "ISGN_ENTITY_NAME" "2 okWireOut " "Found entity 2: okWireOut" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027951 ""} { "Info" "ISGN_ENTITY_NAME" "3 okWireIn " "Found entity 3: okWireIn" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027951 ""} { "Info" "ISGN_ENTITY_NAME" "4 okTriggerOut " "Found entity 4: okTriggerOut" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027951 ""} { "Info" "ISGN_ENTITY_NAME" "5 okTriggerIn " "Found entity 5: okTriggerIn" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027951 ""} { "Info" "ISGN_ENTITY_NAME" "6 okRegisterBridge " "Found entity 6: okRegisterBridge" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027951 ""} { "Info" "ISGN_ENTITY_NAME" "7 okPipeOut " "Found entity 7: okPipeOut" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027951 ""} { "Info" "ISGN_ENTITY_NAME" "8 okPipeIn " "Found entity 8: okPipeIn" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027951 ""} { "Info" "ISGN_ENTITY_NAME" "9 okBTPipeOut " "Found entity 9: okBTPipeOut" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027951 ""} { "Info" "ISGN_ENTITY_NAME" "10 okBTPipeIn " "Found entity 10: okBTPipeIn" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331027951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/mem_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/mem_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_pll_0002 " "Found entity 1: mem_pll_0002" {  } { { "Megafunctions/mem_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331027978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331027978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/mem_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/mem_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_pll " "Found entity 1: mem_pll" {  } { { "Megafunctions/mem_pll.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331028002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331028002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_test " "Found entity 1: ddr3_test" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331028022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331028022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/fifo_w128_256.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/fifo_w128_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_w128_256 " "Found entity 1: fifo_w128_256" {  } { { "Megafunctions/fifo_w128_256.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331028043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331028043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Acoustics " "Elaborating entity \"Acoustics\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542331029130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Acoustics.v(146) " "Verilog HDL assignment warning at Acoustics.v(146): truncated value with size 32 to match size of target (4)" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331029133 "|Acoustics"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_out\[3..2\] Acoustics.v(70) " "Output port \"test_out\[3..2\]\" at Acoustics.v(70) has no driver" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542331029144 "|Acoustics"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okHost okHost:okHI " "Elaborating entity \"okHost\" for hierarchy \"okHost:okHI\"" {  } { { "Acoustics.v" "okHI" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331029241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ok_altera_pll okHost:okHI\|ok_altera_pll:ok_altera_pll0 " "Elaborating entity \"ok_altera_pll\" for hierarchy \"okHost:okHI\|ok_altera_pll:ok_altera_pll0\"" {  } { { "Megafunctions/okLibrary.vhd" "ok_altera_pll0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331029376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\"" {  } { { "Megafunctions/okHost.v" "altera_pll_i" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331029615 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1542331029645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 714 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331029680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i " "Instantiated megafunction \"okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.81 MHz " "Parameter \"reference_clock_frequency\" = \"100.81 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode source synchronous " "Parameter \"operation_mode\" = \"source synchronous\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.810000 MHz " "Parameter \"output_clock_frequency0\" = \"100.810000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 -2014 ps " "Parameter \"phase_shift0\" = \"-2014 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331029681 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 714 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331029681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okCoreHarness okHost:okHI\|okCoreHarness:core0 " "Elaborating entity \"okCoreHarness\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\"" {  } { { "Megafunctions/okLibrary.vhd" "core0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331029774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okCore okHost:okHI\|okCoreHarness:core0\|okCore:core0 " "Elaborating entity \"okCore\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\"" {  } { { "Megafunctions/okHost.v" "core0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331029893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okAuthenticate okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0 " "Elaborating entity \"okAuthenticate\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\"" {  } { { "Megafunctions/okHost.v" "a0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331030229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_chipid okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id " "Elaborating entity \"altera_chipid\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\"" {  } { { "Megafunctions/okHost.v" "chip_id" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331030394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altchip_id okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst " "Elaborating entity \"altchip_id\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\"" {  } { { "Megafunctions/okHost.v" "altera_chipid_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331030523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr " "Elaborating entity \"a_graycounter\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\"" {  } { { "Megafunctions/okHost.v" "gen_cntr" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331030667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331030689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 7 " "Parameter \"width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331030689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type a_graycounter " "Parameter \"lpm_type\" = \"a_graycounter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331030689 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331030689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_vng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_vng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_vng " "Found entity 1: a_graycounter_vng" {  } { { "db/a_graycounter_vng.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_vng.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331030804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331030804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_vng okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\|a_graycounter_vng:auto_generated " "Elaborating entity \"a_graycounter_vng\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\|a_graycounter_vng:auto_generated\"" {  } { { "a_graycounter.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_graycounter.tdf" 50 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331030820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg\"" {  } { { "Megafunctions/okHost.v" "shift_reg" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331030988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1300 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331031022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331031022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331031022 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1300 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331031022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crypto_des okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0 " "Elaborating entity \"crypto_des\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\"" {  } { { "Megafunctions/okHost.v" "des0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331031140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crp okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0 " "Elaborating entity \"crp\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\"" {  } { { "Megafunctions/okHost.v" "u0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331031274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox1:u0 " "Elaborating entity \"sbox1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox1:u0\"" {  } { { "Megafunctions/okHost.v" "u0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331031389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox2 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox2:u1 " "Elaborating entity \"sbox2\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox2:u1\"" {  } { { "Megafunctions/okHost.v" "u1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331031518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox3 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox3:u2 " "Elaborating entity \"sbox3\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox3:u2\"" {  } { { "Megafunctions/okHost.v" "u2" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331031646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox4 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox4:u3 " "Elaborating entity \"sbox4\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox4:u3\"" {  } { { "Megafunctions/okHost.v" "u3" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331031764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox5 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox5:u4 " "Elaborating entity \"sbox5\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox5:u4\"" {  } { { "Megafunctions/okHost.v" "u4" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331031912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox6 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox6:u5 " "Elaborating entity \"sbox6\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox6:u5\"" {  } { { "Megafunctions/okHost.v" "u5" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331032086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox7 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox7:u6 " "Elaborating entity \"sbox7\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox7:u6\"" {  } { { "Megafunctions/okHost.v" "u6" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331032227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox8 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox8:u7 " "Elaborating entity \"sbox8\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox8:u7\"" {  } { { "Megafunctions/okHost.v" "u7" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331032357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_selh okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|key_selh:u1 " "Elaborating entity \"key_selh\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|key_selh:u1\"" {  } { { "Megafunctions/okHost.v" "u1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331032491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_w8_64_r8_64 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0 " "Elaborating entity \"fifo_w8_64_r8_64\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\"" {  } { { "Megafunctions/okHost.v" "cb0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331032638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\"" {  } { { "Megafunctions/okHost.v" "scfifo_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331033149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 967 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331033185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331033185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331033185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331033185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331033185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331033185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331033185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331033185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331033185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331033185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331033185 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 967 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331033185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2n91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2n91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2n91 " "Found entity 1: scfifo_2n91" {  } { { "db/scfifo_2n91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/scfifo_2n91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331033321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331033321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2n91 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated " "Elaborating entity \"scfifo_2n91\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331033335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9t91 " "Found entity 1: a_dpfifo_9t91" {  } { { "db/a_dpfifo_9t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_dpfifo_9t91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331033457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331033457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9t91 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo " "Elaborating entity \"a_dpfifo_9t91\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\"" {  } { { "db/scfifo_2n91.tdf" "dpfifo" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/scfifo_2n91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331033482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331033599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331033599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_9t91.tdf" "fifo_state" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_dpfifo_9t91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331033624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331033779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331033779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331033813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2os1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2os1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2os1 " "Found entity 1: altsyncram_2os1" {  } { { "db/altsyncram_2os1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_2os1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331033985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331033985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2os1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|altsyncram_2os1:FIFOram " "Elaborating entity \"altsyncram_2os1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|altsyncram_2os1:FIFOram\"" {  } { { "db/a_dpfifo_9t91.tdf" "FIFOram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_dpfifo_9t91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331034010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331034172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331034172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_9t91.tdf" "rd_ptr_count" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_dpfifo_9t91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331034199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crypto_tok okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_tok:c0 " "Elaborating entity \"crypto_tok\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_tok:c0\"" {  } { { "Megafunctions/okHost.v" "c0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331034377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0 " "Elaborating entity \"okNios_small\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\"" {  } { { "Megafunctions/okHost.v" "oknios0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331034556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios2_qsys_0 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"okNios_small_nios2_qsys_0\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\"" {  } { { "Megafunctions/okHost.v" "nios2_qsys_0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331034705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios2_qsys_0_test_bench okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_test_bench:the_okNios_small_nios2_qsys_0_test_bench " "Elaborating entity \"okNios_small_nios2_qsys_0_test_bench\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_test_bench:the_okNios_small_nios2_qsys_0_test_bench\"" {  } { { "Megafunctions/okHost.v" "the_okNios_small_nios2_qsys_0_test_bench" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 8193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331035019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios2_qsys_0_register_bank_a_module okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a " "Elaborating entity \"okNios_small_nios2_qsys_0_register_bank_a_module\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\"" {  } { { "Megafunctions/okHost.v" "okNios_small_nios2_qsys_0_register_bank_a" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 8656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331035151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/okHost.v" "the_altsyncram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331035447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7468 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331035492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file okNios_small_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"okNios_small_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331035492 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7468 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331035492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tnn1 " "Found entity 1: altsyncram_tnn1" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_tnn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331035653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331035653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tnn1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_tnn1:auto_generated " "Elaborating entity \"altsyncram_tnn1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_tnn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331035669 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okNios_small_nios2_qsys_0_rf_ram_a.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okNios_small_nios2_qsys_0_rf_ram_a.mif -- setting all initial values to 0" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7468 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1542331035684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios2_qsys_0_register_bank_b_module okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b " "Elaborating entity \"okNios_small_nios2_qsys_0_register_bank_b_module\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\"" {  } { { "Megafunctions/okHost.v" "okNios_small_nios2_qsys_0_register_bank_b" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 8677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331036303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/okHost.v" "the_altsyncram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331036371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7533 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331036419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file okNios_small_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"okNios_small_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331036419 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7533 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331036419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_unn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_unn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_unn1 " "Found entity 1: altsyncram_unn1" {  } { { "db/altsyncram_unn1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_unn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331036594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331036594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_unn1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_unn1:auto_generated " "Elaborating entity \"altsyncram_unn1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_unn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331036609 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okNios_small_nios2_qsys_0_rf_ram_b.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okNios_small_nios2_qsys_0_rf_ram_b.mif -- setting all initial values to 0" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7533 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1542331036620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios_out_port okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios_out_port:nios_out_port " "Elaborating entity \"okNios_small_nios_out_port\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios_out_port:nios_out_port\"" {  } { { "Megafunctions/okHost.v" "nios_out_port" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331037233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_onchip_memory2_0 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"okNios_small_onchip_memory2_0\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Megafunctions/okHost.v" "onchip_memory2_0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331037373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/okHost.v" "the_altsyncram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331037458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7326 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331037501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331037501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file okHostMicrocode.hex " "Parameter \"init_file\" = \"okHostMicrocode.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331037501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331037501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2560 " "Parameter \"maximum_depth\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331037501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2560 " "Parameter \"numwords_a\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331037501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331037501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331037501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331037501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331037501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331037501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331037501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331037501 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7326 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331037501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ifi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ifi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ifi1 " "Found entity 1: altsyncram_ifi1" {  } { { "db/altsyncram_ifi1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_ifi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331037669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331037669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ifi1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ifi1:auto_generated " "Elaborating entity \"altsyncram_ifi1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ifi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331037685 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "okHostMicrocode.hex 320 10 " "Width of data items in \"okHostMicrocode.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 320 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 okHostMicrocode.hex " "Data at line (2) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542331037850 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 okHostMicrocode.hex " "Data at line (3) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542331037850 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 okHostMicrocode.hex " "Data at line (4) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542331037850 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 okHostMicrocode.hex " "Data at line (5) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542331037850 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 okHostMicrocode.hex " "Data at line (6) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542331037850 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 okHostMicrocode.hex " "Data at line (7) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542331037850 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 okHostMicrocode.hex " "Data at line (8) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542331037850 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 okHostMicrocode.hex " "Data at line (9) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542331037850 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 okHostMicrocode.hex " "Data at line (10) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542331037850 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 okHostMicrocode.hex " "Data at line (11) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542331037850 ""}  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1542331037850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios_in_port okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios_in_port:nios_in_port " "Elaborating entity \"okNios_small_nios_in_port\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios_in_port:nios_in_port\"" {  } { { "Megafunctions/okHost.v" "nios_in_port" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331038810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"okNios_small_mm_interconnect_0\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Megafunctions/okHost.v" "mm_interconnect_0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331039097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "Megafunctions/okHost.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331039544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "Megafunctions/okHost.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331039745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_out_port_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_out_port_s1_translator\"" {  } { { "Megafunctions/okHost.v" "nios_out_port_s1_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331039874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Megafunctions/okHost.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331040048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "Megafunctions/okHost.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331040465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "Megafunctions/okHost.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331040606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_out_port_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_out_port_s1_agent\"" {  } { { "Megafunctions/okHost.v" "nios_out_port_s1_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331040728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_out_port_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_out_port_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Megafunctions/okHost.sv" "uncompressor" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331040873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo\"" {  } { { "Megafunctions/okHost.v" "nios_out_port_s1_agent_rsp_fifo" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331041007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_router okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router:router " "Elaborating entity \"okNios_small_mm_interconnect_0_router\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router:router\"" {  } { { "Megafunctions/okHost.v" "router" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331042314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_router_default_decode okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router:router\|okNios_small_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"okNios_small_mm_interconnect_0_router_default_decode\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router:router\|okNios_small_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Megafunctions/okHost.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331042463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_router_002 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"okNios_small_mm_interconnect_0_router_002\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router_002:router_002\"" {  } { { "Megafunctions/okHost.v" "router_002" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331042769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_router_002_default_decode okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router_002:router_002\|okNios_small_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"okNios_small_mm_interconnect_0_router_002_default_decode\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router_002:router_002\|okNios_small_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Megafunctions/okHost.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331042897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_cmd_demux okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"okNios_small_mm_interconnect_0_cmd_demux\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Megafunctions/okHost.v" "cmd_demux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331043743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_cmd_mux okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"okNios_small_mm_interconnect_0_cmd_mux\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Megafunctions/okHost.v" "cmd_mux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331043983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Megafunctions/okHost.sv" "arb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331044127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Megafunctions/okHost.sv" "adder" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331044253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_rsp_demux okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"okNios_small_mm_interconnect_0_rsp_demux\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Megafunctions/okHost.v" "rsp_demux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 6111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331045515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_rsp_mux okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"okNios_small_mm_interconnect_0_rsp_mux\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Megafunctions/okHost.v" "rsp_mux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 6244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331046007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Megafunctions/okHost.sv" "arb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331046175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Megafunctions/okHost.sv" "adder" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331046288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_irq_mapper okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_irq_mapper:irq_mapper " "Elaborating entity \"okNios_small_irq_mapper\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_irq_mapper:irq_mapper\"" {  } { { "Megafunctions/okHost.v" "irq_mapper" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331046682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\"" {  } { { "Megafunctions/okHost.v" "rst_controller" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331046804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Megafunctions/okHost.v" "alt_rst_sync_uq1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331046929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Megafunctions/okHost.v" "alt_rst_req_sync_uq1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331047048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramb32x512 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0 " "Elaborating entity \"ramb32x512\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\"" {  } { { "Megafunctions/okHost.v" "r0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331047181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\"" {  } { { "Megafunctions/okHost.v" "altsyncram_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331047283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 801 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331047328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331047328 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 801 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331047328 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M9K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "db/altsyncram_t8o1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_t8o1.tdf" 781 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331047494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8o1 " "Found entity 1: altsyncram_t8o1" {  } { { "db/altsyncram_t8o1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_t8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331047497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331047497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8o1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\|altsyncram_t8o1:auto_generated " "Elaborating entity \"altsyncram_t8o1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\|altsyncram_t8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331047511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okWireOR okWireOR:wireOR " "Elaborating entity \"okWireOR\" for hierarchy \"okWireOR:wireOR\"" {  } { { "Acoustics.v" "wireOR" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331047612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okWireIn okWireIn:wi00 " "Elaborating entity \"okWireIn\" for hierarchy \"okWireIn:wi00\"" {  } { { "Acoustics.v" "wi00" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331047728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okBTPipeOut okBTPipeOut:po0 " "Elaborating entity \"okBTPipeOut\" for hierarchy \"okBTPipeOut:po0\"" {  } { { "Acoustics.v" "po0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331047920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_pll mem_pll:mem_pll_inst " "Elaborating entity \"mem_pll\" for hierarchy \"mem_pll:mem_pll_inst\"" {  } { { "Acoustics.v" "mem_pll_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331047967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_pll_0002 mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst " "Elaborating entity \"mem_pll_0002\" for hierarchy \"mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\"" {  } { { "Megafunctions/mem_pll.v" "mem_pll_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Megafunctions/mem_pll_0002.v" "altera_pll_i" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048063 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1542331048090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Megafunctions/mem_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 333.333333 MHz " "Parameter \"reference_clock_frequency\" = \"333.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 83.333333 MHz " "Parameter \"output_clock_frequency0\" = \"83.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048122 ""}  } { { "Megafunctions/mem_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331048122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_pll master_pll:master_pll_inst " "Elaborating entity \"master_pll\" for hierarchy \"master_pll:master_pll_inst\"" {  } { { "Acoustics.v" "master_pll_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_pll_0002 master_pll:master_pll_inst\|master_pll_0002:master_pll_inst " "Elaborating entity \"master_pll_0002\" for hierarchy \"master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\"" {  } { { "Megafunctions/master_pll.vhd" "master_pll_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Megafunctions/master_pll/master_pll_0002.v" "altera_pll_i" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1542331048230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Megafunctions/master_pll/master_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 16.384180 MHz " "Parameter \"output_clock_frequency0\" = \"16.384180 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331048264 ""}  } { { "Megafunctions/master_pll/master_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331048264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface ddr3_interface:ddr3_interface_inst " "Elaborating entity \"ddr3_interface\" for hierarchy \"ddr3_interface:ddr3_interface_inst\"" {  } { { "Acoustics.v" "ddr3_interface_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_0002 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst " "Elaborating entity \"ddr3_interface_0002\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\"" {  } { { "Megafunctions/ddr3_interface.v" "ddr3_interface_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_pll0 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0 " "Elaborating entity \"ddr3_interface_pll0\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "pll0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048508 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models ddr3_interface_pll0.sv(157) " "Verilog HDL Display System Task info at ddr3_interface_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331048510 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0 " "Elaborating entity \"ddr3_interface_p0\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "p0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048585 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models ddr3_interface_p0.sv(405) " "Verilog HDL Display System Task info at ddr3_interface_p0.sv(405): Using Regular core emif simulation models" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331048589 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_acv_hard_memphy ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy " "Elaborating entity \"ddr3_interface_p0_acv_hard_memphy\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0.sv" "umemphy" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048708 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg ddr3_interface_p0_acv_hard_memphy.v(436) " "Verilog HDL or VHDL warning at ddr3_interface_p0_acv_hard_memphy.v(436): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542331048714 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ddr3_interface_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at ddr3_interface_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331048717 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_reset ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset " "Elaborating entity \"ddr3_interface_p0_reset\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "ureset" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_reset_sync ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"ddr3_interface_p0_reset_sync\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_afi_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" "ureset_afi_clk" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331048982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_reset_sync ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"ddr3_interface_p0_reset_sync\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" "ureset_ctl_reset_clk" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331049047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_reset_sync ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"ddr3_interface_p0_reset_sync\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" "ureset_addr_cmd_clk" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331049117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_reset_sync ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"ddr3_interface_p0_reset_sync\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_avl_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" "ureset_avl_clk" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331049242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_acv_ldc ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_ldc:memphy_ldc " "Elaborating entity \"ddr3_interface_p0_acv_ldc\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_ldc:memphy_ldc\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331049313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_acv_hard_io_pads ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"ddr3_interface_p0_acv_hard_io_pads\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331049364 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..68\] ddr3_interface_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[179..68\]\" at ddr3_interface_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542331049377 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] ddr3_interface_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[35..32\]\" at ddr3_interface_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542331049377 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_acv_hard_addr_cmd_pads ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"ddr3_interface_p0_acv_hard_addr_cmd_pads\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331049451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_generic_ddio ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:uaddress_pad " "Elaborating entity \"ddr3_interface_p0_generic_ddio\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:uaddress_pad\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331049913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_generic_ddio ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:ubank_pad " "Elaborating entity \"ddr3_interface_p0_generic_ddio\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:ubank_pad\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331050004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_generic_ddio ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:ucmd_pad " "Elaborating entity \"ddr3_interface_p0_generic_ddio\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:ucmd_pad\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331050052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_generic_ddio ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"ddr3_interface_p0_generic_ddio\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:ureset_n_pad\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331050118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331050342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331050385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331050385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331050385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331050385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331050385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331050385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331050385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331050385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331050385 ""}  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331050385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331050543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331050543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331050557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_clock_pair_generator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"ddr3_interface_p0_clock_pair_generator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331050635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_altdqdqs ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"ddr3_interface_p0_altdqdqs\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331050680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331050733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0 " "Elaborating entity \"ddr3_interface_s0\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "s0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331051114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "sequencer_rst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331051215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "cpu_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331051257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331051527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331051584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331051647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331051684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331051685 ""}  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331051685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_mri1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331051852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331051852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331051864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331051973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "sequencer_scc_mgr_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331052104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331052336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" "altdpram_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331052753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331052794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331052794 ""}  } { { "Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331052794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dpram_k3s1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331052952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331052952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf" 202 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331052965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331053181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331053181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dpram_k3s1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331053200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331053348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331053348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331053368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331053501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331053552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "sequencer_reg_file_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331053600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "Megafunctions/ddr3_interface/sequencer_reg_file.sv" "altsyncram_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331053667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "Megafunctions/ddr3_interface/sequencer_reg_file.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331053704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331053704 ""}  } { { "Megafunctions/ddr3_interface/sequencer_reg_file.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331053704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_c9v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331053865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331053865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331053880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "hphy_bridge" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331054012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "sequencer_mem" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331054063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331054130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331054170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331054171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331054171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5888 " "Parameter \"maximum_depth\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331054171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5888 " "Parameter \"numwords_a\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331054171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331054171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331054171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331054171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331054171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331054171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331054171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ddr3_interface_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"ddr3_interface_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331054171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331054171 ""}  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331054171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d0k1 " "Found entity 1: altsyncram_d0k1" {  } { { "db/altsyncram_d0k1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_d0k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331054341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331054341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d0k1 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_d0k1:auto_generated " "Elaborating entity \"altsyncram_d0k1\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_d0k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331054355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "seq_bridge" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331055282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "mm_interconnect_0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331055358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331055831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331055889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331055943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331055989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent_rsp_fifo" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router:router " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router:router\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "router" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_default_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router:router\|ddr3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router:router\|ddr3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_001 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_001\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "router_001" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_001_default_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_001:router_001\|ddr3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_001:router_001\|ddr3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_002 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_002\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "router_002" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331056948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_002_default_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_002:router_002\|ddr3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_002:router_002\|ddr3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_003 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_003\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "router_003" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_003_default_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_003:router_003\|ddr3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_003:router_003\|ddr3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_004 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_004\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "router_004" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_004_default_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_004:router_004\|ddr3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_004:router_004\|ddr3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_006 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_006\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "router_006" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_006_default_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_006:router_006\|ddr3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_006:router_006\|ddr3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_cmd_demux ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_cmd_demux_001 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_cmd_demux_002 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_cmd_mux ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_cmd_mux_001 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_cmd_mux_003 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_rsp_demux_001 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331057967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_rsp_demux_003 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_rsp_demux_003\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_rsp_mux ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 2042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_rsp_mux_001 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_rsp_mux_002 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_irq_mapper ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_irq_mapper:irq_mapper " "Elaborating entity \"ddr3_interface_s0_irq_mapper\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_irq_mapper:irq_mapper\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "irq_mapper" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_dmaster ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster " "Elaborating entity \"ddr3_interface_dmaster\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "dmaster" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_sld_node.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331058865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331058865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331058865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331058865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331058865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331058865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331058865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331058865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331058865 ""}  } { { "Megafunctions/ddr3_interface/altera_jtag_sld_node.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331058865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058884 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Megafunctions/ddr3_interface/altera_jtag_sld_node.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331058922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331059182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331059568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331059706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331059829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331059859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331059859 ""}  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331059859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331059877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331060138 ""}  } { { "Megafunctions/ddr3_interface/altera_jtag_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331060138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_dmaster_timing_adt ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|ddr3_interface_dmaster_timing_adt:timing_adt " "Elaborating entity \"ddr3_interface_dmaster_timing_adt\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|ddr3_interface_dmaster_timing_adt:timing_adt\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "timing_adt" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060529 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready ddr3_interface_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at ddr3_interface_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542331060530 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|ddr3_interface_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "fifo" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "b2p" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "p2b" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "transacto" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_dmaster_b2p_adapter ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|ddr3_interface_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"ddr3_interface_dmaster_b2p_adapter\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|ddr3_interface_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "b2p_adapter" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060900 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel ddr3_interface_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at ddr3_interface_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542331060900 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|ddr3_interface_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ddr3_interface_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at ddr3_interface_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331060900 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|ddr3_interface_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_dmaster_p2b_adapter ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|ddr3_interface_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"ddr3_interface_dmaster_p2b_adapter\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|ddr3_interface_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "p2b_adapter" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "rst_controller" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331060970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Megafunctions/ddr3_interface/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331061007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Megafunctions/ddr3_interface/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331061058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "c0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331061096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 128 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (128)" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331061169 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331061170 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331061170 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331061170 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331061171 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331061171 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "oct0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331062013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "dll0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331062050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_mm_interconnect_1 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"ddr3_interface_mm_interconnect_1\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "mm_interconnect_1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331062083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" "dmaster_master_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331062201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" "s0_seq_debug_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331062245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_test ddr3_test:ddr3_tb " "Elaborating entity \"ddr3_test\" for hierarchy \"ddr3_test:ddr3_tb\"" {  } { { "Acoustics.v" "ddr3_tb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331062303 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_rdata_was_valid ddr3_test.v(46) " "Verilog HDL or VHDL warning at ddr3_test.v(46): object \"avl_rdata_was_valid\" assigned a value but never read" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542331062305 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ddr3_test.v(49) " "Verilog HDL assignment warning at ddr3_test.v(49): truncated value with size 32 to match size of target (8)" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331062306 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ddr3_test.v(87) " "Verilog HDL assignment warning at ddr3_test.v(87): truncated value with size 32 to match size of target (8)" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331062307 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ddr3_test.v(91) " "Verilog HDL assignment warning at ddr3_test.v(91): truncated value with size 32 to match size of target (8)" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331062307 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ddr3_test.v(93) " "Verilog HDL assignment warning at ddr3_test.v(93): truncated value with size 32 to match size of target (25)" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331062307 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ddr3_test.v(96) " "Verilog HDL assignment warning at ddr3_test.v(96): truncated value with size 32 to match size of target (8)" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331062308 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ddr3_test.v(98) " "Verilog HDL assignment warning at ddr3_test.v(98): truncated value with size 32 to match size of target (25)" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542331062308 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_w128_256 fifo_w128_256:storage_fifo " "Elaborating entity \"fifo_w128_256\" for hierarchy \"fifo_w128_256:storage_fifo\"" {  } { { "Acoustics.v" "storage_fifo" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331062454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\"" {  } { { "Megafunctions/fifo_w128_256.v" "dcfifo_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331063264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\"" {  } { { "Megafunctions/fifo_w128_256.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331063300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331063300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331063300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331063300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331063300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331063300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331063300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331063300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331063300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331063300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331063300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331063300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331063300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331063300 ""}  } { { "Megafunctions/fifo_w128_256.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331063300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ksr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ksr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ksr1 " "Found entity 1: dcfifo_ksr1" {  } { { "db/dcfifo_ksr1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331063479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331063479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ksr1 fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated " "Elaborating entity \"dcfifo_ksr1\" for hierarchy \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331063498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_gray2bin_g9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331063606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331063606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ksr1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331063627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_fu6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331063859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331063859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_ksr1.tdf" "rdptr_g1p" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331063881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_bcc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331064042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331064042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_ksr1.tdf" "wrptr_g1p" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331064064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9d1 " "Found entity 1: altsyncram_e9d1" {  } { { "db/altsyncram_e9d1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_e9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331064266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331064266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e9d1 fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|altsyncram_e9d1:fifo_ram " "Elaborating entity \"altsyncram_e9d1\" for hierarchy \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|altsyncram_e9d1:fifo_ram\"" {  } { { "db/dcfifo_ksr1.tdf" "fifo_ram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331064290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331064502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331064502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_ksr1.tdf" "rs_brp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331064524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331064656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331064656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_ksr1.tdf" "rs_dgwp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331064679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331064782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331064782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331064816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331064973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331064973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_ksr1.tdf" "ws_dgrp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331064995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331065129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331065129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe16" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331065159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cmpr_1v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331065316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331065316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"fifo_w128_256:storage_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_ksr1.tdf" "rdempty_eq_comp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331065338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_w128_256_r32_1024 fifo_w128_256_r32_1024:recall_fifo " "Elaborating entity \"fifo_w128_256_r32_1024\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\"" {  } { { "Acoustics.v" "recall_fifo" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331065491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Megafunctions/fifo_w128_256_r32_1024.v" "dcfifo_mixed_widths_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331066187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331066220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331066221 ""}  } { { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331066221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ovt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ovt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ovt1 " "Found entity 1: dcfifo_ovt1" {  } { { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 52 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331066353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331066353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ovt1 fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated " "Elaborating entity \"dcfifo_ovt1\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331066365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_eu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eu6 " "Found entity 1: a_graycounter_eu6" {  } { { "db/a_graycounter_eu6.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_eu6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331066642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331066642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eu6 fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|a_graycounter_eu6:rdptr_g1p " "Elaborating entity \"a_graycounter_eu6\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|a_graycounter_eu6:rdptr_g1p\"" {  } { { "db/dcfifo_ovt1.tdf" "rdptr_g1p" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331066659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7t91 " "Found entity 1: altsyncram_7t91" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331066864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331066864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7t91 fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram " "Elaborating entity \"altsyncram_7t91\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\"" {  } { { "db/dcfifo_ovt1.tdf" "fifo_ram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331066878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_8d9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331066997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331066997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_ovt1.tdf" "rdfull_reg" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331067012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331067116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331067116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_ovt1.tdf" "rs_brp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331067134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_6ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_6ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_6ol " "Found entity 1: alt_synch_pipe_6ol" {  } { { "db/alt_synch_pipe_6ol.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_6ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331067262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331067262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_6ol fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_6ol\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp\"" {  } { { "db/dcfifo_ovt1.tdf" "rs_dgwp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331067279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_nd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_nd9 " "Found entity 1: dffpipe_nd9" {  } { { "db/dffpipe_nd9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_nd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331067374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331067374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_nd9 fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp\|dffpipe_nd9:dffpipe5 " "Elaborating entity \"dffpipe_nd9\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp\|dffpipe_nd9:dffpipe5\"" {  } { { "db/alt_synch_pipe_6ol.tdf" "dffpipe5" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_6ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331067403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7ol " "Found entity 1: alt_synch_pipe_7ol" {  } { { "db/alt_synch_pipe_7ol.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_7ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331067591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331067591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7ol fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_7ol\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp\"" {  } { { "db/dcfifo_ovt1.tdf" "ws_dgrp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331067608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_od9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_od9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_od9 " "Found entity 1: dffpipe_od9" {  } { { "db/dffpipe_od9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_od9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331067724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331067724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_od9 fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp\|dffpipe_od9:dffpipe8 " "Elaborating entity \"dffpipe_od9\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp\|dffpipe_od9:dffpipe8\"" {  } { { "db/alt_synch_pipe_7ol.tdf" "dffpipe8" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_7ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331067752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331067922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331067922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_ovt1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331067939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331068113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331068113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_su5\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_ovt1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 106 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331068131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a06 " "Found entity 1: cmpr_a06" {  } { { "db/cmpr_a06.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cmpr_a06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331068338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331068338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a06 fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|cmpr_a06:rdfull_eq_comp " "Elaborating entity \"cmpr_a06\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|cmpr_a06:rdfull_eq_comp\"" {  } { { "db/dcfifo_ovt1.tdf" "rdfull_eq_comp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 109 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331068355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_osd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_osd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_osd " "Found entity 1: cntr_osd" {  } { { "db/cntr_osd.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cntr_osd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331068629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331068629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_osd fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|cntr_osd:cntr_b " "Elaborating entity \"cntr_osd\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|cntr_osd:cntr_b\"" {  } { { "db/dcfifo_ovt1.tdf" "cntr_b" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 114 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331068646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331068813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331068813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_ovt1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 115 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331068830 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1542331072133 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_address uaddr_cmd_pads 64 60 " "Port \"phy_ddio_address\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 64. The formal width of the signal in the module is 60.  The extra bits will be ignored." {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1542331072342 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cke uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cke\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1542331072343 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cs_n uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cs_n\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1542331072343 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_odt uaddr_cmd_pads 8 4 " "Port \"phy_ddio_odt\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1542331072344 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "phy_ddio_dmdout uio_pads 20 25 " "Port \"phy_ddio_dmdout\" on the entity instantiation of \"uio_pads\" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND." {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1542331072348 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "read_capture_clk ureset 1 2 " "Port \"read_capture_clk\" on the entity instantiation of \"ureset\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "ureset" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 487 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1542331072358 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1542331073708 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.11.15.20:18:04 Progress: Loading sldf0cc00c2/alt_sld_fab_wrapper_hw.tcl " "2018.11.15.20:18:04 Progress: Loading sldf0cc00c2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331084709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331090720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331091096 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331096670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331096990 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331097338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331097733 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331097752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331097756 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1542331098528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0cc00c2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0cc00c2/alt_sld_fab.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331099154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331099154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331099365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331099365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331099407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331099407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331099607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331099607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331099829 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331099829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331099829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331100025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331100025 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 75 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 109 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 143 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 177 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 211 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 245 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 279 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[8\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 313 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[9\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 347 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[10\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 381 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[11\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 415 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[12\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 449 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[13\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 483 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[14\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 517 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[15\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 551 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[16\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 585 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[17\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 619 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[18\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 653 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[19\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 687 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[20\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 721 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[21\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 755 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[22\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 789 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[23\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 823 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 857 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 891 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 925 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 959 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 993 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 1027 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 1061 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo_w128_256_r32_1024:recall_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ovt1:auto_generated\|altsyncram_7t91:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 1095 2 0 } } { "db/dcfifo_ovt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ovt1.tdf" 74 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 391 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|fifo_w128_256_r32_1024:recall_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ovt1:auto_generated|altsyncram_7t91:fifo_ram|ram_block8a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1542331104199 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|afi_phy_clk " "Synthesized away node \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|afi_phy_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" 200 -1 0 } } { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 166 0 0 } } { "Megafunctions/ddr3_interface.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v" 124 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_mem_clk " "Synthesized away node \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_mem_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" 233 -1 0 } } { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 166 0 0 } } { "Megafunctions/ddr3_interface.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v" 124 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" 329 -1 0 } } { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 166 0 0 } } { "Megafunctions/ddr3_interface.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v" 124 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542331104199 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1542331104199 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1542331104199 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "8 " "Ignored 8 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1542331105151 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1542331105151 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox8:u7\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox8:u7\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3399 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542331107202 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox7:u6\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox7:u6\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3285 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542331107202 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox6:u5\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox6:u5\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3171 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542331107202 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox5:u4\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox5:u4\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3057 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542331107202 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox4:u3\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox4:u3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2943 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542331107202 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox3:u2\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox3:u2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2829 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542331107202 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox2:u1\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox2:u1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2715 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542331107202 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox1:u0\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox1:u0\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2601 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542331107202 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1542331107202 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542331115869 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542331115869 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542331115869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331116002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542331116002 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542331116002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542331116162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331116162 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542331117957 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "okHU\[1\] GND " "Pin \"okHU\[1\]\" is stuck at GND" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542331126589 "|Acoustics|okHU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] VCC " "Pin \"led\[0\]\" is stuck at VCC" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542331126589 "|Acoustics|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out\[2\] GND " "Pin \"test_out\[2\]\" is stuck at GND" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542331126589 "|Acoustics|test_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out\[3\] GND " "Pin \"test_out\[3\]\" is stuck at GND" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542331126589 "|Acoustics|test_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542331126589 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1542331127287 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "sys_clk_p ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " "The launch and latch times for the relationship between source clock: sys_clk_p and destination clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1542331127296 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "sys_clk_p ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " "The launch and latch times for the relationship between source clock: sys_clk_p and destination clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1542331127297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331127388 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "218 " "218 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542331136623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.map.smsg " "Generated suppressed messages file C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331138625 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "708 180 9 0 65 " "Adding 708 node(s), including 180 DDIO, 9 PLL, 0 transceiver and 65 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542331146241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542331146241 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1542331146943 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1542331146943 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1542331147021 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1542331147021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5882 " "Implemented 5882 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542331148277 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542331148277 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "53 " "Implemented 53 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1542331148277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4906 " "Implemented 4906 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542331148277 ""} { "Info" "ICUT_CUT_TM_RAMS" "439 " "Implemented 439 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542331148277 ""} { "Info" "ICUT_CUT_TM_PLLS" "9 " "Implemented 9 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1542331148277 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1542331148277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542331148277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5242 " "Peak virtual memory: 5242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542331148568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 20:19:08 2018 " "Processing ended: Thu Nov 15 20:19:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542331148568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542331148568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:32 " "Total CPU time (on all processors): 00:03:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542331148568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542331148568 ""}
