
---------- Begin Simulation Statistics ----------
final_tick                                   45766500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207411                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655804                       # Number of bytes of host memory used
host_op_rate                                   240606                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              837816323                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       11310                       # Number of instructions simulated
sim_ops                                         13139                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000046                       # Number of seconds simulated
sim_ticks                                    45766500                       # Number of ticks simulated
system.cpu.committedInsts                       11310                       # Number of instructions committed
system.cpu.committedOps                         13139                       # Number of ops (including micro ops) committed
system.cpu.cpi                               8.093103                       # CPI: cycles per instruction
system.cpu.discardedOps                          2142                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           70079                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.123562                       # IPC: instructions per cycle
system.cpu.numCycles                            91533                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    9129     69.48%     69.48% # Class of committed instruction
system.cpu.op_class_0::IntMult                     58      0.44%     69.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.16%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1936     14.73%     84.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1995     15.18%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    13139                       # Class of committed instruction
system.cpu.tickCycles                           21454                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           561                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          742                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3955                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2569                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               667                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1838                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     895                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             48.694233                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     350                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             211                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 37                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              174                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           87                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         3861                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3861                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3884                       # number of overall hits
system.cpu.dcache.overall_hits::total            3884                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            227                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          236                       # number of overall misses
system.cpu.dcache.overall_misses::total           236                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     17146500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     17146500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     17146500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     17146500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4088                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4088                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4120                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4120                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.055528                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055528                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057282                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057282                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75535.242291                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75535.242291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72654.661017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72654.661017                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           54                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          180                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13405500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13405500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.042319                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042319                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.043689                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043689                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74433.526012                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74433.526012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        74475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        74475                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2061                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2061                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7948500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7948500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2170                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2170                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.050230                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050230                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72922.018349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72922.018349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7292000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7292000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71490.196078                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71490.196078                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1800                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1800                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9198000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9198000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77949.152542                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77949.152542                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5585000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5585000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78661.971831                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78661.971831                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.281250                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.281250                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       528500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       528500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.218750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.218750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        75500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        75500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           24                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           105.593154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4112                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.844444                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   105.593154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.103118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.103118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8516                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8516                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               11277                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2539                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1509                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         4259                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4259                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4259                       # number of overall hits
system.cpu.icache.overall_hits::total            4259                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          444                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            444                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          444                       # number of overall misses
system.cpu.icache.overall_misses::total           444                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31574500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31574500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31574500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31574500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4703                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4703                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4703                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4703                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.094408                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.094408                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.094408                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.094408                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71113.738739                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71113.738739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71113.738739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71113.738739                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          118                       # number of writebacks
system.cpu.icache.writebacks::total               118                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          444                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          444                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          444                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          444                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31130500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31130500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31130500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31130500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.094408                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.094408                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.094408                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.094408                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70113.738739                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70113.738739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70113.738739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70113.738739                       # average overall mshr miss latency
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4259                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4259                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          444                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           444                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31574500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31574500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.094408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.094408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71113.738739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71113.738739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31130500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31130500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.094408                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.094408                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70113.738739                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70113.738739                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           181.598782                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4703                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               444                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.592342                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   181.598782                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.354685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.354685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          326                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.636719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9850                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9850                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     45766500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                    11310                       # Number of Instructions committed
system.cpu.thread_0.numOps                      13139                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   16                       # number of demand (read+write) hits
system.l2.demand_hits::total                       62                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  46                       # number of overall hits
system.l2.overall_hits::.cpu.data                  16                       # number of overall hits
system.l2.overall_hits::total                      62                       # number of overall hits
system.l2.demand_misses::.cpu.inst                398                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                164                       # number of demand (read+write) misses
system.l2.demand_misses::total                    562                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               398                       # number of overall misses
system.l2.overall_misses::.cpu.data               164                       # number of overall misses
system.l2.overall_misses::total                   562                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29969500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     12949500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         42919000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29969500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     12949500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        42919000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              180                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  624                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             180                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 624                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.896396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.900641                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.896396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.900641                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75300.251256                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78960.365854                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76368.327402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75300.251256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78960.365854                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76368.327402                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               561                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              561                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25931000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     11309500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     37240500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25931000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     11309500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     37240500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.894144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.899038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.894144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.899038                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65317.380353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68960.365854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66382.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65317.380353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68960.365854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66382.352941                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          113                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              113                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          113                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          113                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              71                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  71                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      5478000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5478000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77154.929577                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77154.929577                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           71                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             71                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      4768000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4768000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67154.929577                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67154.929577                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29969500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29969500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.896396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.896396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75300.251256                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75300.251256                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25931000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25931000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.894144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.894144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65317.380353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65317.380353                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           93                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              93                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7471500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7471500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.853211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.853211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80338.709677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80338.709677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           93                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           93                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6541500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6541500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.853211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.853211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70338.709677                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70338.709677                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   299.448194                       # Cycle average of tags in use
system.l2.tags.total_refs                         736                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       561                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.311943                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       202.307511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        97.140683                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.006174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.009138                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           561                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.017120                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6457                       # Number of tag accesses
system.l2.tags.data_accesses                     6457                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000554000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1128                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         561                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       561                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   561                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   35904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    784.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      45687000                       # Total gap between requests
system.mem_ctrls.avgGap                      81438.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        10496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 555165896.452645421028                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 229338052.942654550076                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          397                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          164                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst      9677000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      4558500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24375.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27795.73                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        10496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         35904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          397                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          164                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            561                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    555165896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    229338053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        784503949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    555165896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    555165896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    555165896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    229338053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       784503949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  561                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           37                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           45                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           46                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           57                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           53                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 3716750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2805000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           14235500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6625.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25375.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 447                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          103                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   323.106796                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   211.895453                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   314.094994                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           23     22.33%     22.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           36     34.95%     57.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           14     13.59%     70.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            9      8.74%     79.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            4      3.88%     83.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            4      3.88%     87.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           13     12.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          103                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 35904                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              784.503949                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          321300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          148005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1913520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     19828590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       876960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      26161575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   571.631543                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      2119000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     42347500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          242880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2092020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     20306250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       474720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      26681730                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   582.996952                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1097250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     43369250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                490                       # Transaction distribution
system.membus.trans_dist::ReadExReq                71                       # Transaction distribution
system.membus.trans_dist::ReadExResp               71                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           490                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1122                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1122                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        35904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   35904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               561                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     561    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 561                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              642000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2989000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               553                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          118                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               71                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              71                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           444                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          109                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1006                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          360                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1366                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        35968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        11520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  47488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              624                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.044872                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.207189                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    596     95.51%     95.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     28      4.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                624                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     45766500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             489000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            666499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            270000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
