Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Jan  8 20:10:52 2018
| Host         : tengu running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |              33 |            9 |
| No           | Yes                   | No                     |              48 |           16 |
| Yes          | No                    | No                     |              27 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------+--------------------------------+------------------+----------------+
|      Clock Signal     |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------+--------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG  | sw_IBUF[0]                     |                                |                1 |              1 |
|  digit_reg[3]_i_2_n_0 |                                |                                |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG  |                                |                                |                3 |              5 |
|  CLK100MHZ_IBUF_BUFG  | sensor/r_dist                  |                                |               17 |             26 |
|  CLK100MHZ_IBUF_BUFG  | sensor/dist_counter[0]_i_2_n_0 | sensor/dist_counter[0]_i_1_n_0 |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG  |                                | pwm_0/SR[0]                    |               25 |             81 |
+-----------------------+--------------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


