INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/lab4.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m62256
INFO: [VRFC 10-311] analyzing module T74LS373
INFO: [VRFC 10-311] analyzing module T74LS04
INFO: [VRFC 10-311] analyzing module PIC16F873
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/splitter1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/splitter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/splitter3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_T74LS373_0_0/sim/design_1_T74LS373_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_T74LS373_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_T74LS04_0_0/sim/design_1_T74LS04_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_T74LS04_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_m62256_0_0/sim/design_1_m62256_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_m62256_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_m62256_1_0/sim/design_1_m62256_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_m62256_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_select_0_0/sim/design_1_select_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_select_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_PIC16F873_0_0/sim/design_1_PIC16F873_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PIC16F873_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_splitter1_0_0/sim/design_1_splitter1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_splitter2_0_0/sim/design_1_splitter2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/ip/design_1_splitter3_0_0/sim/design_1_splitter3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/lab5_final/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/lab5_final/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab5/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
