module d_latch(
  input d,en,
  output reg q,
  output q_bar);
  
  assign q_bar = ~q;
  always @(*) begin
    if(en)
      q <=d;
  end
endmodule
