

================================================================
== Vitis HLS Report for 'conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5'
================================================================
* Date:           Sat Feb 14 12:50:31 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1406|     1406|  14.060 us|  14.060 us|  1353|  1353|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5  |     1404|     1404|        54|          1|          1|  1352|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 54


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 1
  Pipeline-0 : II = 1, D = 54, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn.cpp:36]   --->   Operation 57 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn.cpp:35]   --->   Operation 58 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 59 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 60 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_stream, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten17"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten6"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln35 = store i4 0, i4 %i" [cnn.cpp:35]   --->   Operation 64 'store' 'store_ln35' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln36 = store i4 0, i4 %j" [cnn.cpp:36]   --->   Operation 65 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_41_6"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i11 %indvar_flatten17" [cnn.cpp:34]   --->   Operation 67 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_eq  i11 %indvar_flatten17_load, i11 1352" [cnn.cpp:34]   --->   Operation 68 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.79ns)   --->   "%add_ln34 = add i11 %indvar_flatten17_load, i11 1" [cnn.cpp:34]   --->   Operation 69 'add' 'add_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc76, void %for.end78.exitStub" [cnn.cpp:34]   --->   Operation 70 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [cnn.cpp:36]   --->   Operation 71 'load' 'j_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [cnn.cpp:34]   --->   Operation 72 'load' 'i_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i8 %indvar_flatten6" [cnn.cpp:35]   --->   Operation 73 'load' 'indvar_flatten6_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.76ns)   --->   "%icmp_ln35 = icmp_eq  i8 %indvar_flatten6_load, i8 169" [cnn.cpp:35]   --->   Operation 74 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.39ns)   --->   "%select_ln34 = select i1 %icmp_ln35, i4 0, i4 %i_load" [cnn.cpp:34]   --->   Operation 75 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln35, i1 1" [cnn.cpp:34]   --->   Operation 76 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %j_load, i4 13" [cnn.cpp:36]   --->   Operation 77 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln36, i1 %xor_ln34" [cnn.cpp:34]   --->   Operation 78 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.79ns)   --->   "%add_ln35 = add i4 %select_ln34, i4 1" [cnn.cpp:35]   --->   Operation 79 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%or_ln35 = or i1 %and_ln34, i1 %icmp_ln35" [cnn.cpp:35]   --->   Operation 80 'or' 'or_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln35 = select i1 %or_ln35, i4 0, i4 %j_load" [cnn.cpp:35]   --->   Operation 81 'select' 'select_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.39ns)   --->   "%select_ln35_1 = select i1 %and_ln34, i4 %add_ln35, i4 %select_ln34" [cnn.cpp:35]   --->   Operation 82 'select' 'select_ln35_1' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln35_1, i1 0" [cnn.cpp:35]   --->   Operation 83 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 84 [8/8] (0.78ns)   --->   "%empty = urem i4 %select_ln35_1, i4 5" [cnn.cpp:35]   --->   Operation 84 'urem' 'empty' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%select_ln35_1_cast = zext i4 %select_ln35_1" [cnn.cpp:35]   --->   Operation 85 'zext' 'select_ln35_1_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.23ns)   --->   "%mul39 = mul i9 %select_ln35_1_cast, i9 26" [cnn.cpp:35]   --->   Operation 86 'mul' 'mul39' <Predicate = (!icmp_ln34)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %mul39, i32 7, i32 8" [cnn.cpp:35]   --->   Operation 87 'partselect' 'p_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_83 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln35_1, i1 1" [cnn.cpp:35]   --->   Operation 88 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 89 [9/9] (1.06ns)   --->   "%empty_23 = urem i5 %tmp_83, i5 10" [cnn.cpp:35]   --->   Operation 89 'urem' 'empty_23' <Predicate = (!icmp_ln34)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.78ns)   --->   "%empty_24 = add i5 %tmp_80, i5 2" [cnn.cpp:35]   --->   Operation 90 'add' 'empty_24' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [9/9] (1.06ns)   --->   "%empty_25 = urem i5 %empty_24, i5 10" [cnn.cpp:35]   --->   Operation 91 'urem' 'empty_25' <Predicate = (!icmp_ln34)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_cast8 = zext i5 %empty_24" [cnn.cpp:35]   --->   Operation 92 'zext' 'p_cast8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.51ns)   --->   "%mul36 = mul i11 %p_cast8, i11 52" [cnn.cpp:35]   --->   Operation 93 'mul' 'mul36' <Predicate = (!icmp_ln34)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul36, i32 9, i32 10" [cnn.cpp:35]   --->   Operation 94 'partselect' 'p_cast3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.78ns)   --->   "%empty_26 = add i5 %tmp_80, i5 3" [cnn.cpp:35]   --->   Operation 95 'add' 'empty_26' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [9/9] (1.06ns)   --->   "%urem_ln36 = urem i5 %empty_26, i5 10" [cnn.cpp:36]   --->   Operation 96 'urem' 'urem_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %empty_26" [cnn.cpp:36]   --->   Operation 97 'zext' 'zext_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.51ns)   --->   "%mul_ln36 = mul i11 %zext_ln36, i11 52" [cnn.cpp:36]   --->   Operation 98 'mul' 'mul_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln36, i32 9, i32 10" [cnn.cpp:36]   --->   Operation 99 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_84 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln35, i1 0" [cnn.cpp:35]   --->   Operation 100 'bitconcatenate' 'tmp_84' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 101 [8/8] (0.78ns)   --->   "%urem_ln51 = urem i4 %select_ln35, i4 5" [cnn.cpp:51]   --->   Operation 101 'urem' 'urem_ln51' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln51_8 = zext i4 %select_ln35" [cnn.cpp:51]   --->   Operation 102 'zext' 'zext_ln51_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.23ns)   --->   "%mul_ln51_1 = mul i9 %zext_ln51_8, i9 26" [cnn.cpp:51]   --->   Operation 103 'mul' 'mul_ln51_1' <Predicate = (!icmp_ln34)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %mul_ln51_1, i32 7, i32 8" [cnn.cpp:51]   --->   Operation 104 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln35, i1 1" [cnn.cpp:51]   --->   Operation 105 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 106 [9/9] (1.06ns)   --->   "%urem_ln51_1 = urem i5 %or_ln, i5 10" [cnn.cpp:51]   --->   Operation 106 'urem' 'urem_ln51_1' <Predicate = (!icmp_ln34)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.78ns)   --->   "%add_ln51 = add i5 %tmp_84, i5 2" [cnn.cpp:51]   --->   Operation 107 'add' 'add_ln51' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [9/9] (1.06ns)   --->   "%urem_ln51_2 = urem i5 %add_ln51, i5 10" [cnn.cpp:51]   --->   Operation 108 'urem' 'urem_ln51_2' <Predicate = (!icmp_ln34)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln51_19 = zext i5 %add_ln51" [cnn.cpp:51]   --->   Operation 109 'zext' 'zext_ln51_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.51ns)   --->   "%mul_ln51_2 = mul i11 %zext_ln51_19, i11 52" [cnn.cpp:51]   --->   Operation 110 'mul' 'mul_ln51_2' <Predicate = (!icmp_ln34)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln51_2, i32 9, i32 10" [cnn.cpp:51]   --->   Operation 111 'partselect' 'trunc_ln51_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln51_1 = add i5 %tmp_84, i5 3" [cnn.cpp:51]   --->   Operation 112 'add' 'add_ln51_1' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [9/9] (1.06ns)   --->   "%urem_ln51_3 = urem i5 %add_ln51_1, i5 10" [cnn.cpp:51]   --->   Operation 113 'urem' 'urem_ln51_3' <Predicate = (!icmp_ln34)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln51_25 = zext i5 %add_ln51_1" [cnn.cpp:51]   --->   Operation 114 'zext' 'zext_ln51_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.51ns)   --->   "%mul_ln51_3 = mul i11 %zext_ln51_25, i11 52" [cnn.cpp:51]   --->   Operation 115 'mul' 'mul_ln51_3' <Predicate = (!icmp_ln34)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln51_3, i32 9, i32 10" [cnn.cpp:51]   --->   Operation 116 'partselect' 'trunc_ln51_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.79ns)   --->   "%add_ln36 = add i4 %select_ln35, i4 1" [cnn.cpp:36]   --->   Operation 117 'add' 'add_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.76ns)   --->   "%add_ln35_1 = add i8 %indvar_flatten6_load, i8 1" [cnn.cpp:35]   --->   Operation 118 'add' 'add_ln35_1' <Predicate = (!icmp_ln34)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.39ns)   --->   "%select_ln35_2 = select i1 %icmp_ln35, i8 1, i8 %add_ln35_1" [cnn.cpp:35]   --->   Operation 119 'select' 'select_ln35_2' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln34 = store i11 %add_ln34, i11 %indvar_flatten17" [cnn.cpp:34]   --->   Operation 120 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln35 = store i8 %select_ln35_2, i8 %indvar_flatten6" [cnn.cpp:35]   --->   Operation 121 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln35 = store i4 %select_ln35_1, i4 %i" [cnn.cpp:35]   --->   Operation 122 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln36 = store i4 %add_ln36, i4 %j" [cnn.cpp:36]   --->   Operation 123 'store' 'store_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.06>
ST_2 : Operation 124 [7/8] (0.78ns)   --->   "%empty = urem i4 %select_ln35_1, i4 5" [cnn.cpp:35]   --->   Operation 124 'urem' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [8/9] (1.06ns)   --->   "%empty_23 = urem i5 %tmp_83, i5 10" [cnn.cpp:35]   --->   Operation 125 'urem' 'empty_23' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [8/9] (1.06ns)   --->   "%empty_25 = urem i5 %empty_24, i5 10" [cnn.cpp:35]   --->   Operation 126 'urem' 'empty_25' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [8/9] (1.06ns)   --->   "%urem_ln36 = urem i5 %empty_26, i5 10" [cnn.cpp:36]   --->   Operation 127 'urem' 'urem_ln36' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [7/8] (0.78ns)   --->   "%urem_ln51 = urem i4 %select_ln35, i4 5" [cnn.cpp:51]   --->   Operation 128 'urem' 'urem_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [8/9] (1.06ns)   --->   "%urem_ln51_1 = urem i5 %or_ln, i5 10" [cnn.cpp:51]   --->   Operation 129 'urem' 'urem_ln51_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [8/9] (1.06ns)   --->   "%urem_ln51_2 = urem i5 %add_ln51, i5 10" [cnn.cpp:51]   --->   Operation 130 'urem' 'urem_ln51_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [8/9] (1.06ns)   --->   "%urem_ln51_3 = urem i5 %add_ln51_1, i5 10" [cnn.cpp:51]   --->   Operation 131 'urem' 'urem_ln51_3' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 132 [6/8] (0.78ns)   --->   "%empty = urem i4 %select_ln35_1, i4 5" [cnn.cpp:35]   --->   Operation 132 'urem' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [7/9] (1.06ns)   --->   "%empty_23 = urem i5 %tmp_83, i5 10" [cnn.cpp:35]   --->   Operation 133 'urem' 'empty_23' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [7/9] (1.06ns)   --->   "%empty_25 = urem i5 %empty_24, i5 10" [cnn.cpp:35]   --->   Operation 134 'urem' 'empty_25' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [7/9] (1.06ns)   --->   "%urem_ln36 = urem i5 %empty_26, i5 10" [cnn.cpp:36]   --->   Operation 135 'urem' 'urem_ln36' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [6/8] (0.78ns)   --->   "%urem_ln51 = urem i4 %select_ln35, i4 5" [cnn.cpp:51]   --->   Operation 136 'urem' 'urem_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [7/9] (1.06ns)   --->   "%urem_ln51_1 = urem i5 %or_ln, i5 10" [cnn.cpp:51]   --->   Operation 137 'urem' 'urem_ln51_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [7/9] (1.06ns)   --->   "%urem_ln51_2 = urem i5 %add_ln51, i5 10" [cnn.cpp:51]   --->   Operation 138 'urem' 'urem_ln51_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [7/9] (1.06ns)   --->   "%urem_ln51_3 = urem i5 %add_ln51_1, i5 10" [cnn.cpp:51]   --->   Operation 139 'urem' 'urem_ln51_3' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.06>
ST_4 : Operation 140 [5/8] (0.78ns)   --->   "%empty = urem i4 %select_ln35_1, i4 5" [cnn.cpp:35]   --->   Operation 140 'urem' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [6/9] (1.06ns)   --->   "%empty_23 = urem i5 %tmp_83, i5 10" [cnn.cpp:35]   --->   Operation 141 'urem' 'empty_23' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [6/9] (1.06ns)   --->   "%empty_25 = urem i5 %empty_24, i5 10" [cnn.cpp:35]   --->   Operation 142 'urem' 'empty_25' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [6/9] (1.06ns)   --->   "%urem_ln36 = urem i5 %empty_26, i5 10" [cnn.cpp:36]   --->   Operation 143 'urem' 'urem_ln36' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [5/8] (0.78ns)   --->   "%urem_ln51 = urem i4 %select_ln35, i4 5" [cnn.cpp:51]   --->   Operation 144 'urem' 'urem_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [6/9] (1.06ns)   --->   "%urem_ln51_1 = urem i5 %or_ln, i5 10" [cnn.cpp:51]   --->   Operation 145 'urem' 'urem_ln51_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [6/9] (1.06ns)   --->   "%urem_ln51_2 = urem i5 %add_ln51, i5 10" [cnn.cpp:51]   --->   Operation 146 'urem' 'urem_ln51_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [6/9] (1.06ns)   --->   "%urem_ln51_3 = urem i5 %add_ln51_1, i5 10" [cnn.cpp:51]   --->   Operation 147 'urem' 'urem_ln51_3' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.06>
ST_5 : Operation 148 [4/8] (0.78ns)   --->   "%empty = urem i4 %select_ln35_1, i4 5" [cnn.cpp:35]   --->   Operation 148 'urem' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [5/9] (1.06ns)   --->   "%empty_23 = urem i5 %tmp_83, i5 10" [cnn.cpp:35]   --->   Operation 149 'urem' 'empty_23' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [5/9] (1.06ns)   --->   "%empty_25 = urem i5 %empty_24, i5 10" [cnn.cpp:35]   --->   Operation 150 'urem' 'empty_25' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [5/9] (1.06ns)   --->   "%urem_ln36 = urem i5 %empty_26, i5 10" [cnn.cpp:36]   --->   Operation 151 'urem' 'urem_ln36' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [4/8] (0.78ns)   --->   "%urem_ln51 = urem i4 %select_ln35, i4 5" [cnn.cpp:51]   --->   Operation 152 'urem' 'urem_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [5/9] (1.06ns)   --->   "%urem_ln51_1 = urem i5 %or_ln, i5 10" [cnn.cpp:51]   --->   Operation 153 'urem' 'urem_ln51_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [5/9] (1.06ns)   --->   "%urem_ln51_2 = urem i5 %add_ln51, i5 10" [cnn.cpp:51]   --->   Operation 154 'urem' 'urem_ln51_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [5/9] (1.06ns)   --->   "%urem_ln51_3 = urem i5 %add_ln51_1, i5 10" [cnn.cpp:51]   --->   Operation 155 'urem' 'urem_ln51_3' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.06>
ST_6 : Operation 156 [3/8] (0.78ns)   --->   "%empty = urem i4 %select_ln35_1, i4 5" [cnn.cpp:35]   --->   Operation 156 'urem' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [4/9] (1.06ns)   --->   "%empty_23 = urem i5 %tmp_83, i5 10" [cnn.cpp:35]   --->   Operation 157 'urem' 'empty_23' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [4/9] (1.06ns)   --->   "%empty_25 = urem i5 %empty_24, i5 10" [cnn.cpp:35]   --->   Operation 158 'urem' 'empty_25' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [4/9] (1.06ns)   --->   "%urem_ln36 = urem i5 %empty_26, i5 10" [cnn.cpp:36]   --->   Operation 159 'urem' 'urem_ln36' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [3/8] (0.78ns)   --->   "%urem_ln51 = urem i4 %select_ln35, i4 5" [cnn.cpp:51]   --->   Operation 160 'urem' 'urem_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [4/9] (1.06ns)   --->   "%urem_ln51_1 = urem i5 %or_ln, i5 10" [cnn.cpp:51]   --->   Operation 161 'urem' 'urem_ln51_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [4/9] (1.06ns)   --->   "%urem_ln51_2 = urem i5 %add_ln51, i5 10" [cnn.cpp:51]   --->   Operation 162 'urem' 'urem_ln51_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [4/9] (1.06ns)   --->   "%urem_ln51_3 = urem i5 %add_ln51_1, i5 10" [cnn.cpp:51]   --->   Operation 163 'urem' 'urem_ln51_3' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.06>
ST_7 : Operation 164 [2/8] (0.78ns)   --->   "%empty = urem i4 %select_ln35_1, i4 5" [cnn.cpp:35]   --->   Operation 164 'urem' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [3/9] (1.06ns)   --->   "%empty_23 = urem i5 %tmp_83, i5 10" [cnn.cpp:35]   --->   Operation 165 'urem' 'empty_23' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [3/9] (1.06ns)   --->   "%empty_25 = urem i5 %empty_24, i5 10" [cnn.cpp:35]   --->   Operation 166 'urem' 'empty_25' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [3/9] (1.06ns)   --->   "%urem_ln36 = urem i5 %empty_26, i5 10" [cnn.cpp:36]   --->   Operation 167 'urem' 'urem_ln36' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [2/8] (0.78ns)   --->   "%urem_ln51 = urem i4 %select_ln35, i4 5" [cnn.cpp:51]   --->   Operation 168 'urem' 'urem_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [3/9] (1.06ns)   --->   "%urem_ln51_1 = urem i5 %or_ln, i5 10" [cnn.cpp:51]   --->   Operation 169 'urem' 'urem_ln51_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [3/9] (1.06ns)   --->   "%urem_ln51_2 = urem i5 %add_ln51, i5 10" [cnn.cpp:51]   --->   Operation 170 'urem' 'urem_ln51_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [3/9] (1.06ns)   --->   "%urem_ln51_3 = urem i5 %add_ln51_1, i5 10" [cnn.cpp:51]   --->   Operation 171 'urem' 'urem_ln51_3' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 172 [1/8] (0.78ns)   --->   "%empty = urem i4 %select_ln35_1, i4 5" [cnn.cpp:35]   --->   Operation 172 'urem' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%empty_22 = trunc i3 %empty" [cnn.cpp:35]   --->   Operation 173 'trunc' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_22, i4 0" [cnn.cpp:51]   --->   Operation 174 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_82 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_22, i2 0" [cnn.cpp:51]   --->   Operation 175 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%p_shl67 = zext i5 %tmp_82" [cnn.cpp:51]   --->   Operation 176 'zext' 'p_shl67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.77ns)   --->   "%mul_ln51 = add i7 %tmp_81, i7 %p_shl67" [cnn.cpp:51]   --->   Operation 177 'add' 'mul_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [2/9] (1.06ns)   --->   "%empty_23 = urem i5 %tmp_83, i5 10" [cnn.cpp:35]   --->   Operation 178 'urem' 'empty_23' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [2/9] (1.06ns)   --->   "%empty_25 = urem i5 %empty_24, i5 10" [cnn.cpp:35]   --->   Operation 179 'urem' 'empty_25' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [2/9] (1.06ns)   --->   "%urem_ln36 = urem i5 %empty_26, i5 10" [cnn.cpp:36]   --->   Operation 180 'urem' 'urem_ln36' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/8] (0.78ns)   --->   "%urem_ln51 = urem i4 %select_ln35, i4 5" [cnn.cpp:51]   --->   Operation 181 'urem' 'urem_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln51 = shl i4 %urem_ln51, i4 1" [cnn.cpp:51]   --->   Operation 182 'shl' 'shl_ln51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i4 %shl_ln51" [cnn.cpp:51]   --->   Operation 183 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.77ns)   --->   "%add_ln51_2 = add i7 %mul_ln51, i7 %zext_ln51_3" [cnn.cpp:51]   --->   Operation 184 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i7 %add_ln51_2" [cnn.cpp:51]   --->   Operation 185 'zext' 'zext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_4" [cnn.cpp:51]   --->   Operation 186 'getelementptr' 'image_addr' <Predicate = (p_cast == 0 & trunc_ln3 == 0)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%image_1_addr = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_4" [cnn.cpp:51]   --->   Operation 187 'getelementptr' 'image_1_addr' <Predicate = (p_cast == 0 & trunc_ln3 == 1)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%image_2_addr = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_4" [cnn.cpp:51]   --->   Operation 188 'getelementptr' 'image_2_addr' <Predicate = (p_cast == 0 & trunc_ln3 == 2)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%image_3_addr = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_4" [cnn.cpp:51]   --->   Operation 189 'getelementptr' 'image_3_addr' <Predicate = (trunc_ln3 == 0 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%image_4_addr = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_4" [cnn.cpp:51]   --->   Operation 190 'getelementptr' 'image_4_addr' <Predicate = (trunc_ln3 == 1 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%image_5_addr = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_4" [cnn.cpp:51]   --->   Operation 191 'getelementptr' 'image_5_addr' <Predicate = (trunc_ln3 == 2 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%image_6_addr = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_4" [cnn.cpp:51]   --->   Operation 192 'getelementptr' 'image_6_addr' <Predicate = (trunc_ln3 == 0 & p_cast == 2)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%image_7_addr = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_4" [cnn.cpp:51]   --->   Operation 193 'getelementptr' 'image_7_addr' <Predicate = (trunc_ln3 == 1 & p_cast == 2)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%image_8_addr = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_4" [cnn.cpp:51]   --->   Operation 194 'getelementptr' 'image_8_addr' <Predicate = (trunc_ln3 == 2 & p_cast == 2)> <Delay = 0.00>
ST_8 : Operation 195 [2/2] (1.23ns)   --->   "%image_load = load i7 %image_addr" [cnn.cpp:51]   --->   Operation 195 'load' 'image_load' <Predicate = (p_cast == 0 & trunc_ln3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 196 [2/2] (1.23ns)   --->   "%image_1_load = load i7 %image_1_addr" [cnn.cpp:51]   --->   Operation 196 'load' 'image_1_load' <Predicate = (p_cast == 0 & trunc_ln3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 197 [2/2] (1.23ns)   --->   "%image_2_load = load i7 %image_2_addr" [cnn.cpp:51]   --->   Operation 197 'load' 'image_2_load' <Predicate = (p_cast == 0 & trunc_ln3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 198 [2/2] (1.23ns)   --->   "%image_3_load = load i7 %image_3_addr" [cnn.cpp:51]   --->   Operation 198 'load' 'image_3_load' <Predicate = (trunc_ln3 == 0 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 199 [2/2] (1.23ns)   --->   "%image_4_load = load i7 %image_4_addr" [cnn.cpp:51]   --->   Operation 199 'load' 'image_4_load' <Predicate = (trunc_ln3 == 1 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 200 [2/2] (1.23ns)   --->   "%image_5_load = load i7 %image_5_addr" [cnn.cpp:51]   --->   Operation 200 'load' 'image_5_load' <Predicate = (trunc_ln3 == 2 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 201 [2/2] (1.23ns)   --->   "%image_6_load = load i7 %image_6_addr" [cnn.cpp:51]   --->   Operation 201 'load' 'image_6_load' <Predicate = (trunc_ln3 == 0 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 202 [2/2] (1.23ns)   --->   "%image_7_load = load i7 %image_7_addr" [cnn.cpp:51]   --->   Operation 202 'load' 'image_7_load' <Predicate = (trunc_ln3 == 1 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 203 [2/2] (1.23ns)   --->   "%image_8_load = load i7 %image_8_addr" [cnn.cpp:51]   --->   Operation 203 'load' 'image_8_load' <Predicate = (trunc_ln3 == 2 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 204 [2/9] (1.06ns)   --->   "%urem_ln51_1 = urem i5 %or_ln, i5 10" [cnn.cpp:51]   --->   Operation 204 'urem' 'urem_ln51_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [2/9] (1.06ns)   --->   "%urem_ln51_2 = urem i5 %add_ln51, i5 10" [cnn.cpp:51]   --->   Operation 205 'urem' 'urem_ln51_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [2/9] (1.06ns)   --->   "%urem_ln51_3 = urem i5 %add_ln51_1, i5 10" [cnn.cpp:51]   --->   Operation 206 'urem' 'urem_ln51_3' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.84>
ST_9 : Operation 207 [1/9] (1.06ns)   --->   "%empty_23 = urem i5 %tmp_83, i5 10" [cnn.cpp:35]   --->   Operation 207 'urem' 'empty_23' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i5 %empty_23" [cnn.cpp:51]   --->   Operation 208 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_85 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_23, i1 0" [cnn.cpp:51]   --->   Operation 209 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln51, i3 0" [cnn.cpp:51]   --->   Operation 210 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i6 %tmp_85" [cnn.cpp:51]   --->   Operation 211 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.77ns)   --->   "%add_ln51_18 = add i7 %tmp_86, i7 %zext_ln51" [cnn.cpp:51]   --->   Operation 212 'add' 'add_ln51_18' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/9] (1.06ns)   --->   "%empty_25 = urem i5 %empty_24, i5 10" [cnn.cpp:35]   --->   Operation 213 'urem' 'empty_25' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln51_3 = trunc i5 %empty_25" [cnn.cpp:51]   --->   Operation 214 'trunc' 'trunc_ln51_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_25, i1 0" [cnn.cpp:51]   --->   Operation 215 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln51_3, i3 0" [cnn.cpp:51]   --->   Operation 216 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i6 %tmp_87" [cnn.cpp:51]   --->   Operation 217 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.77ns)   --->   "%add_ln51_19 = add i7 %tmp_88, i7 %zext_ln51_1" [cnn.cpp:51]   --->   Operation 218 'add' 'add_ln51_19' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [1/9] (1.06ns)   --->   "%urem_ln36 = urem i5 %empty_26, i5 10" [cnn.cpp:36]   --->   Operation 219 'urem' 'urem_ln36' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln51_4 = trunc i5 %urem_ln36" [cnn.cpp:51]   --->   Operation 220 'trunc' 'trunc_ln51_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %urem_ln36, i1 0" [cnn.cpp:51]   --->   Operation 221 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln51_4, i3 0" [cnn.cpp:51]   --->   Operation 222 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i6 %tmp_89" [cnn.cpp:51]   --->   Operation 223 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.77ns)   --->   "%add_ln36_1 = add i7 %tmp_90, i7 %zext_ln51_2" [cnn.cpp:36]   --->   Operation 224 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.77ns)   --->   "%add_ln51_3 = add i7 %add_ln51_18, i7 %zext_ln51_3" [cnn.cpp:51]   --->   Operation 225 'add' 'add_ln51_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i7 %add_ln51_3" [cnn.cpp:51]   --->   Operation 226 'zext' 'zext_ln51_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%image_addr_1 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_5" [cnn.cpp:51]   --->   Operation 227 'getelementptr' 'image_addr_1' <Predicate = (p_cast == 0 & trunc_ln3 == 0)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.77ns)   --->   "%add_ln51_4 = add i7 %add_ln51_19, i7 %zext_ln51_3" [cnn.cpp:51]   --->   Operation 228 'add' 'add_ln51_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i7 %add_ln51_4" [cnn.cpp:51]   --->   Operation 229 'zext' 'zext_ln51_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%image_addr_4 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_6" [cnn.cpp:51]   --->   Operation 230 'getelementptr' 'image_addr_4' <Predicate = (trunc_ln3 == 0 & p_cast3 == 0)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.77ns)   --->   "%add_ln51_5 = add i7 %add_ln36_1, i7 %zext_ln51_3" [cnn.cpp:51]   --->   Operation 231 'add' 'add_ln51_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i7 %add_ln51_5" [cnn.cpp:51]   --->   Operation 232 'zext' 'zext_ln51_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%image_addr_7 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_7" [cnn.cpp:51]   --->   Operation 233 'getelementptr' 'image_addr_7' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 0)> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%image_1_addr_1 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_5" [cnn.cpp:51]   --->   Operation 234 'getelementptr' 'image_1_addr_1' <Predicate = (p_cast == 0 & trunc_ln3 == 1)> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%image_1_addr_4 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_6" [cnn.cpp:51]   --->   Operation 235 'getelementptr' 'image_1_addr_4' <Predicate = (trunc_ln3 == 1 & p_cast3 == 0)> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%image_1_addr_7 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_7" [cnn.cpp:51]   --->   Operation 236 'getelementptr' 'image_1_addr_7' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 0)> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%image_2_addr_1 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_5" [cnn.cpp:51]   --->   Operation 237 'getelementptr' 'image_2_addr_1' <Predicate = (p_cast == 0 & trunc_ln3 == 2)> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%image_2_addr_4 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_6" [cnn.cpp:51]   --->   Operation 238 'getelementptr' 'image_2_addr_4' <Predicate = (trunc_ln3 == 2 & p_cast3 == 0)> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%image_2_addr_7 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_7" [cnn.cpp:51]   --->   Operation 239 'getelementptr' 'image_2_addr_7' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 0)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%image_3_addr_1 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_5" [cnn.cpp:51]   --->   Operation 240 'getelementptr' 'image_3_addr_1' <Predicate = (trunc_ln3 == 0 & p_cast == 1)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%image_3_addr_4 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_6" [cnn.cpp:51]   --->   Operation 241 'getelementptr' 'image_3_addr_4' <Predicate = (trunc_ln3 == 0 & p_cast3 == 1)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%image_3_addr_7 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_7" [cnn.cpp:51]   --->   Operation 242 'getelementptr' 'image_3_addr_7' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 1)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%image_4_addr_1 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_5" [cnn.cpp:51]   --->   Operation 243 'getelementptr' 'image_4_addr_1' <Predicate = (trunc_ln3 == 1 & p_cast == 1)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%image_4_addr_4 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_6" [cnn.cpp:51]   --->   Operation 244 'getelementptr' 'image_4_addr_4' <Predicate = (trunc_ln3 == 1 & p_cast3 == 1)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%image_4_addr_7 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_7" [cnn.cpp:51]   --->   Operation 245 'getelementptr' 'image_4_addr_7' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 1)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%image_5_addr_1 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_5" [cnn.cpp:51]   --->   Operation 246 'getelementptr' 'image_5_addr_1' <Predicate = (trunc_ln3 == 2 & p_cast == 1)> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%image_5_addr_4 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_6" [cnn.cpp:51]   --->   Operation 247 'getelementptr' 'image_5_addr_4' <Predicate = (trunc_ln3 == 2 & p_cast3 == 1)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%image_5_addr_7 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_7" [cnn.cpp:51]   --->   Operation 248 'getelementptr' 'image_5_addr_7' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 1)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%image_6_addr_1 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_5" [cnn.cpp:51]   --->   Operation 249 'getelementptr' 'image_6_addr_1' <Predicate = (trunc_ln3 == 0 & p_cast == 2)> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%image_6_addr_4 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_6" [cnn.cpp:51]   --->   Operation 250 'getelementptr' 'image_6_addr_4' <Predicate = (trunc_ln3 == 0 & p_cast3 == 2)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%image_6_addr_7 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_7" [cnn.cpp:51]   --->   Operation 251 'getelementptr' 'image_6_addr_7' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 2)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%image_7_addr_1 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_5" [cnn.cpp:51]   --->   Operation 252 'getelementptr' 'image_7_addr_1' <Predicate = (trunc_ln3 == 1 & p_cast == 2)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%image_7_addr_4 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_6" [cnn.cpp:51]   --->   Operation 253 'getelementptr' 'image_7_addr_4' <Predicate = (trunc_ln3 == 1 & p_cast3 == 2)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%image_7_addr_7 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_7" [cnn.cpp:51]   --->   Operation 254 'getelementptr' 'image_7_addr_7' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 2)> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%image_8_addr_1 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_5" [cnn.cpp:51]   --->   Operation 255 'getelementptr' 'image_8_addr_1' <Predicate = (trunc_ln3 == 2 & p_cast == 2)> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%image_8_addr_4 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_6" [cnn.cpp:51]   --->   Operation 256 'getelementptr' 'image_8_addr_4' <Predicate = (trunc_ln3 == 2 & p_cast3 == 2)> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%image_8_addr_7 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_7" [cnn.cpp:51]   --->   Operation 257 'getelementptr' 'image_8_addr_7' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 2)> <Delay = 0.00>
ST_9 : Operation 258 [1/2] (1.23ns)   --->   "%image_load = load i7 %image_addr" [cnn.cpp:51]   --->   Operation 258 'load' 'image_load' <Predicate = (p_cast == 0 & trunc_ln3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 259 [1/2] (1.23ns)   --->   "%image_1_load = load i7 %image_1_addr" [cnn.cpp:51]   --->   Operation 259 'load' 'image_1_load' <Predicate = (p_cast == 0 & trunc_ln3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 260 [1/2] (1.23ns)   --->   "%image_2_load = load i7 %image_2_addr" [cnn.cpp:51]   --->   Operation 260 'load' 'image_2_load' <Predicate = (p_cast == 0 & trunc_ln3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 261 [1/1] (0.42ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load, i2 1, i32 %image_1_load, i2 2, i32 %image_2_load, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 261 'sparsemux' 'tmp' <Predicate = (p_cast == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 262 [1/2] (1.23ns)   --->   "%image_3_load = load i7 %image_3_addr" [cnn.cpp:51]   --->   Operation 262 'load' 'image_3_load' <Predicate = (trunc_ln3 == 0 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 263 [1/2] (1.23ns)   --->   "%image_4_load = load i7 %image_4_addr" [cnn.cpp:51]   --->   Operation 263 'load' 'image_4_load' <Predicate = (trunc_ln3 == 1 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 264 [1/2] (1.23ns)   --->   "%image_5_load = load i7 %image_5_addr" [cnn.cpp:51]   --->   Operation 264 'load' 'image_5_load' <Predicate = (trunc_ln3 == 2 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 265 [1/1] (0.42ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load, i2 1, i32 %image_4_load, i2 2, i32 %image_5_load, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 265 'sparsemux' 'tmp_1' <Predicate = (p_cast == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/2] (1.23ns)   --->   "%image_6_load = load i7 %image_6_addr" [cnn.cpp:51]   --->   Operation 266 'load' 'image_6_load' <Predicate = (trunc_ln3 == 0 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 267 [1/2] (1.23ns)   --->   "%image_7_load = load i7 %image_7_addr" [cnn.cpp:51]   --->   Operation 267 'load' 'image_7_load' <Predicate = (trunc_ln3 == 1 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 268 [1/2] (1.23ns)   --->   "%image_8_load = load i7 %image_8_addr" [cnn.cpp:51]   --->   Operation 268 'load' 'image_8_load' <Predicate = (trunc_ln3 == 2 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 269 [1/1] (0.42ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load, i2 1, i32 %image_7_load, i2 2, i32 %image_8_load, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 269 'sparsemux' 'tmp_2' <Predicate = (p_cast == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/1] (0.42ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp, i2 1, i32 %tmp_1, i2 2, i32 %tmp_2, i32 <undef>, i2 %p_cast" [cnn.cpp:51]   --->   Operation 270 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 271 [1/9] (1.06ns)   --->   "%urem_ln51_1 = urem i5 %or_ln, i5 10" [cnn.cpp:51]   --->   Operation 271 'urem' 'urem_ln51_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln51_9 = zext i5 %urem_ln51_1" [cnn.cpp:51]   --->   Operation 272 'zext' 'zext_ln51_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.77ns)   --->   "%add_ln51_6 = add i7 %mul_ln51, i7 %zext_ln51_9" [cnn.cpp:51]   --->   Operation 273 'add' 'add_ln51_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln51_10 = zext i7 %add_ln51_6" [cnn.cpp:51]   --->   Operation 274 'zext' 'zext_ln51_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "%image_addr_2 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_10" [cnn.cpp:51]   --->   Operation 275 'getelementptr' 'image_addr_2' <Predicate = (p_cast == 0 & trunc_ln3 == 0)> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.77ns)   --->   "%add_ln51_7 = add i7 %add_ln51_18, i7 %zext_ln51_9" [cnn.cpp:51]   --->   Operation 276 'add' 'add_ln51_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln51_11 = zext i7 %add_ln51_7" [cnn.cpp:51]   --->   Operation 277 'zext' 'zext_ln51_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%image_addr_5 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_11" [cnn.cpp:51]   --->   Operation 278 'getelementptr' 'image_addr_5' <Predicate = (p_cast == 0 & trunc_ln3 == 0)> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.77ns)   --->   "%add_ln51_8 = add i7 %add_ln51_19, i7 %zext_ln51_9" [cnn.cpp:51]   --->   Operation 279 'add' 'add_ln51_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln51_12 = zext i7 %add_ln51_8" [cnn.cpp:51]   --->   Operation 280 'zext' 'zext_ln51_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%image_addr_8 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_12" [cnn.cpp:51]   --->   Operation 281 'getelementptr' 'image_addr_8' <Predicate = (trunc_ln3 == 0 & p_cast3 == 0)> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.77ns)   --->   "%add_ln51_9 = add i7 %add_ln36_1, i7 %zext_ln51_9" [cnn.cpp:51]   --->   Operation 282 'add' 'add_ln51_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln51_13 = zext i7 %add_ln51_9" [cnn.cpp:51]   --->   Operation 283 'zext' 'zext_ln51_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%image_addr_13 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_13" [cnn.cpp:51]   --->   Operation 284 'getelementptr' 'image_addr_13' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 0)> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%image_1_addr_2 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_10" [cnn.cpp:51]   --->   Operation 285 'getelementptr' 'image_1_addr_2' <Predicate = (p_cast == 0 & trunc_ln3 == 1)> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%image_1_addr_5 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_11" [cnn.cpp:51]   --->   Operation 286 'getelementptr' 'image_1_addr_5' <Predicate = (p_cast == 0 & trunc_ln3 == 1)> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%image_1_addr_8 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_12" [cnn.cpp:51]   --->   Operation 287 'getelementptr' 'image_1_addr_8' <Predicate = (trunc_ln3 == 1 & p_cast3 == 0)> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%image_1_addr_13 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_13" [cnn.cpp:51]   --->   Operation 288 'getelementptr' 'image_1_addr_13' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 0)> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%image_2_addr_2 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_10" [cnn.cpp:51]   --->   Operation 289 'getelementptr' 'image_2_addr_2' <Predicate = (p_cast == 0 & trunc_ln3 == 2)> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%image_2_addr_5 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_11" [cnn.cpp:51]   --->   Operation 290 'getelementptr' 'image_2_addr_5' <Predicate = (p_cast == 0 & trunc_ln3 == 2)> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%image_2_addr_8 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_12" [cnn.cpp:51]   --->   Operation 291 'getelementptr' 'image_2_addr_8' <Predicate = (trunc_ln3 == 2 & p_cast3 == 0)> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%image_2_addr_13 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_13" [cnn.cpp:51]   --->   Operation 292 'getelementptr' 'image_2_addr_13' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 0)> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%image_3_addr_2 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_10" [cnn.cpp:51]   --->   Operation 293 'getelementptr' 'image_3_addr_2' <Predicate = (trunc_ln3 == 0 & p_cast == 1)> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%image_3_addr_5 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_11" [cnn.cpp:51]   --->   Operation 294 'getelementptr' 'image_3_addr_5' <Predicate = (trunc_ln3 == 0 & p_cast == 1)> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%image_3_addr_8 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_12" [cnn.cpp:51]   --->   Operation 295 'getelementptr' 'image_3_addr_8' <Predicate = (trunc_ln3 == 0 & p_cast3 == 1)> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%image_3_addr_13 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_13" [cnn.cpp:51]   --->   Operation 296 'getelementptr' 'image_3_addr_13' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 1)> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%image_4_addr_2 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_10" [cnn.cpp:51]   --->   Operation 297 'getelementptr' 'image_4_addr_2' <Predicate = (trunc_ln3 == 1 & p_cast == 1)> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%image_4_addr_5 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_11" [cnn.cpp:51]   --->   Operation 298 'getelementptr' 'image_4_addr_5' <Predicate = (trunc_ln3 == 1 & p_cast == 1)> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%image_4_addr_8 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_12" [cnn.cpp:51]   --->   Operation 299 'getelementptr' 'image_4_addr_8' <Predicate = (trunc_ln3 == 1 & p_cast3 == 1)> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%image_4_addr_13 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_13" [cnn.cpp:51]   --->   Operation 300 'getelementptr' 'image_4_addr_13' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 1)> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%image_5_addr_2 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_10" [cnn.cpp:51]   --->   Operation 301 'getelementptr' 'image_5_addr_2' <Predicate = (trunc_ln3 == 2 & p_cast == 1)> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%image_5_addr_5 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_11" [cnn.cpp:51]   --->   Operation 302 'getelementptr' 'image_5_addr_5' <Predicate = (trunc_ln3 == 2 & p_cast == 1)> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%image_5_addr_8 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_12" [cnn.cpp:51]   --->   Operation 303 'getelementptr' 'image_5_addr_8' <Predicate = (trunc_ln3 == 2 & p_cast3 == 1)> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%image_5_addr_13 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_13" [cnn.cpp:51]   --->   Operation 304 'getelementptr' 'image_5_addr_13' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 1)> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%image_6_addr_2 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_10" [cnn.cpp:51]   --->   Operation 305 'getelementptr' 'image_6_addr_2' <Predicate = (trunc_ln3 == 0 & p_cast == 2)> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%image_6_addr_5 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_11" [cnn.cpp:51]   --->   Operation 306 'getelementptr' 'image_6_addr_5' <Predicate = (trunc_ln3 == 0 & p_cast == 2)> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "%image_6_addr_8 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_12" [cnn.cpp:51]   --->   Operation 307 'getelementptr' 'image_6_addr_8' <Predicate = (trunc_ln3 == 0 & p_cast3 == 2)> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%image_6_addr_13 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_13" [cnn.cpp:51]   --->   Operation 308 'getelementptr' 'image_6_addr_13' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 2)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%image_7_addr_2 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_10" [cnn.cpp:51]   --->   Operation 309 'getelementptr' 'image_7_addr_2' <Predicate = (trunc_ln3 == 1 & p_cast == 2)> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%image_7_addr_5 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_11" [cnn.cpp:51]   --->   Operation 310 'getelementptr' 'image_7_addr_5' <Predicate = (trunc_ln3 == 1 & p_cast == 2)> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%image_7_addr_8 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_12" [cnn.cpp:51]   --->   Operation 311 'getelementptr' 'image_7_addr_8' <Predicate = (trunc_ln3 == 1 & p_cast3 == 2)> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%image_7_addr_13 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_13" [cnn.cpp:51]   --->   Operation 312 'getelementptr' 'image_7_addr_13' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 2)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%image_8_addr_2 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_10" [cnn.cpp:51]   --->   Operation 313 'getelementptr' 'image_8_addr_2' <Predicate = (trunc_ln3 == 2 & p_cast == 2)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%image_8_addr_5 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_11" [cnn.cpp:51]   --->   Operation 314 'getelementptr' 'image_8_addr_5' <Predicate = (trunc_ln3 == 2 & p_cast == 2)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%image_8_addr_8 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_12" [cnn.cpp:51]   --->   Operation 315 'getelementptr' 'image_8_addr_8' <Predicate = (trunc_ln3 == 2 & p_cast3 == 2)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%image_8_addr_13 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_13" [cnn.cpp:51]   --->   Operation 316 'getelementptr' 'image_8_addr_13' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 2)> <Delay = 0.00>
ST_9 : Operation 317 [2/2] (1.23ns)   --->   "%image_load_1 = load i7 %image_addr_2" [cnn.cpp:51]   --->   Operation 317 'load' 'image_load_1' <Predicate = (p_cast == 0 & trunc_ln3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 318 [2/2] (1.23ns)   --->   "%image_1_load_1 = load i7 %image_1_addr_2" [cnn.cpp:51]   --->   Operation 318 'load' 'image_1_load_1' <Predicate = (p_cast == 0 & trunc_ln3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 319 [2/2] (1.23ns)   --->   "%image_2_load_1 = load i7 %image_2_addr_2" [cnn.cpp:51]   --->   Operation 319 'load' 'image_2_load_1' <Predicate = (p_cast == 0 & trunc_ln3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 320 [2/2] (1.23ns)   --->   "%image_3_load_1 = load i7 %image_3_addr_2" [cnn.cpp:51]   --->   Operation 320 'load' 'image_3_load_1' <Predicate = (trunc_ln3 == 0 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 321 [2/2] (1.23ns)   --->   "%image_4_load_1 = load i7 %image_4_addr_2" [cnn.cpp:51]   --->   Operation 321 'load' 'image_4_load_1' <Predicate = (trunc_ln3 == 1 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 322 [2/2] (1.23ns)   --->   "%image_5_load_1 = load i7 %image_5_addr_2" [cnn.cpp:51]   --->   Operation 322 'load' 'image_5_load_1' <Predicate = (trunc_ln3 == 2 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 323 [2/2] (1.23ns)   --->   "%image_6_load_1 = load i7 %image_6_addr_2" [cnn.cpp:51]   --->   Operation 323 'load' 'image_6_load_1' <Predicate = (trunc_ln3 == 0 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 324 [2/2] (1.23ns)   --->   "%image_7_load_1 = load i7 %image_7_addr_2" [cnn.cpp:51]   --->   Operation 324 'load' 'image_7_load_1' <Predicate = (trunc_ln3 == 1 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 325 [2/2] (1.23ns)   --->   "%image_8_load_1 = load i7 %image_8_addr_2" [cnn.cpp:51]   --->   Operation 325 'load' 'image_8_load_1' <Predicate = (trunc_ln3 == 2 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 326 [1/9] (1.06ns)   --->   "%urem_ln51_2 = urem i5 %add_ln51, i5 10" [cnn.cpp:51]   --->   Operation 326 'urem' 'urem_ln51_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln51_14 = zext i5 %urem_ln51_2" [cnn.cpp:51]   --->   Operation 327 'zext' 'zext_ln51_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.77ns)   --->   "%add_ln51_10 = add i7 %mul_ln51, i7 %zext_ln51_14" [cnn.cpp:51]   --->   Operation 328 'add' 'add_ln51_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln51_15 = zext i7 %add_ln51_10" [cnn.cpp:51]   --->   Operation 329 'zext' 'zext_ln51_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%image_addr_3 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_15" [cnn.cpp:51]   --->   Operation 330 'getelementptr' 'image_addr_3' <Predicate = (p_cast == 0 & trunc_ln51_1 == 0)> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.77ns)   --->   "%add_ln51_11 = add i7 %add_ln51_18, i7 %zext_ln51_14" [cnn.cpp:51]   --->   Operation 331 'add' 'add_ln51_11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln51_16 = zext i7 %add_ln51_11" [cnn.cpp:51]   --->   Operation 332 'zext' 'zext_ln51_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%image_addr_6 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_16" [cnn.cpp:51]   --->   Operation 333 'getelementptr' 'image_addr_6' <Predicate = (p_cast == 0 & trunc_ln51_1 == 0)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.77ns)   --->   "%add_ln51_12 = add i7 %add_ln51_19, i7 %zext_ln51_14" [cnn.cpp:51]   --->   Operation 334 'add' 'add_ln51_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln51_17 = zext i7 %add_ln51_12" [cnn.cpp:51]   --->   Operation 335 'zext' 'zext_ln51_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%image_addr_9 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_17" [cnn.cpp:51]   --->   Operation 336 'getelementptr' 'image_addr_9' <Predicate = (trunc_ln51_1 == 0 & p_cast3 == 0)> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.77ns)   --->   "%add_ln51_13 = add i7 %add_ln36_1, i7 %zext_ln51_14" [cnn.cpp:51]   --->   Operation 337 'add' 'add_ln51_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln51_18 = zext i7 %add_ln51_13" [cnn.cpp:51]   --->   Operation 338 'zext' 'zext_ln51_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%image_addr_14 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_18" [cnn.cpp:51]   --->   Operation 339 'getelementptr' 'image_addr_14' <Predicate = (trunc_ln51_1 == 0 & trunc_ln2 == 0)> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%image_1_addr_3 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_15" [cnn.cpp:51]   --->   Operation 340 'getelementptr' 'image_1_addr_3' <Predicate = (p_cast == 0 & trunc_ln51_1 == 1)> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%image_1_addr_6 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_16" [cnn.cpp:51]   --->   Operation 341 'getelementptr' 'image_1_addr_6' <Predicate = (p_cast == 0 & trunc_ln51_1 == 1)> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%image_1_addr_9 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_17" [cnn.cpp:51]   --->   Operation 342 'getelementptr' 'image_1_addr_9' <Predicate = (trunc_ln51_1 == 1 & p_cast3 == 0)> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%image_1_addr_14 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_18" [cnn.cpp:51]   --->   Operation 343 'getelementptr' 'image_1_addr_14' <Predicate = (trunc_ln51_1 == 1 & trunc_ln2 == 0)> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%image_2_addr_3 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_15" [cnn.cpp:51]   --->   Operation 344 'getelementptr' 'image_2_addr_3' <Predicate = (p_cast == 0 & trunc_ln51_1 == 2)> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%image_2_addr_6 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_16" [cnn.cpp:51]   --->   Operation 345 'getelementptr' 'image_2_addr_6' <Predicate = (p_cast == 0 & trunc_ln51_1 == 2)> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%image_2_addr_9 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_17" [cnn.cpp:51]   --->   Operation 346 'getelementptr' 'image_2_addr_9' <Predicate = (trunc_ln51_1 == 2 & p_cast3 == 0)> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%image_2_addr_14 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_18" [cnn.cpp:51]   --->   Operation 347 'getelementptr' 'image_2_addr_14' <Predicate = (trunc_ln51_1 == 2 & trunc_ln2 == 0)> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%image_3_addr_3 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_15" [cnn.cpp:51]   --->   Operation 348 'getelementptr' 'image_3_addr_3' <Predicate = (p_cast == 1 & trunc_ln51_1 == 0)> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%image_3_addr_6 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_16" [cnn.cpp:51]   --->   Operation 349 'getelementptr' 'image_3_addr_6' <Predicate = (p_cast == 1 & trunc_ln51_1 == 0)> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%image_3_addr_9 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_17" [cnn.cpp:51]   --->   Operation 350 'getelementptr' 'image_3_addr_9' <Predicate = (trunc_ln51_1 == 0 & p_cast3 == 1)> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%image_3_addr_14 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_18" [cnn.cpp:51]   --->   Operation 351 'getelementptr' 'image_3_addr_14' <Predicate = (trunc_ln51_1 == 0 & trunc_ln2 == 1)> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%image_4_addr_3 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_15" [cnn.cpp:51]   --->   Operation 352 'getelementptr' 'image_4_addr_3' <Predicate = (p_cast == 1 & trunc_ln51_1 == 1)> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%image_4_addr_6 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_16" [cnn.cpp:51]   --->   Operation 353 'getelementptr' 'image_4_addr_6' <Predicate = (p_cast == 1 & trunc_ln51_1 == 1)> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%image_4_addr_9 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_17" [cnn.cpp:51]   --->   Operation 354 'getelementptr' 'image_4_addr_9' <Predicate = (trunc_ln51_1 == 1 & p_cast3 == 1)> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (0.00ns)   --->   "%image_4_addr_14 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_18" [cnn.cpp:51]   --->   Operation 355 'getelementptr' 'image_4_addr_14' <Predicate = (trunc_ln51_1 == 1 & trunc_ln2 == 1)> <Delay = 0.00>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%image_5_addr_3 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_15" [cnn.cpp:51]   --->   Operation 356 'getelementptr' 'image_5_addr_3' <Predicate = (p_cast == 1 & trunc_ln51_1 == 2)> <Delay = 0.00>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%image_5_addr_6 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_16" [cnn.cpp:51]   --->   Operation 357 'getelementptr' 'image_5_addr_6' <Predicate = (p_cast == 1 & trunc_ln51_1 == 2)> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%image_5_addr_9 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_17" [cnn.cpp:51]   --->   Operation 358 'getelementptr' 'image_5_addr_9' <Predicate = (trunc_ln51_1 == 2 & p_cast3 == 1)> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%image_5_addr_14 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_18" [cnn.cpp:51]   --->   Operation 359 'getelementptr' 'image_5_addr_14' <Predicate = (trunc_ln51_1 == 2 & trunc_ln2 == 1)> <Delay = 0.00>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%image_6_addr_3 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_15" [cnn.cpp:51]   --->   Operation 360 'getelementptr' 'image_6_addr_3' <Predicate = (p_cast == 2 & trunc_ln51_1 == 0)> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%image_6_addr_6 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_16" [cnn.cpp:51]   --->   Operation 361 'getelementptr' 'image_6_addr_6' <Predicate = (p_cast == 2 & trunc_ln51_1 == 0)> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%image_6_addr_9 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_17" [cnn.cpp:51]   --->   Operation 362 'getelementptr' 'image_6_addr_9' <Predicate = (trunc_ln51_1 == 0 & p_cast3 == 2)> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%image_6_addr_14 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_18" [cnn.cpp:51]   --->   Operation 363 'getelementptr' 'image_6_addr_14' <Predicate = (trunc_ln51_1 == 0 & trunc_ln2 == 2)> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%image_7_addr_3 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_15" [cnn.cpp:51]   --->   Operation 364 'getelementptr' 'image_7_addr_3' <Predicate = (p_cast == 2 & trunc_ln51_1 == 1)> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%image_7_addr_6 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_16" [cnn.cpp:51]   --->   Operation 365 'getelementptr' 'image_7_addr_6' <Predicate = (p_cast == 2 & trunc_ln51_1 == 1)> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%image_7_addr_9 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_17" [cnn.cpp:51]   --->   Operation 366 'getelementptr' 'image_7_addr_9' <Predicate = (trunc_ln51_1 == 1 & p_cast3 == 2)> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%image_7_addr_14 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_18" [cnn.cpp:51]   --->   Operation 367 'getelementptr' 'image_7_addr_14' <Predicate = (trunc_ln51_1 == 1 & trunc_ln2 == 2)> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%image_8_addr_3 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_15" [cnn.cpp:51]   --->   Operation 368 'getelementptr' 'image_8_addr_3' <Predicate = (p_cast == 2 & trunc_ln51_1 == 2)> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%image_8_addr_6 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_16" [cnn.cpp:51]   --->   Operation 369 'getelementptr' 'image_8_addr_6' <Predicate = (p_cast == 2 & trunc_ln51_1 == 2)> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%image_8_addr_9 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_17" [cnn.cpp:51]   --->   Operation 370 'getelementptr' 'image_8_addr_9' <Predicate = (trunc_ln51_1 == 2 & p_cast3 == 2)> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%image_8_addr_14 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_18" [cnn.cpp:51]   --->   Operation 371 'getelementptr' 'image_8_addr_14' <Predicate = (trunc_ln51_1 == 2 & trunc_ln2 == 2)> <Delay = 0.00>
ST_9 : Operation 372 [2/2] (1.23ns)   --->   "%image_load_2 = load i7 %image_addr_3" [cnn.cpp:51]   --->   Operation 372 'load' 'image_load_2' <Predicate = (p_cast == 0 & trunc_ln51_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 373 [2/2] (1.23ns)   --->   "%image_1_load_2 = load i7 %image_1_addr_3" [cnn.cpp:51]   --->   Operation 373 'load' 'image_1_load_2' <Predicate = (p_cast == 0 & trunc_ln51_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 374 [2/2] (1.23ns)   --->   "%image_2_load_2 = load i7 %image_2_addr_3" [cnn.cpp:51]   --->   Operation 374 'load' 'image_2_load_2' <Predicate = (p_cast == 0 & trunc_ln51_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 375 [2/2] (1.23ns)   --->   "%image_3_load_2 = load i7 %image_3_addr_3" [cnn.cpp:51]   --->   Operation 375 'load' 'image_3_load_2' <Predicate = (p_cast == 1 & trunc_ln51_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 376 [2/2] (1.23ns)   --->   "%image_4_load_2 = load i7 %image_4_addr_3" [cnn.cpp:51]   --->   Operation 376 'load' 'image_4_load_2' <Predicate = (p_cast == 1 & trunc_ln51_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 377 [2/2] (1.23ns)   --->   "%image_5_load_2 = load i7 %image_5_addr_3" [cnn.cpp:51]   --->   Operation 377 'load' 'image_5_load_2' <Predicate = (p_cast == 1 & trunc_ln51_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 378 [2/2] (1.23ns)   --->   "%image_6_load_2 = load i7 %image_6_addr_3" [cnn.cpp:51]   --->   Operation 378 'load' 'image_6_load_2' <Predicate = (p_cast == 2 & trunc_ln51_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 379 [2/2] (1.23ns)   --->   "%image_7_load_2 = load i7 %image_7_addr_3" [cnn.cpp:51]   --->   Operation 379 'load' 'image_7_load_2' <Predicate = (p_cast == 2 & trunc_ln51_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 380 [2/2] (1.23ns)   --->   "%image_8_load_2 = load i7 %image_8_addr_3" [cnn.cpp:51]   --->   Operation 380 'load' 'image_8_load_2' <Predicate = (p_cast == 2 & trunc_ln51_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 381 [2/2] (1.23ns)   --->   "%image_load_3 = load i7 %image_addr_1" [cnn.cpp:51]   --->   Operation 381 'load' 'image_load_3' <Predicate = (p_cast == 0 & trunc_ln3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 382 [2/2] (1.23ns)   --->   "%image_1_load_3 = load i7 %image_1_addr_1" [cnn.cpp:51]   --->   Operation 382 'load' 'image_1_load_3' <Predicate = (p_cast == 0 & trunc_ln3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 383 [2/2] (1.23ns)   --->   "%image_2_load_3 = load i7 %image_2_addr_1" [cnn.cpp:51]   --->   Operation 383 'load' 'image_2_load_3' <Predicate = (p_cast == 0 & trunc_ln3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 384 [2/2] (1.23ns)   --->   "%image_3_load_3 = load i7 %image_3_addr_1" [cnn.cpp:51]   --->   Operation 384 'load' 'image_3_load_3' <Predicate = (trunc_ln3 == 0 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 385 [2/2] (1.23ns)   --->   "%image_4_load_3 = load i7 %image_4_addr_1" [cnn.cpp:51]   --->   Operation 385 'load' 'image_4_load_3' <Predicate = (trunc_ln3 == 1 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 386 [2/2] (1.23ns)   --->   "%image_5_load_3 = load i7 %image_5_addr_1" [cnn.cpp:51]   --->   Operation 386 'load' 'image_5_load_3' <Predicate = (trunc_ln3 == 2 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 387 [2/2] (1.23ns)   --->   "%image_6_load_3 = load i7 %image_6_addr_1" [cnn.cpp:51]   --->   Operation 387 'load' 'image_6_load_3' <Predicate = (trunc_ln3 == 0 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 388 [2/2] (1.23ns)   --->   "%image_7_load_3 = load i7 %image_7_addr_1" [cnn.cpp:51]   --->   Operation 388 'load' 'image_7_load_3' <Predicate = (trunc_ln3 == 1 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 389 [2/2] (1.23ns)   --->   "%image_8_load_3 = load i7 %image_8_addr_1" [cnn.cpp:51]   --->   Operation 389 'load' 'image_8_load_3' <Predicate = (trunc_ln3 == 2 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 390 [2/2] (1.23ns)   --->   "%image_load_4 = load i7 %image_addr_5" [cnn.cpp:51]   --->   Operation 390 'load' 'image_load_4' <Predicate = (p_cast == 0 & trunc_ln3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 391 [2/2] (1.23ns)   --->   "%image_1_load_4 = load i7 %image_1_addr_5" [cnn.cpp:51]   --->   Operation 391 'load' 'image_1_load_4' <Predicate = (p_cast == 0 & trunc_ln3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 392 [2/2] (1.23ns)   --->   "%image_2_load_4 = load i7 %image_2_addr_5" [cnn.cpp:51]   --->   Operation 392 'load' 'image_2_load_4' <Predicate = (p_cast == 0 & trunc_ln3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 393 [2/2] (1.23ns)   --->   "%image_3_load_4 = load i7 %image_3_addr_5" [cnn.cpp:51]   --->   Operation 393 'load' 'image_3_load_4' <Predicate = (trunc_ln3 == 0 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 394 [2/2] (1.23ns)   --->   "%image_4_load_4 = load i7 %image_4_addr_5" [cnn.cpp:51]   --->   Operation 394 'load' 'image_4_load_4' <Predicate = (trunc_ln3 == 1 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 395 [2/2] (1.23ns)   --->   "%image_5_load_4 = load i7 %image_5_addr_5" [cnn.cpp:51]   --->   Operation 395 'load' 'image_5_load_4' <Predicate = (trunc_ln3 == 2 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 396 [2/2] (1.23ns)   --->   "%image_6_load_4 = load i7 %image_6_addr_5" [cnn.cpp:51]   --->   Operation 396 'load' 'image_6_load_4' <Predicate = (trunc_ln3 == 0 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 397 [2/2] (1.23ns)   --->   "%image_7_load_4 = load i7 %image_7_addr_5" [cnn.cpp:51]   --->   Operation 397 'load' 'image_7_load_4' <Predicate = (trunc_ln3 == 1 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 398 [2/2] (1.23ns)   --->   "%image_8_load_4 = load i7 %image_8_addr_5" [cnn.cpp:51]   --->   Operation 398 'load' 'image_8_load_4' <Predicate = (trunc_ln3 == 2 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 399 [2/2] (1.23ns)   --->   "%image_load_5 = load i7 %image_addr_6" [cnn.cpp:51]   --->   Operation 399 'load' 'image_load_5' <Predicate = (p_cast == 0 & trunc_ln51_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 400 [2/2] (1.23ns)   --->   "%image_1_load_5 = load i7 %image_1_addr_6" [cnn.cpp:51]   --->   Operation 400 'load' 'image_1_load_5' <Predicate = (p_cast == 0 & trunc_ln51_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 401 [2/2] (1.23ns)   --->   "%image_2_load_5 = load i7 %image_2_addr_6" [cnn.cpp:51]   --->   Operation 401 'load' 'image_2_load_5' <Predicate = (p_cast == 0 & trunc_ln51_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 402 [2/2] (1.23ns)   --->   "%image_3_load_5 = load i7 %image_3_addr_6" [cnn.cpp:51]   --->   Operation 402 'load' 'image_3_load_5' <Predicate = (p_cast == 1 & trunc_ln51_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 403 [2/2] (1.23ns)   --->   "%image_4_load_5 = load i7 %image_4_addr_6" [cnn.cpp:51]   --->   Operation 403 'load' 'image_4_load_5' <Predicate = (p_cast == 1 & trunc_ln51_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 404 [2/2] (1.23ns)   --->   "%image_5_load_5 = load i7 %image_5_addr_6" [cnn.cpp:51]   --->   Operation 404 'load' 'image_5_load_5' <Predicate = (p_cast == 1 & trunc_ln51_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 405 [2/2] (1.23ns)   --->   "%image_6_load_5 = load i7 %image_6_addr_6" [cnn.cpp:51]   --->   Operation 405 'load' 'image_6_load_5' <Predicate = (p_cast == 2 & trunc_ln51_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 406 [2/2] (1.23ns)   --->   "%image_7_load_5 = load i7 %image_7_addr_6" [cnn.cpp:51]   --->   Operation 406 'load' 'image_7_load_5' <Predicate = (p_cast == 2 & trunc_ln51_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 407 [2/2] (1.23ns)   --->   "%image_8_load_5 = load i7 %image_8_addr_6" [cnn.cpp:51]   --->   Operation 407 'load' 'image_8_load_5' <Predicate = (p_cast == 2 & trunc_ln51_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 408 [2/2] (1.23ns)   --->   "%image_load_6 = load i7 %image_addr_4" [cnn.cpp:51]   --->   Operation 408 'load' 'image_load_6' <Predicate = (trunc_ln3 == 0 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 409 [2/2] (1.23ns)   --->   "%image_1_load_6 = load i7 %image_1_addr_4" [cnn.cpp:51]   --->   Operation 409 'load' 'image_1_load_6' <Predicate = (trunc_ln3 == 1 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 410 [2/2] (1.23ns)   --->   "%image_2_load_6 = load i7 %image_2_addr_4" [cnn.cpp:51]   --->   Operation 410 'load' 'image_2_load_6' <Predicate = (trunc_ln3 == 2 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 411 [2/2] (1.23ns)   --->   "%image_3_load_6 = load i7 %image_3_addr_4" [cnn.cpp:51]   --->   Operation 411 'load' 'image_3_load_6' <Predicate = (trunc_ln3 == 0 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 412 [2/2] (1.23ns)   --->   "%image_4_load_6 = load i7 %image_4_addr_4" [cnn.cpp:51]   --->   Operation 412 'load' 'image_4_load_6' <Predicate = (trunc_ln3 == 1 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 413 [2/2] (1.23ns)   --->   "%image_5_load_6 = load i7 %image_5_addr_4" [cnn.cpp:51]   --->   Operation 413 'load' 'image_5_load_6' <Predicate = (trunc_ln3 == 2 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 414 [2/2] (1.23ns)   --->   "%image_6_load_6 = load i7 %image_6_addr_4" [cnn.cpp:51]   --->   Operation 414 'load' 'image_6_load_6' <Predicate = (trunc_ln3 == 0 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 415 [2/2] (1.23ns)   --->   "%image_7_load_6 = load i7 %image_7_addr_4" [cnn.cpp:51]   --->   Operation 415 'load' 'image_7_load_6' <Predicate = (trunc_ln3 == 1 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 416 [2/2] (1.23ns)   --->   "%image_8_load_6 = load i7 %image_8_addr_4" [cnn.cpp:51]   --->   Operation 416 'load' 'image_8_load_6' <Predicate = (trunc_ln3 == 2 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 417 [2/2] (1.23ns)   --->   "%image_load_7 = load i7 %image_addr_8" [cnn.cpp:51]   --->   Operation 417 'load' 'image_load_7' <Predicate = (trunc_ln3 == 0 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 418 [2/2] (1.23ns)   --->   "%image_1_load_7 = load i7 %image_1_addr_8" [cnn.cpp:51]   --->   Operation 418 'load' 'image_1_load_7' <Predicate = (trunc_ln3 == 1 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 419 [2/2] (1.23ns)   --->   "%image_2_load_7 = load i7 %image_2_addr_8" [cnn.cpp:51]   --->   Operation 419 'load' 'image_2_load_7' <Predicate = (trunc_ln3 == 2 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 420 [2/2] (1.23ns)   --->   "%image_3_load_7 = load i7 %image_3_addr_8" [cnn.cpp:51]   --->   Operation 420 'load' 'image_3_load_7' <Predicate = (trunc_ln3 == 0 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 421 [2/2] (1.23ns)   --->   "%image_4_load_7 = load i7 %image_4_addr_8" [cnn.cpp:51]   --->   Operation 421 'load' 'image_4_load_7' <Predicate = (trunc_ln3 == 1 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 422 [2/2] (1.23ns)   --->   "%image_5_load_7 = load i7 %image_5_addr_8" [cnn.cpp:51]   --->   Operation 422 'load' 'image_5_load_7' <Predicate = (trunc_ln3 == 2 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 423 [2/2] (1.23ns)   --->   "%image_6_load_7 = load i7 %image_6_addr_8" [cnn.cpp:51]   --->   Operation 423 'load' 'image_6_load_7' <Predicate = (trunc_ln3 == 0 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 424 [2/2] (1.23ns)   --->   "%image_7_load_7 = load i7 %image_7_addr_8" [cnn.cpp:51]   --->   Operation 424 'load' 'image_7_load_7' <Predicate = (trunc_ln3 == 1 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 425 [2/2] (1.23ns)   --->   "%image_8_load_7 = load i7 %image_8_addr_8" [cnn.cpp:51]   --->   Operation 425 'load' 'image_8_load_7' <Predicate = (trunc_ln3 == 2 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 426 [2/2] (1.23ns)   --->   "%image_load_8 = load i7 %image_addr_9" [cnn.cpp:51]   --->   Operation 426 'load' 'image_load_8' <Predicate = (trunc_ln51_1 == 0 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 427 [2/2] (1.23ns)   --->   "%image_1_load_8 = load i7 %image_1_addr_9" [cnn.cpp:51]   --->   Operation 427 'load' 'image_1_load_8' <Predicate = (trunc_ln51_1 == 1 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 428 [2/2] (1.23ns)   --->   "%image_2_load_8 = load i7 %image_2_addr_9" [cnn.cpp:51]   --->   Operation 428 'load' 'image_2_load_8' <Predicate = (trunc_ln51_1 == 2 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 429 [2/2] (1.23ns)   --->   "%image_3_load_8 = load i7 %image_3_addr_9" [cnn.cpp:51]   --->   Operation 429 'load' 'image_3_load_8' <Predicate = (trunc_ln51_1 == 0 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 430 [2/2] (1.23ns)   --->   "%image_4_load_8 = load i7 %image_4_addr_9" [cnn.cpp:51]   --->   Operation 430 'load' 'image_4_load_8' <Predicate = (trunc_ln51_1 == 1 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 431 [2/2] (1.23ns)   --->   "%image_5_load_8 = load i7 %image_5_addr_9" [cnn.cpp:51]   --->   Operation 431 'load' 'image_5_load_8' <Predicate = (trunc_ln51_1 == 2 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 432 [2/2] (1.23ns)   --->   "%image_6_load_8 = load i7 %image_6_addr_9" [cnn.cpp:51]   --->   Operation 432 'load' 'image_6_load_8' <Predicate = (trunc_ln51_1 == 0 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 433 [2/2] (1.23ns)   --->   "%image_7_load_8 = load i7 %image_7_addr_9" [cnn.cpp:51]   --->   Operation 433 'load' 'image_7_load_8' <Predicate = (trunc_ln51_1 == 1 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 434 [2/2] (1.23ns)   --->   "%image_8_load_8 = load i7 %image_8_addr_9" [cnn.cpp:51]   --->   Operation 434 'load' 'image_8_load_8' <Predicate = (trunc_ln51_1 == 2 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 435 [1/9] (1.06ns)   --->   "%urem_ln51_3 = urem i5 %add_ln51_1, i5 10" [cnn.cpp:51]   --->   Operation 435 'urem' 'urem_ln51_3' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln51_20 = zext i5 %urem_ln51_3" [cnn.cpp:51]   --->   Operation 436 'zext' 'zext_ln51_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 437 [1/1] (0.77ns)   --->   "%add_ln51_14 = add i7 %mul_ln51, i7 %zext_ln51_20" [cnn.cpp:51]   --->   Operation 437 'add' 'add_ln51_14' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln51_21 = zext i7 %add_ln51_14" [cnn.cpp:51]   --->   Operation 438 'zext' 'zext_ln51_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%image_addr_10 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_21" [cnn.cpp:51]   --->   Operation 439 'getelementptr' 'image_addr_10' <Predicate = (p_cast == 0 & trunc_ln51_2 == 0)> <Delay = 0.00>
ST_9 : Operation 440 [1/1] (0.77ns)   --->   "%add_ln51_15 = add i7 %add_ln51_18, i7 %zext_ln51_20" [cnn.cpp:51]   --->   Operation 440 'add' 'add_ln51_15' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln51_22 = zext i7 %add_ln51_15" [cnn.cpp:51]   --->   Operation 441 'zext' 'zext_ln51_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 442 [1/1] (0.00ns)   --->   "%image_addr_11 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_22" [cnn.cpp:51]   --->   Operation 442 'getelementptr' 'image_addr_11' <Predicate = (p_cast == 0 & trunc_ln51_2 == 0)> <Delay = 0.00>
ST_9 : Operation 443 [1/1] (0.77ns)   --->   "%add_ln51_16 = add i7 %add_ln51_19, i7 %zext_ln51_20" [cnn.cpp:51]   --->   Operation 443 'add' 'add_ln51_16' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln51_23 = zext i7 %add_ln51_16" [cnn.cpp:51]   --->   Operation 444 'zext' 'zext_ln51_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 445 [1/1] (0.00ns)   --->   "%image_addr_12 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_23" [cnn.cpp:51]   --->   Operation 445 'getelementptr' 'image_addr_12' <Predicate = (p_cast3 == 0 & trunc_ln51_2 == 0)> <Delay = 0.00>
ST_9 : Operation 446 [1/1] (0.77ns)   --->   "%add_ln51_17 = add i7 %add_ln36_1, i7 %zext_ln51_20" [cnn.cpp:51]   --->   Operation 446 'add' 'add_ln51_17' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln51_24 = zext i7 %add_ln51_17" [cnn.cpp:51]   --->   Operation 447 'zext' 'zext_ln51_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 448 [1/1] (0.00ns)   --->   "%image_addr_15 = getelementptr i32 %image_r, i64 0, i64 %zext_ln51_24" [cnn.cpp:51]   --->   Operation 448 'getelementptr' 'image_addr_15' <Predicate = (trunc_ln51_2 == 0 & trunc_ln2 == 0)> <Delay = 0.00>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "%image_1_addr_10 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_21" [cnn.cpp:51]   --->   Operation 449 'getelementptr' 'image_1_addr_10' <Predicate = (p_cast == 0 & trunc_ln51_2 == 1)> <Delay = 0.00>
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "%image_1_addr_11 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_22" [cnn.cpp:51]   --->   Operation 450 'getelementptr' 'image_1_addr_11' <Predicate = (p_cast == 0 & trunc_ln51_2 == 1)> <Delay = 0.00>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "%image_1_addr_12 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_23" [cnn.cpp:51]   --->   Operation 451 'getelementptr' 'image_1_addr_12' <Predicate = (p_cast3 == 0 & trunc_ln51_2 == 1)> <Delay = 0.00>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%image_1_addr_15 = getelementptr i32 %image_1, i64 0, i64 %zext_ln51_24" [cnn.cpp:51]   --->   Operation 452 'getelementptr' 'image_1_addr_15' <Predicate = (trunc_ln51_2 == 1 & trunc_ln2 == 0)> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%image_2_addr_10 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_21" [cnn.cpp:51]   --->   Operation 453 'getelementptr' 'image_2_addr_10' <Predicate = (p_cast == 0 & trunc_ln51_2 == 2)> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%image_2_addr_11 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_22" [cnn.cpp:51]   --->   Operation 454 'getelementptr' 'image_2_addr_11' <Predicate = (p_cast == 0 & trunc_ln51_2 == 2)> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "%image_2_addr_12 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_23" [cnn.cpp:51]   --->   Operation 455 'getelementptr' 'image_2_addr_12' <Predicate = (p_cast3 == 0 & trunc_ln51_2 == 2)> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%image_2_addr_15 = getelementptr i32 %image_2, i64 0, i64 %zext_ln51_24" [cnn.cpp:51]   --->   Operation 456 'getelementptr' 'image_2_addr_15' <Predicate = (trunc_ln51_2 == 2 & trunc_ln2 == 0)> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%image_3_addr_10 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_21" [cnn.cpp:51]   --->   Operation 457 'getelementptr' 'image_3_addr_10' <Predicate = (p_cast == 1 & trunc_ln51_2 == 0)> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%image_3_addr_11 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_22" [cnn.cpp:51]   --->   Operation 458 'getelementptr' 'image_3_addr_11' <Predicate = (p_cast == 1 & trunc_ln51_2 == 0)> <Delay = 0.00>
ST_9 : Operation 459 [1/1] (0.00ns)   --->   "%image_3_addr_12 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_23" [cnn.cpp:51]   --->   Operation 459 'getelementptr' 'image_3_addr_12' <Predicate = (p_cast3 == 1 & trunc_ln51_2 == 0)> <Delay = 0.00>
ST_9 : Operation 460 [1/1] (0.00ns)   --->   "%image_3_addr_15 = getelementptr i32 %image_3, i64 0, i64 %zext_ln51_24" [cnn.cpp:51]   --->   Operation 460 'getelementptr' 'image_3_addr_15' <Predicate = (trunc_ln51_2 == 0 & trunc_ln2 == 1)> <Delay = 0.00>
ST_9 : Operation 461 [1/1] (0.00ns)   --->   "%image_4_addr_10 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_21" [cnn.cpp:51]   --->   Operation 461 'getelementptr' 'image_4_addr_10' <Predicate = (p_cast == 1 & trunc_ln51_2 == 1)> <Delay = 0.00>
ST_9 : Operation 462 [1/1] (0.00ns)   --->   "%image_4_addr_11 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_22" [cnn.cpp:51]   --->   Operation 462 'getelementptr' 'image_4_addr_11' <Predicate = (p_cast == 1 & trunc_ln51_2 == 1)> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%image_4_addr_12 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_23" [cnn.cpp:51]   --->   Operation 463 'getelementptr' 'image_4_addr_12' <Predicate = (p_cast3 == 1 & trunc_ln51_2 == 1)> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%image_4_addr_15 = getelementptr i32 %image_4, i64 0, i64 %zext_ln51_24" [cnn.cpp:51]   --->   Operation 464 'getelementptr' 'image_4_addr_15' <Predicate = (trunc_ln51_2 == 1 & trunc_ln2 == 1)> <Delay = 0.00>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%image_5_addr_10 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_21" [cnn.cpp:51]   --->   Operation 465 'getelementptr' 'image_5_addr_10' <Predicate = (p_cast == 1 & trunc_ln51_2 == 2)> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (0.00ns)   --->   "%image_5_addr_11 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_22" [cnn.cpp:51]   --->   Operation 466 'getelementptr' 'image_5_addr_11' <Predicate = (p_cast == 1 & trunc_ln51_2 == 2)> <Delay = 0.00>
ST_9 : Operation 467 [1/1] (0.00ns)   --->   "%image_5_addr_12 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_23" [cnn.cpp:51]   --->   Operation 467 'getelementptr' 'image_5_addr_12' <Predicate = (p_cast3 == 1 & trunc_ln51_2 == 2)> <Delay = 0.00>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "%image_5_addr_15 = getelementptr i32 %image_5, i64 0, i64 %zext_ln51_24" [cnn.cpp:51]   --->   Operation 468 'getelementptr' 'image_5_addr_15' <Predicate = (trunc_ln51_2 == 2 & trunc_ln2 == 1)> <Delay = 0.00>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%image_6_addr_10 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_21" [cnn.cpp:51]   --->   Operation 469 'getelementptr' 'image_6_addr_10' <Predicate = (p_cast == 2 & trunc_ln51_2 == 0)> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (0.00ns)   --->   "%image_6_addr_11 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_22" [cnn.cpp:51]   --->   Operation 470 'getelementptr' 'image_6_addr_11' <Predicate = (p_cast == 2 & trunc_ln51_2 == 0)> <Delay = 0.00>
ST_9 : Operation 471 [1/1] (0.00ns)   --->   "%image_6_addr_12 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_23" [cnn.cpp:51]   --->   Operation 471 'getelementptr' 'image_6_addr_12' <Predicate = (p_cast3 == 2 & trunc_ln51_2 == 0)> <Delay = 0.00>
ST_9 : Operation 472 [1/1] (0.00ns)   --->   "%image_6_addr_15 = getelementptr i32 %image_6, i64 0, i64 %zext_ln51_24" [cnn.cpp:51]   --->   Operation 472 'getelementptr' 'image_6_addr_15' <Predicate = (trunc_ln51_2 == 0 & trunc_ln2 == 2)> <Delay = 0.00>
ST_9 : Operation 473 [1/1] (0.00ns)   --->   "%image_7_addr_10 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_21" [cnn.cpp:51]   --->   Operation 473 'getelementptr' 'image_7_addr_10' <Predicate = (p_cast == 2 & trunc_ln51_2 == 1)> <Delay = 0.00>
ST_9 : Operation 474 [1/1] (0.00ns)   --->   "%image_7_addr_11 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_22" [cnn.cpp:51]   --->   Operation 474 'getelementptr' 'image_7_addr_11' <Predicate = (p_cast == 2 & trunc_ln51_2 == 1)> <Delay = 0.00>
ST_9 : Operation 475 [1/1] (0.00ns)   --->   "%image_7_addr_12 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_23" [cnn.cpp:51]   --->   Operation 475 'getelementptr' 'image_7_addr_12' <Predicate = (p_cast3 == 2 & trunc_ln51_2 == 1)> <Delay = 0.00>
ST_9 : Operation 476 [1/1] (0.00ns)   --->   "%image_7_addr_15 = getelementptr i32 %image_7, i64 0, i64 %zext_ln51_24" [cnn.cpp:51]   --->   Operation 476 'getelementptr' 'image_7_addr_15' <Predicate = (trunc_ln51_2 == 1 & trunc_ln2 == 2)> <Delay = 0.00>
ST_9 : Operation 477 [1/1] (0.00ns)   --->   "%image_8_addr_10 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_21" [cnn.cpp:51]   --->   Operation 477 'getelementptr' 'image_8_addr_10' <Predicate = (p_cast == 2 & trunc_ln51_2 == 2)> <Delay = 0.00>
ST_9 : Operation 478 [1/1] (0.00ns)   --->   "%image_8_addr_11 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_22" [cnn.cpp:51]   --->   Operation 478 'getelementptr' 'image_8_addr_11' <Predicate = (p_cast == 2 & trunc_ln51_2 == 2)> <Delay = 0.00>
ST_9 : Operation 479 [1/1] (0.00ns)   --->   "%image_8_addr_12 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_23" [cnn.cpp:51]   --->   Operation 479 'getelementptr' 'image_8_addr_12' <Predicate = (p_cast3 == 2 & trunc_ln51_2 == 2)> <Delay = 0.00>
ST_9 : Operation 480 [1/1] (0.00ns)   --->   "%image_8_addr_15 = getelementptr i32 %image_8, i64 0, i64 %zext_ln51_24" [cnn.cpp:51]   --->   Operation 480 'getelementptr' 'image_8_addr_15' <Predicate = (trunc_ln51_2 == 2 & trunc_ln2 == 2)> <Delay = 0.00>
ST_9 : Operation 481 [2/2] (1.23ns)   --->   "%image_load_9 = load i7 %image_addr_10" [cnn.cpp:51]   --->   Operation 481 'load' 'image_load_9' <Predicate = (p_cast == 0 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 482 [2/2] (1.23ns)   --->   "%image_1_load_9 = load i7 %image_1_addr_10" [cnn.cpp:51]   --->   Operation 482 'load' 'image_1_load_9' <Predicate = (p_cast == 0 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 483 [2/2] (1.23ns)   --->   "%image_2_load_9 = load i7 %image_2_addr_10" [cnn.cpp:51]   --->   Operation 483 'load' 'image_2_load_9' <Predicate = (p_cast == 0 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 484 [2/2] (1.23ns)   --->   "%image_3_load_9 = load i7 %image_3_addr_10" [cnn.cpp:51]   --->   Operation 484 'load' 'image_3_load_9' <Predicate = (p_cast == 1 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 485 [2/2] (1.23ns)   --->   "%image_4_load_9 = load i7 %image_4_addr_10" [cnn.cpp:51]   --->   Operation 485 'load' 'image_4_load_9' <Predicate = (p_cast == 1 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 486 [2/2] (1.23ns)   --->   "%image_5_load_9 = load i7 %image_5_addr_10" [cnn.cpp:51]   --->   Operation 486 'load' 'image_5_load_9' <Predicate = (p_cast == 1 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 487 [2/2] (1.23ns)   --->   "%image_6_load_9 = load i7 %image_6_addr_10" [cnn.cpp:51]   --->   Operation 487 'load' 'image_6_load_9' <Predicate = (p_cast == 2 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 488 [2/2] (1.23ns)   --->   "%image_7_load_9 = load i7 %image_7_addr_10" [cnn.cpp:51]   --->   Operation 488 'load' 'image_7_load_9' <Predicate = (p_cast == 2 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 489 [2/2] (1.23ns)   --->   "%image_8_load_9 = load i7 %image_8_addr_10" [cnn.cpp:51]   --->   Operation 489 'load' 'image_8_load_9' <Predicate = (p_cast == 2 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 490 [2/2] (1.23ns)   --->   "%image_load_10 = load i7 %image_addr_11" [cnn.cpp:51]   --->   Operation 490 'load' 'image_load_10' <Predicate = (p_cast == 0 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 491 [2/2] (1.23ns)   --->   "%image_1_load_10 = load i7 %image_1_addr_11" [cnn.cpp:51]   --->   Operation 491 'load' 'image_1_load_10' <Predicate = (p_cast == 0 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 492 [2/2] (1.23ns)   --->   "%image_2_load_10 = load i7 %image_2_addr_11" [cnn.cpp:51]   --->   Operation 492 'load' 'image_2_load_10' <Predicate = (p_cast == 0 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 493 [2/2] (1.23ns)   --->   "%image_3_load_10 = load i7 %image_3_addr_11" [cnn.cpp:51]   --->   Operation 493 'load' 'image_3_load_10' <Predicate = (p_cast == 1 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 494 [2/2] (1.23ns)   --->   "%image_4_load_10 = load i7 %image_4_addr_11" [cnn.cpp:51]   --->   Operation 494 'load' 'image_4_load_10' <Predicate = (p_cast == 1 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 495 [2/2] (1.23ns)   --->   "%image_5_load_10 = load i7 %image_5_addr_11" [cnn.cpp:51]   --->   Operation 495 'load' 'image_5_load_10' <Predicate = (p_cast == 1 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 496 [2/2] (1.23ns)   --->   "%image_6_load_10 = load i7 %image_6_addr_11" [cnn.cpp:51]   --->   Operation 496 'load' 'image_6_load_10' <Predicate = (p_cast == 2 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 497 [2/2] (1.23ns)   --->   "%image_7_load_10 = load i7 %image_7_addr_11" [cnn.cpp:51]   --->   Operation 497 'load' 'image_7_load_10' <Predicate = (p_cast == 2 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 498 [2/2] (1.23ns)   --->   "%image_8_load_10 = load i7 %image_8_addr_11" [cnn.cpp:51]   --->   Operation 498 'load' 'image_8_load_10' <Predicate = (p_cast == 2 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 499 [2/2] (1.23ns)   --->   "%image_load_11 = load i7 %image_addr_12" [cnn.cpp:51]   --->   Operation 499 'load' 'image_load_11' <Predicate = (p_cast3 == 0 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 500 [2/2] (1.23ns)   --->   "%image_1_load_11 = load i7 %image_1_addr_12" [cnn.cpp:51]   --->   Operation 500 'load' 'image_1_load_11' <Predicate = (p_cast3 == 0 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 501 [2/2] (1.23ns)   --->   "%image_2_load_11 = load i7 %image_2_addr_12" [cnn.cpp:51]   --->   Operation 501 'load' 'image_2_load_11' <Predicate = (p_cast3 == 0 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 502 [2/2] (1.23ns)   --->   "%image_3_load_11 = load i7 %image_3_addr_12" [cnn.cpp:51]   --->   Operation 502 'load' 'image_3_load_11' <Predicate = (p_cast3 == 1 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 503 [2/2] (1.23ns)   --->   "%image_4_load_11 = load i7 %image_4_addr_12" [cnn.cpp:51]   --->   Operation 503 'load' 'image_4_load_11' <Predicate = (p_cast3 == 1 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 504 [2/2] (1.23ns)   --->   "%image_5_load_11 = load i7 %image_5_addr_12" [cnn.cpp:51]   --->   Operation 504 'load' 'image_5_load_11' <Predicate = (p_cast3 == 1 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 505 [2/2] (1.23ns)   --->   "%image_6_load_11 = load i7 %image_6_addr_12" [cnn.cpp:51]   --->   Operation 505 'load' 'image_6_load_11' <Predicate = (p_cast3 == 2 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 506 [2/2] (1.23ns)   --->   "%image_7_load_11 = load i7 %image_7_addr_12" [cnn.cpp:51]   --->   Operation 506 'load' 'image_7_load_11' <Predicate = (p_cast3 == 2 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 507 [2/2] (1.23ns)   --->   "%image_8_load_11 = load i7 %image_8_addr_12" [cnn.cpp:51]   --->   Operation 507 'load' 'image_8_load_11' <Predicate = (p_cast3 == 2 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 508 [2/2] (1.23ns)   --->   "%image_load_12 = load i7 %image_addr_7" [cnn.cpp:51]   --->   Operation 508 'load' 'image_load_12' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 509 [2/2] (1.23ns)   --->   "%image_1_load_12 = load i7 %image_1_addr_7" [cnn.cpp:51]   --->   Operation 509 'load' 'image_1_load_12' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 510 [2/2] (1.23ns)   --->   "%image_2_load_12 = load i7 %image_2_addr_7" [cnn.cpp:51]   --->   Operation 510 'load' 'image_2_load_12' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 511 [2/2] (1.23ns)   --->   "%image_3_load_12 = load i7 %image_3_addr_7" [cnn.cpp:51]   --->   Operation 511 'load' 'image_3_load_12' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 512 [2/2] (1.23ns)   --->   "%image_4_load_12 = load i7 %image_4_addr_7" [cnn.cpp:51]   --->   Operation 512 'load' 'image_4_load_12' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 513 [2/2] (1.23ns)   --->   "%image_5_load_12 = load i7 %image_5_addr_7" [cnn.cpp:51]   --->   Operation 513 'load' 'image_5_load_12' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 514 [2/2] (1.23ns)   --->   "%image_6_load_12 = load i7 %image_6_addr_7" [cnn.cpp:51]   --->   Operation 514 'load' 'image_6_load_12' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 515 [2/2] (1.23ns)   --->   "%image_7_load_12 = load i7 %image_7_addr_7" [cnn.cpp:51]   --->   Operation 515 'load' 'image_7_load_12' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 516 [2/2] (1.23ns)   --->   "%image_8_load_12 = load i7 %image_8_addr_7" [cnn.cpp:51]   --->   Operation 516 'load' 'image_8_load_12' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 517 [2/2] (1.23ns)   --->   "%image_load_13 = load i7 %image_addr_13" [cnn.cpp:51]   --->   Operation 517 'load' 'image_load_13' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 518 [2/2] (1.23ns)   --->   "%image_1_load_13 = load i7 %image_1_addr_13" [cnn.cpp:51]   --->   Operation 518 'load' 'image_1_load_13' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 519 [2/2] (1.23ns)   --->   "%image_2_load_13 = load i7 %image_2_addr_13" [cnn.cpp:51]   --->   Operation 519 'load' 'image_2_load_13' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 520 [2/2] (1.23ns)   --->   "%image_3_load_13 = load i7 %image_3_addr_13" [cnn.cpp:51]   --->   Operation 520 'load' 'image_3_load_13' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 521 [2/2] (1.23ns)   --->   "%image_4_load_13 = load i7 %image_4_addr_13" [cnn.cpp:51]   --->   Operation 521 'load' 'image_4_load_13' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 522 [2/2] (1.23ns)   --->   "%image_5_load_13 = load i7 %image_5_addr_13" [cnn.cpp:51]   --->   Operation 522 'load' 'image_5_load_13' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 523 [2/2] (1.23ns)   --->   "%image_6_load_13 = load i7 %image_6_addr_13" [cnn.cpp:51]   --->   Operation 523 'load' 'image_6_load_13' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 524 [2/2] (1.23ns)   --->   "%image_7_load_13 = load i7 %image_7_addr_13" [cnn.cpp:51]   --->   Operation 524 'load' 'image_7_load_13' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 525 [2/2] (1.23ns)   --->   "%image_8_load_13 = load i7 %image_8_addr_13" [cnn.cpp:51]   --->   Operation 525 'load' 'image_8_load_13' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 526 [2/2] (1.23ns)   --->   "%image_load_14 = load i7 %image_addr_14" [cnn.cpp:51]   --->   Operation 526 'load' 'image_load_14' <Predicate = (trunc_ln51_1 == 0 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 527 [2/2] (1.23ns)   --->   "%image_1_load_14 = load i7 %image_1_addr_14" [cnn.cpp:51]   --->   Operation 527 'load' 'image_1_load_14' <Predicate = (trunc_ln51_1 == 1 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 528 [2/2] (1.23ns)   --->   "%image_2_load_14 = load i7 %image_2_addr_14" [cnn.cpp:51]   --->   Operation 528 'load' 'image_2_load_14' <Predicate = (trunc_ln51_1 == 2 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 529 [2/2] (1.23ns)   --->   "%image_3_load_14 = load i7 %image_3_addr_14" [cnn.cpp:51]   --->   Operation 529 'load' 'image_3_load_14' <Predicate = (trunc_ln51_1 == 0 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 530 [2/2] (1.23ns)   --->   "%image_4_load_14 = load i7 %image_4_addr_14" [cnn.cpp:51]   --->   Operation 530 'load' 'image_4_load_14' <Predicate = (trunc_ln51_1 == 1 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 531 [2/2] (1.23ns)   --->   "%image_5_load_14 = load i7 %image_5_addr_14" [cnn.cpp:51]   --->   Operation 531 'load' 'image_5_load_14' <Predicate = (trunc_ln51_1 == 2 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 532 [2/2] (1.23ns)   --->   "%image_6_load_14 = load i7 %image_6_addr_14" [cnn.cpp:51]   --->   Operation 532 'load' 'image_6_load_14' <Predicate = (trunc_ln51_1 == 0 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 533 [2/2] (1.23ns)   --->   "%image_7_load_14 = load i7 %image_7_addr_14" [cnn.cpp:51]   --->   Operation 533 'load' 'image_7_load_14' <Predicate = (trunc_ln51_1 == 1 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 534 [2/2] (1.23ns)   --->   "%image_8_load_14 = load i7 %image_8_addr_14" [cnn.cpp:51]   --->   Operation 534 'load' 'image_8_load_14' <Predicate = (trunc_ln51_1 == 2 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 535 [2/2] (1.23ns)   --->   "%image_load_15 = load i7 %image_addr_15" [cnn.cpp:51]   --->   Operation 535 'load' 'image_load_15' <Predicate = (trunc_ln51_2 == 0 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 536 [2/2] (1.23ns)   --->   "%image_1_load_15 = load i7 %image_1_addr_15" [cnn.cpp:51]   --->   Operation 536 'load' 'image_1_load_15' <Predicate = (trunc_ln51_2 == 1 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 537 [2/2] (1.23ns)   --->   "%image_2_load_15 = load i7 %image_2_addr_15" [cnn.cpp:51]   --->   Operation 537 'load' 'image_2_load_15' <Predicate = (trunc_ln51_2 == 2 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 538 [2/2] (1.23ns)   --->   "%image_3_load_15 = load i7 %image_3_addr_15" [cnn.cpp:51]   --->   Operation 538 'load' 'image_3_load_15' <Predicate = (trunc_ln51_2 == 0 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 539 [2/2] (1.23ns)   --->   "%image_4_load_15 = load i7 %image_4_addr_15" [cnn.cpp:51]   --->   Operation 539 'load' 'image_4_load_15' <Predicate = (trunc_ln51_2 == 1 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 540 [2/2] (1.23ns)   --->   "%image_5_load_15 = load i7 %image_5_addr_15" [cnn.cpp:51]   --->   Operation 540 'load' 'image_5_load_15' <Predicate = (trunc_ln51_2 == 2 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 541 [2/2] (1.23ns)   --->   "%image_6_load_15 = load i7 %image_6_addr_15" [cnn.cpp:51]   --->   Operation 541 'load' 'image_6_load_15' <Predicate = (trunc_ln51_2 == 0 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 542 [2/2] (1.23ns)   --->   "%image_7_load_15 = load i7 %image_7_addr_15" [cnn.cpp:51]   --->   Operation 542 'load' 'image_7_load_15' <Predicate = (trunc_ln51_2 == 1 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 543 [2/2] (1.23ns)   --->   "%image_8_load_15 = load i7 %image_8_addr_15" [cnn.cpp:51]   --->   Operation 543 'load' 'image_8_load_15' <Predicate = (trunc_ln51_2 == 2 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 544 [3/3] (7.01ns)   --->   "%mul = fmul i32 %tmp_3, i32 0" [cnn.cpp:51]   --->   Operation 544 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 545 [1/2] (1.23ns)   --->   "%image_load_1 = load i7 %image_addr_2" [cnn.cpp:51]   --->   Operation 545 'load' 'image_load_1' <Predicate = (p_cast == 0 & trunc_ln3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 546 [1/2] (1.23ns)   --->   "%image_1_load_1 = load i7 %image_1_addr_2" [cnn.cpp:51]   --->   Operation 546 'load' 'image_1_load_1' <Predicate = (p_cast == 0 & trunc_ln3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 547 [1/2] (1.23ns)   --->   "%image_2_load_1 = load i7 %image_2_addr_2" [cnn.cpp:51]   --->   Operation 547 'load' 'image_2_load_1' <Predicate = (p_cast == 0 & trunc_ln3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 548 [1/1] (0.42ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_1, i2 1, i32 %image_1_load_1, i2 2, i32 %image_2_load_1, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 548 'sparsemux' 'tmp_4' <Predicate = (p_cast == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 549 [1/2] (1.23ns)   --->   "%image_3_load_1 = load i7 %image_3_addr_2" [cnn.cpp:51]   --->   Operation 549 'load' 'image_3_load_1' <Predicate = (trunc_ln3 == 0 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 550 [1/2] (1.23ns)   --->   "%image_4_load_1 = load i7 %image_4_addr_2" [cnn.cpp:51]   --->   Operation 550 'load' 'image_4_load_1' <Predicate = (trunc_ln3 == 1 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 551 [1/2] (1.23ns)   --->   "%image_5_load_1 = load i7 %image_5_addr_2" [cnn.cpp:51]   --->   Operation 551 'load' 'image_5_load_1' <Predicate = (trunc_ln3 == 2 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 552 [1/1] (0.42ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_1, i2 1, i32 %image_4_load_1, i2 2, i32 %image_5_load_1, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 552 'sparsemux' 'tmp_5' <Predicate = (p_cast == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 553 [1/2] (1.23ns)   --->   "%image_6_load_1 = load i7 %image_6_addr_2" [cnn.cpp:51]   --->   Operation 553 'load' 'image_6_load_1' <Predicate = (trunc_ln3 == 0 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 554 [1/2] (1.23ns)   --->   "%image_7_load_1 = load i7 %image_7_addr_2" [cnn.cpp:51]   --->   Operation 554 'load' 'image_7_load_1' <Predicate = (trunc_ln3 == 1 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 555 [1/2] (1.23ns)   --->   "%image_8_load_1 = load i7 %image_8_addr_2" [cnn.cpp:51]   --->   Operation 555 'load' 'image_8_load_1' <Predicate = (trunc_ln3 == 2 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 556 [1/1] (0.42ns)   --->   "%tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_1, i2 1, i32 %image_7_load_1, i2 2, i32 %image_8_load_1, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 556 'sparsemux' 'tmp_6' <Predicate = (p_cast == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 557 [1/1] (0.42ns)   --->   "%tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_4, i2 1, i32 %tmp_5, i2 2, i32 %tmp_6, i32 <undef>, i2 %p_cast" [cnn.cpp:51]   --->   Operation 557 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 558 [1/2] (1.23ns)   --->   "%image_load_2 = load i7 %image_addr_3" [cnn.cpp:51]   --->   Operation 558 'load' 'image_load_2' <Predicate = (p_cast == 0 & trunc_ln51_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 559 [1/2] (1.23ns)   --->   "%image_1_load_2 = load i7 %image_1_addr_3" [cnn.cpp:51]   --->   Operation 559 'load' 'image_1_load_2' <Predicate = (p_cast == 0 & trunc_ln51_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 560 [1/2] (1.23ns)   --->   "%image_2_load_2 = load i7 %image_2_addr_3" [cnn.cpp:51]   --->   Operation 560 'load' 'image_2_load_2' <Predicate = (p_cast == 0 & trunc_ln51_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 561 [1/1] (0.42ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_2, i2 1, i32 %image_1_load_2, i2 2, i32 %image_2_load_2, i32 <undef>, i2 %trunc_ln51_1" [cnn.cpp:51]   --->   Operation 561 'sparsemux' 'tmp_8' <Predicate = (p_cast == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 562 [1/2] (1.23ns)   --->   "%image_3_load_2 = load i7 %image_3_addr_3" [cnn.cpp:51]   --->   Operation 562 'load' 'image_3_load_2' <Predicate = (p_cast == 1 & trunc_ln51_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 563 [1/2] (1.23ns)   --->   "%image_4_load_2 = load i7 %image_4_addr_3" [cnn.cpp:51]   --->   Operation 563 'load' 'image_4_load_2' <Predicate = (p_cast == 1 & trunc_ln51_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 564 [1/2] (1.23ns)   --->   "%image_5_load_2 = load i7 %image_5_addr_3" [cnn.cpp:51]   --->   Operation 564 'load' 'image_5_load_2' <Predicate = (p_cast == 1 & trunc_ln51_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 565 [1/1] (0.42ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_2, i2 1, i32 %image_4_load_2, i2 2, i32 %image_5_load_2, i32 <undef>, i2 %trunc_ln51_1" [cnn.cpp:51]   --->   Operation 565 'sparsemux' 'tmp_9' <Predicate = (p_cast == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 566 [1/2] (1.23ns)   --->   "%image_6_load_2 = load i7 %image_6_addr_3" [cnn.cpp:51]   --->   Operation 566 'load' 'image_6_load_2' <Predicate = (p_cast == 2 & trunc_ln51_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 567 [1/2] (1.23ns)   --->   "%image_7_load_2 = load i7 %image_7_addr_3" [cnn.cpp:51]   --->   Operation 567 'load' 'image_7_load_2' <Predicate = (p_cast == 2 & trunc_ln51_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 568 [1/2] (1.23ns)   --->   "%image_8_load_2 = load i7 %image_8_addr_3" [cnn.cpp:51]   --->   Operation 568 'load' 'image_8_load_2' <Predicate = (p_cast == 2 & trunc_ln51_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 569 [1/1] (0.42ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_2, i2 1, i32 %image_7_load_2, i2 2, i32 %image_8_load_2, i32 <undef>, i2 %trunc_ln51_1" [cnn.cpp:51]   --->   Operation 569 'sparsemux' 'tmp_s' <Predicate = (p_cast == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 570 [1/1] (0.42ns)   --->   "%tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_8, i2 1, i32 %tmp_9, i2 2, i32 %tmp_s, i32 <undef>, i2 %p_cast" [cnn.cpp:51]   --->   Operation 570 'sparsemux' 'tmp_10' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 571 [1/2] (1.23ns)   --->   "%image_load_3 = load i7 %image_addr_1" [cnn.cpp:51]   --->   Operation 571 'load' 'image_load_3' <Predicate = (p_cast == 0 & trunc_ln3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 572 [1/2] (1.23ns)   --->   "%image_1_load_3 = load i7 %image_1_addr_1" [cnn.cpp:51]   --->   Operation 572 'load' 'image_1_load_3' <Predicate = (p_cast == 0 & trunc_ln3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 573 [1/2] (1.23ns)   --->   "%image_2_load_3 = load i7 %image_2_addr_1" [cnn.cpp:51]   --->   Operation 573 'load' 'image_2_load_3' <Predicate = (p_cast == 0 & trunc_ln3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 574 [1/1] (0.42ns)   --->   "%tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_3, i2 1, i32 %image_1_load_3, i2 2, i32 %image_2_load_3, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 574 'sparsemux' 'tmp_11' <Predicate = (p_cast == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 575 [1/2] (1.23ns)   --->   "%image_3_load_3 = load i7 %image_3_addr_1" [cnn.cpp:51]   --->   Operation 575 'load' 'image_3_load_3' <Predicate = (trunc_ln3 == 0 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 576 [1/2] (1.23ns)   --->   "%image_4_load_3 = load i7 %image_4_addr_1" [cnn.cpp:51]   --->   Operation 576 'load' 'image_4_load_3' <Predicate = (trunc_ln3 == 1 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 577 [1/2] (1.23ns)   --->   "%image_5_load_3 = load i7 %image_5_addr_1" [cnn.cpp:51]   --->   Operation 577 'load' 'image_5_load_3' <Predicate = (trunc_ln3 == 2 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 578 [1/1] (0.42ns)   --->   "%tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_3, i2 1, i32 %image_4_load_3, i2 2, i32 %image_5_load_3, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 578 'sparsemux' 'tmp_12' <Predicate = (p_cast == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 579 [1/2] (1.23ns)   --->   "%image_6_load_3 = load i7 %image_6_addr_1" [cnn.cpp:51]   --->   Operation 579 'load' 'image_6_load_3' <Predicate = (trunc_ln3 == 0 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 580 [1/2] (1.23ns)   --->   "%image_7_load_3 = load i7 %image_7_addr_1" [cnn.cpp:51]   --->   Operation 580 'load' 'image_7_load_3' <Predicate = (trunc_ln3 == 1 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 581 [1/2] (1.23ns)   --->   "%image_8_load_3 = load i7 %image_8_addr_1" [cnn.cpp:51]   --->   Operation 581 'load' 'image_8_load_3' <Predicate = (trunc_ln3 == 2 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 582 [1/1] (0.42ns)   --->   "%tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_3, i2 1, i32 %image_7_load_3, i2 2, i32 %image_8_load_3, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 582 'sparsemux' 'tmp_13' <Predicate = (p_cast == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 583 [1/1] (0.42ns)   --->   "%tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_11, i2 1, i32 %tmp_12, i2 2, i32 %tmp_13, i32 <undef>, i2 %p_cast" [cnn.cpp:51]   --->   Operation 583 'sparsemux' 'tmp_14' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 584 [1/2] (1.23ns)   --->   "%image_load_4 = load i7 %image_addr_5" [cnn.cpp:51]   --->   Operation 584 'load' 'image_load_4' <Predicate = (p_cast == 0 & trunc_ln3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 585 [1/2] (1.23ns)   --->   "%image_1_load_4 = load i7 %image_1_addr_5" [cnn.cpp:51]   --->   Operation 585 'load' 'image_1_load_4' <Predicate = (p_cast == 0 & trunc_ln3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 586 [1/2] (1.23ns)   --->   "%image_2_load_4 = load i7 %image_2_addr_5" [cnn.cpp:51]   --->   Operation 586 'load' 'image_2_load_4' <Predicate = (p_cast == 0 & trunc_ln3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 587 [1/1] (0.42ns)   --->   "%tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_4, i2 1, i32 %image_1_load_4, i2 2, i32 %image_2_load_4, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 587 'sparsemux' 'tmp_15' <Predicate = (p_cast == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 588 [1/2] (1.23ns)   --->   "%image_3_load_4 = load i7 %image_3_addr_5" [cnn.cpp:51]   --->   Operation 588 'load' 'image_3_load_4' <Predicate = (trunc_ln3 == 0 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 589 [1/2] (1.23ns)   --->   "%image_4_load_4 = load i7 %image_4_addr_5" [cnn.cpp:51]   --->   Operation 589 'load' 'image_4_load_4' <Predicate = (trunc_ln3 == 1 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 590 [1/2] (1.23ns)   --->   "%image_5_load_4 = load i7 %image_5_addr_5" [cnn.cpp:51]   --->   Operation 590 'load' 'image_5_load_4' <Predicate = (trunc_ln3 == 2 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 591 [1/1] (0.42ns)   --->   "%tmp_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_4, i2 1, i32 %image_4_load_4, i2 2, i32 %image_5_load_4, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 591 'sparsemux' 'tmp_16' <Predicate = (p_cast == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 592 [1/2] (1.23ns)   --->   "%image_6_load_4 = load i7 %image_6_addr_5" [cnn.cpp:51]   --->   Operation 592 'load' 'image_6_load_4' <Predicate = (trunc_ln3 == 0 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 593 [1/2] (1.23ns)   --->   "%image_7_load_4 = load i7 %image_7_addr_5" [cnn.cpp:51]   --->   Operation 593 'load' 'image_7_load_4' <Predicate = (trunc_ln3 == 1 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 594 [1/2] (1.23ns)   --->   "%image_8_load_4 = load i7 %image_8_addr_5" [cnn.cpp:51]   --->   Operation 594 'load' 'image_8_load_4' <Predicate = (trunc_ln3 == 2 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 595 [1/1] (0.42ns)   --->   "%tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_4, i2 1, i32 %image_7_load_4, i2 2, i32 %image_8_load_4, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 595 'sparsemux' 'tmp_17' <Predicate = (p_cast == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 596 [1/1] (0.42ns)   --->   "%tmp_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_15, i2 1, i32 %tmp_16, i2 2, i32 %tmp_17, i32 <undef>, i2 %p_cast" [cnn.cpp:51]   --->   Operation 596 'sparsemux' 'tmp_18' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 597 [1/2] (1.23ns)   --->   "%image_load_5 = load i7 %image_addr_6" [cnn.cpp:51]   --->   Operation 597 'load' 'image_load_5' <Predicate = (p_cast == 0 & trunc_ln51_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 598 [1/2] (1.23ns)   --->   "%image_1_load_5 = load i7 %image_1_addr_6" [cnn.cpp:51]   --->   Operation 598 'load' 'image_1_load_5' <Predicate = (p_cast == 0 & trunc_ln51_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 599 [1/2] (1.23ns)   --->   "%image_2_load_5 = load i7 %image_2_addr_6" [cnn.cpp:51]   --->   Operation 599 'load' 'image_2_load_5' <Predicate = (p_cast == 0 & trunc_ln51_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 600 [1/1] (0.42ns)   --->   "%tmp_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_5, i2 1, i32 %image_1_load_5, i2 2, i32 %image_2_load_5, i32 <undef>, i2 %trunc_ln51_1" [cnn.cpp:51]   --->   Operation 600 'sparsemux' 'tmp_19' <Predicate = (p_cast == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 601 [1/2] (1.23ns)   --->   "%image_3_load_5 = load i7 %image_3_addr_6" [cnn.cpp:51]   --->   Operation 601 'load' 'image_3_load_5' <Predicate = (p_cast == 1 & trunc_ln51_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 602 [1/2] (1.23ns)   --->   "%image_4_load_5 = load i7 %image_4_addr_6" [cnn.cpp:51]   --->   Operation 602 'load' 'image_4_load_5' <Predicate = (p_cast == 1 & trunc_ln51_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 603 [1/2] (1.23ns)   --->   "%image_5_load_5 = load i7 %image_5_addr_6" [cnn.cpp:51]   --->   Operation 603 'load' 'image_5_load_5' <Predicate = (p_cast == 1 & trunc_ln51_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 604 [1/1] (0.42ns)   --->   "%tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_5, i2 1, i32 %image_4_load_5, i2 2, i32 %image_5_load_5, i32 <undef>, i2 %trunc_ln51_1" [cnn.cpp:51]   --->   Operation 604 'sparsemux' 'tmp_20' <Predicate = (p_cast == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 605 [1/2] (1.23ns)   --->   "%image_6_load_5 = load i7 %image_6_addr_6" [cnn.cpp:51]   --->   Operation 605 'load' 'image_6_load_5' <Predicate = (p_cast == 2 & trunc_ln51_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 606 [1/2] (1.23ns)   --->   "%image_7_load_5 = load i7 %image_7_addr_6" [cnn.cpp:51]   --->   Operation 606 'load' 'image_7_load_5' <Predicate = (p_cast == 2 & trunc_ln51_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 607 [1/2] (1.23ns)   --->   "%image_8_load_5 = load i7 %image_8_addr_6" [cnn.cpp:51]   --->   Operation 607 'load' 'image_8_load_5' <Predicate = (p_cast == 2 & trunc_ln51_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 608 [1/1] (0.42ns)   --->   "%tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_5, i2 1, i32 %image_7_load_5, i2 2, i32 %image_8_load_5, i32 <undef>, i2 %trunc_ln51_1" [cnn.cpp:51]   --->   Operation 608 'sparsemux' 'tmp_21' <Predicate = (p_cast == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 609 [1/1] (0.42ns)   --->   "%tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_19, i2 1, i32 %tmp_20, i2 2, i32 %tmp_21, i32 <undef>, i2 %p_cast" [cnn.cpp:51]   --->   Operation 609 'sparsemux' 'tmp_22' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 610 [1/2] (1.23ns)   --->   "%image_load_6 = load i7 %image_addr_4" [cnn.cpp:51]   --->   Operation 610 'load' 'image_load_6' <Predicate = (trunc_ln3 == 0 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 611 [1/2] (1.23ns)   --->   "%image_1_load_6 = load i7 %image_1_addr_4" [cnn.cpp:51]   --->   Operation 611 'load' 'image_1_load_6' <Predicate = (trunc_ln3 == 1 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 612 [1/2] (1.23ns)   --->   "%image_2_load_6 = load i7 %image_2_addr_4" [cnn.cpp:51]   --->   Operation 612 'load' 'image_2_load_6' <Predicate = (trunc_ln3 == 2 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 613 [1/1] (0.42ns)   --->   "%tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_6, i2 1, i32 %image_1_load_6, i2 2, i32 %image_2_load_6, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 613 'sparsemux' 'tmp_23' <Predicate = (p_cast3 == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 614 [1/2] (1.23ns)   --->   "%image_3_load_6 = load i7 %image_3_addr_4" [cnn.cpp:51]   --->   Operation 614 'load' 'image_3_load_6' <Predicate = (trunc_ln3 == 0 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 615 [1/2] (1.23ns)   --->   "%image_4_load_6 = load i7 %image_4_addr_4" [cnn.cpp:51]   --->   Operation 615 'load' 'image_4_load_6' <Predicate = (trunc_ln3 == 1 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 616 [1/2] (1.23ns)   --->   "%image_5_load_6 = load i7 %image_5_addr_4" [cnn.cpp:51]   --->   Operation 616 'load' 'image_5_load_6' <Predicate = (trunc_ln3 == 2 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 617 [1/1] (0.42ns)   --->   "%tmp_24 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_6, i2 1, i32 %image_4_load_6, i2 2, i32 %image_5_load_6, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 617 'sparsemux' 'tmp_24' <Predicate = (p_cast3 == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 618 [1/2] (1.23ns)   --->   "%image_6_load_6 = load i7 %image_6_addr_4" [cnn.cpp:51]   --->   Operation 618 'load' 'image_6_load_6' <Predicate = (trunc_ln3 == 0 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 619 [1/2] (1.23ns)   --->   "%image_7_load_6 = load i7 %image_7_addr_4" [cnn.cpp:51]   --->   Operation 619 'load' 'image_7_load_6' <Predicate = (trunc_ln3 == 1 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 620 [1/2] (1.23ns)   --->   "%image_8_load_6 = load i7 %image_8_addr_4" [cnn.cpp:51]   --->   Operation 620 'load' 'image_8_load_6' <Predicate = (trunc_ln3 == 2 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 621 [1/1] (0.42ns)   --->   "%tmp_25 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_6, i2 1, i32 %image_7_load_6, i2 2, i32 %image_8_load_6, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 621 'sparsemux' 'tmp_25' <Predicate = (p_cast3 == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 622 [1/1] (0.42ns)   --->   "%tmp_26 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_23, i2 1, i32 %tmp_24, i2 2, i32 %tmp_25, i32 <undef>, i2 %p_cast3" [cnn.cpp:51]   --->   Operation 622 'sparsemux' 'tmp_26' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 623 [1/2] (1.23ns)   --->   "%image_load_7 = load i7 %image_addr_8" [cnn.cpp:51]   --->   Operation 623 'load' 'image_load_7' <Predicate = (trunc_ln3 == 0 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 624 [1/2] (1.23ns)   --->   "%image_1_load_7 = load i7 %image_1_addr_8" [cnn.cpp:51]   --->   Operation 624 'load' 'image_1_load_7' <Predicate = (trunc_ln3 == 1 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 625 [1/2] (1.23ns)   --->   "%image_2_load_7 = load i7 %image_2_addr_8" [cnn.cpp:51]   --->   Operation 625 'load' 'image_2_load_7' <Predicate = (trunc_ln3 == 2 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 626 [1/1] (0.42ns)   --->   "%tmp_27 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_7, i2 1, i32 %image_1_load_7, i2 2, i32 %image_2_load_7, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 626 'sparsemux' 'tmp_27' <Predicate = (p_cast3 == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 627 [1/2] (1.23ns)   --->   "%image_3_load_7 = load i7 %image_3_addr_8" [cnn.cpp:51]   --->   Operation 627 'load' 'image_3_load_7' <Predicate = (trunc_ln3 == 0 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 628 [1/2] (1.23ns)   --->   "%image_4_load_7 = load i7 %image_4_addr_8" [cnn.cpp:51]   --->   Operation 628 'load' 'image_4_load_7' <Predicate = (trunc_ln3 == 1 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 629 [1/2] (1.23ns)   --->   "%image_5_load_7 = load i7 %image_5_addr_8" [cnn.cpp:51]   --->   Operation 629 'load' 'image_5_load_7' <Predicate = (trunc_ln3 == 2 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 630 [1/1] (0.42ns)   --->   "%tmp_28 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_7, i2 1, i32 %image_4_load_7, i2 2, i32 %image_5_load_7, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 630 'sparsemux' 'tmp_28' <Predicate = (p_cast3 == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 631 [1/2] (1.23ns)   --->   "%image_6_load_7 = load i7 %image_6_addr_8" [cnn.cpp:51]   --->   Operation 631 'load' 'image_6_load_7' <Predicate = (trunc_ln3 == 0 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 632 [1/2] (1.23ns)   --->   "%image_7_load_7 = load i7 %image_7_addr_8" [cnn.cpp:51]   --->   Operation 632 'load' 'image_7_load_7' <Predicate = (trunc_ln3 == 1 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 633 [1/2] (1.23ns)   --->   "%image_8_load_7 = load i7 %image_8_addr_8" [cnn.cpp:51]   --->   Operation 633 'load' 'image_8_load_7' <Predicate = (trunc_ln3 == 2 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 634 [1/1] (0.42ns)   --->   "%tmp_29 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_7, i2 1, i32 %image_7_load_7, i2 2, i32 %image_8_load_7, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 634 'sparsemux' 'tmp_29' <Predicate = (p_cast3 == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 635 [1/1] (0.42ns)   --->   "%tmp_30 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_27, i2 1, i32 %tmp_28, i2 2, i32 %tmp_29, i32 <undef>, i2 %p_cast3" [cnn.cpp:51]   --->   Operation 635 'sparsemux' 'tmp_30' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 636 [1/2] (1.23ns)   --->   "%image_load_8 = load i7 %image_addr_9" [cnn.cpp:51]   --->   Operation 636 'load' 'image_load_8' <Predicate = (trunc_ln51_1 == 0 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 637 [1/2] (1.23ns)   --->   "%image_1_load_8 = load i7 %image_1_addr_9" [cnn.cpp:51]   --->   Operation 637 'load' 'image_1_load_8' <Predicate = (trunc_ln51_1 == 1 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 638 [1/2] (1.23ns)   --->   "%image_2_load_8 = load i7 %image_2_addr_9" [cnn.cpp:51]   --->   Operation 638 'load' 'image_2_load_8' <Predicate = (trunc_ln51_1 == 2 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 639 [1/1] (0.42ns)   --->   "%tmp_31 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_8, i2 1, i32 %image_1_load_8, i2 2, i32 %image_2_load_8, i32 <undef>, i2 %trunc_ln51_1" [cnn.cpp:51]   --->   Operation 639 'sparsemux' 'tmp_31' <Predicate = (p_cast3 == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 640 [1/2] (1.23ns)   --->   "%image_3_load_8 = load i7 %image_3_addr_9" [cnn.cpp:51]   --->   Operation 640 'load' 'image_3_load_8' <Predicate = (trunc_ln51_1 == 0 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 641 [1/2] (1.23ns)   --->   "%image_4_load_8 = load i7 %image_4_addr_9" [cnn.cpp:51]   --->   Operation 641 'load' 'image_4_load_8' <Predicate = (trunc_ln51_1 == 1 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 642 [1/2] (1.23ns)   --->   "%image_5_load_8 = load i7 %image_5_addr_9" [cnn.cpp:51]   --->   Operation 642 'load' 'image_5_load_8' <Predicate = (trunc_ln51_1 == 2 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 643 [1/1] (0.42ns)   --->   "%tmp_32 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_8, i2 1, i32 %image_4_load_8, i2 2, i32 %image_5_load_8, i32 <undef>, i2 %trunc_ln51_1" [cnn.cpp:51]   --->   Operation 643 'sparsemux' 'tmp_32' <Predicate = (p_cast3 == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 644 [1/2] (1.23ns)   --->   "%image_6_load_8 = load i7 %image_6_addr_9" [cnn.cpp:51]   --->   Operation 644 'load' 'image_6_load_8' <Predicate = (trunc_ln51_1 == 0 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 645 [1/2] (1.23ns)   --->   "%image_7_load_8 = load i7 %image_7_addr_9" [cnn.cpp:51]   --->   Operation 645 'load' 'image_7_load_8' <Predicate = (trunc_ln51_1 == 1 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 646 [1/2] (1.23ns)   --->   "%image_8_load_8 = load i7 %image_8_addr_9" [cnn.cpp:51]   --->   Operation 646 'load' 'image_8_load_8' <Predicate = (trunc_ln51_1 == 2 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 647 [1/1] (0.42ns)   --->   "%tmp_33 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_8, i2 1, i32 %image_7_load_8, i2 2, i32 %image_8_load_8, i32 <undef>, i2 %trunc_ln51_1" [cnn.cpp:51]   --->   Operation 647 'sparsemux' 'tmp_33' <Predicate = (p_cast3 == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 648 [1/1] (0.42ns)   --->   "%tmp_34 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_31, i2 1, i32 %tmp_32, i2 2, i32 %tmp_33, i32 <undef>, i2 %p_cast3" [cnn.cpp:51]   --->   Operation 648 'sparsemux' 'tmp_34' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 649 [1/2] (1.23ns)   --->   "%image_load_9 = load i7 %image_addr_10" [cnn.cpp:51]   --->   Operation 649 'load' 'image_load_9' <Predicate = (p_cast == 0 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 650 [1/2] (1.23ns)   --->   "%image_1_load_9 = load i7 %image_1_addr_10" [cnn.cpp:51]   --->   Operation 650 'load' 'image_1_load_9' <Predicate = (p_cast == 0 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 651 [1/2] (1.23ns)   --->   "%image_2_load_9 = load i7 %image_2_addr_10" [cnn.cpp:51]   --->   Operation 651 'load' 'image_2_load_9' <Predicate = (p_cast == 0 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 652 [1/1] (0.42ns)   --->   "%tmp_35 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_9, i2 1, i32 %image_1_load_9, i2 2, i32 %image_2_load_9, i32 <undef>, i2 %trunc_ln51_2" [cnn.cpp:51]   --->   Operation 652 'sparsemux' 'tmp_35' <Predicate = (p_cast == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 653 [1/2] (1.23ns)   --->   "%image_3_load_9 = load i7 %image_3_addr_10" [cnn.cpp:51]   --->   Operation 653 'load' 'image_3_load_9' <Predicate = (p_cast == 1 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 654 [1/2] (1.23ns)   --->   "%image_4_load_9 = load i7 %image_4_addr_10" [cnn.cpp:51]   --->   Operation 654 'load' 'image_4_load_9' <Predicate = (p_cast == 1 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 655 [1/2] (1.23ns)   --->   "%image_5_load_9 = load i7 %image_5_addr_10" [cnn.cpp:51]   --->   Operation 655 'load' 'image_5_load_9' <Predicate = (p_cast == 1 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 656 [1/1] (0.42ns)   --->   "%tmp_36 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_9, i2 1, i32 %image_4_load_9, i2 2, i32 %image_5_load_9, i32 <undef>, i2 %trunc_ln51_2" [cnn.cpp:51]   --->   Operation 656 'sparsemux' 'tmp_36' <Predicate = (p_cast == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 657 [1/2] (1.23ns)   --->   "%image_6_load_9 = load i7 %image_6_addr_10" [cnn.cpp:51]   --->   Operation 657 'load' 'image_6_load_9' <Predicate = (p_cast == 2 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 658 [1/2] (1.23ns)   --->   "%image_7_load_9 = load i7 %image_7_addr_10" [cnn.cpp:51]   --->   Operation 658 'load' 'image_7_load_9' <Predicate = (p_cast == 2 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 659 [1/2] (1.23ns)   --->   "%image_8_load_9 = load i7 %image_8_addr_10" [cnn.cpp:51]   --->   Operation 659 'load' 'image_8_load_9' <Predicate = (p_cast == 2 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 660 [1/1] (0.42ns)   --->   "%tmp_37 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_9, i2 1, i32 %image_7_load_9, i2 2, i32 %image_8_load_9, i32 <undef>, i2 %trunc_ln51_2" [cnn.cpp:51]   --->   Operation 660 'sparsemux' 'tmp_37' <Predicate = (p_cast == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 661 [1/1] (0.42ns)   --->   "%tmp_38 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_35, i2 1, i32 %tmp_36, i2 2, i32 %tmp_37, i32 <undef>, i2 %p_cast" [cnn.cpp:51]   --->   Operation 661 'sparsemux' 'tmp_38' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 662 [1/2] (1.23ns)   --->   "%image_load_10 = load i7 %image_addr_11" [cnn.cpp:51]   --->   Operation 662 'load' 'image_load_10' <Predicate = (p_cast == 0 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 663 [1/2] (1.23ns)   --->   "%image_1_load_10 = load i7 %image_1_addr_11" [cnn.cpp:51]   --->   Operation 663 'load' 'image_1_load_10' <Predicate = (p_cast == 0 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 664 [1/2] (1.23ns)   --->   "%image_2_load_10 = load i7 %image_2_addr_11" [cnn.cpp:51]   --->   Operation 664 'load' 'image_2_load_10' <Predicate = (p_cast == 0 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 665 [1/1] (0.42ns)   --->   "%tmp_39 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_10, i2 1, i32 %image_1_load_10, i2 2, i32 %image_2_load_10, i32 <undef>, i2 %trunc_ln51_2" [cnn.cpp:51]   --->   Operation 665 'sparsemux' 'tmp_39' <Predicate = (p_cast == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 666 [1/2] (1.23ns)   --->   "%image_3_load_10 = load i7 %image_3_addr_11" [cnn.cpp:51]   --->   Operation 666 'load' 'image_3_load_10' <Predicate = (p_cast == 1 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 667 [1/2] (1.23ns)   --->   "%image_4_load_10 = load i7 %image_4_addr_11" [cnn.cpp:51]   --->   Operation 667 'load' 'image_4_load_10' <Predicate = (p_cast == 1 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 668 [1/2] (1.23ns)   --->   "%image_5_load_10 = load i7 %image_5_addr_11" [cnn.cpp:51]   --->   Operation 668 'load' 'image_5_load_10' <Predicate = (p_cast == 1 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 669 [1/1] (0.42ns)   --->   "%tmp_40 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_10, i2 1, i32 %image_4_load_10, i2 2, i32 %image_5_load_10, i32 <undef>, i2 %trunc_ln51_2" [cnn.cpp:51]   --->   Operation 669 'sparsemux' 'tmp_40' <Predicate = (p_cast == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 670 [1/2] (1.23ns)   --->   "%image_6_load_10 = load i7 %image_6_addr_11" [cnn.cpp:51]   --->   Operation 670 'load' 'image_6_load_10' <Predicate = (p_cast == 2 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 671 [1/2] (1.23ns)   --->   "%image_7_load_10 = load i7 %image_7_addr_11" [cnn.cpp:51]   --->   Operation 671 'load' 'image_7_load_10' <Predicate = (p_cast == 2 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 672 [1/2] (1.23ns)   --->   "%image_8_load_10 = load i7 %image_8_addr_11" [cnn.cpp:51]   --->   Operation 672 'load' 'image_8_load_10' <Predicate = (p_cast == 2 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 673 [1/1] (0.42ns)   --->   "%tmp_41 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_10, i2 1, i32 %image_7_load_10, i2 2, i32 %image_8_load_10, i32 <undef>, i2 %trunc_ln51_2" [cnn.cpp:51]   --->   Operation 673 'sparsemux' 'tmp_41' <Predicate = (p_cast == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 674 [1/1] (0.42ns)   --->   "%tmp_42 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_39, i2 1, i32 %tmp_40, i2 2, i32 %tmp_41, i32 <undef>, i2 %p_cast" [cnn.cpp:51]   --->   Operation 674 'sparsemux' 'tmp_42' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 675 [1/2] (1.23ns)   --->   "%image_load_11 = load i7 %image_addr_12" [cnn.cpp:51]   --->   Operation 675 'load' 'image_load_11' <Predicate = (p_cast3 == 0 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 676 [1/2] (1.23ns)   --->   "%image_1_load_11 = load i7 %image_1_addr_12" [cnn.cpp:51]   --->   Operation 676 'load' 'image_1_load_11' <Predicate = (p_cast3 == 0 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 677 [1/2] (1.23ns)   --->   "%image_2_load_11 = load i7 %image_2_addr_12" [cnn.cpp:51]   --->   Operation 677 'load' 'image_2_load_11' <Predicate = (p_cast3 == 0 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 678 [1/1] (0.42ns)   --->   "%tmp_43 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_11, i2 1, i32 %image_1_load_11, i2 2, i32 %image_2_load_11, i32 <undef>, i2 %trunc_ln51_2" [cnn.cpp:51]   --->   Operation 678 'sparsemux' 'tmp_43' <Predicate = (p_cast3 == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 679 [1/2] (1.23ns)   --->   "%image_3_load_11 = load i7 %image_3_addr_12" [cnn.cpp:51]   --->   Operation 679 'load' 'image_3_load_11' <Predicate = (p_cast3 == 1 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 680 [1/2] (1.23ns)   --->   "%image_4_load_11 = load i7 %image_4_addr_12" [cnn.cpp:51]   --->   Operation 680 'load' 'image_4_load_11' <Predicate = (p_cast3 == 1 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 681 [1/2] (1.23ns)   --->   "%image_5_load_11 = load i7 %image_5_addr_12" [cnn.cpp:51]   --->   Operation 681 'load' 'image_5_load_11' <Predicate = (p_cast3 == 1 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 682 [1/1] (0.42ns)   --->   "%tmp_44 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_11, i2 1, i32 %image_4_load_11, i2 2, i32 %image_5_load_11, i32 <undef>, i2 %trunc_ln51_2" [cnn.cpp:51]   --->   Operation 682 'sparsemux' 'tmp_44' <Predicate = (p_cast3 == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 683 [1/2] (1.23ns)   --->   "%image_6_load_11 = load i7 %image_6_addr_12" [cnn.cpp:51]   --->   Operation 683 'load' 'image_6_load_11' <Predicate = (p_cast3 == 2 & trunc_ln51_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 684 [1/2] (1.23ns)   --->   "%image_7_load_11 = load i7 %image_7_addr_12" [cnn.cpp:51]   --->   Operation 684 'load' 'image_7_load_11' <Predicate = (p_cast3 == 2 & trunc_ln51_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 685 [1/2] (1.23ns)   --->   "%image_8_load_11 = load i7 %image_8_addr_12" [cnn.cpp:51]   --->   Operation 685 'load' 'image_8_load_11' <Predicate = (p_cast3 == 2 & trunc_ln51_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 686 [1/1] (0.42ns)   --->   "%tmp_45 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_11, i2 1, i32 %image_7_load_11, i2 2, i32 %image_8_load_11, i32 <undef>, i2 %trunc_ln51_2" [cnn.cpp:51]   --->   Operation 686 'sparsemux' 'tmp_45' <Predicate = (p_cast3 == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 687 [1/1] (0.42ns)   --->   "%tmp_46 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_43, i2 1, i32 %tmp_44, i2 2, i32 %tmp_45, i32 <undef>, i2 %p_cast3" [cnn.cpp:51]   --->   Operation 687 'sparsemux' 'tmp_46' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 688 [1/2] (1.23ns)   --->   "%image_load_12 = load i7 %image_addr_7" [cnn.cpp:51]   --->   Operation 688 'load' 'image_load_12' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 689 [1/2] (1.23ns)   --->   "%image_1_load_12 = load i7 %image_1_addr_7" [cnn.cpp:51]   --->   Operation 689 'load' 'image_1_load_12' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 690 [1/2] (1.23ns)   --->   "%image_2_load_12 = load i7 %image_2_addr_7" [cnn.cpp:51]   --->   Operation 690 'load' 'image_2_load_12' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 691 [1/1] (0.42ns)   --->   "%tmp_47 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_12, i2 1, i32 %image_1_load_12, i2 2, i32 %image_2_load_12, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 691 'sparsemux' 'tmp_47' <Predicate = (trunc_ln2 == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 692 [1/2] (1.23ns)   --->   "%image_3_load_12 = load i7 %image_3_addr_7" [cnn.cpp:51]   --->   Operation 692 'load' 'image_3_load_12' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 693 [1/2] (1.23ns)   --->   "%image_4_load_12 = load i7 %image_4_addr_7" [cnn.cpp:51]   --->   Operation 693 'load' 'image_4_load_12' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 694 [1/2] (1.23ns)   --->   "%image_5_load_12 = load i7 %image_5_addr_7" [cnn.cpp:51]   --->   Operation 694 'load' 'image_5_load_12' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 695 [1/1] (0.42ns)   --->   "%tmp_48 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_12, i2 1, i32 %image_4_load_12, i2 2, i32 %image_5_load_12, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 695 'sparsemux' 'tmp_48' <Predicate = (trunc_ln2 == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 696 [1/2] (1.23ns)   --->   "%image_6_load_12 = load i7 %image_6_addr_7" [cnn.cpp:51]   --->   Operation 696 'load' 'image_6_load_12' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 697 [1/2] (1.23ns)   --->   "%image_7_load_12 = load i7 %image_7_addr_7" [cnn.cpp:51]   --->   Operation 697 'load' 'image_7_load_12' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 698 [1/2] (1.23ns)   --->   "%image_8_load_12 = load i7 %image_8_addr_7" [cnn.cpp:51]   --->   Operation 698 'load' 'image_8_load_12' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 699 [1/1] (0.42ns)   --->   "%tmp_49 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_12, i2 1, i32 %image_7_load_12, i2 2, i32 %image_8_load_12, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 699 'sparsemux' 'tmp_49' <Predicate = (trunc_ln2 == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 700 [1/1] (0.42ns)   --->   "%tmp_50 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_47, i2 1, i32 %tmp_48, i2 2, i32 %tmp_49, i32 <undef>, i2 %trunc_ln2" [cnn.cpp:51]   --->   Operation 700 'sparsemux' 'tmp_50' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 701 [1/2] (1.23ns)   --->   "%image_load_13 = load i7 %image_addr_13" [cnn.cpp:51]   --->   Operation 701 'load' 'image_load_13' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 702 [1/2] (1.23ns)   --->   "%image_1_load_13 = load i7 %image_1_addr_13" [cnn.cpp:51]   --->   Operation 702 'load' 'image_1_load_13' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 703 [1/2] (1.23ns)   --->   "%image_2_load_13 = load i7 %image_2_addr_13" [cnn.cpp:51]   --->   Operation 703 'load' 'image_2_load_13' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 704 [1/1] (0.42ns)   --->   "%tmp_51 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_13, i2 1, i32 %image_1_load_13, i2 2, i32 %image_2_load_13, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 704 'sparsemux' 'tmp_51' <Predicate = (trunc_ln2 == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 705 [1/2] (1.23ns)   --->   "%image_3_load_13 = load i7 %image_3_addr_13" [cnn.cpp:51]   --->   Operation 705 'load' 'image_3_load_13' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 706 [1/2] (1.23ns)   --->   "%image_4_load_13 = load i7 %image_4_addr_13" [cnn.cpp:51]   --->   Operation 706 'load' 'image_4_load_13' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 707 [1/2] (1.23ns)   --->   "%image_5_load_13 = load i7 %image_5_addr_13" [cnn.cpp:51]   --->   Operation 707 'load' 'image_5_load_13' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 708 [1/1] (0.42ns)   --->   "%tmp_52 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_13, i2 1, i32 %image_4_load_13, i2 2, i32 %image_5_load_13, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 708 'sparsemux' 'tmp_52' <Predicate = (trunc_ln2 == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 709 [1/2] (1.23ns)   --->   "%image_6_load_13 = load i7 %image_6_addr_13" [cnn.cpp:51]   --->   Operation 709 'load' 'image_6_load_13' <Predicate = (trunc_ln3 == 0 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 710 [1/2] (1.23ns)   --->   "%image_7_load_13 = load i7 %image_7_addr_13" [cnn.cpp:51]   --->   Operation 710 'load' 'image_7_load_13' <Predicate = (trunc_ln3 == 1 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 711 [1/2] (1.23ns)   --->   "%image_8_load_13 = load i7 %image_8_addr_13" [cnn.cpp:51]   --->   Operation 711 'load' 'image_8_load_13' <Predicate = (trunc_ln3 == 2 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 712 [1/1] (0.42ns)   --->   "%tmp_53 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_13, i2 1, i32 %image_7_load_13, i2 2, i32 %image_8_load_13, i32 <undef>, i2 %trunc_ln3" [cnn.cpp:51]   --->   Operation 712 'sparsemux' 'tmp_53' <Predicate = (trunc_ln2 == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 713 [1/1] (0.42ns)   --->   "%tmp_54 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_51, i2 1, i32 %tmp_52, i2 2, i32 %tmp_53, i32 <undef>, i2 %trunc_ln2" [cnn.cpp:51]   --->   Operation 713 'sparsemux' 'tmp_54' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 714 [1/2] (1.23ns)   --->   "%image_load_14 = load i7 %image_addr_14" [cnn.cpp:51]   --->   Operation 714 'load' 'image_load_14' <Predicate = (trunc_ln51_1 == 0 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 715 [1/2] (1.23ns)   --->   "%image_1_load_14 = load i7 %image_1_addr_14" [cnn.cpp:51]   --->   Operation 715 'load' 'image_1_load_14' <Predicate = (trunc_ln51_1 == 1 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 716 [1/2] (1.23ns)   --->   "%image_2_load_14 = load i7 %image_2_addr_14" [cnn.cpp:51]   --->   Operation 716 'load' 'image_2_load_14' <Predicate = (trunc_ln51_1 == 2 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 717 [1/1] (0.42ns)   --->   "%tmp_55 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_14, i2 1, i32 %image_1_load_14, i2 2, i32 %image_2_load_14, i32 <undef>, i2 %trunc_ln51_1" [cnn.cpp:51]   --->   Operation 717 'sparsemux' 'tmp_55' <Predicate = (trunc_ln2 == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 718 [1/2] (1.23ns)   --->   "%image_3_load_14 = load i7 %image_3_addr_14" [cnn.cpp:51]   --->   Operation 718 'load' 'image_3_load_14' <Predicate = (trunc_ln51_1 == 0 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 719 [1/2] (1.23ns)   --->   "%image_4_load_14 = load i7 %image_4_addr_14" [cnn.cpp:51]   --->   Operation 719 'load' 'image_4_load_14' <Predicate = (trunc_ln51_1 == 1 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 720 [1/2] (1.23ns)   --->   "%image_5_load_14 = load i7 %image_5_addr_14" [cnn.cpp:51]   --->   Operation 720 'load' 'image_5_load_14' <Predicate = (trunc_ln51_1 == 2 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 721 [1/1] (0.42ns)   --->   "%tmp_56 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_14, i2 1, i32 %image_4_load_14, i2 2, i32 %image_5_load_14, i32 <undef>, i2 %trunc_ln51_1" [cnn.cpp:51]   --->   Operation 721 'sparsemux' 'tmp_56' <Predicate = (trunc_ln2 == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 722 [1/2] (1.23ns)   --->   "%image_6_load_14 = load i7 %image_6_addr_14" [cnn.cpp:51]   --->   Operation 722 'load' 'image_6_load_14' <Predicate = (trunc_ln51_1 == 0 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 723 [1/2] (1.23ns)   --->   "%image_7_load_14 = load i7 %image_7_addr_14" [cnn.cpp:51]   --->   Operation 723 'load' 'image_7_load_14' <Predicate = (trunc_ln51_1 == 1 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 724 [1/2] (1.23ns)   --->   "%image_8_load_14 = load i7 %image_8_addr_14" [cnn.cpp:51]   --->   Operation 724 'load' 'image_8_load_14' <Predicate = (trunc_ln51_1 == 2 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 725 [1/1] (0.42ns)   --->   "%tmp_57 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_14, i2 1, i32 %image_7_load_14, i2 2, i32 %image_8_load_14, i32 <undef>, i2 %trunc_ln51_1" [cnn.cpp:51]   --->   Operation 725 'sparsemux' 'tmp_57' <Predicate = (trunc_ln2 == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 726 [1/1] (0.42ns)   --->   "%tmp_58 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_55, i2 1, i32 %tmp_56, i2 2, i32 %tmp_57, i32 <undef>, i2 %trunc_ln2" [cnn.cpp:51]   --->   Operation 726 'sparsemux' 'tmp_58' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 727 [1/2] (1.23ns)   --->   "%image_load_15 = load i7 %image_addr_15" [cnn.cpp:51]   --->   Operation 727 'load' 'image_load_15' <Predicate = (trunc_ln51_2 == 0 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 728 [1/2] (1.23ns)   --->   "%image_1_load_15 = load i7 %image_1_addr_15" [cnn.cpp:51]   --->   Operation 728 'load' 'image_1_load_15' <Predicate = (trunc_ln51_2 == 1 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 729 [1/2] (1.23ns)   --->   "%image_2_load_15 = load i7 %image_2_addr_15" [cnn.cpp:51]   --->   Operation 729 'load' 'image_2_load_15' <Predicate = (trunc_ln51_2 == 2 & trunc_ln2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 730 [1/1] (0.42ns)   --->   "%tmp_59 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_load_15, i2 1, i32 %image_1_load_15, i2 2, i32 %image_2_load_15, i32 <undef>, i2 %trunc_ln51_2" [cnn.cpp:51]   --->   Operation 730 'sparsemux' 'tmp_59' <Predicate = (trunc_ln2 == 0)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 731 [1/2] (1.23ns)   --->   "%image_3_load_15 = load i7 %image_3_addr_15" [cnn.cpp:51]   --->   Operation 731 'load' 'image_3_load_15' <Predicate = (trunc_ln51_2 == 0 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 732 [1/2] (1.23ns)   --->   "%image_4_load_15 = load i7 %image_4_addr_15" [cnn.cpp:51]   --->   Operation 732 'load' 'image_4_load_15' <Predicate = (trunc_ln51_2 == 1 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 733 [1/2] (1.23ns)   --->   "%image_5_load_15 = load i7 %image_5_addr_15" [cnn.cpp:51]   --->   Operation 733 'load' 'image_5_load_15' <Predicate = (trunc_ln51_2 == 2 & trunc_ln2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 734 [1/1] (0.42ns)   --->   "%tmp_60 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_3_load_15, i2 1, i32 %image_4_load_15, i2 2, i32 %image_5_load_15, i32 <undef>, i2 %trunc_ln51_2" [cnn.cpp:51]   --->   Operation 734 'sparsemux' 'tmp_60' <Predicate = (trunc_ln2 == 1)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 735 [1/2] (1.23ns)   --->   "%image_6_load_15 = load i7 %image_6_addr_15" [cnn.cpp:51]   --->   Operation 735 'load' 'image_6_load_15' <Predicate = (trunc_ln51_2 == 0 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 736 [1/2] (1.23ns)   --->   "%image_7_load_15 = load i7 %image_7_addr_15" [cnn.cpp:51]   --->   Operation 736 'load' 'image_7_load_15' <Predicate = (trunc_ln51_2 == 1 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 737 [1/2] (1.23ns)   --->   "%image_8_load_15 = load i7 %image_8_addr_15" [cnn.cpp:51]   --->   Operation 737 'load' 'image_8_load_15' <Predicate = (trunc_ln51_2 == 2 & trunc_ln2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 738 [1/1] (0.42ns)   --->   "%tmp_61 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %image_6_load_15, i2 1, i32 %image_7_load_15, i2 2, i32 %image_8_load_15, i32 <undef>, i2 %trunc_ln51_2" [cnn.cpp:51]   --->   Operation 738 'sparsemux' 'tmp_61' <Predicate = (trunc_ln2 == 2)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 739 [1/1] (0.42ns)   --->   "%tmp_62 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_59, i2 1, i32 %tmp_60, i2 2, i32 %tmp_61, i32 <undef>, i2 %trunc_ln2" [cnn.cpp:51]   --->   Operation 739 'sparsemux' 'tmp_62' <Predicate = true> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 740 [2/3] (7.01ns)   --->   "%mul = fmul i32 %tmp_3, i32 0" [cnn.cpp:51]   --->   Operation 740 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 741 [3/3] (7.01ns)   --->   "%mul54_s = fmul i32 %tmp_7, i32 0" [cnn.cpp:51]   --->   Operation 741 'fmul' 'mul54_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 742 [3/3] (7.01ns)   --->   "%mul54_3 = fmul i32 %tmp_14, i32 0" [cnn.cpp:51]   --->   Operation 742 'fmul' 'mul54_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 743 [3/3] (7.01ns)   --->   "%mul54_180_1 = fmul i32 %tmp_18, i32 0" [cnn.cpp:51]   --->   Operation 743 'fmul' 'mul54_180_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 744 [1/3] (7.01ns)   --->   "%mul = fmul i32 %tmp_3, i32 0" [cnn.cpp:51]   --->   Operation 744 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 745 [2/3] (7.01ns)   --->   "%mul54_s = fmul i32 %tmp_7, i32 0" [cnn.cpp:51]   --->   Operation 745 'fmul' 'mul54_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 746 [2/3] (7.01ns)   --->   "%mul54_3 = fmul i32 %tmp_14, i32 0" [cnn.cpp:51]   --->   Operation 746 'fmul' 'mul54_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 747 [2/3] (7.01ns)   --->   "%mul54_180_1 = fmul i32 %tmp_18, i32 0" [cnn.cpp:51]   --->   Operation 747 'fmul' 'mul54_180_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 748 [4/4] (6.43ns)   --->   "%sum = fadd i32 %mul, i32 0" [cnn.cpp:51]   --->   Operation 748 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 749 [1/3] (7.01ns)   --->   "%mul54_s = fmul i32 %tmp_7, i32 0" [cnn.cpp:51]   --->   Operation 749 'fmul' 'mul54_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 750 [1/3] (7.01ns)   --->   "%mul54_3 = fmul i32 %tmp_14, i32 0" [cnn.cpp:51]   --->   Operation 750 'fmul' 'mul54_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 751 [1/3] (7.01ns)   --->   "%mul54_180_1 = fmul i32 %tmp_18, i32 0" [cnn.cpp:51]   --->   Operation 751 'fmul' 'mul54_180_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 752 [3/4] (6.43ns)   --->   "%sum = fadd i32 %mul, i32 0" [cnn.cpp:51]   --->   Operation 752 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 753 [4/4] (6.43ns)   --->   "%sum_9 = fadd i32 %mul54_s, i32 0" [cnn.cpp:51]   --->   Operation 753 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 754 [4/4] (6.43ns)   --->   "%sum_18 = fadd i32 %mul54_3, i32 0" [cnn.cpp:51]   --->   Operation 754 'fadd' 'sum_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 755 [4/4] (6.43ns)   --->   "%sum_27 = fadd i32 %mul54_180_1, i32 0" [cnn.cpp:51]   --->   Operation 755 'fadd' 'sum_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 756 [2/4] (6.43ns)   --->   "%sum = fadd i32 %mul, i32 0" [cnn.cpp:51]   --->   Operation 756 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 757 [3/3] (7.01ns)   --->   "%mul54_1 = fmul i32 %tmp_10, i32 0" [cnn.cpp:51]   --->   Operation 757 'fmul' 'mul54_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 758 [3/3] (7.01ns)   --->   "%mul54_180_2 = fmul i32 %tmp_22, i32 0" [cnn.cpp:51]   --->   Operation 758 'fmul' 'mul54_180_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 759 [3/4] (6.43ns)   --->   "%sum_9 = fadd i32 %mul54_s, i32 0" [cnn.cpp:51]   --->   Operation 759 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 760 [3/4] (6.43ns)   --->   "%sum_18 = fadd i32 %mul54_3, i32 0" [cnn.cpp:51]   --->   Operation 760 'fadd' 'sum_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 761 [3/4] (6.43ns)   --->   "%sum_27 = fadd i32 %mul54_180_1, i32 0" [cnn.cpp:51]   --->   Operation 761 'fadd' 'sum_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 762 [1/4] (6.43ns)   --->   "%sum = fadd i32 %mul, i32 0" [cnn.cpp:51]   --->   Operation 762 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 763 [2/3] (7.01ns)   --->   "%mul54_1 = fmul i32 %tmp_10, i32 0" [cnn.cpp:51]   --->   Operation 763 'fmul' 'mul54_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 764 [2/3] (7.01ns)   --->   "%mul54_180_2 = fmul i32 %tmp_22, i32 0" [cnn.cpp:51]   --->   Operation 764 'fmul' 'mul54_180_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 765 [2/4] (6.43ns)   --->   "%sum_9 = fadd i32 %mul54_s, i32 0" [cnn.cpp:51]   --->   Operation 765 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 766 [2/4] (6.43ns)   --->   "%sum_18 = fadd i32 %mul54_3, i32 0" [cnn.cpp:51]   --->   Operation 766 'fadd' 'sum_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 767 [2/4] (6.43ns)   --->   "%sum_27 = fadd i32 %mul54_180_1, i32 0" [cnn.cpp:51]   --->   Operation 767 'fadd' 'sum_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 768 [4/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul54_s" [cnn.cpp:51]   --->   Operation 768 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 769 [1/3] (7.01ns)   --->   "%mul54_1 = fmul i32 %tmp_10, i32 0" [cnn.cpp:51]   --->   Operation 769 'fmul' 'mul54_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 770 [1/3] (7.01ns)   --->   "%mul54_180_2 = fmul i32 %tmp_22, i32 0" [cnn.cpp:51]   --->   Operation 770 'fmul' 'mul54_180_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 771 [1/4] (6.43ns)   --->   "%sum_9 = fadd i32 %mul54_s, i32 0" [cnn.cpp:51]   --->   Operation 771 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 772 [1/4] (6.43ns)   --->   "%sum_18 = fadd i32 %mul54_3, i32 0" [cnn.cpp:51]   --->   Operation 772 'fadd' 'sum_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 773 [1/4] (6.43ns)   --->   "%sum_27 = fadd i32 %mul54_180_1, i32 0" [cnn.cpp:51]   --->   Operation 773 'fadd' 'sum_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 774 [3/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul54_s" [cnn.cpp:51]   --->   Operation 774 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 775 [4/4] (6.43ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul54_1" [cnn.cpp:51]   --->   Operation 775 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 776 [4/4] (6.43ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %mul54_180_1" [cnn.cpp:51]   --->   Operation 776 'fadd' 'sum_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 777 [4/4] (6.43ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 777 'fadd' 'sum_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 778 [2/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul54_s" [cnn.cpp:51]   --->   Operation 778 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 779 [3/4] (6.43ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul54_1" [cnn.cpp:51]   --->   Operation 779 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 780 [3/3] (7.01ns)   --->   "%mul54_148_s = fmul i32 %tmp_38, i32 0" [cnn.cpp:51]   --->   Operation 780 'fmul' 'mul54_148_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 781 [3/3] (7.01ns)   --->   "%mul54_148_1_2 = fmul i32 %tmp_42, i32 0" [cnn.cpp:51]   --->   Operation 781 'fmul' 'mul54_148_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 782 [3/4] (6.43ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %mul54_180_1" [cnn.cpp:51]   --->   Operation 782 'fadd' 'sum_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 783 [3/4] (6.43ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 783 'fadd' 'sum_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 784 [1/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul54_s" [cnn.cpp:51]   --->   Operation 784 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 785 [2/4] (6.43ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul54_1" [cnn.cpp:51]   --->   Operation 785 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 786 [2/3] (7.01ns)   --->   "%mul54_148_s = fmul i32 %tmp_38, i32 0" [cnn.cpp:51]   --->   Operation 786 'fmul' 'mul54_148_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 787 [2/3] (7.01ns)   --->   "%mul54_148_1_2 = fmul i32 %tmp_42, i32 0" [cnn.cpp:51]   --->   Operation 787 'fmul' 'mul54_148_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 788 [2/4] (6.43ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %mul54_180_1" [cnn.cpp:51]   --->   Operation 788 'fadd' 'sum_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 789 [2/4] (6.43ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 789 'fadd' 'sum_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 790 [4/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul54_1" [cnn.cpp:51]   --->   Operation 790 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 791 [1/4] (6.43ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul54_1" [cnn.cpp:51]   --->   Operation 791 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 792 [1/3] (7.01ns)   --->   "%mul54_148_s = fmul i32 %tmp_38, i32 0" [cnn.cpp:51]   --->   Operation 792 'fmul' 'mul54_148_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 793 [1/3] (7.01ns)   --->   "%mul54_148_1_2 = fmul i32 %tmp_42, i32 0" [cnn.cpp:51]   --->   Operation 793 'fmul' 'mul54_148_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 794 [1/4] (6.43ns)   --->   "%sum_19 = fadd i32 %sum_18, i32 %mul54_180_1" [cnn.cpp:51]   --->   Operation 794 'fadd' 'sum_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 795 [1/4] (6.43ns)   --->   "%sum_28 = fadd i32 %sum_27, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 795 'fadd' 'sum_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 796 [3/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul54_1" [cnn.cpp:51]   --->   Operation 796 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 797 [4/4] (6.43ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul54_148_s" [cnn.cpp:51]   --->   Operation 797 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 798 [4/4] (6.43ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 798 'fadd' 'sum_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 799 [4/4] (6.43ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %mul54_148_1_2" [cnn.cpp:51]   --->   Operation 799 'fadd' 'sum_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 800 [2/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul54_1" [cnn.cpp:51]   --->   Operation 800 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 801 [3/3] (7.01ns)   --->   "%mul54_2 = fmul i32 %tmp_26, i32 0" [cnn.cpp:51]   --->   Operation 801 'fmul' 'mul54_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 802 [3/3] (7.01ns)   --->   "%mul54_2_1 = fmul i32 %tmp_30, i32 0" [cnn.cpp:51]   --->   Operation 802 'fmul' 'mul54_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 803 [3/4] (6.43ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul54_148_s" [cnn.cpp:51]   --->   Operation 803 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 804 [3/4] (6.43ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 804 'fadd' 'sum_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 805 [3/4] (6.43ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %mul54_148_1_2" [cnn.cpp:51]   --->   Operation 805 'fadd' 'sum_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 806 [1/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul54_1" [cnn.cpp:51]   --->   Operation 806 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 807 [2/3] (7.01ns)   --->   "%mul54_2 = fmul i32 %tmp_26, i32 0" [cnn.cpp:51]   --->   Operation 807 'fmul' 'mul54_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 808 [2/3] (7.01ns)   --->   "%mul54_2_1 = fmul i32 %tmp_30, i32 0" [cnn.cpp:51]   --->   Operation 808 'fmul' 'mul54_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 809 [2/4] (6.43ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul54_148_s" [cnn.cpp:51]   --->   Operation 809 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 810 [2/4] (6.43ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 810 'fadd' 'sum_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 811 [2/4] (6.43ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %mul54_148_1_2" [cnn.cpp:51]   --->   Operation 811 'fadd' 'sum_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 812 [4/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul54_3" [cnn.cpp:51]   --->   Operation 812 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 813 [1/3] (7.01ns)   --->   "%mul54_2 = fmul i32 %tmp_26, i32 0" [cnn.cpp:51]   --->   Operation 813 'fmul' 'mul54_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 814 [1/3] (7.01ns)   --->   "%mul54_2_1 = fmul i32 %tmp_30, i32 0" [cnn.cpp:51]   --->   Operation 814 'fmul' 'mul54_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 815 [1/4] (6.43ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul54_148_s" [cnn.cpp:51]   --->   Operation 815 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 816 [1/4] (6.43ns)   --->   "%sum_20 = fadd i32 %sum_19, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 816 'fadd' 'sum_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 817 [1/4] (6.43ns)   --->   "%sum_29 = fadd i32 %sum_28, i32 %mul54_148_1_2" [cnn.cpp:51]   --->   Operation 817 'fadd' 'sum_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 818 [3/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul54_3" [cnn.cpp:51]   --->   Operation 818 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 819 [4/4] (6.43ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul54_180_1" [cnn.cpp:51]   --->   Operation 819 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 820 [4/4] (6.43ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %mul54_2" [cnn.cpp:51]   --->   Operation 820 'fadd' 'sum_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 821 [4/4] (6.43ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 821 'fadd' 'sum_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 822 [2/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul54_3" [cnn.cpp:51]   --->   Operation 822 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 823 [3/3] (7.01ns)   --->   "%mul54_2_2 = fmul i32 %tmp_34, i32 0" [cnn.cpp:51]   --->   Operation 823 'fmul' 'mul54_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 824 [3/4] (6.43ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul54_180_1" [cnn.cpp:51]   --->   Operation 824 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 825 [3/4] (6.43ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %mul54_2" [cnn.cpp:51]   --->   Operation 825 'fadd' 'sum_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 826 [3/4] (6.43ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 826 'fadd' 'sum_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 827 [1/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul54_3" [cnn.cpp:51]   --->   Operation 827 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 828 [2/3] (7.01ns)   --->   "%mul54_2_2 = fmul i32 %tmp_34, i32 0" [cnn.cpp:51]   --->   Operation 828 'fmul' 'mul54_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 829 [2/4] (6.43ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul54_180_1" [cnn.cpp:51]   --->   Operation 829 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 830 [2/4] (6.43ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %mul54_2" [cnn.cpp:51]   --->   Operation 830 'fadd' 'sum_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 831 [2/4] (6.43ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 831 'fadd' 'sum_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 832 [4/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul54_180_1" [cnn.cpp:51]   --->   Operation 832 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 833 [1/3] (7.01ns)   --->   "%mul54_2_2 = fmul i32 %tmp_34, i32 0" [cnn.cpp:51]   --->   Operation 833 'fmul' 'mul54_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 834 [1/4] (6.43ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul54_180_1" [cnn.cpp:51]   --->   Operation 834 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 835 [1/4] (6.43ns)   --->   "%sum_21 = fadd i32 %sum_20, i32 %mul54_2" [cnn.cpp:51]   --->   Operation 835 'fadd' 'sum_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 836 [1/4] (6.43ns)   --->   "%sum_30 = fadd i32 %sum_29, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 836 'fadd' 'sum_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 837 [3/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul54_180_1" [cnn.cpp:51]   --->   Operation 837 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 838 [4/4] (6.43ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 838 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 839 [4/4] (6.43ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 839 'fadd' 'sum_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 840 [4/4] (6.43ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 840 'fadd' 'sum_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 841 [2/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul54_180_1" [cnn.cpp:51]   --->   Operation 841 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 842 [3/4] (6.43ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 842 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 843 [3/3] (7.01ns)   --->   "%mul54_148_2_2 = fmul i32 %tmp_46, i32 0" [cnn.cpp:51]   --->   Operation 843 'fmul' 'mul54_148_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 844 [3/4] (6.43ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 844 'fadd' 'sum_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 845 [3/4] (6.43ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 845 'fadd' 'sum_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 846 [1/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul54_180_1" [cnn.cpp:51]   --->   Operation 846 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 847 [2/4] (6.43ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 847 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 848 [2/3] (7.01ns)   --->   "%mul54_148_2_2 = fmul i32 %tmp_46, i32 0" [cnn.cpp:51]   --->   Operation 848 'fmul' 'mul54_148_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 849 [2/4] (6.43ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 849 'fadd' 'sum_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 850 [2/4] (6.43ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 850 'fadd' 'sum_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.01>
ST_33 : Operation 851 [4/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 851 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 852 [1/4] (6.43ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 852 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 853 [1/3] (7.01ns)   --->   "%mul54_148_2_2 = fmul i32 %tmp_46, i32 0" [cnn.cpp:51]   --->   Operation 853 'fmul' 'mul54_148_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 854 [1/4] (6.43ns)   --->   "%sum_22 = fadd i32 %sum_21, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 854 'fadd' 'sum_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 855 [1/4] (6.43ns)   --->   "%sum_31 = fadd i32 %sum_30, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 855 'fadd' 'sum_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 856 [3/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 856 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 857 [4/4] (6.43ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul54_148_1_2" [cnn.cpp:51]   --->   Operation 857 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 858 [4/4] (6.43ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 858 'fadd' 'sum_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 859 [4/4] (6.43ns)   --->   "%sum_32 = fadd i32 %sum_31, i32 %mul54_148_2_2" [cnn.cpp:51]   --->   Operation 859 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 860 [2/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 860 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 861 [3/4] (6.43ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul54_148_1_2" [cnn.cpp:51]   --->   Operation 861 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 862 [3/4] (6.43ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 862 'fadd' 'sum_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 863 [3/3] (7.01ns)   --->   "%mul54_1_2 = fmul i32 %tmp_50, i32 0" [cnn.cpp:51]   --->   Operation 863 'fmul' 'mul54_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 864 [3/3] (7.01ns)   --->   "%mul54_1_2_1 = fmul i32 %tmp_54, i32 0" [cnn.cpp:51]   --->   Operation 864 'fmul' 'mul54_1_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 865 [3/4] (6.43ns)   --->   "%sum_32 = fadd i32 %sum_31, i32 %mul54_148_2_2" [cnn.cpp:51]   --->   Operation 865 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 866 [1/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul54_180_2" [cnn.cpp:51]   --->   Operation 866 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 867 [2/4] (6.43ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul54_148_1_2" [cnn.cpp:51]   --->   Operation 867 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 868 [2/4] (6.43ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 868 'fadd' 'sum_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 869 [2/3] (7.01ns)   --->   "%mul54_1_2 = fmul i32 %tmp_50, i32 0" [cnn.cpp:51]   --->   Operation 869 'fmul' 'mul54_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 870 [2/3] (7.01ns)   --->   "%mul54_1_2_1 = fmul i32 %tmp_54, i32 0" [cnn.cpp:51]   --->   Operation 870 'fmul' 'mul54_1_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 871 [2/4] (6.43ns)   --->   "%sum_32 = fadd i32 %sum_31, i32 %mul54_148_2_2" [cnn.cpp:51]   --->   Operation 871 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.01>
ST_37 : Operation 872 [4/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul54_2" [cnn.cpp:51]   --->   Operation 872 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 873 [1/4] (6.43ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul54_148_1_2" [cnn.cpp:51]   --->   Operation 873 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 874 [1/4] (6.43ns)   --->   "%sum_23 = fadd i32 %sum_22, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 874 'fadd' 'sum_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 875 [1/3] (7.01ns)   --->   "%mul54_1_2 = fmul i32 %tmp_50, i32 0" [cnn.cpp:51]   --->   Operation 875 'fmul' 'mul54_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 876 [1/3] (7.01ns)   --->   "%mul54_1_2_1 = fmul i32 %tmp_54, i32 0" [cnn.cpp:51]   --->   Operation 876 'fmul' 'mul54_1_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 877 [1/4] (6.43ns)   --->   "%sum_32 = fadd i32 %sum_31, i32 %mul54_148_2_2" [cnn.cpp:51]   --->   Operation 877 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 878 [3/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul54_2" [cnn.cpp:51]   --->   Operation 878 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 879 [4/4] (6.43ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 879 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 880 [4/4] (6.43ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %mul54_1_2" [cnn.cpp:51]   --->   Operation 880 'fadd' 'sum_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 881 [4/4] (6.43ns)   --->   "%sum_33 = fadd i32 %sum_32, i32 %mul54_1_2_1" [cnn.cpp:51]   --->   Operation 881 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.01>
ST_39 : Operation 882 [2/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul54_2" [cnn.cpp:51]   --->   Operation 882 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 883 [3/4] (6.43ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 883 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 884 [3/4] (6.43ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %mul54_1_2" [cnn.cpp:51]   --->   Operation 884 'fadd' 'sum_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 885 [3/3] (7.01ns)   --->   "%mul54_1_2_2 = fmul i32 %tmp_58, i32 0" [cnn.cpp:51]   --->   Operation 885 'fmul' 'mul54_1_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 886 [3/4] (6.43ns)   --->   "%sum_33 = fadd i32 %sum_32, i32 %mul54_1_2_1" [cnn.cpp:51]   --->   Operation 886 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.01>
ST_40 : Operation 887 [1/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul54_2" [cnn.cpp:51]   --->   Operation 887 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 888 [2/4] (6.43ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 888 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 889 [2/4] (6.43ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %mul54_1_2" [cnn.cpp:51]   --->   Operation 889 'fadd' 'sum_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 890 [2/3] (7.01ns)   --->   "%mul54_1_2_2 = fmul i32 %tmp_58, i32 0" [cnn.cpp:51]   --->   Operation 890 'fmul' 'mul54_1_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 891 [2/4] (6.43ns)   --->   "%sum_33 = fadd i32 %sum_32, i32 %mul54_1_2_1" [cnn.cpp:51]   --->   Operation 891 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.01>
ST_41 : Operation 892 [4/4] (6.43ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 892 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 893 [1/4] (6.43ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 893 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 894 [1/4] (6.43ns)   --->   "%sum_24 = fadd i32 %sum_23, i32 %mul54_1_2" [cnn.cpp:51]   --->   Operation 894 'fadd' 'sum_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 895 [1/3] (7.01ns)   --->   "%mul54_1_2_2 = fmul i32 %tmp_58, i32 0" [cnn.cpp:51]   --->   Operation 895 'fmul' 'mul54_1_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 896 [1/4] (6.43ns)   --->   "%sum_33 = fadd i32 %sum_32, i32 %mul54_1_2_1" [cnn.cpp:51]   --->   Operation 896 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 897 [3/4] (6.43ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 897 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 898 [4/4] (6.43ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 898 'fadd' 'sum_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 899 [4/4] (6.43ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %mul54_1_2_1" [cnn.cpp:51]   --->   Operation 899 'fadd' 'sum_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 900 [4/4] (6.43ns)   --->   "%sum_34 = fadd i32 %sum_33, i32 %mul54_1_2_2" [cnn.cpp:51]   --->   Operation 900 'fadd' 'sum_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.01>
ST_43 : Operation 901 [2/4] (6.43ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 901 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 902 [3/4] (6.43ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 902 'fadd' 'sum_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 903 [3/4] (6.43ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %mul54_1_2_1" [cnn.cpp:51]   --->   Operation 903 'fadd' 'sum_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 904 [3/4] (6.43ns)   --->   "%sum_34 = fadd i32 %sum_33, i32 %mul54_1_2_2" [cnn.cpp:51]   --->   Operation 904 'fadd' 'sum_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 905 [3/3] (7.01ns)   --->   "%mul54_1_1_2_2 = fmul i32 %tmp_62, i32 0" [cnn.cpp:51]   --->   Operation 905 'fmul' 'mul54_1_1_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.01>
ST_44 : Operation 906 [1/4] (6.43ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul54_2_1" [cnn.cpp:51]   --->   Operation 906 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 907 [2/4] (6.43ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 907 'fadd' 'sum_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 908 [2/4] (6.43ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %mul54_1_2_1" [cnn.cpp:51]   --->   Operation 908 'fadd' 'sum_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 909 [2/4] (6.43ns)   --->   "%sum_34 = fadd i32 %sum_33, i32 %mul54_1_2_2" [cnn.cpp:51]   --->   Operation 909 'fadd' 'sum_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 910 [2/3] (7.01ns)   --->   "%mul54_1_1_2_2 = fmul i32 %tmp_62, i32 0" [cnn.cpp:51]   --->   Operation 910 'fmul' 'mul54_1_1_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.01>
ST_45 : Operation 911 [4/4] (6.43ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 911 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 912 [1/4] (6.43ns)   --->   "%sum_16 = fadd i32 %sum_15, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 912 'fadd' 'sum_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 913 [1/4] (6.43ns)   --->   "%sum_25 = fadd i32 %sum_24, i32 %mul54_1_2_1" [cnn.cpp:51]   --->   Operation 913 'fadd' 'sum_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 914 [1/4] (6.43ns)   --->   "%sum_34 = fadd i32 %sum_33, i32 %mul54_1_2_2" [cnn.cpp:51]   --->   Operation 914 'fadd' 'sum_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 915 [1/3] (7.01ns)   --->   "%mul54_1_1_2_2 = fmul i32 %tmp_62, i32 0" [cnn.cpp:51]   --->   Operation 915 'fmul' 'mul54_1_1_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 916 [3/4] (6.43ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 916 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 917 [4/4] (6.43ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %mul54_148_2_2" [cnn.cpp:51]   --->   Operation 917 'fadd' 'sum_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 918 [4/4] (6.43ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %mul54_1_2_2" [cnn.cpp:51]   --->   Operation 918 'fadd' 'sum_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 919 [4/4] (6.43ns)   --->   "%sum_35 = fadd i32 %sum_34, i32 %mul54_1_1_2_2" [cnn.cpp:51]   --->   Operation 919 'fadd' 'sum_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 920 [2/4] (6.43ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 920 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 921 [3/4] (6.43ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %mul54_148_2_2" [cnn.cpp:51]   --->   Operation 921 'fadd' 'sum_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 922 [3/4] (6.43ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %mul54_1_2_2" [cnn.cpp:51]   --->   Operation 922 'fadd' 'sum_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 923 [3/4] (6.43ns)   --->   "%sum_35 = fadd i32 %sum_34, i32 %mul54_1_1_2_2" [cnn.cpp:51]   --->   Operation 923 'fadd' 'sum_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 924 [1/4] (6.43ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul54_2_2" [cnn.cpp:51]   --->   Operation 924 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 925 [2/4] (6.43ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %mul54_148_2_2" [cnn.cpp:51]   --->   Operation 925 'fadd' 'sum_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 926 [2/4] (6.43ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %mul54_1_2_2" [cnn.cpp:51]   --->   Operation 926 'fadd' 'sum_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 927 [2/4] (6.43ns)   --->   "%sum_35 = fadd i32 %sum_34, i32 %mul54_1_1_2_2" [cnn.cpp:51]   --->   Operation 927 'fadd' 'sum_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 928 [2/2] (2.78ns)   --->   "%tmp_64 = fcmp_ogt  i32 %sum_8, i32 0" [cnn.cpp:55]   --->   Operation 928 'fcmp' 'tmp_64' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 929 [1/4] (6.43ns)   --->   "%sum_17 = fadd i32 %sum_16, i32 %mul54_148_2_2" [cnn.cpp:51]   --->   Operation 929 'fadd' 'sum_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 930 [1/4] (6.43ns)   --->   "%sum_26 = fadd i32 %sum_25, i32 %mul54_1_2_2" [cnn.cpp:51]   --->   Operation 930 'fadd' 'sum_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 931 [1/4] (6.43ns)   --->   "%sum_35 = fadd i32 %sum_34, i32 %mul54_1_1_2_2" [cnn.cpp:51]   --->   Operation 931 'fadd' 'sum_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.23>
ST_50 : Operation 932 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %sum_8" [cnn.cpp:55]   --->   Operation 932 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln55, i32 23, i32 30" [cnn.cpp:55]   --->   Operation 933 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %bitcast_ln55" [cnn.cpp:55]   --->   Operation 934 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 935 [1/1] (0.76ns)   --->   "%icmp_ln55 = icmp_ne  i8 %tmp_63, i8 255" [cnn.cpp:55]   --->   Operation 935 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 936 [1/1] (0.92ns)   --->   "%icmp_ln55_1 = icmp_eq  i23 %trunc_ln55, i23 0" [cnn.cpp:55]   --->   Operation 936 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node max_val)   --->   "%or_ln55 = or i1 %icmp_ln55_1, i1 %icmp_ln55" [cnn.cpp:55]   --->   Operation 937 'or' 'or_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 938 [1/2] (2.78ns)   --->   "%tmp_64 = fcmp_ogt  i32 %sum_8, i32 0" [cnn.cpp:55]   --->   Operation 938 'fcmp' 'tmp_64' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node max_val)   --->   "%and_ln55 = and i1 %or_ln55, i1 %tmp_64" [cnn.cpp:55]   --->   Operation 939 'and' 'and_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 940 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val = select i1 %and_ln55, i32 %sum_8, i32 0" [cnn.cpp:56]   --->   Operation 940 'select' 'max_val' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 941 [2/2] (2.78ns)   --->   "%tmp_66 = fcmp_ogt  i32 %sum_17, i32 0" [cnn.cpp:55]   --->   Operation 941 'fcmp' 'tmp_66' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 942 [2/2] (2.78ns)   --->   "%tmp_71 = fcmp_ogt  i32 %sum_26, i32 0" [cnn.cpp:55]   --->   Operation 942 'fcmp' 'tmp_71' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 943 [2/2] (2.78ns)   --->   "%tmp_76 = fcmp_ogt  i32 %sum_35, i32 0" [cnn.cpp:55]   --->   Operation 943 'fcmp' 'tmp_76' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.01>
ST_51 : Operation 944 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i32 %sum_17" [cnn.cpp:55]   --->   Operation 944 'bitcast' 'bitcast_ln55_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln55_1, i32 23, i32 30" [cnn.cpp:55]   --->   Operation 945 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i32 %bitcast_ln55_1" [cnn.cpp:55]   --->   Operation 946 'trunc' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 947 [1/1] (0.76ns)   --->   "%icmp_ln55_2 = icmp_ne  i8 %tmp_65, i8 255" [cnn.cpp:55]   --->   Operation 947 'icmp' 'icmp_ln55_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 948 [1/1] (0.92ns)   --->   "%icmp_ln55_3 = icmp_eq  i23 %trunc_ln55_1, i23 0" [cnn.cpp:55]   --->   Operation 948 'icmp' 'icmp_ln55_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node relu_val)   --->   "%or_ln55_1 = or i1 %icmp_ln55_3, i1 %icmp_ln55_2" [cnn.cpp:55]   --->   Operation 949 'or' 'or_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 950 [1/2] (2.78ns)   --->   "%tmp_66 = fcmp_ogt  i32 %sum_17, i32 0" [cnn.cpp:55]   --->   Operation 950 'fcmp' 'tmp_66' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node relu_val)   --->   "%and_ln55_1 = and i1 %or_ln55_1, i1 %tmp_66" [cnn.cpp:55]   --->   Operation 951 'and' 'and_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 952 [1/1] (0.44ns) (out node of the LUT)   --->   "%relu_val = select i1 %and_ln55_1, i32 %sum_17, i32 0" [cnn.cpp:55]   --->   Operation 952 'select' 'relu_val' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 953 [2/2] (2.78ns)   --->   "%tmp_69 = fcmp_ogt  i32 %relu_val, i32 %max_val" [cnn.cpp:56]   --->   Operation 953 'fcmp' 'tmp_69' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 954 [1/1] (0.00ns)   --->   "%bitcast_ln55_2 = bitcast i32 %sum_26" [cnn.cpp:55]   --->   Operation 954 'bitcast' 'bitcast_ln55_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln55_2, i32 23, i32 30" [cnn.cpp:55]   --->   Operation 955 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = trunc i32 %bitcast_ln55_2" [cnn.cpp:55]   --->   Operation 956 'trunc' 'trunc_ln55_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 957 [1/1] (0.76ns)   --->   "%icmp_ln55_4 = icmp_ne  i8 %tmp_70, i8 255" [cnn.cpp:55]   --->   Operation 957 'icmp' 'icmp_ln55_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 958 [1/1] (0.92ns)   --->   "%icmp_ln55_5 = icmp_eq  i23 %trunc_ln55_2, i23 0" [cnn.cpp:55]   --->   Operation 958 'icmp' 'icmp_ln55_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node relu_val_1)   --->   "%or_ln55_2 = or i1 %icmp_ln55_5, i1 %icmp_ln55_4" [cnn.cpp:55]   --->   Operation 959 'or' 'or_ln55_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 960 [1/2] (2.78ns)   --->   "%tmp_71 = fcmp_ogt  i32 %sum_26, i32 0" [cnn.cpp:55]   --->   Operation 960 'fcmp' 'tmp_71' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node relu_val_1)   --->   "%and_ln55_2 = and i1 %or_ln55_2, i1 %tmp_71" [cnn.cpp:55]   --->   Operation 961 'and' 'and_ln55_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 962 [1/1] (0.44ns) (out node of the LUT)   --->   "%relu_val_1 = select i1 %and_ln55_2, i32 %sum_26, i32 0" [cnn.cpp:55]   --->   Operation 962 'select' 'relu_val_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 963 [1/1] (0.00ns)   --->   "%bitcast_ln55_3 = bitcast i32 %sum_35" [cnn.cpp:55]   --->   Operation 963 'bitcast' 'bitcast_ln55_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln55_3, i32 23, i32 30" [cnn.cpp:55]   --->   Operation 964 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln55_3 = trunc i32 %bitcast_ln55_3" [cnn.cpp:55]   --->   Operation 965 'trunc' 'trunc_ln55_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 966 [1/1] (0.76ns)   --->   "%icmp_ln55_6 = icmp_ne  i8 %tmp_75, i8 255" [cnn.cpp:55]   --->   Operation 966 'icmp' 'icmp_ln55_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 967 [1/1] (0.92ns)   --->   "%icmp_ln55_7 = icmp_eq  i23 %trunc_ln55_3, i23 0" [cnn.cpp:55]   --->   Operation 967 'icmp' 'icmp_ln55_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node relu_val_2)   --->   "%or_ln55_3 = or i1 %icmp_ln55_7, i1 %icmp_ln55_6" [cnn.cpp:55]   --->   Operation 968 'or' 'or_ln55_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 969 [1/2] (2.78ns)   --->   "%tmp_76 = fcmp_ogt  i32 %sum_35, i32 0" [cnn.cpp:55]   --->   Operation 969 'fcmp' 'tmp_76' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node relu_val_2)   --->   "%and_ln55_3 = and i1 %or_ln55_3, i1 %tmp_76" [cnn.cpp:55]   --->   Operation 970 'and' 'and_ln55_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 971 [1/1] (0.44ns) (out node of the LUT)   --->   "%relu_val_2 = select i1 %and_ln55_3, i32 %sum_35, i32 0" [cnn.cpp:55]   --->   Operation 971 'select' 'relu_val_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.30>
ST_52 : Operation 972 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %relu_val" [cnn.cpp:56]   --->   Operation 972 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56, i32 23, i32 30" [cnn.cpp:56]   --->   Operation 973 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 974 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i32 %bitcast_ln56" [cnn.cpp:56]   --->   Operation 974 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 975 [1/1] (0.00ns)   --->   "%bitcast_ln56_1 = bitcast i32 %max_val" [cnn.cpp:56]   --->   Operation 975 'bitcast' 'bitcast_ln56_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_1, i32 23, i32 30" [cnn.cpp:56]   --->   Operation 976 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i32 %bitcast_ln56_1" [cnn.cpp:56]   --->   Operation 977 'trunc' 'trunc_ln56_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 978 [1/1] (0.76ns)   --->   "%icmp_ln56 = icmp_ne  i8 %tmp_67, i8 255" [cnn.cpp:56]   --->   Operation 978 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 979 [1/1] (0.92ns)   --->   "%icmp_ln56_1 = icmp_eq  i23 %trunc_ln56, i23 0" [cnn.cpp:56]   --->   Operation 979 'icmp' 'icmp_ln56_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%or_ln56 = or i1 %icmp_ln56_1, i1 %icmp_ln56" [cnn.cpp:56]   --->   Operation 980 'or' 'or_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 981 [1/1] (0.76ns)   --->   "%icmp_ln56_2 = icmp_ne  i8 %tmp_68, i8 255" [cnn.cpp:56]   --->   Operation 981 'icmp' 'icmp_ln56_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 982 [1/1] (0.92ns)   --->   "%icmp_ln56_3 = icmp_eq  i23 %trunc_ln56_1, i23 0" [cnn.cpp:56]   --->   Operation 982 'icmp' 'icmp_ln56_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%or_ln56_1 = or i1 %icmp_ln56_3, i1 %icmp_ln56_2" [cnn.cpp:56]   --->   Operation 983 'or' 'or_ln56_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%and_ln56 = and i1 %or_ln56, i1 %or_ln56_1" [cnn.cpp:56]   --->   Operation 984 'and' 'and_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 985 [1/2] (2.78ns)   --->   "%tmp_69 = fcmp_ogt  i32 %relu_val, i32 %max_val" [cnn.cpp:56]   --->   Operation 985 'fcmp' 'tmp_69' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 986 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln56_1 = and i1 %and_ln56, i1 %tmp_69" [cnn.cpp:56]   --->   Operation 986 'and' 'and_ln56_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 987 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_2 = select i1 %and_ln56_1, i32 %relu_val, i32 %max_val" [cnn.cpp:56]   --->   Operation 987 'select' 'max_val_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 988 [2/2] (2.78ns)   --->   "%tmp_74 = fcmp_ogt  i32 %relu_val_1, i32 %max_val_2" [cnn.cpp:56]   --->   Operation 988 'fcmp' 'tmp_74' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.30>
ST_53 : Operation 989 [1/1] (0.00ns)   --->   "%bitcast_ln56_2 = bitcast i32 %relu_val_1" [cnn.cpp:56]   --->   Operation 989 'bitcast' 'bitcast_ln56_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 990 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_2, i32 23, i32 30" [cnn.cpp:56]   --->   Operation 990 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln56_2 = trunc i32 %bitcast_ln56_2" [cnn.cpp:56]   --->   Operation 991 'trunc' 'trunc_ln56_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 992 [1/1] (0.00ns)   --->   "%bitcast_ln56_3 = bitcast i32 %max_val_2" [cnn.cpp:56]   --->   Operation 992 'bitcast' 'bitcast_ln56_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_3, i32 23, i32 30" [cnn.cpp:56]   --->   Operation 993 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln56_3 = trunc i32 %bitcast_ln56_3" [cnn.cpp:56]   --->   Operation 994 'trunc' 'trunc_ln56_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 995 [1/1] (0.76ns)   --->   "%icmp_ln56_4 = icmp_ne  i8 %tmp_72, i8 255" [cnn.cpp:56]   --->   Operation 995 'icmp' 'icmp_ln56_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 996 [1/1] (0.92ns)   --->   "%icmp_ln56_5 = icmp_eq  i23 %trunc_ln56_2, i23 0" [cnn.cpp:56]   --->   Operation 996 'icmp' 'icmp_ln56_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_3)   --->   "%or_ln56_2 = or i1 %icmp_ln56_5, i1 %icmp_ln56_4" [cnn.cpp:56]   --->   Operation 997 'or' 'or_ln56_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 998 [1/1] (0.76ns)   --->   "%icmp_ln56_6 = icmp_ne  i8 %tmp_73, i8 255" [cnn.cpp:56]   --->   Operation 998 'icmp' 'icmp_ln56_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 999 [1/1] (0.92ns)   --->   "%icmp_ln56_7 = icmp_eq  i23 %trunc_ln56_3, i23 0" [cnn.cpp:56]   --->   Operation 999 'icmp' 'icmp_ln56_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_3)   --->   "%or_ln56_3 = or i1 %icmp_ln56_7, i1 %icmp_ln56_6" [cnn.cpp:56]   --->   Operation 1000 'or' 'or_ln56_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_3)   --->   "%and_ln56_2 = and i1 %or_ln56_2, i1 %or_ln56_3" [cnn.cpp:56]   --->   Operation 1001 'and' 'and_ln56_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1002 [1/2] (2.78ns)   --->   "%tmp_74 = fcmp_ogt  i32 %relu_val_1, i32 %max_val_2" [cnn.cpp:56]   --->   Operation 1002 'fcmp' 'tmp_74' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1003 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln56_3 = and i1 %and_ln56_2, i1 %tmp_74" [cnn.cpp:56]   --->   Operation 1003 'and' 'and_ln56_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1004 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_4 = select i1 %and_ln56_3, i32 %relu_val_1, i32 %max_val_2" [cnn.cpp:56]   --->   Operation 1004 'select' 'max_val_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 1005 [2/2] (2.78ns)   --->   "%tmp_79 = fcmp_ogt  i32 %relu_val_2, i32 %max_val_4" [cnn.cpp:56]   --->   Operation 1005 'fcmp' 'tmp_79' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1028 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 1028 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.42>

State 54 <SV = 53> <Delay = 5.35>
ST_54 : Operation 1006 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_str"   --->   Operation 1006 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1007 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1352, i64 1352, i64 1352"   --->   Operation 1007 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1008 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [cnn.cpp:37]   --->   Operation 1008 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1009 [1/1] (0.00ns)   --->   "%bitcast_ln56_4 = bitcast i32 %relu_val_2" [cnn.cpp:56]   --->   Operation 1009 'bitcast' 'bitcast_ln56_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_4, i32 23, i32 30" [cnn.cpp:56]   --->   Operation 1010 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln56_4 = trunc i32 %bitcast_ln56_4" [cnn.cpp:56]   --->   Operation 1011 'trunc' 'trunc_ln56_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1012 [1/1] (0.00ns)   --->   "%bitcast_ln56_5 = bitcast i32 %max_val_4" [cnn.cpp:56]   --->   Operation 1012 'bitcast' 'bitcast_ln56_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1013 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_5, i32 23, i32 30" [cnn.cpp:56]   --->   Operation 1013 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln56_5 = trunc i32 %bitcast_ln56_5" [cnn.cpp:56]   --->   Operation 1014 'trunc' 'trunc_ln56_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1015 [1/1] (0.76ns)   --->   "%icmp_ln56_8 = icmp_ne  i8 %tmp_77, i8 255" [cnn.cpp:56]   --->   Operation 1015 'icmp' 'icmp_ln56_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1016 [1/1] (0.92ns)   --->   "%icmp_ln56_9 = icmp_eq  i23 %trunc_ln56_4, i23 0" [cnn.cpp:56]   --->   Operation 1016 'icmp' 'icmp_ln56_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_5)   --->   "%or_ln56_4 = or i1 %icmp_ln56_9, i1 %icmp_ln56_8" [cnn.cpp:56]   --->   Operation 1017 'or' 'or_ln56_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1018 [1/1] (0.76ns)   --->   "%icmp_ln56_10 = icmp_ne  i8 %tmp_78, i8 255" [cnn.cpp:56]   --->   Operation 1018 'icmp' 'icmp_ln56_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1019 [1/1] (0.92ns)   --->   "%icmp_ln56_11 = icmp_eq  i23 %trunc_ln56_5, i23 0" [cnn.cpp:56]   --->   Operation 1019 'icmp' 'icmp_ln56_11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_5)   --->   "%or_ln56_5 = or i1 %icmp_ln56_11, i1 %icmp_ln56_10" [cnn.cpp:56]   --->   Operation 1020 'or' 'or_ln56_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_5)   --->   "%and_ln56_4 = and i1 %or_ln56_4, i1 %or_ln56_5" [cnn.cpp:56]   --->   Operation 1021 'and' 'and_ln56_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1022 [1/2] (2.78ns)   --->   "%tmp_79 = fcmp_ogt  i32 %relu_val_2, i32 %max_val_4" [cnn.cpp:56]   --->   Operation 1022 'fcmp' 'tmp_79' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1023 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln56_5 = and i1 %and_ln56_4, i1 %tmp_79" [cnn.cpp:56]   --->   Operation 1023 'and' 'and_ln56_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1024 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_6 = select i1 %and_ln56_5, i32 %relu_val_2, i32 %max_val_4" [cnn.cpp:56]   --->   Operation 1024 'select' 'max_val_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1025 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %max_val_6" [cnn.cpp:59]   --->   Operation 1025 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1026 [1/1] (1.83ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool_stream, i32 %bitcast_ln59" [cnn.cpp:59]   --->   Operation 1026 'write' 'write_ln59' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_54 : Operation 1027 [1/1] (0.00ns)   --->   "%br_ln36 = br void %VITIS_LOOP_41_6" [cnn.cpp:36]   --->   Operation 1027 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.070ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [17]  (0.427 ns)
	'load' operation 8 bit ('indvar_flatten6_load', cnn.cpp:35) on local variable 'indvar_flatten6' [29]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln35', cnn.cpp:35) [32]  (0.765 ns)
	'select' operation 4 bit ('select_ln34', cnn.cpp:34) [33]  (0.391 ns)
	'add' operation 4 bit ('add_ln35', cnn.cpp:35) [37]  (0.797 ns)
	'select' operation 4 bit ('select_ln35_1', cnn.cpp:35) [40]  (0.391 ns)
	'add' operation 5 bit ('empty_24', cnn.cpp:35) [58]  (0.789 ns)
	'mul' operation 11 bit ('mul36', cnn.cpp:35) [66]  (1.510 ns)

 <State 2>: 1.064ns
The critical path consists of the following:
	'urem' operation 5 bit ('empty_23', cnn.cpp:35) [52]  (1.064 ns)

 <State 3>: 1.064ns
The critical path consists of the following:
	'urem' operation 5 bit ('empty_23', cnn.cpp:35) [52]  (1.064 ns)

 <State 4>: 1.064ns
The critical path consists of the following:
	'urem' operation 5 bit ('empty_23', cnn.cpp:35) [52]  (1.064 ns)

 <State 5>: 1.064ns
The critical path consists of the following:
	'urem' operation 5 bit ('empty_23', cnn.cpp:35) [52]  (1.064 ns)

 <State 6>: 1.064ns
The critical path consists of the following:
	'urem' operation 5 bit ('empty_23', cnn.cpp:35) [52]  (1.064 ns)

 <State 7>: 1.064ns
The critical path consists of the following:
	'urem' operation 5 bit ('empty_23', cnn.cpp:35) [52]  (1.064 ns)

 <State 8>: 3.572ns
The critical path consists of the following:
	'urem' operation 3 bit ('empty', cnn.cpp:35) [42]  (0.789 ns)
	'add' operation 7 bit ('mul_ln51', cnn.cpp:51) [47]  (0.773 ns)
	'add' operation 7 bit ('add_ln51_2', cnn.cpp:51) [83]  (0.773 ns)
	'getelementptr' operation 7 bit ('image_addr', cnn.cpp:51) [85]  (0.000 ns)
	'load' operation 32 bit ('image_load', cnn.cpp:51) on array 'image_r' [130]  (1.237 ns)

 <State 9>: 3.847ns
The critical path consists of the following:
	'urem' operation 5 bit ('empty_23', cnn.cpp:35) [52]  (1.064 ns)
	'add' operation 7 bit ('add_ln51_18', cnn.cpp:51) [57]  (0.773 ns)
	'add' operation 7 bit ('add_ln51_3', cnn.cpp:51) [86]  (0.773 ns)
	'getelementptr' operation 7 bit ('image_addr_1', cnn.cpp:51) [88]  (0.000 ns)
	'load' operation 32 bit ('image_load_3', cnn.cpp:51) on array 'image_r' [272]  (1.237 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:51) [143]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:51) [143]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:51) [143]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_s', cnn.cpp:51) [205]  (7.016 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', cnn.cpp:51) [144]  (6.437 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_1', cnn.cpp:51) [270]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_1', cnn.cpp:51) [270]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_1', cnn.cpp:51) [270]  (7.016 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', cnn.cpp:51) [206]  (6.437 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_148_s', cnn.cpp:51) [436]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_148_s', cnn.cpp:51) [436]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_148_s', cnn.cpp:51) [436]  (7.016 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', cnn.cpp:51) [271]  (6.437 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_2', cnn.cpp:51) [330]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_2', cnn.cpp:51) [330]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_2', cnn.cpp:51) [330]  (7.016 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', cnn.cpp:51) [286]  (6.437 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_2_2', cnn.cpp:51) [360]  (7.016 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_2_2', cnn.cpp:51) [360]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_2_2', cnn.cpp:51) [360]  (7.016 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', cnn.cpp:51) [301]  (6.437 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_148_2_2', cnn.cpp:51) [470]  (7.016 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_148_2_2', cnn.cpp:51) [470]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_148_2_2', cnn.cpp:51) [470]  (7.016 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', cnn.cpp:51) [316]  (6.437 ns)

 <State 35>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_1_2', cnn.cpp:51) [516]  (7.016 ns)

 <State 36>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_1_2', cnn.cpp:51) [516]  (7.016 ns)

 <State 37>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_1_2', cnn.cpp:51) [516]  (7.016 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', cnn.cpp:51) [331]  (6.437 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_1_2_2', cnn.cpp:51) [546]  (7.016 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_1_2_2', cnn.cpp:51) [546]  (7.016 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_1_2_2', cnn.cpp:51) [546]  (7.016 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', cnn.cpp:51) [346]  (6.437 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_1_1_2_2', cnn.cpp:51) [594]  (7.016 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_1_1_2_2', cnn.cpp:51) [594]  (7.016 ns)

 <State 45>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul54_1_1_2_2', cnn.cpp:51) [594]  (7.016 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', cnn.cpp:51) [361]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', cnn.cpp:51) [361]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', cnn.cpp:51) [361]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', cnn.cpp:51) [471]  (6.437 ns)

 <State 50>: 3.231ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_64', cnn.cpp:55) [368]  (2.782 ns)
	'and' operation 1 bit ('and_ln55', cnn.cpp:55) [369]  (0.000 ns)
	'select' operation 32 bit ('max_val', cnn.cpp:56) [370]  (0.449 ns)

 <State 51>: 6.013ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_66', cnn.cpp:55) [478]  (2.782 ns)
	'and' operation 1 bit ('and_ln55_1', cnn.cpp:55) [479]  (0.000 ns)
	'select' operation 32 bit ('relu_val', cnn.cpp:55) [480]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_69', cnn.cpp:56) [494]  (2.782 ns)

 <State 52>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_69', cnn.cpp:56) [494]  (2.782 ns)
	'and' operation 1 bit ('and_ln56_1', cnn.cpp:56) [495]  (0.287 ns)
	'select' operation 32 bit ('max_val', cnn.cpp:56) [496]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_74', cnn.cpp:56) [570]  (2.782 ns)

 <State 53>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_74', cnn.cpp:56) [570]  (2.782 ns)
	'and' operation 1 bit ('and_ln56_3', cnn.cpp:56) [571]  (0.287 ns)
	'select' operation 32 bit ('max_val', cnn.cpp:56) [572]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_79', cnn.cpp:56) [618]  (2.782 ns)

 <State 54>: 5.356ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_79', cnn.cpp:56) [618]  (2.782 ns)
	'and' operation 1 bit ('and_ln56_5', cnn.cpp:56) [619]  (0.287 ns)
	'select' operation 32 bit ('max_val', cnn.cpp:56) [620]  (0.449 ns)
	fifo write operation ('write_ln59', cnn.cpp:59) on port 'pool_stream' (cnn.cpp:59) [622]  (1.838 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
