[2021-09-09 09:44:14,374]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-09 09:44:14,374]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:44:58,688]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; ".

Peak memory: 34627584 bytes

[2021-09-09 09:44:58,688]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:44:59,619]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.58 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 43089920 bytes

[2021-09-09 09:44:59,681]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-09 09:44:59,681]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:45:02,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :14671
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :14671
score:100
	Report mapping result:
		klut_size()     :16019
		klut.num_gates():14669
		max delay       :12
		max area        :14671
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :240
		LUT fanins:3	 numbers :221
		LUT fanins:4	 numbers :14208
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 124911616 bytes

[2021-09-09 09:45:02,986]mapper_test.py:220:[INFO]: area: 14669 level: 12
[2021-09-09 11:35:40,892]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-09 11:35:40,892]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:36:25,348]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; ".

Peak memory: 34185216 bytes

[2021-09-09 11:36:25,349]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:36:26,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.57 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42897408 bytes

[2021-09-09 11:36:26,325]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-09 11:36:26,325]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:36:46,348]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :14671
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :20400
score:100
	Report mapping result:
		klut_size()     :16019
		klut.num_gates():14669
		max delay       :12
		max area        :14671
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :240
		LUT fanins:3	 numbers :221
		LUT fanins:4	 numbers :14208
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 255676416 bytes

[2021-09-09 11:36:46,348]mapper_test.py:220:[INFO]: area: 14669 level: 12
[2021-09-09 13:06:34,356]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-09 13:06:34,356]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:07:19,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; ".

Peak memory: 34291712 bytes

[2021-09-09 13:07:19,143]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:07:20,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.57 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42962944 bytes

[2021-09-09 13:07:20,118]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-09 13:07:20,118]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:07:39,760]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :14692
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :20207
score:100
	Report mapping result:
		klut_size()     :16039
		klut.num_gates():14689
		max delay       :12
		max area        :14692
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :234
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :14213
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 255586304 bytes

[2021-09-09 13:07:39,761]mapper_test.py:220:[INFO]: area: 14689 level: 12
[2021-09-09 14:57:26,093]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-09 14:57:26,093]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:57:26,094]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:57:27,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42549248 bytes

[2021-09-09 14:57:27,167]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-09 14:57:27,167]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:57:49,009]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21372
score:100
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 255664128 bytes

[2021-09-09 14:57:49,009]mapper_test.py:220:[INFO]: area: 15741 level: 12
[2021-09-09 15:26:29,485]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-09 15:26:29,485]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:26:29,485]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:26:30,496]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42627072 bytes

[2021-09-09 15:26:30,559]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-09 15:26:30,559]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:26:52,536]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21372
score:100
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 255676416 bytes

[2021-09-09 15:26:52,536]mapper_test.py:220:[INFO]: area: 15741 level: 12
[2021-09-09 16:04:32,029]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-09 16:04:32,030]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:04:32,030]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:04:33,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.09 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42512384 bytes

[2021-09-09 16:04:33,110]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-09 16:04:33,110]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:04:54,992]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21371
score:100
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 255598592 bytes

[2021-09-09 16:04:54,993]mapper_test.py:220:[INFO]: area: 15741 level: 12
[2021-09-09 16:39:13,222]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-09 16:39:13,222]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:39:13,223]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:39:14,245]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.09 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.64 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42561536 bytes

[2021-09-09 16:39:14,304]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-09 16:39:14,305]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:39:36,268]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21371
score:100
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 255590400 bytes

[2021-09-09 16:39:36,268]mapper_test.py:220:[INFO]: area: 15741 level: 12
[2021-09-09 17:15:47,176]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-09 17:15:47,179]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:15:47,179]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:15:48,225]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42401792 bytes

[2021-09-09 17:15:48,285]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-09 17:15:48,285]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:16:10,124]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21389
score:100
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 255508480 bytes

[2021-09-09 17:16:10,125]mapper_test.py:220:[INFO]: area: 15741 level: 12
[2021-09-13 23:22:38,284]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-13 23:22:38,285]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:22:38,286]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:22:39,270]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.11 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42188800 bytes

[2021-09-13 23:22:39,328]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-13 23:22:39,328]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:22:56,314]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :22237
score:100
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 228458496 bytes

[2021-09-13 23:22:56,315]mapper_test.py:220:[INFO]: area: 15741 level: 12
[2021-09-13 23:40:44,914]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-13 23:40:44,914]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:44,915]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:45,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.56 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42229760 bytes

[2021-09-13 23:40:45,929]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-13 23:40:45,929]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:49,050]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 119619584 bytes

[2021-09-13 23:40:49,051]mapper_test.py:220:[INFO]: area: 15741 level: 12
[2021-09-14 08:51:40,717]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-14 08:51:40,717]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:51:40,718]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:51:41,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42278912 bytes

[2021-09-14 08:51:41,679]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-14 08:51:41,680]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:52:00,756]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21389
score:100
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 255614976 bytes

[2021-09-14 08:52:00,757]mapper_test.py:220:[INFO]: area: 15741 level: 12
[2021-09-14 09:19:41,438]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-14 09:19:41,439]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:41,439]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:42,400]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.57 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42369024 bytes

[2021-09-14 09:19:42,459]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-14 09:19:42,459]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:45,669]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 124981248 bytes

[2021-09-14 09:19:45,670]mapper_test.py:220:[INFO]: area: 15741 level: 12
[2021-09-15 15:26:29,265]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-15 15:26:29,265]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:26:29,266]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:26:30,141]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42291200 bytes

[2021-09-15 15:26:30,203]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-15 15:26:30,203]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:26:46,332]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21655
score:100
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 225169408 bytes

[2021-09-15 15:26:46,333]mapper_test.py:220:[INFO]: area: 15741 level: 12
[2021-09-15 15:53:15,555]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-15 15:53:15,555]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:15,556]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:16,369]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42008576 bytes

[2021-09-15 15:53:16,432]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-15 15:53:16,433]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:19,169]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 45658112 bytes

[2021-09-15 15:53:19,170]mapper_test.py:220:[INFO]: area: 15741 level: 12
[2021-09-18 13:57:12,543]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-18 13:57:12,544]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:57:12,545]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:57:13,427]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42217472 bytes

[2021-09-18 13:57:13,489]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-18 13:57:13,489]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:57:28,427]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21495
score:100
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 219426816 bytes

[2021-09-18 13:57:28,427]mapper_test.py:220:[INFO]: area: 15741 level: 12
[2021-09-18 16:21:55,799]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-18 16:21:55,799]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:21:55,799]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:21:56,620]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42090496 bytes

[2021-09-18 16:21:56,683]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-18 16:21:56,684]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:22:11,427]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15752
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21547
score:100
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 162103296 bytes

[2021-09-18 16:22:11,428]mapper_test.py:220:[INFO]: area: 15741 level: 12
[2021-09-22 08:54:59,238]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-22 08:54:59,238]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:54:59,239]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:00,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42254336 bytes

[2021-09-22 08:55:00,135]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-22 08:55:00,135]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:08,628]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :13
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 110809088 bytes

[2021-09-22 08:55:08,629]mapper_test.py:220:[INFO]: area: 15741 level: 13
[2021-09-22 11:20:36,518]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-22 11:20:36,519]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:20:36,519]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:20:37,336]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42074112 bytes

[2021-09-22 11:20:37,399]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-22 11:20:37,400]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:20:51,887]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21761
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 146124800 bytes

[2021-09-22 11:20:51,888]mapper_test.py:220:[INFO]: area: 15740 level: 12
[2021-09-23 16:39:01,552]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-23 16:39:01,553]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:39:01,553]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:39:02,372]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 41988096 bytes

[2021-09-23 16:39:02,435]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-23 16:39:02,435]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:39:19,127]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
balancing!
	current map manager:
		current min nodes:29807
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29807
		current min depth:24
balancing!
	current map manager:
		current min nodes:29807
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21761
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 149782528 bytes

[2021-09-23 16:39:19,127]mapper_test.py:220:[INFO]: area: 15740 level: 12
[2021-09-23 17:02:38,046]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-23 17:02:38,046]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:02:38,046]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:02:38,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42233856 bytes

[2021-09-23 17:02:38,928]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-23 17:02:38,928]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:02:53,603]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
balancing!
	current map manager:
		current min nodes:29807
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29807
		current min depth:24
balancing!
	current map manager:
		current min nodes:29807
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21761
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 146145280 bytes

[2021-09-23 17:02:53,603]mapper_test.py:220:[INFO]: area: 15740 level: 12
[2021-09-23 18:03:40,538]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-23 18:03:40,538]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:03:40,538]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:03:41,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42237952 bytes

[2021-09-23 18:03:41,411]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-23 18:03:41,411]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:03:58,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
balancing!
	current map manager:
		current min nodes:29807
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29807
		current min depth:24
balancing!
	current map manager:
		current min nodes:29807
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21761
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 149774336 bytes

[2021-09-23 18:03:58,027]mapper_test.py:220:[INFO]: area: 15740 level: 12
[2021-09-27 16:30:58,412]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-27 16:30:58,413]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:30:58,413]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:30:59,307]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.52 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42196992 bytes

[2021-09-27 16:30:59,369]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-27 16:30:59,369]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:31:15,033]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
balancing!
	current map manager:
		current min nodes:29807
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29807
		current min depth:24
balancing!
	current map manager:
		current min nodes:29807
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21761
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 157540352 bytes

[2021-09-27 16:31:15,034]mapper_test.py:220:[INFO]: area: 15740 level: 12
[2021-09-27 17:37:45,649]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-27 17:37:45,649]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:37:45,650]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:37:46,466]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42356736 bytes

[2021-09-27 17:37:46,528]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-27 17:37:46,528]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:38:02,454]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
balancing!
	current map manager:
		current min nodes:29807
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29807
		current min depth:24
balancing!
	current map manager:
		current min nodes:29807
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15753
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21756
score:100
	Report mapping result:
		klut_size()     :17092
		klut.num_gates():15742
		max delay       :12
		max area        :15753
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4737
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 158068736 bytes

[2021-09-27 17:38:02,455]mapper_test.py:220:[INFO]: area: 15742 level: 12
[2021-09-28 02:04:00,180]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-28 02:04:00,180]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:04:00,180]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:04:01,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42524672 bytes

[2021-09-28 02:04:01,073]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-28 02:04:01,073]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:04:16,957]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21761
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 151756800 bytes

[2021-09-28 02:04:16,957]mapper_test.py:220:[INFO]: area: 15740 level: 12
[2021-09-28 16:43:44,874]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-28 16:43:44,875]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:43:44,875]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:43:45,773]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.52 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42217472 bytes

[2021-09-28 16:43:45,836]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-28 16:43:45,836]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:00,600]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21761
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 145911808 bytes

[2021-09-28 16:44:00,600]mapper_test.py:220:[INFO]: area: 15740 level: 12
[2021-09-28 17:22:43,487]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-09-28 17:22:43,487]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:22:43,487]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:22:44,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.52 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42151936 bytes

[2021-09-28 17:22:44,396]mapper_test.py:156:[INFO]: area: 11258 level: 12
[2021-09-28 17:22:44,397]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:22:59,700]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21761
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 208138240 bytes

[2021-09-28 17:22:59,701]mapper_test.py:220:[INFO]: area: 15740 level: 12
[2021-10-09 10:39:16,877]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-09 10:39:16,879]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:16,879]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:17,701]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42205184 bytes

[2021-10-09 10:39:17,761]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-09 10:39:17,762]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:25,728]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21766
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 63827968 bytes

[2021-10-09 10:39:25,729]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-09 11:21:55,519]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-09 11:21:55,520]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:21:55,520]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:21:56,350]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42369024 bytes

[2021-10-09 11:21:56,410]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-09 11:21:56,410]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:04,003]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21761
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 79106048 bytes

[2021-10-09 11:22:04,004]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-09 16:29:51,572]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-09 16:29:51,573]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:29:51,573]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:29:52,486]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42258432 bytes

[2021-10-09 16:29:52,543]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-09 16:29:52,544]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:29:58,205]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 57737216 bytes

[2021-10-09 16:29:58,206]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-09 16:47:02,178]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-09 16:47:02,178]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:02,179]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:03,102]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42254336 bytes

[2021-10-09 16:47:03,162]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-09 16:47:03,163]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:08,762]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 57921536 bytes

[2021-10-09 16:47:08,762]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-12 10:53:41,228]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-12 10:53:41,229]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:53:41,230]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:53:42,144]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42164224 bytes

[2021-10-12 10:53:42,212]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-12 10:53:42,213]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:53:57,980]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21766
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 115810304 bytes

[2021-10-12 10:53:57,980]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-12 11:15:56,607]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-12 11:15:56,608]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:15:56,608]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:15:57,478]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42020864 bytes

[2021-10-12 11:15:57,539]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-12 11:15:57,539]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:05,902]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21766
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 63459328 bytes

[2021-10-12 11:16:05,902]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-12 13:29:07,241]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-12 13:29:07,242]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:29:07,242]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:29:08,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42201088 bytes

[2021-10-12 13:29:08,194]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-12 13:29:08,194]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:29:24,061]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21766
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 115896320 bytes

[2021-10-12 13:29:24,062]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-12 14:59:44,078]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-12 14:59:44,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:59:44,079]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:59:44,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42168320 bytes

[2021-10-12 14:59:45,016]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-12 14:59:45,017]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:00:01,018]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21766
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 115871744 bytes

[2021-10-12 15:00:01,019]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-12 18:44:32,025]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-12 18:44:32,025]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:44:32,025]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:44:32,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.56 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42074112 bytes

[2021-10-12 18:44:32,980]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-12 18:44:32,980]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:44:49,805]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21766
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 74682368 bytes

[2021-10-12 18:44:49,806]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-18 11:37:59,393]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-18 11:37:59,394]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:37:59,395]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:38:00,361]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.56 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42115072 bytes

[2021-10-18 11:38:00,429]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-18 11:38:00,429]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:38:17,348]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21766
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 74727424 bytes

[2021-10-18 11:38:17,349]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-18 12:03:04,017]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-18 12:03:04,017]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:04,017]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:04,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42549248 bytes

[2021-10-18 12:03:04,946]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-18 12:03:04,946]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:06,746]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 39809024 bytes

[2021-10-18 12:03:06,747]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-19 14:11:01,471]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-19 14:11:01,472]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:01,472]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:02,332]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42524672 bytes

[2021-10-19 14:11:02,392]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-19 14:11:02,392]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:04,214]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 39882752 bytes

[2021-10-19 14:11:04,215]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-22 13:30:01,732]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-22 13:30:01,732]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:01,732]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:02,590]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42618880 bytes

[2021-10-22 13:30:02,651]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-22 13:30:02,651]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:10,486]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 42827776 bytes

[2021-10-22 13:30:10,487]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-22 13:50:54,868]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-22 13:50:54,868]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:50:54,869]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:50:55,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42196992 bytes

[2021-10-22 13:50:55,790]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-22 13:50:55,790]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:03,780]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 42905600 bytes

[2021-10-22 13:51:03,780]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-22 14:01:22,484]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-22 14:01:22,485]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:22,485]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:23,350]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42622976 bytes

[2021-10-22 14:01:23,413]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-22 14:01:23,413]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:25,200]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 39804928 bytes

[2021-10-22 14:01:25,200]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-22 14:04:43,109]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-22 14:04:43,109]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:43,110]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:44,019]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42098688 bytes

[2021-10-22 14:04:44,081]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-22 14:04:44,081]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:45,876]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 39964672 bytes

[2021-10-22 14:04:45,877]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-23 13:27:54,998]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-23 13:27:54,998]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:27:54,999]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:27:55,933]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42524672 bytes

[2021-10-23 13:27:55,994]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-23 13:27:55,995]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:28:11,797]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :23066
score:100
	Report mapping result:
		klut_size()     :24260
		klut.num_gates():22910
		max delay       :13
		max area        :23066
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5869
		LUT fanins:3	 numbers :6357
		LUT fanins:4	 numbers :10684
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 74743808 bytes

[2021-10-23 13:28:11,798]mapper_test.py:224:[INFO]: area: 22910 level: 13
[2021-10-24 17:39:18,686]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-24 17:39:18,686]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:39:18,687]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:39:19,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42323968 bytes

[2021-10-24 17:39:19,614]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-24 17:39:19,614]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:39:35,999]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :23066
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 74657792 bytes

[2021-10-24 17:39:35,999]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-24 17:59:45,502]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-24 17:59:45,503]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:59:45,503]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:59:46,363]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42405888 bytes

[2021-10-24 17:59:46,425]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-24 17:59:46,426]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:00:02,660]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
	current map manager:
		current min nodes:29807
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15751
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21766
score:100
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 74608640 bytes

[2021-10-24 18:00:02,660]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-26 10:24:42,672]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-26 10:24:42,673]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:42,673]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:43,579]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42278912 bytes

[2021-10-26 10:24:43,641]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-26 10:24:43,642]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:45,787]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	current map manager:
		current min nodes:29807
		current min depth:30
	Report mapping result:
		klut_size()     :15928
		klut.num_gates():14578
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :319
		LUT fanins:3	 numbers :5022
		LUT fanins:4	 numbers :9237
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 39825408 bytes

[2021-10-26 10:24:45,788]mapper_test.py:224:[INFO]: area: 14578 level: 12
[2021-10-26 10:57:22,850]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-26 10:57:22,850]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:57:22,851]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:57:23,717]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42270720 bytes

[2021-10-26 10:57:23,778]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-26 10:57:23,778]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:57:41,488]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	Report mapping result:
		klut_size()     :15928
		klut.num_gates():14578
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :319
		LUT fanins:3	 numbers :5022
		LUT fanins:4	 numbers :9237
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 74539008 bytes

[2021-10-26 10:57:41,489]mapper_test.py:224:[INFO]: area: 14578 level: 12
[2021-10-26 11:18:40,591]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-26 11:18:40,592]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:18:40,592]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:18:41,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42070016 bytes

[2021-10-26 11:18:41,567]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-26 11:18:41,567]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:18:57,458]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	Report mapping result:
		klut_size()     :21686
		klut.num_gates():20336
		max delay       :13
		max area        :23066
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :893
		LUT fanins:3	 numbers :8076
		LUT fanins:4	 numbers :11367
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 74403840 bytes

[2021-10-26 11:18:57,458]mapper_test.py:224:[INFO]: area: 20336 level: 13
[2021-10-26 12:16:49,115]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-26 12:16:49,116]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:16:49,116]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:16:49,976]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42254336 bytes

[2021-10-26 12:16:50,039]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-26 12:16:50,039]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:17:05,831]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	Report mapping result:
		klut_size()     :17090
		klut.num_gates():15740
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3894
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 74420224 bytes

[2021-10-26 12:17:05,832]mapper_test.py:224:[INFO]: area: 15740 level: 12
[2021-10-26 14:12:17,725]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-26 14:12:17,725]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:17,725]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:18,633]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42266624 bytes

[2021-10-26 14:12:18,692]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-26 14:12:18,692]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:20,502]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	Report mapping result:
		klut_size()     :15928
		klut.num_gates():14578
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :319
		LUT fanins:3	 numbers :5022
		LUT fanins:4	 numbers :9237
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 39747584 bytes

[2021-10-26 14:12:20,503]mapper_test.py:224:[INFO]: area: 14578 level: 12
[2021-10-29 16:09:22,278]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-10-29 16:09:22,282]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:22,282]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:23,219]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42508288 bytes

[2021-10-29 16:09:23,282]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-10-29 16:09:23,282]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:25,156]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	Report mapping result:
		klut_size()     :21427
		klut.num_gates():20077
		max delay       :13
		max area        :20069
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :516
		LUT fanins:3	 numbers :8424
		LUT fanins:4	 numbers :11137
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
Peak memory: 40353792 bytes

[2021-10-29 16:09:25,156]mapper_test.py:224:[INFO]: area: 20077 level: 13
[2021-11-03 09:50:41,067]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-03 09:50:41,068]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:41,068]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:41,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42237952 bytes

[2021-11-03 09:50:42,057]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-03 09:50:42,057]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:45,627]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	Report mapping result:
		klut_size()     :21427
		klut.num_gates():20077
		max delay       :12
		max area        :15751
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :516
		LUT fanins:3	 numbers :8424
		LUT fanins:4	 numbers :11137
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig_output.v
	Peak memory: 45907968 bytes

[2021-11-03 09:50:45,628]mapper_test.py:226:[INFO]: area: 20077 level: 12
[2021-11-03 10:02:46,773]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-03 10:02:46,774]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:46,774]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:47,704]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42164224 bytes

[2021-11-03 10:02:47,764]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-03 10:02:47,764]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:51,556]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	Report mapping result:
		klut_size()     :22465
		klut.num_gates():21115
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :535
		LUT fanins:3	 numbers :7049
		LUT fanins:4	 numbers :13531
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig_output.v
	Peak memory: 46018560 bytes

[2021-11-03 10:02:51,557]mapper_test.py:226:[INFO]: area: 21115 level: 12
[2021-11-03 13:42:46,198]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-03 13:42:46,199]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:46,199]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:47,128]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42090496 bytes

[2021-11-03 13:42:47,191]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-03 13:42:47,191]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:50,946]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	Report mapping result:
		klut_size()     :22465
		klut.num_gates():21115
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :535
		LUT fanins:3	 numbers :7049
		LUT fanins:4	 numbers :13531
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig_output.v
	Peak memory: 46211072 bytes

[2021-11-03 13:42:50,947]mapper_test.py:226:[INFO]: area: 21115 level: 12
[2021-11-03 13:49:02,050]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-03 13:49:02,050]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:02,050]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:02,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42082304 bytes

[2021-11-03 13:49:03,052]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-03 13:49:03,052]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:06,830]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	Report mapping result:
		klut_size()     :22465
		klut.num_gates():21115
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :535
		LUT fanins:3	 numbers :7049
		LUT fanins:4	 numbers :13531
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig_output.v
	Peak memory: 46247936 bytes

[2021-11-03 13:49:06,831]mapper_test.py:226:[INFO]: area: 21115 level: 12
[2021-11-04 15:55:53,153]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-04 15:55:53,154]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:55:53,155]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:55:54,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42192896 bytes

[2021-11-04 15:55:54,170]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-04 15:55:54,170]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:55:58,074]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	Report mapping result:
		klut_size()     :16491
		klut.num_gates():15141
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :348
		LUT fanins:3	 numbers :4899
		LUT fanins:4	 numbers :9894
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig_output.v
	Peak memory: 44367872 bytes

[2021-11-04 15:55:58,074]mapper_test.py:226:[INFO]: area: 15141 level: 12
[2021-11-16 12:27:24,054]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-16 12:27:24,055]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:24,055]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:24,976]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42225664 bytes

[2021-11-16 12:27:25,038]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-16 12:27:25,038]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:27,012]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
Mapping time: 0.670684 secs
	Report mapping result:
		klut_size()     :16491
		klut.num_gates():15141
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :348
		LUT fanins:3	 numbers :4899
		LUT fanins:4	 numbers :9894
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 39882752 bytes

[2021-11-16 12:27:27,013]mapper_test.py:228:[INFO]: area: 15141 level: 12
[2021-11-16 14:16:19,512]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-16 14:16:19,512]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:19,512]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:20,394]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42401792 bytes

[2021-11-16 14:16:20,457]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-16 14:16:20,457]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:22,472]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
Mapping time: 0.697473 secs
	Report mapping result:
		klut_size()     :16491
		klut.num_gates():15141
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :348
		LUT fanins:3	 numbers :4899
		LUT fanins:4	 numbers :9894
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 39821312 bytes

[2021-11-16 14:16:22,473]mapper_test.py:228:[INFO]: area: 15141 level: 12
[2021-11-16 14:22:39,632]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-16 14:22:39,632]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:39,632]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:40,556]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42500096 bytes

[2021-11-16 14:22:40,618]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-16 14:22:40,618]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:42,608]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
Mapping time: 0.699871 secs
	Report mapping result:
		klut_size()     :16491
		klut.num_gates():15141
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :348
		LUT fanins:3	 numbers :4899
		LUT fanins:4	 numbers :9894
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 39739392 bytes

[2021-11-16 14:22:42,609]mapper_test.py:228:[INFO]: area: 15141 level: 12
[2021-11-17 16:35:18,945]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-17 16:35:18,946]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:18,946]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:20,005]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.09 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.64 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42102784 bytes

[2021-11-17 16:35:20,066]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-17 16:35:20,066]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:22,171]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
Mapping time: 0.675402 secs
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 40726528 bytes

[2021-11-17 16:35:22,172]mapper_test.py:228:[INFO]: area: 15741 level: 12
[2021-11-18 10:17:47,449]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-18 10:17:47,450]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:47,450]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:48,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42160128 bytes

[2021-11-18 10:17:48,424]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-18 10:17:48,424]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:50,895]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
Mapping time: 1.16818 secs
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15741
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 46104576 bytes

[2021-11-18 10:17:50,896]mapper_test.py:228:[INFO]: area: 15741 level: 12
[2021-11-23 16:10:38,167]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-23 16:10:38,168]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:38,168]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:39,089]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42184704 bytes

[2021-11-23 16:10:39,153]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-23 16:10:39,153]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:41,654]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
Mapping time: 1.16199 secs
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15741
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 46096384 bytes

[2021-11-23 16:10:41,654]mapper_test.py:228:[INFO]: area: 15741 level: 12
[2021-11-23 16:41:36,145]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-23 16:41:36,145]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:36,145]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:37,086]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.56 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42545152 bytes

[2021-11-23 16:41:37,149]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-23 16:41:37,149]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:39,658]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
Mapping time: 1.16848 secs
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15741
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 45404160 bytes

[2021-11-23 16:41:39,658]mapper_test.py:228:[INFO]: area: 15741 level: 12
[2021-11-24 11:38:13,283]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-24 11:38:13,283]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:13,284]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:14,152]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42541056 bytes

[2021-11-24 11:38:14,213]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-24 11:38:14,214]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:15,527]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
Mapping time: 0.030469 secs
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 39907328 bytes

[2021-11-24 11:38:15,528]mapper_test.py:228:[INFO]: area: 15741 level: 12
[2021-11-24 12:01:27,734]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-24 12:01:27,734]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:27,735]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:28,605]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42409984 bytes

[2021-11-24 12:01:28,669]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-24 12:01:28,669]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:29,974]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
Mapping time: 0.029975 secs
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 39768064 bytes

[2021-11-24 12:01:29,974]mapper_test.py:228:[INFO]: area: 15741 level: 12
[2021-11-24 12:05:01,506]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-24 12:05:01,506]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:01,506]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:02,370]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42385408 bytes

[2021-11-24 12:05:02,433]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-24 12:05:02,433]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:04,386]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
Mapping time: 0.67024 secs
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 40853504 bytes

[2021-11-24 12:05:04,387]mapper_test.py:228:[INFO]: area: 15741 level: 12
[2021-11-24 12:10:47,948]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-24 12:10:47,949]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:47,949]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:48,810]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42168320 bytes

[2021-11-24 12:10:48,874]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-24 12:10:48,875]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:50,306]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
[i] total time =  0.22 secs
Mapping time: 0.21589 secs
	Report mapping result:
		klut_size()     :12140
		klut.num_gates():10790
		max delay       :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :891
		LUT fanins:3	 numbers :1930
		LUT fanins:4	 numbers :7969
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 106917888 bytes

[2021-11-24 12:10:50,307]mapper_test.py:228:[INFO]: area: 10790 level: 20
[2021-11-24 12:57:00,025]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-24 12:57:00,026]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:00,026]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:00,887]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42278912 bytes

[2021-11-24 12:57:00,950]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-24 12:57:00,950]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:02,882]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
Mapping time: 0.665344 secs
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 40681472 bytes

[2021-11-24 12:57:02,882]mapper_test.py:228:[INFO]: area: 15741 level: 12
[2021-11-24 13:04:43,398]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-24 13:04:43,398]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:04:43,399]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:04:44,311]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42516480 bytes

[2021-11-24 13:04:44,373]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-24 13:04:44,373]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:05:01,302]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
Mapping time: 0.667883 secs
Mapping time: 0.90414 secs
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 74928128 bytes

[2021-11-24 13:05:01,302]mapper_test.py:228:[INFO]: area: 15741 level: 12
[2021-11-24 13:28:05,948]mapper_test.py:79:[INFO]: run case "b17_1_comb"
[2021-11-24 13:28:05,948]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:28:05,948]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:28:06,856]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28458.  Ch =     0.  Total mem =    4.27 MB. Peak cut mem =    0.66 MB.
P:  Del =   12.00.  Ar =   15694.0.  Edge =    50241.  Cut =   189697.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12659.0.  Edge =    46666.  Cut =   181398.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11657.0.  Edge =    42372.  Cut =   185640.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11583.0.  Edge =    42223.  Cut =   185640.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11398.0.  Edge =    41578.  Cut =   152353.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11373.0.  Edge =    41510.  Cut =   152353.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11282.0.  Edge =    39586.  Cut =   150970.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11258.0.  Edge =    39549.  Cut =   150970.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11257.0.  Edge =    39536.  Cut =   150139.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %
Peak memory: 42131456 bytes

[2021-11-24 13:28:06,918]mapper_test.py:160:[INFO]: area: 11258 level: 12
[2021-11-24 13:28:06,918]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:28:22,320]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
Mapping time: 0.030706 secs
Mapping time: 0.043151 secs
	Report mapping result:
		klut_size()     :17091
		klut.num_gates():15741
		max delay       :12
		max area        :15752
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3895
		LUT fanins:3	 numbers :4736
		LUT fanins:4	 numbers :7110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v
	Peak memory: 74862592 bytes

[2021-11-24 13:28:22,321]mapper_test.py:228:[INFO]: area: 15741 level: 12
