// Seed: 4158537938
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    input tri id_5,
    output tri1 id_6,
    input supply1 id_7,
    input wire id_8,
    input wand id_9,
    input tri id_10,
    input supply1 id_11,
    input wor id_12,
    output wire id_13,
    input wire id_14,
    input wire id_15,
    input supply1 id_16,
    output tri0 id_17
);
  assign id_6 = id_0;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output tri1 id_2,
    output wand id_3,
    input wire id_4,
    input wor id_5,
    output supply0 id_6,
    input wand id_7,
    output wand id_8,
    output tri1 id_9
    , id_24,
    output wor id_10,
    output supply0 id_11,
    input supply0 id_12,
    input supply0 id_13,
    input wor id_14,
    input wire id_15,
    input tri1 id_16,
    input tri id_17,
    input tri1 id_18,
    output wor id_19,
    output uwire id_20,
    output wor id_21,
    output wor id_22
);
  logic id_25;
  ;
  module_0 modCall_1 (
      id_0,
      id_14,
      id_3,
      id_15,
      id_13,
      id_18,
      id_2,
      id_17,
      id_4,
      id_15,
      id_12,
      id_5,
      id_4,
      id_19,
      id_14,
      id_12,
      id_17,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
