{
    "terminal.integrated.env.windows": {
        "Path":"$C:/intelFPGA/17.1/embedded/host_tools/mentor/gnu/arm/baremetal/bin;C:/intelFPGA/17.1/embedded/host_tools/gnu/make/H-x86_64-mingw32/bin;C:/intelFPGA/17.1/embedded/host_tools/altera/preloadergen;C:/intelFPGA/17.1/embedded/host_tools/altera/mkimage;C:/intelFPGA/17.1/embedded/host_tools/altera/mkpimage;C:/intelFPGA/17.1/embedded/host_tools/altera/device_tree;C:/intelFPGA/17.1/embedded/host_tools/altera/diskutils;C:/intelFPGA/17.1/embedded/host_tools/altera/imagecat;C:/intelFPGA/17.1/embedded/host_tools/altera/secureboot;C:/intelFPGA/17.1/embedded/host_tools/gnu/dtc;C:/intelFPGA/17.1/embedded/host_tools/python;C:/Program Files/DS-5 v5.27.1/sw/gcc/bin;C:/Program Files/DS-5 v5.27.1/sw/ARMCompiler5.06u5/bin;C:/Program Files/DS-5 v5.27.1/bin;C:/intelFPGA_lite/17.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin;C:/intelFPGA_lite/17.1/nios2eds/sdk2/bin;C:/intelFPGA_lite/17.1/nios2eds/bin;C:/intelFPGA_lite/17.1/quartus/bin64;C:/intelFPGA_lite/17.1/quartus/sopc_builder/bin;C:/Windows;C:/Windows/system32;C:/Windows/System32/Wbem;C:/Windows/System32/WindowsPowerShell/v1.0;C:/windows/system/config/tools;C:/windows/system/config/c#;C:/Program Files (x86)/notepad++;C:/Program Files/Git/cmd;C:/MinGW/bin;C:/MSYS2;C:/Windows/Microsoft.NET/Framework64/v4.0.30319;C:/Program Files/dotnet;C:/Program Files/MPICH2/bin;C:/Program Files (x86)/IVI Foundation/VISA/WinNT/Bin;C:/Program Files/IVI Foundation/VISA/Win64/Bin;C:/Program Files (x86)/IVI Foundation/VISA/WinNT/Bin;C:/Program Files/IBM/ILOG/CPLEX_Studio125/opl/bin/x64_win64;C:/Program Files/IBM/ILOG/CPLEX_Studio125/opl/oplide;C:/Program Files/IBM/ILOG/CPLEX_Studio125/cplex/bin/x64_win64;C:/Program Files/IBM/ILOG/CPLEX_Studio125/cpoptimizer/bin/x64_win64;C:/Windows/system32/config/systemprofile/.dnx/bin;C:/Cadence/SPB_16.6/tools/pcb/bin;C:/Cadence/SPB_16.6/tools/bin;C:/Cadence/SPB_16.6/tools/libutil/bin;C:/Cadence/SPB_16.6/tools/fet/bin;C:/Cadence/SPB_16.6/tools/specctra/bin;C:/Cadence/SPB_16.6/tools/pspice;C:/Cadence/SPB_16.6/tools/capture;C:/Cadence/SPB_16.6/openaccess/bin/win32/opt;C:/Program Files/openjdk/jdk-20.0.1/bin;C:/Program Files/Python/Python39;C:/Program Files/Python39/Scripts;C:/Program Files (x86)/Lighting Analysts/Shared;C:/Program Files (x86)/Lighting Analysts/Shared/LaiRealDWG_2018;C:/Program Files/Microsoft SQL Server/150/Tools/Binn;C:/Sireum;C:/temp/lab;C:/windows/system/config/bat;C:/windows/system/config/bin;C:/Users/devinjm3/AppData/Local/Microsoft/WindowsApps;C:/intelFPGA/17.1/embedded/host_tools/cygwin/bin;C:/intelFPGA/17.1/embedded/host_tools/cygwin/usr/sbin;"
    },
    "files.associations": {
        "types.h": "c"
    }
}