INFO: [v++ 60-1548] Creating build summary session with primary output C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl\cnn_accl.hlscompile_summary, at 02/13/26 17:19:51
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl -config C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg -cmdlineconfig C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Feb 13 17:19:56 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'student' on host 'vlsi-25' (Windows NT_amd64 version 10.0) on Fri Feb 13 17:20:02 +0530 2026
INFO: [HLS 200-10] In directory 'C:/Users/student/Desktop/HackArm/cnn_accl'
INFO: [HLS 200-2005] Using work_dir C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=cnn.cpp' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/student/Desktop/HackArm/cnn_accl/cnn.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=cnn.h' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/student/Desktop/HackArm/cnn_accl/cnn.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=cnn_accelerator' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-ffvc1156-2-e' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 11.958 seconds; current allocated memory: 258.418 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 13.897 seconds; current allocated memory: 261.512 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 536 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 339 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 339 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 828 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 755 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 755 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 755 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 783 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 785 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 753 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 723 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 723 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 710 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 755 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_4' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:79:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:41:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:42:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:49:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:50:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_4' (cnn.cpp:79:34) in function 'dense_and_write' completely with a factor of 10 (cnn.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_6' (cnn.cpp:41:34) in function 'conv_and_pool' completely with a factor of 2 (cnn.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_7' (cnn.cpp:42:38) in function 'conv_and_pool' completely with a factor of 2 (cnn.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_8' (cnn.cpp:49:42) in function 'conv_and_pool' completely with a factor of 3 (cnn.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_9' (cnn.cpp:50:46) in function 'conv_and_pool' completely with a factor of 3 (cnn.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'image': Block partitioning with factor 3 on dimension 1. Block partitioning with factor 3 on dimension 2. (cnn.cpp:21:11)
INFO: [HLS 214-248] Applying array_partition to 'dense_out': Complete partitioning on dimension 1. (cnn.cpp:67:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.918 seconds; current allocated memory: 263.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 263.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 269.320 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 272.801 MB.
WARNING: [HLS 200-805] An internal stream 'img_stream' (cnn.cpp:108) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool_stream' (cnn.cpp:109) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'cnn_accelerator' (cnn.cpp:102:1), detected/extracted 3 process function(s): 
	 'read_input'
	 'conv_and_pool'
	 'dense_and_write'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'dense_and_write'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 296.648 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_74_2'(cnn.cpp:74:26) and 'VITIS_LOOP_75_3'(cnn.cpp:75:30) in function 'dense_and_write' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_1'(cnn.cpp:73:22) and 'VITIS_LOOP_74_2'(cnn.cpp:74:26) in function 'dense_and_write' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_1'(cnn.cpp:26:19) and 'VITIS_LOOP_27_2'(cnn.cpp:27:26) in function 'conv_and_pool' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_35_4'(cnn.cpp:35:26) and 'VITIS_LOOP_36_5'(cnn.cpp:36:30) in function 'conv_and_pool' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (cnn.cpp:74:26) in function 'dense_and_write'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (cnn.cpp:73:22) in function 'dense_and_write'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (cnn.cpp:26:19) in function 'conv_and_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_4' (cnn.cpp:35:26) in function 'conv_and_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_3' (cnn.cpp:34:22) in function 'conv_and_pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 352.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.725 seconds; current allocated memory: 357.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 358.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 359.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 359.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 54, loop 'VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.903 seconds; current allocated memory: 365.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 366.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_and_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 366.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 366.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'.
WARNING: [HLS 200-880] The II Violation in module 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' (loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('add9_write_ln80', cnn.cpp:80) of variable 'dense_out', cnn.cpp:80 on local variable 'add9' and 'load' operation 32 bit ('add9_load', cnn.cpp:80) on local variable 'add9'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' (loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add9_write_ln80', cnn.cpp:80) of variable 'dense_out', cnn.cpp:80 on local variable 'add9' and 'load' operation 32 bit ('add9_load', cnn.cpp:80) on local variable 'add9'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 11, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 367.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 367.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_and_write_Pipeline_VITIS_LOOP_88_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 367.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 367.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_and_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 367.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 367.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 368.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 368.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 370.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_26_1_VITIS_LOOP_27_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_5ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.063 seconds; current allocated memory: 372.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5' pipeline 'VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5' in module 'conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5'. Estimated max control fanout for pipeline is 20059.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5' is 12756 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_3_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_4_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_5ns_5_9_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 390.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_and_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_and_pool'.
INFO: [RTMG 210-278] Implementing memory 'cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.809 seconds; current allocated memory: 399.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' pipeline 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 400.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_and_write_Pipeline_VITIS_LOOP_88_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_and_write_Pipeline_VITIS_LOOP_88_5' pipeline 'VITIS_LOOP_88_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_and_write_Pipeline_VITIS_LOOP_88_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 402.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_and_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_and_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.219 seconds; current allocated memory: 403.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port ctrl.
WARNING: [HLS 200-656] Deadlocks can occur since process read_input is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_accelerator'.
INFO: [RTMG 210-285] Implementing FIFO 'img_stream_U(cnn_accelerator_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_stream_U(cnn_accelerator_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_and_pool_U0_U(cnn_accelerator_start_for_conv_and_pool_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_and_write_U0_U(cnn_accelerator_start_for_dense_and_write_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.675 seconds; current allocated memory: 404.531 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.476 seconds; current allocated memory: 409.043 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.028 seconds; current allocated memory: 417.547 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 4 seconds. Total elapsed time: 61.921 seconds; peak allocated memory: 417.848 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 12s
