
Daq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007cb4  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407cb4  00407cb4  00017cb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000b38  20000000  00407cbc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000378  20000b38  004087f4  00020b38  2**2
                  ALLOC
  4 .stack        00002000  20000eb0  00408b6c  00020b38  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020b38  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b61  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001de83  00000000  00000000  00020bba  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003ec7  00000000  00000000  0003ea3d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000c80  00000000  00000000  00042904  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  00016583  00000000  00000000  00043584  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000119d6  00000000  00000000  00059b07  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00053573  00000000  00000000  0006b4dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006d7b  00000000  00000000  000bea50  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c60  00000000  00000000  000c57cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002848  00000000  00000000  000c642c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b0 2e 00 20 41 2e 40 00 3f 2e 40 00 3f 2e 40 00     ... A.@.?.@.?.@.
  400010:	3f 2e 40 00 3f 2e 40 00 3f 2e 40 00 00 00 00 00     ?.@.?.@.?.@.....
	...
  40002c:	3f 2e 40 00 3f 2e 40 00 00 00 00 00 3f 2e 40 00     ?.@.?.@.....?.@.
  40003c:	3f 2e 40 00 3f 2e 40 00 3f 2e 40 00 3f 2e 40 00     ?.@.?.@.?.@.?.@.
  40004c:	3f 2e 40 00 3f 2e 40 00 3f 2e 40 00 3f 2e 40 00     ?.@.?.@.?.@.?.@.
  40005c:	3f 2e 40 00 3f 2e 40 00 3f 2e 40 00 3f 2e 40 00     ?.@.?.@.?.@.?.@.
  40006c:	59 0f 40 00 6d 0f 40 00 3f 2e 40 00 3f 2e 40 00     Y.@.m.@.?.@.?.@.
  40007c:	3f 2e 40 00 3f 2e 40 00 3f 2e 40 00 3f 2e 40 00     ?.@.?.@.?.@.?.@.
  40008c:	3f 2e 40 00 3f 2e 40 00 3f 2e 40 00 3f 2e 40 00     ?.@.?.@.?.@.?.@.
  40009c:	49 2a 40 00 3f 2e 40 00 3f 2e 40 00 3f 2e 40 00     I*@.?.@.?.@.?.@.
  4000ac:	3f 2e 40 00 3f 2e 40 00 2d 29 40 00 3f 2e 40 00     ?.@.?.@.-)@.?.@.
  4000bc:	3f 2e 40 00 3f 2e 40 00 3f 2e 40 00 3d 15 40 00     ?.@.?.@.?.@.=.@.
  4000cc:	3f 2e 40 00                                         ?.@.

004000d0 <__do_global_dtors_aux>:
  4000d0:	b510      	push	{r4, lr}
  4000d2:	4c05      	ldr	r4, [pc, #20]	; (4000e8 <__do_global_dtors_aux+0x18>)
  4000d4:	7823      	ldrb	r3, [r4, #0]
  4000d6:	b933      	cbnz	r3, 4000e6 <__do_global_dtors_aux+0x16>
  4000d8:	4b04      	ldr	r3, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x1c>)
  4000da:	b113      	cbz	r3, 4000e2 <__do_global_dtors_aux+0x12>
  4000dc:	4804      	ldr	r0, [pc, #16]	; (4000f0 <__do_global_dtors_aux+0x20>)
  4000de:	f3af 8000 	nop.w
  4000e2:	2301      	movs	r3, #1
  4000e4:	7023      	strb	r3, [r4, #0]
  4000e6:	bd10      	pop	{r4, pc}
  4000e8:	20000b38 	.word	0x20000b38
  4000ec:	00000000 	.word	0x00000000
  4000f0:	00407cbc 	.word	0x00407cbc

004000f4 <frame_dummy>:
  4000f4:	4b0c      	ldr	r3, [pc, #48]	; (400128 <frame_dummy+0x34>)
  4000f6:	b143      	cbz	r3, 40010a <frame_dummy+0x16>
  4000f8:	480c      	ldr	r0, [pc, #48]	; (40012c <frame_dummy+0x38>)
  4000fa:	b510      	push	{r4, lr}
  4000fc:	490c      	ldr	r1, [pc, #48]	; (400130 <frame_dummy+0x3c>)
  4000fe:	f3af 8000 	nop.w
  400102:	480c      	ldr	r0, [pc, #48]	; (400134 <frame_dummy+0x40>)
  400104:	6803      	ldr	r3, [r0, #0]
  400106:	b923      	cbnz	r3, 400112 <frame_dummy+0x1e>
  400108:	bd10      	pop	{r4, pc}
  40010a:	480a      	ldr	r0, [pc, #40]	; (400134 <frame_dummy+0x40>)
  40010c:	6803      	ldr	r3, [r0, #0]
  40010e:	b933      	cbnz	r3, 40011e <frame_dummy+0x2a>
  400110:	4770      	bx	lr
  400112:	4b09      	ldr	r3, [pc, #36]	; (400138 <frame_dummy+0x44>)
  400114:	2b00      	cmp	r3, #0
  400116:	d0f7      	beq.n	400108 <frame_dummy+0x14>
  400118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40011c:	4718      	bx	r3
  40011e:	4b06      	ldr	r3, [pc, #24]	; (400138 <frame_dummy+0x44>)
  400120:	2b00      	cmp	r3, #0
  400122:	d0f5      	beq.n	400110 <frame_dummy+0x1c>
  400124:	4718      	bx	r3
  400126:	bf00      	nop
  400128:	00000000 	.word	0x00000000
  40012c:	00407cbc 	.word	0x00407cbc
  400130:	20000b3c 	.word	0x20000b3c
  400134:	00407cbc 	.word	0x00407cbc
  400138:	00000000 	.word	0x00000000

0040013c <udi_cdc_comm_enable>:
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
  40013c:	490e      	ldr	r1, [pc, #56]	; (400178 <udi_cdc_comm_enable+0x3c>)
  40013e:	2300      	movs	r3, #0
  400140:	700b      	strb	r3, [r1, #0]
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
  400142:	4a0e      	ldr	r2, [pc, #56]	; (40017c <udi_cdc_comm_enable+0x40>)
  400144:	8013      	strh	r3, [r2, #0]

	uid_cdc_state_msg[port].header.bmRequestType =
  400146:	4a0e      	ldr	r2, [pc, #56]	; (400180 <udi_cdc_comm_enable+0x44>)
  400148:	20a1      	movs	r0, #161	; 0xa1
  40014a:	7010      	strb	r0, [r2, #0]
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
  40014c:	2020      	movs	r0, #32
  40014e:	7050      	strb	r0, [r2, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
  400150:	8053      	strh	r3, [r2, #2]
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
  400152:	8093      	strh	r3, [r2, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
  400154:	2002      	movs	r0, #2
  400156:	80d0      	strh	r0, [r2, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
  400158:	8113      	strh	r3, [r2, #8]

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
  40015a:	4a0a      	ldr	r2, [pc, #40]	; (400184 <udi_cdc_comm_enable+0x48>)
  40015c:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
  400160:	6010      	str	r0, [r2, #0]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
  400162:	7113      	strb	r3, [r2, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
  400164:	7153      	strb	r3, [r2, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
  400166:	2308      	movs	r3, #8
  400168:	7193      	strb	r3, [r2, #6]
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
		return false;
	}
	udi_cdc_nb_comm_enabled++;
  40016a:	780b      	ldrb	r3, [r1, #0]
  40016c:	3301      	adds	r3, #1
  40016e:	b2db      	uxtb	r3, r3
  400170:	700b      	strb	r3, [r1, #0]
	return true;
}
  400172:	2001      	movs	r0, #1
  400174:	4770      	bx	lr
  400176:	bf00      	nop
  400178:	20000b5f 	.word	0x20000b5f
  40017c:	20000bf4 	.word	0x20000bf4
  400180:	20000c8c 	.word	0x20000c8c
  400184:	20000b58 	.word	0x20000b58

00400188 <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
  400188:	4a02      	ldr	r2, [pc, #8]	; (400194 <udi_cdc_comm_disable+0xc>)
  40018a:	7813      	ldrb	r3, [r2, #0]
  40018c:	3b01      	subs	r3, #1
  40018e:	b2db      	uxtb	r3, r3
  400190:	7013      	strb	r3, [r2, #0]
  400192:	4770      	bx	lr
  400194:	20000b5f 	.word	0x20000b5f

00400198 <udi_cdc_data_disable>:
void udi_cdc_data_disable(void)
{
	uint8_t port;

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
  400198:	4a04      	ldr	r2, [pc, #16]	; (4001ac <udi_cdc_data_disable+0x14>)
  40019a:	7813      	ldrb	r3, [r2, #0]
  40019c:	3b01      	subs	r3, #1
  40019e:	b2db      	uxtb	r3, r3
  4001a0:	7013      	strb	r3, [r2, #0]
	port = udi_cdc_nb_data_enabled;
  4001a2:	7813      	ldrb	r3, [r2, #0]
	UDI_CDC_DISABLE_EXT(port);
	udi_cdc_data_running = false;
  4001a4:	2200      	movs	r2, #0
  4001a6:	4b02      	ldr	r3, [pc, #8]	; (4001b0 <udi_cdc_data_disable+0x18>)
  4001a8:	701a      	strb	r2, [r3, #0]
  4001aa:	4770      	bx	lr
  4001ac:	20000b60 	.word	0x20000b60
  4001b0:	20000b56 	.word	0x20000b56

004001b4 <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
  4001b4:	2000      	movs	r0, #0
  4001b6:	4770      	bx	lr

004001b8 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr

004001bc <udi_cdc_comm_setup>:
	if (Udd_setup_is_in()) {
  4001bc:	4b1d      	ldr	r3, [pc, #116]	; (400234 <udi_cdc_comm_setup+0x78>)
  4001be:	781b      	ldrb	r3, [r3, #0]
  4001c0:	f013 0f80 	tst.w	r3, #128	; 0x80
  4001c4:	d105      	bne.n	4001d2 <udi_cdc_comm_setup+0x16>
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  4001c6:	f003 0360 	and.w	r3, r3, #96	; 0x60
  4001ca:	2b20      	cmp	r3, #32
  4001cc:	d018      	beq.n	400200 <udi_cdc_comm_setup+0x44>
	return false;  // request Not supported
  4001ce:	2000      	movs	r0, #0
  4001d0:	4770      	bx	lr
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  4001d2:	f003 0360 	and.w	r3, r3, #96	; 0x60
  4001d6:	2b20      	cmp	r3, #32
  4001d8:	d001      	beq.n	4001de <udi_cdc_comm_setup+0x22>
	return false;  // request Not supported
  4001da:	2000      	movs	r0, #0
  4001dc:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
  4001de:	4b15      	ldr	r3, [pc, #84]	; (400234 <udi_cdc_comm_setup+0x78>)
  4001e0:	785b      	ldrb	r3, [r3, #1]
  4001e2:	2b21      	cmp	r3, #33	; 0x21
  4001e4:	d124      	bne.n	400230 <udi_cdc_comm_setup+0x74>
						udd_g_ctrlreq.req.wLength)
  4001e6:	4b13      	ldr	r3, [pc, #76]	; (400234 <udi_cdc_comm_setup+0x78>)
				if (sizeof(usb_cdc_line_coding_t) !=
  4001e8:	88db      	ldrh	r3, [r3, #6]
  4001ea:	2b07      	cmp	r3, #7
  4001ec:	d001      	beq.n	4001f2 <udi_cdc_comm_setup+0x36>
					return false; // Error for USB host
  4001ee:	2000      	movs	r0, #0
  4001f0:	4770      	bx	lr
				udd_g_ctrlreq.payload =
  4001f2:	4b10      	ldr	r3, [pc, #64]	; (400234 <udi_cdc_comm_setup+0x78>)
  4001f4:	4a10      	ldr	r2, [pc, #64]	; (400238 <udi_cdc_comm_setup+0x7c>)
  4001f6:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
  4001f8:	2207      	movs	r2, #7
  4001fa:	819a      	strh	r2, [r3, #12]
				return true;
  4001fc:	2001      	movs	r0, #1
  4001fe:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
  400200:	4b0c      	ldr	r3, [pc, #48]	; (400234 <udi_cdc_comm_setup+0x78>)
  400202:	7858      	ldrb	r0, [r3, #1]
  400204:	2820      	cmp	r0, #32
  400206:	d004      	beq.n	400212 <udi_cdc_comm_setup+0x56>
	return false;  // request Not supported
  400208:	2822      	cmp	r0, #34	; 0x22
  40020a:	bf14      	ite	ne
  40020c:	2000      	movne	r0, #0
  40020e:	2001      	moveq	r0, #1
  400210:	4770      	bx	lr
						udd_g_ctrlreq.req.wLength)
  400212:	4b08      	ldr	r3, [pc, #32]	; (400234 <udi_cdc_comm_setup+0x78>)
				if (sizeof(usb_cdc_line_coding_t) !=
  400214:	88db      	ldrh	r3, [r3, #6]
  400216:	2b07      	cmp	r3, #7
  400218:	d001      	beq.n	40021e <udi_cdc_comm_setup+0x62>
					return false; // Error for USB host
  40021a:	2000      	movs	r0, #0
}
  40021c:	4770      	bx	lr
				udd_g_ctrlreq.callback =
  40021e:	4b05      	ldr	r3, [pc, #20]	; (400234 <udi_cdc_comm_setup+0x78>)
  400220:	4a06      	ldr	r2, [pc, #24]	; (40023c <udi_cdc_comm_setup+0x80>)
  400222:	611a      	str	r2, [r3, #16]
				udd_g_ctrlreq.payload =
  400224:	4a04      	ldr	r2, [pc, #16]	; (400238 <udi_cdc_comm_setup+0x7c>)
  400226:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
  400228:	2207      	movs	r2, #7
  40022a:	819a      	strh	r2, [r3, #12]
				return true;
  40022c:	2001      	movs	r0, #1
  40022e:	4770      	bx	lr
	return false;  // request Not supported
  400230:	2000      	movs	r0, #0
  400232:	4770      	bx	lr
  400234:	20000db4 	.word	0x20000db4
  400238:	20000b58 	.word	0x20000b58
  40023c:	00400241 	.word	0x00400241

00400240 <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
  400240:	4770      	bx	lr
	...

00400244 <udi_cdc_tx_send>:

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
  400244:	4b44      	ldr	r3, [pc, #272]	; (400358 <udi_cdc_tx_send+0x114>)
  400246:	781b      	ldrb	r3, [r3, #0]
  400248:	b103      	cbz	r3, 40024c <udi_cdc_tx_send+0x8>
  40024a:	4770      	bx	lr
{
  40024c:	b570      	push	{r4, r5, r6, lr}
  40024e:	b084      	sub	sp, #16
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
  400250:	4b42      	ldr	r3, [pc, #264]	; (40035c <udi_cdc_tx_send+0x118>)
  400252:	4798      	blx	r3
  400254:	2800      	cmp	r0, #0
  400256:	d041      	beq.n	4002dc <udi_cdc_tx_send+0x98>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
  400258:	4b41      	ldr	r3, [pc, #260]	; (400360 <udi_cdc_tx_send+0x11c>)
  40025a:	881c      	ldrh	r4, [r3, #0]
  40025c:	4b41      	ldr	r3, [pc, #260]	; (400364 <udi_cdc_tx_send+0x120>)
  40025e:	4798      	blx	r3
  400260:	4284      	cmp	r4, r0
  400262:	d076      	beq.n	400352 <udi_cdc_tx_send+0x10e>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400264:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400268:	fab3 f383 	clz	r3, r3
  40026c:	095b      	lsrs	r3, r3, #5
  40026e:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
  400270:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400272:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400276:	2200      	movs	r2, #0
  400278:	4b3b      	ldr	r3, [pc, #236]	; (400368 <udi_cdc_tx_send+0x124>)
  40027a:	701a      	strb	r2, [r3, #0]
	return flags;
  40027c:	9d03      	ldr	r5, [sp, #12]
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
  40027e:	4b3b      	ldr	r3, [pc, #236]	; (40036c <udi_cdc_tx_send+0x128>)
  400280:	781c      	ldrb	r4, [r3, #0]
  400282:	b2e4      	uxtb	r4, r4
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
  400284:	4b3a      	ldr	r3, [pc, #232]	; (400370 <udi_cdc_tx_send+0x12c>)
  400286:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
  40028a:	2b00      	cmp	r3, #0
  40028c:	d02d      	beq.n	4002ea <udi_cdc_tx_send+0xa6>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
  40028e:	2200      	movs	r2, #0
  400290:	4b38      	ldr	r3, [pc, #224]	; (400374 <udi_cdc_tx_send+0x130>)
  400292:	801a      	strh	r2, [r3, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
  400294:	4b38      	ldr	r3, [pc, #224]	; (400378 <udi_cdc_tx_send+0x134>)
  400296:	781b      	ldrb	r3, [r3, #0]
  400298:	2b00      	cmp	r3, #0
  40029a:	d142      	bne.n	400322 <udi_cdc_tx_send+0xde>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  40029c:	fab4 f384 	clz	r3, r4
  4002a0:	095b      	lsrs	r3, r3, #5
  4002a2:	4a32      	ldr	r2, [pc, #200]	; (40036c <udi_cdc_tx_send+0x128>)
  4002a4:	7013      	strb	r3, [r2, #0]
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
	}
	udi_cdc_tx_trans_ongoing[port] = true;
  4002a6:	2201      	movs	r2, #1
  4002a8:	4b2b      	ldr	r3, [pc, #172]	; (400358 <udi_cdc_tx_send+0x114>)
  4002aa:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4002ac:	b125      	cbz	r5, 4002b8 <udi_cdc_tx_send+0x74>
		cpu_irq_enable();
  4002ae:	4b2e      	ldr	r3, [pc, #184]	; (400368 <udi_cdc_tx_send+0x124>)
  4002b0:	701a      	strb	r2, [r3, #0]
  4002b2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4002b6:	b662      	cpsie	i
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
  4002b8:	4626      	mov	r6, r4
  4002ba:	4b2d      	ldr	r3, [pc, #180]	; (400370 <udi_cdc_tx_send+0x12c>)
  4002bc:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
  4002c0:	2b40      	cmp	r3, #64	; 0x40
  4002c2:	bf14      	ite	ne
  4002c4:	2501      	movne	r5, #1
  4002c6:	2500      	moveq	r5, #0
	if (b_short_packet) {
  4002c8:	d034      	beq.n	400334 <udi_cdc_tx_send+0xf0>
		if (udd_is_high_speed()) {
  4002ca:	4b24      	ldr	r3, [pc, #144]	; (40035c <udi_cdc_tx_send+0x118>)
  4002cc:	4798      	blx	r3
  4002ce:	2800      	cmp	r0, #0
  4002d0:	d02b      	beq.n	40032a <udi_cdc_tx_send+0xe6>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
  4002d2:	4b24      	ldr	r3, [pc, #144]	; (400364 <udi_cdc_tx_send+0x120>)
  4002d4:	4798      	blx	r3
  4002d6:	4b22      	ldr	r3, [pc, #136]	; (400360 <udi_cdc_tx_send+0x11c>)
  4002d8:	8018      	strh	r0, [r3, #0]
  4002da:	e02e      	b.n	40033a <udi_cdc_tx_send+0xf6>
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
  4002dc:	4b20      	ldr	r3, [pc, #128]	; (400360 <udi_cdc_tx_send+0x11c>)
  4002de:	881c      	ldrh	r4, [r3, #0]
  4002e0:	4b26      	ldr	r3, [pc, #152]	; (40037c <udi_cdc_tx_send+0x138>)
  4002e2:	4798      	blx	r3
  4002e4:	4284      	cmp	r4, r0
  4002e6:	d1bd      	bne.n	400264 <udi_cdc_tx_send+0x20>
  4002e8:	e033      	b.n	400352 <udi_cdc_tx_send+0x10e>
		sof_zlp_counter++;
  4002ea:	4a22      	ldr	r2, [pc, #136]	; (400374 <udi_cdc_tx_send+0x130>)
  4002ec:	8813      	ldrh	r3, [r2, #0]
  4002ee:	3301      	adds	r3, #1
  4002f0:	8013      	strh	r3, [r2, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
  4002f2:	4b1a      	ldr	r3, [pc, #104]	; (40035c <udi_cdc_tx_send+0x118>)
  4002f4:	4798      	blx	r3
  4002f6:	b918      	cbnz	r0, 400300 <udi_cdc_tx_send+0xbc>
  4002f8:	4b1e      	ldr	r3, [pc, #120]	; (400374 <udi_cdc_tx_send+0x130>)
  4002fa:	881b      	ldrh	r3, [r3, #0]
  4002fc:	2b63      	cmp	r3, #99	; 0x63
  4002fe:	d908      	bls.n	400312 <udi_cdc_tx_send+0xce>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
  400300:	4b16      	ldr	r3, [pc, #88]	; (40035c <udi_cdc_tx_send+0x118>)
  400302:	4798      	blx	r3
  400304:	2800      	cmp	r0, #0
  400306:	d0c2      	beq.n	40028e <udi_cdc_tx_send+0x4a>
  400308:	4b1a      	ldr	r3, [pc, #104]	; (400374 <udi_cdc_tx_send+0x130>)
  40030a:	881b      	ldrh	r3, [r3, #0]
  40030c:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
  400310:	d2bd      	bcs.n	40028e <udi_cdc_tx_send+0x4a>
	if (cpu_irq_is_enabled_flags(flags))
  400312:	b1f5      	cbz	r5, 400352 <udi_cdc_tx_send+0x10e>
		cpu_irq_enable();
  400314:	2201      	movs	r2, #1
  400316:	4b14      	ldr	r3, [pc, #80]	; (400368 <udi_cdc_tx_send+0x124>)
  400318:	701a      	strb	r2, [r3, #0]
  40031a:	f3bf 8f5f 	dmb	sy
  40031e:	b662      	cpsie	i
  400320:	e017      	b.n	400352 <udi_cdc_tx_send+0x10e>
		buf_sel_trans = (buf_sel_trans==0)?1:0;
  400322:	fab4 f484 	clz	r4, r4
  400326:	0964      	lsrs	r4, r4, #5
  400328:	e7bd      	b.n	4002a6 <udi_cdc_tx_send+0x62>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
  40032a:	4b14      	ldr	r3, [pc, #80]	; (40037c <udi_cdc_tx_send+0x138>)
  40032c:	4798      	blx	r3
  40032e:	4b0c      	ldr	r3, [pc, #48]	; (400360 <udi_cdc_tx_send+0x11c>)
  400330:	8018      	strh	r0, [r3, #0]
  400332:	e002      	b.n	40033a <udi_cdc_tx_send+0xf6>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
  400334:	2200      	movs	r2, #0
  400336:	4b0a      	ldr	r3, [pc, #40]	; (400360 <udi_cdc_tx_send+0x11c>)
  400338:	801a      	strh	r2, [r3, #0]
		break;
	}
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
  40033a:	4b0d      	ldr	r3, [pc, #52]	; (400370 <udi_cdc_tx_send+0x12c>)
	udd_ep_run( ep,
  40033c:	f833 3016 	ldrh.w	r3, [r3, r6, lsl #1]
  400340:	4a0f      	ldr	r2, [pc, #60]	; (400380 <udi_cdc_tx_send+0x13c>)
  400342:	9200      	str	r2, [sp, #0]
  400344:	4a0f      	ldr	r2, [pc, #60]	; (400384 <udi_cdc_tx_send+0x140>)
  400346:	eb02 1284 	add.w	r2, r2, r4, lsl #6
  40034a:	4629      	mov	r1, r5
  40034c:	2081      	movs	r0, #129	; 0x81
  40034e:	4c0e      	ldr	r4, [pc, #56]	; (400388 <udi_cdc_tx_send+0x144>)
  400350:	47a0      	blx	r4
			udi_cdc_data_sent);
}
  400352:	b004      	add	sp, #16
  400354:	bd70      	pop	{r4, r5, r6, pc}
  400356:	bf00      	nop
  400358:	20000c88 	.word	0x20000c88
  40035c:	00401f9d 	.word	0x00401f9d
  400360:	20000c84 	.word	0x20000c84
  400364:	00402009 	.word	0x00402009
  400368:	20000184 	.word	0x20000184
  40036c:	20000c80 	.word	0x20000c80
  400370:	20000c7c 	.word	0x20000c7c
  400374:	20000b54 	.word	0x20000b54
  400378:	20000bf8 	.word	0x20000bf8
  40037c:	00401ff9 	.word	0x00401ff9
  400380:	0040038d 	.word	0x0040038d
  400384:	20000bfc 	.word	0x20000bfc
  400388:	00402361 	.word	0x00402361

0040038c <udi_cdc_data_sent>:
	if (UDD_EP_TRANSFER_OK != status) {
  40038c:	b100      	cbz	r0, 400390 <udi_cdc_data_sent+0x4>
  40038e:	4770      	bx	lr
{
  400390:	b508      	push	{r3, lr}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
  400392:	4b07      	ldr	r3, [pc, #28]	; (4003b0 <udi_cdc_data_sent+0x24>)
  400394:	781b      	ldrb	r3, [r3, #0]
  400396:	fab3 f383 	clz	r3, r3
  40039a:	095b      	lsrs	r3, r3, #5
  40039c:	4a05      	ldr	r2, [pc, #20]	; (4003b4 <udi_cdc_data_sent+0x28>)
  40039e:	f822 0013 	strh.w	r0, [r2, r3, lsl #1]
	udi_cdc_tx_both_buf_to_send[port] = false;
  4003a2:	4b05      	ldr	r3, [pc, #20]	; (4003b8 <udi_cdc_data_sent+0x2c>)
  4003a4:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
  4003a6:	4b05      	ldr	r3, [pc, #20]	; (4003bc <udi_cdc_data_sent+0x30>)
  4003a8:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_send(port);
  4003aa:	4b05      	ldr	r3, [pc, #20]	; (4003c0 <udi_cdc_data_sent+0x34>)
  4003ac:	4798      	blx	r3
  4003ae:	bd08      	pop	{r3, pc}
  4003b0:	20000c80 	.word	0x20000c80
  4003b4:	20000c7c 	.word	0x20000c7c
  4003b8:	20000bf8 	.word	0x20000bf8
  4003bc:	20000c88 	.word	0x20000c88
  4003c0:	00400245 	.word	0x00400245

004003c4 <udi_cdc_data_sof_notify>:
{
  4003c4:	b508      	push	{r3, lr}
	udi_cdc_tx_send(port_notify);
  4003c6:	2000      	movs	r0, #0
  4003c8:	4b01      	ldr	r3, [pc, #4]	; (4003d0 <udi_cdc_data_sof_notify+0xc>)
  4003ca:	4798      	blx	r3
  4003cc:	bd08      	pop	{r3, pc}
  4003ce:	bf00      	nop
  4003d0:	00400245 	.word	0x00400245

004003d4 <udi_cdc_multi_get_nb_received_data>:
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_OVERRUN);
}

iram_size_t udi_cdc_multi_get_nb_received_data(uint8_t port)
{
  4003d4:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4003d6:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4003da:	fab3 f383 	clz	r3, r3
  4003de:	095b      	lsrs	r3, r3, #5
  4003e0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4003e2:	b672      	cpsid	i
  4003e4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4003e8:	2200      	movs	r2, #0
  4003ea:	4b0b      	ldr	r3, [pc, #44]	; (400418 <udi_cdc_multi_get_nb_received_data+0x44>)
  4003ec:	701a      	strb	r2, [r3, #0]
	return flags;
  4003ee:	9901      	ldr	r1, [sp, #4]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
  4003f0:	4b0a      	ldr	r3, [pc, #40]	; (40041c <udi_cdc_multi_get_nb_received_data+0x48>)
  4003f2:	8818      	ldrh	r0, [r3, #0]
  4003f4:	b283      	uxth	r3, r0
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
  4003f6:	4a0a      	ldr	r2, [pc, #40]	; (400420 <udi_cdc_multi_get_nb_received_data+0x4c>)
  4003f8:	7812      	ldrb	r2, [r2, #0]
  4003fa:	b2d2      	uxtb	r2, r2
  4003fc:	4809      	ldr	r0, [pc, #36]	; (400424 <udi_cdc_multi_get_nb_received_data+0x50>)
  4003fe:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
  400402:	b280      	uxth	r0, r0
  400404:	1ac0      	subs	r0, r0, r3
	if (cpu_irq_is_enabled_flags(flags))
  400406:	b129      	cbz	r1, 400414 <udi_cdc_multi_get_nb_received_data+0x40>
		cpu_irq_enable();
  400408:	2201      	movs	r2, #1
  40040a:	4b03      	ldr	r3, [pc, #12]	; (400418 <udi_cdc_multi_get_nb_received_data+0x44>)
  40040c:	701a      	strb	r2, [r3, #0]
  40040e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400412:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return nb_received;
}
  400414:	b002      	add	sp, #8
  400416:	4770      	bx	lr
  400418:	20000184 	.word	0x20000184
  40041c:	20000bec 	.word	0x20000bec
  400420:	20000be8 	.word	0x20000be8
  400424:	20000be4 	.word	0x20000be4

00400428 <udi_cdc_get_nb_received_data>:

iram_size_t udi_cdc_get_nb_received_data(void)
{
  400428:	b508      	push	{r3, lr}
	return udi_cdc_multi_get_nb_received_data(0);
  40042a:	2000      	movs	r0, #0
  40042c:	4b01      	ldr	r3, [pc, #4]	; (400434 <udi_cdc_get_nb_received_data+0xc>)
  40042e:	4798      	blx	r3
}
  400430:	bd08      	pop	{r3, pc}
  400432:	bf00      	nop
  400434:	004003d5 	.word	0x004003d5

00400438 <udi_cdc_multi_is_rx_ready>:

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
  400438:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
  40043a:	4b03      	ldr	r3, [pc, #12]	; (400448 <udi_cdc_multi_is_rx_ready+0x10>)
  40043c:	4798      	blx	r3
}
  40043e:	3000      	adds	r0, #0
  400440:	bf18      	it	ne
  400442:	2001      	movne	r0, #1
  400444:	bd08      	pop	{r3, pc}
  400446:	bf00      	nop
  400448:	004003d5 	.word	0x004003d5

0040044c <udi_cdc_rx_start>:
{
  40044c:	b510      	push	{r4, lr}
  40044e:	b084      	sub	sp, #16
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400450:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400454:	fab3 f383 	clz	r3, r3
  400458:	095b      	lsrs	r3, r3, #5
  40045a:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
  40045c:	b672      	cpsid	i
  40045e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400462:	2200      	movs	r2, #0
  400464:	4b1e      	ldr	r3, [pc, #120]	; (4004e0 <udi_cdc_rx_start+0x94>)
  400466:	701a      	strb	r2, [r3, #0]
	return flags;
  400468:	9b03      	ldr	r3, [sp, #12]
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
  40046a:	4a1e      	ldr	r2, [pc, #120]	; (4004e4 <udi_cdc_rx_start+0x98>)
  40046c:	7814      	ldrb	r4, [r2, #0]
	if (udi_cdc_rx_trans_ongoing[port] ||
  40046e:	4a1e      	ldr	r2, [pc, #120]	; (4004e8 <udi_cdc_rx_start+0x9c>)
  400470:	7812      	ldrb	r2, [r2, #0]
  400472:	b94a      	cbnz	r2, 400488 <udi_cdc_rx_start+0x3c>
  400474:	b2e4      	uxtb	r4, r4
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
  400476:	4a1d      	ldr	r2, [pc, #116]	; (4004ec <udi_cdc_rx_start+0xa0>)
  400478:	8811      	ldrh	r1, [r2, #0]
  40047a:	b289      	uxth	r1, r1
  40047c:	4a1c      	ldr	r2, [pc, #112]	; (4004f0 <udi_cdc_rx_start+0xa4>)
  40047e:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
  400482:	b292      	uxth	r2, r2
	if (udi_cdc_rx_trans_ongoing[port] ||
  400484:	4291      	cmp	r1, r2
  400486:	d209      	bcs.n	40049c <udi_cdc_rx_start+0x50>
	if (cpu_irq_is_enabled_flags(flags))
  400488:	b33b      	cbz	r3, 4004da <udi_cdc_rx_start+0x8e>
		cpu_irq_enable();
  40048a:	2201      	movs	r2, #1
  40048c:	4b14      	ldr	r3, [pc, #80]	; (4004e0 <udi_cdc_rx_start+0x94>)
  40048e:	701a      	strb	r2, [r3, #0]
  400490:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400494:	b662      	cpsie	i
		return false;
  400496:	2000      	movs	r0, #0
}
  400498:	b004      	add	sp, #16
  40049a:	bd10      	pop	{r4, pc}
	udi_cdc_rx_pos[port] = 0;
  40049c:	2100      	movs	r1, #0
  40049e:	4a13      	ldr	r2, [pc, #76]	; (4004ec <udi_cdc_rx_start+0xa0>)
  4004a0:	8011      	strh	r1, [r2, #0]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  4004a2:	fab4 f284 	clz	r2, r4
  4004a6:	0952      	lsrs	r2, r2, #5
  4004a8:	490e      	ldr	r1, [pc, #56]	; (4004e4 <udi_cdc_rx_start+0x98>)
  4004aa:	700a      	strb	r2, [r1, #0]
	udi_cdc_rx_trans_ongoing[port] = true;
  4004ac:	2101      	movs	r1, #1
  4004ae:	4a0e      	ldr	r2, [pc, #56]	; (4004e8 <udi_cdc_rx_start+0x9c>)
  4004b0:	7011      	strb	r1, [r2, #0]
	if (cpu_irq_is_enabled_flags(flags))
  4004b2:	b123      	cbz	r3, 4004be <udi_cdc_rx_start+0x72>
		cpu_irq_enable();
  4004b4:	4b0a      	ldr	r3, [pc, #40]	; (4004e0 <udi_cdc_rx_start+0x94>)
  4004b6:	7019      	strb	r1, [r3, #0]
  4004b8:	f3bf 8f5f 	dmb	sy
  4004bc:	b662      	cpsie	i
	if (udi_cdc_multi_is_rx_ready(port)) {
  4004be:	2000      	movs	r0, #0
  4004c0:	4b0c      	ldr	r3, [pc, #48]	; (4004f4 <udi_cdc_rx_start+0xa8>)
  4004c2:	4798      	blx	r3
	return udd_ep_run(ep,
  4004c4:	4b0c      	ldr	r3, [pc, #48]	; (4004f8 <udi_cdc_rx_start+0xac>)
  4004c6:	9300      	str	r3, [sp, #0]
  4004c8:	2340      	movs	r3, #64	; 0x40
  4004ca:	4a0c      	ldr	r2, [pc, #48]	; (4004fc <udi_cdc_rx_start+0xb0>)
  4004cc:	eb02 1284 	add.w	r2, r2, r4, lsl #6
  4004d0:	2101      	movs	r1, #1
  4004d2:	2002      	movs	r0, #2
  4004d4:	4c0a      	ldr	r4, [pc, #40]	; (400500 <udi_cdc_rx_start+0xb4>)
  4004d6:	47a0      	blx	r4
  4004d8:	e7de      	b.n	400498 <udi_cdc_rx_start+0x4c>
		return false;
  4004da:	2000      	movs	r0, #0
  4004dc:	e7dc      	b.n	400498 <udi_cdc_rx_start+0x4c>
  4004de:	bf00      	nop
  4004e0:	20000184 	.word	0x20000184
  4004e4:	20000be8 	.word	0x20000be8
  4004e8:	20000bf0 	.word	0x20000bf0
  4004ec:	20000bec 	.word	0x20000bec
  4004f0:	20000be4 	.word	0x20000be4
  4004f4:	00400439 	.word	0x00400439
  4004f8:	00400599 	.word	0x00400599
  4004fc:	20000b64 	.word	0x20000b64
  400500:	00402361 	.word	0x00402361

00400504 <udi_cdc_data_enable>:
{
  400504:	b510      	push	{r4, lr}
	udi_cdc_nb_data_enabled = 0;
  400506:	2400      	movs	r4, #0
  400508:	4b16      	ldr	r3, [pc, #88]	; (400564 <udi_cdc_data_enable+0x60>)
  40050a:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
  40050c:	4b16      	ldr	r3, [pc, #88]	; (400568 <udi_cdc_data_enable+0x64>)
  40050e:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_both_buf_to_send[port] = false;
  400510:	4b16      	ldr	r3, [pc, #88]	; (40056c <udi_cdc_data_enable+0x68>)
  400512:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_sel[port] = 0;
  400514:	4b16      	ldr	r3, [pc, #88]	; (400570 <udi_cdc_data_enable+0x6c>)
  400516:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][0] = 0;
  400518:	4b16      	ldr	r3, [pc, #88]	; (400574 <udi_cdc_data_enable+0x70>)
  40051a:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][1] = 0;
  40051c:	805c      	strh	r4, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
  40051e:	4b16      	ldr	r3, [pc, #88]	; (400578 <udi_cdc_data_enable+0x74>)
  400520:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_send(port);
  400522:	4620      	mov	r0, r4
  400524:	4b15      	ldr	r3, [pc, #84]	; (40057c <udi_cdc_data_enable+0x78>)
  400526:	4798      	blx	r3
	udi_cdc_rx_trans_ongoing[port] = false;
  400528:	4b15      	ldr	r3, [pc, #84]	; (400580 <udi_cdc_data_enable+0x7c>)
  40052a:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_sel[port] = 0;
  40052c:	4b15      	ldr	r3, [pc, #84]	; (400584 <udi_cdc_data_enable+0x80>)
  40052e:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][0] = 0;
  400530:	4b15      	ldr	r3, [pc, #84]	; (400588 <udi_cdc_data_enable+0x84>)
  400532:	801c      	strh	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][1] = 0;
  400534:	805c      	strh	r4, [r3, #2]
	udi_cdc_rx_pos[port] = 0;
  400536:	4b15      	ldr	r3, [pc, #84]	; (40058c <udi_cdc_data_enable+0x88>)
  400538:	801c      	strh	r4, [r3, #0]
	if (!udi_cdc_rx_start(port)) {
  40053a:	4620      	mov	r0, r4
  40053c:	4b14      	ldr	r3, [pc, #80]	; (400590 <udi_cdc_data_enable+0x8c>)
  40053e:	4798      	blx	r3
  400540:	4601      	mov	r1, r0
  400542:	b140      	cbz	r0, 400556 <udi_cdc_data_enable+0x52>
	udi_cdc_nb_data_enabled++;
  400544:	4a07      	ldr	r2, [pc, #28]	; (400564 <udi_cdc_data_enable+0x60>)
  400546:	7813      	ldrb	r3, [r2, #0]
  400548:	3301      	adds	r3, #1
  40054a:	b2db      	uxtb	r3, r3
  40054c:	7013      	strb	r3, [r2, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
  40054e:	7813      	ldrb	r3, [r2, #0]
  400550:	b2db      	uxtb	r3, r3
  400552:	2b01      	cmp	r3, #1
  400554:	d001      	beq.n	40055a <udi_cdc_data_enable+0x56>
}
  400556:	4608      	mov	r0, r1
  400558:	bd10      	pop	{r4, pc}
		udi_cdc_data_running = true;
  40055a:	2201      	movs	r2, #1
  40055c:	4b0d      	ldr	r3, [pc, #52]	; (400594 <udi_cdc_data_enable+0x90>)
  40055e:	701a      	strb	r2, [r3, #0]
  400560:	e7f9      	b.n	400556 <udi_cdc_data_enable+0x52>
  400562:	bf00      	nop
  400564:	20000b60 	.word	0x20000b60
  400568:	20000c88 	.word	0x20000c88
  40056c:	20000bf8 	.word	0x20000bf8
  400570:	20000c80 	.word	0x20000c80
  400574:	20000c7c 	.word	0x20000c7c
  400578:	20000c84 	.word	0x20000c84
  40057c:	00400245 	.word	0x00400245
  400580:	20000bf0 	.word	0x20000bf0
  400584:	20000be8 	.word	0x20000be8
  400588:	20000be4 	.word	0x20000be4
  40058c:	20000bec 	.word	0x20000bec
  400590:	0040044d 	.word	0x0040044d
  400594:	20000b56 	.word	0x20000b56

00400598 <udi_cdc_data_received>:
	if (UDD_EP_TRANSFER_OK != status) {
  400598:	b9e8      	cbnz	r0, 4005d6 <udi_cdc_data_received+0x3e>
{
  40059a:	b510      	push	{r4, lr}
  40059c:	b082      	sub	sp, #8
  40059e:	4610      	mov	r0, r2
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
  4005a0:	4b0d      	ldr	r3, [pc, #52]	; (4005d8 <udi_cdc_data_received+0x40>)
  4005a2:	781c      	ldrb	r4, [r3, #0]
  4005a4:	fab4 f484 	clz	r4, r4
  4005a8:	0964      	lsrs	r4, r4, #5
	if (!n) {
  4005aa:	b151      	cbz	r1, 4005c2 <udi_cdc_data_received+0x2a>
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
  4005ac:	b289      	uxth	r1, r1
  4005ae:	4b0b      	ldr	r3, [pc, #44]	; (4005dc <udi_cdc_data_received+0x44>)
  4005b0:	f823 1014 	strh.w	r1, [r3, r4, lsl #1]
	udi_cdc_rx_trans_ongoing[port] = false;
  4005b4:	2000      	movs	r0, #0
  4005b6:	4b0a      	ldr	r3, [pc, #40]	; (4005e0 <udi_cdc_data_received+0x48>)
  4005b8:	7018      	strb	r0, [r3, #0]
	udi_cdc_rx_start(port);
  4005ba:	4b0a      	ldr	r3, [pc, #40]	; (4005e4 <udi_cdc_data_received+0x4c>)
  4005bc:	4798      	blx	r3
}
  4005be:	b002      	add	sp, #8
  4005c0:	bd10      	pop	{r4, pc}
		udd_ep_run( ep,
  4005c2:	4b09      	ldr	r3, [pc, #36]	; (4005e8 <udi_cdc_data_received+0x50>)
  4005c4:	9300      	str	r3, [sp, #0]
  4005c6:	2340      	movs	r3, #64	; 0x40
  4005c8:	4a08      	ldr	r2, [pc, #32]	; (4005ec <udi_cdc_data_received+0x54>)
  4005ca:	eb02 1284 	add.w	r2, r2, r4, lsl #6
  4005ce:	2101      	movs	r1, #1
  4005d0:	4c07      	ldr	r4, [pc, #28]	; (4005f0 <udi_cdc_data_received+0x58>)
  4005d2:	47a0      	blx	r4
		return;
  4005d4:	e7f3      	b.n	4005be <udi_cdc_data_received+0x26>
  4005d6:	4770      	bx	lr
  4005d8:	20000be8 	.word	0x20000be8
  4005dc:	20000be4 	.word	0x20000be4
  4005e0:	20000bf0 	.word	0x20000bf0
  4005e4:	0040044d 	.word	0x0040044d
  4005e8:	00400599 	.word	0x00400599
  4005ec:	20000b64 	.word	0x20000b64
  4005f0:	00402361 	.word	0x00402361

004005f4 <udi_cdc_multi_getc>:
{
	return udi_cdc_multi_is_rx_ready(0);
}

int udi_cdc_multi_getc(uint8_t port)
{
  4005f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4005f8:	b082      	sub	sp, #8

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
  4005fa:	4b25      	ldr	r3, [pc, #148]	; (400690 <udi_cdc_multi_getc+0x9c>)
  4005fc:	f893 8006 	ldrb.w	r8, [r3, #6]
  400600:	f1b8 0f09 	cmp.w	r8, #9
  400604:	bf14      	ite	ne
  400606:	f04f 0800 	movne.w	r8, #0
  40060a:	f04f 0801 	moveq.w	r8, #1
	int rx_data = 0;
  40060e:	f04f 0a00 	mov.w	sl, #0
	cpu_irq_disable();
  400612:	4c20      	ldr	r4, [pc, #128]	; (400694 <udi_cdc_multi_getc+0xa0>)
  400614:	46d1      	mov	r9, sl
  400616:	4657      	mov	r7, sl

udi_cdc_getc_process_one_byte:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
  400618:	4d1f      	ldr	r5, [pc, #124]	; (400698 <udi_cdc_multi_getc+0xa4>)
	buf_sel = udi_cdc_rx_buf_sel[port];
  40061a:	4e20      	ldr	r6, [pc, #128]	; (40069c <udi_cdc_multi_getc+0xa8>)
  40061c:	e004      	b.n	400628 <udi_cdc_multi_getc+0x34>
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
	cpu_irq_restore(flags);
	while (again) {
  40061e:	428b      	cmp	r3, r1
  400620:	d323      	bcc.n	40066a <udi_cdc_multi_getc+0x76>
		if (!udi_cdc_data_running) {
  400622:	4b1f      	ldr	r3, [pc, #124]	; (4006a0 <udi_cdc_multi_getc+0xac>)
  400624:	781b      	ldrb	r3, [r3, #0]
  400626:	b1d3      	cbz	r3, 40065e <udi_cdc_multi_getc+0x6a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400628:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40062c:	fab3 f383 	clz	r3, r3
  400630:	095b      	lsrs	r3, r3, #5
  400632:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400634:	b672      	cpsid	i
  400636:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40063a:	7027      	strb	r7, [r4, #0]
	return flags;
  40063c:	9801      	ldr	r0, [sp, #4]
	pos = udi_cdc_rx_pos[port];
  40063e:	882b      	ldrh	r3, [r5, #0]
  400640:	b29b      	uxth	r3, r3
	buf_sel = udi_cdc_rx_buf_sel[port];
  400642:	7832      	ldrb	r2, [r6, #0]
  400644:	b2d2      	uxtb	r2, r2
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
  400646:	4917      	ldr	r1, [pc, #92]	; (4006a4 <udi_cdc_multi_getc+0xb0>)
  400648:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
  40064c:	b289      	uxth	r1, r1
	if (cpu_irq_is_enabled_flags(flags))
  40064e:	2800      	cmp	r0, #0
  400650:	d0e5      	beq.n	40061e <udi_cdc_multi_getc+0x2a>
		cpu_irq_enable();
  400652:	2001      	movs	r0, #1
  400654:	7020      	strb	r0, [r4, #0]
  400656:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40065a:	b662      	cpsie	i
  40065c:	e7df      	b.n	40061e <udi_cdc_multi_getc+0x2a>
			return 0;
  40065e:	f04f 0a00 	mov.w	sl, #0
		b_databit_9 = false;
		rx_data = rx_data << 8;
		goto udi_cdc_getc_process_one_byte;
	}
	return rx_data;
}
  400662:	4650      	mov	r0, sl
  400664:	b002      	add	sp, #8
  400666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	rx_data |= udi_cdc_rx_buf[port][buf_sel][pos];
  40066a:	490f      	ldr	r1, [pc, #60]	; (4006a8 <udi_cdc_multi_getc+0xb4>)
  40066c:	eb01 1282 	add.w	r2, r1, r2, lsl #6
  400670:	5cd2      	ldrb	r2, [r2, r3]
  400672:	ea42 0a0a 	orr.w	sl, r2, sl
	udi_cdc_rx_pos[port] = pos+1;
  400676:	3301      	adds	r3, #1
  400678:	b29b      	uxth	r3, r3
  40067a:	802b      	strh	r3, [r5, #0]
	udi_cdc_rx_start(port);
  40067c:	4648      	mov	r0, r9
  40067e:	4b0b      	ldr	r3, [pc, #44]	; (4006ac <udi_cdc_multi_getc+0xb8>)
  400680:	4798      	blx	r3
	if (b_databit_9) {
  400682:	f1b8 0f00 	cmp.w	r8, #0
  400686:	d0ec      	beq.n	400662 <udi_cdc_multi_getc+0x6e>
		rx_data = rx_data << 8;
  400688:	ea4f 2a0a 	mov.w	sl, sl, lsl #8
		b_databit_9 = false;
  40068c:	46c8      	mov	r8, r9
		goto udi_cdc_getc_process_one_byte;
  40068e:	e7cb      	b.n	400628 <udi_cdc_multi_getc+0x34>
  400690:	20000b58 	.word	0x20000b58
  400694:	20000184 	.word	0x20000184
  400698:	20000bec 	.word	0x20000bec
  40069c:	20000be8 	.word	0x20000be8
  4006a0:	20000b56 	.word	0x20000b56
  4006a4:	20000be4 	.word	0x20000be4
  4006a8:	20000b64 	.word	0x20000b64
  4006ac:	0040044d 	.word	0x0040044d

004006b0 <udi_cdc_getc>:

int udi_cdc_getc(void)
{
  4006b0:	b508      	push	{r3, lr}
	return udi_cdc_multi_getc(0);
  4006b2:	2000      	movs	r0, #0
  4006b4:	4b01      	ldr	r3, [pc, #4]	; (4006bc <udi_cdc_getc+0xc>)
  4006b6:	4798      	blx	r3
}
  4006b8:	bd08      	pop	{r3, pc}
  4006ba:	bf00      	nop
  4006bc:	004005f5 	.word	0x004005f5

004006c0 <udi_cdc_multi_get_free_tx_buffer>:
{
	return udi_cdc_multi_read_buf(0, buf, size);
}

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
{
  4006c0:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4006c2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4006c6:	fab3 f383 	clz	r3, r3
  4006ca:	095b      	lsrs	r3, r3, #5
  4006cc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4006ce:	b672      	cpsid	i
  4006d0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4006d4:	2200      	movs	r2, #0
  4006d6:	4b14      	ldr	r3, [pc, #80]	; (400728 <udi_cdc_multi_get_free_tx_buffer+0x68>)
  4006d8:	701a      	strb	r2, [r3, #0]
	return flags;
  4006da:	9a01      	ldr	r2, [sp, #4]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
  4006dc:	4b13      	ldr	r3, [pc, #76]	; (40072c <udi_cdc_multi_get_free_tx_buffer+0x6c>)
  4006de:	781b      	ldrb	r3, [r3, #0]
  4006e0:	b2db      	uxtb	r3, r3
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
  4006e2:	4913      	ldr	r1, [pc, #76]	; (400730 <udi_cdc_multi_get_free_tx_buffer+0x70>)
  4006e4:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
  4006e8:	2840      	cmp	r0, #64	; 0x40
  4006ea:	d00a      	beq.n	400702 <udi_cdc_multi_get_free_tx_buffer+0x42>
			udi_cdc_tx_both_buf_to_send[port] = true;
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
			buf_sel_nb = 0;
		}
	}
	retval = UDI_CDC_TX_BUFFERS - buf_sel_nb;  
  4006ec:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
	if (cpu_irq_is_enabled_flags(flags))
  4006f0:	b12a      	cbz	r2, 4006fe <udi_cdc_multi_get_free_tx_buffer+0x3e>
		cpu_irq_enable();
  4006f2:	2201      	movs	r2, #1
  4006f4:	4b0c      	ldr	r3, [pc, #48]	; (400728 <udi_cdc_multi_get_free_tx_buffer+0x68>)
  4006f6:	701a      	strb	r2, [r3, #0]
  4006f8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4006fc:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return retval;
}
  4006fe:	b002      	add	sp, #8
  400700:	4770      	bx	lr
		if ((!udi_cdc_tx_trans_ongoing[port])
  400702:	490c      	ldr	r1, [pc, #48]	; (400734 <udi_cdc_multi_get_free_tx_buffer+0x74>)
  400704:	7809      	ldrb	r1, [r1, #0]
  400706:	2900      	cmp	r1, #0
  400708:	d1f0      	bne.n	4006ec <udi_cdc_multi_get_free_tx_buffer+0x2c>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
  40070a:	490b      	ldr	r1, [pc, #44]	; (400738 <udi_cdc_multi_get_free_tx_buffer+0x78>)
  40070c:	7809      	ldrb	r1, [r1, #0]
  40070e:	2900      	cmp	r1, #0
  400710:	d1ec      	bne.n	4006ec <udi_cdc_multi_get_free_tx_buffer+0x2c>
			udi_cdc_tx_both_buf_to_send[port] = true;
  400712:	2001      	movs	r0, #1
  400714:	4908      	ldr	r1, [pc, #32]	; (400738 <udi_cdc_multi_get_free_tx_buffer+0x78>)
  400716:	7008      	strb	r0, [r1, #0]
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
  400718:	fab3 f383 	clz	r3, r3
  40071c:	095b      	lsrs	r3, r3, #5
  40071e:	4903      	ldr	r1, [pc, #12]	; (40072c <udi_cdc_multi_get_free_tx_buffer+0x6c>)
  400720:	700b      	strb	r3, [r1, #0]
			buf_sel_nb = 0;
  400722:	2000      	movs	r0, #0
  400724:	e7e2      	b.n	4006ec <udi_cdc_multi_get_free_tx_buffer+0x2c>
  400726:	bf00      	nop
  400728:	20000184 	.word	0x20000184
  40072c:	20000c80 	.word	0x20000c80
  400730:	20000c7c 	.word	0x20000c7c
  400734:	20000c88 	.word	0x20000c88
  400738:	20000bf8 	.word	0x20000bf8

0040073c <udi_cdc_multi_is_tx_ready>:
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
  40073c:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
  40073e:	4b03      	ldr	r3, [pc, #12]	; (40074c <udi_cdc_multi_is_tx_ready+0x10>)
  400740:	4798      	blx	r3
}
  400742:	3000      	adds	r0, #0
  400744:	bf18      	it	ne
  400746:	2001      	movne	r0, #1
  400748:	bd08      	pop	{r3, pc}
  40074a:	bf00      	nop
  40074c:	004006c1 	.word	0x004006c1

00400750 <udi_cdc_multi_write_buf>:
{
	return udi_cdc_multi_putc(0, value);
}

iram_size_t udi_cdc_multi_write_buf(uint8_t port, const void* buf, iram_size_t size)
{
  400750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400754:	b083      	sub	sp, #12
  400756:	4617      	mov	r7, r2

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (9 == udi_cdc_line_coding[port].bDataBits) {
  400758:	4b22      	ldr	r3, [pc, #136]	; (4007e4 <udi_cdc_multi_write_buf+0x94>)
  40075a:	799b      	ldrb	r3, [r3, #6]
  40075c:	2b09      	cmp	r3, #9
		size *=2;
  40075e:	bf08      	it	eq
  400760:	0057      	lsleq	r7, r2, #1
{
  400762:	4688      	mov	r8, r1
	}

udi_cdc_write_buf_loop_wait:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
  400764:	f8df a094 	ldr.w	sl, [pc, #148]	; 4007fc <udi_cdc_multi_write_buf+0xac>
  400768:	e030      	b.n	4007cc <udi_cdc_multi_write_buf+0x7c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40076a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40076e:	fab3 f383 	clz	r3, r3
  400772:	095b      	lsrs	r3, r3, #5
  400774:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400776:	b672      	cpsid	i
  400778:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40077c:	2300      	movs	r3, #0
  40077e:	4a1a      	ldr	r2, [pc, #104]	; (4007e8 <udi_cdc_multi_write_buf+0x98>)
  400780:	7013      	strb	r3, [r2, #0]
	return flags;
  400782:	f8dd b004 	ldr.w	fp, [sp, #4]
		goto udi_cdc_write_buf_loop_wait;
	}

	// Write values
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
  400786:	4b19      	ldr	r3, [pc, #100]	; (4007ec <udi_cdc_multi_write_buf+0x9c>)
  400788:	781d      	ldrb	r5, [r3, #0]
  40078a:	b2ed      	uxtb	r5, r5
	buf_nb = udi_cdc_tx_buf_nb[port][buf_sel];
  40078c:	f8df 9070 	ldr.w	r9, [pc, #112]	; 400800 <udi_cdc_multi_write_buf+0xb0>
  400790:	f839 6015 	ldrh.w	r6, [r9, r5, lsl #1]
	copy_nb = UDI_CDC_TX_BUFFERS - buf_nb;
  400794:	f1c6 0440 	rsb	r4, r6, #64	; 0x40
  400798:	42bc      	cmp	r4, r7
  40079a:	bf28      	it	cs
  40079c:	463c      	movcs	r4, r7
	if (copy_nb > size) {
		copy_nb = size;
	}
	memcpy(&udi_cdc_tx_buf[port][buf_sel][buf_nb], ptr_buf, copy_nb);
  40079e:	eb06 1385 	add.w	r3, r6, r5, lsl #6
  4007a2:	4622      	mov	r2, r4
  4007a4:	4641      	mov	r1, r8
  4007a6:	4812      	ldr	r0, [pc, #72]	; (4007f0 <udi_cdc_multi_write_buf+0xa0>)
  4007a8:	4418      	add	r0, r3
  4007aa:	4b12      	ldr	r3, [pc, #72]	; (4007f4 <udi_cdc_multi_write_buf+0xa4>)
  4007ac:	4798      	blx	r3
	udi_cdc_tx_buf_nb[port][buf_sel] = buf_nb + copy_nb;
  4007ae:	4426      	add	r6, r4
  4007b0:	f829 6015 	strh.w	r6, [r9, r5, lsl #1]
	if (cpu_irq_is_enabled_flags(flags))
  4007b4:	f1bb 0f00 	cmp.w	fp, #0
  4007b8:	d005      	beq.n	4007c6 <udi_cdc_multi_write_buf+0x76>
		cpu_irq_enable();
  4007ba:	2301      	movs	r3, #1
  4007bc:	4a0a      	ldr	r2, [pc, #40]	; (4007e8 <udi_cdc_multi_write_buf+0x98>)
  4007be:	7013      	strb	r3, [r2, #0]
  4007c0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4007c4:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// Update buffer pointer
	ptr_buf = ptr_buf + copy_nb;
  4007c6:	44a0      	add	r8, r4
	size -= copy_nb;

	if (size) {
  4007c8:	1b3f      	subs	r7, r7, r4
  4007ca:	d007      	beq.n	4007dc <udi_cdc_multi_write_buf+0x8c>
	if (!udi_cdc_multi_is_tx_ready(port)) {
  4007cc:	2000      	movs	r0, #0
  4007ce:	47d0      	blx	sl
  4007d0:	2800      	cmp	r0, #0
  4007d2:	d1ca      	bne.n	40076a <udi_cdc_multi_write_buf+0x1a>
		if (!udi_cdc_data_running) {
  4007d4:	4b08      	ldr	r3, [pc, #32]	; (4007f8 <udi_cdc_multi_write_buf+0xa8>)
  4007d6:	781b      	ldrb	r3, [r3, #0]
  4007d8:	2b00      	cmp	r3, #0
  4007da:	d1f7      	bne.n	4007cc <udi_cdc_multi_write_buf+0x7c>
		goto udi_cdc_write_buf_loop_wait;
	}

	return 0;
}
  4007dc:	4638      	mov	r0, r7
  4007de:	b003      	add	sp, #12
  4007e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4007e4:	20000b58 	.word	0x20000b58
  4007e8:	20000184 	.word	0x20000184
  4007ec:	20000c80 	.word	0x20000c80
  4007f0:	20000bfc 	.word	0x20000bfc
  4007f4:	004031ad 	.word	0x004031ad
  4007f8:	20000b56 	.word	0x20000b56
  4007fc:	0040073d 	.word	0x0040073d
  400800:	20000c7c 	.word	0x20000c7c

00400804 <udi_cdc_write_buf>:

iram_size_t udi_cdc_write_buf(const void* buf, iram_size_t size)
{
  400804:	b508      	push	{r3, lr}
	return udi_cdc_multi_write_buf(0, buf, size);
  400806:	460a      	mov	r2, r1
  400808:	4601      	mov	r1, r0
  40080a:	2000      	movs	r0, #0
  40080c:	4b01      	ldr	r3, [pc, #4]	; (400814 <udi_cdc_write_buf+0x10>)
  40080e:	4798      	blx	r3
}
  400810:	bd08      	pop	{r3, pc}
  400812:	bf00      	nop
  400814:	00400751 	.word	0x00400751

00400818 <udc_next_desc_in_iface>:
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
  400818:	4b10      	ldr	r3, [pc, #64]	; (40085c <udc_next_desc_in_iface+0x44>)
  40081a:	681b      	ldr	r3, [r3, #0]
  40081c:	681a      	ldr	r2, [r3, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
  40081e:	8853      	ldrh	r3, [r2, #2]
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
  400820:	441a      	add	r2, r3
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
  400822:	7803      	ldrb	r3, [r0, #0]
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  400824:	4418      	add	r0, r3
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
  400826:	4290      	cmp	r0, r2
  400828:	d211      	bcs.n	40084e <udc_next_desc_in_iface+0x36>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
  40082a:	7843      	ldrb	r3, [r0, #1]
  40082c:	2b04      	cmp	r3, #4
  40082e:	d010      	beq.n	400852 <udc_next_desc_in_iface+0x3a>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
  400830:	428b      	cmp	r3, r1
  400832:	d009      	beq.n	400848 <udc_next_desc_in_iface+0x30>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
  400834:	7803      	ldrb	r3, [r0, #0]
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  400836:	4418      	add	r0, r3
	while (ptr_eof_desc > desc) {
  400838:	4290      	cmp	r0, r2
  40083a:	d206      	bcs.n	40084a <udc_next_desc_in_iface+0x32>
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
  40083c:	7843      	ldrb	r3, [r0, #1]
  40083e:	2b04      	cmp	r3, #4
  400840:	d009      	beq.n	400856 <udc_next_desc_in_iface+0x3e>
		if (desc_id == desc->bDescriptorType) {
  400842:	428b      	cmp	r3, r1
  400844:	d1f6      	bne.n	400834 <udc_next_desc_in_iface+0x1c>
  400846:	e007      	b.n	400858 <udc_next_desc_in_iface+0x40>
  400848:	4770      	bx	lr
	}
	return NULL; // No specific descriptor found
  40084a:	2000      	movs	r0, #0
  40084c:	4770      	bx	lr
  40084e:	2000      	movs	r0, #0
  400850:	4770      	bx	lr
  400852:	2000      	movs	r0, #0
  400854:	4770      	bx	lr
  400856:	2000      	movs	r0, #0
}
  400858:	4770      	bx	lr
  40085a:	bf00      	nop
  40085c:	20000ca4 	.word	0x20000ca4

00400860 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
  400860:	b508      	push	{r3, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
  400862:	4b03      	ldr	r3, [pc, #12]	; (400870 <udc_valid_address+0x10>)
  400864:	7898      	ldrb	r0, [r3, #2]
  400866:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  40086a:	4b02      	ldr	r3, [pc, #8]	; (400874 <udc_valid_address+0x14>)
  40086c:	4798      	blx	r3
  40086e:	bd08      	pop	{r3, pc}
  400870:	20000db4 	.word	0x20000db4
  400874:	00401fa1 	.word	0x00401fa1

00400878 <udc_update_iface_desc>:
	if (0 == udc_num_configuration) {
  400878:	4b19      	ldr	r3, [pc, #100]	; (4008e0 <udc_update_iface_desc+0x68>)
  40087a:	781b      	ldrb	r3, [r3, #0]
  40087c:	b34b      	cbz	r3, 4008d2 <udc_update_iface_desc+0x5a>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  40087e:	4b19      	ldr	r3, [pc, #100]	; (4008e4 <udc_update_iface_desc+0x6c>)
  400880:	681b      	ldr	r3, [r3, #0]
  400882:	681b      	ldr	r3, [r3, #0]
  400884:	791a      	ldrb	r2, [r3, #4]
  400886:	4282      	cmp	r2, r0
  400888:	d925      	bls.n	4008d6 <udc_update_iface_desc+0x5e>
{
  40088a:	b470      	push	{r4, r5, r6}
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
  40088c:	4a16      	ldr	r2, [pc, #88]	; (4008e8 <udc_update_iface_desc+0x70>)
  40088e:	6013      	str	r3, [r2, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
  400890:	885c      	ldrh	r4, [r3, #2]
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
  400892:	441c      	add	r4, r3
	while (ptr_end_desc >
  400894:	42a3      	cmp	r3, r4
  400896:	d220      	bcs.n	4008da <udc_update_iface_desc+0x62>
  400898:	2500      	movs	r5, #0
  40089a:	2601      	movs	r6, #1
  40089c:	e007      	b.n	4008ae <udc_update_iface_desc+0x36>
  40089e:	4a12      	ldr	r2, [pc, #72]	; (4008e8 <udc_update_iface_desc+0x70>)
  4008a0:	6013      	str	r3, [r2, #0]
  4008a2:	e00f      	b.n	4008c4 <udc_update_iface_desc+0x4c>
				udc_ptr_iface->bLength);
  4008a4:	781a      	ldrb	r2, [r3, #0]
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
  4008a6:	4413      	add	r3, r2
  4008a8:	4635      	mov	r5, r6
	while (ptr_end_desc >
  4008aa:	42a3      	cmp	r3, r4
  4008ac:	d20c      	bcs.n	4008c8 <udc_update_iface_desc+0x50>
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
  4008ae:	785a      	ldrb	r2, [r3, #1]
  4008b0:	2a04      	cmp	r2, #4
  4008b2:	d1f7      	bne.n	4008a4 <udc_update_iface_desc+0x2c>
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
  4008b4:	789a      	ldrb	r2, [r3, #2]
  4008b6:	4282      	cmp	r2, r0
  4008b8:	d1f4      	bne.n	4008a4 <udc_update_iface_desc+0x2c>
  4008ba:	78da      	ldrb	r2, [r3, #3]
  4008bc:	428a      	cmp	r2, r1
  4008be:	d1f1      	bne.n	4008a4 <udc_update_iface_desc+0x2c>
  4008c0:	2d00      	cmp	r5, #0
  4008c2:	d1ec      	bne.n	40089e <udc_update_iface_desc+0x26>
				return true; // Interface found
  4008c4:	2001      	movs	r0, #1
  4008c6:	e002      	b.n	4008ce <udc_update_iface_desc+0x56>
  4008c8:	4a07      	ldr	r2, [pc, #28]	; (4008e8 <udc_update_iface_desc+0x70>)
  4008ca:	6013      	str	r3, [r2, #0]
	return false; // Interface not found
  4008cc:	2000      	movs	r0, #0
}
  4008ce:	bc70      	pop	{r4, r5, r6}
  4008d0:	4770      	bx	lr
		return false;
  4008d2:	2000      	movs	r0, #0
  4008d4:	4770      	bx	lr
		return false;
  4008d6:	2000      	movs	r0, #0
  4008d8:	4770      	bx	lr
	return false; // Interface not found
  4008da:	2000      	movs	r0, #0
  4008dc:	e7f7      	b.n	4008ce <udc_update_iface_desc+0x56>
  4008de:	bf00      	nop
  4008e0:	20000ca0 	.word	0x20000ca0
  4008e4:	20000ca4 	.word	0x20000ca4
  4008e8:	20000ca8 	.word	0x20000ca8

004008ec <udc_iface_disable>:
{
  4008ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4008f0:	4604      	mov	r4, r0
	if (!udc_update_iface_desc(iface_num, 0)) {
  4008f2:	2100      	movs	r1, #0
  4008f4:	4b13      	ldr	r3, [pc, #76]	; (400944 <udc_iface_disable+0x58>)
  4008f6:	4798      	blx	r3
  4008f8:	4680      	mov	r8, r0
  4008fa:	b910      	cbnz	r0, 400902 <udc_iface_disable+0x16>
}
  4008fc:	4640      	mov	r0, r8
  4008fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  400902:	4b11      	ldr	r3, [pc, #68]	; (400948 <udc_iface_disable+0x5c>)
  400904:	681b      	ldr	r3, [r3, #0]
  400906:	685b      	ldr	r3, [r3, #4]
  400908:	f853 9024 	ldr.w	r9, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  40090c:	f8d9 300c 	ldr.w	r3, [r9, #12]
  400910:	4798      	blx	r3
  400912:	4601      	mov	r1, r0
  400914:	4620      	mov	r0, r4
  400916:	4b0b      	ldr	r3, [pc, #44]	; (400944 <udc_iface_disable+0x58>)
  400918:	4798      	blx	r3
  40091a:	4680      	mov	r8, r0
  40091c:	2800      	cmp	r0, #0
  40091e:	d0ed      	beq.n	4008fc <udc_iface_disable+0x10>
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  400920:	4b0a      	ldr	r3, [pc, #40]	; (40094c <udc_iface_disable+0x60>)
  400922:	681c      	ldr	r4, [r3, #0]
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400924:	2605      	movs	r6, #5
  400926:	4d0a      	ldr	r5, [pc, #40]	; (400950 <udc_iface_disable+0x64>)
			udd_ep_free(ep_desc->bEndpointAddress);
  400928:	4f0a      	ldr	r7, [pc, #40]	; (400954 <udc_iface_disable+0x68>)
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  40092a:	4631      	mov	r1, r6
  40092c:	4620      	mov	r0, r4
  40092e:	47a8      	blx	r5
			if (NULL == ep_desc) {
  400930:	4604      	mov	r4, r0
  400932:	b110      	cbz	r0, 40093a <udc_iface_disable+0x4e>
			udd_ep_free(ep_desc->bEndpointAddress);
  400934:	7880      	ldrb	r0, [r0, #2]
  400936:	47b8      	blx	r7
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400938:	e7f7      	b.n	40092a <udc_iface_disable+0x3e>
	udi_api->disable();
  40093a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40093e:	4798      	blx	r3
	return true;
  400940:	e7dc      	b.n	4008fc <udc_iface_disable+0x10>
  400942:	bf00      	nop
  400944:	00400879 	.word	0x00400879
  400948:	20000ca4 	.word	0x20000ca4
  40094c:	20000ca8 	.word	0x20000ca8
  400950:	00400819 	.word	0x00400819
  400954:	00402111 	.word	0x00402111

00400958 <udc_iface_enable>:
{
  400958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40095c:	4680      	mov	r8, r0
	if (!udc_update_iface_desc(iface_num, setting_num)) {
  40095e:	4b10      	ldr	r3, [pc, #64]	; (4009a0 <udc_iface_enable+0x48>)
  400960:	4798      	blx	r3
  400962:	4603      	mov	r3, r0
  400964:	b1c8      	cbz	r0, 40099a <udc_iface_enable+0x42>
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  400966:	4b0f      	ldr	r3, [pc, #60]	; (4009a4 <udc_iface_enable+0x4c>)
  400968:	681c      	ldr	r4, [r3, #0]
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  40096a:	2605      	movs	r6, #5
  40096c:	4d0e      	ldr	r5, [pc, #56]	; (4009a8 <udc_iface_enable+0x50>)
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
  40096e:	4f0f      	ldr	r7, [pc, #60]	; (4009ac <udc_iface_enable+0x54>)
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400970:	4631      	mov	r1, r6
  400972:	4620      	mov	r0, r4
  400974:	47a8      	blx	r5
		if (NULL == ep_desc)
  400976:	4604      	mov	r4, r0
  400978:	b138      	cbz	r0, 40098a <udc_iface_enable+0x32>
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
  40097a:	8882      	ldrh	r2, [r0, #4]
  40097c:	78c1      	ldrb	r1, [r0, #3]
  40097e:	7880      	ldrb	r0, [r0, #2]
  400980:	47b8      	blx	r7
  400982:	4603      	mov	r3, r0
  400984:	2800      	cmp	r0, #0
  400986:	d1f3      	bne.n	400970 <udc_iface_enable+0x18>
  400988:	e007      	b.n	40099a <udc_iface_enable+0x42>
	return udc_ptr_conf->udi_apis[iface_num]->enable();
  40098a:	4b09      	ldr	r3, [pc, #36]	; (4009b0 <udc_iface_enable+0x58>)
  40098c:	681b      	ldr	r3, [r3, #0]
  40098e:	685b      	ldr	r3, [r3, #4]
  400990:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
  400994:	681b      	ldr	r3, [r3, #0]
  400996:	4798      	blx	r3
  400998:	4603      	mov	r3, r0
}
  40099a:	4618      	mov	r0, r3
  40099c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009a0:	00400879 	.word	0x00400879
  4009a4:	20000ca8 	.word	0x20000ca8
  4009a8:	00400819 	.word	0x00400819
  4009ac:	00402019 	.word	0x00402019
  4009b0:	20000ca4 	.word	0x20000ca4

004009b4 <udc_start>:
{
  4009b4:	b508      	push	{r3, lr}
	udd_enable();
  4009b6:	4b01      	ldr	r3, [pc, #4]	; (4009bc <udc_start+0x8>)
  4009b8:	4798      	blx	r3
  4009ba:	bd08      	pop	{r3, pc}
  4009bc:	00401ec1 	.word	0x00401ec1

004009c0 <udc_reset>:
{
  4009c0:	b570      	push	{r4, r5, r6, lr}
	if (udc_num_configuration) {
  4009c2:	4b0d      	ldr	r3, [pc, #52]	; (4009f8 <udc_reset+0x38>)
  4009c4:	781b      	ldrb	r3, [r3, #0]
  4009c6:	b183      	cbz	r3, 4009ea <udc_reset+0x2a>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4009c8:	4b0c      	ldr	r3, [pc, #48]	; (4009fc <udc_reset+0x3c>)
  4009ca:	681b      	ldr	r3, [r3, #0]
  4009cc:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
  4009ce:	791b      	ldrb	r3, [r3, #4]
  4009d0:	b15b      	cbz	r3, 4009ea <udc_reset+0x2a>
  4009d2:	2400      	movs	r4, #0
			udc_iface_disable(iface_num);
  4009d4:	4e0a      	ldr	r6, [pc, #40]	; (400a00 <udc_reset+0x40>)
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4009d6:	4d09      	ldr	r5, [pc, #36]	; (4009fc <udc_reset+0x3c>)
			udc_iface_disable(iface_num);
  4009d8:	4620      	mov	r0, r4
  4009da:	47b0      	blx	r6
				iface_num++) {
  4009dc:	3401      	adds	r4, #1
  4009de:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4009e0:	682b      	ldr	r3, [r5, #0]
  4009e2:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
  4009e4:	791b      	ldrb	r3, [r3, #4]
  4009e6:	42a3      	cmp	r3, r4
  4009e8:	d8f6      	bhi.n	4009d8 <udc_reset+0x18>
	udc_num_configuration = 0;
  4009ea:	2200      	movs	r2, #0
  4009ec:	4b02      	ldr	r3, [pc, #8]	; (4009f8 <udc_reset+0x38>)
  4009ee:	701a      	strb	r2, [r3, #0]
	udc_device_status =
  4009f0:	2201      	movs	r2, #1
  4009f2:	4b04      	ldr	r3, [pc, #16]	; (400a04 <udc_reset+0x44>)
  4009f4:	801a      	strh	r2, [r3, #0]
  4009f6:	bd70      	pop	{r4, r5, r6, pc}
  4009f8:	20000ca0 	.word	0x20000ca0
  4009fc:	20000ca4 	.word	0x20000ca4
  400a00:	004008ed 	.word	0x004008ed
  400a04:	20000c96 	.word	0x20000c96

00400a08 <udc_sof_notify>:
{
  400a08:	b538      	push	{r3, r4, r5, lr}
	if (udc_num_configuration) {
  400a0a:	4b0d      	ldr	r3, [pc, #52]	; (400a40 <udc_sof_notify+0x38>)
  400a0c:	781b      	ldrb	r3, [r3, #0]
  400a0e:	b1b3      	cbz	r3, 400a3e <udc_sof_notify+0x36>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a10:	4b0c      	ldr	r3, [pc, #48]	; (400a44 <udc_sof_notify+0x3c>)
  400a12:	681b      	ldr	r3, [r3, #0]
  400a14:	681a      	ldr	r2, [r3, #0]
		for (iface_num = 0;
  400a16:	7912      	ldrb	r2, [r2, #4]
  400a18:	b18a      	cbz	r2, 400a3e <udc_sof_notify+0x36>
  400a1a:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a1c:	4d09      	ldr	r5, [pc, #36]	; (400a44 <udc_sof_notify+0x3c>)
  400a1e:	e006      	b.n	400a2e <udc_sof_notify+0x26>
				iface_num++) {
  400a20:	3401      	adds	r4, #1
  400a22:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a24:	682b      	ldr	r3, [r5, #0]
  400a26:	681a      	ldr	r2, [r3, #0]
		for (iface_num = 0;
  400a28:	7912      	ldrb	r2, [r2, #4]
  400a2a:	42a2      	cmp	r2, r4
  400a2c:	d907      	bls.n	400a3e <udc_sof_notify+0x36>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
  400a2e:	685b      	ldr	r3, [r3, #4]
  400a30:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  400a34:	691b      	ldr	r3, [r3, #16]
  400a36:	2b00      	cmp	r3, #0
  400a38:	d0f2      	beq.n	400a20 <udc_sof_notify+0x18>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
  400a3a:	4798      	blx	r3
  400a3c:	e7f0      	b.n	400a20 <udc_sof_notify+0x18>
  400a3e:	bd38      	pop	{r3, r4, r5, pc}
  400a40:	20000ca0 	.word	0x20000ca0
  400a44:	20000ca4 	.word	0x20000ca4

00400a48 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
  400a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
  400a4a:	4b96      	ldr	r3, [pc, #600]	; (400ca4 <udc_process_setup+0x25c>)
  400a4c:	2200      	movs	r2, #0
  400a4e:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
  400a50:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  400a52:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
  400a54:	781b      	ldrb	r3, [r3, #0]
  400a56:	f013 0f80 	tst.w	r3, #128	; 0x80
  400a5a:	d114      	bne.n	400a86 <udc_process_setup+0x3e>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
  400a5c:	f013 0f60 	tst.w	r3, #96	; 0x60
  400a60:	f000 80b8 	beq.w	400bd4 <udc_process_setup+0x18c>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
  400a64:	4b8f      	ldr	r3, [pc, #572]	; (400ca4 <udc_process_setup+0x25c>)
  400a66:	781b      	ldrb	r3, [r3, #0]
  400a68:	f003 031f 	and.w	r3, r3, #31
  400a6c:	2b01      	cmp	r3, #1
  400a6e:	f000 818b 	beq.w	400d88 <udc_process_setup+0x340>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
  400a72:	4b8c      	ldr	r3, [pc, #560]	; (400ca4 <udc_process_setup+0x25c>)
  400a74:	781b      	ldrb	r3, [r3, #0]
  400a76:	f003 031f 	and.w	r3, r3, #31
  400a7a:	2b02      	cmp	r3, #2
  400a7c:	f000 81ac 	beq.w	400dd8 <udc_process_setup+0x390>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
  400a80:	2300      	movs	r3, #0
#endif
}
  400a82:	4618      	mov	r0, r3
  400a84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (udd_g_ctrlreq.req.wLength == 0) {
  400a86:	4a87      	ldr	r2, [pc, #540]	; (400ca4 <udc_process_setup+0x25c>)
  400a88:	88d2      	ldrh	r2, [r2, #6]
  400a8a:	2a00      	cmp	r2, #0
  400a8c:	f000 81cd 	beq.w	400e2a <udc_process_setup+0x3e2>
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
  400a90:	f013 0f60 	tst.w	r3, #96	; 0x60
  400a94:	d1e6      	bne.n	400a64 <udc_process_setup+0x1c>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  400a96:	f013 031f 	ands.w	r3, r3, #31
  400a9a:	d106      	bne.n	400aaa <udc_process_setup+0x62>
			switch (udd_g_ctrlreq.req.bRequest) {
  400a9c:	4981      	ldr	r1, [pc, #516]	; (400ca4 <udc_process_setup+0x25c>)
  400a9e:	7849      	ldrb	r1, [r1, #1]
  400aa0:	2906      	cmp	r1, #6
  400aa2:	d013      	beq.n	400acc <udc_process_setup+0x84>
  400aa4:	2908      	cmp	r1, #8
  400aa6:	d058      	beq.n	400b5a <udc_process_setup+0x112>
  400aa8:	b149      	cbz	r1, 400abe <udc_process_setup+0x76>
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  400aaa:	2b01      	cmp	r3, #1
  400aac:	d05c      	beq.n	400b68 <udc_process_setup+0x120>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  400aae:	2b02      	cmp	r3, #2
  400ab0:	d1d8      	bne.n	400a64 <udc_process_setup+0x1c>
			switch (udd_g_ctrlreq.req.bRequest) {
  400ab2:	4b7c      	ldr	r3, [pc, #496]	; (400ca4 <udc_process_setup+0x25c>)
  400ab4:	785b      	ldrb	r3, [r3, #1]
  400ab6:	2b00      	cmp	r3, #0
  400ab8:	d07e      	beq.n	400bb8 <udc_process_setup+0x170>
	return false;
  400aba:	2300      	movs	r3, #0
  400abc:	e160      	b.n	400d80 <udc_process_setup+0x338>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
  400abe:	2a02      	cmp	r2, #2
  400ac0:	d1d0      	bne.n	400a64 <udc_process_setup+0x1c>
	udd_set_setup_payload( (uint8_t *) & udc_device_status,
  400ac2:	2102      	movs	r1, #2
  400ac4:	4878      	ldr	r0, [pc, #480]	; (400ca8 <udc_process_setup+0x260>)
  400ac6:	4b79      	ldr	r3, [pc, #484]	; (400cac <udc_process_setup+0x264>)
  400ac8:	4798      	blx	r3
  400aca:	e09f      	b.n	400c0c <udc_process_setup+0x1c4>
	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
  400acc:	4b75      	ldr	r3, [pc, #468]	; (400ca4 <udc_process_setup+0x25c>)
  400ace:	885a      	ldrh	r2, [r3, #2]
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
  400ad0:	0a13      	lsrs	r3, r2, #8
  400ad2:	3b01      	subs	r3, #1
  400ad4:	2b0e      	cmp	r3, #14
  400ad6:	f200 8150 	bhi.w	400d7a <udc_process_setup+0x332>
  400ada:	e8df f013 	tbh	[pc, r3, lsl #1]
  400ade:	000f      	.short	0x000f
  400ae0:	0036001c 	.word	0x0036001c
  400ae4:	014e014e 	.word	0x014e014e
  400ae8:	014e014e 	.word	0x014e014e
  400aec:	014e014e 	.word	0x014e014e
  400af0:	014e014e 	.word	0x014e014e
  400af4:	014e014e 	.word	0x014e014e
  400af8:	002e014e 	.word	0x002e014e
				(uint8_t *) udc_config.confdev_lsfs,
  400afc:	4b6c      	ldr	r3, [pc, #432]	; (400cb0 <udc_process_setup+0x268>)
  400afe:	6818      	ldr	r0, [r3, #0]
			udd_set_setup_payload(
  400b00:	7801      	ldrb	r1, [r0, #0]
  400b02:	4b6a      	ldr	r3, [pc, #424]	; (400cac <udc_process_setup+0x264>)
  400b04:	4798      	blx	r3
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
  400b06:	4b67      	ldr	r3, [pc, #412]	; (400ca4 <udc_process_setup+0x25c>)
  400b08:	88da      	ldrh	r2, [r3, #6]
  400b0a:	899b      	ldrh	r3, [r3, #12]
  400b0c:	4293      	cmp	r3, r2
  400b0e:	d97d      	bls.n	400c0c <udc_process_setup+0x1c4>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
  400b10:	4b64      	ldr	r3, [pc, #400]	; (400ca4 <udc_process_setup+0x25c>)
  400b12:	819a      	strh	r2, [r3, #12]
  400b14:	e07a      	b.n	400c0c <udc_process_setup+0x1c4>
	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
  400b16:	b2d2      	uxtb	r2, r2
			if (conf_num >= udc_config.confdev_lsfs->
  400b18:	4b65      	ldr	r3, [pc, #404]	; (400cb0 <udc_process_setup+0x268>)
  400b1a:	681b      	ldr	r3, [r3, #0]
  400b1c:	7c5b      	ldrb	r3, [r3, #17]
  400b1e:	4293      	cmp	r3, r2
  400b20:	d9a0      	bls.n	400a64 <udc_process_setup+0x1c>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
  400b22:	4b63      	ldr	r3, [pc, #396]	; (400cb0 <udc_process_setup+0x268>)
  400b24:	685b      	ldr	r3, [r3, #4]
  400b26:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
			udd_set_setup_payload(
  400b2a:	8841      	ldrh	r1, [r0, #2]
  400b2c:	4b5f      	ldr	r3, [pc, #380]	; (400cac <udc_process_setup+0x264>)
  400b2e:	4798      	blx	r3
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
  400b30:	4b5c      	ldr	r3, [pc, #368]	; (400ca4 <udc_process_setup+0x25c>)
  400b32:	689b      	ldr	r3, [r3, #8]
  400b34:	2202      	movs	r2, #2
  400b36:	705a      	strb	r2, [r3, #1]
  400b38:	e7e5      	b.n	400b06 <udc_process_setup+0xbe>
		if (udc_config.conf_bos == NULL) {
  400b3a:	4b5d      	ldr	r3, [pc, #372]	; (400cb0 <udc_process_setup+0x268>)
  400b3c:	6898      	ldr	r0, [r3, #8]
  400b3e:	2800      	cmp	r0, #0
  400b40:	d090      	beq.n	400a64 <udc_process_setup+0x1c>
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
  400b42:	8841      	ldrh	r1, [r0, #2]
  400b44:	4b59      	ldr	r3, [pc, #356]	; (400cac <udc_process_setup+0x264>)
  400b46:	4798      	blx	r3
  400b48:	e7dd      	b.n	400b06 <udc_process_setup+0xbe>
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
  400b4a:	f012 0fff 	tst.w	r2, #255	; 0xff
  400b4e:	d189      	bne.n	400a64 <udc_process_setup+0x1c>
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
  400b50:	2104      	movs	r1, #4
  400b52:	4858      	ldr	r0, [pc, #352]	; (400cb4 <udc_process_setup+0x26c>)
  400b54:	4b55      	ldr	r3, [pc, #340]	; (400cac <udc_process_setup+0x264>)
  400b56:	4798      	blx	r3
  400b58:	e7d5      	b.n	400b06 <udc_process_setup+0xbe>
	if (udd_g_ctrlreq.req.wLength != 1) {
  400b5a:	2a01      	cmp	r2, #1
  400b5c:	d182      	bne.n	400a64 <udc_process_setup+0x1c>
	udd_set_setup_payload(&udc_num_configuration,1);
  400b5e:	2101      	movs	r1, #1
  400b60:	4855      	ldr	r0, [pc, #340]	; (400cb8 <udc_process_setup+0x270>)
  400b62:	4b52      	ldr	r3, [pc, #328]	; (400cac <udc_process_setup+0x264>)
  400b64:	4798      	blx	r3
  400b66:	e051      	b.n	400c0c <udc_process_setup+0x1c4>
			switch (udd_g_ctrlreq.req.bRequest) {
  400b68:	494e      	ldr	r1, [pc, #312]	; (400ca4 <udc_process_setup+0x25c>)
  400b6a:	7849      	ldrb	r1, [r1, #1]
  400b6c:	290a      	cmp	r1, #10
  400b6e:	d19e      	bne.n	400aae <udc_process_setup+0x66>
	if (udd_g_ctrlreq.req.wLength != 1) {
  400b70:	2a01      	cmp	r2, #1
  400b72:	f47f af77 	bne.w	400a64 <udc_process_setup+0x1c>
	if (!udc_num_configuration) {
  400b76:	4b50      	ldr	r3, [pc, #320]	; (400cb8 <udc_process_setup+0x270>)
  400b78:	781b      	ldrb	r3, [r3, #0]
  400b7a:	2b00      	cmp	r3, #0
  400b7c:	f43f af72 	beq.w	400a64 <udc_process_setup+0x1c>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  400b80:	4b48      	ldr	r3, [pc, #288]	; (400ca4 <udc_process_setup+0x25c>)
  400b82:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  400b84:	4b4d      	ldr	r3, [pc, #308]	; (400cbc <udc_process_setup+0x274>)
  400b86:	681d      	ldr	r5, [r3, #0]
  400b88:	682b      	ldr	r3, [r5, #0]
  400b8a:	791b      	ldrb	r3, [r3, #4]
  400b8c:	42a3      	cmp	r3, r4
  400b8e:	f67f af69 	bls.w	400a64 <udc_process_setup+0x1c>
	if (!udc_update_iface_desc(iface_num, 0)) {
  400b92:	2100      	movs	r1, #0
  400b94:	4620      	mov	r0, r4
  400b96:	4b4a      	ldr	r3, [pc, #296]	; (400cc0 <udc_process_setup+0x278>)
  400b98:	4798      	blx	r3
  400b9a:	2800      	cmp	r0, #0
  400b9c:	f43f af62 	beq.w	400a64 <udc_process_setup+0x1c>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  400ba0:	686b      	ldr	r3, [r5, #4]
	udc_iface_setting = udi_api->getsetting();
  400ba2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  400ba6:	68db      	ldr	r3, [r3, #12]
  400ba8:	4798      	blx	r3
  400baa:	4b46      	ldr	r3, [pc, #280]	; (400cc4 <udc_process_setup+0x27c>)
  400bac:	7018      	strb	r0, [r3, #0]
	udd_set_setup_payload(&udc_iface_setting,1);
  400bae:	2101      	movs	r1, #1
  400bb0:	4618      	mov	r0, r3
  400bb2:	4b3e      	ldr	r3, [pc, #248]	; (400cac <udc_process_setup+0x264>)
  400bb4:	4798      	blx	r3
  400bb6:	e029      	b.n	400c0c <udc_process_setup+0x1c4>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
  400bb8:	2a02      	cmp	r2, #2
  400bba:	f47f af53 	bne.w	400a64 <udc_process_setup+0x1c>
	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
  400bbe:	4b39      	ldr	r3, [pc, #228]	; (400ca4 <udc_process_setup+0x25c>)
  400bc0:	7918      	ldrb	r0, [r3, #4]
  400bc2:	4b41      	ldr	r3, [pc, #260]	; (400cc8 <udc_process_setup+0x280>)
  400bc4:	4798      	blx	r3
  400bc6:	4b41      	ldr	r3, [pc, #260]	; (400ccc <udc_process_setup+0x284>)
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;
  400bc8:	8018      	strh	r0, [r3, #0]
	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
  400bca:	2102      	movs	r1, #2
  400bcc:	4618      	mov	r0, r3
  400bce:	4b37      	ldr	r3, [pc, #220]	; (400cac <udc_process_setup+0x264>)
  400bd0:	4798      	blx	r3
  400bd2:	e01b      	b.n	400c0c <udc_process_setup+0x1c4>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  400bd4:	f013 031f 	ands.w	r3, r3, #31
  400bd8:	f040 8082 	bne.w	400ce0 <udc_process_setup+0x298>
			switch (udd_g_ctrlreq.req.bRequest) {
  400bdc:	4a31      	ldr	r2, [pc, #196]	; (400ca4 <udc_process_setup+0x25c>)
  400bde:	7852      	ldrb	r2, [r2, #1]
  400be0:	3a01      	subs	r2, #1
  400be2:	2a08      	cmp	r2, #8
  400be4:	d87c      	bhi.n	400ce0 <udc_process_setup+0x298>
  400be6:	e8df f012 	tbh	[pc, r2, lsl #1]
  400bea:	0013      	.short	0x0013
  400bec:	00ca007b 	.word	0x00ca007b
  400bf0:	0009007b 	.word	0x0009007b
  400bf4:	007b007b 	.word	0x007b007b
  400bf8:	0023007b 	.word	0x0023007b
	if (udd_g_ctrlreq.req.wLength) {
  400bfc:	4b29      	ldr	r3, [pc, #164]	; (400ca4 <udc_process_setup+0x25c>)
  400bfe:	88db      	ldrh	r3, [r3, #6]
  400c00:	2b00      	cmp	r3, #0
  400c02:	f47f af2f 	bne.w	400a64 <udc_process_setup+0x1c>
	udd_g_ctrlreq.callback = udc_valid_address;
  400c06:	4a32      	ldr	r2, [pc, #200]	; (400cd0 <udc_process_setup+0x288>)
  400c08:	4b26      	ldr	r3, [pc, #152]	; (400ca4 <udc_process_setup+0x25c>)
  400c0a:	611a      	str	r2, [r3, #16]
			return true;
  400c0c:	2301      	movs	r3, #1
  400c0e:	e738      	b.n	400a82 <udc_process_setup+0x3a>
	if (udd_g_ctrlreq.req.wLength) {
  400c10:	4b24      	ldr	r3, [pc, #144]	; (400ca4 <udc_process_setup+0x25c>)
  400c12:	88db      	ldrh	r3, [r3, #6]
  400c14:	2b00      	cmp	r3, #0
  400c16:	f47f af25 	bne.w	400a64 <udc_process_setup+0x1c>
	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
  400c1a:	4b22      	ldr	r3, [pc, #136]	; (400ca4 <udc_process_setup+0x25c>)
  400c1c:	885b      	ldrh	r3, [r3, #2]
  400c1e:	2b01      	cmp	r3, #1
  400c20:	f47f af20 	bne.w	400a64 <udc_process_setup+0x1c>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
  400c24:	4a20      	ldr	r2, [pc, #128]	; (400ca8 <udc_process_setup+0x260>)
  400c26:	8813      	ldrh	r3, [r2, #0]
  400c28:	f023 0302 	bic.w	r3, r3, #2
  400c2c:	8013      	strh	r3, [r2, #0]
  400c2e:	e7ed      	b.n	400c0c <udc_process_setup+0x1c4>
	if (udd_g_ctrlreq.req.wLength) {
  400c30:	4b1c      	ldr	r3, [pc, #112]	; (400ca4 <udc_process_setup+0x25c>)
  400c32:	88db      	ldrh	r3, [r3, #6]
  400c34:	2b00      	cmp	r3, #0
  400c36:	f47f af15 	bne.w	400a64 <udc_process_setup+0x1c>
	if (!udd_getaddress()) {
  400c3a:	4b26      	ldr	r3, [pc, #152]	; (400cd4 <udc_process_setup+0x28c>)
  400c3c:	4798      	blx	r3
  400c3e:	2800      	cmp	r0, #0
  400c40:	f43f af10 	beq.w	400a64 <udc_process_setup+0x1c>
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  400c44:	4b17      	ldr	r3, [pc, #92]	; (400ca4 <udc_process_setup+0x25c>)
  400c46:	789a      	ldrb	r2, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
  400c48:	4b19      	ldr	r3, [pc, #100]	; (400cb0 <udc_process_setup+0x268>)
  400c4a:	681b      	ldr	r3, [r3, #0]
  400c4c:	7c5b      	ldrb	r3, [r3, #17]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  400c4e:	429a      	cmp	r2, r3
  400c50:	f73f af08 	bgt.w	400a64 <udc_process_setup+0x1c>
	udc_reset();
  400c54:	4b20      	ldr	r3, [pc, #128]	; (400cd8 <udc_process_setup+0x290>)
  400c56:	4798      	blx	r3
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
  400c58:	4b12      	ldr	r3, [pc, #72]	; (400ca4 <udc_process_setup+0x25c>)
  400c5a:	789b      	ldrb	r3, [r3, #2]
  400c5c:	4a16      	ldr	r2, [pc, #88]	; (400cb8 <udc_process_setup+0x270>)
  400c5e:	7013      	strb	r3, [r2, #0]
	if (udc_num_configuration == 0) {
  400c60:	2b00      	cmp	r3, #0
  400c62:	d0d3      	beq.n	400c0c <udc_process_setup+0x1c4>
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
  400c64:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
  400c68:	3b01      	subs	r3, #1
  400c6a:	4a11      	ldr	r2, [pc, #68]	; (400cb0 <udc_process_setup+0x268>)
  400c6c:	6852      	ldr	r2, [r2, #4]
  400c6e:	eb02 00c3 	add.w	r0, r2, r3, lsl #3
  400c72:	4912      	ldr	r1, [pc, #72]	; (400cbc <udc_process_setup+0x274>)
  400c74:	6008      	str	r0, [r1, #0]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400c76:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  400c7a:	791b      	ldrb	r3, [r3, #4]
  400c7c:	2b00      	cmp	r3, #0
  400c7e:	d0c5      	beq.n	400c0c <udc_process_setup+0x1c4>
  400c80:	2400      	movs	r4, #0
		if (!udc_iface_enable(iface_num, 0)) {
  400c82:	4626      	mov	r6, r4
  400c84:	4d15      	ldr	r5, [pc, #84]	; (400cdc <udc_process_setup+0x294>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400c86:	460f      	mov	r7, r1
		if (!udc_iface_enable(iface_num, 0)) {
  400c88:	4631      	mov	r1, r6
  400c8a:	4620      	mov	r0, r4
  400c8c:	47a8      	blx	r5
  400c8e:	2800      	cmp	r0, #0
  400c90:	f43f aee8 	beq.w	400a64 <udc_process_setup+0x1c>
			iface_num++) {
  400c94:	3401      	adds	r4, #1
  400c96:	b2e4      	uxtb	r4, r4
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400c98:	683b      	ldr	r3, [r7, #0]
  400c9a:	681b      	ldr	r3, [r3, #0]
  400c9c:	791b      	ldrb	r3, [r3, #4]
  400c9e:	42a3      	cmp	r3, r4
  400ca0:	d8f2      	bhi.n	400c88 <udc_process_setup+0x240>
  400ca2:	e7b3      	b.n	400c0c <udc_process_setup+0x1c4>
  400ca4:	20000db4 	.word	0x20000db4
  400ca8:	20000c96 	.word	0x20000c96
  400cac:	0040200d 	.word	0x0040200d
  400cb0:	20000110 	.word	0x20000110
  400cb4:	2000010c 	.word	0x2000010c
  400cb8:	20000ca0 	.word	0x20000ca0
  400cbc:	20000ca4 	.word	0x20000ca4
  400cc0:	00400879 	.word	0x00400879
  400cc4:	20000c9c 	.word	0x20000c9c
  400cc8:	00402169 	.word	0x00402169
  400ccc:	20000c98 	.word	0x20000c98
  400cd0:	00400861 	.word	0x00400861
  400cd4:	00401fdd 	.word	0x00401fdd
  400cd8:	004009c1 	.word	0x004009c1
  400cdc:	00400959 	.word	0x00400959
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  400ce0:	2b01      	cmp	r3, #1
  400ce2:	d00a      	beq.n	400cfa <udc_process_setup+0x2b2>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  400ce4:	2b02      	cmp	r3, #2
  400ce6:	f47f aebd 	bne.w	400a64 <udc_process_setup+0x1c>
			switch (udd_g_ctrlreq.req.bRequest) {
  400cea:	4b52      	ldr	r3, [pc, #328]	; (400e34 <udc_process_setup+0x3ec>)
  400cec:	785b      	ldrb	r3, [r3, #1]
  400cee:	2b01      	cmp	r3, #1
  400cf0:	d020      	beq.n	400d34 <udc_process_setup+0x2ec>
  400cf2:	2b03      	cmp	r3, #3
  400cf4:	d02e      	beq.n	400d54 <udc_process_setup+0x30c>
	return false;
  400cf6:	2300      	movs	r3, #0
  400cf8:	e042      	b.n	400d80 <udc_process_setup+0x338>
			switch (udd_g_ctrlreq.req.bRequest) {
  400cfa:	4a4e      	ldr	r2, [pc, #312]	; (400e34 <udc_process_setup+0x3ec>)
  400cfc:	7852      	ldrb	r2, [r2, #1]
  400cfe:	2a0b      	cmp	r2, #11
  400d00:	d1f0      	bne.n	400ce4 <udc_process_setup+0x29c>
	if (udd_g_ctrlreq.req.wLength) {
  400d02:	4b4c      	ldr	r3, [pc, #304]	; (400e34 <udc_process_setup+0x3ec>)
  400d04:	88db      	ldrh	r3, [r3, #6]
  400d06:	2b00      	cmp	r3, #0
  400d08:	f47f aeac 	bne.w	400a64 <udc_process_setup+0x1c>
	if (!udc_num_configuration) {
  400d0c:	4b4a      	ldr	r3, [pc, #296]	; (400e38 <udc_process_setup+0x3f0>)
  400d0e:	781b      	ldrb	r3, [r3, #0]
  400d10:	2b00      	cmp	r3, #0
  400d12:	f43f aea7 	beq.w	400a64 <udc_process_setup+0x1c>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  400d16:	4b47      	ldr	r3, [pc, #284]	; (400e34 <udc_process_setup+0x3ec>)
  400d18:	791c      	ldrb	r4, [r3, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
  400d1a:	885d      	ldrh	r5, [r3, #2]
	if (!udc_iface_disable(iface_num)) {
  400d1c:	4620      	mov	r0, r4
  400d1e:	4b47      	ldr	r3, [pc, #284]	; (400e3c <udc_process_setup+0x3f4>)
  400d20:	4798      	blx	r3
  400d22:	2800      	cmp	r0, #0
  400d24:	f43f ae9e 	beq.w	400a64 <udc_process_setup+0x1c>
	return udc_iface_enable(iface_num, setting_num);
  400d28:	b2e9      	uxtb	r1, r5
  400d2a:	4620      	mov	r0, r4
  400d2c:	4b44      	ldr	r3, [pc, #272]	; (400e40 <udc_process_setup+0x3f8>)
  400d2e:	4798      	blx	r3
  400d30:	4603      	mov	r3, r0
  400d32:	e025      	b.n	400d80 <udc_process_setup+0x338>
	if (udd_g_ctrlreq.req.wLength) {
  400d34:	4b3f      	ldr	r3, [pc, #252]	; (400e34 <udc_process_setup+0x3ec>)
  400d36:	88db      	ldrh	r3, [r3, #6]
  400d38:	2b00      	cmp	r3, #0
  400d3a:	f47f ae93 	bne.w	400a64 <udc_process_setup+0x1c>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  400d3e:	4b3d      	ldr	r3, [pc, #244]	; (400e34 <udc_process_setup+0x3ec>)
  400d40:	885b      	ldrh	r3, [r3, #2]
  400d42:	2b00      	cmp	r3, #0
  400d44:	f47f ae8e 	bne.w	400a64 <udc_process_setup+0x1c>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  400d48:	4b3a      	ldr	r3, [pc, #232]	; (400e34 <udc_process_setup+0x3ec>)
  400d4a:	7918      	ldrb	r0, [r3, #4]
  400d4c:	4b3d      	ldr	r3, [pc, #244]	; (400e44 <udc_process_setup+0x3fc>)
  400d4e:	4798      	blx	r3
  400d50:	4603      	mov	r3, r0
  400d52:	e015      	b.n	400d80 <udc_process_setup+0x338>
	if (udd_g_ctrlreq.req.wLength) {
  400d54:	4b37      	ldr	r3, [pc, #220]	; (400e34 <udc_process_setup+0x3ec>)
  400d56:	88db      	ldrh	r3, [r3, #6]
  400d58:	2b00      	cmp	r3, #0
  400d5a:	f47f ae83 	bne.w	400a64 <udc_process_setup+0x1c>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  400d5e:	4b35      	ldr	r3, [pc, #212]	; (400e34 <udc_process_setup+0x3ec>)
  400d60:	885b      	ldrh	r3, [r3, #2]
  400d62:	2b00      	cmp	r3, #0
  400d64:	f47f ae7e 	bne.w	400a64 <udc_process_setup+0x1c>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
  400d68:	4c32      	ldr	r4, [pc, #200]	; (400e34 <udc_process_setup+0x3ec>)
  400d6a:	7920      	ldrb	r0, [r4, #4]
  400d6c:	4b36      	ldr	r3, [pc, #216]	; (400e48 <udc_process_setup+0x400>)
  400d6e:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  400d70:	7920      	ldrb	r0, [r4, #4]
  400d72:	4b36      	ldr	r3, [pc, #216]	; (400e4c <udc_process_setup+0x404>)
  400d74:	4798      	blx	r3
  400d76:	4603      	mov	r3, r0
  400d78:	e002      	b.n	400d80 <udc_process_setup+0x338>
		return false;
  400d7a:	2300      	movs	r3, #0
  400d7c:	e000      	b.n	400d80 <udc_process_setup+0x338>
				return udc_req_std_dev_set_feature();
  400d7e:	2300      	movs	r3, #0
		if (udc_reqstd()) {
  400d80:	2b00      	cmp	r3, #0
  400d82:	f47f ae7e 	bne.w	400a82 <udc_process_setup+0x3a>
  400d86:	e66d      	b.n	400a64 <udc_process_setup+0x1c>
	if (0 == udc_num_configuration) {
  400d88:	4b2b      	ldr	r3, [pc, #172]	; (400e38 <udc_process_setup+0x3f0>)
  400d8a:	781b      	ldrb	r3, [r3, #0]
  400d8c:	2b00      	cmp	r3, #0
  400d8e:	d04e      	beq.n	400e2e <udc_process_setup+0x3e6>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  400d90:	4b28      	ldr	r3, [pc, #160]	; (400e34 <udc_process_setup+0x3ec>)
  400d92:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  400d94:	4b2e      	ldr	r3, [pc, #184]	; (400e50 <udc_process_setup+0x408>)
  400d96:	681d      	ldr	r5, [r3, #0]
  400d98:	682b      	ldr	r3, [r5, #0]
  400d9a:	791b      	ldrb	r3, [r3, #4]
  400d9c:	42a3      	cmp	r3, r4
  400d9e:	d801      	bhi.n	400da4 <udc_process_setup+0x35c>
	return false;
  400da0:	2300      	movs	r3, #0
  400da2:	e66e      	b.n	400a82 <udc_process_setup+0x3a>
	if (!udc_update_iface_desc(iface_num, 0)) {
  400da4:	2100      	movs	r1, #0
  400da6:	4620      	mov	r0, r4
  400da8:	4b2a      	ldr	r3, [pc, #168]	; (400e54 <udc_process_setup+0x40c>)
  400daa:	4798      	blx	r3
  400dac:	2800      	cmp	r0, #0
  400dae:	f43f ae60 	beq.w	400a72 <udc_process_setup+0x2a>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  400db2:	686b      	ldr	r3, [r5, #4]
  400db4:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400db8:	68eb      	ldr	r3, [r5, #12]
  400dba:	4798      	blx	r3
  400dbc:	4601      	mov	r1, r0
  400dbe:	4620      	mov	r0, r4
  400dc0:	4b24      	ldr	r3, [pc, #144]	; (400e54 <udc_process_setup+0x40c>)
  400dc2:	4798      	blx	r3
  400dc4:	2800      	cmp	r0, #0
  400dc6:	f43f ae54 	beq.w	400a72 <udc_process_setup+0x2a>
	return udi_api->setup();
  400dca:	68ab      	ldr	r3, [r5, #8]
  400dcc:	4798      	blx	r3
		if (udc_req_iface()) {
  400dce:	4603      	mov	r3, r0
  400dd0:	2800      	cmp	r0, #0
  400dd2:	f47f ae56 	bne.w	400a82 <udc_process_setup+0x3a>
  400dd6:	e64c      	b.n	400a72 <udc_process_setup+0x2a>
	if (0 == udc_num_configuration) {
  400dd8:	4b17      	ldr	r3, [pc, #92]	; (400e38 <udc_process_setup+0x3f0>)
  400dda:	781b      	ldrb	r3, [r3, #0]
  400ddc:	b30b      	cbz	r3, 400e22 <udc_process_setup+0x3da>
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400dde:	4b1c      	ldr	r3, [pc, #112]	; (400e50 <udc_process_setup+0x408>)
  400de0:	681a      	ldr	r2, [r3, #0]
  400de2:	6813      	ldr	r3, [r2, #0]
  400de4:	791b      	ldrb	r3, [r3, #4]
  400de6:	b1f3      	cbz	r3, 400e26 <udc_process_setup+0x3de>
  400de8:	2400      	movs	r4, #0
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400dea:	4e1a      	ldr	r6, [pc, #104]	; (400e54 <udc_process_setup+0x40c>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400dec:	4f18      	ldr	r7, [pc, #96]	; (400e50 <udc_process_setup+0x408>)
		udi_api = udc_ptr_conf->udi_apis[iface_num];
  400dee:	6853      	ldr	r3, [r2, #4]
  400df0:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400df4:	68eb      	ldr	r3, [r5, #12]
  400df6:	4798      	blx	r3
  400df8:	4601      	mov	r1, r0
  400dfa:	4620      	mov	r0, r4
  400dfc:	47b0      	blx	r6
  400dfe:	4603      	mov	r3, r0
  400e00:	2800      	cmp	r0, #0
  400e02:	f43f ae3e 	beq.w	400a82 <udc_process_setup+0x3a>
		if (udi_api->setup()) {
  400e06:	68ab      	ldr	r3, [r5, #8]
  400e08:	4798      	blx	r3
  400e0a:	4603      	mov	r3, r0
  400e0c:	2800      	cmp	r0, #0
  400e0e:	f47f ae38 	bne.w	400a82 <udc_process_setup+0x3a>
			iface_num++) {
  400e12:	3401      	adds	r4, #1
  400e14:	b2e4      	uxtb	r4, r4
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400e16:	683a      	ldr	r2, [r7, #0]
  400e18:	6811      	ldr	r1, [r2, #0]
  400e1a:	7909      	ldrb	r1, [r1, #4]
  400e1c:	42a1      	cmp	r1, r4
  400e1e:	d8e6      	bhi.n	400dee <udc_process_setup+0x3a6>
  400e20:	e62f      	b.n	400a82 <udc_process_setup+0x3a>
		return false; // The device is not is configured state yet
  400e22:	2300      	movs	r3, #0
  400e24:	e62d      	b.n	400a82 <udc_process_setup+0x3a>
	return false;
  400e26:	2300      	movs	r3, #0
  400e28:	e62b      	b.n	400a82 <udc_process_setup+0x3a>
			return false; // Error from USB host
  400e2a:	2300      	movs	r3, #0
  400e2c:	e629      	b.n	400a82 <udc_process_setup+0x3a>
	return false;
  400e2e:	2300      	movs	r3, #0
  400e30:	e627      	b.n	400a82 <udc_process_setup+0x3a>
  400e32:	bf00      	nop
  400e34:	20000db4 	.word	0x20000db4
  400e38:	20000ca0 	.word	0x20000ca0
  400e3c:	004008ed 	.word	0x004008ed
  400e40:	00400959 	.word	0x00400959
  400e44:	00402289 	.word	0x00402289
  400e48:	004024dd 	.word	0x004024dd
  400e4c:	004021a9 	.word	0x004021a9
  400e50:	20000ca4 	.word	0x20000ca4
  400e54:	00400879 	.word	0x00400879

00400e58 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400e58:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400e5a:	2401      	movs	r4, #1
  400e5c:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  400e5e:	2400      	movs	r4, #0
  400e60:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400e62:	f240 2502 	movw	r5, #514	; 0x202
  400e66:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400e6a:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400e6e:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400e72:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  400e74:	0052      	lsls	r2, r2, #1
  400e76:	fbb1 f2f2 	udiv	r2, r1, r2
  400e7a:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400e7c:	0212      	lsls	r2, r2, #8
  400e7e:	b292      	uxth	r2, r2
  400e80:	432b      	orrs	r3, r5
  400e82:	431a      	orrs	r2, r3
  400e84:	6042      	str	r2, [r0, #4]
	return 0;
}
  400e86:	4620      	mov	r0, r4
  400e88:	bc30      	pop	{r4, r5}
  400e8a:	4770      	bx	lr

00400e8c <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400e8c:	6843      	ldr	r3, [r0, #4]
  400e8e:	01d2      	lsls	r2, r2, #7
  400e90:	b2d2      	uxtb	r2, r2
  400e92:	4319      	orrs	r1, r3
  400e94:	430a      	orrs	r2, r1
  400e96:	6042      	str	r2, [r0, #4]
  400e98:	4770      	bx	lr

00400e9a <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400e9a:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400e9c:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  400e9e:	0609      	lsls	r1, r1, #24
  400ea0:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400ea4:	4321      	orrs	r1, r4
  400ea6:	430a      	orrs	r2, r1
  400ea8:	0719      	lsls	r1, r3, #28
  400eaa:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
  400eae:	4311      	orrs	r1, r2
  400eb0:	6041      	str	r1, [r0, #4]
}
  400eb2:	bc10      	pop	{r4}
  400eb4:	4770      	bx	lr

00400eb6 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400eb6:	2302      	movs	r3, #2
  400eb8:	6003      	str	r3, [r0, #0]
  400eba:	4770      	bx	lr

00400ebc <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400ebc:	2301      	movs	r3, #1
  400ebe:	fa03 f101 	lsl.w	r1, r3, r1
  400ec2:	6101      	str	r1, [r0, #16]
  400ec4:	4770      	bx	lr

00400ec6 <adc_disable_all_channel>:
 * \param p_adc Pointer to an ADC instance.
 */
void adc_disable_all_channel(Adc *p_adc)
{
#if SAM3S || SAM4S || SAM3N || SAM3XA
	p_adc->ADC_CHDR = 0xFFFF;
  400ec6:	f64f 73ff 	movw	r3, #65535	; 0xffff
  400eca:	6143      	str	r3, [r0, #20]
  400ecc:	4770      	bx	lr

00400ece <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400ece:	6241      	str	r1, [r0, #36]	; 0x24
  400ed0:	4770      	bx	lr

00400ed2 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400ed2:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400ed4:	4770      	bx	lr

00400ed6 <adc_set_bias_current>:
 * \param p_adc Pointer to an ADC instance.
 * \param ibctl ADC Bias current control.
 */
void adc_set_bias_current(Adc *p_adc, const uint8_t uc_ibctl)
{
	p_adc->ADC_ACR |= ADC_ACR_IBCTL(uc_ibctl);
  400ed6:	f8d0 3094 	ldr.w	r3, [r0, #148]	; 0x94
  400eda:	0209      	lsls	r1, r1, #8
  400edc:	f401 7140 	and.w	r1, r1, #768	; 0x300
  400ee0:	4319      	orrs	r1, r3
  400ee2:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
  400ee6:	4770      	bx	lr

00400ee8 <adc_get_pdc_base>:
 */
Pdc *adc_get_pdc_base(const Adc *p_adc)
{
	UNUSED(p_adc);
	return PDC_ADC;
}
  400ee8:	4800      	ldr	r0, [pc, #0]	; (400eec <adc_get_pdc_base+0x4>)
  400eea:	4770      	bx	lr
  400eec:	40038100 	.word	0x40038100

00400ef0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400ef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400ef4:	4681      	mov	r9, r0
  400ef6:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400ef8:	4b12      	ldr	r3, [pc, #72]	; (400f44 <pio_handler_process+0x54>)
  400efa:	4798      	blx	r3
  400efc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400efe:	4648      	mov	r0, r9
  400f00:	4b11      	ldr	r3, [pc, #68]	; (400f48 <pio_handler_process+0x58>)
  400f02:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400f04:	4005      	ands	r5, r0
  400f06:	d013      	beq.n	400f30 <pio_handler_process+0x40>
  400f08:	4c10      	ldr	r4, [pc, #64]	; (400f4c <pio_handler_process+0x5c>)
  400f0a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400f0e:	e003      	b.n	400f18 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f10:	42b4      	cmp	r4, r6
  400f12:	d00d      	beq.n	400f30 <pio_handler_process+0x40>
  400f14:	3410      	adds	r4, #16
		while (status != 0) {
  400f16:	b15d      	cbz	r5, 400f30 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400f18:	6820      	ldr	r0, [r4, #0]
  400f1a:	42b8      	cmp	r0, r7
  400f1c:	d1f8      	bne.n	400f10 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400f1e:	6861      	ldr	r1, [r4, #4]
  400f20:	4229      	tst	r1, r5
  400f22:	d0f5      	beq.n	400f10 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400f24:	68e3      	ldr	r3, [r4, #12]
  400f26:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400f28:	6863      	ldr	r3, [r4, #4]
  400f2a:	ea25 0503 	bic.w	r5, r5, r3
  400f2e:	e7ef      	b.n	400f10 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400f30:	4b07      	ldr	r3, [pc, #28]	; (400f50 <pio_handler_process+0x60>)
  400f32:	681b      	ldr	r3, [r3, #0]
  400f34:	b123      	cbz	r3, 400f40 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400f36:	4b07      	ldr	r3, [pc, #28]	; (400f54 <pio_handler_process+0x64>)
  400f38:	681b      	ldr	r3, [r3, #0]
  400f3a:	b10b      	cbz	r3, 400f40 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400f3c:	4648      	mov	r0, r9
  400f3e:	4798      	blx	r3
  400f40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400f44:	00402bf7 	.word	0x00402bf7
  400f48:	00402bfb 	.word	0x00402bfb
  400f4c:	20000cac 	.word	0x20000cac
  400f50:	20000e14 	.word	0x20000e14
  400f54:	20000d1c 	.word	0x20000d1c

00400f58 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f58:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400f5a:	210b      	movs	r1, #11
  400f5c:	4801      	ldr	r0, [pc, #4]	; (400f64 <PIOA_Handler+0xc>)
  400f5e:	4b02      	ldr	r3, [pc, #8]	; (400f68 <PIOA_Handler+0x10>)
  400f60:	4798      	blx	r3
  400f62:	bd08      	pop	{r3, pc}
  400f64:	400e0e00 	.word	0x400e0e00
  400f68:	00400ef1 	.word	0x00400ef1

00400f6c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f6c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400f6e:	210c      	movs	r1, #12
  400f70:	4801      	ldr	r0, [pc, #4]	; (400f78 <PIOB_Handler+0xc>)
  400f72:	4b02      	ldr	r3, [pc, #8]	; (400f7c <PIOB_Handler+0x10>)
  400f74:	4798      	blx	r3
  400f76:	bd08      	pop	{r3, pc}
  400f78:	400e1000 	.word	0x400e1000
  400f7c:	00400ef1 	.word	0x00400ef1

00400f80 <udd_sleep_mode>:
/*! \brief Authorize or not the CPU powerdown mode
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
  400f80:	b082      	sub	sp, #8
	if (!b_idle && udd_b_idle) {
  400f82:	4601      	mov	r1, r0
  400f84:	bb28      	cbnz	r0, 400fd2 <udd_sleep_mode+0x52>
  400f86:	4b24      	ldr	r3, [pc, #144]	; (401018 <udd_sleep_mode+0x98>)
  400f88:	781b      	ldrb	r3, [r3, #0]
  400f8a:	b91b      	cbnz	r3, 400f94 <udd_sleep_mode+0x14>
		sleepmgr_unlock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
		sleepmgr_lock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
  400f8c:	4b22      	ldr	r3, [pc, #136]	; (401018 <udd_sleep_mode+0x98>)
  400f8e:	7019      	strb	r1, [r3, #0]
}
  400f90:	b002      	add	sp, #8
  400f92:	4770      	bx	lr
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
  400f94:	4b21      	ldr	r3, [pc, #132]	; (40101c <udd_sleep_mode+0x9c>)
  400f96:	789b      	ldrb	r3, [r3, #2]
  400f98:	b903      	cbnz	r3, 400f9c <udd_sleep_mode+0x1c>
  400f9a:	e7fe      	b.n	400f9a <udd_sleep_mode+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400f9c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400fa0:	fab3 f383 	clz	r3, r3
  400fa4:	095b      	lsrs	r3, r3, #5
  400fa6:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400fa8:	b672      	cpsid	i
  400faa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400fae:	2200      	movs	r2, #0
  400fb0:	4b1b      	ldr	r3, [pc, #108]	; (401020 <udd_sleep_mode+0xa0>)
  400fb2:	701a      	strb	r2, [r3, #0]
	return flags;
  400fb4:	9800      	ldr	r0, [sp, #0]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
  400fb6:	4a19      	ldr	r2, [pc, #100]	; (40101c <udd_sleep_mode+0x9c>)
  400fb8:	7893      	ldrb	r3, [r2, #2]
  400fba:	3b01      	subs	r3, #1
  400fbc:	7093      	strb	r3, [r2, #2]
	if (cpu_irq_is_enabled_flags(flags))
  400fbe:	2800      	cmp	r0, #0
  400fc0:	d0e4      	beq.n	400f8c <udd_sleep_mode+0xc>
		cpu_irq_enable();
  400fc2:	2201      	movs	r2, #1
  400fc4:	4b16      	ldr	r3, [pc, #88]	; (401020 <udd_sleep_mode+0xa0>)
  400fc6:	701a      	strb	r2, [r3, #0]
  400fc8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400fcc:	b662      	cpsie	i
  400fce:	e7dd      	b.n	400f8c <udd_sleep_mode+0xc>
  400fd0:	e7fe      	b.n	400fd0 <udd_sleep_mode+0x50>
	if (b_idle && !udd_b_idle) {
  400fd2:	4b11      	ldr	r3, [pc, #68]	; (401018 <udd_sleep_mode+0x98>)
  400fd4:	781b      	ldrb	r3, [r3, #0]
  400fd6:	2b00      	cmp	r3, #0
  400fd8:	d1d8      	bne.n	400f8c <udd_sleep_mode+0xc>
	if(sleepmgr_locks[mode] >= 0xff) {
  400fda:	4b10      	ldr	r3, [pc, #64]	; (40101c <udd_sleep_mode+0x9c>)
  400fdc:	789b      	ldrb	r3, [r3, #2]
  400fde:	2bff      	cmp	r3, #255	; 0xff
  400fe0:	d0f6      	beq.n	400fd0 <udd_sleep_mode+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400fe2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400fe6:	fab3 f383 	clz	r3, r3
  400fea:	095b      	lsrs	r3, r3, #5
  400fec:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400fee:	b672      	cpsid	i
  400ff0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400ff4:	2200      	movs	r2, #0
  400ff6:	4b0a      	ldr	r3, [pc, #40]	; (401020 <udd_sleep_mode+0xa0>)
  400ff8:	701a      	strb	r2, [r3, #0]
	return flags;
  400ffa:	9801      	ldr	r0, [sp, #4]
	++sleepmgr_locks[mode];
  400ffc:	4a07      	ldr	r2, [pc, #28]	; (40101c <udd_sleep_mode+0x9c>)
  400ffe:	7893      	ldrb	r3, [r2, #2]
  401000:	3301      	adds	r3, #1
  401002:	7093      	strb	r3, [r2, #2]
	if (cpu_irq_is_enabled_flags(flags))
  401004:	2800      	cmp	r0, #0
  401006:	d0c1      	beq.n	400f8c <udd_sleep_mode+0xc>
		cpu_irq_enable();
  401008:	2201      	movs	r2, #1
  40100a:	4b05      	ldr	r3, [pc, #20]	; (401020 <udd_sleep_mode+0xa0>)
  40100c:	701a      	strb	r2, [r3, #0]
  40100e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401012:	b662      	cpsie	i
  401014:	e7ba      	b.n	400f8c <udd_sleep_mode+0xc>
  401016:	bf00      	nop
  401018:	20000d21 	.word	0x20000d21
  40101c:	20000dac 	.word	0x20000dac
  401020:	20000184 	.word	0x20000184

00401024 <udd_ctrl_init>:
	cpu_irq_restore(flags);
}

static void udd_ctrl_init(void)
{
	udd_g_ctrlreq.callback = NULL;
  401024:	4a03      	ldr	r2, [pc, #12]	; (401034 <udd_ctrl_init+0x10>)
  401026:	2300      	movs	r3, #0
  401028:	6113      	str	r3, [r2, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  40102a:	6153      	str	r3, [r2, #20]
	udd_g_ctrlreq.payload_size = 0;
  40102c:	8193      	strh	r3, [r2, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
  40102e:	4a02      	ldr	r2, [pc, #8]	; (401038 <udd_ctrl_init+0x14>)
  401030:	7013      	strb	r3, [r2, #0]
  401032:	4770      	bx	lr
  401034:	20000db4 	.word	0x20000db4
  401038:	20000d26 	.word	0x20000d26

0040103c <udd_ctrl_stall_data>:
	udd_ack_bank0_received(0);
}


static void udd_ctrl_stall_data(void)
{
  40103c:	b082      	sub	sp, #8
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
  40103e:	2205      	movs	r2, #5
  401040:	4b0a      	ldr	r3, [pc, #40]	; (40106c <udd_ctrl_stall_data+0x30>)
  401042:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
  401044:	4a0a      	ldr	r2, [pc, #40]	; (401070 <udd_ctrl_stall_data+0x34>)
  401046:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401048:	9301      	str	r3, [sp, #4]
  40104a:	9b01      	ldr	r3, [sp, #4]
  40104c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401050:	9301      	str	r3, [sp, #4]
  401052:	9b01      	ldr	r3, [sp, #4]
  401054:	f043 0320 	orr.w	r3, r3, #32
  401058:	9301      	str	r3, [sp, #4]
  40105a:	9b01      	ldr	r3, [sp, #4]
  40105c:	6313      	str	r3, [r2, #48]	; 0x30
  40105e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401060:	f013 0f20 	tst.w	r3, #32
  401064:	d0fb      	beq.n	40105e <udd_ctrl_stall_data+0x22>
}
  401066:	b002      	add	sp, #8
  401068:	4770      	bx	lr
  40106a:	bf00      	nop
  40106c:	20000d26 	.word	0x20000d26
  401070:	40034000 	.word	0x40034000

00401074 <udd_ctrl_send_zlp_in>:


static void udd_ctrl_send_zlp_in(void)
{
  401074:	b082      	sub	sp, #8
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
  401076:	2203      	movs	r2, #3
  401078:	4b0a      	ldr	r3, [pc, #40]	; (4010a4 <udd_ctrl_send_zlp_in+0x30>)
  40107a:	701a      	strb	r2, [r3, #0]
	// Validate and send empty IN packet on control endpoint
	// Send ZLP on IN endpoint
	udd_set_transmit_ready(0);
  40107c:	4a0a      	ldr	r2, [pc, #40]	; (4010a8 <udd_ctrl_send_zlp_in+0x34>)
  40107e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401080:	9301      	str	r3, [sp, #4]
  401082:	9b01      	ldr	r3, [sp, #4]
  401084:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401088:	9301      	str	r3, [sp, #4]
  40108a:	9b01      	ldr	r3, [sp, #4]
  40108c:	f043 0310 	orr.w	r3, r3, #16
  401090:	9301      	str	r3, [sp, #4]
  401092:	9b01      	ldr	r3, [sp, #4]
  401094:	6313      	str	r3, [r2, #48]	; 0x30
  401096:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401098:	f013 0f10 	tst.w	r3, #16
  40109c:	d0fb      	beq.n	401096 <udd_ctrl_send_zlp_in+0x22>
}
  40109e:	b002      	add	sp, #8
  4010a0:	4770      	bx	lr
  4010a2:	bf00      	nop
  4010a4:	20000d26 	.word	0x20000d26
  4010a8:	40034000 	.word	0x40034000

004010ac <udd_ctrl_endofrequest>:
	// because the buffer of control endpoint is already free
}


static void udd_ctrl_endofrequest(void)
{
  4010ac:	b508      	push	{r3, lr}
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
  4010ae:	4b02      	ldr	r3, [pc, #8]	; (4010b8 <udd_ctrl_endofrequest+0xc>)
  4010b0:	691b      	ldr	r3, [r3, #16]
  4010b2:	b103      	cbz	r3, 4010b6 <udd_ctrl_endofrequest+0xa>
		udd_g_ctrlreq.callback();
  4010b4:	4798      	blx	r3
  4010b6:	bd08      	pop	{r3, pc}
  4010b8:	20000db4 	.word	0x20000db4

004010bc <udd_ctrl_in_sent>:
{
  4010bc:	b530      	push	{r4, r5, lr}
  4010be:	b087      	sub	sp, #28
	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
  4010c0:	4b63      	ldr	r3, [pc, #396]	; (401250 <udd_ctrl_in_sent+0x194>)
  4010c2:	781b      	ldrb	r3, [r3, #0]
  4010c4:	2b03      	cmp	r3, #3
  4010c6:	d029      	beq.n	40111c <udd_ctrl_in_sent+0x60>
	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
  4010c8:	4b62      	ldr	r3, [pc, #392]	; (401254 <udd_ctrl_in_sent+0x198>)
  4010ca:	881b      	ldrh	r3, [r3, #0]
  4010cc:	4a62      	ldr	r2, [pc, #392]	; (401258 <udd_ctrl_in_sent+0x19c>)
  4010ce:	8994      	ldrh	r4, [r2, #12]
  4010d0:	1ae4      	subs	r4, r4, r3
  4010d2:	b2a4      	uxth	r4, r4
	if (0 == nb_remain) {
  4010d4:	2c00      	cmp	r4, #0
  4010d6:	d144      	bne.n	401162 <udd_ctrl_in_sent+0xa6>
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  4010d8:	4a60      	ldr	r2, [pc, #384]	; (40125c <udd_ctrl_in_sent+0x1a0>)
  4010da:	8811      	ldrh	r1, [r2, #0]
  4010dc:	440b      	add	r3, r1
  4010de:	b29b      	uxth	r3, r3
  4010e0:	8013      	strh	r3, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
  4010e2:	4a5d      	ldr	r2, [pc, #372]	; (401258 <udd_ctrl_in_sent+0x19c>)
  4010e4:	88d2      	ldrh	r2, [r2, #6]
  4010e6:	429a      	cmp	r2, r3
  4010e8:	d003      	beq.n	4010f2 <udd_ctrl_in_sent+0x36>
				|| b_shortpacket) {
  4010ea:	4b5d      	ldr	r3, [pc, #372]	; (401260 <udd_ctrl_in_sent+0x1a4>)
  4010ec:	781b      	ldrb	r3, [r3, #0]
  4010ee:	2b00      	cmp	r3, #0
  4010f0:	d02b      	beq.n	40114a <udd_ctrl_in_sent+0x8e>
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  4010f2:	2204      	movs	r2, #4
  4010f4:	4b56      	ldr	r3, [pc, #344]	; (401250 <udd_ctrl_in_sent+0x194>)
  4010f6:	701a      	strb	r2, [r3, #0]
			udd_ack_in_sent(0);
  4010f8:	4a5a      	ldr	r2, [pc, #360]	; (401264 <udd_ctrl_in_sent+0x1a8>)
  4010fa:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4010fc:	9301      	str	r3, [sp, #4]
  4010fe:	9b01      	ldr	r3, [sp, #4]
  401100:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401104:	9301      	str	r3, [sp, #4]
  401106:	9b01      	ldr	r3, [sp, #4]
  401108:	f023 0301 	bic.w	r3, r3, #1
  40110c:	9301      	str	r3, [sp, #4]
  40110e:	9b01      	ldr	r3, [sp, #4]
  401110:	6313      	str	r3, [r2, #48]	; 0x30
  401112:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401114:	f013 0f01 	tst.w	r3, #1
  401118:	d1fb      	bne.n	401112 <udd_ctrl_in_sent+0x56>
  40111a:	e014      	b.n	401146 <udd_ctrl_in_sent+0x8a>
		udd_ack_in_sent(0);
  40111c:	4a51      	ldr	r2, [pc, #324]	; (401264 <udd_ctrl_in_sent+0x1a8>)
  40111e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401120:	9300      	str	r3, [sp, #0]
  401122:	9b00      	ldr	r3, [sp, #0]
  401124:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401128:	9300      	str	r3, [sp, #0]
  40112a:	9b00      	ldr	r3, [sp, #0]
  40112c:	f023 0301 	bic.w	r3, r3, #1
  401130:	9300      	str	r3, [sp, #0]
  401132:	9b00      	ldr	r3, [sp, #0]
  401134:	6313      	str	r3, [r2, #48]	; 0x30
  401136:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401138:	f013 0f01 	tst.w	r3, #1
  40113c:	d1fb      	bne.n	401136 <udd_ctrl_in_sent+0x7a>
		udd_ctrl_endofrequest();
  40113e:	4b4a      	ldr	r3, [pc, #296]	; (401268 <udd_ctrl_in_sent+0x1ac>)
  401140:	4798      	blx	r3
		udd_ctrl_init();
  401142:	4b4a      	ldr	r3, [pc, #296]	; (40126c <udd_ctrl_in_sent+0x1b0>)
  401144:	4798      	blx	r3
}
  401146:	b007      	add	sp, #28
  401148:	bd30      	pop	{r4, r5, pc}
		if ((!udd_g_ctrlreq.over_under_run)
  40114a:	4b43      	ldr	r3, [pc, #268]	; (401258 <udd_ctrl_in_sent+0x19c>)
  40114c:	695b      	ldr	r3, [r3, #20]
  40114e:	2b00      	cmp	r3, #0
  401150:	d05d      	beq.n	40120e <udd_ctrl_in_sent+0x152>
				|| (!udd_g_ctrlreq.over_under_run())) {
  401152:	4798      	blx	r3
  401154:	2800      	cmp	r0, #0
  401156:	d05a      	beq.n	40120e <udd_ctrl_in_sent+0x152>
			udd_ctrl_payload_nb_trans = 0;
  401158:	2200      	movs	r2, #0
  40115a:	4b3e      	ldr	r3, [pc, #248]	; (401254 <udd_ctrl_in_sent+0x198>)
  40115c:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
  40115e:	4b3e      	ldr	r3, [pc, #248]	; (401258 <udd_ctrl_in_sent+0x19c>)
  401160:	899c      	ldrh	r4, [r3, #12]
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
  401162:	2c3f      	cmp	r4, #63	; 0x3f
  401164:	d953      	bls.n	40120e <udd_ctrl_in_sent+0x152>
		b_shortpacket = false;
  401166:	2200      	movs	r2, #0
  401168:	4b3d      	ldr	r3, [pc, #244]	; (401260 <udd_ctrl_in_sent+0x1a4>)
  40116a:	701a      	strb	r2, [r3, #0]
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
  40116c:	2440      	movs	r4, #64	; 0x40
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  40116e:	4b3a      	ldr	r3, [pc, #232]	; (401258 <udd_ctrl_in_sent+0x19c>)
  401170:	6899      	ldr	r1, [r3, #8]
  401172:	4b38      	ldr	r3, [pc, #224]	; (401254 <udd_ctrl_in_sent+0x198>)
  401174:	8818      	ldrh	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401176:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40117a:	fab3 f383 	clz	r3, r3
  40117e:	095b      	lsrs	r3, r3, #5
  401180:	9305      	str	r3, [sp, #20]
  __ASM volatile ("cpsid i" : : : "memory");
  401182:	b672      	cpsid	i
  401184:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401188:	2200      	movs	r2, #0
  40118a:	4b39      	ldr	r3, [pc, #228]	; (401270 <udd_ctrl_in_sent+0x1b4>)
  40118c:	701a      	strb	r2, [r3, #0]
	return flags;
  40118e:	9d05      	ldr	r5, [sp, #20]
	if (Is_udd_bank0_received(0)) {
  401190:	4b34      	ldr	r3, [pc, #208]	; (401264 <udd_ctrl_in_sent+0x1a8>)
  401192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401194:	f013 0f02 	tst.w	r3, #2
  401198:	d13d      	bne.n	401216 <udd_ctrl_in_sent+0x15a>
	for (i = 0; i < nb_remain; i++) {
  40119a:	b14c      	cbz	r4, 4011b0 <udd_ctrl_in_sent+0xf4>
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  40119c:	4401      	add	r1, r0
  40119e:	460a      	mov	r2, r1
		udd_endpoint_fifo_write(0, *ptr_src++);
  4011a0:	4830      	ldr	r0, [pc, #192]	; (401264 <udd_ctrl_in_sent+0x1a8>)
  4011a2:	f812 3b01 	ldrb.w	r3, [r2], #1
  4011a6:	6503      	str	r3, [r0, #80]	; 0x50
	for (i = 0; i < nb_remain; i++) {
  4011a8:	1a53      	subs	r3, r2, r1
  4011aa:	b2db      	uxtb	r3, r3
  4011ac:	42a3      	cmp	r3, r4
  4011ae:	d3f8      	bcc.n	4011a2 <udd_ctrl_in_sent+0xe6>
	udd_ctrl_payload_nb_trans += nb_remain;
  4011b0:	4b28      	ldr	r3, [pc, #160]	; (401254 <udd_ctrl_in_sent+0x198>)
  4011b2:	881a      	ldrh	r2, [r3, #0]
  4011b4:	4414      	add	r4, r2
  4011b6:	801c      	strh	r4, [r3, #0]
	udd_set_transmit_ready(0);
  4011b8:	4a2a      	ldr	r2, [pc, #168]	; (401264 <udd_ctrl_in_sent+0x1a8>)
  4011ba:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011bc:	9303      	str	r3, [sp, #12]
  4011be:	9b03      	ldr	r3, [sp, #12]
  4011c0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4011c4:	9303      	str	r3, [sp, #12]
  4011c6:	9b03      	ldr	r3, [sp, #12]
  4011c8:	f043 0310 	orr.w	r3, r3, #16
  4011cc:	9303      	str	r3, [sp, #12]
  4011ce:	9b03      	ldr	r3, [sp, #12]
  4011d0:	6313      	str	r3, [r2, #48]	; 0x30
  4011d2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011d4:	f013 0f10 	tst.w	r3, #16
  4011d8:	d0fb      	beq.n	4011d2 <udd_ctrl_in_sent+0x116>
	udd_ack_in_sent(0);
  4011da:	4a22      	ldr	r2, [pc, #136]	; (401264 <udd_ctrl_in_sent+0x1a8>)
  4011dc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011de:	9304      	str	r3, [sp, #16]
  4011e0:	9b04      	ldr	r3, [sp, #16]
  4011e2:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4011e6:	9304      	str	r3, [sp, #16]
  4011e8:	9b04      	ldr	r3, [sp, #16]
  4011ea:	f023 0301 	bic.w	r3, r3, #1
  4011ee:	9304      	str	r3, [sp, #16]
  4011f0:	9b04      	ldr	r3, [sp, #16]
  4011f2:	6313      	str	r3, [r2, #48]	; 0x30
  4011f4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011f6:	f013 0f01 	tst.w	r3, #1
  4011fa:	d1fb      	bne.n	4011f4 <udd_ctrl_in_sent+0x138>
	if (cpu_irq_is_enabled_flags(flags))
  4011fc:	2d00      	cmp	r5, #0
  4011fe:	d0a2      	beq.n	401146 <udd_ctrl_in_sent+0x8a>
		cpu_irq_enable();
  401200:	2201      	movs	r2, #1
  401202:	4b1b      	ldr	r3, [pc, #108]	; (401270 <udd_ctrl_in_sent+0x1b4>)
  401204:	701a      	strb	r2, [r3, #0]
  401206:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40120a:	b662      	cpsie	i
  40120c:	e79b      	b.n	401146 <udd_ctrl_in_sent+0x8a>
		b_shortpacket = true;
  40120e:	2201      	movs	r2, #1
  401210:	4b13      	ldr	r3, [pc, #76]	; (401260 <udd_ctrl_in_sent+0x1a4>)
  401212:	701a      	strb	r2, [r3, #0]
  401214:	e7ab      	b.n	40116e <udd_ctrl_in_sent+0xb2>
	if (cpu_irq_is_enabled_flags(flags))
  401216:	b12d      	cbz	r5, 401224 <udd_ctrl_in_sent+0x168>
		cpu_irq_enable();
  401218:	2201      	movs	r2, #1
  40121a:	4b15      	ldr	r3, [pc, #84]	; (401270 <udd_ctrl_in_sent+0x1b4>)
  40121c:	701a      	strb	r2, [r3, #0]
  40121e:	f3bf 8f5f 	dmb	sy
  401222:	b662      	cpsie	i
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  401224:	2204      	movs	r2, #4
  401226:	4b0a      	ldr	r3, [pc, #40]	; (401250 <udd_ctrl_in_sent+0x194>)
  401228:	701a      	strb	r2, [r3, #0]
		udd_ack_in_sent(0);
  40122a:	4a0e      	ldr	r2, [pc, #56]	; (401264 <udd_ctrl_in_sent+0x1a8>)
  40122c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40122e:	9302      	str	r3, [sp, #8]
  401230:	9b02      	ldr	r3, [sp, #8]
  401232:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401236:	9302      	str	r3, [sp, #8]
  401238:	9b02      	ldr	r3, [sp, #8]
  40123a:	f023 0301 	bic.w	r3, r3, #1
  40123e:	9302      	str	r3, [sp, #8]
  401240:	9b02      	ldr	r3, [sp, #8]
  401242:	6313      	str	r3, [r2, #48]	; 0x30
  401244:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401246:	f013 0f01 	tst.w	r3, #1
  40124a:	d1fb      	bne.n	401244 <udd_ctrl_in_sent+0x188>
  40124c:	e77b      	b.n	401146 <udd_ctrl_in_sent+0x8a>
  40124e:	bf00      	nop
  401250:	20000d26 	.word	0x20000d26
  401254:	20000d22 	.word	0x20000d22
  401258:	20000db4 	.word	0x20000db4
  40125c:	20000d24 	.word	0x20000d24
  401260:	20000d20 	.word	0x20000d20
  401264:	40034000 	.word	0x40034000
  401268:	004010ad 	.word	0x004010ad
  40126c:	00401025 	.word	0x00401025
  401270:	20000184 	.word	0x20000184

00401274 <udd_ep_finish_job>:
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, int status,
		uint8_t ep_num)
{
  401274:	b538      	push	{r3, r4, r5, lr}
	if (ptr_job->busy == false) {
  401276:	7c43      	ldrb	r3, [r0, #17]
  401278:	f013 0f10 	tst.w	r3, #16
  40127c:	d016      	beq.n	4012ac <udd_ep_finish_job+0x38>
  40127e:	460d      	mov	r5, r1
		return; // No on-going job
	}
	ptr_job->busy = false;
  401280:	7c43      	ldrb	r3, [r0, #17]
  401282:	f36f 1304 	bfc	r3, #4, #1
  401286:	7443      	strb	r3, [r0, #17]
	if (NULL == ptr_job->call_trans) {
  401288:	6804      	ldr	r4, [r0, #0]
  40128a:	b17c      	cbz	r4, 4012ac <udd_ep_finish_job+0x38>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_type_in(ep_num)) {
  40128c:	f102 030c 	add.w	r3, r2, #12
  401290:	4907      	ldr	r1, [pc, #28]	; (4012b0 <udd_ep_finish_job+0x3c>)
  401292:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401296:	f413 6f80 	tst.w	r3, #1024	; 0x400
		ep_num |= USB_EP_DIR_IN;
  40129a:	bf18      	it	ne
  40129c:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
	}	
	ptr_job->call_trans((status == UDD_EP_TRANSFER_ABORT) ?
  4012a0:	6881      	ldr	r1, [r0, #8]
  4012a2:	2d01      	cmp	r5, #1
  4012a4:	bf14      	ite	ne
  4012a6:	2000      	movne	r0, #0
  4012a8:	2001      	moveq	r0, #1
  4012aa:	47a0      	blx	r4
  4012ac:	bd38      	pop	{r3, r4, r5, pc}
  4012ae:	bf00      	nop
  4012b0:	40034000 	.word	0x40034000

004012b4 <udd_ep_ack_out_received>:
		UDD_EP_TRANSFER_ABORT : UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}


static void udd_ep_ack_out_received(udd_ep_id_t ep)
{
  4012b4:	b430      	push	{r4, r5}
  4012b6:	b082      	sub	sp, #8
	bool bank0_received, bank1_received;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  4012b8:	1e41      	subs	r1, r0, #1
  4012ba:	0083      	lsls	r3, r0, #2
  4012bc:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  4012c0:	f503 3340 	add.w	r3, r3, #196608	; 0x30000

	bank0_received = Is_udd_bank0_received(ep);
  4012c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	bank1_received = Is_udd_bank1_received(ep);
  4012c6:	6b1c      	ldr	r4, [r3, #48]	; 0x30

	if (bank0_received && bank1_received) {
  4012c8:	f012 0f02 	tst.w	r2, #2
  4012cc:	d032      	beq.n	401334 <udd_ep_ack_out_received+0x80>
  4012ce:	f014 0f40 	tst.w	r4, #64	; 0x40
  4012d2:	d108      	bne.n	4012e6 <udd_ep_ack_out_received+0x32>
		// The only way is to use ptr_job->bank
	} else if (bank0_received) {
		// Must be bank0
		ptr_job->bank = 0;
  4012d4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4012d8:	4c2a      	ldr	r4, [pc, #168]	; (401384 <udd_ep_ack_out_received+0xd0>)
  4012da:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  4012de:	7c54      	ldrb	r4, [r2, #17]
  4012e0:	f36f 0483 	bfc	r4, #2, #2
  4012e4:	7454      	strb	r4, [r2, #17]
	} else {
		// Must be bank1
		ptr_job->bank = 1;
	}
	if (ptr_job->bank == 0) {
  4012e6:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4012ea:	4c26      	ldr	r4, [pc, #152]	; (401384 <udd_ep_ack_out_received+0xd0>)
  4012ec:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  4012f0:	7c52      	ldrb	r2, [r2, #17]
  4012f2:	f012 0f0c 	tst.w	r2, #12
  4012f6:	d128      	bne.n	40134a <udd_ep_ack_out_received+0x96>
		udd_ack_bank0_received(ep);
  4012f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4012fa:	9200      	str	r2, [sp, #0]
  4012fc:	9a00      	ldr	r2, [sp, #0]
  4012fe:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401302:	9200      	str	r2, [sp, #0]
  401304:	9a00      	ldr	r2, [sp, #0]
  401306:	f022 0202 	bic.w	r2, r2, #2
  40130a:	9200      	str	r2, [sp, #0]
  40130c:	9a00      	ldr	r2, [sp, #0]
  40130e:	631a      	str	r2, [r3, #48]	; 0x30
  401310:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401312:	f012 0f02 	tst.w	r2, #2
  401316:	d1fb      	bne.n	401310 <udd_ep_ack_out_received+0x5c>
		if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
  401318:	b380      	cbz	r0, 40137c <udd_ep_ack_out_received+0xc8>
  40131a:	2803      	cmp	r0, #3
  40131c:	d02e      	beq.n	40137c <udd_ep_ack_out_received+0xc8>
			ptr_job->bank = 1;
  40131e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  401322:	4b18      	ldr	r3, [pc, #96]	; (401384 <udd_ep_ack_out_received+0xd0>)
  401324:	eb03 0381 	add.w	r3, r3, r1, lsl #2
  401328:	7c5a      	ldrb	r2, [r3, #17]
  40132a:	2101      	movs	r1, #1
  40132c:	f361 0283 	bfi	r2, r1, #2, #2
  401330:	745a      	strb	r2, [r3, #17]
  401332:	e023      	b.n	40137c <udd_ep_ack_out_received+0xc8>
		ptr_job->bank = 1;
  401334:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  401338:	4c12      	ldr	r4, [pc, #72]	; (401384 <udd_ep_ack_out_received+0xd0>)
  40133a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  40133e:	7c54      	ldrb	r4, [r2, #17]
  401340:	2501      	movs	r5, #1
  401342:	f365 0483 	bfi	r4, r5, #2, #2
  401346:	7454      	strb	r4, [r2, #17]
  401348:	e7cd      	b.n	4012e6 <udd_ep_ack_out_received+0x32>
		}
	} else {
		udd_ack_bank1_received(ep);
  40134a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40134c:	9201      	str	r2, [sp, #4]
  40134e:	9a01      	ldr	r2, [sp, #4]
  401350:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401354:	9201      	str	r2, [sp, #4]
  401356:	9a01      	ldr	r2, [sp, #4]
  401358:	f022 0240 	bic.w	r2, r2, #64	; 0x40
  40135c:	9201      	str	r2, [sp, #4]
  40135e:	9a01      	ldr	r2, [sp, #4]
  401360:	631a      	str	r2, [r3, #48]	; 0x30
  401362:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401364:	f012 0f40 	tst.w	r2, #64	; 0x40
  401368:	d1fb      	bne.n	401362 <udd_ep_ack_out_received+0xae>
		ptr_job->bank = 0;
  40136a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40136e:	4b05      	ldr	r3, [pc, #20]	; (401384 <udd_ep_ack_out_received+0xd0>)
  401370:	eb03 0181 	add.w	r1, r3, r1, lsl #2
  401374:	7c4b      	ldrb	r3, [r1, #17]
  401376:	f36f 0383 	bfc	r3, #2, #2
  40137a:	744b      	strb	r3, [r1, #17]
	}
}
  40137c:	b002      	add	sp, #8
  40137e:	bc30      	pop	{r4, r5}
  401380:	4770      	bx	lr
  401382:	bf00      	nop
  401384:	20000d28 	.word	0x20000d28

00401388 <udd_ep_in_sent>:
	return is_short_pkt;
}


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
{
  401388:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40138c:	b083      	sub	sp, #12
  40138e:	4688      	mov	r8, r1
	bool b_shortpacket;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  401390:	4681      	mov	r9, r0
  401392:	1e46      	subs	r6, r0, #1

	// All banks are full
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
  401394:	eb06 0286 	add.w	r2, r6, r6, lsl #2
  401398:	4b66      	ldr	r3, [pc, #408]	; (401534 <udd_ep_in_sent+0x1ac>)
  40139a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  40139e:	f893 c011 	ldrb.w	ip, [r3, #17]
  4013a2:	f3cc 0c81 	ubfx	ip, ip, #2, #2
  4013a6:	2800      	cmp	r0, #0
  4013a8:	f000 80b7 	beq.w	40151a <udd_ep_in_sent+0x192>
  4013ac:	2803      	cmp	r0, #3
  4013ae:	bf0c      	ite	eq
  4013b0:	2301      	moveq	r3, #1
  4013b2:	2302      	movne	r3, #2
  4013b4:	4563      	cmp	r3, ip
  4013b6:	f340 80b2 	ble.w	40151e <udd_ep_in_sent+0x196>
		return true; // Data pending
	}

	// No more data in buffer
	if (ptr_job->buf_cnt >= ptr_job->buf_size && !ptr_job->b_shortpacket) {
  4013ba:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  4013be:	4a5d      	ldr	r2, [pc, #372]	; (401534 <udd_ep_in_sent+0x1ac>)
  4013c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4013c4:	68da      	ldr	r2, [r3, #12]
  4013c6:	689b      	ldr	r3, [r3, #8]
  4013c8:	429a      	cmp	r2, r3
  4013ca:	d309      	bcc.n	4013e0 <udd_ep_in_sent+0x58>
  4013cc:	eb06 0186 	add.w	r1, r6, r6, lsl #2
  4013d0:	4c58      	ldr	r4, [pc, #352]	; (401534 <udd_ep_in_sent+0x1ac>)
  4013d2:	eb04 0181 	add.w	r1, r4, r1, lsl #2
  4013d6:	7c49      	ldrb	r1, [r1, #17]
  4013d8:	f011 0f40 	tst.w	r1, #64	; 0x40
  4013dc:	f000 80a3 	beq.w	401526 <udd_ep_in_sent+0x19e>
	uint8_t *ptr_src = &ptr_job->buf[ptr_job->buf_cnt];
  4013e0:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  4013e4:	4953      	ldr	r1, [pc, #332]	; (401534 <udd_ep_in_sent+0x1ac>)
  4013e6:	eb01 0585 	add.w	r5, r1, r5, lsl #2
  4013ea:	686c      	ldr	r4, [r5, #4]
  4013ec:	4414      	add	r4, r2
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  4013ee:	1a99      	subs	r1, r3, r2
	uint32_t pkt_size = ptr_job->size;
  4013f0:	8a2b      	ldrh	r3, [r5, #16]
  4013f2:	f3c3 0709 	ubfx	r7, r3, #0, #10
	if (nb_remain < pkt_size) {
  4013f6:	42b9      	cmp	r1, r7
		pkt_size = nb_remain;
  4013f8:	bf3a      	itte	cc
  4013fa:	460f      	movcc	r7, r1
		is_short_pkt = true;
  4013fc:	f04f 0e01 	movcc.w	lr, #1
	bool is_short_pkt = false;
  401400:	f04f 0e00 	movcs.w	lr, #0
	ptr_job->buf_cnt += pkt_size;
  401404:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401408:	494a      	ldr	r1, [pc, #296]	; (401534 <udd_ep_in_sent+0x1ac>)
  40140a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  40140e:	443a      	add	r2, r7
  401410:	60da      	str	r2, [r3, #12]
	for (; pkt_size >= 8; pkt_size -= 8) {
  401412:	2f07      	cmp	r7, #7
  401414:	d92b      	bls.n	40146e <udd_ep_in_sent+0xe6>
  401416:	f104 0308 	add.w	r3, r4, #8
  40141a:	463d      	mov	r5, r7
  40141c:	0082      	lsls	r2, r0, #2
  40141e:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  401422:	f502 3240 	add.w	r2, r2, #196608	; 0x30000
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401426:	f813 1c08 	ldrb.w	r1, [r3, #-8]
  40142a:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  40142c:	f813 1c07 	ldrb.w	r1, [r3, #-7]
  401430:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401432:	f813 1c06 	ldrb.w	r1, [r3, #-6]
  401436:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401438:	f813 1c05 	ldrb.w	r1, [r3, #-5]
  40143c:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  40143e:	f813 1c04 	ldrb.w	r1, [r3, #-4]
  401442:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401444:	f813 1c03 	ldrb.w	r1, [r3, #-3]
  401448:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  40144a:	f813 1c02 	ldrb.w	r1, [r3, #-2]
  40144e:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401450:	f813 1c01 	ldrb.w	r1, [r3, #-1]
  401454:	6511      	str	r1, [r2, #80]	; 0x50
	for (; pkt_size >= 8; pkt_size -= 8) {
  401456:	3d08      	subs	r5, #8
  401458:	3308      	adds	r3, #8
  40145a:	2d07      	cmp	r5, #7
  40145c:	d8e3      	bhi.n	401426 <udd_ep_in_sent+0x9e>
  40145e:	f1a7 0308 	sub.w	r3, r7, #8
  401462:	f023 0307 	bic.w	r3, r3, #7
  401466:	3308      	adds	r3, #8
  401468:	441c      	add	r4, r3
  40146a:	f007 0707 	and.w	r7, r7, #7
	for (; pkt_size; pkt_size--) {
  40146e:	b14f      	cbz	r7, 401484 <udd_ep_in_sent+0xfc>
  401470:	19e3      	adds	r3, r4, r7
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401472:	4931      	ldr	r1, [pc, #196]	; (401538 <udd_ep_in_sent+0x1b0>)
  401474:	f109 0914 	add.w	r9, r9, #20
  401478:	f814 2b01 	ldrb.w	r2, [r4], #1
  40147c:	f841 2029 	str.w	r2, [r1, r9, lsl #2]
	for (; pkt_size; pkt_size--) {
  401480:	429c      	cmp	r4, r3
  401482:	d1f9      	bne.n	401478 <udd_ep_in_sent+0xf0>
	ptr_job->bank++;
  401484:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401488:	4a2a      	ldr	r2, [pc, #168]	; (401534 <udd_ep_in_sent+0x1ac>)
  40148a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40148e:	f10c 0c01 	add.w	ip, ip, #1
  401492:	7c5a      	ldrb	r2, [r3, #17]
  401494:	f36c 0283 	bfi	r2, ip, #2, #2
  401498:	745a      	strb	r2, [r3, #17]

	// Fill FIFO
	b_shortpacket = udd_ep_write_fifo(ep);

	// Data is ready to send
	if (b_tx) {
  40149a:	f1b8 0f00 	cmp.w	r8, #0
  40149e:	d014      	beq.n	4014ca <udd_ep_in_sent+0x142>
  4014a0:	0080      	lsls	r0, r0, #2
  4014a2:	f100 2040 	add.w	r0, r0, #1073758208	; 0x40004000
  4014a6:	f500 3040 	add.w	r0, r0, #196608	; 0x30000
		udd_set_transmit_ready(ep);
  4014aa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4014ac:	9301      	str	r3, [sp, #4]
  4014ae:	9b01      	ldr	r3, [sp, #4]
  4014b0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4014b4:	9301      	str	r3, [sp, #4]
  4014b6:	9b01      	ldr	r3, [sp, #4]
  4014b8:	f043 0310 	orr.w	r3, r3, #16
  4014bc:	9301      	str	r3, [sp, #4]
  4014be:	9b01      	ldr	r3, [sp, #4]
  4014c0:	6303      	str	r3, [r0, #48]	; 0x30
  4014c2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4014c4:	f013 0f10 	tst.w	r3, #16
  4014c8:	d0fb      	beq.n	4014c2 <udd_ep_in_sent+0x13a>
	}
	// Short PKT? no need to send it again.
	if (b_shortpacket) {
  4014ca:	f1be 0f00 	cmp.w	lr, #0
  4014ce:	d008      	beq.n	4014e2 <udd_ep_in_sent+0x15a>
		ptr_job->b_shortpacket = false;
  4014d0:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  4014d4:	4a17      	ldr	r2, [pc, #92]	; (401534 <udd_ep_in_sent+0x1ac>)
  4014d6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4014da:	7c5a      	ldrb	r2, [r3, #17]
  4014dc:	f36f 1286 	bfc	r2, #6, #1
  4014e0:	745a      	strb	r2, [r3, #17]
	}
	// All transfer done, including ZLP, Finish Job
	if ((ptr_job->buf_cnt >= ptr_job->buf_size)
  4014e2:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  4014e6:	4a13      	ldr	r2, [pc, #76]	; (401534 <udd_ep_in_sent+0x1ac>)
  4014e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4014ec:	68da      	ldr	r2, [r3, #12]
  4014ee:	689b      	ldr	r3, [r3, #8]
  4014f0:	429a      	cmp	r2, r3
  4014f2:	d31a      	bcc.n	40152a <udd_ep_in_sent+0x1a2>
			&& (!ptr_job->b_shortpacket)) {
  4014f4:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  4014f8:	4a0e      	ldr	r2, [pc, #56]	; (401534 <udd_ep_in_sent+0x1ac>)
  4014fa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4014fe:	7c5b      	ldrb	r3, [r3, #17]
  401500:	f013 0f40 	tst.w	r3, #64	; 0x40
  401504:	d113      	bne.n	40152e <udd_ep_in_sent+0x1a6>
		ptr_job->b_buf_end = true;
  401506:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40150a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
  40150e:	7c73      	ldrb	r3, [r6, #17]
  401510:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401514:	7473      	strb	r3, [r6, #17]
		return false;
  401516:	2000      	movs	r0, #0
  401518:	e002      	b.n	401520 <udd_ep_in_sent+0x198>
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
  40151a:	2301      	movs	r3, #1
  40151c:	e74a      	b.n	4013b4 <udd_ep_in_sent+0x2c>
		return true; // Data pending
  40151e:	2001      	movs	r0, #1
	}
	return true; // Pending
}
  401520:	b003      	add	sp, #12
  401522:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return false;
  401526:	2000      	movs	r0, #0
  401528:	e7fa      	b.n	401520 <udd_ep_in_sent+0x198>
	return true; // Pending
  40152a:	2001      	movs	r0, #1
  40152c:	e7f8      	b.n	401520 <udd_ep_in_sent+0x198>
  40152e:	2001      	movs	r0, #1
  401530:	e7f6      	b.n	401520 <udd_ep_in_sent+0x198>
  401532:	bf00      	nop
  401534:	20000d28 	.word	0x20000d28
  401538:	40034000 	.word	0x40034000

0040153c <UDP_Handler>:
{
  40153c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401540:	b09b      	sub	sp, #108	; 0x6c
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
  401542:	4b86      	ldr	r3, [pc, #536]	; (40175c <UDP_Handler+0x220>)
  401544:	4798      	blx	r3
  401546:	b920      	cbnz	r0, 401552 <UDP_Handler+0x16>
  401548:	4b85      	ldr	r3, [pc, #532]	; (401760 <UDP_Handler+0x224>)
  40154a:	69db      	ldr	r3, [r3, #28]
  40154c:	f413 7f80 	tst.w	r3, #256	; 0x100
  401550:	d03b      	beq.n	4015ca <UDP_Handler+0x8e>
	udd_enable_periph_ck();
  401552:	2022      	movs	r0, #34	; 0x22
  401554:	4b83      	ldr	r3, [pc, #524]	; (401764 <UDP_Handler+0x228>)
  401556:	4798      	blx	r3
	if (Is_udd_sof_interrupt_enabled() && Is_udd_sof()) {
  401558:	4b81      	ldr	r3, [pc, #516]	; (401760 <UDP_Handler+0x224>)
  40155a:	699b      	ldr	r3, [r3, #24]
  40155c:	f413 6f00 	tst.w	r3, #2048	; 0x800
  401560:	d004      	beq.n	40156c <UDP_Handler+0x30>
  401562:	4b7f      	ldr	r3, [pc, #508]	; (401760 <UDP_Handler+0x224>)
  401564:	69db      	ldr	r3, [r3, #28]
  401566:	f413 6f00 	tst.w	r3, #2048	; 0x800
  40156a:	d137      	bne.n	4015dc <UDP_Handler+0xa0>
	if (!Is_udd_endpoint_interrupt(0))
  40156c:	4b7c      	ldr	r3, [pc, #496]	; (401760 <UDP_Handler+0x224>)
  40156e:	69db      	ldr	r3, [r3, #28]
  401570:	f013 0f01 	tst.w	r3, #1
  401574:	f000 81b6 	beq.w	4018e4 <UDP_Handler+0x3a8>
	if (Is_udd_setup_received(0)) {
  401578:	4b79      	ldr	r3, [pc, #484]	; (401760 <UDP_Handler+0x224>)
  40157a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40157c:	f013 0f04 	tst.w	r3, #4
  401580:	d133      	bne.n	4015ea <UDP_Handler+0xae>
	if (Is_udd_in_sent(0)) {
  401582:	4b77      	ldr	r3, [pc, #476]	; (401760 <UDP_Handler+0x224>)
  401584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401586:	f013 0f01 	tst.w	r3, #1
  40158a:	f040 80c3 	bne.w	401714 <UDP_Handler+0x1d8>
	if (Is_udd_bank0_received(0)) {
  40158e:	4b74      	ldr	r3, [pc, #464]	; (401760 <UDP_Handler+0x224>)
  401590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401592:	f013 0f02 	tst.w	r3, #2
  401596:	f040 80c0 	bne.w	40171a <UDP_Handler+0x1de>
	if (Is_udd_stall(0)) {
  40159a:	4b71      	ldr	r3, [pc, #452]	; (401760 <UDP_Handler+0x224>)
  40159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40159e:	f013 0f08 	tst.w	r3, #8
  4015a2:	f000 819f 	beq.w	4018e4 <UDP_Handler+0x3a8>
		udd_ack_stall(0);
  4015a6:	4a6e      	ldr	r2, [pc, #440]	; (401760 <UDP_Handler+0x224>)
  4015a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4015aa:	9300      	str	r3, [sp, #0]
  4015ac:	9b00      	ldr	r3, [sp, #0]
  4015ae:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4015b2:	9300      	str	r3, [sp, #0]
  4015b4:	9b00      	ldr	r3, [sp, #0]
  4015b6:	f023 0308 	bic.w	r3, r3, #8
  4015ba:	9300      	str	r3, [sp, #0]
  4015bc:	9b00      	ldr	r3, [sp, #0]
  4015be:	6313      	str	r3, [r2, #48]	; 0x30
  4015c0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4015c2:	f013 0f08 	tst.w	r3, #8
  4015c6:	d1fb      	bne.n	4015c0 <UDP_Handler+0x84>
  4015c8:	e005      	b.n	4015d6 <UDP_Handler+0x9a>
  __ASM volatile ("cpsid i" : : : "memory");
  4015ca:	b672      	cpsid	i
  4015cc:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
  4015d0:	2200      	movs	r2, #0
  4015d2:	4b65      	ldr	r3, [pc, #404]	; (401768 <UDP_Handler+0x22c>)
  4015d4:	701a      	strb	r2, [r3, #0]
}
  4015d6:	b01b      	add	sp, #108	; 0x6c
  4015d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		udd_ack_sof();
  4015dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4015e0:	4b5f      	ldr	r3, [pc, #380]	; (401760 <UDP_Handler+0x224>)
  4015e2:	621a      	str	r2, [r3, #32]
		udc_sof_notify();
  4015e4:	4b61      	ldr	r3, [pc, #388]	; (40176c <UDP_Handler+0x230>)
  4015e6:	4798      	blx	r3
		goto udd_interrupt_sof_end;
  4015e8:	e7f5      	b.n	4015d6 <UDP_Handler+0x9a>
	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
  4015ea:	4b61      	ldr	r3, [pc, #388]	; (401770 <UDP_Handler+0x234>)
  4015ec:	781b      	ldrb	r3, [r3, #0]
  4015ee:	b9cb      	cbnz	r3, 401624 <UDP_Handler+0xe8>
	if (8 != udd_byte_count(0)) {
  4015f0:	4b5b      	ldr	r3, [pc, #364]	; (401760 <UDP_Handler+0x224>)
  4015f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015f4:	f3c3 430a 	ubfx	r3, r3, #16, #11
  4015f8:	2b08      	cmp	r3, #8
  4015fa:	d018      	beq.n	40162e <UDP_Handler+0xf2>
		udd_ack_setup_received(0);
  4015fc:	4a58      	ldr	r2, [pc, #352]	; (401760 <UDP_Handler+0x224>)
  4015fe:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401600:	9301      	str	r3, [sp, #4]
  401602:	9b01      	ldr	r3, [sp, #4]
  401604:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401608:	9301      	str	r3, [sp, #4]
  40160a:	9b01      	ldr	r3, [sp, #4]
  40160c:	f023 0304 	bic.w	r3, r3, #4
  401610:	9301      	str	r3, [sp, #4]
  401612:	9b01      	ldr	r3, [sp, #4]
  401614:	6313      	str	r3, [r2, #48]	; 0x30
  401616:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401618:	f013 0f04 	tst.w	r3, #4
  40161c:	d1fb      	bne.n	401616 <UDP_Handler+0xda>
		udd_ctrl_stall_data();
  40161e:	4b55      	ldr	r3, [pc, #340]	; (401774 <UDP_Handler+0x238>)
  401620:	4798      	blx	r3
  401622:	e7d8      	b.n	4015d6 <UDP_Handler+0x9a>
		udd_ctrl_endofrequest();
  401624:	4b54      	ldr	r3, [pc, #336]	; (401778 <UDP_Handler+0x23c>)
  401626:	4798      	blx	r3
		udd_ctrl_init();
  401628:	4b54      	ldr	r3, [pc, #336]	; (40177c <UDP_Handler+0x240>)
  40162a:	4798      	blx	r3
  40162c:	e7e0      	b.n	4015f0 <UDP_Handler+0xb4>
  40162e:	4b54      	ldr	r3, [pc, #336]	; (401780 <UDP_Handler+0x244>)
  401630:	f103 0008 	add.w	r0, r3, #8
			udd_endpoint_fifo_read(0);
  401634:	494a      	ldr	r1, [pc, #296]	; (401760 <UDP_Handler+0x224>)
  401636:	6d0a      	ldr	r2, [r1, #80]	; 0x50
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  401638:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (i = 0; i < 8; i++) {
  40163c:	4283      	cmp	r3, r0
  40163e:	d1fa      	bne.n	401636 <UDP_Handler+0xfa>
	if (udc_process_setup() == false) {
  401640:	4b50      	ldr	r3, [pc, #320]	; (401784 <UDP_Handler+0x248>)
  401642:	4798      	blx	r3
  401644:	b998      	cbnz	r0, 40166e <UDP_Handler+0x132>
		udd_ack_setup_received(0);
  401646:	4a46      	ldr	r2, [pc, #280]	; (401760 <UDP_Handler+0x224>)
  401648:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40164a:	9302      	str	r3, [sp, #8]
  40164c:	9b02      	ldr	r3, [sp, #8]
  40164e:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401652:	9302      	str	r3, [sp, #8]
  401654:	9b02      	ldr	r3, [sp, #8]
  401656:	f023 0304 	bic.w	r3, r3, #4
  40165a:	9302      	str	r3, [sp, #8]
  40165c:	9b02      	ldr	r3, [sp, #8]
  40165e:	6313      	str	r3, [r2, #48]	; 0x30
  401660:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401662:	f013 0f04 	tst.w	r3, #4
  401666:	d1fb      	bne.n	401660 <UDP_Handler+0x124>
		udd_ctrl_stall_data();
  401668:	4b42      	ldr	r3, [pc, #264]	; (401774 <UDP_Handler+0x238>)
  40166a:	4798      	blx	r3
  40166c:	e7b3      	b.n	4015d6 <UDP_Handler+0x9a>
	if (Udd_setup_is_in()) {
  40166e:	4b46      	ldr	r3, [pc, #280]	; (401788 <UDP_Handler+0x24c>)
  401670:	f993 3000 	ldrsb.w	r3, [r3]
  401674:	2b00      	cmp	r3, #0
  401676:	db1d      	blt.n	4016b4 <UDP_Handler+0x178>
		udd_ack_setup_received(0);
  401678:	4a39      	ldr	r2, [pc, #228]	; (401760 <UDP_Handler+0x224>)
  40167a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40167c:	9305      	str	r3, [sp, #20]
  40167e:	9b05      	ldr	r3, [sp, #20]
  401680:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401684:	9305      	str	r3, [sp, #20]
  401686:	9b05      	ldr	r3, [sp, #20]
  401688:	f023 0304 	bic.w	r3, r3, #4
  40168c:	9305      	str	r3, [sp, #20]
  40168e:	9b05      	ldr	r3, [sp, #20]
  401690:	6313      	str	r3, [r2, #48]	; 0x30
  401692:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401694:	f013 0f04 	tst.w	r3, #4
  401698:	d1fb      	bne.n	401692 <UDP_Handler+0x156>
		if (0 == udd_g_ctrlreq.req.wLength) {
  40169a:	4b3b      	ldr	r3, [pc, #236]	; (401788 <UDP_Handler+0x24c>)
  40169c:	88db      	ldrh	r3, [r3, #6]
  40169e:	2b00      	cmp	r3, #0
  4016a0:	d035      	beq.n	40170e <UDP_Handler+0x1d2>
		udd_ctrl_prev_payload_nb_trans = 0;
  4016a2:	2300      	movs	r3, #0
  4016a4:	4a39      	ldr	r2, [pc, #228]	; (40178c <UDP_Handler+0x250>)
  4016a6:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_nb_trans = 0;
  4016a8:	4a39      	ldr	r2, [pc, #228]	; (401790 <UDP_Handler+0x254>)
  4016aa:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
  4016ac:	2201      	movs	r2, #1
  4016ae:	4b30      	ldr	r3, [pc, #192]	; (401770 <UDP_Handler+0x234>)
  4016b0:	701a      	strb	r2, [r3, #0]
  4016b2:	e790      	b.n	4015d6 <UDP_Handler+0x9a>
		udd_set_endpoint_direction_in(0);
  4016b4:	4a2a      	ldr	r2, [pc, #168]	; (401760 <UDP_Handler+0x224>)
  4016b6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4016b8:	9303      	str	r3, [sp, #12]
  4016ba:	9b03      	ldr	r3, [sp, #12]
  4016bc:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4016c0:	9303      	str	r3, [sp, #12]
  4016c2:	9b03      	ldr	r3, [sp, #12]
  4016c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4016c8:	9303      	str	r3, [sp, #12]
  4016ca:	9b03      	ldr	r3, [sp, #12]
  4016cc:	6313      	str	r3, [r2, #48]	; 0x30
  4016ce:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4016d0:	f013 0f80 	tst.w	r3, #128	; 0x80
  4016d4:	d0fb      	beq.n	4016ce <UDP_Handler+0x192>
		udd_ack_setup_received(0);
  4016d6:	4a22      	ldr	r2, [pc, #136]	; (401760 <UDP_Handler+0x224>)
  4016d8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4016da:	9304      	str	r3, [sp, #16]
  4016dc:	9b04      	ldr	r3, [sp, #16]
  4016de:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4016e2:	9304      	str	r3, [sp, #16]
  4016e4:	9b04      	ldr	r3, [sp, #16]
  4016e6:	f023 0304 	bic.w	r3, r3, #4
  4016ea:	9304      	str	r3, [sp, #16]
  4016ec:	9b04      	ldr	r3, [sp, #16]
  4016ee:	6313      	str	r3, [r2, #48]	; 0x30
  4016f0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4016f2:	f013 0f04 	tst.w	r3, #4
  4016f6:	d1fb      	bne.n	4016f0 <UDP_Handler+0x1b4>
		udd_ctrl_prev_payload_nb_trans = 0;
  4016f8:	2300      	movs	r3, #0
  4016fa:	4a24      	ldr	r2, [pc, #144]	; (40178c <UDP_Handler+0x250>)
  4016fc:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_nb_trans = 0;
  4016fe:	4a24      	ldr	r2, [pc, #144]	; (401790 <UDP_Handler+0x254>)
  401700:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
  401702:	2202      	movs	r2, #2
  401704:	4b1a      	ldr	r3, [pc, #104]	; (401770 <UDP_Handler+0x234>)
  401706:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
  401708:	4b22      	ldr	r3, [pc, #136]	; (401794 <UDP_Handler+0x258>)
  40170a:	4798      	blx	r3
  40170c:	e763      	b.n	4015d6 <UDP_Handler+0x9a>
			udd_ctrl_send_zlp_in();
  40170e:	4b22      	ldr	r3, [pc, #136]	; (401798 <UDP_Handler+0x25c>)
  401710:	4798      	blx	r3
  401712:	e760      	b.n	4015d6 <UDP_Handler+0x9a>
		udd_ctrl_in_sent();
  401714:	4b1f      	ldr	r3, [pc, #124]	; (401794 <UDP_Handler+0x258>)
  401716:	4798      	blx	r3
  401718:	e75d      	b.n	4015d6 <UDP_Handler+0x9a>
	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
  40171a:	4b15      	ldr	r3, [pc, #84]	; (401770 <UDP_Handler+0x234>)
  40171c:	781b      	ldrb	r3, [r3, #0]
  40171e:	2b01      	cmp	r3, #1
  401720:	d03c      	beq.n	40179c <UDP_Handler+0x260>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
  401722:	2b02      	cmp	r3, #2
  401724:	d004      	beq.n	401730 <UDP_Handler+0x1f4>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
  401726:	2b04      	cmp	r3, #4
  401728:	d002      	beq.n	401730 <UDP_Handler+0x1f4>
			udd_ctrl_stall_data();
  40172a:	4b12      	ldr	r3, [pc, #72]	; (401774 <UDP_Handler+0x238>)
  40172c:	4798      	blx	r3
  40172e:	e001      	b.n	401734 <UDP_Handler+0x1f8>
			udd_ctrl_endofrequest();
  401730:	4b11      	ldr	r3, [pc, #68]	; (401778 <UDP_Handler+0x23c>)
  401732:	4798      	blx	r3
		udd_ack_bank0_received(0);
  401734:	4a0a      	ldr	r2, [pc, #40]	; (401760 <UDP_Handler+0x224>)
  401736:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401738:	9306      	str	r3, [sp, #24]
  40173a:	9b06      	ldr	r3, [sp, #24]
  40173c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401740:	9306      	str	r3, [sp, #24]
  401742:	9b06      	ldr	r3, [sp, #24]
  401744:	f023 0302 	bic.w	r3, r3, #2
  401748:	9306      	str	r3, [sp, #24]
  40174a:	9b06      	ldr	r3, [sp, #24]
  40174c:	6313      	str	r3, [r2, #48]	; 0x30
  40174e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401750:	f013 0f02 	tst.w	r3, #2
  401754:	d1fb      	bne.n	40174e <UDP_Handler+0x212>
		udd_ctrl_init();
  401756:	4b09      	ldr	r3, [pc, #36]	; (40177c <UDP_Handler+0x240>)
  401758:	4798      	blx	r3
  40175a:	e73c      	b.n	4015d6 <UDP_Handler+0x9a>
  40175c:	00402e2d 	.word	0x00402e2d
  401760:	40034000 	.word	0x40034000
  401764:	00402d11 	.word	0x00402d11
  401768:	20000184 	.word	0x20000184
  40176c:	00400a09 	.word	0x00400a09
  401770:	20000d26 	.word	0x20000d26
  401774:	0040103d 	.word	0x0040103d
  401778:	004010ad 	.word	0x004010ad
  40177c:	00401025 	.word	0x00401025
  401780:	20000db3 	.word	0x20000db3
  401784:	00400a49 	.word	0x00400a49
  401788:	20000db4 	.word	0x20000db4
  40178c:	20000d24 	.word	0x20000d24
  401790:	20000d22 	.word	0x20000d22
  401794:	004010bd 	.word	0x004010bd
  401798:	00401075 	.word	0x00401075
	nb_data = udd_byte_count(0);
  40179c:	4b93      	ldr	r3, [pc, #588]	; (4019ec <UDP_Handler+0x4b0>)
  40179e:	6b19      	ldr	r1, [r3, #48]	; 0x30
  4017a0:	f3c1 410a 	ubfx	r1, r1, #16, #11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
  4017a4:	4b92      	ldr	r3, [pc, #584]	; (4019f0 <UDP_Handler+0x4b4>)
  4017a6:	899b      	ldrh	r3, [r3, #12]
  4017a8:	4a92      	ldr	r2, [pc, #584]	; (4019f4 <UDP_Handler+0x4b8>)
  4017aa:	8815      	ldrh	r5, [r2, #0]
  4017ac:	186a      	adds	r2, r5, r1
  4017ae:	4293      	cmp	r3, r2
		nb_data = udd_g_ctrlreq.payload_size -
  4017b0:	bfbc      	itt	lt
  4017b2:	1b5b      	sublt	r3, r3, r5
  4017b4:	b299      	uxthlt	r1, r3
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  4017b6:	4b8e      	ldr	r3, [pc, #568]	; (4019f0 <UDP_Handler+0x4b4>)
  4017b8:	6898      	ldr	r0, [r3, #8]
  4017ba:	4428      	add	r0, r5
	for (i = 0; i < nb_data; i++) {
  4017bc:	b171      	cbz	r1, 4017dc <UDP_Handler+0x2a0>
  4017be:	4602      	mov	r2, r0
		*ptr_dest++ = udd_endpoint_fifo_read(0);
  4017c0:	4c8a      	ldr	r4, [pc, #552]	; (4019ec <UDP_Handler+0x4b0>)
  4017c2:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4017c4:	f802 3b01 	strb.w	r3, [r2], #1
	for (i = 0; i < nb_data; i++) {
  4017c8:	1a13      	subs	r3, r2, r0
  4017ca:	b2db      	uxtb	r3, r3
  4017cc:	428b      	cmp	r3, r1
  4017ce:	d3f8      	bcc.n	4017c2 <UDP_Handler+0x286>
	udd_ctrl_payload_nb_trans += nb_data;
  4017d0:	440d      	add	r5, r1
  4017d2:	b2ad      	uxth	r5, r5
  4017d4:	4b87      	ldr	r3, [pc, #540]	; (4019f4 <UDP_Handler+0x4b8>)
  4017d6:	801d      	strh	r5, [r3, #0]
	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
  4017d8:	2940      	cmp	r1, #64	; 0x40
  4017da:	d01a      	beq.n	401812 <UDP_Handler+0x2d6>
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
  4017dc:	4b84      	ldr	r3, [pc, #528]	; (4019f0 <UDP_Handler+0x4b4>)
  4017de:	819d      	strh	r5, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
  4017e0:	695b      	ldr	r3, [r3, #20]
  4017e2:	b113      	cbz	r3, 4017ea <UDP_Handler+0x2ae>
			if (!udd_g_ctrlreq.over_under_run()) {
  4017e4:	4798      	blx	r3
  4017e6:	2800      	cmp	r0, #0
  4017e8:	d030      	beq.n	40184c <UDP_Handler+0x310>
		udd_ack_bank0_received(0);
  4017ea:	4a80      	ldr	r2, [pc, #512]	; (4019ec <UDP_Handler+0x4b0>)
  4017ec:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4017ee:	9308      	str	r3, [sp, #32]
  4017f0:	9b08      	ldr	r3, [sp, #32]
  4017f2:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4017f6:	9308      	str	r3, [sp, #32]
  4017f8:	9b08      	ldr	r3, [sp, #32]
  4017fa:	f023 0302 	bic.w	r3, r3, #2
  4017fe:	9308      	str	r3, [sp, #32]
  401800:	9b08      	ldr	r3, [sp, #32]
  401802:	6313      	str	r3, [r2, #48]	; 0x30
  401804:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401806:	f013 0f02 	tst.w	r3, #2
  40180a:	d1fb      	bne.n	401804 <UDP_Handler+0x2c8>
		udd_ctrl_send_zlp_in();
  40180c:	4b7a      	ldr	r3, [pc, #488]	; (4019f8 <UDP_Handler+0x4bc>)
  40180e:	4798      	blx	r3
  401810:	e6e1      	b.n	4015d6 <UDP_Handler+0x9a>
			|| (udd_g_ctrlreq.req.wLength <=
  401812:	4b77      	ldr	r3, [pc, #476]	; (4019f0 <UDP_Handler+0x4b4>)
  401814:	88da      	ldrh	r2, [r3, #6]
			(udd_ctrl_prev_payload_nb_trans +
  401816:	4b79      	ldr	r3, [pc, #484]	; (4019fc <UDP_Handler+0x4c0>)
  401818:	881b      	ldrh	r3, [r3, #0]
  40181a:	442b      	add	r3, r5
			|| (udd_g_ctrlreq.req.wLength <=
  40181c:	429a      	cmp	r2, r3
  40181e:	dddd      	ble.n	4017dc <UDP_Handler+0x2a0>
	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
  401820:	4b73      	ldr	r3, [pc, #460]	; (4019f0 <UDP_Handler+0x4b4>)
  401822:	899b      	ldrh	r3, [r3, #12]
  401824:	42ab      	cmp	r3, r5
  401826:	d025      	beq.n	401874 <UDP_Handler+0x338>
	udd_ack_bank0_received(0);
  401828:	4a70      	ldr	r2, [pc, #448]	; (4019ec <UDP_Handler+0x4b0>)
  40182a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40182c:	930b      	str	r3, [sp, #44]	; 0x2c
  40182e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401830:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401834:	930b      	str	r3, [sp, #44]	; 0x2c
  401836:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401838:	f023 0302 	bic.w	r3, r3, #2
  40183c:	930b      	str	r3, [sp, #44]	; 0x2c
  40183e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401840:	6313      	str	r3, [r2, #48]	; 0x30
  401842:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401844:	f013 0f02 	tst.w	r3, #2
  401848:	d1fb      	bne.n	401842 <UDP_Handler+0x306>
  40184a:	e6c4      	b.n	4015d6 <UDP_Handler+0x9a>
				udd_ctrl_stall_data();
  40184c:	4b6c      	ldr	r3, [pc, #432]	; (401a00 <UDP_Handler+0x4c4>)
  40184e:	4798      	blx	r3
				udd_ack_bank0_received(0);
  401850:	4a66      	ldr	r2, [pc, #408]	; (4019ec <UDP_Handler+0x4b0>)
  401852:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401854:	9307      	str	r3, [sp, #28]
  401856:	9b07      	ldr	r3, [sp, #28]
  401858:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40185c:	9307      	str	r3, [sp, #28]
  40185e:	9b07      	ldr	r3, [sp, #28]
  401860:	f023 0302 	bic.w	r3, r3, #2
  401864:	9307      	str	r3, [sp, #28]
  401866:	9b07      	ldr	r3, [sp, #28]
  401868:	6313      	str	r3, [r2, #48]	; 0x30
  40186a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40186c:	f013 0f02 	tst.w	r3, #2
  401870:	d1fb      	bne.n	40186a <UDP_Handler+0x32e>
  401872:	e6b0      	b.n	4015d6 <UDP_Handler+0x9a>
		if (!udd_g_ctrlreq.over_under_run) {
  401874:	4b5e      	ldr	r3, [pc, #376]	; (4019f0 <UDP_Handler+0x4b4>)
  401876:	695b      	ldr	r3, [r3, #20]
  401878:	b153      	cbz	r3, 401890 <UDP_Handler+0x354>
		if (!udd_g_ctrlreq.over_under_run()) {
  40187a:	4798      	blx	r3
  40187c:	b1e8      	cbz	r0, 4018ba <UDP_Handler+0x37e>
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  40187e:	495f      	ldr	r1, [pc, #380]	; (4019fc <UDP_Handler+0x4c0>)
  401880:	4a5c      	ldr	r2, [pc, #368]	; (4019f4 <UDP_Handler+0x4b8>)
  401882:	880b      	ldrh	r3, [r1, #0]
  401884:	8810      	ldrh	r0, [r2, #0]
  401886:	4403      	add	r3, r0
  401888:	800b      	strh	r3, [r1, #0]
		udd_ctrl_payload_nb_trans = 0;
  40188a:	2300      	movs	r3, #0
  40188c:	8013      	strh	r3, [r2, #0]
  40188e:	e7cb      	b.n	401828 <UDP_Handler+0x2ec>
			udd_ctrl_stall_data();
  401890:	4b5b      	ldr	r3, [pc, #364]	; (401a00 <UDP_Handler+0x4c4>)
  401892:	4798      	blx	r3
			udd_ack_bank0_received(0);
  401894:	4a55      	ldr	r2, [pc, #340]	; (4019ec <UDP_Handler+0x4b0>)
  401896:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401898:	9309      	str	r3, [sp, #36]	; 0x24
  40189a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40189c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4018a0:	9309      	str	r3, [sp, #36]	; 0x24
  4018a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4018a4:	f023 0302 	bic.w	r3, r3, #2
  4018a8:	9309      	str	r3, [sp, #36]	; 0x24
  4018aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4018ac:	6313      	str	r3, [r2, #48]	; 0x30
  4018ae:	4613      	mov	r3, r2
  4018b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4018b2:	f012 0f02 	tst.w	r2, #2
  4018b6:	d1fb      	bne.n	4018b0 <UDP_Handler+0x374>
  4018b8:	e68d      	b.n	4015d6 <UDP_Handler+0x9a>
			udd_ctrl_stall_data();
  4018ba:	4b51      	ldr	r3, [pc, #324]	; (401a00 <UDP_Handler+0x4c4>)
  4018bc:	4798      	blx	r3
			udd_ack_bank0_received(0);
  4018be:	4a4b      	ldr	r2, [pc, #300]	; (4019ec <UDP_Handler+0x4b0>)
  4018c0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4018c2:	930a      	str	r3, [sp, #40]	; 0x28
  4018c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4018c6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4018ca:	930a      	str	r3, [sp, #40]	; 0x28
  4018cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4018ce:	f023 0302 	bic.w	r3, r3, #2
  4018d2:	930a      	str	r3, [sp, #40]	; 0x28
  4018d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4018d6:	6313      	str	r3, [r2, #48]	; 0x30
  4018d8:	4613      	mov	r3, r2
  4018da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4018dc:	f012 0f02 	tst.w	r2, #2
  4018e0:	d1fb      	bne.n	4018da <UDP_Handler+0x39e>
  4018e2:	e678      	b.n	4015d6 <UDP_Handler+0x9a>
  4018e4:	4a47      	ldr	r2, [pc, #284]	; (401a04 <UDP_Handler+0x4c8>)
	for (i = 0; i < nb_data; i++) {
  4018e6:	2301      	movs	r3, #1
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  4018e8:	f8df e100 	ldr.w	lr, [pc, #256]	; 4019ec <UDP_Handler+0x4b0>
  4018ec:	4618      	mov	r0, r3
  4018ee:	e17f      	b.n	401bf0 <UDP_Handler+0x6b4>
	uint32_t pkt_size = ptr_job->size;
  4018f0:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  4018f4:	4b43      	ldr	r3, [pc, #268]	; (401a04 <UDP_Handler+0x4c8>)
  4018f6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  4018fa:	f8b3 a010 	ldrh.w	sl, [r3, #16]
  4018fe:	f3ca 0a09 	ubfx	sl, sl, #0, #10
	nb_data = udd_byte_count(ep);
  401902:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401904:	f3c3 490a 	ubfx	r9, r3, #16, #11
	if (nb_data > 0) {
  401908:	f1b9 0f00 	cmp.w	r9, #0
  40190c:	f000 81df 	beq.w	401cce <UDP_Handler+0x792>
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  401910:	4b3c      	ldr	r3, [pc, #240]	; (401a04 <UDP_Handler+0x4c8>)
  401912:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  401916:	f8d3 e008 	ldr.w	lr, [r3, #8]
  40191a:	68da      	ldr	r2, [r3, #12]
  40191c:	ebae 0002 	sub.w	r0, lr, r2
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
  401920:	6859      	ldr	r1, [r3, #4]
		if (nb_data >= nb_remain) {
  401922:	4548      	cmp	r0, r9
  401924:	f240 81c7 	bls.w	401cb6 <UDP_Handler+0x77a>
		ptr_job->buf_cnt += nb_data;
  401928:	eb07 0087 	add.w	r0, r7, r7, lsl #2
  40192c:	4b35      	ldr	r3, [pc, #212]	; (401a04 <UDP_Handler+0x4c8>)
  40192e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
  401932:	eb02 0009 	add.w	r0, r2, r9
  401936:	60d8      	str	r0, [r3, #12]
	nb_data = udd_byte_count(ep);
  401938:	4648      	mov	r0, r9
	bool b_full = false, b_short;
  40193a:	f04f 0b00 	mov.w	fp, #0
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
  40193e:	4411      	add	r1, r2
  401940:	460b      	mov	r3, r1
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
  401942:	6d22      	ldr	r2, [r4, #80]	; 0x50
  401944:	f803 2b01 	strb.w	r2, [r3], #1
		for (i = 0; i < nb_data; i++) {
  401948:	1a5a      	subs	r2, r3, r1
  40194a:	4282      	cmp	r2, r0
  40194c:	d3f9      	bcc.n	401942 <UDP_Handler+0x406>
	udd_ep_ack_out_received(ep);
  40194e:	4630      	mov	r0, r6
  401950:	4b2d      	ldr	r3, [pc, #180]	; (401a08 <UDP_Handler+0x4cc>)
  401952:	4798      	blx	r3
	if ((b_full || b_short) &&
  401954:	f1bb 0f00 	cmp.w	fp, #0
  401958:	f000 81bc 	beq.w	401cd4 <UDP_Handler+0x798>
			!Is_udd_endpoint_stall_requested(ep)) {
  40195c:	6b23      	ldr	r3, [r4, #48]	; 0x30
	if ((b_full || b_short) &&
  40195e:	f013 0f20 	tst.w	r3, #32
  401962:	f47f ae38 	bne.w	4015d6 <UDP_Handler+0x9a>
		udd_disable_endpoint_interrupt(ep);
  401966:	4b21      	ldr	r3, [pc, #132]	; (4019ec <UDP_Handler+0x4b0>)
  401968:	615d      	str	r5, [r3, #20]
		ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  40196a:	4b26      	ldr	r3, [pc, #152]	; (401a04 <UDP_Handler+0x4c8>)
  40196c:	00ba      	lsls	r2, r7, #2
  40196e:	19d1      	adds	r1, r2, r7
  401970:	eb03 0181 	add.w	r1, r3, r1, lsl #2
  401974:	68cb      	ldr	r3, [r1, #12]
  401976:	608b      	str	r3, [r1, #8]
		udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  401978:	4632      	mov	r2, r6
  40197a:	2100      	movs	r1, #0
  40197c:	4640      	mov	r0, r8
  40197e:	4b23      	ldr	r3, [pc, #140]	; (401a0c <UDP_Handler+0x4d0>)
  401980:	4798      	blx	r3
  401982:	e628      	b.n	4015d6 <UDP_Handler+0x9a>
			return true;
		}
		// TXIN: packet sent
		if (Is_udd_in_sent(ep)) {

			ptr_job->bank--;
  401984:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  401988:	4b1e      	ldr	r3, [pc, #120]	; (401a04 <UDP_Handler+0x4c8>)
  40198a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  40198e:	7c53      	ldrb	r3, [r2, #17]
  401990:	f3c3 0181 	ubfx	r1, r3, #2, #2
  401994:	3103      	adds	r1, #3
  401996:	f361 0383 	bfi	r3, r1, #2, #2
  40199a:	7453      	strb	r3, [r2, #17]
			// Stall when all banks free
			if (ptr_job->b_stall_requested) {
  40199c:	7c53      	ldrb	r3, [r2, #17]
  40199e:	f013 0f20 	tst.w	r3, #32
  4019a2:	d05f      	beq.n	401a64 <UDP_Handler+0x528>
				if (ptr_job->bank) {
  4019a4:	f013 0f0c 	tst.w	r3, #12
  4019a8:	d032      	beq.n	401a10 <UDP_Handler+0x4d4>
					// Send remaining
					udd_set_transmit_ready(ep);
  4019aa:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4019ac:	930c      	str	r3, [sp, #48]	; 0x30
  4019ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4019b0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4019b4:	930c      	str	r3, [sp, #48]	; 0x30
  4019b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4019b8:	f043 0310 	orr.w	r3, r3, #16
  4019bc:	930c      	str	r3, [sp, #48]	; 0x30
  4019be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4019c0:	6323      	str	r3, [r4, #48]	; 0x30
  4019c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4019c4:	f013 0f10 	tst.w	r3, #16
  4019c8:	d0fb      	beq.n	4019c2 <UDP_Handler+0x486>
					udd_ack_in_sent(ep);
  4019ca:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4019cc:	930d      	str	r3, [sp, #52]	; 0x34
  4019ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4019d0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4019d4:	930d      	str	r3, [sp, #52]	; 0x34
  4019d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4019d8:	f023 0301 	bic.w	r3, r3, #1
  4019dc:	930d      	str	r3, [sp, #52]	; 0x34
  4019de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4019e0:	6323      	str	r3, [r4, #48]	; 0x30
  4019e2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4019e4:	f013 0f01 	tst.w	r3, #1
  4019e8:	d1fb      	bne.n	4019e2 <UDP_Handler+0x4a6>
  4019ea:	e5f4      	b.n	4015d6 <UDP_Handler+0x9a>
  4019ec:	40034000 	.word	0x40034000
  4019f0:	20000db4 	.word	0x20000db4
  4019f4:	20000d22 	.word	0x20000d22
  4019f8:	00401075 	.word	0x00401075
  4019fc:	20000d24 	.word	0x20000d24
  401a00:	0040103d 	.word	0x0040103d
  401a04:	20000d28 	.word	0x20000d28
  401a08:	004012b5 	.word	0x004012b5
  401a0c:	00401275 	.word	0x00401275
				} else {
					// Ack last packet
					udd_ack_in_sent(ep);
  401a10:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401a12:	930e      	str	r3, [sp, #56]	; 0x38
  401a14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401a16:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401a1a:	930e      	str	r3, [sp, #56]	; 0x38
  401a1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401a1e:	f023 0301 	bic.w	r3, r3, #1
  401a22:	930e      	str	r3, [sp, #56]	; 0x38
  401a24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401a26:	6323      	str	r3, [r4, #48]	; 0x30
  401a28:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401a2a:	f013 0f01 	tst.w	r3, #1
  401a2e:	d1fb      	bne.n	401a28 <UDP_Handler+0x4ec>
					// Enable stall
					udd_enable_stall_handshake(ep);
  401a30:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401a32:	930f      	str	r3, [sp, #60]	; 0x3c
  401a34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401a36:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401a3a:	930f      	str	r3, [sp, #60]	; 0x3c
  401a3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401a3e:	f043 0320 	orr.w	r3, r3, #32
  401a42:	930f      	str	r3, [sp, #60]	; 0x3c
  401a44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401a46:	6323      	str	r3, [r4, #48]	; 0x30
  401a48:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401a4a:	f013 0f20 	tst.w	r3, #32
  401a4e:	d0fb      	beq.n	401a48 <UDP_Handler+0x50c>
					// Halt executed
					ptr_job->b_stall_requested = false;
  401a50:	eb07 0787 	add.w	r7, r7, r7, lsl #2
  401a54:	4ba1      	ldr	r3, [pc, #644]	; (401cdc <UDP_Handler+0x7a0>)
  401a56:	eb03 0387 	add.w	r3, r3, r7, lsl #2
  401a5a:	7c5a      	ldrb	r2, [r3, #17]
  401a5c:	f36f 1245 	bfc	r2, #5, #1
  401a60:	745a      	strb	r2, [r3, #17]
  401a62:	e5b8      	b.n	4015d6 <UDP_Handler+0x9a>
				}
				return true;
			}
			// Finish Job when buffer end
			if (ptr_job->b_buf_end) {
  401a64:	f013 0f80 	tst.w	r3, #128	; 0x80
  401a68:	d138      	bne.n	401adc <UDP_Handler+0x5a0>
				ptr_job->b_buf_end = false;
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
                udd_disable_endpoint_interrupt(ep);
                udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
			}
			if (ptr_job->buf_cnt >= ptr_job->buf_size &&
  401a6a:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  401a6e:	4b9b      	ldr	r3, [pc, #620]	; (401cdc <UDP_Handler+0x7a0>)
  401a70:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  401a74:	68da      	ldr	r2, [r3, #12]
  401a76:	689b      	ldr	r3, [r3, #8]
  401a78:	429a      	cmp	r2, r3
  401a7a:	d341      	bcc.n	401b00 <UDP_Handler+0x5c4>
					!ptr_job->b_shortpacket &&
  401a7c:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  401a80:	4b96      	ldr	r3, [pc, #600]	; (401cdc <UDP_Handler+0x7a0>)
  401a82:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  401a86:	7c5b      	ldrb	r3, [r3, #17]
  401a88:	f013 0f4c 	tst.w	r3, #76	; 0x4c
  401a8c:	d138      	bne.n	401b00 <UDP_Handler+0x5c4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401a8e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401a92:	fab3 f383 	clz	r3, r3
  401a96:	095b      	lsrs	r3, r3, #5
  401a98:	9310      	str	r3, [sp, #64]	; 0x40
  __ASM volatile ("cpsid i" : : : "memory");
  401a9a:	b672      	cpsid	i
  401a9c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401aa0:	2200      	movs	r2, #0
  401aa2:	4b8f      	ldr	r3, [pc, #572]	; (401ce0 <UDP_Handler+0x7a4>)
  401aa4:	701a      	strb	r2, [r3, #0]
	return flags;
  401aa6:	9b10      	ldr	r3, [sp, #64]	; 0x40
					ptr_job->bank == 0) {
				// All transfer done, including ZLP
				irqflags_t flags = cpu_irq_save();
				udd_disable_endpoint_interrupt(ep);
  401aa8:	4a8e      	ldr	r2, [pc, #568]	; (401ce4 <UDP_Handler+0x7a8>)
  401aaa:	6155      	str	r5, [r2, #20]
	if (cpu_irq_is_enabled_flags(flags))
  401aac:	b12b      	cbz	r3, 401aba <UDP_Handler+0x57e>
		cpu_irq_enable();
  401aae:	2201      	movs	r2, #1
  401ab0:	4b8b      	ldr	r3, [pc, #556]	; (401ce0 <UDP_Handler+0x7a4>)
  401ab2:	701a      	strb	r2, [r3, #0]
  401ab4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401ab8:	b662      	cpsie	i
				cpu_irq_restore(flags);
				// Ack last packet
				udd_ack_in_sent(ep);
  401aba:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401abc:	9311      	str	r3, [sp, #68]	; 0x44
  401abe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401ac0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401ac4:	9311      	str	r3, [sp, #68]	; 0x44
  401ac6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401ac8:	f023 0301 	bic.w	r3, r3, #1
  401acc:	9311      	str	r3, [sp, #68]	; 0x44
  401ace:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401ad0:	6323      	str	r3, [r4, #48]	; 0x30
  401ad2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401ad4:	f013 0f01 	tst.w	r3, #1
  401ad8:	d1fb      	bne.n	401ad2 <UDP_Handler+0x596>
  401ada:	e57c      	b.n	4015d6 <UDP_Handler+0x9a>
				ptr_job->b_buf_end = false;
  401adc:	2314      	movs	r3, #20
  401ade:	4a7f      	ldr	r2, [pc, #508]	; (401cdc <UDP_Handler+0x7a0>)
  401ae0:	fb03 2307 	mla	r3, r3, r7, r2
  401ae4:	7c59      	ldrb	r1, [r3, #17]
  401ae6:	f36f 11c7 	bfc	r1, #7, #1
  401aea:	7459      	strb	r1, [r3, #17]
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  401aec:	68da      	ldr	r2, [r3, #12]
  401aee:	609a      	str	r2, [r3, #8]
                udd_disable_endpoint_interrupt(ep);
  401af0:	4b7c      	ldr	r3, [pc, #496]	; (401ce4 <UDP_Handler+0x7a8>)
  401af2:	615d      	str	r5, [r3, #20]
                udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  401af4:	4632      	mov	r2, r6
  401af6:	2100      	movs	r1, #0
  401af8:	4640      	mov	r0, r8
  401afa:	4b7b      	ldr	r3, [pc, #492]	; (401ce8 <UDP_Handler+0x7ac>)
  401afc:	4798      	blx	r3
  401afe:	e7b4      	b.n	401a6a <UDP_Handler+0x52e>
				return true;
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1
  401b00:	2e00      	cmp	r6, #0
  401b02:	d05b      	beq.n	401bbc <UDP_Handler+0x680>
  401b04:	2e03      	cmp	r6, #3
  401b06:	d059      	beq.n	401bbc <UDP_Handler+0x680>
					&& ptr_job->bank > 0) {
  401b08:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  401b0c:	4b73      	ldr	r3, [pc, #460]	; (401cdc <UDP_Handler+0x7a0>)
  401b0e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  401b12:	7c5b      	ldrb	r3, [r3, #17]
  401b14:	f013 0f0c 	tst.w	r3, #12
  401b18:	d024      	beq.n	401b64 <UDP_Handler+0x628>
				// Already banks buffered, transmit while loading
				udd_set_transmit_ready(ep);
  401b1a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401b1c:	9312      	str	r3, [sp, #72]	; 0x48
  401b1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401b20:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401b24:	9312      	str	r3, [sp, #72]	; 0x48
  401b26:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401b28:	f043 0310 	orr.w	r3, r3, #16
  401b2c:	9312      	str	r3, [sp, #72]	; 0x48
  401b2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401b30:	6323      	str	r3, [r4, #48]	; 0x30
  401b32:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401b34:	f013 0f10 	tst.w	r3, #16
  401b38:	d0fb      	beq.n	401b32 <UDP_Handler+0x5f6>
				udd_ack_in_sent(ep);
  401b3a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401b3c:	9313      	str	r3, [sp, #76]	; 0x4c
  401b3e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401b40:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401b44:	9313      	str	r3, [sp, #76]	; 0x4c
  401b46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401b48:	f023 0301 	bic.w	r3, r3, #1
  401b4c:	9313      	str	r3, [sp, #76]	; 0x4c
  401b4e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401b50:	6323      	str	r3, [r4, #48]	; 0x30
  401b52:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401b54:	f013 0f01 	tst.w	r3, #1
  401b58:	d1fb      	bne.n	401b52 <UDP_Handler+0x616>
				udd_ep_in_sent(ep, false);
  401b5a:	2100      	movs	r1, #0
  401b5c:	4630      	mov	r0, r6
  401b5e:	4b63      	ldr	r3, [pc, #396]	; (401cec <UDP_Handler+0x7b0>)
  401b60:	4798      	blx	r3
  401b62:	e538      	b.n	4015d6 <UDP_Handler+0x9a>
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
				// Still bank free, load and transmit
				if (!udd_ep_in_sent(ep, true)) {
  401b64:	2101      	movs	r1, #1
  401b66:	4630      	mov	r0, r6
  401b68:	4b60      	ldr	r3, [pc, #384]	; (401cec <UDP_Handler+0x7b0>)
  401b6a:	4798      	blx	r3
  401b6c:	b1a0      	cbz	r0, 401b98 <UDP_Handler+0x65c>
					ptr_job->b_buf_end = false;
					ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
                    udd_disable_endpoint_interrupt(ep);
                    udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
				}
				udd_ack_in_sent(ep);
  401b6e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401b70:	9314      	str	r3, [sp, #80]	; 0x50
  401b72:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401b74:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401b78:	9314      	str	r3, [sp, #80]	; 0x50
  401b7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401b7c:	f023 0301 	bic.w	r3, r3, #1
  401b80:	9314      	str	r3, [sp, #80]	; 0x50
  401b82:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401b84:	6323      	str	r3, [r4, #48]	; 0x30
  401b86:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401b88:	f013 0f01 	tst.w	r3, #1
  401b8c:	d1fb      	bne.n	401b86 <UDP_Handler+0x64a>
				udd_ep_in_sent(ep, false);
  401b8e:	2100      	movs	r1, #0
  401b90:	4630      	mov	r0, r6
  401b92:	4b56      	ldr	r3, [pc, #344]	; (401cec <UDP_Handler+0x7b0>)
  401b94:	4798      	blx	r3
  401b96:	e51e      	b.n	4015d6 <UDP_Handler+0x9a>
					ptr_job->b_buf_end = false;
  401b98:	2314      	movs	r3, #20
  401b9a:	4a50      	ldr	r2, [pc, #320]	; (401cdc <UDP_Handler+0x7a0>)
  401b9c:	fb03 2707 	mla	r7, r3, r7, r2
  401ba0:	7c7a      	ldrb	r2, [r7, #17]
  401ba2:	f36f 12c7 	bfc	r2, #7, #1
  401ba6:	747a      	strb	r2, [r7, #17]
					ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  401ba8:	68fb      	ldr	r3, [r7, #12]
  401baa:	60bb      	str	r3, [r7, #8]
                    udd_disable_endpoint_interrupt(ep);
  401bac:	4b4d      	ldr	r3, [pc, #308]	; (401ce4 <UDP_Handler+0x7a8>)
  401bae:	615d      	str	r5, [r3, #20]
                    udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  401bb0:	4632      	mov	r2, r6
  401bb2:	2100      	movs	r1, #0
  401bb4:	4640      	mov	r0, r8
  401bb6:	4b4c      	ldr	r3, [pc, #304]	; (401ce8 <UDP_Handler+0x7ac>)
  401bb8:	4798      	blx	r3
  401bba:	e7d8      	b.n	401b6e <UDP_Handler+0x632>
			} else {
				// Single bank transfer, ack when ready
				udd_ep_in_sent(ep, true);
  401bbc:	2101      	movs	r1, #1
  401bbe:	4630      	mov	r0, r6
  401bc0:	4b4a      	ldr	r3, [pc, #296]	; (401cec <UDP_Handler+0x7b0>)
  401bc2:	4798      	blx	r3
				udd_ack_in_sent(ep);
  401bc4:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401bc6:	9315      	str	r3, [sp, #84]	; 0x54
  401bc8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  401bca:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401bce:	9315      	str	r3, [sp, #84]	; 0x54
  401bd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  401bd2:	f023 0301 	bic.w	r3, r3, #1
  401bd6:	9315      	str	r3, [sp, #84]	; 0x54
  401bd8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  401bda:	6323      	str	r3, [r4, #48]	; 0x30
  401bdc:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401bde:	f013 0f01 	tst.w	r3, #1
  401be2:	d1fb      	bne.n	401bdc <UDP_Handler+0x6a0>
  401be4:	e4f7      	b.n	4015d6 <UDP_Handler+0x9a>
  401be6:	3301      	adds	r3, #1
  401be8:	3214      	adds	r2, #20
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
  401bea:	2b04      	cmp	r3, #4
  401bec:	f000 8086 	beq.w	401cfc <UDP_Handler+0x7c0>
  401bf0:	b2de      	uxtb	r6, r3
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  401bf2:	f8de 1018 	ldr.w	r1, [lr, #24]
  401bf6:	fa00 f503 	lsl.w	r5, r0, r3
  401bfa:	4229      	tst	r1, r5
  401bfc:	d0f3      	beq.n	401be6 <UDP_Handler+0x6aa>
  401bfe:	1e5f      	subs	r7, r3, #1
		ptr_job = &udd_ep_job[ep - 1];
  401c00:	4690      	mov	r8, r2
  401c02:	009c      	lsls	r4, r3, #2
  401c04:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
  401c08:	f504 3440 	add.w	r4, r4, #196608	; 0x30000
		if (Is_udd_any_bank_received(ep)) {
  401c0c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401c0e:	f011 0f42 	tst.w	r1, #66	; 0x42
  401c12:	f47f ae6d 	bne.w	4018f0 <UDP_Handler+0x3b4>
		if (Is_udd_in_sent(ep)) {
  401c16:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401c18:	f011 0f01 	tst.w	r1, #1
  401c1c:	f47f aeb2 	bne.w	401984 <UDP_Handler+0x448>
			}
			return true;
		}
		// Stall sent/CRC error
		if (Is_udd_stall(ep)) {
  401c20:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401c22:	f011 0f08 	tst.w	r1, #8
  401c26:	d0de      	beq.n	401be6 <UDP_Handler+0x6aa>
			udd_ack_stall(ep);
  401c28:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401c2a:	9316      	str	r3, [sp, #88]	; 0x58
  401c2c:	9b16      	ldr	r3, [sp, #88]	; 0x58
  401c2e:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401c32:	9316      	str	r3, [sp, #88]	; 0x58
  401c34:	9b16      	ldr	r3, [sp, #88]	; 0x58
  401c36:	f023 0308 	bic.w	r3, r3, #8
  401c3a:	9316      	str	r3, [sp, #88]	; 0x58
  401c3c:	9b16      	ldr	r3, [sp, #88]	; 0x58
  401c3e:	6323      	str	r3, [r4, #48]	; 0x30
  401c40:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401c42:	f013 0f08 	tst.w	r3, #8
  401c46:	d1fb      	bne.n	401c40 <UDP_Handler+0x704>
			if (udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_OUT ||
  401c48:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401c4a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401c4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  401c52:	f43f acc0 	beq.w	4015d6 <UDP_Handler+0x9a>
				udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_IN) {
  401c56:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401c58:	e4bd      	b.n	4015d6 <UDP_Handler+0x9a>
	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  401c5a:	4b22      	ldr	r3, [pc, #136]	; (401ce4 <UDP_Handler+0x7a8>)
  401c5c:	69db      	ldr	r3, [r3, #28]
  401c5e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  401c62:	d050      	beq.n	401d06 <UDP_Handler+0x7ca>
		udd_ack_wakeups();
  401c64:	4c1f      	ldr	r4, [pc, #124]	; (401ce4 <UDP_Handler+0x7a8>)
  401c66:	f44f 5318 	mov.w	r3, #9728	; 0x2600
  401c6a:	6223      	str	r3, [r4, #32]
		udd_disable_wakeups();
  401c6c:	6163      	str	r3, [r4, #20]
		udd_sleep_mode(true); // Enter in IDLE mode
  401c6e:	2001      	movs	r0, #1
  401c70:	4b1f      	ldr	r3, [pc, #124]	; (401cf0 <UDP_Handler+0x7b4>)
  401c72:	4798      	blx	r3
		udd_ack_suspend();
  401c74:	f44f 7380 	mov.w	r3, #256	; 0x100
  401c78:	6223      	str	r3, [r4, #32]
		udd_enable_suspend_interrupt();
  401c7a:	6123      	str	r3, [r4, #16]
		udd_enable_sof_interrupt();
  401c7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401c80:	6123      	str	r3, [r4, #16]
		goto udd_interrupt_end;
  401c82:	e4a8      	b.n	4015d6 <UDP_Handler+0x9a>
		udd_ack_suspend();
  401c84:	4b17      	ldr	r3, [pc, #92]	; (401ce4 <UDP_Handler+0x7a8>)
  401c86:	f44f 7280 	mov.w	r2, #256	; 0x100
  401c8a:	621a      	str	r2, [r3, #32]
		udd_disable_suspend_interrupt();
  401c8c:	615a      	str	r2, [r3, #20]
		udd_enable_wake_up_interrupt();
  401c8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401c92:	611a      	str	r2, [r3, #16]
		udd_enable_resume_interrupt();
  401c94:	f44f 7200 	mov.w	r2, #512	; 0x200
  401c98:	611a      	str	r2, [r3, #16]
		udd_enable_ext_resume_interrupt();
  401c9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401c9e:	611a      	str	r2, [r3, #16]
		udd_disable_periph_ck();
  401ca0:	2022      	movs	r0, #34	; 0x22
  401ca2:	4b14      	ldr	r3, [pc, #80]	; (401cf4 <UDP_Handler+0x7b8>)
  401ca4:	4798      	blx	r3
		udd_sleep_mode(false); // Enter in SUSPEND mode
  401ca6:	2000      	movs	r0, #0
  401ca8:	4b11      	ldr	r3, [pc, #68]	; (401cf0 <UDP_Handler+0x7b4>)
  401caa:	4798      	blx	r3
		goto udd_interrupt_end;
  401cac:	e493      	b.n	4015d6 <UDP_Handler+0x9a>
	udd_ep_ack_out_received(ep);
  401cae:	4630      	mov	r0, r6
  401cb0:	4b11      	ldr	r3, [pc, #68]	; (401cf8 <UDP_Handler+0x7bc>)
  401cb2:	4798      	blx	r3
  401cb4:	e652      	b.n	40195c <UDP_Handler+0x420>
		ptr_job->buf_cnt += nb_data;
  401cb6:	eb07 0c87 	add.w	ip, r7, r7, lsl #2
  401cba:	4b08      	ldr	r3, [pc, #32]	; (401cdc <UDP_Handler+0x7a0>)
  401cbc:	eb03 038c 	add.w	r3, r3, ip, lsl #2
  401cc0:	f8c3 e00c 	str.w	lr, [r3, #12]
		for (i = 0; i < nb_data; i++) {
  401cc4:	2800      	cmp	r0, #0
  401cc6:	d0f2      	beq.n	401cae <UDP_Handler+0x772>
			b_full = true;
  401cc8:	f04f 0b01 	mov.w	fp, #1
  401ccc:	e637      	b.n	40193e <UDP_Handler+0x402>
	udd_ep_ack_out_received(ep);
  401cce:	4630      	mov	r0, r6
  401cd0:	4b09      	ldr	r3, [pc, #36]	; (401cf8 <UDP_Handler+0x7bc>)
  401cd2:	4798      	blx	r3
	if ((b_full || b_short) &&
  401cd4:	45ca      	cmp	sl, r9
  401cd6:	f63f ae41 	bhi.w	40195c <UDP_Handler+0x420>
  401cda:	e47c      	b.n	4015d6 <UDP_Handler+0x9a>
  401cdc:	20000d28 	.word	0x20000d28
  401ce0:	20000184 	.word	0x20000184
  401ce4:	40034000 	.word	0x40034000
  401ce8:	00401275 	.word	0x00401275
  401cec:	00401389 	.word	0x00401389
  401cf0:	00400f81 	.word	0x00400f81
  401cf4:	00402d65 	.word	0x00402d65
  401cf8:	004012b5 	.word	0x004012b5
	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  401cfc:	4b4b      	ldr	r3, [pc, #300]	; (401e2c <UDP_Handler+0x8f0>)
  401cfe:	699b      	ldr	r3, [r3, #24]
  401d00:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  401d04:	d1a9      	bne.n	401c5a <UDP_Handler+0x71e>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  401d06:	4b49      	ldr	r3, [pc, #292]	; (401e2c <UDP_Handler+0x8f0>)
  401d08:	699b      	ldr	r3, [r3, #24]
	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  401d0a:	f413 7f00 	tst.w	r3, #512	; 0x200
  401d0e:	d004      	beq.n	401d1a <UDP_Handler+0x7de>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  401d10:	4b46      	ldr	r3, [pc, #280]	; (401e2c <UDP_Handler+0x8f0>)
  401d12:	69db      	ldr	r3, [r3, #28]
  401d14:	f413 7f00 	tst.w	r3, #512	; 0x200
  401d18:	d1a4      	bne.n	401c64 <UDP_Handler+0x728>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  401d1a:	4b44      	ldr	r3, [pc, #272]	; (401e2c <UDP_Handler+0x8f0>)
  401d1c:	699b      	ldr	r3, [r3, #24]
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  401d1e:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401d22:	d004      	beq.n	401d2e <UDP_Handler+0x7f2>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  401d24:	4b41      	ldr	r3, [pc, #260]	; (401e2c <UDP_Handler+0x8f0>)
  401d26:	69db      	ldr	r3, [r3, #28]
  401d28:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401d2c:	d19a      	bne.n	401c64 <UDP_Handler+0x728>
	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
  401d2e:	4b3f      	ldr	r3, [pc, #252]	; (401e2c <UDP_Handler+0x8f0>)
  401d30:	699b      	ldr	r3, [r3, #24]
  401d32:	f413 7f80 	tst.w	r3, #256	; 0x100
  401d36:	d004      	beq.n	401d42 <UDP_Handler+0x806>
  401d38:	4b3c      	ldr	r3, [pc, #240]	; (401e2c <UDP_Handler+0x8f0>)
  401d3a:	69db      	ldr	r3, [r3, #28]
  401d3c:	f413 7f80 	tst.w	r3, #256	; 0x100
  401d40:	d1a0      	bne.n	401c84 <UDP_Handler+0x748>
	if (Is_udd_reset()) {
  401d42:	4b3a      	ldr	r3, [pc, #232]	; (401e2c <UDP_Handler+0x8f0>)
  401d44:	69db      	ldr	r3, [r3, #28]
  401d46:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  401d4a:	f43f ac44 	beq.w	4015d6 <UDP_Handler+0x9a>
		udd_ack_reset();
  401d4e:	4c37      	ldr	r4, [pc, #220]	; (401e2c <UDP_Handler+0x8f0>)
  401d50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401d54:	6223      	str	r3, [r4, #32]
		udd_ep_finish_job(&udd_ep_job[i], UDD_EP_TRANSFER_ABORT, i + 1);
  401d56:	4e36      	ldr	r6, [pc, #216]	; (401e30 <UDP_Handler+0x8f4>)
  401d58:	2201      	movs	r2, #1
  401d5a:	4611      	mov	r1, r2
  401d5c:	4630      	mov	r0, r6
  401d5e:	4d35      	ldr	r5, [pc, #212]	; (401e34 <UDP_Handler+0x8f8>)
  401d60:	47a8      	blx	r5
  401d62:	2202      	movs	r2, #2
  401d64:	2101      	movs	r1, #1
  401d66:	f106 0014 	add.w	r0, r6, #20
  401d6a:	47a8      	blx	r5
  401d6c:	2203      	movs	r2, #3
  401d6e:	2101      	movs	r1, #1
  401d70:	f106 0028 	add.w	r0, r6, #40	; 0x28
  401d74:	47a8      	blx	r5
		udc_reset();
  401d76:	4b30      	ldr	r3, [pc, #192]	; (401e38 <UDP_Handler+0x8fc>)
  401d78:	4798      	blx	r3
		udd_disable_address_state();
  401d7a:	6863      	ldr	r3, [r4, #4]
  401d7c:	f023 0301 	bic.w	r3, r3, #1
  401d80:	6063      	str	r3, [r4, #4]
		udd_disable_configured_state();
  401d82:	6863      	ldr	r3, [r4, #4]
  401d84:	f023 0302 	bic.w	r3, r3, #2
  401d88:	6063      	str	r3, [r4, #4]
	udd_enable_address();
  401d8a:	68a3      	ldr	r3, [r4, #8]
  401d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  401d90:	60a3      	str	r3, [r4, #8]
	udd_configure_address(0);
  401d92:	68a3      	ldr	r3, [r4, #8]
  401d94:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401d98:	60a3      	str	r3, [r4, #8]
	udd_configure_endpoint(0, USB_EP_TYPE_CONTROL, 0);
  401d9a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401d9c:	9318      	str	r3, [sp, #96]	; 0x60
  401d9e:	9b18      	ldr	r3, [sp, #96]	; 0x60
  401da0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401da4:	9318      	str	r3, [sp, #96]	; 0x60
  401da6:	9b18      	ldr	r3, [sp, #96]	; 0x60
  401da8:	f423 4307 	bic.w	r3, r3, #34560	; 0x8700
  401dac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401db0:	9318      	str	r3, [sp, #96]	; 0x60
  401db2:	9b18      	ldr	r3, [sp, #96]	; 0x60
  401db4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  401db8:	9318      	str	r3, [sp, #96]	; 0x60
  401dba:	9b18      	ldr	r3, [sp, #96]	; 0x60
  401dbc:	6323      	str	r3, [r4, #48]	; 0x30
  401dbe:	4622      	mov	r2, r4
  401dc0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401dc2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401dc6:	d0fb      	beq.n	401dc0 <UDP_Handler+0x884>
	udd_enable_endpoint(0);
  401dc8:	4a18      	ldr	r2, [pc, #96]	; (401e2c <UDP_Handler+0x8f0>)
  401dca:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401dcc:	9319      	str	r3, [sp, #100]	; 0x64
  401dce:	9b19      	ldr	r3, [sp, #100]	; 0x64
  401dd0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401dd4:	9319      	str	r3, [sp, #100]	; 0x64
  401dd6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  401dd8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  401ddc:	9319      	str	r3, [sp, #100]	; 0x64
  401dde:	9b19      	ldr	r3, [sp, #100]	; 0x64
  401de0:	6313      	str	r3, [r2, #48]	; 0x30
  401de2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401de4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401de8:	d0fb      	beq.n	401de2 <UDP_Handler+0x8a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401dea:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401dee:	fab3 f383 	clz	r3, r3
  401df2:	095b      	lsrs	r3, r3, #5
  401df4:	9317      	str	r3, [sp, #92]	; 0x5c
  __ASM volatile ("cpsid i" : : : "memory");
  401df6:	b672      	cpsid	i
  401df8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401dfc:	2200      	movs	r2, #0
  401dfe:	4b0f      	ldr	r3, [pc, #60]	; (401e3c <UDP_Handler+0x900>)
  401e00:	701a      	strb	r2, [r3, #0]
	return flags;
  401e02:	9b17      	ldr	r3, [sp, #92]	; 0x5c
	udd_enable_endpoint_interrupt(0);
  401e04:	2101      	movs	r1, #1
  401e06:	4a09      	ldr	r2, [pc, #36]	; (401e2c <UDP_Handler+0x8f0>)
  401e08:	6111      	str	r1, [r2, #16]
	if (cpu_irq_is_enabled_flags(flags))
  401e0a:	b123      	cbz	r3, 401e16 <UDP_Handler+0x8da>
		cpu_irq_enable();
  401e0c:	4b0b      	ldr	r3, [pc, #44]	; (401e3c <UDP_Handler+0x900>)
  401e0e:	7019      	strb	r1, [r3, #0]
  401e10:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401e14:	b662      	cpsie	i
		udd_ctrl_init();
  401e16:	4b0a      	ldr	r3, [pc, #40]	; (401e40 <UDP_Handler+0x904>)
  401e18:	4798      	blx	r3
		udd_enable_suspend_interrupt();
  401e1a:	4b04      	ldr	r3, [pc, #16]	; (401e2c <UDP_Handler+0x8f0>)
  401e1c:	f44f 7280 	mov.w	r2, #256	; 0x100
  401e20:	611a      	str	r2, [r3, #16]
		udd_enable_sof_interrupt();
  401e22:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401e26:	611a      	str	r2, [r3, #16]
		goto udd_interrupt_end;
  401e28:	f7ff bbd5 	b.w	4015d6 <UDP_Handler+0x9a>
  401e2c:	40034000 	.word	0x40034000
  401e30:	20000d28 	.word	0x20000d28
  401e34:	00401275 	.word	0x00401275
  401e38:	004009c1 	.word	0x004009c1
  401e3c:	20000184 	.word	0x20000184
  401e40:	00401025 	.word	0x00401025

00401e44 <udd_attach>:
{
  401e44:	b510      	push	{r4, lr}
  401e46:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401e48:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401e4c:	fab3 f383 	clz	r3, r3
  401e50:	095b      	lsrs	r3, r3, #5
  401e52:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401e54:	b672      	cpsid	i
  401e56:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401e5a:	2200      	movs	r2, #0
  401e5c:	4b14      	ldr	r3, [pc, #80]	; (401eb0 <udd_attach+0x6c>)
  401e5e:	701a      	strb	r2, [r3, #0]
	return flags;
  401e60:	9c01      	ldr	r4, [sp, #4]
	udd_sleep_mode(true);
  401e62:	2001      	movs	r0, #1
  401e64:	4b13      	ldr	r3, [pc, #76]	; (401eb4 <udd_attach+0x70>)
  401e66:	4798      	blx	r3
	udd_enable_periph_ck();
  401e68:	2022      	movs	r0, #34	; 0x22
  401e6a:	4b13      	ldr	r3, [pc, #76]	; (401eb8 <udd_attach+0x74>)
  401e6c:	4798      	blx	r3
	udd_enable_transceiver();
  401e6e:	4b13      	ldr	r3, [pc, #76]	; (401ebc <udd_attach+0x78>)
  401e70:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401e72:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  401e76:	675a      	str	r2, [r3, #116]	; 0x74
	udd_attach_device();
  401e78:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401e7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  401e7e:	675a      	str	r2, [r3, #116]	; 0x74
	udd_enable_suspend_interrupt();
  401e80:	f44f 7280 	mov.w	r2, #256	; 0x100
  401e84:	611a      	str	r2, [r3, #16]
	udd_enable_wake_up_interrupt();
  401e86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401e8a:	611a      	str	r2, [r3, #16]
	udd_enable_resume_interrupt();
  401e8c:	f44f 7200 	mov.w	r2, #512	; 0x200
  401e90:	611a      	str	r2, [r3, #16]
	udd_enable_ext_resume_interrupt();
  401e92:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401e96:	611a      	str	r2, [r3, #16]
	udd_enable_sof_interrupt();
  401e98:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401e9c:	611a      	str	r2, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
  401e9e:	b12c      	cbz	r4, 401eac <udd_attach+0x68>
		cpu_irq_enable();
  401ea0:	2201      	movs	r2, #1
  401ea2:	4b03      	ldr	r3, [pc, #12]	; (401eb0 <udd_attach+0x6c>)
  401ea4:	701a      	strb	r2, [r3, #0]
  401ea6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401eaa:	b662      	cpsie	i
}
  401eac:	b002      	add	sp, #8
  401eae:	bd10      	pop	{r4, pc}
  401eb0:	20000184 	.word	0x20000184
  401eb4:	00400f81 	.word	0x00400f81
  401eb8:	00402d11 	.word	0x00402d11
  401ebc:	40034000 	.word	0x40034000

00401ec0 <udd_enable>:
{
  401ec0:	b530      	push	{r4, r5, lr}
  401ec2:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401ec4:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401ec8:	fab3 f383 	clz	r3, r3
  401ecc:	095b      	lsrs	r3, r3, #5
  401ece:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401ed0:	b672      	cpsid	i
  401ed2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401ed6:	2400      	movs	r4, #0
  401ed8:	4b27      	ldr	r3, [pc, #156]	; (401f78 <udd_enable+0xb8>)
  401eda:	701c      	strb	r4, [r3, #0]
	return flags;
  401edc:	9d00      	ldr	r5, [sp, #0]
	udd_enable_periph_ck();
  401ede:	2022      	movs	r0, #34	; 0x22
  401ee0:	4b26      	ldr	r3, [pc, #152]	; (401f7c <udd_enable+0xbc>)
  401ee2:	4798      	blx	r3
	sysclk_enable_usb();
  401ee4:	4b26      	ldr	r3, [pc, #152]	; (401f80 <udd_enable+0xc0>)
  401ee6:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401ee8:	4b26      	ldr	r3, [pc, #152]	; (401f84 <udd_enable+0xc4>)
  401eea:	2250      	movs	r2, #80	; 0x50
  401eec:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  401ef0:	2204      	movs	r2, #4
  401ef2:	605a      	str	r2, [r3, #4]
  401ef4:	4623      	mov	r3, r4
		udd_ep_job[i].bank = 0;
  401ef6:	4824      	ldr	r0, [pc, #144]	; (401f88 <udd_enable+0xc8>)
  401ef8:	009a      	lsls	r2, r3, #2
  401efa:	18d1      	adds	r1, r2, r3
  401efc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  401f00:	7c49      	ldrb	r1, [r1, #17]
		udd_ep_job[i].b_buf_end = false;
  401f02:	441a      	add	r2, r3
  401f04:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  401f08:	f001 0183 	and.w	r1, r1, #131	; 0x83
  401f0c:	f36f 11c7 	bfc	r1, #7, #1
  401f10:	7451      	strb	r1, [r2, #17]
  401f12:	3301      	adds	r3, #1
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
  401f14:	2b03      	cmp	r3, #3
  401f16:	d1ef      	bne.n	401ef8 <udd_enable+0x38>
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
  401f18:	f44f 2080 	mov.w	r0, #262144	; 0x40000
  401f1c:	4b1b      	ldr	r3, [pc, #108]	; (401f8c <udd_enable+0xcc>)
  401f1e:	4798      	blx	r3
	udd_b_idle = false;
  401f20:	2200      	movs	r2, #0
  401f22:	4b1b      	ldr	r3, [pc, #108]	; (401f90 <udd_enable+0xd0>)
  401f24:	701a      	strb	r2, [r3, #0]
	if(sleepmgr_locks[mode] >= 0xff) {
  401f26:	4b1b      	ldr	r3, [pc, #108]	; (401f94 <udd_enable+0xd4>)
  401f28:	781b      	ldrb	r3, [r3, #0]
  401f2a:	2bff      	cmp	r3, #255	; 0xff
  401f2c:	d022      	beq.n	401f74 <udd_enable+0xb4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401f2e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401f32:	fab3 f383 	clz	r3, r3
  401f36:	095b      	lsrs	r3, r3, #5
  401f38:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401f3a:	b672      	cpsid	i
  401f3c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401f40:	2200      	movs	r2, #0
  401f42:	4b0d      	ldr	r3, [pc, #52]	; (401f78 <udd_enable+0xb8>)
  401f44:	701a      	strb	r2, [r3, #0]
	return flags;
  401f46:	9901      	ldr	r1, [sp, #4]
	++sleepmgr_locks[mode];
  401f48:	4a12      	ldr	r2, [pc, #72]	; (401f94 <udd_enable+0xd4>)
  401f4a:	7813      	ldrb	r3, [r2, #0]
  401f4c:	3301      	adds	r3, #1
  401f4e:	7013      	strb	r3, [r2, #0]
	if (cpu_irq_is_enabled_flags(flags))
  401f50:	b129      	cbz	r1, 401f5e <udd_enable+0x9e>
		cpu_irq_enable();
  401f52:	2201      	movs	r2, #1
  401f54:	4b08      	ldr	r3, [pc, #32]	; (401f78 <udd_enable+0xb8>)
  401f56:	701a      	strb	r2, [r3, #0]
  401f58:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401f5c:	b662      	cpsie	i
	udd_attach();
  401f5e:	4b0e      	ldr	r3, [pc, #56]	; (401f98 <udd_enable+0xd8>)
  401f60:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
  401f62:	b12d      	cbz	r5, 401f70 <udd_enable+0xb0>
		cpu_irq_enable();
  401f64:	2201      	movs	r2, #1
  401f66:	4b04      	ldr	r3, [pc, #16]	; (401f78 <udd_enable+0xb8>)
  401f68:	701a      	strb	r2, [r3, #0]
  401f6a:	f3bf 8f5f 	dmb	sy
  401f6e:	b662      	cpsie	i
}
  401f70:	b003      	add	sp, #12
  401f72:	bd30      	pop	{r4, r5, pc}
  401f74:	e7fe      	b.n	401f74 <udd_enable+0xb4>
  401f76:	bf00      	nop
  401f78:	20000184 	.word	0x20000184
  401f7c:	00402d11 	.word	0x00402d11
  401f80:	00402add 	.word	0x00402add
  401f84:	e000e100 	.word	0xe000e100
  401f88:	20000d28 	.word	0x20000d28
  401f8c:	00402dd9 	.word	0x00402dd9
  401f90:	20000d21 	.word	0x20000d21
  401f94:	20000dac 	.word	0x20000dac
  401f98:	00401e45 	.word	0x00401e45

00401f9c <udd_is_high_speed>:
}
  401f9c:	2000      	movs	r0, #0
  401f9e:	4770      	bx	lr

00401fa0 <udd_set_address>:
	udd_disable_address_state();
  401fa0:	4b0d      	ldr	r3, [pc, #52]	; (401fd8 <udd_set_address+0x38>)
  401fa2:	685a      	ldr	r2, [r3, #4]
  401fa4:	f022 0201 	bic.w	r2, r2, #1
  401fa8:	605a      	str	r2, [r3, #4]
	udd_disable_address();
  401faa:	689a      	ldr	r2, [r3, #8]
  401fac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  401fb0:	609a      	str	r2, [r3, #8]
	if (address) {
  401fb2:	4602      	mov	r2, r0
  401fb4:	b170      	cbz	r0, 401fd4 <udd_set_address+0x34>
		udd_configure_address(address);
  401fb6:	6898      	ldr	r0, [r3, #8]
  401fb8:	f020 007f 	bic.w	r0, r0, #127	; 0x7f
  401fbc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  401fc0:	4310      	orrs	r0, r2
  401fc2:	6098      	str	r0, [r3, #8]
		udd_enable_address();
  401fc4:	689a      	ldr	r2, [r3, #8]
  401fc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  401fca:	609a      	str	r2, [r3, #8]
		udd_enable_address_state();
  401fcc:	685a      	ldr	r2, [r3, #4]
  401fce:	f042 0201 	orr.w	r2, r2, #1
  401fd2:	605a      	str	r2, [r3, #4]
  401fd4:	4770      	bx	lr
  401fd6:	bf00      	nop
  401fd8:	40034000 	.word	0x40034000

00401fdc <udd_getaddress>:
	if (Is_udd_address_state_enabled())
  401fdc:	4b05      	ldr	r3, [pc, #20]	; (401ff4 <udd_getaddress+0x18>)
  401fde:	685b      	ldr	r3, [r3, #4]
  401fe0:	f013 0f01 	tst.w	r3, #1
		return udd_get_configured_address();
  401fe4:	bf1d      	ittte	ne
  401fe6:	4b03      	ldrne	r3, [pc, #12]	; (401ff4 <udd_getaddress+0x18>)
  401fe8:	6898      	ldrne	r0, [r3, #8]
  401fea:	f000 007f 	andne.w	r0, r0, #127	; 0x7f
	return 0;
  401fee:	2000      	moveq	r0, #0
}
  401ff0:	4770      	bx	lr
  401ff2:	bf00      	nop
  401ff4:	40034000 	.word	0x40034000

00401ff8 <udd_get_frame_number>:
	return udd_frame_number();
  401ff8:	4b02      	ldr	r3, [pc, #8]	; (402004 <udd_get_frame_number+0xc>)
  401ffa:	6818      	ldr	r0, [r3, #0]
}
  401ffc:	f3c0 000a 	ubfx	r0, r0, #0, #11
  402000:	4770      	bx	lr
  402002:	bf00      	nop
  402004:	40034000 	.word	0x40034000

00402008 <udd_get_micro_frame_number>:
}
  402008:	2000      	movs	r0, #0
  40200a:	4770      	bx	lr

0040200c <udd_set_setup_payload>:
	udd_g_ctrlreq.payload = payload;
  40200c:	4b01      	ldr	r3, [pc, #4]	; (402014 <udd_set_setup_payload+0x8>)
  40200e:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
  402010:	8199      	strh	r1, [r3, #12]
  402012:	4770      	bx	lr
  402014:	20000db4 	.word	0x20000db4

00402018 <udd_ep_alloc>:
{
  402018:	b5f0      	push	{r4, r5, r6, r7, lr}
  40201a:	b083      	sub	sp, #12
	ep = ep & USB_EP_ADDR_MASK;
  40201c:	f000 040f 	and.w	r4, r0, #15
	if (ep > USB_DEVICE_MAX_EP) {
  402020:	2c03      	cmp	r4, #3
  402022:	d867      	bhi.n	4020f4 <udd_ep_alloc+0xdc>
  402024:	00a3      	lsls	r3, r4, #2
  402026:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  40202a:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
	if (Is_udd_endpoint_enabled(ep)) {
  40202e:	6b1d      	ldr	r5, [r3, #48]	; 0x30
  402030:	f415 4f00 	tst.w	r5, #32768	; 0x8000
  402034:	d161      	bne.n	4020fa <udd_ep_alloc+0xe2>
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
  402036:	f001 0503 	and.w	r5, r1, #3
  40203a:	2d01      	cmp	r5, #1
  40203c:	d050      	beq.n	4020e0 <udd_ep_alloc+0xc8>
	if (MaxEndpointSize > udd_get_endpoint_size_max(ep)) {
  40203e:	1f25      	subs	r5, r4, #4
  402040:	b2ed      	uxtb	r5, r5
  402042:	2d02      	cmp	r5, #2
  402044:	bf34      	ite	cc
  402046:	f44f 7500 	movcc.w	r5, #512	; 0x200
  40204a:	2540      	movcs	r5, #64	; 0x40
  40204c:	4295      	cmp	r5, r2
  40204e:	db58      	blt.n	402102 <udd_ep_alloc+0xea>
  402050:	b240      	sxtb	r0, r0
	ptr_job = &udd_ep_job[ep - 1];
  402052:	1e66      	subs	r6, r4, #1
	ptr_job->size = MaxEndpointSize;
  402054:	eb06 0786 	add.w	r7, r6, r6, lsl #2
  402058:	4d2b      	ldr	r5, [pc, #172]	; (402108 <udd_ep_alloc+0xf0>)
  40205a:	eb05 0587 	add.w	r5, r5, r7, lsl #2
  40205e:	f105 0710 	add.w	r7, r5, #16
  402062:	f8b5 e010 	ldrh.w	lr, [r5, #16]
  402066:	f362 0e09 	bfi	lr, r2, #0, #10
  40206a:	f8a5 e010 	strh.w	lr, [r5, #16]
	ptr_job->b_buf_end = false;
  40206e:	7c6a      	ldrb	r2, [r5, #17]
	ptr_job->b_stall_requested = false;
  402070:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  402074:	f36f 1245 	bfc	r2, #5, #1
  402078:	746a      	strb	r2, [r5, #17]
	if (b_dir_in) {
  40207a:	2800      	cmp	r0, #0
  40207c:	db35      	blt.n	4020ea <udd_ep_alloc+0xd2>
	udd_reset_endpoint(ep);
  40207e:	4e23      	ldr	r6, [pc, #140]	; (40210c <udd_ep_alloc+0xf4>)
  402080:	6ab5      	ldr	r5, [r6, #40]	; 0x28
  402082:	2201      	movs	r2, #1
  402084:	fa02 f404 	lsl.w	r4, r2, r4
  402088:	4325      	orrs	r5, r4
  40208a:	62b5      	str	r5, [r6, #40]	; 0x28
  40208c:	4635      	mov	r5, r6
  40208e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
  402090:	4214      	tst	r4, r2
  402092:	d0fc      	beq.n	40208e <udd_ep_alloc+0x76>
  402094:	4d1d      	ldr	r5, [pc, #116]	; (40210c <udd_ep_alloc+0xf4>)
  402096:	6aaa      	ldr	r2, [r5, #40]	; 0x28
  402098:	ea22 0404 	bic.w	r4, r2, r4
  40209c:	62ac      	str	r4, [r5, #40]	; 0x28
	udd_configure_endpoint(ep,
  40209e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4020a0:	9201      	str	r2, [sp, #4]
  4020a2:	9a01      	ldr	r2, [sp, #4]
  4020a4:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4020a8:	9201      	str	r2, [sp, #4]
  4020aa:	9a01      	ldr	r2, [sp, #4]
  4020ac:	f422 4207 	bic.w	r2, r2, #34560	; 0x8700
  4020b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4020b4:	9201      	str	r2, [sp, #4]
  4020b6:	2800      	cmp	r0, #0
  4020b8:	ea4f 2201 	mov.w	r2, r1, lsl #8
  4020bc:	f402 7240 	and.w	r2, r2, #768	; 0x300
  4020c0:	bfb4      	ite	lt
  4020c2:	f442 4204 	orrlt.w	r2, r2, #33792	; 0x8400
  4020c6:	f442 4200 	orrge.w	r2, r2, #32768	; 0x8000
  4020ca:	9901      	ldr	r1, [sp, #4]
  4020cc:	4311      	orrs	r1, r2
  4020ce:	9101      	str	r1, [sp, #4]
  4020d0:	9901      	ldr	r1, [sp, #4]
  4020d2:	6319      	str	r1, [r3, #48]	; 0x30
  4020d4:	6b19      	ldr	r1, [r3, #48]	; 0x30
  4020d6:	ea32 0101 	bics.w	r1, r2, r1
  4020da:	d1fb      	bne.n	4020d4 <udd_ep_alloc+0xbc>
	return true;
  4020dc:	2001      	movs	r0, #1
  4020de:	e00a      	b.n	4020f6 <udd_ep_alloc+0xde>
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
  4020e0:	b16c      	cbz	r4, 4020fe <udd_ep_alloc+0xe6>
  4020e2:	2c03      	cmp	r4, #3
  4020e4:	d1ab      	bne.n	40203e <udd_ep_alloc+0x26>
		return false;
  4020e6:	2000      	movs	r0, #0
  4020e8:	e005      	b.n	4020f6 <udd_ep_alloc+0xde>
		ptr_job->bank = 0;
  4020ea:	787a      	ldrb	r2, [r7, #1]
  4020ec:	f36f 0283 	bfc	r2, #2, #2
  4020f0:	707a      	strb	r2, [r7, #1]
  4020f2:	e7c4      	b.n	40207e <udd_ep_alloc+0x66>
		return false;
  4020f4:	2000      	movs	r0, #0
}
  4020f6:	b003      	add	sp, #12
  4020f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return false;
  4020fa:	2000      	movs	r0, #0
  4020fc:	e7fb      	b.n	4020f6 <udd_ep_alloc+0xde>
		return false;
  4020fe:	2000      	movs	r0, #0
  402100:	e7f9      	b.n	4020f6 <udd_ep_alloc+0xde>
		return false;
  402102:	2000      	movs	r0, #0
  402104:	e7f7      	b.n	4020f6 <udd_ep_alloc+0xde>
  402106:	bf00      	nop
  402108:	20000d28 	.word	0x20000d28
  40210c:	40034000 	.word	0x40034000

00402110 <udd_ep_free>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  402110:	f000 020f 	and.w	r2, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  402114:	2a03      	cmp	r2, #3
  402116:	d822      	bhi.n	40215e <udd_ep_free+0x4e>
{
  402118:	b500      	push	{lr}
  40211a:	b083      	sub	sp, #12
  40211c:	0091      	lsls	r1, r2, #2
  40211e:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
  402122:	f501 3140 	add.w	r1, r1, #196608	; 0x30000
	udd_disable_endpoint(ep_index);
  402126:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402128:	9301      	str	r3, [sp, #4]
  40212a:	9b01      	ldr	r3, [sp, #4]
  40212c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402130:	9301      	str	r3, [sp, #4]
  402132:	9b01      	ldr	r3, [sp, #4]
  402134:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
  402138:	9301      	str	r3, [sp, #4]
  40213a:	9b01      	ldr	r3, [sp, #4]
  40213c:	630b      	str	r3, [r1, #48]	; 0x30
  40213e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402140:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  402144:	d1fb      	bne.n	40213e <udd_ep_free+0x2e>
	udd_ep_finish_job(&udd_ep_job[ep - 1], UDD_EP_TRANSFER_ABORT, ep);
  402146:	1e50      	subs	r0, r2, #1
  402148:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40214c:	2101      	movs	r1, #1
  40214e:	4b04      	ldr	r3, [pc, #16]	; (402160 <udd_ep_free+0x50>)
  402150:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402154:	4b03      	ldr	r3, [pc, #12]	; (402164 <udd_ep_free+0x54>)
  402156:	4798      	blx	r3
}
  402158:	b003      	add	sp, #12
  40215a:	f85d fb04 	ldr.w	pc, [sp], #4
  40215e:	4770      	bx	lr
  402160:	20000d28 	.word	0x20000d28
  402164:	00401275 	.word	0x00401275

00402168 <udd_ep_is_halted>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  402168:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  40216c:	2803      	cmp	r0, #3
  40216e:	d815      	bhi.n	40219c <udd_ep_is_halted+0x34>
	return ptr_job->b_stall_requested ||
  402170:	1e43      	subs	r3, r0, #1
  402172:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402176:	4a0a      	ldr	r2, [pc, #40]	; (4021a0 <udd_ep_is_halted+0x38>)
  402178:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40217c:	7c5b      	ldrb	r3, [r3, #17]
  40217e:	f013 0f20 	tst.w	r3, #32
  402182:	d109      	bne.n	402198 <udd_ep_is_halted+0x30>
			Is_udd_endpoint_stall_pending(ep & USB_EP_ADDR_MASK);
  402184:	300c      	adds	r0, #12
  402186:	4b07      	ldr	r3, [pc, #28]	; (4021a4 <udd_ep_is_halted+0x3c>)
  402188:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
	return ptr_job->b_stall_requested ||
  40218c:	f013 0f28 	tst.w	r3, #40	; 0x28
  402190:	bf14      	ite	ne
  402192:	2001      	movne	r0, #1
  402194:	2000      	moveq	r0, #0
  402196:	4770      	bx	lr
  402198:	2001      	movs	r0, #1
  40219a:	4770      	bx	lr
		return false;
  40219c:	2000      	movs	r0, #0
}
  40219e:	4770      	bx	lr
  4021a0:	20000d28 	.word	0x20000d28
  4021a4:	40034000 	.word	0x40034000

004021a8 <udd_ep_set_halt>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  4021a8:	f000 010f 	and.w	r1, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  4021ac:	2903      	cmp	r1, #3
  4021ae:	d85f      	bhi.n	402270 <udd_ep_set_halt+0xc8>
{
  4021b0:	b410      	push	{r4}
  4021b2:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4021b4:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4021b8:	fab3 f383 	clz	r3, r3
  4021bc:	095b      	lsrs	r3, r3, #5
  4021be:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4021c0:	b672      	cpsid	i
  4021c2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4021c6:	2200      	movs	r2, #0
  4021c8:	4b2c      	ldr	r3, [pc, #176]	; (40227c <udd_ep_set_halt+0xd4>)
  4021ca:	701a      	strb	r2, [r3, #0]
	return flags;
  4021cc:	9c01      	ldr	r4, [sp, #4]
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  4021ce:	f010 0f80 	tst.w	r0, #128	; 0x80
  4021d2:	d124      	bne.n	40221e <udd_ep_set_halt+0x76>
  4021d4:	008a      	lsls	r2, r1, #2
  4021d6:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  4021da:	f502 3240 	add.w	r2, r2, #196608	; 0x30000
		udd_enable_stall_handshake(ep_index);
  4021de:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4021e0:	9300      	str	r3, [sp, #0]
  4021e2:	9b00      	ldr	r3, [sp, #0]
  4021e4:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4021e8:	9300      	str	r3, [sp, #0]
  4021ea:	9b00      	ldr	r3, [sp, #0]
  4021ec:	f043 0320 	orr.w	r3, r3, #32
  4021f0:	9300      	str	r3, [sp, #0]
  4021f2:	9b00      	ldr	r3, [sp, #0]
  4021f4:	6313      	str	r3, [r2, #48]	; 0x30
  4021f6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4021f8:	f013 0f20 	tst.w	r3, #32
  4021fc:	d0fb      	beq.n	4021f6 <udd_ep_set_halt+0x4e>
		udd_enable_endpoint_interrupt(ep_index);
  4021fe:	2301      	movs	r3, #1
  402200:	fa03 f101 	lsl.w	r1, r3, r1
  402204:	4b1e      	ldr	r3, [pc, #120]	; (402280 <udd_ep_set_halt+0xd8>)
  402206:	6119      	str	r1, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
  402208:	2c00      	cmp	r4, #0
  40220a:	d035      	beq.n	402278 <udd_ep_set_halt+0xd0>
		cpu_irq_enable();
  40220c:	2001      	movs	r0, #1
  40220e:	4b1b      	ldr	r3, [pc, #108]	; (40227c <udd_ep_set_halt+0xd4>)
  402210:	7018      	strb	r0, [r3, #0]
  402212:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402216:	b662      	cpsie	i
}
  402218:	b003      	add	sp, #12
  40221a:	bc10      	pop	{r4}
  40221c:	4770      	bx	lr
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
  40221e:	1e4b      	subs	r3, r1, #1
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  402220:	f101 020c 	add.w	r2, r1, #12
  402224:	4816      	ldr	r0, [pc, #88]	; (402280 <udd_ep_set_halt+0xd8>)
  402226:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  40222a:	f012 0f10 	tst.w	r2, #16
  40222e:	d109      	bne.n	402244 <udd_ep_set_halt+0x9c>
				|| ptr_job->bank > 1)) {
  402230:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  402234:	4813      	ldr	r0, [pc, #76]	; (402284 <udd_ep_set_halt+0xdc>)
  402236:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  40223a:	7c52      	ldrb	r2, [r2, #17]
  40223c:	f3c2 0281 	ubfx	r2, r2, #2, #2
  402240:	2a01      	cmp	r2, #1
  402242:	ddc7      	ble.n	4021d4 <udd_ep_set_halt+0x2c>
		ptr_job->b_stall_requested = true;
  402244:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  402248:	4b0e      	ldr	r3, [pc, #56]	; (402284 <udd_ep_set_halt+0xdc>)
  40224a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  40224e:	7c5a      	ldrb	r2, [r3, #17]
  402250:	f042 0220 	orr.w	r2, r2, #32
  402254:	745a      	strb	r2, [r3, #17]
		udd_enable_endpoint_interrupt(ep_index);
  402256:	2301      	movs	r3, #1
  402258:	fa03 f101 	lsl.w	r1, r3, r1
  40225c:	4b08      	ldr	r3, [pc, #32]	; (402280 <udd_ep_set_halt+0xd8>)
  40225e:	6119      	str	r1, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
  402260:	b144      	cbz	r4, 402274 <udd_ep_set_halt+0xcc>
		cpu_irq_enable();
  402262:	2001      	movs	r0, #1
  402264:	4b05      	ldr	r3, [pc, #20]	; (40227c <udd_ep_set_halt+0xd4>)
  402266:	7018      	strb	r0, [r3, #0]
  402268:	f3bf 8f5f 	dmb	sy
  40226c:	b662      	cpsie	i
  40226e:	e7d3      	b.n	402218 <udd_ep_set_halt+0x70>
		return false;
  402270:	2000      	movs	r0, #0
  402272:	4770      	bx	lr
		return true;
  402274:	2001      	movs	r0, #1
  402276:	e7cf      	b.n	402218 <udd_ep_set_halt+0x70>
	return true;
  402278:	2001      	movs	r0, #1
  40227a:	e7cd      	b.n	402218 <udd_ep_set_halt+0x70>
  40227c:	20000184 	.word	0x20000184
  402280:	40034000 	.word	0x40034000
  402284:	20000d28 	.word	0x20000d28

00402288 <udd_ep_clear_halt>:
	ep &= USB_EP_ADDR_MASK;
  402288:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
  40228c:	2803      	cmp	r0, #3
  40228e:	d85e      	bhi.n	40234e <udd_ep_clear_halt+0xc6>
{
  402290:	b530      	push	{r4, r5, lr}
  402292:	b083      	sub	sp, #12
	ptr_job = &udd_ep_job[ep - 1];
  402294:	1e44      	subs	r4, r0, #1
	ptr_job->b_stall_requested = false;
  402296:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  40229a:	4b2f      	ldr	r3, [pc, #188]	; (402358 <udd_ep_clear_halt+0xd0>)
  40229c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  4022a0:	7c5a      	ldrb	r2, [r3, #17]
  4022a2:	f36f 1245 	bfc	r2, #5, #1
  4022a6:	745a      	strb	r2, [r3, #17]
  4022a8:	0083      	lsls	r3, r0, #2
  4022aa:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  4022ae:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
	if (Is_udd_endpoint_stall_requested(ep)) {
  4022b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4022b4:	f012 0f20 	tst.w	r2, #32
  4022b8:	d04b      	beq.n	402352 <udd_ep_clear_halt+0xca>
		udd_disable_stall_handshake(ep);
  4022ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4022bc:	9200      	str	r2, [sp, #0]
  4022be:	9a00      	ldr	r2, [sp, #0]
  4022c0:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4022c4:	9200      	str	r2, [sp, #0]
  4022c6:	9a00      	ldr	r2, [sp, #0]
  4022c8:	f022 0220 	bic.w	r2, r2, #32
  4022cc:	9200      	str	r2, [sp, #0]
  4022ce:	9a00      	ldr	r2, [sp, #0]
  4022d0:	631a      	str	r2, [r3, #48]	; 0x30
  4022d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4022d4:	f012 0f20 	tst.w	r2, #32
  4022d8:	d1fb      	bne.n	4022d2 <udd_ep_clear_halt+0x4a>
		udd_reset_endpoint(ep);
  4022da:	4d20      	ldr	r5, [pc, #128]	; (40235c <udd_ep_clear_halt+0xd4>)
  4022dc:	6aa9      	ldr	r1, [r5, #40]	; 0x28
  4022de:	2201      	movs	r2, #1
  4022e0:	fa02 f000 	lsl.w	r0, r2, r0
  4022e4:	4301      	orrs	r1, r0
  4022e6:	62a9      	str	r1, [r5, #40]	; 0x28
  4022e8:	4629      	mov	r1, r5
  4022ea:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  4022ec:	4210      	tst	r0, r2
  4022ee:	d0fc      	beq.n	4022ea <udd_ep_clear_halt+0x62>
  4022f0:	491a      	ldr	r1, [pc, #104]	; (40235c <udd_ep_clear_halt+0xd4>)
  4022f2:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  4022f4:	ea22 0000 	bic.w	r0, r2, r0
  4022f8:	6288      	str	r0, [r1, #40]	; 0x28
		udd_ack_stall(ep);
  4022fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4022fc:	9201      	str	r2, [sp, #4]
  4022fe:	9a01      	ldr	r2, [sp, #4]
  402300:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402304:	9201      	str	r2, [sp, #4]
  402306:	9a01      	ldr	r2, [sp, #4]
  402308:	f022 0208 	bic.w	r2, r2, #8
  40230c:	9201      	str	r2, [sp, #4]
  40230e:	9a01      	ldr	r2, [sp, #4]
  402310:	631a      	str	r2, [r3, #48]	; 0x30
  402312:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402314:	f012 0f08 	tst.w	r2, #8
  402318:	d1fb      	bne.n	402312 <udd_ep_clear_halt+0x8a>
		if (ptr_job->busy == true) {
  40231a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  40231e:	4a0e      	ldr	r2, [pc, #56]	; (402358 <udd_ep_clear_halt+0xd0>)
  402320:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402324:	7c5b      	ldrb	r3, [r3, #17]
  402326:	f013 0f10 	tst.w	r3, #16
  40232a:	d101      	bne.n	402330 <udd_ep_clear_halt+0xa8>
	return true;
  40232c:	2001      	movs	r0, #1
  40232e:	e011      	b.n	402354 <udd_ep_clear_halt+0xcc>
			ptr_job->busy = false;
  402330:	4611      	mov	r1, r2
  402332:	00a2      	lsls	r2, r4, #2
  402334:	1913      	adds	r3, r2, r4
  402336:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  40233a:	7c58      	ldrb	r0, [r3, #17]
  40233c:	f36f 1004 	bfc	r0, #4, #1
  402340:	7458      	strb	r0, [r3, #17]
			ptr_job->call_nohalt();
  402342:	4414      	add	r4, r2
  402344:	f851 3024 	ldr.w	r3, [r1, r4, lsl #2]
  402348:	4798      	blx	r3
	return true;
  40234a:	2001      	movs	r0, #1
  40234c:	e002      	b.n	402354 <udd_ep_clear_halt+0xcc>
		return false;
  40234e:	2000      	movs	r0, #0
  402350:	4770      	bx	lr
	return true;
  402352:	2001      	movs	r0, #1
}
  402354:	b003      	add	sp, #12
  402356:	bd30      	pop	{r4, r5, pc}
  402358:	20000d28 	.word	0x20000d28
  40235c:	40034000 	.word	0x40034000

00402360 <udd_ep_run>:
{
  402360:	b5f0      	push	{r4, r5, r6, r7, lr}
  402362:	b083      	sub	sp, #12
	ep &= USB_EP_ADDR_MASK;
  402364:	f000 070f 	and.w	r7, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
  402368:	2f03      	cmp	r7, #3
  40236a:	f200 80a2 	bhi.w	4024b2 <udd_ep_run+0x152>
  40236e:	00bc      	lsls	r4, r7, #2
  402370:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
  402374:	f504 3440 	add.w	r4, r4, #196608	; 0x30000
	if ((!Is_udd_endpoint_enabled(ep))
  402378:	6b25      	ldr	r5, [r4, #48]	; 0x30
  40237a:	f415 4f00 	tst.w	r5, #32768	; 0x8000
  40237e:	f000 809b 	beq.w	4024b8 <udd_ep_run+0x158>
	ptr_job = &udd_ep_job[ep - 1];
  402382:	1e7d      	subs	r5, r7, #1
			|| ptr_job->b_stall_requested
  402384:	eb05 0e85 	add.w	lr, r5, r5, lsl #2
  402388:	4e50      	ldr	r6, [pc, #320]	; (4024cc <udd_ep_run+0x16c>)
  40238a:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  40238e:	7c76      	ldrb	r6, [r6, #17]
  402390:	f016 0f20 	tst.w	r6, #32
  402394:	f040 8092 	bne.w	4024bc <udd_ep_run+0x15c>
			|| Is_udd_endpoint_stall_requested(ep)) {
  402398:	6b26      	ldr	r6, [r4, #48]	; 0x30
  40239a:	f016 0f20 	tst.w	r6, #32
  40239e:	f040 808f 	bne.w	4024c0 <udd_ep_run+0x160>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4023a2:	f3ef 8610 	mrs	r6, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4023a6:	fab6 f686 	clz	r6, r6
  4023aa:	0976      	lsrs	r6, r6, #5
  4023ac:	9600      	str	r6, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4023ae:	b672      	cpsid	i
  4023b0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4023b4:	f04f 0e00 	mov.w	lr, #0
  4023b8:	4e45      	ldr	r6, [pc, #276]	; (4024d0 <udd_ep_run+0x170>)
  4023ba:	f886 e000 	strb.w	lr, [r6]
	return flags;
  4023be:	f8dd c000 	ldr.w	ip, [sp]
	if (ptr_job->busy == true) {
  4023c2:	eb05 0e85 	add.w	lr, r5, r5, lsl #2
  4023c6:	4e41      	ldr	r6, [pc, #260]	; (4024cc <udd_ep_run+0x16c>)
  4023c8:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  4023cc:	7c76      	ldrb	r6, [r6, #17]
  4023ce:	f016 0f10 	tst.w	r6, #16
  4023d2:	d00a      	beq.n	4023ea <udd_ep_run+0x8a>
	if (cpu_irq_is_enabled_flags(flags))
  4023d4:	f1bc 0f00 	cmp.w	ip, #0
  4023d8:	d074      	beq.n	4024c4 <udd_ep_run+0x164>
		cpu_irq_enable();
  4023da:	2201      	movs	r2, #1
  4023dc:	4b3c      	ldr	r3, [pc, #240]	; (4024d0 <udd_ep_run+0x170>)
  4023de:	701a      	strb	r2, [r3, #0]
  4023e0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4023e4:	b662      	cpsie	i
		return false; // Job already on going
  4023e6:	2000      	movs	r0, #0
  4023e8:	e064      	b.n	4024b4 <udd_ep_run+0x154>
	ptr_job->busy = true;
  4023ea:	eb05 0e85 	add.w	lr, r5, r5, lsl #2
  4023ee:	4e37      	ldr	r6, [pc, #220]	; (4024cc <udd_ep_run+0x16c>)
  4023f0:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  4023f4:	f896 e011 	ldrb.w	lr, [r6, #17]
  4023f8:	f04e 0e10 	orr.w	lr, lr, #16
  4023fc:	f886 e011 	strb.w	lr, [r6, #17]
	if (cpu_irq_is_enabled_flags(flags))
  402400:	f1bc 0f00 	cmp.w	ip, #0
  402404:	d007      	beq.n	402416 <udd_ep_run+0xb6>
		cpu_irq_enable();
  402406:	f04f 0e01 	mov.w	lr, #1
  40240a:	4e31      	ldr	r6, [pc, #196]	; (4024d0 <udd_ep_run+0x170>)
  40240c:	f886 e000 	strb.w	lr, [r6]
  402410:	f3bf 8f5f 	dmb	sy
  402414:	b662      	cpsie	i
	ptr_job->buf = buf;
  402416:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 4024cc <udd_ep_run+0x16c>
  40241a:	eb05 0685 	add.w	r6, r5, r5, lsl #2
  40241e:	00b6      	lsls	r6, r6, #2
  402420:	eb0c 0e06 	add.w	lr, ip, r6
  402424:	f8ce 2004 	str.w	r2, [lr, #4]
	ptr_job->buf_size = buf_size;
  402428:	f8ce 3008 	str.w	r3, [lr, #8]
	ptr_job->buf_cnt = 0;
  40242c:	2200      	movs	r2, #0
  40242e:	f8ce 200c 	str.w	r2, [lr, #12]
	ptr_job->call_trans = callback;
  402432:	9a08      	ldr	r2, [sp, #32]
  402434:	f84c 2006 	str.w	r2, [ip, r6]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
  402438:	b911      	cbnz	r1, 402440 <udd_ep_run+0xe0>
  40243a:	fab3 f183 	clz	r1, r3
  40243e:	0949      	lsrs	r1, r1, #5
  402440:	4a22      	ldr	r2, [pc, #136]	; (4024cc <udd_ep_run+0x16c>)
  402442:	00ae      	lsls	r6, r5, #2
  402444:	1973      	adds	r3, r6, r5
  402446:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40244a:	7c5b      	ldrb	r3, [r3, #17]
  40244c:	f361 1386 	bfi	r3, r1, #6, #1
	ptr_job->b_buf_end = false;
  402450:	4435      	add	r5, r6
  402452:	eb02 0285 	add.w	r2, r2, r5, lsl #2
  402456:	f36f 13c7 	bfc	r3, #7, #1
  40245a:	7453      	strb	r3, [r2, #17]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40245c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402460:	fab3 f383 	clz	r3, r3
  402464:	095b      	lsrs	r3, r3, #5
  402466:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  402468:	b672      	cpsid	i
  40246a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40246e:	2200      	movs	r2, #0
  402470:	4b17      	ldr	r3, [pc, #92]	; (4024d0 <udd_ep_run+0x170>)
  402472:	701a      	strb	r2, [r3, #0]
	return flags;
  402474:	9d01      	ldr	r5, [sp, #4]
	udd_enable_endpoint_interrupt(ep);
  402476:	2301      	movs	r3, #1
  402478:	40bb      	lsls	r3, r7
  40247a:	4a16      	ldr	r2, [pc, #88]	; (4024d4 <udd_ep_run+0x174>)
  40247c:	6113      	str	r3, [r2, #16]
	if (b_dir_in) {
  40247e:	f010 0f80 	tst.w	r0, #128	; 0x80
  402482:	d107      	bne.n	402494 <udd_ep_run+0x134>
	if (cpu_irq_is_enabled_flags(flags))
  402484:	b305      	cbz	r5, 4024c8 <udd_ep_run+0x168>
		cpu_irq_enable();
  402486:	2001      	movs	r0, #1
  402488:	4b11      	ldr	r3, [pc, #68]	; (4024d0 <udd_ep_run+0x170>)
  40248a:	7018      	strb	r0, [r3, #0]
  40248c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402490:	b662      	cpsie	i
  402492:	e00f      	b.n	4024b4 <udd_ep_run+0x154>
		if (Is_udd_in_pending(ep)) {
  402494:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402496:	f013 0f11 	tst.w	r3, #17
  40249a:	d1f3      	bne.n	402484 <udd_ep_run+0x124>
			if (udd_ep_in_sent(ep, true)) {
  40249c:	2101      	movs	r1, #1
  40249e:	4638      	mov	r0, r7
  4024a0:	4b0d      	ldr	r3, [pc, #52]	; (4024d8 <udd_ep_run+0x178>)
  4024a2:	4798      	blx	r3
  4024a4:	2800      	cmp	r0, #0
  4024a6:	d0ed      	beq.n	402484 <udd_ep_run+0x124>
				udd_ep_in_sent(ep, false);
  4024a8:	2100      	movs	r1, #0
  4024aa:	4638      	mov	r0, r7
  4024ac:	4b0a      	ldr	r3, [pc, #40]	; (4024d8 <udd_ep_run+0x178>)
  4024ae:	4798      	blx	r3
  4024b0:	e7e8      	b.n	402484 <udd_ep_run+0x124>
		return false;
  4024b2:	2000      	movs	r0, #0
}
  4024b4:	b003      	add	sp, #12
  4024b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return false; // Endpoint is halted
  4024b8:	2000      	movs	r0, #0
  4024ba:	e7fb      	b.n	4024b4 <udd_ep_run+0x154>
  4024bc:	2000      	movs	r0, #0
  4024be:	e7f9      	b.n	4024b4 <udd_ep_run+0x154>
  4024c0:	2000      	movs	r0, #0
  4024c2:	e7f7      	b.n	4024b4 <udd_ep_run+0x154>
		return false; // Job already on going
  4024c4:	2000      	movs	r0, #0
  4024c6:	e7f5      	b.n	4024b4 <udd_ep_run+0x154>
	return true;
  4024c8:	2001      	movs	r0, #1
  4024ca:	e7f3      	b.n	4024b4 <udd_ep_run+0x154>
  4024cc:	20000d28 	.word	0x20000d28
  4024d0:	20000184 	.word	0x20000184
  4024d4:	40034000 	.word	0x40034000
  4024d8:	00401389 	.word	0x00401389

004024dc <udd_ep_abort>:
{
  4024dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4024de:	b087      	sub	sp, #28
	ep &= USB_EP_ADDR_MASK;
  4024e0:	f000 050f 	and.w	r5, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
  4024e4:	2d03      	cmp	r5, #3
  4024e6:	d840      	bhi.n	40256a <udd_ep_abort+0x8e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4024e8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4024ec:	fab3 f383 	clz	r3, r3
  4024f0:	095b      	lsrs	r3, r3, #5
  4024f2:	9305      	str	r3, [sp, #20]
  __ASM volatile ("cpsid i" : : : "memory");
  4024f4:	b672      	cpsid	i
  4024f6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4024fa:	2200      	movs	r2, #0
  4024fc:	4b4b      	ldr	r3, [pc, #300]	; (40262c <udd_ep_abort+0x150>)
  4024fe:	701a      	strb	r2, [r3, #0]
	return flags;
  402500:	9b05      	ldr	r3, [sp, #20]
	udd_disable_endpoint_interrupt(ep);
  402502:	2401      	movs	r4, #1
  402504:	40ac      	lsls	r4, r5
  402506:	4a4a      	ldr	r2, [pc, #296]	; (402630 <udd_ep_abort+0x154>)
  402508:	6154      	str	r4, [r2, #20]
	if (cpu_irq_is_enabled_flags(flags))
  40250a:	b12b      	cbz	r3, 402518 <udd_ep_abort+0x3c>
		cpu_irq_enable();
  40250c:	2201      	movs	r2, #1
  40250e:	4b47      	ldr	r3, [pc, #284]	; (40262c <udd_ep_abort+0x150>)
  402510:	701a      	strb	r2, [r3, #0]
  402512:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402516:	b662      	cpsie	i
	if (b_dir_in) {
  402518:	f010 0f80 	tst.w	r0, #128	; 0x80
  40251c:	d127      	bne.n	40256e <udd_ep_abort+0x92>
  40251e:	00ae      	lsls	r6, r5, #2
  402520:	f106 2640 	add.w	r6, r6, #1073758208	; 0x40004000
  402524:	f506 3640 	add.w	r6, r6, #196608	; 0x30000
		while(Is_udd_any_bank_received(ep)) {
  402528:	6b33      	ldr	r3, [r6, #48]	; 0x30
  40252a:	f013 0f42 	tst.w	r3, #66	; 0x42
  40252e:	d006      	beq.n	40253e <udd_ep_abort+0x62>
			udd_ep_ack_out_received(ep);
  402530:	4f40      	ldr	r7, [pc, #256]	; (402634 <udd_ep_abort+0x158>)
  402532:	4628      	mov	r0, r5
  402534:	47b8      	blx	r7
		while(Is_udd_any_bank_received(ep)) {
  402536:	6b33      	ldr	r3, [r6, #48]	; 0x30
  402538:	f013 0f42 	tst.w	r3, #66	; 0x42
  40253c:	d1f9      	bne.n	402532 <udd_ep_abort+0x56>
	udd_reset_endpoint(ep);
  40253e:	4a3c      	ldr	r2, [pc, #240]	; (402630 <udd_ep_abort+0x154>)
  402540:	6a93      	ldr	r3, [r2, #40]	; 0x28
  402542:	4323      	orrs	r3, r4
  402544:	6293      	str	r3, [r2, #40]	; 0x28
  402546:	6a93      	ldr	r3, [r2, #40]	; 0x28
  402548:	421c      	tst	r4, r3
  40254a:	d0fc      	beq.n	402546 <udd_ep_abort+0x6a>
  40254c:	4a38      	ldr	r2, [pc, #224]	; (402630 <udd_ep_abort+0x154>)
  40254e:	6a93      	ldr	r3, [r2, #40]	; 0x28
  402550:	ea23 0404 	bic.w	r4, r3, r4
  402554:	6294      	str	r4, [r2, #40]	; 0x28
	udd_ep_finish_job(&udd_ep_job[ep - 1], UDD_EP_TRANSFER_ABORT, ep);
  402556:	1e68      	subs	r0, r5, #1
  402558:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40255c:	462a      	mov	r2, r5
  40255e:	2101      	movs	r1, #1
  402560:	4b35      	ldr	r3, [pc, #212]	; (402638 <udd_ep_abort+0x15c>)
  402562:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402566:	4b35      	ldr	r3, [pc, #212]	; (40263c <udd_ep_abort+0x160>)
  402568:	4798      	blx	r3
}
  40256a:	b007      	add	sp, #28
  40256c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40256e:	00ab      	lsls	r3, r5, #2
  402570:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  402574:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
		if (Is_udd_transmit_ready(ep)) {
  402578:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40257a:	f012 0f10 	tst.w	r2, #16
  40257e:	d03a      	beq.n	4025f6 <udd_ep_abort+0x11a>
			udd_kill_data_in_fifo(ep,
  402580:	b34d      	cbz	r5, 4025d6 <udd_ep_abort+0xfa>
  402582:	2d03      	cmp	r5, #3
  402584:	d027      	beq.n	4025d6 <udd_ep_abort+0xfa>
  402586:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402588:	9201      	str	r2, [sp, #4]
  40258a:	9a01      	ldr	r2, [sp, #4]
  40258c:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402590:	9201      	str	r2, [sp, #4]
  402592:	9a01      	ldr	r2, [sp, #4]
  402594:	f022 0210 	bic.w	r2, r2, #16
  402598:	9201      	str	r2, [sp, #4]
  40259a:	9a01      	ldr	r2, [sp, #4]
  40259c:	631a      	str	r2, [r3, #48]	; 0x30
  40259e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4025a0:	f012 0f10 	tst.w	r2, #16
  4025a4:	d1fb      	bne.n	40259e <udd_ep_abort+0xc2>
  4025a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4025a8:	f012 0f10 	tst.w	r2, #16
  4025ac:	d1fb      	bne.n	4025a6 <udd_ep_abort+0xca>
  4025ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4025b0:	9202      	str	r2, [sp, #8]
  4025b2:	9a02      	ldr	r2, [sp, #8]
  4025b4:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4025b8:	9202      	str	r2, [sp, #8]
  4025ba:	9a02      	ldr	r2, [sp, #8]
  4025bc:	f042 0210 	orr.w	r2, r2, #16
  4025c0:	9202      	str	r2, [sp, #8]
  4025c2:	9a02      	ldr	r2, [sp, #8]
  4025c4:	631a      	str	r2, [r3, #48]	; 0x30
  4025c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4025c8:	f012 0f10 	tst.w	r2, #16
  4025cc:	d0fb      	beq.n	4025c6 <udd_ep_abort+0xea>
  4025ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4025d0:	f012 0f10 	tst.w	r2, #16
  4025d4:	d0fb      	beq.n	4025ce <udd_ep_abort+0xf2>
  4025d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4025d8:	9203      	str	r2, [sp, #12]
  4025da:	9a03      	ldr	r2, [sp, #12]
  4025dc:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4025e0:	9203      	str	r2, [sp, #12]
  4025e2:	9a03      	ldr	r2, [sp, #12]
  4025e4:	f022 0210 	bic.w	r2, r2, #16
  4025e8:	9203      	str	r2, [sp, #12]
  4025ea:	9a03      	ldr	r2, [sp, #12]
  4025ec:	631a      	str	r2, [r3, #48]	; 0x30
  4025ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4025f0:	f012 0f10 	tst.w	r2, #16
  4025f4:	d1fb      	bne.n	4025ee <udd_ep_abort+0x112>
		udd_ack_in_sent(ep);
  4025f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4025f8:	9204      	str	r2, [sp, #16]
  4025fa:	9a04      	ldr	r2, [sp, #16]
  4025fc:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402600:	9204      	str	r2, [sp, #16]
  402602:	9a04      	ldr	r2, [sp, #16]
  402604:	f022 0201 	bic.w	r2, r2, #1
  402608:	9204      	str	r2, [sp, #16]
  40260a:	9a04      	ldr	r2, [sp, #16]
  40260c:	631a      	str	r2, [r3, #48]	; 0x30
  40260e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402610:	f012 0f01 	tst.w	r2, #1
  402614:	d1fb      	bne.n	40260e <udd_ep_abort+0x132>
		udd_ep_job[ep - 1].bank = 0;
  402616:	1e6b      	subs	r3, r5, #1
  402618:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  40261c:	4b06      	ldr	r3, [pc, #24]	; (402638 <udd_ep_abort+0x15c>)
  40261e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  402622:	7c5a      	ldrb	r2, [r3, #17]
  402624:	f36f 0283 	bfc	r2, #2, #2
  402628:	745a      	strb	r2, [r3, #17]
  40262a:	e788      	b.n	40253e <udd_ep_abort+0x62>
  40262c:	20000184 	.word	0x20000184
  402630:	40034000 	.word	0x40034000
  402634:	004012b5 	.word	0x004012b5
  402638:	20000d28 	.word	0x20000d28
  40263c:	00401275 	.word	0x00401275

00402640 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  402640:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402644:	6043      	str	r3, [r0, #4]
  402646:	4770      	bx	lr

00402648 <pio_init>:



#if ADC_CORE_DEBUG == 1
	void pio_init (void)
	{
  402648:	b570      	push	{r4, r5, r6, lr}
  40264a:	b082      	sub	sp, #8
		pmc_enable_periph_clk(ID_PIOA);
  40264c:	200b      	movs	r0, #11
  40264e:	4b0a      	ldr	r3, [pc, #40]	; (402678 <pio_init+0x30>)
  402650:	4798      	blx	r3
		pio_set_output(PIOA, ADC_DEBUG_PIN, LOW, DISABLE, DISABLE); //indicator pin for ADC
  402652:	4e0a      	ldr	r6, [pc, #40]	; (40267c <pio_init+0x34>)
  402654:	2400      	movs	r4, #0
  402656:	9400      	str	r4, [sp, #0]
  402658:	4623      	mov	r3, r4
  40265a:	4622      	mov	r2, r4
  40265c:	f44f 7100 	mov.w	r1, #512	; 0x200
  402660:	4630      	mov	r0, r6
  402662:	4d07      	ldr	r5, [pc, #28]	; (402680 <pio_init+0x38>)
  402664:	47a8      	blx	r5
		pio_set_output(PIOA, TIMER_DEBUG_PIN, LOW, DISABLE, DISABLE);//indicator pin for Timer0
  402666:	9400      	str	r4, [sp, #0]
  402668:	4623      	mov	r3, r4
  40266a:	4622      	mov	r2, r4
  40266c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402670:	4630      	mov	r0, r6
  402672:	47a8      	blx	r5
	}
  402674:	b002      	add	sp, #8
  402676:	bd70      	pop	{r4, r5, r6, pc}
  402678:	00402d11 	.word	0x00402d11
  40267c:	400e0e00 	.word	0x400e0e00
  402680:	00402bd1 	.word	0x00402bd1

00402684 <core_init>:




void core_init (void)
{
  402684:	b570      	push	{r4, r5, r6, lr}
	//init adc
	pmc_enable_periph_clk(ID_ADC);
  402686:	201d      	movs	r0, #29
  402688:	4d27      	ldr	r5, [pc, #156]	; (402728 <core_init+0xa4>)
  40268a:	47a8      	blx	r5
	adc_init(ADC, sysclk_get_cpu_hz(), ADC_CLK, 0);
  40268c:	4c27      	ldr	r4, [pc, #156]	; (40272c <core_init+0xa8>)
  40268e:	2300      	movs	r3, #0
  402690:	4a27      	ldr	r2, [pc, #156]	; (402730 <core_init+0xac>)
  402692:	4928      	ldr	r1, [pc, #160]	; (402734 <core_init+0xb0>)
  402694:	4620      	mov	r0, r4
  402696:	4e28      	ldr	r6, [pc, #160]	; (402738 <core_init+0xb4>)
  402698:	47b0      	blx	r6
	adc_configure_timing(ADC, 15, ADC_SETTLING_TIME_0, 0);
  40269a:	2300      	movs	r3, #0
  40269c:	461a      	mov	r2, r3
  40269e:	210f      	movs	r1, #15
  4026a0:	4620      	mov	r0, r4
  4026a2:	4e26      	ldr	r6, [pc, #152]	; (40273c <core_init+0xb8>)
  4026a4:	47b0      	blx	r6
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0); //WARNING! Bug in ASF! ADC_MR_FREERUN_ON does't actualy enables freerun mode!
  4026a6:	2200      	movs	r2, #0
  4026a8:	4611      	mov	r1, r2
  4026aa:	4620      	mov	r0, r4
  4026ac:	4b24      	ldr	r3, [pc, #144]	; (402740 <core_init+0xbc>)
  4026ae:	4798      	blx	r3
	//adc_check(ADC, sysclk_get_cpu_hz());
	ADC->ADC_COR |= (ADC_COR_DIFF0 | ADC_COR_DIFF1 | ADC_COR_DIFF2 | ADC_COR_DIFF3
  4026b0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  4026b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
  4026b6:	64e3      	str	r3, [r4, #76]	; 0x4c
					 | ADC_COR_DIFF4 | ADC_COR_DIFF5 | ADC_COR_DIFF6 | ADC_COR_DIFF7); // set channels to differential
	ADC->ADC_CGR = 0x00005555; // set gain to 1
  4026b8:	f245 5355 	movw	r3, #21845	; 0x5555
  4026bc:	64a3      	str	r3, [r4, #72]	; 0x48
	adc_set_bias_current(ADC, 1);
  4026be:	2101      	movs	r1, #1
  4026c0:	4620      	mov	r0, r4
  4026c2:	4b20      	ldr	r3, [pc, #128]	; (402744 <core_init+0xc0>)
  4026c4:	4798      	blx	r3
	#if ADC_CORE_DEBUG == 1
		pio_init();
  4026c6:	4b20      	ldr	r3, [pc, #128]	; (402748 <core_init+0xc4>)
  4026c8:	4798      	blx	r3
	#endif //ADC_CORE_DEBUG == 1
	
	adc_pdc_pntr = adc_get_pdc_base(ADC); // init DMA
  4026ca:	4620      	mov	r0, r4
  4026cc:	4b1f      	ldr	r3, [pc, #124]	; (40274c <core_init+0xc8>)
  4026ce:	4798      	blx	r3
  4026d0:	4b1f      	ldr	r3, [pc, #124]	; (402750 <core_init+0xcc>)
  4026d2:	6018      	str	r0, [r3, #0]
	//Both pdc1 & pdc2:
	//	Warning		assignment makes integer from pointer without a cast [-Wint-conversion]
	adc_pdc1.ul_addr = adc_raw_data1;
  4026d4:	4a1f      	ldr	r2, [pc, #124]	; (402754 <core_init+0xd0>)
  4026d6:	4b20      	ldr	r3, [pc, #128]	; (402758 <core_init+0xd4>)
  4026d8:	601a      	str	r2, [r3, #0]
	adc_pdc2.ul_addr = adc_raw_data2;
  4026da:	4a20      	ldr	r2, [pc, #128]	; (40275c <core_init+0xd8>)
  4026dc:	4b20      	ldr	r3, [pc, #128]	; (402760 <core_init+0xdc>)
  4026de:	601a      	str	r2, [r3, #0]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4026e0:	4c20      	ldr	r4, [pc, #128]	; (402764 <core_init+0xe0>)
  4026e2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
  4026e6:	f8c4 3180 	str.w	r3, [r4, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4026ea:	2640      	movs	r6, #64	; 0x40
  4026ec:	f884 631d 	strb.w	r6, [r4, #797]	; 0x31d
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4026f0:	6023      	str	r3, [r4, #0]
	NVIC_ClearPendingIRQ(ADC_IRQn);
	NVIC_SetPriority(ADC_IRQn, ADC_IRQ_PRIORITY);
	NVIC_EnableIRQ(ADC_IRQn);  
	
	//init timer 0	
	pmc_enable_periph_clk(ID_TC0);		
  4026f2:	2017      	movs	r0, #23
  4026f4:	47a8      	blx	r5
	tc_init(TC0, TIMER_CH, TC_CMR_TCCLKS_TIMER_CLOCK4 | TC_CMR_WAVE | TC_CMR_WAVSEL_UP_RC );
  4026f6:	4d1c      	ldr	r5, [pc, #112]	; (402768 <core_init+0xe4>)
  4026f8:	f24c 0203 	movw	r2, #49155	; 0xc003
  4026fc:	2100      	movs	r1, #0
  4026fe:	4628      	mov	r0, r5
  402700:	4b1a      	ldr	r3, [pc, #104]	; (40276c <core_init+0xe8>)
  402702:	4798      	blx	r3
	tc_write_rc(TC0, TIMER_CH, 50000);
  402704:	f24c 3250 	movw	r2, #50000	; 0xc350
  402708:	2100      	movs	r1, #0
  40270a:	4628      	mov	r0, r5
  40270c:	4b18      	ldr	r3, [pc, #96]	; (402770 <core_init+0xec>)
  40270e:	4798      	blx	r3
	tc_enable_interrupt(TC0, TIMER_CH, TC_IER_CPCS);
  402710:	2210      	movs	r2, #16
  402712:	2100      	movs	r1, #0
  402714:	4628      	mov	r0, r5
  402716:	4b17      	ldr	r3, [pc, #92]	; (402774 <core_init+0xf0>)
  402718:	4798      	blx	r3
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40271a:	f884 6317 	strb.w	r6, [r4, #791]	; 0x317
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  40271e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  402722:	6023      	str	r3, [r4, #0]
  402724:	bd70      	pop	{r4, r5, r6, pc}
  402726:	bf00      	nop
  402728:	00402d11 	.word	0x00402d11
  40272c:	40038000 	.word	0x40038000
  402730:	00f42400 	.word	0x00f42400
  402734:	02dc6c00 	.word	0x02dc6c00
  402738:	00400e59 	.word	0x00400e59
  40273c:	00400e9b 	.word	0x00400e9b
  402740:	00400e8d 	.word	0x00400e8d
  402744:	00400ed7 	.word	0x00400ed7
  402748:	00402649 	.word	0x00402649
  40274c:	00400ee9 	.word	0x00400ee9
  402750:	20000e0c 	.word	0x20000e0c
  402754:	20000e00 	.word	0x20000e00
  402758:	20000df4 	.word	0x20000df4
  40275c:	20000de8 	.word	0x20000de8
  402760:	20000dcc 	.word	0x20000dcc
  402764:	e000e100 	.word	0xe000e100
  402768:	40010000 	.word	0x40010000
  40276c:	00402ded 	.word	0x00402ded
  402770:	00402e15 	.word	0x00402e15
  402774:	00402e1d 	.word	0x00402e1d

00402778 <timer_set_compare_time>:
	NVIC_SetPriority(TC0_IRQn, TIMER_IRQ_PRIORITY);
	NVIC_EnableIRQ(TC0_IRQn);
}

void timer_set_compare_time (uint32_t tim)
{
  402778:	b508      	push	{r3, lr}
	if(tim > 50000) tim = 50000;
	tc_write_rc(TC0, TIMER_CH, tim);
  40277a:	f24c 3250 	movw	r2, #50000	; 0xc350
  40277e:	4282      	cmp	r2, r0
  402780:	bf28      	it	cs
  402782:	4602      	movcs	r2, r0
  402784:	2100      	movs	r1, #0
  402786:	4802      	ldr	r0, [pc, #8]	; (402790 <timer_set_compare_time+0x18>)
  402788:	4b02      	ldr	r3, [pc, #8]	; (402794 <timer_set_compare_time+0x1c>)
  40278a:	4798      	blx	r3
  40278c:	bd08      	pop	{r3, pc}
  40278e:	bf00      	nop
  402790:	40010000 	.word	0x40010000
  402794:	00402e15 	.word	0x00402e15

00402798 <validate_settings>:
}

void validate_settings (daq_settings_t *settings)
{
	if(settings->acqusitionTime < 10) {settings->acqusitionTime = 10;}
  402798:	6803      	ldr	r3, [r0, #0]
  40279a:	2b09      	cmp	r3, #9
  40279c:	d811      	bhi.n	4027c2 <validate_settings+0x2a>
  40279e:	230a      	movs	r3, #10
  4027a0:	6003      	str	r3, [r0, #0]
	if(settings->acqusitionTime > 100000) {settings->acqusitionTime = 100000;}
	if(settings->acquisitionNbr > DAQ_MAX_ACQ_NB) {settings->acquisitionNbr = DAQ_MAX_ACQ_NB;}
  4027a2:	6843      	ldr	r3, [r0, #4]
  4027a4:	2b64      	cmp	r3, #100	; 0x64
  4027a6:	bf84      	itt	hi
  4027a8:	2364      	movhi	r3, #100	; 0x64
  4027aa:	6043      	strhi	r3, [r0, #4]
	if(settings->averaging > DAQ_MAX_AVG_NB) {settings->averaging = DAQ_MAX_AVG_NB;}
  4027ac:	6883      	ldr	r3, [r0, #8]
  4027ae:	2b14      	cmp	r3, #20
  4027b0:	bf84      	itt	hi
  4027b2:	2314      	movhi	r3, #20
  4027b4:	6083      	strhi	r3, [r0, #8]
	if(settings->channels > (DAQ_CHANNEL_1 | DAQ_CHANNEL_2 | DAQ_CHANNEL_3 | DAQ_CHANNEL_4))
  4027b6:	7b03      	ldrb	r3, [r0, #12]
  4027b8:	2b0f      	cmp	r3, #15
	{
		settings->averaging = (DAQ_CHANNEL_1 | DAQ_CHANNEL_2 | DAQ_CHANNEL_3 | DAQ_CHANNEL_4);
  4027ba:	bf84      	itt	hi
  4027bc:	230f      	movhi	r3, #15
  4027be:	6083      	strhi	r3, [r0, #8]
  4027c0:	4770      	bx	lr
	if(settings->acqusitionTime > 100000) {settings->acqusitionTime = 100000;}
  4027c2:	4a03      	ldr	r2, [pc, #12]	; (4027d0 <validate_settings+0x38>)
  4027c4:	4293      	cmp	r3, r2
  4027c6:	bf84      	itt	hi
  4027c8:	4613      	movhi	r3, r2
  4027ca:	6003      	strhi	r3, [r0, #0]
  4027cc:	e7e9      	b.n	4027a2 <validate_settings+0xa>
  4027ce:	bf00      	nop
  4027d0:	000186a0 	.word	0x000186a0

004027d4 <core_start>:
	#endif //ADC_CORE_DEBUG == 1
	
}

void core_start (void)
{
  4027d4:	b508      	push	{r3, lr}
	pdc_enable_transfer(adc_pdc_pntr, PERIPH_PTCR_RXTEN);
  4027d6:	2101      	movs	r1, #1
  4027d8:	4b07      	ldr	r3, [pc, #28]	; (4027f8 <core_start+0x24>)
  4027da:	6818      	ldr	r0, [r3, #0]
  4027dc:	4b07      	ldr	r3, [pc, #28]	; (4027fc <core_start+0x28>)
  4027de:	4798      	blx	r3
	acqusition_in_progress = 1;
  4027e0:	2201      	movs	r2, #1
  4027e2:	4b07      	ldr	r3, [pc, #28]	; (402800 <core_start+0x2c>)
  4027e4:	601a      	str	r2, [r3, #0]
	tc_start(TC0, TIMER_CH);
  4027e6:	2100      	movs	r1, #0
  4027e8:	4806      	ldr	r0, [pc, #24]	; (402804 <core_start+0x30>)
  4027ea:	4b07      	ldr	r3, [pc, #28]	; (402808 <core_start+0x34>)
  4027ec:	4798      	blx	r3
	//ADC->ADC_MR |= ADC_MR_FREERUN; //due to a bug in ASF we enable freerun mode manualy
	adc_start(ADC);
  4027ee:	4807      	ldr	r0, [pc, #28]	; (40280c <core_start+0x38>)
  4027f0:	4b07      	ldr	r3, [pc, #28]	; (402810 <core_start+0x3c>)
  4027f2:	4798      	blx	r3
  4027f4:	bd08      	pop	{r3, pc}
  4027f6:	bf00      	nop
  4027f8:	20000e0c 	.word	0x20000e0c
  4027fc:	00402bad 	.word	0x00402bad
  402800:	20000d64 	.word	0x20000d64
  402804:	40010000 	.word	0x40010000
  402808:	00402e05 	.word	0x00402e05
  40280c:	40038000 	.word	0x40038000
  402810:	00400eb7 	.word	0x00400eb7

00402814 <core_status_get>:
}

core_status_t core_status_get (void)
{
	if(acqusition_in_progress) 
  402814:	4b02      	ldr	r3, [pc, #8]	; (402820 <core_status_get+0xc>)
  402816:	6818      	ldr	r0, [r3, #0]
	}
	else
	{
		return CORE_STOPED;
	}
}
  402818:	3000      	adds	r0, #0
  40281a:	bf18      	it	ne
  40281c:	2001      	movne	r0, #1
  40281e:	4770      	bx	lr
  402820:	20000d64 	.word	0x20000d64

00402824 <core_new_data_ready>:


uint32_t core_new_data_ready (void)
{
	return new_data;
  402824:	4b01      	ldr	r3, [pc, #4]	; (40282c <core_new_data_ready+0x8>)
  402826:	6818      	ldr	r0, [r3, #0]
}
  402828:	4770      	bx	lr
  40282a:	bf00      	nop
  40282c:	20000d6c 	.word	0x20000d6c

00402830 <core_new_data_claer>:

uint32_t core_new_data_claer (void)
{
	new_data = 0;
  402830:	2000      	movs	r0, #0
  402832:	4b01      	ldr	r3, [pc, #4]	; (402838 <core_new_data_claer+0x8>)
  402834:	6018      	str	r0, [r3, #0]
	return 0;
}
  402836:	4770      	bx	lr
  402838:	20000d6c 	.word	0x20000d6c

0040283c <core_get_raw_data_pntr>:

//Warning return from incompatible pointer type [-Wincompatible-pointer-types]
uint16_t* core_get_raw_data_pntr (void)
{
	return adc_raw_accumulator;
}
  40283c:	4800      	ldr	r0, [pc, #0]	; (402840 <core_get_raw_data_pntr+0x4>)
  40283e:	4770      	bx	lr
  402840:	20000dd8 	.word	0x20000dd8

00402844 <core_clear_avg_acuum>:
{
	uint32_t n;
	//clear averageing accumulator
	for(n = 0; n < 4; n++)
	{
		adc_raw_accumulator[n] = 0;
  402844:	4b03      	ldr	r3, [pc, #12]	; (402854 <core_clear_avg_acuum+0x10>)
  402846:	2200      	movs	r2, #0
  402848:	601a      	str	r2, [r3, #0]
  40284a:	605a      	str	r2, [r3, #4]
  40284c:	609a      	str	r2, [r3, #8]
  40284e:	60da      	str	r2, [r3, #12]
  402850:	4770      	bx	lr
  402852:	bf00      	nop
  402854:	20000dd8 	.word	0x20000dd8

00402858 <core_configure>:
{
  402858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40285c:	4605      	mov	r5, r0
	validate_settings(settings);
  40285e:	4b21      	ldr	r3, [pc, #132]	; (4028e4 <core_configure+0x8c>)
  402860:	4798      	blx	r3
	core_clear_avg_acuum ();
  402862:	4b21      	ldr	r3, [pc, #132]	; (4028e8 <core_configure+0x90>)
  402864:	4798      	blx	r3
	adc_disable_all_channel(ADC);
  402866:	4821      	ldr	r0, [pc, #132]	; (4028ec <core_configure+0x94>)
  402868:	4b21      	ldr	r3, [pc, #132]	; (4028f0 <core_configure+0x98>)
  40286a:	4798      	blx	r3
	for(n = 0; n < 4; n++)
  40286c:	2400      	movs	r4, #0
			nb_enables_ch ++;
  40286e:	4e21      	ldr	r6, [pc, #132]	; (4028f4 <core_configure+0x9c>)
			adc_enable_channel(ADC, (n * 2));
  402870:	f8df 8078 	ldr.w	r8, [pc, #120]	; 4028ec <core_configure+0x94>
  402874:	4f20      	ldr	r7, [pc, #128]	; (4028f8 <core_configure+0xa0>)
  402876:	e002      	b.n	40287e <core_configure+0x26>
	for(n = 0; n < 4; n++)
  402878:	3401      	adds	r4, #1
  40287a:	2c04      	cmp	r4, #4
  40287c:	d00d      	beq.n	40289a <core_configure+0x42>
		if(settings->channels & (0x01 << n))
  40287e:	7b2b      	ldrb	r3, [r5, #12]
  402880:	4123      	asrs	r3, r4
  402882:	f013 0f01 	tst.w	r3, #1
  402886:	d0f7      	beq.n	402878 <core_configure+0x20>
			nb_enables_ch ++;
  402888:	6833      	ldr	r3, [r6, #0]
  40288a:	3301      	adds	r3, #1
  40288c:	6033      	str	r3, [r6, #0]
			adc_enable_channel(ADC, (n * 2));
  40288e:	0061      	lsls	r1, r4, #1
  402890:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  402894:	4640      	mov	r0, r8
  402896:	47b8      	blx	r7
  402898:	e7ee      	b.n	402878 <core_configure+0x20>
	adc_pdc1.ul_size = nb_enables_ch;
  40289a:	4b16      	ldr	r3, [pc, #88]	; (4028f4 <core_configure+0x9c>)
  40289c:	681b      	ldr	r3, [r3, #0]
  40289e:	4917      	ldr	r1, [pc, #92]	; (4028fc <core_configure+0xa4>)
  4028a0:	604b      	str	r3, [r1, #4]
	adc_pdc2.ul_size = nb_enables_ch;
  4028a2:	4a17      	ldr	r2, [pc, #92]	; (402900 <core_configure+0xa8>)
  4028a4:	6053      	str	r3, [r2, #4]
	pdc_rx_init(adc_pdc_pntr, &adc_pdc1, &adc_pdc2);
  4028a6:	4b17      	ldr	r3, [pc, #92]	; (402904 <core_configure+0xac>)
  4028a8:	6818      	ldr	r0, [r3, #0]
  4028aa:	4b17      	ldr	r3, [pc, #92]	; (402908 <core_configure+0xb0>)
  4028ac:	4798      	blx	r3
	data_bank = 0;
  4028ae:	2200      	movs	r2, #0
  4028b0:	4b16      	ldr	r3, [pc, #88]	; (40290c <core_configure+0xb4>)
  4028b2:	601a      	str	r2, [r3, #0]
	adc_enable_interrupt(ADC, ADC_IER_ENDRX);
  4028b4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4028b8:	480c      	ldr	r0, [pc, #48]	; (4028ec <core_configure+0x94>)
  4028ba:	4b15      	ldr	r3, [pc, #84]	; (402910 <core_configure+0xb8>)
  4028bc:	4798      	blx	r3
	rep_cntr = settings->acquisitionNbr;
  4028be:	686a      	ldr	r2, [r5, #4]
  4028c0:	4b14      	ldr	r3, [pc, #80]	; (402914 <core_configure+0xbc>)
  4028c2:	601a      	str	r2, [r3, #0]
	avg_cntr = settings->averaging;
  4028c4:	68ab      	ldr	r3, [r5, #8]
  4028c6:	4a14      	ldr	r2, [pc, #80]	; (402918 <core_configure+0xc0>)
  4028c8:	6013      	str	r3, [r2, #0]
	avg_cnt_reload = settings->averaging;
  4028ca:	4a14      	ldr	r2, [pc, #80]	; (40291c <core_configure+0xc4>)
  4028cc:	6013      	str	r3, [r2, #0]
	timer_set_compare_time(US_TO_TC(settings->acqusitionTime));
  4028ce:	6828      	ldr	r0, [r5, #0]
  4028d0:	0840      	lsrs	r0, r0, #1
  4028d2:	4b13      	ldr	r3, [pc, #76]	; (402920 <core_configure+0xc8>)
  4028d4:	4798      	blx	r3
			TIMER_DEBUG_PIN_CLR;
  4028d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4028da:	4812      	ldr	r0, [pc, #72]	; (402924 <core_configure+0xcc>)
  4028dc:	4b12      	ldr	r3, [pc, #72]	; (402928 <core_configure+0xd0>)
  4028de:	4798      	blx	r3
  4028e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4028e4:	00402799 	.word	0x00402799
  4028e8:	00402845 	.word	0x00402845
  4028ec:	40038000 	.word	0x40038000
  4028f0:	00400ec7 	.word	0x00400ec7
  4028f4:	20000dfc 	.word	0x20000dfc
  4028f8:	00400ebd 	.word	0x00400ebd
  4028fc:	20000df4 	.word	0x20000df4
  402900:	20000dcc 	.word	0x20000dcc
  402904:	20000e0c 	.word	0x20000e0c
  402908:	00402b95 	.word	0x00402b95
  40290c:	20000d68 	.word	0x20000d68
  402910:	00400ecf 	.word	0x00400ecf
  402914:	20000e10 	.word	0x20000e10
  402918:	20000df0 	.word	0x20000df0
  40291c:	20000e08 	.word	0x20000e08
  402920:	00402779 	.word	0x00402779
  402924:	400e0e00 	.word	0x400e0e00
  402928:	00402bcd 	.word	0x00402bcd

0040292c <ADC_Handler>:
	}
}

void ADC_Handler (void)
{
  40292c:	b510      	push	{r4, lr}
	uint32_t n;
	if(adc_get_status(ADC) & ADC_ISR_ENDRX) // this gets triggered when acquisition of all samples for one averaging is complete
  40292e:	4833      	ldr	r0, [pc, #204]	; (4029fc <ADC_Handler+0xd0>)
  402930:	4b33      	ldr	r3, [pc, #204]	; (402a00 <ADC_Handler+0xd4>)
  402932:	4798      	blx	r3
  402934:	f010 6f00 	tst.w	r0, #134217728	; 0x8000000
  402938:	d100      	bne.n	40293c <ADC_Handler+0x10>
  40293a:	bd10      	pop	{r4, pc}
	
	{
		#if ADC_CORE_DEBUG == 1
		ADC_DEBUG_PIN_SET;
  40293c:	f44f 7100 	mov.w	r1, #512	; 0x200
  402940:	4830      	ldr	r0, [pc, #192]	; (402a04 <ADC_Handler+0xd8>)
  402942:	4b31      	ldr	r3, [pc, #196]	; (402a08 <ADC_Handler+0xdc>)
  402944:	4798      	blx	r3
		#endif //ADC_CORE_DEBUG == 1
		
		//ADC->ADC_MR &= (~ADC_MR_FREERUN); //stop adc		
		if(!data_bank) // new data resides in adc_raw_data1
  402946:	4b31      	ldr	r3, [pc, #196]	; (402a0c <ADC_Handler+0xe0>)
  402948:	681b      	ldr	r3, [r3, #0]
  40294a:	2b00      	cmp	r3, #0
  40294c:	d138      	bne.n	4029c0 <ADC_Handler+0x94>
		{
			pdc_rx_init(adc_pdc_pntr, NULL, &adc_pdc2);
  40294e:	4c30      	ldr	r4, [pc, #192]	; (402a10 <ADC_Handler+0xe4>)
  402950:	4a30      	ldr	r2, [pc, #192]	; (402a14 <ADC_Handler+0xe8>)
  402952:	2100      	movs	r1, #0
  402954:	6820      	ldr	r0, [r4, #0]
  402956:	4b30      	ldr	r3, [pc, #192]	; (402a18 <ADC_Handler+0xec>)
  402958:	4798      	blx	r3
			pdc_enable_transfer(adc_pdc_pntr, PERIPH_PTCR_RXTEN);
  40295a:	2101      	movs	r1, #1
  40295c:	6820      	ldr	r0, [r4, #0]
  40295e:	4b2f      	ldr	r3, [pc, #188]	; (402a1c <ADC_Handler+0xf0>)
  402960:	4798      	blx	r3
			adc_start(ADC);
  402962:	4826      	ldr	r0, [pc, #152]	; (4029fc <ADC_Handler+0xd0>)
  402964:	4b2e      	ldr	r3, [pc, #184]	; (402a20 <ADC_Handler+0xf4>)
  402966:	4798      	blx	r3
			
			data_bank = 1;
  402968:	2201      	movs	r2, #1
  40296a:	4b28      	ldr	r3, [pc, #160]	; (402a0c <ADC_Handler+0xe0>)
  40296c:	601a      	str	r2, [r3, #0]
  40296e:	4b2d      	ldr	r3, [pc, #180]	; (402a24 <ADC_Handler+0xf8>)
  402970:	492d      	ldr	r1, [pc, #180]	; (402a28 <ADC_Handler+0xfc>)
  402972:	f103 0410 	add.w	r4, r3, #16
			for(n = 0; n < 4; n++)
			{
				adc_raw_accumulator[n] += adc_raw_data1[n];
  402976:	f831 0b02 	ldrh.w	r0, [r1], #2
  40297a:	681a      	ldr	r2, [r3, #0]
  40297c:	4402      	add	r2, r0
  40297e:	f843 2b04 	str.w	r2, [r3], #4
			for(n = 0; n < 4; n++)
  402982:	42a3      	cmp	r3, r4
  402984:	d1f7      	bne.n	402976 <ADC_Handler+0x4a>
				adc_raw_accumulator[n] += adc_raw_data2[n];
			}
			
		}
		#if ADC_CORE_DEBUG == 1
		ADC_DEBUG_PIN_CLR;
  402986:	f44f 7100 	mov.w	r1, #512	; 0x200
  40298a:	481e      	ldr	r0, [pc, #120]	; (402a04 <ADC_Handler+0xd8>)
  40298c:	4b27      	ldr	r3, [pc, #156]	; (402a2c <ADC_Handler+0x100>)
  40298e:	4798      	blx	r3
		#endif //ADC_CORE_DEBUG == 1
		if(!(--avg_cntr))
  402990:	4a27      	ldr	r2, [pc, #156]	; (402a30 <ADC_Handler+0x104>)
  402992:	6813      	ldr	r3, [r2, #0]
  402994:	3b01      	subs	r3, #1
  402996:	6013      	str	r3, [r2, #0]
  402998:	2b00      	cmp	r3, #0
  40299a:	d1ce      	bne.n	40293a <ADC_Handler+0xe>
		{
			pdc_disable_transfer(adc_pdc_pntr, PERIPH_PTCR_RXTEN);
  40299c:	4c1c      	ldr	r4, [pc, #112]	; (402a10 <ADC_Handler+0xe4>)
  40299e:	2101      	movs	r1, #1
  4029a0:	6820      	ldr	r0, [r4, #0]
  4029a2:	4b24      	ldr	r3, [pc, #144]	; (402a34 <ADC_Handler+0x108>)
  4029a4:	4798      	blx	r3
			//do this to clear dma flag
			pdc_rx_init(adc_pdc_pntr, &adc_pdc1, NULL);
  4029a6:	2200      	movs	r2, #0
  4029a8:	4923      	ldr	r1, [pc, #140]	; (402a38 <ADC_Handler+0x10c>)
  4029aa:	6820      	ldr	r0, [r4, #0]
  4029ac:	4b1a      	ldr	r3, [pc, #104]	; (402a18 <ADC_Handler+0xec>)
  4029ae:	4798      	blx	r3
			//report new data
			new_data = 1;
  4029b0:	2201      	movs	r2, #1
  4029b2:	4b22      	ldr	r3, [pc, #136]	; (402a3c <ADC_Handler+0x110>)
  4029b4:	601a      	str	r2, [r3, #0]
			avg_cntr = avg_cnt_reload;
  4029b6:	4b22      	ldr	r3, [pc, #136]	; (402a40 <ADC_Handler+0x114>)
  4029b8:	681a      	ldr	r2, [r3, #0]
  4029ba:	4b1d      	ldr	r3, [pc, #116]	; (402a30 <ADC_Handler+0x104>)
  4029bc:	601a      	str	r2, [r3, #0]
		}
		
				
	}
}
  4029be:	e7bc      	b.n	40293a <ADC_Handler+0xe>
			pdc_rx_init(adc_pdc_pntr, NULL, &adc_pdc1);
  4029c0:	4c13      	ldr	r4, [pc, #76]	; (402a10 <ADC_Handler+0xe4>)
  4029c2:	4a1d      	ldr	r2, [pc, #116]	; (402a38 <ADC_Handler+0x10c>)
  4029c4:	2100      	movs	r1, #0
  4029c6:	6820      	ldr	r0, [r4, #0]
  4029c8:	4b13      	ldr	r3, [pc, #76]	; (402a18 <ADC_Handler+0xec>)
  4029ca:	4798      	blx	r3
			pdc_enable_transfer(adc_pdc_pntr, PERIPH_PTCR_RXTEN);
  4029cc:	2101      	movs	r1, #1
  4029ce:	6820      	ldr	r0, [r4, #0]
  4029d0:	4b12      	ldr	r3, [pc, #72]	; (402a1c <ADC_Handler+0xf0>)
  4029d2:	4798      	blx	r3
			adc_start(ADC);
  4029d4:	4809      	ldr	r0, [pc, #36]	; (4029fc <ADC_Handler+0xd0>)
  4029d6:	4b12      	ldr	r3, [pc, #72]	; (402a20 <ADC_Handler+0xf4>)
  4029d8:	4798      	blx	r3
			data_bank = 0;
  4029da:	2200      	movs	r2, #0
  4029dc:	4b0b      	ldr	r3, [pc, #44]	; (402a0c <ADC_Handler+0xe0>)
  4029de:	601a      	str	r2, [r3, #0]
  4029e0:	4b10      	ldr	r3, [pc, #64]	; (402a24 <ADC_Handler+0xf8>)
  4029e2:	4918      	ldr	r1, [pc, #96]	; (402a44 <ADC_Handler+0x118>)
  4029e4:	f103 0410 	add.w	r4, r3, #16
				adc_raw_accumulator[n] += adc_raw_data2[n];
  4029e8:	f831 0b02 	ldrh.w	r0, [r1], #2
  4029ec:	681a      	ldr	r2, [r3, #0]
  4029ee:	4402      	add	r2, r0
  4029f0:	f843 2b04 	str.w	r2, [r3], #4
			for(n = 0; n < 4; n++)
  4029f4:	42a3      	cmp	r3, r4
  4029f6:	d1f7      	bne.n	4029e8 <ADC_Handler+0xbc>
  4029f8:	e7c5      	b.n	402986 <ADC_Handler+0x5a>
  4029fa:	bf00      	nop
  4029fc:	40038000 	.word	0x40038000
  402a00:	00400ed3 	.word	0x00400ed3
  402a04:	400e0e00 	.word	0x400e0e00
  402a08:	00402bc9 	.word	0x00402bc9
  402a0c:	20000d68 	.word	0x20000d68
  402a10:	20000e0c 	.word	0x20000e0c
  402a14:	20000dcc 	.word	0x20000dcc
  402a18:	00402b95 	.word	0x00402b95
  402a1c:	00402bad 	.word	0x00402bad
  402a20:	00400eb7 	.word	0x00400eb7
  402a24:	20000dd8 	.word	0x20000dd8
  402a28:	20000e00 	.word	0x20000e00
  402a2c:	00402bcd 	.word	0x00402bcd
  402a30:	20000df0 	.word	0x20000df0
  402a34:	00402bb9 	.word	0x00402bb9
  402a38:	20000df4 	.word	0x20000df4
  402a3c:	20000d6c 	.word	0x20000d6c
  402a40:	20000e08 	.word	0x20000e08
  402a44:	20000de8 	.word	0x20000de8

00402a48 <TC0_Handler>:

void TC0_Handler (void)
{
  402a48:	b510      	push	{r4, lr}
	if((tc_get_status(TC0, 0) & TC_SR_CPCS))
  402a4a:	2100      	movs	r1, #0
  402a4c:	4814      	ldr	r0, [pc, #80]	; (402aa0 <TC0_Handler+0x58>)
  402a4e:	4b15      	ldr	r3, [pc, #84]	; (402aa4 <TC0_Handler+0x5c>)
  402a50:	4798      	blx	r3
  402a52:	f010 0f10 	tst.w	r0, #16
  402a56:	d100      	bne.n	402a5a <TC0_Handler+0x12>
  402a58:	bd10      	pop	{r4, pc}
	{
		#if ADC_CORE_DEBUG == 1
			TIMER_DEBUG_PIN_TGL;
  402a5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402a5e:	4812      	ldr	r0, [pc, #72]	; (402aa8 <TC0_Handler+0x60>)
  402a60:	4b12      	ldr	r3, [pc, #72]	; (402aac <TC0_Handler+0x64>)
  402a62:	4798      	blx	r3
		#endif //ADC_CORE_DEBUG == 1
		if(--rep_cntr)
  402a64:	4a12      	ldr	r2, [pc, #72]	; (402ab0 <TC0_Handler+0x68>)
  402a66:	6813      	ldr	r3, [r2, #0]
  402a68:	3b01      	subs	r3, #1
  402a6a:	6013      	str	r3, [r2, #0]
  402a6c:	b933      	cbnz	r3, 402a7c <TC0_Handler+0x34>
			pdc_enable_transfer(adc_pdc_pntr, PERIPH_PTCR_RXTEN);
			adc_start(ADC);	
		}
		else
		{
			acqusition_in_progress = 0;
  402a6e:	2100      	movs	r1, #0
  402a70:	4b10      	ldr	r3, [pc, #64]	; (402ab4 <TC0_Handler+0x6c>)
  402a72:	6019      	str	r1, [r3, #0]
			tc_stop(TC0, TIMER_CH);
  402a74:	480a      	ldr	r0, [pc, #40]	; (402aa0 <TC0_Handler+0x58>)
  402a76:	4b10      	ldr	r3, [pc, #64]	; (402ab8 <TC0_Handler+0x70>)
  402a78:	4798      	blx	r3
		}
	}
  402a7a:	e7ed      	b.n	402a58 <TC0_Handler+0x10>
			pdc_rx_init(adc_pdc_pntr, &adc_pdc1, &adc_pdc2);
  402a7c:	4c0f      	ldr	r4, [pc, #60]	; (402abc <TC0_Handler+0x74>)
  402a7e:	4a10      	ldr	r2, [pc, #64]	; (402ac0 <TC0_Handler+0x78>)
  402a80:	4910      	ldr	r1, [pc, #64]	; (402ac4 <TC0_Handler+0x7c>)
  402a82:	6820      	ldr	r0, [r4, #0]
  402a84:	4b10      	ldr	r3, [pc, #64]	; (402ac8 <TC0_Handler+0x80>)
  402a86:	4798      	blx	r3
			data_bank = 0;
  402a88:	2200      	movs	r2, #0
  402a8a:	4b10      	ldr	r3, [pc, #64]	; (402acc <TC0_Handler+0x84>)
  402a8c:	601a      	str	r2, [r3, #0]
			pdc_enable_transfer(adc_pdc_pntr, PERIPH_PTCR_RXTEN);
  402a8e:	2101      	movs	r1, #1
  402a90:	6820      	ldr	r0, [r4, #0]
  402a92:	4b0f      	ldr	r3, [pc, #60]	; (402ad0 <TC0_Handler+0x88>)
  402a94:	4798      	blx	r3
			adc_start(ADC);	
  402a96:	480f      	ldr	r0, [pc, #60]	; (402ad4 <TC0_Handler+0x8c>)
  402a98:	4b0f      	ldr	r3, [pc, #60]	; (402ad8 <TC0_Handler+0x90>)
  402a9a:	4798      	blx	r3
  402a9c:	bd10      	pop	{r4, pc}
  402a9e:	bf00      	nop
  402aa0:	40010000 	.word	0x40010000
  402aa4:	00402e25 	.word	0x00402e25
  402aa8:	400e0e00 	.word	0x400e0e00
  402aac:	00402bff 	.word	0x00402bff
  402ab0:	20000e10 	.word	0x20000e10
  402ab4:	20000d64 	.word	0x20000d64
  402ab8:	00402e0d 	.word	0x00402e0d
  402abc:	20000e0c 	.word	0x20000e0c
  402ac0:	20000dcc 	.word	0x20000dcc
  402ac4:	20000df4 	.word	0x20000df4
  402ac8:	00402b95 	.word	0x00402b95
  402acc:	20000d68 	.word	0x20000d68
  402ad0:	00402bad 	.word	0x00402bad
  402ad4:	40038000 	.word	0x40038000
  402ad8:	00400eb7 	.word	0x00400eb7

00402adc <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
  402adc:	b510      	push	{r4, lr}
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  402ade:	213e      	movs	r1, #62	; 0x3e
  402ae0:	2000      	movs	r0, #0
  402ae2:	4b0a      	ldr	r3, [pc, #40]	; (402b0c <sysclk_enable_usb+0x30>)
  402ae4:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  402ae6:	4c0a      	ldr	r4, [pc, #40]	; (402b10 <sysclk_enable_usb+0x34>)
  402ae8:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  402aea:	2800      	cmp	r0, #0
  402aec:	d0fc      	beq.n	402ae8 <sysclk_enable_usb+0xc>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		pmc_disable_pllbck();
  402aee:	4b09      	ldr	r3, [pc, #36]	; (402b14 <sysclk_enable_usb+0x38>)
  402af0:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  402af2:	4a09      	ldr	r2, [pc, #36]	; (402b18 <sysclk_enable_usb+0x3c>)
  402af4:	4b09      	ldr	r3, [pc, #36]	; (402b1c <sysclk_enable_usb+0x40>)
  402af6:	62da      	str	r2, [r3, #44]	; 0x2c
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
	} else {
		return pmc_is_locked_pllbck();
  402af8:	4c09      	ldr	r4, [pc, #36]	; (402b20 <sysclk_enable_usb+0x44>)
  402afa:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  402afc:	2800      	cmp	r0, #0
  402afe:	d0fc      	beq.n	402afa <sysclk_enable_usb+0x1e>

		pll_enable_source(CONFIG_PLL1_SOURCE);
		pll_config_defaults(&pllcfg, 1);
		pll_enable(&pllcfg, 1);
		pll_wait_for_lock(1);
		pmc_switch_udpck_to_pllbck(CONFIG_USBCLK_DIV - 1);
  402b00:	2001      	movs	r0, #1
  402b02:	4b08      	ldr	r3, [pc, #32]	; (402b24 <sysclk_enable_usb+0x48>)
  402b04:	4798      	blx	r3
		pmc_enable_udpck();
  402b06:	4b08      	ldr	r3, [pc, #32]	; (402b28 <sysclk_enable_usb+0x4c>)
  402b08:	4798      	blx	r3
  402b0a:	bd10      	pop	{r4, pc}
  402b0c:	00402c71 	.word	0x00402c71
  402b10:	00402cc5 	.word	0x00402cc5
  402b14:	00402cf5 	.word	0x00402cf5
  402b18:	00113f03 	.word	0x00113f03
  402b1c:	400e0400 	.word	0x400e0400
  402b20:	00402d01 	.word	0x00402d01
  402b24:	00402db9 	.word	0x00402db9
  402b28:	00402dcd 	.word	0x00402dcd

00402b2c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402b2c:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  402b2e:	480e      	ldr	r0, [pc, #56]	; (402b68 <sysclk_init+0x3c>)
  402b30:	4b0e      	ldr	r3, [pc, #56]	; (402b6c <sysclk_init+0x40>)
  402b32:	4798      	blx	r3
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  402b34:	213e      	movs	r1, #62	; 0x3e
  402b36:	2000      	movs	r0, #0
  402b38:	4b0d      	ldr	r3, [pc, #52]	; (402b70 <sysclk_init+0x44>)
  402b3a:	4798      	blx	r3
		return pmc_osc_is_ready_mainck();
  402b3c:	4c0d      	ldr	r4, [pc, #52]	; (402b74 <sysclk_init+0x48>)
  402b3e:	47a0      	blx	r4
  402b40:	2800      	cmp	r0, #0
  402b42:	d0fc      	beq.n	402b3e <sysclk_init+0x12>
		pmc_disable_pllack(); // Always stop PLL first!
  402b44:	4b0c      	ldr	r3, [pc, #48]	; (402b78 <sysclk_init+0x4c>)
  402b46:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  402b48:	4a0c      	ldr	r2, [pc, #48]	; (402b7c <sysclk_init+0x50>)
  402b4a:	4b0d      	ldr	r3, [pc, #52]	; (402b80 <sysclk_init+0x54>)
  402b4c:	629a      	str	r2, [r3, #40]	; 0x28
		return pmc_is_locked_pllack();
  402b4e:	4c0d      	ldr	r4, [pc, #52]	; (402b84 <sysclk_init+0x58>)
  402b50:	47a0      	blx	r4
  402b52:	2800      	cmp	r0, #0
  402b54:	d0fc      	beq.n	402b50 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  402b56:	2010      	movs	r0, #16
  402b58:	4b0b      	ldr	r3, [pc, #44]	; (402b88 <sysclk_init+0x5c>)
  402b5a:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  402b5c:	4b0b      	ldr	r3, [pc, #44]	; (402b8c <sysclk_init+0x60>)
  402b5e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  402b60:	480b      	ldr	r0, [pc, #44]	; (402b90 <sysclk_init+0x64>)
  402b62:	4b02      	ldr	r3, [pc, #8]	; (402b6c <sysclk_init+0x40>)
  402b64:	4798      	blx	r3
  402b66:	bd10      	pop	{r4, pc}
  402b68:	03d09000 	.word	0x03d09000
  402b6c:	200000a1 	.word	0x200000a1
  402b70:	00402c71 	.word	0x00402c71
  402b74:	00402cc5 	.word	0x00402cc5
  402b78:	00402cd5 	.word	0x00402cd5
  402b7c:	20173f03 	.word	0x20173f03
  402b80:	400e0400 	.word	0x400e0400
  402b84:	00402ce5 	.word	0x00402ce5
  402b88:	00402c0d 	.word	0x00402c0d
  402b8c:	00402ed9 	.word	0x00402ed9
  402b90:	02dc6c00 	.word	0x02dc6c00

00402b94 <pdc_rx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  402b94:	460b      	mov	r3, r1
  402b96:	b119      	cbz	r1, 402ba0 <pdc_rx_init+0xc>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  402b98:	6809      	ldr	r1, [r1, #0]
  402b9a:	6001      	str	r1, [r0, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  402b9c:	685b      	ldr	r3, [r3, #4]
  402b9e:	6043      	str	r3, [r0, #4]
	}
	if (p_next_packet) {
  402ba0:	b11a      	cbz	r2, 402baa <pdc_rx_init+0x16>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  402ba2:	6813      	ldr	r3, [r2, #0]
  402ba4:	6103      	str	r3, [r0, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  402ba6:	6853      	ldr	r3, [r2, #4]
  402ba8:	6143      	str	r3, [r0, #20]
  402baa:	4770      	bx	lr

00402bac <pdc_enable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  402bac:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
  402bb0:	05c9      	lsls	r1, r1, #23
  402bb2:	0dc9      	lsrs	r1, r1, #23
	p_pdc->PERIPH_PTCR =
  402bb4:	6201      	str	r1, [r0, #32]
  402bb6:	4770      	bx	lr

00402bb8 <pdc_disable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  402bb8:	f421 71fe 	bic.w	r1, r1, #508	; 0x1fc
  402bbc:	f021 0101 	bic.w	r1, r1, #1
  402bc0:	0589      	lsls	r1, r1, #22
  402bc2:	0d89      	lsrs	r1, r1, #22
	p_pdc->PERIPH_PTCR =
  402bc4:	6201      	str	r1, [r0, #32]
  402bc6:	4770      	bx	lr

00402bc8 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  402bc8:	6301      	str	r1, [r0, #48]	; 0x30
  402bca:	4770      	bx	lr

00402bcc <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  402bcc:	6341      	str	r1, [r0, #52]	; 0x34
  402bce:	4770      	bx	lr

00402bd0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  402bd0:	b410      	push	{r4}
  402bd2:	9c01      	ldr	r4, [sp, #4]
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  402bd4:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  402bd6:	b944      	cbnz	r4, 402bea <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  402bd8:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  402bda:	b143      	cbz	r3, 402bee <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  402bdc:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  402bde:	b942      	cbnz	r2, 402bf2 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  402be0:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  402be2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  402be4:	6001      	str	r1, [r0, #0]
}
  402be6:	bc10      	pop	{r4}
  402be8:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  402bea:	6641      	str	r1, [r0, #100]	; 0x64
  402bec:	e7f5      	b.n	402bda <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  402bee:	6541      	str	r1, [r0, #84]	; 0x54
  402bf0:	e7f5      	b.n	402bde <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  402bf2:	6301      	str	r1, [r0, #48]	; 0x30
  402bf4:	e7f5      	b.n	402be2 <pio_set_output+0x12>

00402bf6 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  402bf6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  402bf8:	4770      	bx	lr

00402bfa <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  402bfa:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  402bfc:	4770      	bx	lr

00402bfe <pio_toggle_pin_group>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_toggle_pin_group(Pio *p_pio, uint32_t ul_mask)
{
	if (p_pio->PIO_ODSR & ul_mask) {
  402bfe:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402c00:	420b      	tst	r3, r1
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = ul_mask;
  402c02:	bf14      	ite	ne
  402c04:	6341      	strne	r1, [r0, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = ul_mask;
  402c06:	6301      	streq	r1, [r0, #48]	; 0x30
  402c08:	4770      	bx	lr
	...

00402c0c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402c0c:	4a17      	ldr	r2, [pc, #92]	; (402c6c <pmc_switch_mck_to_pllack+0x60>)
  402c0e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402c10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402c14:	4318      	orrs	r0, r3
  402c16:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402c18:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402c1a:	f013 0f08 	tst.w	r3, #8
  402c1e:	d10a      	bne.n	402c36 <pmc_switch_mck_to_pllack+0x2a>
  402c20:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402c24:	4911      	ldr	r1, [pc, #68]	; (402c6c <pmc_switch_mck_to_pllack+0x60>)
  402c26:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402c28:	f012 0f08 	tst.w	r2, #8
  402c2c:	d103      	bne.n	402c36 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402c2e:	3b01      	subs	r3, #1
  402c30:	d1f9      	bne.n	402c26 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  402c32:	2001      	movs	r0, #1
  402c34:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402c36:	4a0d      	ldr	r2, [pc, #52]	; (402c6c <pmc_switch_mck_to_pllack+0x60>)
  402c38:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402c3a:	f023 0303 	bic.w	r3, r3, #3
  402c3e:	f043 0302 	orr.w	r3, r3, #2
  402c42:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402c44:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402c46:	f013 0f08 	tst.w	r3, #8
  402c4a:	d10a      	bne.n	402c62 <pmc_switch_mck_to_pllack+0x56>
  402c4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402c50:	4906      	ldr	r1, [pc, #24]	; (402c6c <pmc_switch_mck_to_pllack+0x60>)
  402c52:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402c54:	f012 0f08 	tst.w	r2, #8
  402c58:	d105      	bne.n	402c66 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402c5a:	3b01      	subs	r3, #1
  402c5c:	d1f9      	bne.n	402c52 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  402c5e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  402c60:	4770      	bx	lr
	return 0;
  402c62:	2000      	movs	r0, #0
  402c64:	4770      	bx	lr
  402c66:	2000      	movs	r0, #0
  402c68:	4770      	bx	lr
  402c6a:	bf00      	nop
  402c6c:	400e0400 	.word	0x400e0400

00402c70 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402c70:	b9c8      	cbnz	r0, 402ca6 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402c72:	4a11      	ldr	r2, [pc, #68]	; (402cb8 <pmc_switch_mainck_to_xtal+0x48>)
  402c74:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402c76:	0209      	lsls	r1, r1, #8
  402c78:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402c7a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402c7e:	f023 0303 	bic.w	r3, r3, #3
  402c82:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402c86:	f043 0301 	orr.w	r3, r3, #1
  402c8a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402c8c:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402c8e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402c90:	f013 0f01 	tst.w	r3, #1
  402c94:	d0fb      	beq.n	402c8e <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402c96:	4a08      	ldr	r2, [pc, #32]	; (402cb8 <pmc_switch_mainck_to_xtal+0x48>)
  402c98:	6a13      	ldr	r3, [r2, #32]
  402c9a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  402c9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  402ca2:	6213      	str	r3, [r2, #32]
  402ca4:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402ca6:	4904      	ldr	r1, [pc, #16]	; (402cb8 <pmc_switch_mainck_to_xtal+0x48>)
  402ca8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402caa:	4a04      	ldr	r2, [pc, #16]	; (402cbc <pmc_switch_mainck_to_xtal+0x4c>)
  402cac:	401a      	ands	r2, r3
  402cae:	4b04      	ldr	r3, [pc, #16]	; (402cc0 <pmc_switch_mainck_to_xtal+0x50>)
  402cb0:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402cb2:	620b      	str	r3, [r1, #32]
  402cb4:	4770      	bx	lr
  402cb6:	bf00      	nop
  402cb8:	400e0400 	.word	0x400e0400
  402cbc:	fec8fffc 	.word	0xfec8fffc
  402cc0:	01370002 	.word	0x01370002

00402cc4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402cc4:	4b02      	ldr	r3, [pc, #8]	; (402cd0 <pmc_osc_is_ready_mainck+0xc>)
  402cc6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402cc8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  402ccc:	4770      	bx	lr
  402cce:	bf00      	nop
  402cd0:	400e0400 	.word	0x400e0400

00402cd4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402cd4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402cd8:	4b01      	ldr	r3, [pc, #4]	; (402ce0 <pmc_disable_pllack+0xc>)
  402cda:	629a      	str	r2, [r3, #40]	; 0x28
  402cdc:	4770      	bx	lr
  402cde:	bf00      	nop
  402ce0:	400e0400 	.word	0x400e0400

00402ce4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402ce4:	4b02      	ldr	r3, [pc, #8]	; (402cf0 <pmc_is_locked_pllack+0xc>)
  402ce6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402ce8:	f000 0002 	and.w	r0, r0, #2
  402cec:	4770      	bx	lr
  402cee:	bf00      	nop
  402cf0:	400e0400 	.word	0x400e0400

00402cf4 <pmc_disable_pllbck>:
/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  402cf4:	2200      	movs	r2, #0
  402cf6:	4b01      	ldr	r3, [pc, #4]	; (402cfc <pmc_disable_pllbck+0x8>)
  402cf8:	62da      	str	r2, [r3, #44]	; 0x2c
  402cfa:	4770      	bx	lr
  402cfc:	400e0400 	.word	0x400e0400

00402d00 <pmc_is_locked_pllbck>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  402d00:	4b02      	ldr	r3, [pc, #8]	; (402d0c <pmc_is_locked_pllbck+0xc>)
  402d02:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402d04:	f000 0004 	and.w	r0, r0, #4
  402d08:	4770      	bx	lr
  402d0a:	bf00      	nop
  402d0c:	400e0400 	.word	0x400e0400

00402d10 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  402d10:	2822      	cmp	r0, #34	; 0x22
  402d12:	d81e      	bhi.n	402d52 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  402d14:	281f      	cmp	r0, #31
  402d16:	d80c      	bhi.n	402d32 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402d18:	4b11      	ldr	r3, [pc, #68]	; (402d60 <pmc_enable_periph_clk+0x50>)
  402d1a:	699a      	ldr	r2, [r3, #24]
  402d1c:	2301      	movs	r3, #1
  402d1e:	4083      	lsls	r3, r0
  402d20:	4393      	bics	r3, r2
  402d22:	d018      	beq.n	402d56 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  402d24:	2301      	movs	r3, #1
  402d26:	fa03 f000 	lsl.w	r0, r3, r0
  402d2a:	4b0d      	ldr	r3, [pc, #52]	; (402d60 <pmc_enable_periph_clk+0x50>)
  402d2c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  402d2e:	2000      	movs	r0, #0
  402d30:	4770      	bx	lr
		ul_id -= 32;
  402d32:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402d34:	4b0a      	ldr	r3, [pc, #40]	; (402d60 <pmc_enable_periph_clk+0x50>)
  402d36:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402d3a:	2301      	movs	r3, #1
  402d3c:	4083      	lsls	r3, r0
  402d3e:	4393      	bics	r3, r2
  402d40:	d00b      	beq.n	402d5a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  402d42:	2301      	movs	r3, #1
  402d44:	fa03 f000 	lsl.w	r0, r3, r0
  402d48:	4b05      	ldr	r3, [pc, #20]	; (402d60 <pmc_enable_periph_clk+0x50>)
  402d4a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  402d4e:	2000      	movs	r0, #0
  402d50:	4770      	bx	lr
		return 1;
  402d52:	2001      	movs	r0, #1
  402d54:	4770      	bx	lr
	return 0;
  402d56:	2000      	movs	r0, #0
  402d58:	4770      	bx	lr
  402d5a:	2000      	movs	r0, #0
}
  402d5c:	4770      	bx	lr
  402d5e:	bf00      	nop
  402d60:	400e0400 	.word	0x400e0400

00402d64 <pmc_disable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_disable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  402d64:	2822      	cmp	r0, #34	; 0x22
  402d66:	d822      	bhi.n	402dae <pmc_disable_periph_clk+0x4a>
		return 1;
	}

	if (ul_id < 32) {
  402d68:	281f      	cmp	r0, #31
  402d6a:	d80e      	bhi.n	402d8a <pmc_disable_periph_clk+0x26>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
  402d6c:	4b11      	ldr	r3, [pc, #68]	; (402db4 <pmc_disable_periph_clk+0x50>)
  402d6e:	699a      	ldr	r2, [r3, #24]
  402d70:	2301      	movs	r3, #1
  402d72:	4083      	lsls	r3, r0
  402d74:	4393      	bics	r3, r2
  402d76:	d001      	beq.n	402d7c <pmc_disable_periph_clk+0x18>
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR1 = 1 << ul_id;
		}
#endif
	}
	return 0;
  402d78:	2000      	movs	r0, #0
  402d7a:	4770      	bx	lr
			PMC->PMC_PCDR0 = 1 << ul_id;
  402d7c:	2301      	movs	r3, #1
  402d7e:	fa03 f000 	lsl.w	r0, r3, r0
  402d82:	4b0c      	ldr	r3, [pc, #48]	; (402db4 <pmc_disable_periph_clk+0x50>)
  402d84:	6158      	str	r0, [r3, #20]
	return 0;
  402d86:	2000      	movs	r0, #0
  402d88:	4770      	bx	lr
		ul_id -= 32;
  402d8a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
  402d8c:	4b09      	ldr	r3, [pc, #36]	; (402db4 <pmc_disable_periph_clk+0x50>)
  402d8e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402d92:	2301      	movs	r3, #1
  402d94:	4083      	lsls	r3, r0
  402d96:	4393      	bics	r3, r2
  402d98:	d001      	beq.n	402d9e <pmc_disable_periph_clk+0x3a>
	return 0;
  402d9a:	2000      	movs	r0, #0
}
  402d9c:	4770      	bx	lr
			PMC->PMC_PCDR1 = 1 << ul_id;
  402d9e:	2301      	movs	r3, #1
  402da0:	fa03 f000 	lsl.w	r0, r3, r0
  402da4:	4b03      	ldr	r3, [pc, #12]	; (402db4 <pmc_disable_periph_clk+0x50>)
  402da6:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
	return 0;
  402daa:	2000      	movs	r0, #0
  402dac:	4770      	bx	lr
		return 1;
  402dae:	2001      	movs	r0, #1
  402db0:	4770      	bx	lr
  402db2:	bf00      	nop
  402db4:	400e0400 	.word	0x400e0400

00402db8 <pmc_switch_udpck_to_pllbck>:
 *
 * \param ul_usbdiv Clock divisor.
 */
void pmc_switch_udpck_to_pllbck(uint32_t ul_usbdiv)
{
	PMC->PMC_USB = PMC_USB_USBDIV(ul_usbdiv) | PMC_USB_USBS;
  402db8:	0200      	lsls	r0, r0, #8
  402dba:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
  402dbe:	f040 0001 	orr.w	r0, r0, #1
  402dc2:	4b01      	ldr	r3, [pc, #4]	; (402dc8 <pmc_switch_udpck_to_pllbck+0x10>)
  402dc4:	6398      	str	r0, [r3, #56]	; 0x38
  402dc6:	4770      	bx	lr
  402dc8:	400e0400 	.word	0x400e0400

00402dcc <pmc_enable_udpck>:
 * \brief Enable UDP (USB) clock.
 */
void pmc_enable_udpck(void)
{
#if (SAM3S || SAM4S || SAM4E || SAMG55)
	PMC->PMC_SCER = PMC_SCER_UDP;
  402dcc:	2280      	movs	r2, #128	; 0x80
  402dce:	4b01      	ldr	r3, [pc, #4]	; (402dd4 <pmc_enable_udpck+0x8>)
  402dd0:	601a      	str	r2, [r3, #0]
  402dd2:	4770      	bx	lr
  402dd4:	400e0400 	.word	0x400e0400

00402dd8 <pmc_set_fast_startup_input>:
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
	PMC->PMC_FSMR |= ul_inputs;
  402dd8:	4b03      	ldr	r3, [pc, #12]	; (402de8 <pmc_set_fast_startup_input+0x10>)
  402dda:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	ul_inputs &= PMC_FAST_STARTUP_Msk;
  402ddc:	f3c0 0012 	ubfx	r0, r0, #0, #19
	PMC->PMC_FSMR |= ul_inputs;
  402de0:	4310      	orrs	r0, r2
  402de2:	6718      	str	r0, [r3, #112]	; 0x70
  402de4:	4770      	bx	lr
  402de6:	bf00      	nop
  402de8:	400e0400 	.word	0x400e0400

00402dec <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  402dec:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  402dee:	0189      	lsls	r1, r1, #6
  402df0:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  402df2:	2402      	movs	r4, #2
  402df4:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  402df6:	f04f 31ff 	mov.w	r1, #4294967295
  402dfa:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  402dfc:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  402dfe:	605a      	str	r2, [r3, #4]
}
  402e00:	bc10      	pop	{r4}
  402e02:	4770      	bx	lr

00402e04 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  402e04:	0189      	lsls	r1, r1, #6
  402e06:	2305      	movs	r3, #5
  402e08:	5043      	str	r3, [r0, r1]
  402e0a:	4770      	bx	lr

00402e0c <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  402e0c:	0189      	lsls	r1, r1, #6
  402e0e:	2302      	movs	r3, #2
  402e10:	5043      	str	r3, [r0, r1]
  402e12:	4770      	bx	lr

00402e14 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  402e14:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  402e18:	61ca      	str	r2, [r1, #28]
  402e1a:	4770      	bx	lr

00402e1c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  402e1c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  402e20:	624a      	str	r2, [r1, #36]	; 0x24
  402e22:	4770      	bx	lr

00402e24 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  402e24:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  402e28:	6a08      	ldr	r0, [r1, #32]
}
  402e2a:	4770      	bx	lr

00402e2c <pmc_is_wakeup_clocks_restored>:
	}
}

bool pmc_is_wakeup_clocks_restored(void)
{
	return !b_is_sleep_clock_used;
  402e2c:	4b02      	ldr	r3, [pc, #8]	; (402e38 <pmc_is_wakeup_clocks_restored+0xc>)
  402e2e:	7818      	ldrb	r0, [r3, #0]
}
  402e30:	f080 0001 	eor.w	r0, r0, #1
  402e34:	4770      	bx	lr
  402e36:	bf00      	nop
  402e38:	20000d70 	.word	0x20000d70

00402e3c <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
  402e3c:	4770      	bx	lr

00402e3e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402e3e:	e7fe      	b.n	402e3e <Dummy_Handler>

00402e40 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402e40:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  402e42:	4b1c      	ldr	r3, [pc, #112]	; (402eb4 <Reset_Handler+0x74>)
  402e44:	4a1c      	ldr	r2, [pc, #112]	; (402eb8 <Reset_Handler+0x78>)
  402e46:	429a      	cmp	r2, r3
  402e48:	d010      	beq.n	402e6c <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
  402e4a:	4b1c      	ldr	r3, [pc, #112]	; (402ebc <Reset_Handler+0x7c>)
  402e4c:	4a19      	ldr	r2, [pc, #100]	; (402eb4 <Reset_Handler+0x74>)
  402e4e:	429a      	cmp	r2, r3
  402e50:	d20c      	bcs.n	402e6c <Reset_Handler+0x2c>
  402e52:	3b01      	subs	r3, #1
  402e54:	1a9b      	subs	r3, r3, r2
  402e56:	f023 0303 	bic.w	r3, r3, #3
  402e5a:	3304      	adds	r3, #4
  402e5c:	4413      	add	r3, r2
  402e5e:	4916      	ldr	r1, [pc, #88]	; (402eb8 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
  402e60:	f851 0b04 	ldr.w	r0, [r1], #4
  402e64:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  402e68:	429a      	cmp	r2, r3
  402e6a:	d1f9      	bne.n	402e60 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  402e6c:	4b14      	ldr	r3, [pc, #80]	; (402ec0 <Reset_Handler+0x80>)
  402e6e:	4a15      	ldr	r2, [pc, #84]	; (402ec4 <Reset_Handler+0x84>)
  402e70:	429a      	cmp	r2, r3
  402e72:	d20a      	bcs.n	402e8a <Reset_Handler+0x4a>
  402e74:	3b01      	subs	r3, #1
  402e76:	1a9b      	subs	r3, r3, r2
  402e78:	f023 0303 	bic.w	r3, r3, #3
  402e7c:	3304      	adds	r3, #4
  402e7e:	4413      	add	r3, r2
		*pDest++ = 0;
  402e80:	2100      	movs	r1, #0
  402e82:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  402e86:	4293      	cmp	r3, r2
  402e88:	d1fb      	bne.n	402e82 <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402e8a:	4b0f      	ldr	r3, [pc, #60]	; (402ec8 <Reset_Handler+0x88>)
  402e8c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
  402e90:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  402e94:	490d      	ldr	r1, [pc, #52]	; (402ecc <Reset_Handler+0x8c>)
  402e96:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  402e98:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  402e9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
  402ea0:	d203      	bcs.n	402eaa <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  402ea2:	688b      	ldr	r3, [r1, #8]
  402ea4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  402ea8:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  402eaa:	4b09      	ldr	r3, [pc, #36]	; (402ed0 <Reset_Handler+0x90>)
  402eac:	4798      	blx	r3

	/* Branch to main function */
	main();
  402eae:	4b09      	ldr	r3, [pc, #36]	; (402ed4 <Reset_Handler+0x94>)
  402eb0:	4798      	blx	r3
  402eb2:	e7fe      	b.n	402eb2 <Reset_Handler+0x72>
  402eb4:	20000000 	.word	0x20000000
  402eb8:	00407cbc 	.word	0x00407cbc
  402ebc:	20000b38 	.word	0x20000b38
  402ec0:	20000eb0 	.word	0x20000eb0
  402ec4:	20000b38 	.word	0x20000b38
  402ec8:	00400000 	.word	0x00400000
  402ecc:	e000ed00 	.word	0xe000ed00
  402ed0:	0040315d 	.word	0x0040315d
  402ed4:	004030b9 	.word	0x004030b9

00402ed8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  402ed8:	4b3c      	ldr	r3, [pc, #240]	; (402fcc <SystemCoreClockUpdate+0xf4>)
  402eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402edc:	f003 0303 	and.w	r3, r3, #3
  402ee0:	2b03      	cmp	r3, #3
  402ee2:	d80e      	bhi.n	402f02 <SystemCoreClockUpdate+0x2a>
  402ee4:	e8df f003 	tbb	[pc, r3]
  402ee8:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  402eec:	4b38      	ldr	r3, [pc, #224]	; (402fd0 <SystemCoreClockUpdate+0xf8>)
  402eee:	695b      	ldr	r3, [r3, #20]
  402ef0:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402ef4:	bf14      	ite	ne
  402ef6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402efa:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  402efe:	4b35      	ldr	r3, [pc, #212]	; (402fd4 <SystemCoreClockUpdate+0xfc>)
  402f00:	601a      	str	r2, [r3, #0]
		break;
	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  402f02:	4b32      	ldr	r3, [pc, #200]	; (402fcc <SystemCoreClockUpdate+0xf4>)
  402f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402f06:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402f0a:	2b70      	cmp	r3, #112	; 0x70
  402f0c:	d055      	beq.n	402fba <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402f0e:	4b2f      	ldr	r3, [pc, #188]	; (402fcc <SystemCoreClockUpdate+0xf4>)
  402f10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402f12:	4930      	ldr	r1, [pc, #192]	; (402fd4 <SystemCoreClockUpdate+0xfc>)
  402f14:	f3c2 1202 	ubfx	r2, r2, #4, #3
  402f18:	680b      	ldr	r3, [r1, #0]
  402f1a:	40d3      	lsrs	r3, r2
  402f1c:	600b      	str	r3, [r1, #0]
  402f1e:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  402f20:	4b2a      	ldr	r3, [pc, #168]	; (402fcc <SystemCoreClockUpdate+0xf4>)
  402f22:	6a1b      	ldr	r3, [r3, #32]
  402f24:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402f28:	d003      	beq.n	402f32 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402f2a:	4a2b      	ldr	r2, [pc, #172]	; (402fd8 <SystemCoreClockUpdate+0x100>)
  402f2c:	4b29      	ldr	r3, [pc, #164]	; (402fd4 <SystemCoreClockUpdate+0xfc>)
  402f2e:	601a      	str	r2, [r3, #0]
  402f30:	e7e7      	b.n	402f02 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402f32:	4a2a      	ldr	r2, [pc, #168]	; (402fdc <SystemCoreClockUpdate+0x104>)
  402f34:	4b27      	ldr	r3, [pc, #156]	; (402fd4 <SystemCoreClockUpdate+0xfc>)
  402f36:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  402f38:	4b24      	ldr	r3, [pc, #144]	; (402fcc <SystemCoreClockUpdate+0xf4>)
  402f3a:	6a1b      	ldr	r3, [r3, #32]
  402f3c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402f40:	2b10      	cmp	r3, #16
  402f42:	d005      	beq.n	402f50 <SystemCoreClockUpdate+0x78>
  402f44:	2b20      	cmp	r3, #32
  402f46:	d1dc      	bne.n	402f02 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
  402f48:	4a23      	ldr	r2, [pc, #140]	; (402fd8 <SystemCoreClockUpdate+0x100>)
  402f4a:	4b22      	ldr	r3, [pc, #136]	; (402fd4 <SystemCoreClockUpdate+0xfc>)
  402f4c:	601a      	str	r2, [r3, #0]
				break;
  402f4e:	e7d8      	b.n	402f02 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
  402f50:	4a23      	ldr	r2, [pc, #140]	; (402fe0 <SystemCoreClockUpdate+0x108>)
  402f52:	4b20      	ldr	r3, [pc, #128]	; (402fd4 <SystemCoreClockUpdate+0xfc>)
  402f54:	601a      	str	r2, [r3, #0]
				break;
  402f56:	e7d4      	b.n	402f02 <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  402f58:	4b1c      	ldr	r3, [pc, #112]	; (402fcc <SystemCoreClockUpdate+0xf4>)
  402f5a:	6a1b      	ldr	r3, [r3, #32]
  402f5c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402f60:	d018      	beq.n	402f94 <SystemCoreClockUpdate+0xbc>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402f62:	4a1d      	ldr	r2, [pc, #116]	; (402fd8 <SystemCoreClockUpdate+0x100>)
  402f64:	4b1b      	ldr	r3, [pc, #108]	; (402fd4 <SystemCoreClockUpdate+0xfc>)
  402f66:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
  402f68:	4b18      	ldr	r3, [pc, #96]	; (402fcc <SystemCoreClockUpdate+0xf4>)
  402f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402f6c:	f003 0303 	and.w	r3, r3, #3
  402f70:	2b02      	cmp	r3, #2
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  402f72:	4a16      	ldr	r2, [pc, #88]	; (402fcc <SystemCoreClockUpdate+0xf4>)
  402f74:	bf07      	ittee	eq
  402f76:	6a91      	ldreq	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  402f78:	6a92      	ldreq	r2, [r2, #40]	; 0x28
			SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk) >> 
  402f7a:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
			SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk) >> 
  402f7c:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  402f7e:	4815      	ldr	r0, [pc, #84]	; (402fd4 <SystemCoreClockUpdate+0xfc>)
			SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk) >> 
  402f80:	f3c1 410a 	ubfx	r1, r1, #16, #11
  402f84:	6803      	ldr	r3, [r0, #0]
  402f86:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk) >> 
  402f8a:	b2d2      	uxtb	r2, r2
  402f8c:	fbb3 f3f2 	udiv	r3, r3, r2
  402f90:	6003      	str	r3, [r0, #0]
  402f92:	e7b6      	b.n	402f02 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402f94:	4a11      	ldr	r2, [pc, #68]	; (402fdc <SystemCoreClockUpdate+0x104>)
  402f96:	4b0f      	ldr	r3, [pc, #60]	; (402fd4 <SystemCoreClockUpdate+0xfc>)
  402f98:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  402f9a:	4b0c      	ldr	r3, [pc, #48]	; (402fcc <SystemCoreClockUpdate+0xf4>)
  402f9c:	6a1b      	ldr	r3, [r3, #32]
  402f9e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402fa2:	2b10      	cmp	r3, #16
  402fa4:	d005      	beq.n	402fb2 <SystemCoreClockUpdate+0xda>
  402fa6:	2b20      	cmp	r3, #32
  402fa8:	d1de      	bne.n	402f68 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
  402faa:	4a0b      	ldr	r2, [pc, #44]	; (402fd8 <SystemCoreClockUpdate+0x100>)
  402fac:	4b09      	ldr	r3, [pc, #36]	; (402fd4 <SystemCoreClockUpdate+0xfc>)
  402fae:	601a      	str	r2, [r3, #0]
				break;
  402fb0:	e7da      	b.n	402f68 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
  402fb2:	4a0b      	ldr	r2, [pc, #44]	; (402fe0 <SystemCoreClockUpdate+0x108>)
  402fb4:	4b07      	ldr	r3, [pc, #28]	; (402fd4 <SystemCoreClockUpdate+0xfc>)
  402fb6:	601a      	str	r2, [r3, #0]
				break;
  402fb8:	e7d6      	b.n	402f68 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  402fba:	4a06      	ldr	r2, [pc, #24]	; (402fd4 <SystemCoreClockUpdate+0xfc>)
  402fbc:	6813      	ldr	r3, [r2, #0]
  402fbe:	4909      	ldr	r1, [pc, #36]	; (402fe4 <SystemCoreClockUpdate+0x10c>)
  402fc0:	fba1 1303 	umull	r1, r3, r1, r3
  402fc4:	085b      	lsrs	r3, r3, #1
  402fc6:	6013      	str	r3, [r2, #0]
  402fc8:	4770      	bx	lr
  402fca:	bf00      	nop
  402fcc:	400e0400 	.word	0x400e0400
  402fd0:	400e1410 	.word	0x400e1410
  402fd4:	20000188 	.word	0x20000188
  402fd8:	00b71b00 	.word	0x00b71b00
  402fdc:	003d0900 	.word	0x003d0900
  402fe0:	007a1200 	.word	0x007a1200
  402fe4:	aaaaaaab 	.word	0xaaaaaaab

00402fe8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  402fe8:	4b0a      	ldr	r3, [pc, #40]	; (403014 <_sbrk+0x2c>)
  402fea:	681b      	ldr	r3, [r3, #0]
  402fec:	b153      	cbz	r3, 403004 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  402fee:	4b09      	ldr	r3, [pc, #36]	; (403014 <_sbrk+0x2c>)
  402ff0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  402ff2:	181a      	adds	r2, r3, r0
  402ff4:	4908      	ldr	r1, [pc, #32]	; (403018 <_sbrk+0x30>)
  402ff6:	4291      	cmp	r1, r2
  402ff8:	db08      	blt.n	40300c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  402ffa:	4610      	mov	r0, r2
  402ffc:	4a05      	ldr	r2, [pc, #20]	; (403014 <_sbrk+0x2c>)
  402ffe:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  403000:	4618      	mov	r0, r3
  403002:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  403004:	4a05      	ldr	r2, [pc, #20]	; (40301c <_sbrk+0x34>)
  403006:	4b03      	ldr	r3, [pc, #12]	; (403014 <_sbrk+0x2c>)
  403008:	601a      	str	r2, [r3, #0]
  40300a:	e7f0      	b.n	402fee <_sbrk+0x6>
		return (caddr_t) -1;	
  40300c:	f04f 30ff 	mov.w	r0, #4294967295
}
  403010:	4770      	bx	lr
  403012:	bf00      	nop
  403014:	20000d74 	.word	0x20000d74
  403018:	2000bffc 	.word	0x2000bffc
  40301c:	20002eb0 	.word	0x20002eb0

00403020 <print_data>:
	for(n = 0; n < 10000; n++) {}
}


void print_data (void)
{
  403020:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403024:	b08b      	sub	sp, #44	; 0x2c
	uint8_t str [40];
	uint32_t n;
	uint32_t chars = 0;
  403026:	2500      	movs	r5, #0
	for(n = 0; n < 4; n++)
  403028:	462c      	mov	r4, r5
	{
		if(master_settings.channels & (1 << n))
  40302a:	4e0f      	ldr	r6, [pc, #60]	; (403068 <print_data+0x48>)
		{
			//Warning		format '%u' expects argument of type 'unsigned int', but argument 3 has type 'long unsigned int' [-Wformat=]
			chars += sprintf(str, "CH%u: %u\n\r", n + 1, calc_data.results[n]); 
  40302c:	f8df 9044 	ldr.w	r9, [pc, #68]	; 403074 <print_data+0x54>
  403030:	f8df 8044 	ldr.w	r8, [pc, #68]	; 403078 <print_data+0x58>
  403034:	e002      	b.n	40303c <print_data+0x1c>
	for(n = 0; n < 4; n++)
  403036:	3401      	adds	r4, #1
  403038:	2c04      	cmp	r4, #4
  40303a:	d00d      	beq.n	403058 <print_data+0x38>
		if(master_settings.channels & (1 << n))
  40303c:	7b33      	ldrb	r3, [r6, #12]
  40303e:	4123      	asrs	r3, r4
  403040:	f013 0f01 	tst.w	r3, #1
  403044:	d0f7      	beq.n	403036 <print_data+0x16>
			chars += sprintf(str, "CH%u: %u\n\r", n + 1, calc_data.results[n]); 
  403046:	f839 3014 	ldrh.w	r3, [r9, r4, lsl #1]
  40304a:	1c62      	adds	r2, r4, #1
  40304c:	4641      	mov	r1, r8
  40304e:	4668      	mov	r0, sp
  403050:	4f06      	ldr	r7, [pc, #24]	; (40306c <print_data+0x4c>)
  403052:	47b8      	blx	r7
  403054:	4405      	add	r5, r0
  403056:	e7ee      	b.n	403036 <print_data+0x16>
		}
	}
	udi_cdc_write_buf(str, chars);
  403058:	4629      	mov	r1, r5
  40305a:	4668      	mov	r0, sp
  40305c:	4b04      	ldr	r3, [pc, #16]	; (403070 <print_data+0x50>)
  40305e:	4798      	blx	r3
}
  403060:	b00b      	add	sp, #44	; 0x2c
  403062:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403066:	bf00      	nop
  403068:	20000e78 	.word	0x20000e78
  40306c:	00403335 	.word	0x00403335
  403070:	00400805 	.word	0x00400805
  403074:	20000e18 	.word	0x20000e18
  403078:	004079fc 	.word	0x004079fc

0040307c <calculate_data>:
	debug_out[n + 1] = calc_data.results[1];
	n += 2;
}

void calculate_data (void)
{
  40307c:	b510      	push	{r4, lr}
	//Warning		assignment from incompatible pointer type [-Wincompatible-pointer-types]
	uint32_t* raw_data_ptr;
	uint32_t n=0;
	//uint32_t m = 0;
	raw_data_ptr = core_get_raw_data_pntr();
  40307e:	4b0a      	ldr	r3, [pc, #40]	; (4030a8 <calculate_data+0x2c>)
  403080:	4798      	blx	r3
	for(n = 0; n < 4; n++)
	{
		calc_data.results[n] = *(raw_data_ptr + n) / master_settings.averaging; 
  403082:	4b0a      	ldr	r3, [pc, #40]	; (4030ac <calculate_data+0x30>)
  403084:	689c      	ldr	r4, [r3, #8]
  403086:	1f02      	subs	r2, r0, #4
  403088:	4909      	ldr	r1, [pc, #36]	; (4030b0 <calculate_data+0x34>)
  40308a:	300c      	adds	r0, #12
  40308c:	f852 3f04 	ldr.w	r3, [r2, #4]!
  403090:	fbb3 f3f4 	udiv	r3, r3, r4
  403094:	f821 3b02 	strh.w	r3, [r1], #2
	for(n = 0; n < 4; n++)
  403098:	4282      	cmp	r2, r0
  40309a:	d1f7      	bne.n	40308c <calculate_data+0x10>
	}
	calc_data.new_data = 1;
  40309c:	2201      	movs	r2, #1
  40309e:	4b04      	ldr	r3, [pc, #16]	; (4030b0 <calculate_data+0x34>)
  4030a0:	60da      	str	r2, [r3, #12]
	core_clear_avg_acuum();
  4030a2:	4b04      	ldr	r3, [pc, #16]	; (4030b4 <calculate_data+0x38>)
  4030a4:	4798      	blx	r3
  4030a6:	bd10      	pop	{r4, pc}
  4030a8:	0040283d 	.word	0x0040283d
  4030ac:	20000e78 	.word	0x20000e78
  4030b0:	20000e18 	.word	0x20000e18
  4030b4:	00402845 	.word	0x00402845

004030b8 <main>:
}

int main (void)
{
  4030b8:	b508      	push	{r3, lr}
	/* Insert system clock initialization code here (sysclk_init()). */
	wdt_disable(WDT);
  4030ba:	4818      	ldr	r0, [pc, #96]	; (40311c <main+0x64>)
  4030bc:	4b18      	ldr	r3, [pc, #96]	; (403120 <main+0x68>)
  4030be:	4798      	blx	r3
	sysclk_init();
  4030c0:	4b18      	ldr	r3, [pc, #96]	; (403124 <main+0x6c>)
  4030c2:	4798      	blx	r3
	board_init();
  4030c4:	4b18      	ldr	r3, [pc, #96]	; (403128 <main+0x70>)
  4030c6:	4798      	blx	r3
	core_init();
  4030c8:	4b18      	ldr	r3, [pc, #96]	; (40312c <main+0x74>)
  4030ca:	4798      	blx	r3
	udc_start();
  4030cc:	4b18      	ldr	r3, [pc, #96]	; (403130 <main+0x78>)
  4030ce:	4798      	blx	r3
	
	master_settings.acquisitionNbr = 4;
  4030d0:	4b18      	ldr	r3, [pc, #96]	; (403134 <main+0x7c>)
  4030d2:	2204      	movs	r2, #4
  4030d4:	605a      	str	r2, [r3, #4]
	master_settings.acqusitionTime = 10000;
  4030d6:	f242 7210 	movw	r2, #10000	; 0x2710
  4030da:	601a      	str	r2, [r3, #0]
	master_settings.averaging = 6;
  4030dc:	2206      	movs	r2, #6
  4030de:	609a      	str	r2, [r3, #8]
	master_settings.channels = (DAQ_CHANNEL_1);
  4030e0:	2201      	movs	r2, #1
  4030e2:	731a      	strb	r2, [r3, #12]
			{
				core_configure(&master_settings);
				core_start();
				while(core_status_get() == CORE_RUNNING)
				{
					if(core_new_data_ready())
  4030e4:	4d14      	ldr	r5, [pc, #80]	; (403138 <main+0x80>)
		if(udi_cdc_get_nb_received_data())
  4030e6:	4c15      	ldr	r4, [pc, #84]	; (40313c <main+0x84>)
			if(udi_cdc_getc() == 's')
  4030e8:	4e15      	ldr	r6, [pc, #84]	; (403140 <main+0x88>)
		if(udi_cdc_get_nb_received_data())
  4030ea:	47a0      	blx	r4
  4030ec:	2800      	cmp	r0, #0
  4030ee:	d0fc      	beq.n	4030ea <main+0x32>
			if(udi_cdc_getc() == 's')
  4030f0:	47b0      	blx	r6
  4030f2:	2873      	cmp	r0, #115	; 0x73
  4030f4:	d1f9      	bne.n	4030ea <main+0x32>
				core_configure(&master_settings);
  4030f6:	480f      	ldr	r0, [pc, #60]	; (403134 <main+0x7c>)
  4030f8:	4b12      	ldr	r3, [pc, #72]	; (403144 <main+0x8c>)
  4030fa:	4798      	blx	r3
				core_start();
  4030fc:	4b12      	ldr	r3, [pc, #72]	; (403148 <main+0x90>)
  4030fe:	4798      	blx	r3
				while(core_status_get() == CORE_RUNNING)
  403100:	4c12      	ldr	r4, [pc, #72]	; (40314c <main+0x94>)
  403102:	47a0      	blx	r4
  403104:	2801      	cmp	r0, #1
  403106:	d1ee      	bne.n	4030e6 <main+0x2e>
					if(core_new_data_ready())
  403108:	47a8      	blx	r5
  40310a:	2800      	cmp	r0, #0
  40310c:	d0f9      	beq.n	403102 <main+0x4a>
					{
						calculate_data();
  40310e:	4b10      	ldr	r3, [pc, #64]	; (403150 <main+0x98>)
  403110:	4798      	blx	r3
						//debug_copy_data();
						core_new_data_claer();
  403112:	4b10      	ldr	r3, [pc, #64]	; (403154 <main+0x9c>)
  403114:	4798      	blx	r3
						print_data();
  403116:	4b10      	ldr	r3, [pc, #64]	; (403158 <main+0xa0>)
  403118:	4798      	blx	r3
  40311a:	e7f2      	b.n	403102 <main+0x4a>
  40311c:	400e1450 	.word	0x400e1450
  403120:	00402641 	.word	0x00402641
  403124:	00402b2d 	.word	0x00402b2d
  403128:	00402e3d 	.word	0x00402e3d
  40312c:	00402685 	.word	0x00402685
  403130:	004009b5 	.word	0x004009b5
  403134:	20000e78 	.word	0x20000e78
  403138:	00402825 	.word	0x00402825
  40313c:	00400429 	.word	0x00400429
  403140:	004006b1 	.word	0x004006b1
  403144:	00402859 	.word	0x00402859
  403148:	004027d5 	.word	0x004027d5
  40314c:	00402815 	.word	0x00402815
  403150:	0040307d 	.word	0x0040307d
  403154:	00402831 	.word	0x00402831
  403158:	00403021 	.word	0x00403021

0040315c <__libc_init_array>:
  40315c:	b570      	push	{r4, r5, r6, lr}
  40315e:	4e0f      	ldr	r6, [pc, #60]	; (40319c <__libc_init_array+0x40>)
  403160:	4d0f      	ldr	r5, [pc, #60]	; (4031a0 <__libc_init_array+0x44>)
  403162:	1b76      	subs	r6, r6, r5
  403164:	10b6      	asrs	r6, r6, #2
  403166:	bf18      	it	ne
  403168:	2400      	movne	r4, #0
  40316a:	d005      	beq.n	403178 <__libc_init_array+0x1c>
  40316c:	3401      	adds	r4, #1
  40316e:	f855 3b04 	ldr.w	r3, [r5], #4
  403172:	4798      	blx	r3
  403174:	42a6      	cmp	r6, r4
  403176:	d1f9      	bne.n	40316c <__libc_init_array+0x10>
  403178:	4e0a      	ldr	r6, [pc, #40]	; (4031a4 <__libc_init_array+0x48>)
  40317a:	4d0b      	ldr	r5, [pc, #44]	; (4031a8 <__libc_init_array+0x4c>)
  40317c:	f004 fd88 	bl	407c90 <_init>
  403180:	1b76      	subs	r6, r6, r5
  403182:	10b6      	asrs	r6, r6, #2
  403184:	bf18      	it	ne
  403186:	2400      	movne	r4, #0
  403188:	d006      	beq.n	403198 <__libc_init_array+0x3c>
  40318a:	3401      	adds	r4, #1
  40318c:	f855 3b04 	ldr.w	r3, [r5], #4
  403190:	4798      	blx	r3
  403192:	42a6      	cmp	r6, r4
  403194:	d1f9      	bne.n	40318a <__libc_init_array+0x2e>
  403196:	bd70      	pop	{r4, r5, r6, pc}
  403198:	bd70      	pop	{r4, r5, r6, pc}
  40319a:	bf00      	nop
  40319c:	00407c9c 	.word	0x00407c9c
  4031a0:	00407c9c 	.word	0x00407c9c
  4031a4:	00407ca4 	.word	0x00407ca4
  4031a8:	00407c9c 	.word	0x00407c9c

004031ac <memcpy>:
  4031ac:	4684      	mov	ip, r0
  4031ae:	ea41 0300 	orr.w	r3, r1, r0
  4031b2:	f013 0303 	ands.w	r3, r3, #3
  4031b6:	d149      	bne.n	40324c <memcpy+0xa0>
  4031b8:	3a40      	subs	r2, #64	; 0x40
  4031ba:	d323      	bcc.n	403204 <memcpy+0x58>
  4031bc:	680b      	ldr	r3, [r1, #0]
  4031be:	6003      	str	r3, [r0, #0]
  4031c0:	684b      	ldr	r3, [r1, #4]
  4031c2:	6043      	str	r3, [r0, #4]
  4031c4:	688b      	ldr	r3, [r1, #8]
  4031c6:	6083      	str	r3, [r0, #8]
  4031c8:	68cb      	ldr	r3, [r1, #12]
  4031ca:	60c3      	str	r3, [r0, #12]
  4031cc:	690b      	ldr	r3, [r1, #16]
  4031ce:	6103      	str	r3, [r0, #16]
  4031d0:	694b      	ldr	r3, [r1, #20]
  4031d2:	6143      	str	r3, [r0, #20]
  4031d4:	698b      	ldr	r3, [r1, #24]
  4031d6:	6183      	str	r3, [r0, #24]
  4031d8:	69cb      	ldr	r3, [r1, #28]
  4031da:	61c3      	str	r3, [r0, #28]
  4031dc:	6a0b      	ldr	r3, [r1, #32]
  4031de:	6203      	str	r3, [r0, #32]
  4031e0:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  4031e2:	6243      	str	r3, [r0, #36]	; 0x24
  4031e4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  4031e6:	6283      	str	r3, [r0, #40]	; 0x28
  4031e8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  4031ea:	62c3      	str	r3, [r0, #44]	; 0x2c
  4031ec:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4031ee:	6303      	str	r3, [r0, #48]	; 0x30
  4031f0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  4031f2:	6343      	str	r3, [r0, #52]	; 0x34
  4031f4:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  4031f6:	6383      	str	r3, [r0, #56]	; 0x38
  4031f8:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  4031fa:	63c3      	str	r3, [r0, #60]	; 0x3c
  4031fc:	3040      	adds	r0, #64	; 0x40
  4031fe:	3140      	adds	r1, #64	; 0x40
  403200:	3a40      	subs	r2, #64	; 0x40
  403202:	d2db      	bcs.n	4031bc <memcpy+0x10>
  403204:	3230      	adds	r2, #48	; 0x30
  403206:	d30b      	bcc.n	403220 <memcpy+0x74>
  403208:	680b      	ldr	r3, [r1, #0]
  40320a:	6003      	str	r3, [r0, #0]
  40320c:	684b      	ldr	r3, [r1, #4]
  40320e:	6043      	str	r3, [r0, #4]
  403210:	688b      	ldr	r3, [r1, #8]
  403212:	6083      	str	r3, [r0, #8]
  403214:	68cb      	ldr	r3, [r1, #12]
  403216:	60c3      	str	r3, [r0, #12]
  403218:	3010      	adds	r0, #16
  40321a:	3110      	adds	r1, #16
  40321c:	3a10      	subs	r2, #16
  40321e:	d2f3      	bcs.n	403208 <memcpy+0x5c>
  403220:	320c      	adds	r2, #12
  403222:	d305      	bcc.n	403230 <memcpy+0x84>
  403224:	f851 3b04 	ldr.w	r3, [r1], #4
  403228:	f840 3b04 	str.w	r3, [r0], #4
  40322c:	3a04      	subs	r2, #4
  40322e:	d2f9      	bcs.n	403224 <memcpy+0x78>
  403230:	3204      	adds	r2, #4
  403232:	d008      	beq.n	403246 <memcpy+0x9a>
  403234:	07d2      	lsls	r2, r2, #31
  403236:	bf1c      	itt	ne
  403238:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40323c:	f800 3b01 	strbne.w	r3, [r0], #1
  403240:	d301      	bcc.n	403246 <memcpy+0x9a>
  403242:	880b      	ldrh	r3, [r1, #0]
  403244:	8003      	strh	r3, [r0, #0]
  403246:	4660      	mov	r0, ip
  403248:	4770      	bx	lr
  40324a:	bf00      	nop
  40324c:	2a08      	cmp	r2, #8
  40324e:	d313      	bcc.n	403278 <memcpy+0xcc>
  403250:	078b      	lsls	r3, r1, #30
  403252:	d0b1      	beq.n	4031b8 <memcpy+0xc>
  403254:	f010 0303 	ands.w	r3, r0, #3
  403258:	d0ae      	beq.n	4031b8 <memcpy+0xc>
  40325a:	f1c3 0304 	rsb	r3, r3, #4
  40325e:	1ad2      	subs	r2, r2, r3
  403260:	07db      	lsls	r3, r3, #31
  403262:	bf1c      	itt	ne
  403264:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403268:	f800 3b01 	strbne.w	r3, [r0], #1
  40326c:	d3a4      	bcc.n	4031b8 <memcpy+0xc>
  40326e:	f831 3b02 	ldrh.w	r3, [r1], #2
  403272:	f820 3b02 	strh.w	r3, [r0], #2
  403276:	e79f      	b.n	4031b8 <memcpy+0xc>
  403278:	3a04      	subs	r2, #4
  40327a:	d3d9      	bcc.n	403230 <memcpy+0x84>
  40327c:	3a01      	subs	r2, #1
  40327e:	f811 3b01 	ldrb.w	r3, [r1], #1
  403282:	f800 3b01 	strb.w	r3, [r0], #1
  403286:	d2f9      	bcs.n	40327c <memcpy+0xd0>
  403288:	780b      	ldrb	r3, [r1, #0]
  40328a:	7003      	strb	r3, [r0, #0]
  40328c:	784b      	ldrb	r3, [r1, #1]
  40328e:	7043      	strb	r3, [r0, #1]
  403290:	788b      	ldrb	r3, [r1, #2]
  403292:	7083      	strb	r3, [r0, #2]
  403294:	4660      	mov	r0, ip
  403296:	4770      	bx	lr

00403298 <memset>:
  403298:	b470      	push	{r4, r5, r6}
  40329a:	0786      	lsls	r6, r0, #30
  40329c:	d046      	beq.n	40332c <memset+0x94>
  40329e:	1e54      	subs	r4, r2, #1
  4032a0:	2a00      	cmp	r2, #0
  4032a2:	d041      	beq.n	403328 <memset+0x90>
  4032a4:	b2ca      	uxtb	r2, r1
  4032a6:	4603      	mov	r3, r0
  4032a8:	e002      	b.n	4032b0 <memset+0x18>
  4032aa:	f114 34ff 	adds.w	r4, r4, #4294967295
  4032ae:	d33b      	bcc.n	403328 <memset+0x90>
  4032b0:	f803 2b01 	strb.w	r2, [r3], #1
  4032b4:	079d      	lsls	r5, r3, #30
  4032b6:	d1f8      	bne.n	4032aa <memset+0x12>
  4032b8:	2c03      	cmp	r4, #3
  4032ba:	d92e      	bls.n	40331a <memset+0x82>
  4032bc:	b2cd      	uxtb	r5, r1
  4032be:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4032c2:	2c0f      	cmp	r4, #15
  4032c4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4032c8:	d919      	bls.n	4032fe <memset+0x66>
  4032ca:	4626      	mov	r6, r4
  4032cc:	f103 0210 	add.w	r2, r3, #16
  4032d0:	3e10      	subs	r6, #16
  4032d2:	2e0f      	cmp	r6, #15
  4032d4:	f842 5c10 	str.w	r5, [r2, #-16]
  4032d8:	f842 5c0c 	str.w	r5, [r2, #-12]
  4032dc:	f842 5c08 	str.w	r5, [r2, #-8]
  4032e0:	f842 5c04 	str.w	r5, [r2, #-4]
  4032e4:	f102 0210 	add.w	r2, r2, #16
  4032e8:	d8f2      	bhi.n	4032d0 <memset+0x38>
  4032ea:	f1a4 0210 	sub.w	r2, r4, #16
  4032ee:	f022 020f 	bic.w	r2, r2, #15
  4032f2:	f004 040f 	and.w	r4, r4, #15
  4032f6:	3210      	adds	r2, #16
  4032f8:	2c03      	cmp	r4, #3
  4032fa:	4413      	add	r3, r2
  4032fc:	d90d      	bls.n	40331a <memset+0x82>
  4032fe:	461e      	mov	r6, r3
  403300:	4622      	mov	r2, r4
  403302:	3a04      	subs	r2, #4
  403304:	2a03      	cmp	r2, #3
  403306:	f846 5b04 	str.w	r5, [r6], #4
  40330a:	d8fa      	bhi.n	403302 <memset+0x6a>
  40330c:	1f22      	subs	r2, r4, #4
  40330e:	f022 0203 	bic.w	r2, r2, #3
  403312:	3204      	adds	r2, #4
  403314:	4413      	add	r3, r2
  403316:	f004 0403 	and.w	r4, r4, #3
  40331a:	b12c      	cbz	r4, 403328 <memset+0x90>
  40331c:	b2c9      	uxtb	r1, r1
  40331e:	441c      	add	r4, r3
  403320:	f803 1b01 	strb.w	r1, [r3], #1
  403324:	429c      	cmp	r4, r3
  403326:	d1fb      	bne.n	403320 <memset+0x88>
  403328:	bc70      	pop	{r4, r5, r6}
  40332a:	4770      	bx	lr
  40332c:	4614      	mov	r4, r2
  40332e:	4603      	mov	r3, r0
  403330:	e7c2      	b.n	4032b8 <memset+0x20>
  403332:	bf00      	nop

00403334 <sprintf>:
  403334:	b40e      	push	{r1, r2, r3}
  403336:	4601      	mov	r1, r0
  403338:	b5f0      	push	{r4, r5, r6, r7, lr}
  40333a:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  40333e:	f44f 7702 	mov.w	r7, #520	; 0x208
  403342:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403346:	b09c      	sub	sp, #112	; 0x70
  403348:	ac21      	add	r4, sp, #132	; 0x84
  40334a:	f854 2b04 	ldr.w	r2, [r4], #4
  40334e:	4b0b      	ldr	r3, [pc, #44]	; (40337c <sprintf+0x48>)
  403350:	9102      	str	r1, [sp, #8]
  403352:	9106      	str	r1, [sp, #24]
  403354:	6818      	ldr	r0, [r3, #0]
  403356:	a902      	add	r1, sp, #8
  403358:	4623      	mov	r3, r4
  40335a:	9401      	str	r4, [sp, #4]
  40335c:	f8ad 7014 	strh.w	r7, [sp, #20]
  403360:	9504      	str	r5, [sp, #16]
  403362:	9507      	str	r5, [sp, #28]
  403364:	f8ad 6016 	strh.w	r6, [sp, #22]
  403368:	f000 f838 	bl	4033dc <_svfprintf_r>
  40336c:	2200      	movs	r2, #0
  40336e:	9b02      	ldr	r3, [sp, #8]
  403370:	701a      	strb	r2, [r3, #0]
  403372:	b01c      	add	sp, #112	; 0x70
  403374:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403378:	b003      	add	sp, #12
  40337a:	4770      	bx	lr
  40337c:	2000018c 	.word	0x2000018c

00403380 <strlen>:
  403380:	f020 0103 	bic.w	r1, r0, #3
  403384:	f010 0003 	ands.w	r0, r0, #3
  403388:	f1c0 0000 	rsb	r0, r0, #0
  40338c:	f851 3b04 	ldr.w	r3, [r1], #4
  403390:	f100 0c04 	add.w	ip, r0, #4
  403394:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  403398:	f06f 0200 	mvn.w	r2, #0
  40339c:	bf1c      	itt	ne
  40339e:	fa22 f20c 	lsrne.w	r2, r2, ip
  4033a2:	4313      	orrne	r3, r2
  4033a4:	f04f 0c01 	mov.w	ip, #1
  4033a8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4033ac:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4033b0:	eba3 020c 	sub.w	r2, r3, ip
  4033b4:	ea22 0203 	bic.w	r2, r2, r3
  4033b8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4033bc:	bf04      	itt	eq
  4033be:	f851 3b04 	ldreq.w	r3, [r1], #4
  4033c2:	3004      	addeq	r0, #4
  4033c4:	d0f4      	beq.n	4033b0 <strlen+0x30>
  4033c6:	f1c2 0100 	rsb	r1, r2, #0
  4033ca:	ea02 0201 	and.w	r2, r2, r1
  4033ce:	fab2 f282 	clz	r2, r2
  4033d2:	f1c2 021f 	rsb	r2, r2, #31
  4033d6:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4033da:	4770      	bx	lr

004033dc <_svfprintf_r>:
  4033dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033e0:	b0c3      	sub	sp, #268	; 0x10c
  4033e2:	460c      	mov	r4, r1
  4033e4:	910b      	str	r1, [sp, #44]	; 0x2c
  4033e6:	4692      	mov	sl, r2
  4033e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4033ea:	900c      	str	r0, [sp, #48]	; 0x30
  4033ec:	f002 fb8e 	bl	405b0c <_localeconv_r>
  4033f0:	6803      	ldr	r3, [r0, #0]
  4033f2:	4618      	mov	r0, r3
  4033f4:	931a      	str	r3, [sp, #104]	; 0x68
  4033f6:	f7ff ffc3 	bl	403380 <strlen>
  4033fa:	89a3      	ldrh	r3, [r4, #12]
  4033fc:	9019      	str	r0, [sp, #100]	; 0x64
  4033fe:	0619      	lsls	r1, r3, #24
  403400:	d503      	bpl.n	40340a <_svfprintf_r+0x2e>
  403402:	6923      	ldr	r3, [r4, #16]
  403404:	2b00      	cmp	r3, #0
  403406:	f001 8035 	beq.w	404474 <_svfprintf_r+0x1098>
  40340a:	2300      	movs	r3, #0
  40340c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403410:	46c8      	mov	r8, r9
  403412:	9315      	str	r3, [sp, #84]	; 0x54
  403414:	9313      	str	r3, [sp, #76]	; 0x4c
  403416:	9314      	str	r3, [sp, #80]	; 0x50
  403418:	9318      	str	r3, [sp, #96]	; 0x60
  40341a:	931b      	str	r3, [sp, #108]	; 0x6c
  40341c:	9309      	str	r3, [sp, #36]	; 0x24
  40341e:	9316      	str	r3, [sp, #88]	; 0x58
  403420:	9317      	str	r3, [sp, #92]	; 0x5c
  403422:	9327      	str	r3, [sp, #156]	; 0x9c
  403424:	9326      	str	r3, [sp, #152]	; 0x98
  403426:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  40342a:	f89a 3000 	ldrb.w	r3, [sl]
  40342e:	4654      	mov	r4, sl
  403430:	b1eb      	cbz	r3, 40346e <_svfprintf_r+0x92>
  403432:	2b25      	cmp	r3, #37	; 0x25
  403434:	d102      	bne.n	40343c <_svfprintf_r+0x60>
  403436:	e01a      	b.n	40346e <_svfprintf_r+0x92>
  403438:	2b25      	cmp	r3, #37	; 0x25
  40343a:	d003      	beq.n	403444 <_svfprintf_r+0x68>
  40343c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403440:	2b00      	cmp	r3, #0
  403442:	d1f9      	bne.n	403438 <_svfprintf_r+0x5c>
  403444:	eba4 050a 	sub.w	r5, r4, sl
  403448:	b18d      	cbz	r5, 40346e <_svfprintf_r+0x92>
  40344a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40344c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40344e:	3301      	adds	r3, #1
  403450:	442a      	add	r2, r5
  403452:	2b07      	cmp	r3, #7
  403454:	f8c8 a000 	str.w	sl, [r8]
  403458:	f8c8 5004 	str.w	r5, [r8, #4]
  40345c:	9227      	str	r2, [sp, #156]	; 0x9c
  40345e:	9326      	str	r3, [sp, #152]	; 0x98
  403460:	f300 808a 	bgt.w	403578 <_svfprintf_r+0x19c>
  403464:	f108 0808 	add.w	r8, r8, #8
  403468:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40346a:	442b      	add	r3, r5
  40346c:	9309      	str	r3, [sp, #36]	; 0x24
  40346e:	7823      	ldrb	r3, [r4, #0]
  403470:	2b00      	cmp	r3, #0
  403472:	f000 8089 	beq.w	403588 <_svfprintf_r+0x1ac>
  403476:	2300      	movs	r3, #0
  403478:	f04f 30ff 	mov.w	r0, #4294967295
  40347c:	461a      	mov	r2, r3
  40347e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403482:	4619      	mov	r1, r3
  403484:	930d      	str	r3, [sp, #52]	; 0x34
  403486:	469b      	mov	fp, r3
  403488:	7863      	ldrb	r3, [r4, #1]
  40348a:	f104 0a01 	add.w	sl, r4, #1
  40348e:	900a      	str	r0, [sp, #40]	; 0x28
  403490:	f10a 0a01 	add.w	sl, sl, #1
  403494:	f1a3 0020 	sub.w	r0, r3, #32
  403498:	2858      	cmp	r0, #88	; 0x58
  40349a:	f200 83b7 	bhi.w	403c0c <_svfprintf_r+0x830>
  40349e:	e8df f010 	tbh	[pc, r0, lsl #1]
  4034a2:	034c      	.short	0x034c
  4034a4:	03b503b5 	.word	0x03b503b5
  4034a8:	03b50354 	.word	0x03b50354
  4034ac:	03b503b5 	.word	0x03b503b5
  4034b0:	03b503b5 	.word	0x03b503b5
  4034b4:	005903b5 	.word	0x005903b5
  4034b8:	03b50359 	.word	0x03b50359
  4034bc:	02140066 	.word	0x02140066
  4034c0:	022f03b5 	.word	0x022f03b5
  4034c4:	03a503a5 	.word	0x03a503a5
  4034c8:	03a503a5 	.word	0x03a503a5
  4034cc:	03a503a5 	.word	0x03a503a5
  4034d0:	03a503a5 	.word	0x03a503a5
  4034d4:	03b503a5 	.word	0x03b503a5
  4034d8:	03b503b5 	.word	0x03b503b5
  4034dc:	03b503b5 	.word	0x03b503b5
  4034e0:	03b503b5 	.word	0x03b503b5
  4034e4:	03b503b5 	.word	0x03b503b5
  4034e8:	028b03b5 	.word	0x028b03b5
  4034ec:	03b502d3 	.word	0x03b502d3
  4034f0:	03b502d3 	.word	0x03b502d3
  4034f4:	03b503b5 	.word	0x03b503b5
  4034f8:	031b03b5 	.word	0x031b03b5
  4034fc:	03b503b5 	.word	0x03b503b5
  403500:	03b50320 	.word	0x03b50320
  403504:	03b503b5 	.word	0x03b503b5
  403508:	03b503b5 	.word	0x03b503b5
  40350c:	03b50234 	.word	0x03b50234
  403510:	024b03b5 	.word	0x024b03b5
  403514:	03b503b5 	.word	0x03b503b5
  403518:	03b503b5 	.word	0x03b503b5
  40351c:	03b503b5 	.word	0x03b503b5
  403520:	03b503b5 	.word	0x03b503b5
  403524:	03b503b5 	.word	0x03b503b5
  403528:	039e0276 	.word	0x039e0276
  40352c:	02d302d3 	.word	0x02d302d3
  403530:	036302d3 	.word	0x036302d3
  403534:	03b5039e 	.word	0x03b5039e
  403538:	036803b5 	.word	0x036803b5
  40353c:	037503b5 	.word	0x037503b5
  403540:	038c01dd 	.word	0x038c01dd
  403544:	03b5035e 	.word	0x03b5035e
  403548:	03b501f2 	.word	0x03b501f2
  40354c:	03b50087 	.word	0x03b50087
  403550:	033203b5 	.word	0x033203b5
  403554:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403556:	6823      	ldr	r3, [r4, #0]
  403558:	4618      	mov	r0, r3
  40355a:	930d      	str	r3, [sp, #52]	; 0x34
  40355c:	4623      	mov	r3, r4
  40355e:	2800      	cmp	r0, #0
  403560:	f103 0304 	add.w	r3, r3, #4
  403564:	930f      	str	r3, [sp, #60]	; 0x3c
  403566:	da04      	bge.n	403572 <_svfprintf_r+0x196>
  403568:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40356a:	425b      	negs	r3, r3
  40356c:	930d      	str	r3, [sp, #52]	; 0x34
  40356e:	f04b 0b04 	orr.w	fp, fp, #4
  403572:	f89a 3000 	ldrb.w	r3, [sl]
  403576:	e78b      	b.n	403490 <_svfprintf_r+0xb4>
  403578:	aa25      	add	r2, sp, #148	; 0x94
  40357a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40357c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40357e:	f003 fb09 	bl	406b94 <__ssprint_r>
  403582:	b940      	cbnz	r0, 403596 <_svfprintf_r+0x1ba>
  403584:	46c8      	mov	r8, r9
  403586:	e76f      	b.n	403468 <_svfprintf_r+0x8c>
  403588:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40358a:	b123      	cbz	r3, 403596 <_svfprintf_r+0x1ba>
  40358c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40358e:	aa25      	add	r2, sp, #148	; 0x94
  403590:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403592:	f003 faff 	bl	406b94 <__ssprint_r>
  403596:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403598:	899b      	ldrh	r3, [r3, #12]
  40359a:	f013 0f40 	tst.w	r3, #64	; 0x40
  40359e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4035a0:	bf18      	it	ne
  4035a2:	f04f 33ff 	movne.w	r3, #4294967295
  4035a6:	9309      	str	r3, [sp, #36]	; 0x24
  4035a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4035aa:	b043      	add	sp, #268	; 0x10c
  4035ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035b0:	f01b 0f20 	tst.w	fp, #32
  4035b4:	9311      	str	r3, [sp, #68]	; 0x44
  4035b6:	f040 81af 	bne.w	403918 <_svfprintf_r+0x53c>
  4035ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4035bc:	f01b 0f10 	tst.w	fp, #16
  4035c0:	4613      	mov	r3, r2
  4035c2:	f040 859a 	bne.w	4040fa <_svfprintf_r+0xd1e>
  4035c6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4035ca:	f000 8596 	beq.w	4040fa <_svfprintf_r+0xd1e>
  4035ce:	2500      	movs	r5, #0
  4035d0:	2301      	movs	r3, #1
  4035d2:	8814      	ldrh	r4, [r2, #0]
  4035d4:	3204      	adds	r2, #4
  4035d6:	920f      	str	r2, [sp, #60]	; 0x3c
  4035d8:	2200      	movs	r2, #0
  4035da:	4617      	mov	r7, r2
  4035dc:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
  4035e0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4035e2:	1c4a      	adds	r2, r1, #1
  4035e4:	f000 8210 	beq.w	403a08 <_svfprintf_r+0x62c>
  4035e8:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4035ec:	9207      	str	r2, [sp, #28]
  4035ee:	ea54 0205 	orrs.w	r2, r4, r5
  4035f2:	f040 820f 	bne.w	403a14 <_svfprintf_r+0x638>
  4035f6:	2900      	cmp	r1, #0
  4035f8:	f040 8431 	bne.w	403e5e <_svfprintf_r+0xa82>
  4035fc:	2b00      	cmp	r3, #0
  4035fe:	f040 8539 	bne.w	404074 <_svfprintf_r+0xc98>
  403602:	f01b 0301 	ands.w	r3, fp, #1
  403606:	930e      	str	r3, [sp, #56]	; 0x38
  403608:	f000 8662 	beq.w	4042d0 <_svfprintf_r+0xef4>
  40360c:	2330      	movs	r3, #48	; 0x30
  40360e:	ae42      	add	r6, sp, #264	; 0x108
  403610:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403614:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403616:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403618:	4293      	cmp	r3, r2
  40361a:	bfb8      	it	lt
  40361c:	4613      	movlt	r3, r2
  40361e:	9308      	str	r3, [sp, #32]
  403620:	2300      	movs	r3, #0
  403622:	9312      	str	r3, [sp, #72]	; 0x48
  403624:	b117      	cbz	r7, 40362c <_svfprintf_r+0x250>
  403626:	9b08      	ldr	r3, [sp, #32]
  403628:	3301      	adds	r3, #1
  40362a:	9308      	str	r3, [sp, #32]
  40362c:	9b07      	ldr	r3, [sp, #28]
  40362e:	f013 0302 	ands.w	r3, r3, #2
  403632:	9310      	str	r3, [sp, #64]	; 0x40
  403634:	d002      	beq.n	40363c <_svfprintf_r+0x260>
  403636:	9b08      	ldr	r3, [sp, #32]
  403638:	3302      	adds	r3, #2
  40363a:	9308      	str	r3, [sp, #32]
  40363c:	9b07      	ldr	r3, [sp, #28]
  40363e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  403642:	f040 8310 	bne.w	403c66 <_svfprintf_r+0x88a>
  403646:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403648:	9a08      	ldr	r2, [sp, #32]
  40364a:	eba3 0b02 	sub.w	fp, r3, r2
  40364e:	f1bb 0f00 	cmp.w	fp, #0
  403652:	f340 8308 	ble.w	403c66 <_svfprintf_r+0x88a>
  403656:	f1bb 0f10 	cmp.w	fp, #16
  40365a:	f340 87b2 	ble.w	4045c2 <_svfprintf_r+0x11e6>
  40365e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403660:	4643      	mov	r3, r8
  403662:	4621      	mov	r1, r4
  403664:	46a8      	mov	r8, r5
  403666:	2710      	movs	r7, #16
  403668:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40366a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40366c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40366e:	e006      	b.n	40367e <_svfprintf_r+0x2a2>
  403670:	f1ab 0b10 	sub.w	fp, fp, #16
  403674:	f1bb 0f10 	cmp.w	fp, #16
  403678:	f103 0308 	add.w	r3, r3, #8
  40367c:	dd18      	ble.n	4036b0 <_svfprintf_r+0x2d4>
  40367e:	3201      	adds	r2, #1
  403680:	48ab      	ldr	r0, [pc, #684]	; (403930 <_svfprintf_r+0x554>)
  403682:	3110      	adds	r1, #16
  403684:	2a07      	cmp	r2, #7
  403686:	9127      	str	r1, [sp, #156]	; 0x9c
  403688:	9226      	str	r2, [sp, #152]	; 0x98
  40368a:	e883 0081 	stmia.w	r3, {r0, r7}
  40368e:	ddef      	ble.n	403670 <_svfprintf_r+0x294>
  403690:	aa25      	add	r2, sp, #148	; 0x94
  403692:	4629      	mov	r1, r5
  403694:	4620      	mov	r0, r4
  403696:	f003 fa7d 	bl	406b94 <__ssprint_r>
  40369a:	2800      	cmp	r0, #0
  40369c:	f47f af7b 	bne.w	403596 <_svfprintf_r+0x1ba>
  4036a0:	f1ab 0b10 	sub.w	fp, fp, #16
  4036a4:	f1bb 0f10 	cmp.w	fp, #16
  4036a8:	464b      	mov	r3, r9
  4036aa:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4036ac:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4036ae:	dce6      	bgt.n	40367e <_svfprintf_r+0x2a2>
  4036b0:	4645      	mov	r5, r8
  4036b2:	460c      	mov	r4, r1
  4036b4:	4698      	mov	r8, r3
  4036b6:	3201      	adds	r2, #1
  4036b8:	4b9d      	ldr	r3, [pc, #628]	; (403930 <_svfprintf_r+0x554>)
  4036ba:	445c      	add	r4, fp
  4036bc:	2a07      	cmp	r2, #7
  4036be:	9427      	str	r4, [sp, #156]	; 0x9c
  4036c0:	9226      	str	r2, [sp, #152]	; 0x98
  4036c2:	e888 0808 	stmia.w	r8, {r3, fp}
  4036c6:	f300 82c3 	bgt.w	403c50 <_svfprintf_r+0x874>
  4036ca:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4036ce:	f108 0808 	add.w	r8, r8, #8
  4036d2:	b187      	cbz	r7, 4036f6 <_svfprintf_r+0x31a>
  4036d4:	2101      	movs	r1, #1
  4036d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036d8:	440c      	add	r4, r1
  4036da:	440b      	add	r3, r1
  4036dc:	f10d 0277 	add.w	r2, sp, #119	; 0x77
  4036e0:	2b07      	cmp	r3, #7
  4036e2:	9427      	str	r4, [sp, #156]	; 0x9c
  4036e4:	9326      	str	r3, [sp, #152]	; 0x98
  4036e6:	f8c8 1004 	str.w	r1, [r8, #4]
  4036ea:	f8c8 2000 	str.w	r2, [r8]
  4036ee:	f300 83cd 	bgt.w	403e8c <_svfprintf_r+0xab0>
  4036f2:	f108 0808 	add.w	r8, r8, #8
  4036f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4036f8:	b17b      	cbz	r3, 40371a <_svfprintf_r+0x33e>
  4036fa:	2102      	movs	r1, #2
  4036fc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036fe:	440c      	add	r4, r1
  403700:	3301      	adds	r3, #1
  403702:	aa1e      	add	r2, sp, #120	; 0x78
  403704:	2b07      	cmp	r3, #7
  403706:	9427      	str	r4, [sp, #156]	; 0x9c
  403708:	9326      	str	r3, [sp, #152]	; 0x98
  40370a:	f8c8 1004 	str.w	r1, [r8, #4]
  40370e:	f8c8 2000 	str.w	r2, [r8]
  403712:	f300 8411 	bgt.w	403f38 <_svfprintf_r+0xb5c>
  403716:	f108 0808 	add.w	r8, r8, #8
  40371a:	2d80      	cmp	r5, #128	; 0x80
  40371c:	f000 8304 	beq.w	403d28 <_svfprintf_r+0x94c>
  403720:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403722:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403724:	1a9f      	subs	r7, r3, r2
  403726:	2f00      	cmp	r7, #0
  403728:	dd37      	ble.n	40379a <_svfprintf_r+0x3be>
  40372a:	2f10      	cmp	r7, #16
  40372c:	f340 8679 	ble.w	404422 <_svfprintf_r+0x1046>
  403730:	4d80      	ldr	r5, [pc, #512]	; (403934 <_svfprintf_r+0x558>)
  403732:	4642      	mov	r2, r8
  403734:	4621      	mov	r1, r4
  403736:	46b0      	mov	r8, r6
  403738:	f04f 0b10 	mov.w	fp, #16
  40373c:	462e      	mov	r6, r5
  40373e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403740:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403742:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403744:	e004      	b.n	403750 <_svfprintf_r+0x374>
  403746:	3f10      	subs	r7, #16
  403748:	2f10      	cmp	r7, #16
  40374a:	f102 0208 	add.w	r2, r2, #8
  40374e:	dd15      	ble.n	40377c <_svfprintf_r+0x3a0>
  403750:	3301      	adds	r3, #1
  403752:	3110      	adds	r1, #16
  403754:	2b07      	cmp	r3, #7
  403756:	9127      	str	r1, [sp, #156]	; 0x9c
  403758:	9326      	str	r3, [sp, #152]	; 0x98
  40375a:	e882 0840 	stmia.w	r2, {r6, fp}
  40375e:	ddf2      	ble.n	403746 <_svfprintf_r+0x36a>
  403760:	aa25      	add	r2, sp, #148	; 0x94
  403762:	4629      	mov	r1, r5
  403764:	4620      	mov	r0, r4
  403766:	f003 fa15 	bl	406b94 <__ssprint_r>
  40376a:	2800      	cmp	r0, #0
  40376c:	f47f af13 	bne.w	403596 <_svfprintf_r+0x1ba>
  403770:	3f10      	subs	r7, #16
  403772:	2f10      	cmp	r7, #16
  403774:	464a      	mov	r2, r9
  403776:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403778:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40377a:	dce9      	bgt.n	403750 <_svfprintf_r+0x374>
  40377c:	4635      	mov	r5, r6
  40377e:	460c      	mov	r4, r1
  403780:	4646      	mov	r6, r8
  403782:	4690      	mov	r8, r2
  403784:	3301      	adds	r3, #1
  403786:	443c      	add	r4, r7
  403788:	2b07      	cmp	r3, #7
  40378a:	9427      	str	r4, [sp, #156]	; 0x9c
  40378c:	9326      	str	r3, [sp, #152]	; 0x98
  40378e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403792:	f300 8370 	bgt.w	403e76 <_svfprintf_r+0xa9a>
  403796:	f108 0808 	add.w	r8, r8, #8
  40379a:	9b07      	ldr	r3, [sp, #28]
  40379c:	05df      	lsls	r7, r3, #23
  40379e:	f100 8264 	bmi.w	403c6a <_svfprintf_r+0x88e>
  4037a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037a4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4037a6:	3301      	adds	r3, #1
  4037a8:	440c      	add	r4, r1
  4037aa:	2b07      	cmp	r3, #7
  4037ac:	9427      	str	r4, [sp, #156]	; 0x9c
  4037ae:	f8c8 6000 	str.w	r6, [r8]
  4037b2:	f8c8 1004 	str.w	r1, [r8, #4]
  4037b6:	9326      	str	r3, [sp, #152]	; 0x98
  4037b8:	f300 83b3 	bgt.w	403f22 <_svfprintf_r+0xb46>
  4037bc:	f108 0808 	add.w	r8, r8, #8
  4037c0:	9b07      	ldr	r3, [sp, #28]
  4037c2:	075b      	lsls	r3, r3, #29
  4037c4:	d53b      	bpl.n	40383e <_svfprintf_r+0x462>
  4037c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4037c8:	9a08      	ldr	r2, [sp, #32]
  4037ca:	1a9d      	subs	r5, r3, r2
  4037cc:	2d00      	cmp	r5, #0
  4037ce:	dd36      	ble.n	40383e <_svfprintf_r+0x462>
  4037d0:	2d10      	cmp	r5, #16
  4037d2:	f340 8721 	ble.w	404618 <_svfprintf_r+0x123c>
  4037d6:	2610      	movs	r6, #16
  4037d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037da:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4037dc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4037e0:	e004      	b.n	4037ec <_svfprintf_r+0x410>
  4037e2:	3d10      	subs	r5, #16
  4037e4:	2d10      	cmp	r5, #16
  4037e6:	f108 0808 	add.w	r8, r8, #8
  4037ea:	dd16      	ble.n	40381a <_svfprintf_r+0x43e>
  4037ec:	3301      	adds	r3, #1
  4037ee:	4a50      	ldr	r2, [pc, #320]	; (403930 <_svfprintf_r+0x554>)
  4037f0:	3410      	adds	r4, #16
  4037f2:	2b07      	cmp	r3, #7
  4037f4:	9427      	str	r4, [sp, #156]	; 0x9c
  4037f6:	9326      	str	r3, [sp, #152]	; 0x98
  4037f8:	e888 0044 	stmia.w	r8, {r2, r6}
  4037fc:	ddf1      	ble.n	4037e2 <_svfprintf_r+0x406>
  4037fe:	aa25      	add	r2, sp, #148	; 0x94
  403800:	4659      	mov	r1, fp
  403802:	4638      	mov	r0, r7
  403804:	f003 f9c6 	bl	406b94 <__ssprint_r>
  403808:	2800      	cmp	r0, #0
  40380a:	f47f aec4 	bne.w	403596 <_svfprintf_r+0x1ba>
  40380e:	3d10      	subs	r5, #16
  403810:	2d10      	cmp	r5, #16
  403812:	46c8      	mov	r8, r9
  403814:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403816:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403818:	dce8      	bgt.n	4037ec <_svfprintf_r+0x410>
  40381a:	3301      	adds	r3, #1
  40381c:	4a44      	ldr	r2, [pc, #272]	; (403930 <_svfprintf_r+0x554>)
  40381e:	442c      	add	r4, r5
  403820:	2b07      	cmp	r3, #7
  403822:	9427      	str	r4, [sp, #156]	; 0x9c
  403824:	9326      	str	r3, [sp, #152]	; 0x98
  403826:	e888 0024 	stmia.w	r8, {r2, r5}
  40382a:	dd08      	ble.n	40383e <_svfprintf_r+0x462>
  40382c:	aa25      	add	r2, sp, #148	; 0x94
  40382e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403830:	980c      	ldr	r0, [sp, #48]	; 0x30
  403832:	f003 f9af 	bl	406b94 <__ssprint_r>
  403836:	2800      	cmp	r0, #0
  403838:	f47f aead 	bne.w	403596 <_svfprintf_r+0x1ba>
  40383c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40383e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403840:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403842:	9908      	ldr	r1, [sp, #32]
  403844:	428a      	cmp	r2, r1
  403846:	bfac      	ite	ge
  403848:	189b      	addge	r3, r3, r2
  40384a:	185b      	addlt	r3, r3, r1
  40384c:	9309      	str	r3, [sp, #36]	; 0x24
  40384e:	2c00      	cmp	r4, #0
  403850:	f040 82fb 	bne.w	403e4a <_svfprintf_r+0xa6e>
  403854:	2300      	movs	r3, #0
  403856:	46c8      	mov	r8, r9
  403858:	9326      	str	r3, [sp, #152]	; 0x98
  40385a:	e5e6      	b.n	40342a <_svfprintf_r+0x4e>
  40385c:	9311      	str	r3, [sp, #68]	; 0x44
  40385e:	f01b 0320 	ands.w	r3, fp, #32
  403862:	f040 8145 	bne.w	403af0 <_svfprintf_r+0x714>
  403866:	f01b 0210 	ands.w	r2, fp, #16
  40386a:	f040 8466 	bne.w	40413a <_svfprintf_r+0xd5e>
  40386e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  403872:	f000 8462 	beq.w	40413a <_svfprintf_r+0xd5e>
  403876:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403878:	4613      	mov	r3, r2
  40387a:	460a      	mov	r2, r1
  40387c:	3204      	adds	r2, #4
  40387e:	880c      	ldrh	r4, [r1, #0]
  403880:	2500      	movs	r5, #0
  403882:	920f      	str	r2, [sp, #60]	; 0x3c
  403884:	e6a8      	b.n	4035d8 <_svfprintf_r+0x1fc>
  403886:	2500      	movs	r5, #0
  403888:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40388a:	9311      	str	r3, [sp, #68]	; 0x44
  40388c:	6816      	ldr	r6, [r2, #0]
  40388e:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  403892:	1d14      	adds	r4, r2, #4
  403894:	2e00      	cmp	r6, #0
  403896:	f000 86cd 	beq.w	404634 <_svfprintf_r+0x1258>
  40389a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40389c:	1c53      	adds	r3, r2, #1
  40389e:	f000 861b 	beq.w	4044d8 <_svfprintf_r+0x10fc>
  4038a2:	4629      	mov	r1, r5
  4038a4:	4630      	mov	r0, r6
  4038a6:	f002 fbfb 	bl	4060a0 <memchr>
  4038aa:	2800      	cmp	r0, #0
  4038ac:	f000 870d 	beq.w	4046ca <_svfprintf_r+0x12ee>
  4038b0:	1b83      	subs	r3, r0, r6
  4038b2:	950a      	str	r5, [sp, #40]	; 0x28
  4038b4:	930e      	str	r3, [sp, #56]	; 0x38
  4038b6:	940f      	str	r4, [sp, #60]	; 0x3c
  4038b8:	f8cd b01c 	str.w	fp, [sp, #28]
  4038bc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4038c0:	9308      	str	r3, [sp, #32]
  4038c2:	9512      	str	r5, [sp, #72]	; 0x48
  4038c4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4038c8:	e6ac      	b.n	403624 <_svfprintf_r+0x248>
  4038ca:	f89a 3000 	ldrb.w	r3, [sl]
  4038ce:	f10a 0401 	add.w	r4, sl, #1
  4038d2:	2b2a      	cmp	r3, #42	; 0x2a
  4038d4:	f000 87c2 	beq.w	40485c <_svfprintf_r+0x1480>
  4038d8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4038dc:	2809      	cmp	r0, #9
  4038de:	46a2      	mov	sl, r4
  4038e0:	f200 8718 	bhi.w	404714 <_svfprintf_r+0x1338>
  4038e4:	2300      	movs	r3, #0
  4038e6:	461c      	mov	r4, r3
  4038e8:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4038ec:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4038f0:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4038f4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4038f8:	2809      	cmp	r0, #9
  4038fa:	d9f5      	bls.n	4038e8 <_svfprintf_r+0x50c>
  4038fc:	940a      	str	r4, [sp, #40]	; 0x28
  4038fe:	e5c9      	b.n	403494 <_svfprintf_r+0xb8>
  403900:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  403904:	f89a 3000 	ldrb.w	r3, [sl]
  403908:	e5c2      	b.n	403490 <_svfprintf_r+0xb4>
  40390a:	f04b 0b10 	orr.w	fp, fp, #16
  40390e:	f01b 0f20 	tst.w	fp, #32
  403912:	9311      	str	r3, [sp, #68]	; 0x44
  403914:	f43f ae51 	beq.w	4035ba <_svfprintf_r+0x1de>
  403918:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40391a:	3407      	adds	r4, #7
  40391c:	f024 0307 	bic.w	r3, r4, #7
  403920:	f103 0208 	add.w	r2, r3, #8
  403924:	e9d3 4500 	ldrd	r4, r5, [r3]
  403928:	920f      	str	r2, [sp, #60]	; 0x3c
  40392a:	2301      	movs	r3, #1
  40392c:	e654      	b.n	4035d8 <_svfprintf_r+0x1fc>
  40392e:	bf00      	nop
  403930:	00407a50 	.word	0x00407a50
  403934:	00407a60 	.word	0x00407a60
  403938:	9311      	str	r3, [sp, #68]	; 0x44
  40393a:	2a00      	cmp	r2, #0
  40393c:	f040 87ad 	bne.w	40489a <_svfprintf_r+0x14be>
  403940:	4bbe      	ldr	r3, [pc, #760]	; (403c3c <_svfprintf_r+0x860>)
  403942:	f01b 0f20 	tst.w	fp, #32
  403946:	9318      	str	r3, [sp, #96]	; 0x60
  403948:	f040 80e7 	bne.w	403b1a <_svfprintf_r+0x73e>
  40394c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40394e:	f01b 0f10 	tst.w	fp, #16
  403952:	4613      	mov	r3, r2
  403954:	f040 83d8 	bne.w	404108 <_svfprintf_r+0xd2c>
  403958:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40395c:	f000 83d4 	beq.w	404108 <_svfprintf_r+0xd2c>
  403960:	2500      	movs	r5, #0
  403962:	3304      	adds	r3, #4
  403964:	8814      	ldrh	r4, [r2, #0]
  403966:	930f      	str	r3, [sp, #60]	; 0x3c
  403968:	f01b 0f01 	tst.w	fp, #1
  40396c:	f000 80e3 	beq.w	403b36 <_svfprintf_r+0x75a>
  403970:	ea54 0305 	orrs.w	r3, r4, r5
  403974:	f000 80df 	beq.w	403b36 <_svfprintf_r+0x75a>
  403978:	2330      	movs	r3, #48	; 0x30
  40397a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40397e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403982:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403986:	f04b 0b02 	orr.w	fp, fp, #2
  40398a:	2302      	movs	r3, #2
  40398c:	e624      	b.n	4035d8 <_svfprintf_r+0x1fc>
  40398e:	2201      	movs	r2, #1
  403990:	9311      	str	r3, [sp, #68]	; 0x44
  403992:	2300      	movs	r3, #0
  403994:	4611      	mov	r1, r2
  403996:	980f      	ldr	r0, [sp, #60]	; 0x3c
  403998:	9208      	str	r2, [sp, #32]
  40399a:	6802      	ldr	r2, [r0, #0]
  40399c:	461f      	mov	r7, r3
  40399e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4039a2:	930a      	str	r3, [sp, #40]	; 0x28
  4039a4:	9312      	str	r3, [sp, #72]	; 0x48
  4039a6:	1d03      	adds	r3, r0, #4
  4039a8:	f8cd b01c 	str.w	fp, [sp, #28]
  4039ac:	910e      	str	r1, [sp, #56]	; 0x38
  4039ae:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4039b2:	930f      	str	r3, [sp, #60]	; 0x3c
  4039b4:	ae28      	add	r6, sp, #160	; 0xa0
  4039b6:	e639      	b.n	40362c <_svfprintf_r+0x250>
  4039b8:	9311      	str	r3, [sp, #68]	; 0x44
  4039ba:	2a00      	cmp	r2, #0
  4039bc:	f040 8784 	bne.w	4048c8 <_svfprintf_r+0x14ec>
  4039c0:	f04b 0b10 	orr.w	fp, fp, #16
  4039c4:	f01b 0f20 	tst.w	fp, #32
  4039c8:	f040 8475 	bne.w	4042b6 <_svfprintf_r+0xeda>
  4039cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4039ce:	f01b 0f10 	tst.w	fp, #16
  4039d2:	4613      	mov	r3, r2
  4039d4:	f040 839d 	bne.w	404112 <_svfprintf_r+0xd36>
  4039d8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4039dc:	f000 8399 	beq.w	404112 <_svfprintf_r+0xd36>
  4039e0:	f9b2 4000 	ldrsh.w	r4, [r2]
  4039e4:	3304      	adds	r3, #4
  4039e6:	17e5      	asrs	r5, r4, #31
  4039e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4039ea:	4622      	mov	r2, r4
  4039ec:	462b      	mov	r3, r5
  4039ee:	2a00      	cmp	r2, #0
  4039f0:	f173 0300 	sbcs.w	r3, r3, #0
  4039f4:	f2c0 8398 	blt.w	404128 <_svfprintf_r+0xd4c>
  4039f8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4039fa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4039fe:	1c4a      	adds	r2, r1, #1
  403a00:	f04f 0301 	mov.w	r3, #1
  403a04:	f47f adf0 	bne.w	4035e8 <_svfprintf_r+0x20c>
  403a08:	ea54 0205 	orrs.w	r2, r4, r5
  403a0c:	f000 8229 	beq.w	403e62 <_svfprintf_r+0xa86>
  403a10:	f8cd b01c 	str.w	fp, [sp, #28]
  403a14:	2b01      	cmp	r3, #1
  403a16:	f000 830e 	beq.w	404036 <_svfprintf_r+0xc5a>
  403a1a:	2b02      	cmp	r3, #2
  403a1c:	f040 829c 	bne.w	403f58 <_svfprintf_r+0xb7c>
  403a20:	464e      	mov	r6, r9
  403a22:	9818      	ldr	r0, [sp, #96]	; 0x60
  403a24:	0923      	lsrs	r3, r4, #4
  403a26:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403a2a:	0929      	lsrs	r1, r5, #4
  403a2c:	f004 020f 	and.w	r2, r4, #15
  403a30:	460d      	mov	r5, r1
  403a32:	461c      	mov	r4, r3
  403a34:	5c83      	ldrb	r3, [r0, r2]
  403a36:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403a3a:	ea54 0305 	orrs.w	r3, r4, r5
  403a3e:	d1f1      	bne.n	403a24 <_svfprintf_r+0x648>
  403a40:	eba9 0306 	sub.w	r3, r9, r6
  403a44:	930e      	str	r3, [sp, #56]	; 0x38
  403a46:	e5e5      	b.n	403614 <_svfprintf_r+0x238>
  403a48:	9311      	str	r3, [sp, #68]	; 0x44
  403a4a:	2a00      	cmp	r2, #0
  403a4c:	f040 8738 	bne.w	4048c0 <_svfprintf_r+0x14e4>
  403a50:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403a52:	f01b 0f08 	tst.w	fp, #8
  403a56:	f104 0407 	add.w	r4, r4, #7
  403a5a:	f000 84cf 	beq.w	4043fc <_svfprintf_r+0x1020>
  403a5e:	f024 0307 	bic.w	r3, r4, #7
  403a62:	f103 0208 	add.w	r2, r3, #8
  403a66:	920f      	str	r2, [sp, #60]	; 0x3c
  403a68:	681a      	ldr	r2, [r3, #0]
  403a6a:	685b      	ldr	r3, [r3, #4]
  403a6c:	9215      	str	r2, [sp, #84]	; 0x54
  403a6e:	9314      	str	r3, [sp, #80]	; 0x50
  403a70:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403a72:	9d15      	ldr	r5, [sp, #84]	; 0x54
  403a74:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403a78:	4628      	mov	r0, r5
  403a7a:	4621      	mov	r1, r4
  403a7c:	f04f 32ff 	mov.w	r2, #4294967295
  403a80:	4b6f      	ldr	r3, [pc, #444]	; (403c40 <_svfprintf_r+0x864>)
  403a82:	f003 fdf5 	bl	407670 <__aeabi_dcmpun>
  403a86:	2800      	cmp	r0, #0
  403a88:	f040 8434 	bne.w	4042f4 <_svfprintf_r+0xf18>
  403a8c:	4628      	mov	r0, r5
  403a8e:	4621      	mov	r1, r4
  403a90:	f04f 32ff 	mov.w	r2, #4294967295
  403a94:	4b6a      	ldr	r3, [pc, #424]	; (403c40 <_svfprintf_r+0x864>)
  403a96:	f003 fdcd 	bl	407634 <__aeabi_dcmple>
  403a9a:	2800      	cmp	r0, #0
  403a9c:	f040 842a 	bne.w	4042f4 <_svfprintf_r+0xf18>
  403aa0:	a815      	add	r0, sp, #84	; 0x54
  403aa2:	c80d      	ldmia	r0, {r0, r2, r3}
  403aa4:	9914      	ldr	r1, [sp, #80]	; 0x50
  403aa6:	f003 fdbb 	bl	407620 <__aeabi_dcmplt>
  403aaa:	2800      	cmp	r0, #0
  403aac:	f040 85d4 	bne.w	404658 <_svfprintf_r+0x127c>
  403ab0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403ab4:	2303      	movs	r3, #3
  403ab6:	461a      	mov	r2, r3
  403ab8:	9308      	str	r3, [sp, #32]
  403aba:	2300      	movs	r3, #0
  403abc:	4e61      	ldr	r6, [pc, #388]	; (403c44 <_svfprintf_r+0x868>)
  403abe:	4619      	mov	r1, r3
  403ac0:	930a      	str	r3, [sp, #40]	; 0x28
  403ac2:	4b61      	ldr	r3, [pc, #388]	; (403c48 <_svfprintf_r+0x86c>)
  403ac4:	920e      	str	r2, [sp, #56]	; 0x38
  403ac6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403ac8:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  403acc:	9007      	str	r0, [sp, #28]
  403ace:	9112      	str	r1, [sp, #72]	; 0x48
  403ad0:	2a47      	cmp	r2, #71	; 0x47
  403ad2:	bfd8      	it	le
  403ad4:	461e      	movle	r6, r3
  403ad6:	e5a5      	b.n	403624 <_svfprintf_r+0x248>
  403ad8:	f04b 0b08 	orr.w	fp, fp, #8
  403adc:	f89a 3000 	ldrb.w	r3, [sl]
  403ae0:	e4d6      	b.n	403490 <_svfprintf_r+0xb4>
  403ae2:	f04b 0b10 	orr.w	fp, fp, #16
  403ae6:	9311      	str	r3, [sp, #68]	; 0x44
  403ae8:	f01b 0320 	ands.w	r3, fp, #32
  403aec:	f43f aebb 	beq.w	403866 <_svfprintf_r+0x48a>
  403af0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403af2:	3407      	adds	r4, #7
  403af4:	f024 0307 	bic.w	r3, r4, #7
  403af8:	f103 0208 	add.w	r2, r3, #8
  403afc:	e9d3 4500 	ldrd	r4, r5, [r3]
  403b00:	920f      	str	r2, [sp, #60]	; 0x3c
  403b02:	2300      	movs	r3, #0
  403b04:	e568      	b.n	4035d8 <_svfprintf_r+0x1fc>
  403b06:	9311      	str	r3, [sp, #68]	; 0x44
  403b08:	2a00      	cmp	r2, #0
  403b0a:	f040 86c2 	bne.w	404892 <_svfprintf_r+0x14b6>
  403b0e:	4b4f      	ldr	r3, [pc, #316]	; (403c4c <_svfprintf_r+0x870>)
  403b10:	f01b 0f20 	tst.w	fp, #32
  403b14:	9318      	str	r3, [sp, #96]	; 0x60
  403b16:	f43f af19 	beq.w	40394c <_svfprintf_r+0x570>
  403b1a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403b1c:	f01b 0f01 	tst.w	fp, #1
  403b20:	f104 0407 	add.w	r4, r4, #7
  403b24:	f024 0307 	bic.w	r3, r4, #7
  403b28:	f103 0208 	add.w	r2, r3, #8
  403b2c:	920f      	str	r2, [sp, #60]	; 0x3c
  403b2e:	e9d3 4500 	ldrd	r4, r5, [r3]
  403b32:	f47f af1d 	bne.w	403970 <_svfprintf_r+0x594>
  403b36:	2302      	movs	r3, #2
  403b38:	e54e      	b.n	4035d8 <_svfprintf_r+0x1fc>
  403b3a:	f89a 3000 	ldrb.w	r3, [sl]
  403b3e:	2900      	cmp	r1, #0
  403b40:	f47f aca6 	bne.w	403490 <_svfprintf_r+0xb4>
  403b44:	2201      	movs	r2, #1
  403b46:	2120      	movs	r1, #32
  403b48:	e4a2      	b.n	403490 <_svfprintf_r+0xb4>
  403b4a:	f04b 0b01 	orr.w	fp, fp, #1
  403b4e:	f89a 3000 	ldrb.w	r3, [sl]
  403b52:	e49d      	b.n	403490 <_svfprintf_r+0xb4>
  403b54:	f89a 3000 	ldrb.w	r3, [sl]
  403b58:	2201      	movs	r2, #1
  403b5a:	212b      	movs	r1, #43	; 0x2b
  403b5c:	e498      	b.n	403490 <_svfprintf_r+0xb4>
  403b5e:	f04b 0b20 	orr.w	fp, fp, #32
  403b62:	f89a 3000 	ldrb.w	r3, [sl]
  403b66:	e493      	b.n	403490 <_svfprintf_r+0xb4>
  403b68:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  403b6c:	f89a 3000 	ldrb.w	r3, [sl]
  403b70:	e48e      	b.n	403490 <_svfprintf_r+0xb4>
  403b72:	f89a 3000 	ldrb.w	r3, [sl]
  403b76:	2b6c      	cmp	r3, #108	; 0x6c
  403b78:	bf03      	ittte	eq
  403b7a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  403b7e:	f04b 0b20 	orreq.w	fp, fp, #32
  403b82:	f10a 0a01 	addeq.w	sl, sl, #1
  403b86:	f04b 0b10 	orrne.w	fp, fp, #16
  403b8a:	e481      	b.n	403490 <_svfprintf_r+0xb4>
  403b8c:	2a00      	cmp	r2, #0
  403b8e:	f040 867c 	bne.w	40488a <_svfprintf_r+0x14ae>
  403b92:	f01b 0f20 	tst.w	fp, #32
  403b96:	f040 8452 	bne.w	40443e <_svfprintf_r+0x1062>
  403b9a:	f01b 0f10 	tst.w	fp, #16
  403b9e:	f040 8438 	bne.w	404412 <_svfprintf_r+0x1036>
  403ba2:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403ba6:	f000 8434 	beq.w	404412 <_svfprintf_r+0x1036>
  403baa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403bac:	6813      	ldr	r3, [r2, #0]
  403bae:	3204      	adds	r2, #4
  403bb0:	920f      	str	r2, [sp, #60]	; 0x3c
  403bb2:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403bb6:	801a      	strh	r2, [r3, #0]
  403bb8:	e437      	b.n	40342a <_svfprintf_r+0x4e>
  403bba:	2378      	movs	r3, #120	; 0x78
  403bbc:	2230      	movs	r2, #48	; 0x30
  403bbe:	980f      	ldr	r0, [sp, #60]	; 0x3c
  403bc0:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403bc4:	9311      	str	r3, [sp, #68]	; 0x44
  403bc6:	1d03      	adds	r3, r0, #4
  403bc8:	930f      	str	r3, [sp, #60]	; 0x3c
  403bca:	4b20      	ldr	r3, [pc, #128]	; (403c4c <_svfprintf_r+0x870>)
  403bcc:	6804      	ldr	r4, [r0, #0]
  403bce:	9318      	str	r3, [sp, #96]	; 0x60
  403bd0:	f04b 0b02 	orr.w	fp, fp, #2
  403bd4:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403bd8:	2500      	movs	r5, #0
  403bda:	2302      	movs	r3, #2
  403bdc:	e4fc      	b.n	4035d8 <_svfprintf_r+0x1fc>
  403bde:	9311      	str	r3, [sp, #68]	; 0x44
  403be0:	2a00      	cmp	r2, #0
  403be2:	f43f aeef 	beq.w	4039c4 <_svfprintf_r+0x5e8>
  403be6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403bea:	e6eb      	b.n	4039c4 <_svfprintf_r+0x5e8>
  403bec:	2000      	movs	r0, #0
  403bee:	4604      	mov	r4, r0
  403bf0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403bf4:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403bf8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403bfc:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403c00:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403c04:	2809      	cmp	r0, #9
  403c06:	d9f5      	bls.n	403bf4 <_svfprintf_r+0x818>
  403c08:	940d      	str	r4, [sp, #52]	; 0x34
  403c0a:	e443      	b.n	403494 <_svfprintf_r+0xb8>
  403c0c:	9311      	str	r3, [sp, #68]	; 0x44
  403c0e:	2a00      	cmp	r2, #0
  403c10:	f040 864a 	bne.w	4048a8 <_svfprintf_r+0x14cc>
  403c14:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403c16:	2a00      	cmp	r2, #0
  403c18:	f43f acb6 	beq.w	403588 <_svfprintf_r+0x1ac>
  403c1c:	2300      	movs	r3, #0
  403c1e:	2101      	movs	r1, #1
  403c20:	461f      	mov	r7, r3
  403c22:	9108      	str	r1, [sp, #32]
  403c24:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403c28:	f8cd b01c 	str.w	fp, [sp, #28]
  403c2c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403c30:	930a      	str	r3, [sp, #40]	; 0x28
  403c32:	9312      	str	r3, [sp, #72]	; 0x48
  403c34:	910e      	str	r1, [sp, #56]	; 0x38
  403c36:	ae28      	add	r6, sp, #160	; 0xa0
  403c38:	e4f8      	b.n	40362c <_svfprintf_r+0x250>
  403c3a:	bf00      	nop
  403c3c:	00407a1c 	.word	0x00407a1c
  403c40:	7fefffff 	.word	0x7fefffff
  403c44:	00407a10 	.word	0x00407a10
  403c48:	00407a0c 	.word	0x00407a0c
  403c4c:	00407a30 	.word	0x00407a30
  403c50:	aa25      	add	r2, sp, #148	; 0x94
  403c52:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c54:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c56:	f002 ff9d 	bl	406b94 <__ssprint_r>
  403c5a:	2800      	cmp	r0, #0
  403c5c:	f47f ac9b 	bne.w	403596 <_svfprintf_r+0x1ba>
  403c60:	46c8      	mov	r8, r9
  403c62:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403c66:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c68:	e533      	b.n	4036d2 <_svfprintf_r+0x2f6>
  403c6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c6c:	2b65      	cmp	r3, #101	; 0x65
  403c6e:	f340 809a 	ble.w	403da6 <_svfprintf_r+0x9ca>
  403c72:	a815      	add	r0, sp, #84	; 0x54
  403c74:	c80d      	ldmia	r0, {r0, r2, r3}
  403c76:	9914      	ldr	r1, [sp, #80]	; 0x50
  403c78:	f003 fcc8 	bl	40760c <__aeabi_dcmpeq>
  403c7c:	2800      	cmp	r0, #0
  403c7e:	f000 8193 	beq.w	403fa8 <_svfprintf_r+0xbcc>
  403c82:	2101      	movs	r1, #1
  403c84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c86:	4ab5      	ldr	r2, [pc, #724]	; (403f5c <_svfprintf_r+0xb80>)
  403c88:	440b      	add	r3, r1
  403c8a:	440c      	add	r4, r1
  403c8c:	2b07      	cmp	r3, #7
  403c8e:	9427      	str	r4, [sp, #156]	; 0x9c
  403c90:	9326      	str	r3, [sp, #152]	; 0x98
  403c92:	f8c8 1004 	str.w	r1, [r8, #4]
  403c96:	f8c8 2000 	str.w	r2, [r8]
  403c9a:	f300 83c6 	bgt.w	40442a <_svfprintf_r+0x104e>
  403c9e:	f108 0808 	add.w	r8, r8, #8
  403ca2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403ca4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403ca6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ca8:	4293      	cmp	r3, r2
  403caa:	db03      	blt.n	403cb4 <_svfprintf_r+0x8d8>
  403cac:	9b07      	ldr	r3, [sp, #28]
  403cae:	07dd      	lsls	r5, r3, #31
  403cb0:	f57f ad86 	bpl.w	4037c0 <_svfprintf_r+0x3e4>
  403cb4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cb6:	9919      	ldr	r1, [sp, #100]	; 0x64
  403cb8:	3301      	adds	r3, #1
  403cba:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403cbc:	440c      	add	r4, r1
  403cbe:	2b07      	cmp	r3, #7
  403cc0:	f8c8 2000 	str.w	r2, [r8]
  403cc4:	f8c8 1004 	str.w	r1, [r8, #4]
  403cc8:	9427      	str	r4, [sp, #156]	; 0x9c
  403cca:	9326      	str	r3, [sp, #152]	; 0x98
  403ccc:	f300 83c4 	bgt.w	404458 <_svfprintf_r+0x107c>
  403cd0:	f108 0808 	add.w	r8, r8, #8
  403cd4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403cd6:	1e5e      	subs	r6, r3, #1
  403cd8:	2e00      	cmp	r6, #0
  403cda:	f77f ad71 	ble.w	4037c0 <_svfprintf_r+0x3e4>
  403cde:	2e10      	cmp	r6, #16
  403ce0:	f340 8575 	ble.w	4047ce <_svfprintf_r+0x13f2>
  403ce4:	4622      	mov	r2, r4
  403ce6:	2710      	movs	r7, #16
  403ce8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cea:	4d9d      	ldr	r5, [pc, #628]	; (403f60 <_svfprintf_r+0xb84>)
  403cec:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403cf0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403cf2:	e005      	b.n	403d00 <_svfprintf_r+0x924>
  403cf4:	f108 0808 	add.w	r8, r8, #8
  403cf8:	3e10      	subs	r6, #16
  403cfa:	2e10      	cmp	r6, #16
  403cfc:	f340 8225 	ble.w	40414a <_svfprintf_r+0xd6e>
  403d00:	3301      	adds	r3, #1
  403d02:	3210      	adds	r2, #16
  403d04:	2b07      	cmp	r3, #7
  403d06:	9227      	str	r2, [sp, #156]	; 0x9c
  403d08:	9326      	str	r3, [sp, #152]	; 0x98
  403d0a:	e888 00a0 	stmia.w	r8, {r5, r7}
  403d0e:	ddf1      	ble.n	403cf4 <_svfprintf_r+0x918>
  403d10:	aa25      	add	r2, sp, #148	; 0x94
  403d12:	4621      	mov	r1, r4
  403d14:	4658      	mov	r0, fp
  403d16:	f002 ff3d 	bl	406b94 <__ssprint_r>
  403d1a:	2800      	cmp	r0, #0
  403d1c:	f47f ac3b 	bne.w	403596 <_svfprintf_r+0x1ba>
  403d20:	46c8      	mov	r8, r9
  403d22:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403d24:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d26:	e7e7      	b.n	403cf8 <_svfprintf_r+0x91c>
  403d28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d2a:	9a08      	ldr	r2, [sp, #32]
  403d2c:	1a9f      	subs	r7, r3, r2
  403d2e:	2f00      	cmp	r7, #0
  403d30:	f77f acf6 	ble.w	403720 <_svfprintf_r+0x344>
  403d34:	2f10      	cmp	r7, #16
  403d36:	f340 84a8 	ble.w	40468a <_svfprintf_r+0x12ae>
  403d3a:	4d89      	ldr	r5, [pc, #548]	; (403f60 <_svfprintf_r+0xb84>)
  403d3c:	4642      	mov	r2, r8
  403d3e:	4621      	mov	r1, r4
  403d40:	46b0      	mov	r8, r6
  403d42:	f04f 0b10 	mov.w	fp, #16
  403d46:	462e      	mov	r6, r5
  403d48:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d4a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403d4c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403d4e:	e004      	b.n	403d5a <_svfprintf_r+0x97e>
  403d50:	3f10      	subs	r7, #16
  403d52:	2f10      	cmp	r7, #16
  403d54:	f102 0208 	add.w	r2, r2, #8
  403d58:	dd15      	ble.n	403d86 <_svfprintf_r+0x9aa>
  403d5a:	3301      	adds	r3, #1
  403d5c:	3110      	adds	r1, #16
  403d5e:	2b07      	cmp	r3, #7
  403d60:	9127      	str	r1, [sp, #156]	; 0x9c
  403d62:	9326      	str	r3, [sp, #152]	; 0x98
  403d64:	e882 0840 	stmia.w	r2, {r6, fp}
  403d68:	ddf2      	ble.n	403d50 <_svfprintf_r+0x974>
  403d6a:	aa25      	add	r2, sp, #148	; 0x94
  403d6c:	4629      	mov	r1, r5
  403d6e:	4620      	mov	r0, r4
  403d70:	f002 ff10 	bl	406b94 <__ssprint_r>
  403d74:	2800      	cmp	r0, #0
  403d76:	f47f ac0e 	bne.w	403596 <_svfprintf_r+0x1ba>
  403d7a:	3f10      	subs	r7, #16
  403d7c:	2f10      	cmp	r7, #16
  403d7e:	464a      	mov	r2, r9
  403d80:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403d82:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d84:	dce9      	bgt.n	403d5a <_svfprintf_r+0x97e>
  403d86:	4635      	mov	r5, r6
  403d88:	460c      	mov	r4, r1
  403d8a:	4646      	mov	r6, r8
  403d8c:	4690      	mov	r8, r2
  403d8e:	3301      	adds	r3, #1
  403d90:	443c      	add	r4, r7
  403d92:	2b07      	cmp	r3, #7
  403d94:	9427      	str	r4, [sp, #156]	; 0x9c
  403d96:	9326      	str	r3, [sp, #152]	; 0x98
  403d98:	e888 00a0 	stmia.w	r8, {r5, r7}
  403d9c:	f300 829e 	bgt.w	4042dc <_svfprintf_r+0xf00>
  403da0:	f108 0808 	add.w	r8, r8, #8
  403da4:	e4bc      	b.n	403720 <_svfprintf_r+0x344>
  403da6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403da8:	2b01      	cmp	r3, #1
  403daa:	f340 824f 	ble.w	40424c <_svfprintf_r+0xe70>
  403dae:	2301      	movs	r3, #1
  403db0:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403db2:	441c      	add	r4, r3
  403db4:	441f      	add	r7, r3
  403db6:	2f07      	cmp	r7, #7
  403db8:	9427      	str	r4, [sp, #156]	; 0x9c
  403dba:	f8c8 6000 	str.w	r6, [r8]
  403dbe:	9726      	str	r7, [sp, #152]	; 0x98
  403dc0:	f8c8 3004 	str.w	r3, [r8, #4]
  403dc4:	f300 825f 	bgt.w	404286 <_svfprintf_r+0xeaa>
  403dc8:	f108 0808 	add.w	r8, r8, #8
  403dcc:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403dce:	3701      	adds	r7, #1
  403dd0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  403dd2:	4414      	add	r4, r2
  403dd4:	2f07      	cmp	r7, #7
  403dd6:	9427      	str	r4, [sp, #156]	; 0x9c
  403dd8:	9726      	str	r7, [sp, #152]	; 0x98
  403dda:	f8c8 3000 	str.w	r3, [r8]
  403dde:	f8c8 2004 	str.w	r2, [r8, #4]
  403de2:	f300 825c 	bgt.w	40429e <_svfprintf_r+0xec2>
  403de6:	f108 0808 	add.w	r8, r8, #8
  403dea:	a815      	add	r0, sp, #84	; 0x54
  403dec:	c80d      	ldmia	r0, {r0, r2, r3}
  403dee:	9914      	ldr	r1, [sp, #80]	; 0x50
  403df0:	f003 fc0c 	bl	40760c <__aeabi_dcmpeq>
  403df4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403df6:	2800      	cmp	r0, #0
  403df8:	f040 8141 	bne.w	40407e <_svfprintf_r+0xca2>
  403dfc:	3b01      	subs	r3, #1
  403dfe:	3701      	adds	r7, #1
  403e00:	3601      	adds	r6, #1
  403e02:	441c      	add	r4, r3
  403e04:	2f07      	cmp	r7, #7
  403e06:	f8c8 6000 	str.w	r6, [r8]
  403e0a:	9726      	str	r7, [sp, #152]	; 0x98
  403e0c:	9427      	str	r4, [sp, #156]	; 0x9c
  403e0e:	f8c8 3004 	str.w	r3, [r8, #4]
  403e12:	f300 8166 	bgt.w	4040e2 <_svfprintf_r+0xd06>
  403e16:	f108 0808 	add.w	r8, r8, #8
  403e1a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  403e1c:	3701      	adds	r7, #1
  403e1e:	4414      	add	r4, r2
  403e20:	ab21      	add	r3, sp, #132	; 0x84
  403e22:	2f07      	cmp	r7, #7
  403e24:	9427      	str	r4, [sp, #156]	; 0x9c
  403e26:	9726      	str	r7, [sp, #152]	; 0x98
  403e28:	f8c8 2004 	str.w	r2, [r8, #4]
  403e2c:	f8c8 3000 	str.w	r3, [r8]
  403e30:	f77f acc4 	ble.w	4037bc <_svfprintf_r+0x3e0>
  403e34:	aa25      	add	r2, sp, #148	; 0x94
  403e36:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e38:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e3a:	f002 feab 	bl	406b94 <__ssprint_r>
  403e3e:	2800      	cmp	r0, #0
  403e40:	f47f aba9 	bne.w	403596 <_svfprintf_r+0x1ba>
  403e44:	46c8      	mov	r8, r9
  403e46:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e48:	e4ba      	b.n	4037c0 <_svfprintf_r+0x3e4>
  403e4a:	aa25      	add	r2, sp, #148	; 0x94
  403e4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e50:	f002 fea0 	bl	406b94 <__ssprint_r>
  403e54:	2800      	cmp	r0, #0
  403e56:	f43f acfd 	beq.w	403854 <_svfprintf_r+0x478>
  403e5a:	f7ff bb9c 	b.w	403596 <_svfprintf_r+0x1ba>
  403e5e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403e62:	2b01      	cmp	r3, #1
  403e64:	f000 817e 	beq.w	404164 <_svfprintf_r+0xd88>
  403e68:	2b02      	cmp	r3, #2
  403e6a:	d171      	bne.n	403f50 <_svfprintf_r+0xb74>
  403e6c:	f8cd b01c 	str.w	fp, [sp, #28]
  403e70:	2400      	movs	r4, #0
  403e72:	2500      	movs	r5, #0
  403e74:	e5d4      	b.n	403a20 <_svfprintf_r+0x644>
  403e76:	aa25      	add	r2, sp, #148	; 0x94
  403e78:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e7a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e7c:	f002 fe8a 	bl	406b94 <__ssprint_r>
  403e80:	2800      	cmp	r0, #0
  403e82:	f47f ab88 	bne.w	403596 <_svfprintf_r+0x1ba>
  403e86:	46c8      	mov	r8, r9
  403e88:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e8a:	e486      	b.n	40379a <_svfprintf_r+0x3be>
  403e8c:	aa25      	add	r2, sp, #148	; 0x94
  403e8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e90:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e92:	f002 fe7f 	bl	406b94 <__ssprint_r>
  403e96:	2800      	cmp	r0, #0
  403e98:	f47f ab7d 	bne.w	403596 <_svfprintf_r+0x1ba>
  403e9c:	46c8      	mov	r8, r9
  403e9e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ea0:	e429      	b.n	4036f6 <_svfprintf_r+0x31a>
  403ea2:	2001      	movs	r0, #1
  403ea4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ea6:	4a2d      	ldr	r2, [pc, #180]	; (403f5c <_svfprintf_r+0xb80>)
  403ea8:	4403      	add	r3, r0
  403eaa:	4404      	add	r4, r0
  403eac:	2b07      	cmp	r3, #7
  403eae:	9427      	str	r4, [sp, #156]	; 0x9c
  403eb0:	9326      	str	r3, [sp, #152]	; 0x98
  403eb2:	f8c8 0004 	str.w	r0, [r8, #4]
  403eb6:	f8c8 2000 	str.w	r2, [r8]
  403eba:	f340 82d8 	ble.w	40446e <_svfprintf_r+0x1092>
  403ebe:	aa25      	add	r2, sp, #148	; 0x94
  403ec0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ec2:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ec4:	f002 fe66 	bl	406b94 <__ssprint_r>
  403ec8:	2800      	cmp	r0, #0
  403eca:	f47f ab64 	bne.w	403596 <_svfprintf_r+0x1ba>
  403ece:	46c8      	mov	r8, r9
  403ed0:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403ed2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ed4:	b929      	cbnz	r1, 403ee2 <_svfprintf_r+0xb06>
  403ed6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403ed8:	b91b      	cbnz	r3, 403ee2 <_svfprintf_r+0xb06>
  403eda:	9b07      	ldr	r3, [sp, #28]
  403edc:	07d8      	lsls	r0, r3, #31
  403ede:	f57f ac6f 	bpl.w	4037c0 <_svfprintf_r+0x3e4>
  403ee2:	9819      	ldr	r0, [sp, #100]	; 0x64
  403ee4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ee6:	4602      	mov	r2, r0
  403ee8:	3301      	adds	r3, #1
  403eea:	4422      	add	r2, r4
  403eec:	9c1a      	ldr	r4, [sp, #104]	; 0x68
  403eee:	2b07      	cmp	r3, #7
  403ef0:	9227      	str	r2, [sp, #156]	; 0x9c
  403ef2:	f8c8 4000 	str.w	r4, [r8]
  403ef6:	f8c8 0004 	str.w	r0, [r8, #4]
  403efa:	9326      	str	r3, [sp, #152]	; 0x98
  403efc:	f300 8431 	bgt.w	404762 <_svfprintf_r+0x1386>
  403f00:	f108 0808 	add.w	r8, r8, #8
  403f04:	2900      	cmp	r1, #0
  403f06:	f2c0 8409 	blt.w	40471c <_svfprintf_r+0x1340>
  403f0a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403f0c:	3301      	adds	r3, #1
  403f0e:	188c      	adds	r4, r1, r2
  403f10:	2b07      	cmp	r3, #7
  403f12:	9427      	str	r4, [sp, #156]	; 0x9c
  403f14:	9326      	str	r3, [sp, #152]	; 0x98
  403f16:	f8c8 6000 	str.w	r6, [r8]
  403f1a:	f8c8 1004 	str.w	r1, [r8, #4]
  403f1e:	f77f ac4d 	ble.w	4037bc <_svfprintf_r+0x3e0>
  403f22:	aa25      	add	r2, sp, #148	; 0x94
  403f24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f26:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f28:	f002 fe34 	bl	406b94 <__ssprint_r>
  403f2c:	2800      	cmp	r0, #0
  403f2e:	f47f ab32 	bne.w	403596 <_svfprintf_r+0x1ba>
  403f32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f34:	46c8      	mov	r8, r9
  403f36:	e443      	b.n	4037c0 <_svfprintf_r+0x3e4>
  403f38:	aa25      	add	r2, sp, #148	; 0x94
  403f3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f3c:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f3e:	f002 fe29 	bl	406b94 <__ssprint_r>
  403f42:	2800      	cmp	r0, #0
  403f44:	f47f ab27 	bne.w	403596 <_svfprintf_r+0x1ba>
  403f48:	46c8      	mov	r8, r9
  403f4a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f4c:	f7ff bbe5 	b.w	40371a <_svfprintf_r+0x33e>
  403f50:	2400      	movs	r4, #0
  403f52:	2500      	movs	r5, #0
  403f54:	f8cd b01c 	str.w	fp, [sp, #28]
  403f58:	4649      	mov	r1, r9
  403f5a:	e004      	b.n	403f66 <_svfprintf_r+0xb8a>
  403f5c:	00407a4c 	.word	0x00407a4c
  403f60:	00407a60 	.word	0x00407a60
  403f64:	4631      	mov	r1, r6
  403f66:	08e2      	lsrs	r2, r4, #3
  403f68:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403f6c:	08e8      	lsrs	r0, r5, #3
  403f6e:	f004 0307 	and.w	r3, r4, #7
  403f72:	4605      	mov	r5, r0
  403f74:	4614      	mov	r4, r2
  403f76:	3330      	adds	r3, #48	; 0x30
  403f78:	ea54 0205 	orrs.w	r2, r4, r5
  403f7c:	f801 3c01 	strb.w	r3, [r1, #-1]
  403f80:	f101 36ff 	add.w	r6, r1, #4294967295
  403f84:	d1ee      	bne.n	403f64 <_svfprintf_r+0xb88>
  403f86:	9a07      	ldr	r2, [sp, #28]
  403f88:	07d2      	lsls	r2, r2, #31
  403f8a:	f57f ad59 	bpl.w	403a40 <_svfprintf_r+0x664>
  403f8e:	2b30      	cmp	r3, #48	; 0x30
  403f90:	f43f ad56 	beq.w	403a40 <_svfprintf_r+0x664>
  403f94:	2330      	movs	r3, #48	; 0x30
  403f96:	3902      	subs	r1, #2
  403f98:	f806 3c01 	strb.w	r3, [r6, #-1]
  403f9c:	eba9 0301 	sub.w	r3, r9, r1
  403fa0:	930e      	str	r3, [sp, #56]	; 0x38
  403fa2:	460e      	mov	r6, r1
  403fa4:	f7ff bb36 	b.w	403614 <_svfprintf_r+0x238>
  403fa8:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403faa:	2900      	cmp	r1, #0
  403fac:	f77f af79 	ble.w	403ea2 <_svfprintf_r+0xac6>
  403fb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fb2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403fb4:	4293      	cmp	r3, r2
  403fb6:	bfa8      	it	ge
  403fb8:	4613      	movge	r3, r2
  403fba:	2b00      	cmp	r3, #0
  403fbc:	461f      	mov	r7, r3
  403fbe:	dd0b      	ble.n	403fd8 <_svfprintf_r+0xbfc>
  403fc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fc2:	443c      	add	r4, r7
  403fc4:	3301      	adds	r3, #1
  403fc6:	2b07      	cmp	r3, #7
  403fc8:	9427      	str	r4, [sp, #156]	; 0x9c
  403fca:	e888 00c0 	stmia.w	r8, {r6, r7}
  403fce:	9326      	str	r3, [sp, #152]	; 0x98
  403fd0:	f300 82fb 	bgt.w	4045ca <_svfprintf_r+0x11ee>
  403fd4:	f108 0808 	add.w	r8, r8, #8
  403fd8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fda:	2f00      	cmp	r7, #0
  403fdc:	bfa8      	it	ge
  403fde:	1bdb      	subge	r3, r3, r7
  403fe0:	2b00      	cmp	r3, #0
  403fe2:	461f      	mov	r7, r3
  403fe4:	f340 80d7 	ble.w	404196 <_svfprintf_r+0xdba>
  403fe8:	2b10      	cmp	r3, #16
  403fea:	f340 8434 	ble.w	404856 <_svfprintf_r+0x147a>
  403fee:	4dba      	ldr	r5, [pc, #744]	; (4042d8 <_svfprintf_r+0xefc>)
  403ff0:	4642      	mov	r2, r8
  403ff2:	4621      	mov	r1, r4
  403ff4:	46b0      	mov	r8, r6
  403ff6:	f04f 0b10 	mov.w	fp, #16
  403ffa:	462e      	mov	r6, r5
  403ffc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ffe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404000:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404002:	e004      	b.n	40400e <_svfprintf_r+0xc32>
  404004:	3208      	adds	r2, #8
  404006:	3f10      	subs	r7, #16
  404008:	2f10      	cmp	r7, #16
  40400a:	f340 80b5 	ble.w	404178 <_svfprintf_r+0xd9c>
  40400e:	3301      	adds	r3, #1
  404010:	3110      	adds	r1, #16
  404012:	2b07      	cmp	r3, #7
  404014:	9127      	str	r1, [sp, #156]	; 0x9c
  404016:	9326      	str	r3, [sp, #152]	; 0x98
  404018:	e882 0840 	stmia.w	r2, {r6, fp}
  40401c:	ddf2      	ble.n	404004 <_svfprintf_r+0xc28>
  40401e:	aa25      	add	r2, sp, #148	; 0x94
  404020:	4629      	mov	r1, r5
  404022:	4620      	mov	r0, r4
  404024:	f002 fdb6 	bl	406b94 <__ssprint_r>
  404028:	2800      	cmp	r0, #0
  40402a:	f47f aab4 	bne.w	403596 <_svfprintf_r+0x1ba>
  40402e:	464a      	mov	r2, r9
  404030:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404032:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404034:	e7e7      	b.n	404006 <_svfprintf_r+0xc2a>
  404036:	2d00      	cmp	r5, #0
  404038:	bf08      	it	eq
  40403a:	2c0a      	cmpeq	r4, #10
  40403c:	f0c0 8090 	bcc.w	404160 <_svfprintf_r+0xd84>
  404040:	464e      	mov	r6, r9
  404042:	4620      	mov	r0, r4
  404044:	4629      	mov	r1, r5
  404046:	220a      	movs	r2, #10
  404048:	2300      	movs	r3, #0
  40404a:	f003 fb4f 	bl	4076ec <__aeabi_uldivmod>
  40404e:	3230      	adds	r2, #48	; 0x30
  404050:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404054:	4620      	mov	r0, r4
  404056:	4629      	mov	r1, r5
  404058:	2300      	movs	r3, #0
  40405a:	220a      	movs	r2, #10
  40405c:	f003 fb46 	bl	4076ec <__aeabi_uldivmod>
  404060:	4604      	mov	r4, r0
  404062:	460d      	mov	r5, r1
  404064:	ea54 0305 	orrs.w	r3, r4, r5
  404068:	d1eb      	bne.n	404042 <_svfprintf_r+0xc66>
  40406a:	eba9 0306 	sub.w	r3, r9, r6
  40406e:	930e      	str	r3, [sp, #56]	; 0x38
  404070:	f7ff bad0 	b.w	403614 <_svfprintf_r+0x238>
  404074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404076:	464e      	mov	r6, r9
  404078:	930e      	str	r3, [sp, #56]	; 0x38
  40407a:	f7ff bacb 	b.w	403614 <_svfprintf_r+0x238>
  40407e:	1e5e      	subs	r6, r3, #1
  404080:	2e00      	cmp	r6, #0
  404082:	f77f aeca 	ble.w	403e1a <_svfprintf_r+0xa3e>
  404086:	2e10      	cmp	r6, #16
  404088:	f340 83e3 	ble.w	404852 <_svfprintf_r+0x1476>
  40408c:	4622      	mov	r2, r4
  40408e:	f04f 0b10 	mov.w	fp, #16
  404092:	4d91      	ldr	r5, [pc, #580]	; (4042d8 <_svfprintf_r+0xefc>)
  404094:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404096:	e004      	b.n	4040a2 <_svfprintf_r+0xcc6>
  404098:	3e10      	subs	r6, #16
  40409a:	2e10      	cmp	r6, #16
  40409c:	f108 0808 	add.w	r8, r8, #8
  4040a0:	dd15      	ble.n	4040ce <_svfprintf_r+0xcf2>
  4040a2:	3701      	adds	r7, #1
  4040a4:	3210      	adds	r2, #16
  4040a6:	2f07      	cmp	r7, #7
  4040a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4040aa:	9726      	str	r7, [sp, #152]	; 0x98
  4040ac:	e888 0820 	stmia.w	r8, {r5, fp}
  4040b0:	ddf2      	ble.n	404098 <_svfprintf_r+0xcbc>
  4040b2:	aa25      	add	r2, sp, #148	; 0x94
  4040b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040b6:	4620      	mov	r0, r4
  4040b8:	f002 fd6c 	bl	406b94 <__ssprint_r>
  4040bc:	2800      	cmp	r0, #0
  4040be:	f47f aa6a 	bne.w	403596 <_svfprintf_r+0x1ba>
  4040c2:	3e10      	subs	r6, #16
  4040c4:	2e10      	cmp	r6, #16
  4040c6:	46c8      	mov	r8, r9
  4040c8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4040ca:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4040cc:	dce9      	bgt.n	4040a2 <_svfprintf_r+0xcc6>
  4040ce:	4614      	mov	r4, r2
  4040d0:	3701      	adds	r7, #1
  4040d2:	4434      	add	r4, r6
  4040d4:	2f07      	cmp	r7, #7
  4040d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4040d8:	9726      	str	r7, [sp, #152]	; 0x98
  4040da:	e888 0060 	stmia.w	r8, {r5, r6}
  4040de:	f77f ae9a 	ble.w	403e16 <_svfprintf_r+0xa3a>
  4040e2:	aa25      	add	r2, sp, #148	; 0x94
  4040e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040e8:	f002 fd54 	bl	406b94 <__ssprint_r>
  4040ec:	2800      	cmp	r0, #0
  4040ee:	f47f aa52 	bne.w	403596 <_svfprintf_r+0x1ba>
  4040f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4040f4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4040f6:	46c8      	mov	r8, r9
  4040f8:	e68f      	b.n	403e1a <_svfprintf_r+0xa3e>
  4040fa:	3204      	adds	r2, #4
  4040fc:	681c      	ldr	r4, [r3, #0]
  4040fe:	2500      	movs	r5, #0
  404100:	2301      	movs	r3, #1
  404102:	920f      	str	r2, [sp, #60]	; 0x3c
  404104:	f7ff ba68 	b.w	4035d8 <_svfprintf_r+0x1fc>
  404108:	681c      	ldr	r4, [r3, #0]
  40410a:	3304      	adds	r3, #4
  40410c:	930f      	str	r3, [sp, #60]	; 0x3c
  40410e:	2500      	movs	r5, #0
  404110:	e42a      	b.n	403968 <_svfprintf_r+0x58c>
  404112:	681c      	ldr	r4, [r3, #0]
  404114:	3304      	adds	r3, #4
  404116:	17e5      	asrs	r5, r4, #31
  404118:	4622      	mov	r2, r4
  40411a:	930f      	str	r3, [sp, #60]	; 0x3c
  40411c:	462b      	mov	r3, r5
  40411e:	2a00      	cmp	r2, #0
  404120:	f173 0300 	sbcs.w	r3, r3, #0
  404124:	f6bf ac68 	bge.w	4039f8 <_svfprintf_r+0x61c>
  404128:	272d      	movs	r7, #45	; 0x2d
  40412a:	4264      	negs	r4, r4
  40412c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404130:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404134:	2301      	movs	r3, #1
  404136:	f7ff ba53 	b.w	4035e0 <_svfprintf_r+0x204>
  40413a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40413c:	2500      	movs	r5, #0
  40413e:	460a      	mov	r2, r1
  404140:	3204      	adds	r2, #4
  404142:	680c      	ldr	r4, [r1, #0]
  404144:	920f      	str	r2, [sp, #60]	; 0x3c
  404146:	f7ff ba47 	b.w	4035d8 <_svfprintf_r+0x1fc>
  40414a:	4614      	mov	r4, r2
  40414c:	3301      	adds	r3, #1
  40414e:	4434      	add	r4, r6
  404150:	2b07      	cmp	r3, #7
  404152:	9427      	str	r4, [sp, #156]	; 0x9c
  404154:	9326      	str	r3, [sp, #152]	; 0x98
  404156:	e888 0060 	stmia.w	r8, {r5, r6}
  40415a:	f77f ab2f 	ble.w	4037bc <_svfprintf_r+0x3e0>
  40415e:	e6e0      	b.n	403f22 <_svfprintf_r+0xb46>
  404160:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404164:	2301      	movs	r3, #1
  404166:	ae42      	add	r6, sp, #264	; 0x108
  404168:	3430      	adds	r4, #48	; 0x30
  40416a:	f8cd b01c 	str.w	fp, [sp, #28]
  40416e:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404172:	930e      	str	r3, [sp, #56]	; 0x38
  404174:	f7ff ba4e 	b.w	403614 <_svfprintf_r+0x238>
  404178:	4635      	mov	r5, r6
  40417a:	460c      	mov	r4, r1
  40417c:	4646      	mov	r6, r8
  40417e:	4690      	mov	r8, r2
  404180:	3301      	adds	r3, #1
  404182:	443c      	add	r4, r7
  404184:	2b07      	cmp	r3, #7
  404186:	9427      	str	r4, [sp, #156]	; 0x9c
  404188:	9326      	str	r3, [sp, #152]	; 0x98
  40418a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40418e:	f300 8246 	bgt.w	40461e <_svfprintf_r+0x1242>
  404192:	f108 0808 	add.w	r8, r8, #8
  404196:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404198:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40419a:	429a      	cmp	r2, r3
  40419c:	db45      	blt.n	40422a <_svfprintf_r+0xe4e>
  40419e:	9b07      	ldr	r3, [sp, #28]
  4041a0:	07d9      	lsls	r1, r3, #31
  4041a2:	d442      	bmi.n	40422a <_svfprintf_r+0xe4e>
  4041a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4041a6:	9812      	ldr	r0, [sp, #72]	; 0x48
  4041a8:	1a9a      	subs	r2, r3, r2
  4041aa:	1a1d      	subs	r5, r3, r0
  4041ac:	4295      	cmp	r5, r2
  4041ae:	bfa8      	it	ge
  4041b0:	4615      	movge	r5, r2
  4041b2:	2d00      	cmp	r5, #0
  4041b4:	dd0e      	ble.n	4041d4 <_svfprintf_r+0xdf8>
  4041b6:	9926      	ldr	r1, [sp, #152]	; 0x98
  4041b8:	4406      	add	r6, r0
  4041ba:	3101      	adds	r1, #1
  4041bc:	442c      	add	r4, r5
  4041be:	2907      	cmp	r1, #7
  4041c0:	f8c8 6000 	str.w	r6, [r8]
  4041c4:	9427      	str	r4, [sp, #156]	; 0x9c
  4041c6:	f8c8 5004 	str.w	r5, [r8, #4]
  4041ca:	9126      	str	r1, [sp, #152]	; 0x98
  4041cc:	f300 8216 	bgt.w	4045fc <_svfprintf_r+0x1220>
  4041d0:	f108 0808 	add.w	r8, r8, #8
  4041d4:	2d00      	cmp	r5, #0
  4041d6:	bfb4      	ite	lt
  4041d8:	4616      	movlt	r6, r2
  4041da:	1b56      	subge	r6, r2, r5
  4041dc:	2e00      	cmp	r6, #0
  4041de:	f77f aaef 	ble.w	4037c0 <_svfprintf_r+0x3e4>
  4041e2:	2e10      	cmp	r6, #16
  4041e4:	f340 82f3 	ble.w	4047ce <_svfprintf_r+0x13f2>
  4041e8:	4622      	mov	r2, r4
  4041ea:	2710      	movs	r7, #16
  4041ec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041ee:	4d3a      	ldr	r5, [pc, #232]	; (4042d8 <_svfprintf_r+0xefc>)
  4041f0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4041f4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4041f6:	e004      	b.n	404202 <_svfprintf_r+0xe26>
  4041f8:	f108 0808 	add.w	r8, r8, #8
  4041fc:	3e10      	subs	r6, #16
  4041fe:	2e10      	cmp	r6, #16
  404200:	dda3      	ble.n	40414a <_svfprintf_r+0xd6e>
  404202:	3301      	adds	r3, #1
  404204:	3210      	adds	r2, #16
  404206:	2b07      	cmp	r3, #7
  404208:	9227      	str	r2, [sp, #156]	; 0x9c
  40420a:	9326      	str	r3, [sp, #152]	; 0x98
  40420c:	e888 00a0 	stmia.w	r8, {r5, r7}
  404210:	ddf2      	ble.n	4041f8 <_svfprintf_r+0xe1c>
  404212:	aa25      	add	r2, sp, #148	; 0x94
  404214:	4621      	mov	r1, r4
  404216:	4658      	mov	r0, fp
  404218:	f002 fcbc 	bl	406b94 <__ssprint_r>
  40421c:	2800      	cmp	r0, #0
  40421e:	f47f a9ba 	bne.w	403596 <_svfprintf_r+0x1ba>
  404222:	46c8      	mov	r8, r9
  404224:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404226:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404228:	e7e8      	b.n	4041fc <_svfprintf_r+0xe20>
  40422a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40422c:	9819      	ldr	r0, [sp, #100]	; 0x64
  40422e:	3301      	adds	r3, #1
  404230:	991a      	ldr	r1, [sp, #104]	; 0x68
  404232:	4404      	add	r4, r0
  404234:	2b07      	cmp	r3, #7
  404236:	9427      	str	r4, [sp, #156]	; 0x9c
  404238:	f8c8 1000 	str.w	r1, [r8]
  40423c:	f8c8 0004 	str.w	r0, [r8, #4]
  404240:	9326      	str	r3, [sp, #152]	; 0x98
  404242:	f300 81cf 	bgt.w	4045e4 <_svfprintf_r+0x1208>
  404246:	f108 0808 	add.w	r8, r8, #8
  40424a:	e7ab      	b.n	4041a4 <_svfprintf_r+0xdc8>
  40424c:	9b07      	ldr	r3, [sp, #28]
  40424e:	07da      	lsls	r2, r3, #31
  404250:	f53f adad 	bmi.w	403dae <_svfprintf_r+0x9d2>
  404254:	2301      	movs	r3, #1
  404256:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404258:	441c      	add	r4, r3
  40425a:	441f      	add	r7, r3
  40425c:	2f07      	cmp	r7, #7
  40425e:	9427      	str	r4, [sp, #156]	; 0x9c
  404260:	f8c8 6000 	str.w	r6, [r8]
  404264:	9726      	str	r7, [sp, #152]	; 0x98
  404266:	f8c8 3004 	str.w	r3, [r8, #4]
  40426a:	f77f add4 	ble.w	403e16 <_svfprintf_r+0xa3a>
  40426e:	aa25      	add	r2, sp, #148	; 0x94
  404270:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404272:	980c      	ldr	r0, [sp, #48]	; 0x30
  404274:	f002 fc8e 	bl	406b94 <__ssprint_r>
  404278:	2800      	cmp	r0, #0
  40427a:	f47f a98c 	bne.w	403596 <_svfprintf_r+0x1ba>
  40427e:	46c8      	mov	r8, r9
  404280:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404282:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404284:	e5c9      	b.n	403e1a <_svfprintf_r+0xa3e>
  404286:	aa25      	add	r2, sp, #148	; 0x94
  404288:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40428a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40428c:	f002 fc82 	bl	406b94 <__ssprint_r>
  404290:	2800      	cmp	r0, #0
  404292:	f47f a980 	bne.w	403596 <_svfprintf_r+0x1ba>
  404296:	46c8      	mov	r8, r9
  404298:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40429a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40429c:	e596      	b.n	403dcc <_svfprintf_r+0x9f0>
  40429e:	aa25      	add	r2, sp, #148	; 0x94
  4042a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042a2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042a4:	f002 fc76 	bl	406b94 <__ssprint_r>
  4042a8:	2800      	cmp	r0, #0
  4042aa:	f47f a974 	bne.w	403596 <_svfprintf_r+0x1ba>
  4042ae:	46c8      	mov	r8, r9
  4042b0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4042b2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4042b4:	e599      	b.n	403dea <_svfprintf_r+0xa0e>
  4042b6:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4042b8:	3407      	adds	r4, #7
  4042ba:	f024 0407 	bic.w	r4, r4, #7
  4042be:	f104 0108 	add.w	r1, r4, #8
  4042c2:	e9d4 2300 	ldrd	r2, r3, [r4]
  4042c6:	910f      	str	r1, [sp, #60]	; 0x3c
  4042c8:	4614      	mov	r4, r2
  4042ca:	461d      	mov	r5, r3
  4042cc:	f7ff bb8f 	b.w	4039ee <_svfprintf_r+0x612>
  4042d0:	464e      	mov	r6, r9
  4042d2:	f7ff b99f 	b.w	403614 <_svfprintf_r+0x238>
  4042d6:	bf00      	nop
  4042d8:	00407a60 	.word	0x00407a60
  4042dc:	aa25      	add	r2, sp, #148	; 0x94
  4042de:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042e0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042e2:	f002 fc57 	bl	406b94 <__ssprint_r>
  4042e6:	2800      	cmp	r0, #0
  4042e8:	f47f a955 	bne.w	403596 <_svfprintf_r+0x1ba>
  4042ec:	46c8      	mov	r8, r9
  4042ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4042f0:	f7ff ba16 	b.w	403720 <_svfprintf_r+0x344>
  4042f4:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4042f6:	4622      	mov	r2, r4
  4042f8:	4620      	mov	r0, r4
  4042fa:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4042fc:	4623      	mov	r3, r4
  4042fe:	4621      	mov	r1, r4
  404300:	f003 f9b6 	bl	407670 <__aeabi_dcmpun>
  404304:	2800      	cmp	r0, #0
  404306:	f040 8273 	bne.w	4047f0 <_svfprintf_r+0x1414>
  40430a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40430c:	3301      	adds	r3, #1
  40430e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404310:	f023 0320 	bic.w	r3, r3, #32
  404314:	930e      	str	r3, [sp, #56]	; 0x38
  404316:	f000 819c 	beq.w	404652 <_svfprintf_r+0x1276>
  40431a:	2b47      	cmp	r3, #71	; 0x47
  40431c:	f000 80d6 	beq.w	4044cc <_svfprintf_r+0x10f0>
  404320:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404324:	9307      	str	r3, [sp, #28]
  404326:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404328:	1e1f      	subs	r7, r3, #0
  40432a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40432c:	9308      	str	r3, [sp, #32]
  40432e:	bfb7      	itett	lt
  404330:	463b      	movlt	r3, r7
  404332:	2300      	movge	r3, #0
  404334:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404338:	232d      	movlt	r3, #45	; 0x2d
  40433a:	9310      	str	r3, [sp, #64]	; 0x40
  40433c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40433e:	2b66      	cmp	r3, #102	; 0x66
  404340:	f000 8190 	beq.w	404664 <_svfprintf_r+0x1288>
  404344:	2b46      	cmp	r3, #70	; 0x46
  404346:	f000 80a4 	beq.w	404492 <_svfprintf_r+0x10b6>
  40434a:	2002      	movs	r0, #2
  40434c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40434e:	a923      	add	r1, sp, #140	; 0x8c
  404350:	2b45      	cmp	r3, #69	; 0x45
  404352:	bf0a      	itet	eq
  404354:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404356:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404358:	1c5d      	addeq	r5, r3, #1
  40435a:	e88d 0021 	stmia.w	sp, {r0, r5}
  40435e:	9104      	str	r1, [sp, #16]
  404360:	a820      	add	r0, sp, #128	; 0x80
  404362:	a91f      	add	r1, sp, #124	; 0x7c
  404364:	463b      	mov	r3, r7
  404366:	9003      	str	r0, [sp, #12]
  404368:	9a08      	ldr	r2, [sp, #32]
  40436a:	9102      	str	r1, [sp, #8]
  40436c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40436e:	f000 fb5b 	bl	404a28 <_dtoa_r>
  404372:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404374:	4606      	mov	r6, r0
  404376:	2b67      	cmp	r3, #103	; 0x67
  404378:	f040 81ba 	bne.w	4046f0 <_svfprintf_r+0x1314>
  40437c:	f01b 0f01 	tst.w	fp, #1
  404380:	f000 8223 	beq.w	4047ca <_svfprintf_r+0x13ee>
  404384:	1974      	adds	r4, r6, r5
  404386:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404388:	9808      	ldr	r0, [sp, #32]
  40438a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40438c:	4639      	mov	r1, r7
  40438e:	f003 f93d 	bl	40760c <__aeabi_dcmpeq>
  404392:	2800      	cmp	r0, #0
  404394:	f040 8124 	bne.w	4045e0 <_svfprintf_r+0x1204>
  404398:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40439a:	42a3      	cmp	r3, r4
  40439c:	d206      	bcs.n	4043ac <_svfprintf_r+0xfd0>
  40439e:	2130      	movs	r1, #48	; 0x30
  4043a0:	1c5a      	adds	r2, r3, #1
  4043a2:	9223      	str	r2, [sp, #140]	; 0x8c
  4043a4:	7019      	strb	r1, [r3, #0]
  4043a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4043a8:	429c      	cmp	r4, r3
  4043aa:	d8f9      	bhi.n	4043a0 <_svfprintf_r+0xfc4>
  4043ac:	1b9b      	subs	r3, r3, r6
  4043ae:	9313      	str	r3, [sp, #76]	; 0x4c
  4043b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4043b2:	2b47      	cmp	r3, #71	; 0x47
  4043b4:	f000 80a2 	beq.w	4044fc <_svfprintf_r+0x1120>
  4043b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4043ba:	2b65      	cmp	r3, #101	; 0x65
  4043bc:	f340 81a7 	ble.w	40470e <_svfprintf_r+0x1332>
  4043c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4043c2:	2b66      	cmp	r3, #102	; 0x66
  4043c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4043c6:	9312      	str	r3, [sp, #72]	; 0x48
  4043c8:	f000 8171 	beq.w	4046ae <_svfprintf_r+0x12d2>
  4043cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4043ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4043d0:	4619      	mov	r1, r3
  4043d2:	4291      	cmp	r1, r2
  4043d4:	f300 815d 	bgt.w	404692 <_svfprintf_r+0x12b6>
  4043d8:	f01b 0f01 	tst.w	fp, #1
  4043dc:	f040 81f0 	bne.w	4047c0 <_svfprintf_r+0x13e4>
  4043e0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4043e4:	9308      	str	r3, [sp, #32]
  4043e6:	2367      	movs	r3, #103	; 0x67
  4043e8:	920e      	str	r2, [sp, #56]	; 0x38
  4043ea:	9311      	str	r3, [sp, #68]	; 0x44
  4043ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4043ee:	2b00      	cmp	r3, #0
  4043f0:	d17d      	bne.n	4044ee <_svfprintf_r+0x1112>
  4043f2:	930a      	str	r3, [sp, #40]	; 0x28
  4043f4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4043f8:	f7ff b914 	b.w	403624 <_svfprintf_r+0x248>
  4043fc:	f024 0407 	bic.w	r4, r4, #7
  404400:	6823      	ldr	r3, [r4, #0]
  404402:	9315      	str	r3, [sp, #84]	; 0x54
  404404:	6863      	ldr	r3, [r4, #4]
  404406:	9314      	str	r3, [sp, #80]	; 0x50
  404408:	f104 0308 	add.w	r3, r4, #8
  40440c:	930f      	str	r3, [sp, #60]	; 0x3c
  40440e:	f7ff bb2f 	b.w	403a70 <_svfprintf_r+0x694>
  404412:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404414:	6813      	ldr	r3, [r2, #0]
  404416:	3204      	adds	r2, #4
  404418:	920f      	str	r2, [sp, #60]	; 0x3c
  40441a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40441c:	601a      	str	r2, [r3, #0]
  40441e:	f7ff b804 	b.w	40342a <_svfprintf_r+0x4e>
  404422:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404424:	4daf      	ldr	r5, [pc, #700]	; (4046e4 <_svfprintf_r+0x1308>)
  404426:	f7ff b9ad 	b.w	403784 <_svfprintf_r+0x3a8>
  40442a:	aa25      	add	r2, sp, #148	; 0x94
  40442c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40442e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404430:	f002 fbb0 	bl	406b94 <__ssprint_r>
  404434:	2800      	cmp	r0, #0
  404436:	f47f a8ae 	bne.w	403596 <_svfprintf_r+0x1ba>
  40443a:	46c8      	mov	r8, r9
  40443c:	e431      	b.n	403ca2 <_svfprintf_r+0x8c6>
  40443e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404440:	4613      	mov	r3, r2
  404442:	3304      	adds	r3, #4
  404444:	930f      	str	r3, [sp, #60]	; 0x3c
  404446:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404448:	6811      	ldr	r1, [r2, #0]
  40444a:	17dd      	asrs	r5, r3, #31
  40444c:	461a      	mov	r2, r3
  40444e:	462b      	mov	r3, r5
  404450:	e9c1 2300 	strd	r2, r3, [r1]
  404454:	f7fe bfe9 	b.w	40342a <_svfprintf_r+0x4e>
  404458:	aa25      	add	r2, sp, #148	; 0x94
  40445a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40445c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40445e:	f002 fb99 	bl	406b94 <__ssprint_r>
  404462:	2800      	cmp	r0, #0
  404464:	f47f a897 	bne.w	403596 <_svfprintf_r+0x1ba>
  404468:	46c8      	mov	r8, r9
  40446a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40446c:	e432      	b.n	403cd4 <_svfprintf_r+0x8f8>
  40446e:	f108 0808 	add.w	r8, r8, #8
  404472:	e52f      	b.n	403ed4 <_svfprintf_r+0xaf8>
  404474:	2140      	movs	r1, #64	; 0x40
  404476:	980c      	ldr	r0, [sp, #48]	; 0x30
  404478:	f001 fb5a 	bl	405b30 <_malloc_r>
  40447c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40447e:	6010      	str	r0, [r2, #0]
  404480:	6110      	str	r0, [r2, #16]
  404482:	2800      	cmp	r0, #0
  404484:	f000 8214 	beq.w	4048b0 <_svfprintf_r+0x14d4>
  404488:	2340      	movs	r3, #64	; 0x40
  40448a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40448c:	6153      	str	r3, [r2, #20]
  40448e:	f7fe bfbc 	b.w	40340a <_svfprintf_r+0x2e>
  404492:	2003      	movs	r0, #3
  404494:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404496:	a923      	add	r1, sp, #140	; 0x8c
  404498:	e88d 0011 	stmia.w	sp, {r0, r4}
  40449c:	9104      	str	r1, [sp, #16]
  40449e:	a820      	add	r0, sp, #128	; 0x80
  4044a0:	a91f      	add	r1, sp, #124	; 0x7c
  4044a2:	9003      	str	r0, [sp, #12]
  4044a4:	9a08      	ldr	r2, [sp, #32]
  4044a6:	463b      	mov	r3, r7
  4044a8:	9102      	str	r1, [sp, #8]
  4044aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044ac:	f000 fabc 	bl	404a28 <_dtoa_r>
  4044b0:	4625      	mov	r5, r4
  4044b2:	4606      	mov	r6, r0
  4044b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044b6:	1974      	adds	r4, r6, r5
  4044b8:	2b46      	cmp	r3, #70	; 0x46
  4044ba:	f47f af64 	bne.w	404386 <_svfprintf_r+0xfaa>
  4044be:	7833      	ldrb	r3, [r6, #0]
  4044c0:	2b30      	cmp	r3, #48	; 0x30
  4044c2:	f000 8187 	beq.w	4047d4 <_svfprintf_r+0x13f8>
  4044c6:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4044c8:	442c      	add	r4, r5
  4044ca:	e75c      	b.n	404386 <_svfprintf_r+0xfaa>
  4044cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044ce:	2b00      	cmp	r3, #0
  4044d0:	bf08      	it	eq
  4044d2:	2301      	moveq	r3, #1
  4044d4:	930a      	str	r3, [sp, #40]	; 0x28
  4044d6:	e723      	b.n	404320 <_svfprintf_r+0xf44>
  4044d8:	4630      	mov	r0, r6
  4044da:	950a      	str	r5, [sp, #40]	; 0x28
  4044dc:	f7fe ff50 	bl	403380 <strlen>
  4044e0:	940f      	str	r4, [sp, #60]	; 0x3c
  4044e2:	900e      	str	r0, [sp, #56]	; 0x38
  4044e4:	f8cd b01c 	str.w	fp, [sp, #28]
  4044e8:	4603      	mov	r3, r0
  4044ea:	f7ff b9e7 	b.w	4038bc <_svfprintf_r+0x4e0>
  4044ee:	272d      	movs	r7, #45	; 0x2d
  4044f0:	2300      	movs	r3, #0
  4044f2:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4044f6:	930a      	str	r3, [sp, #40]	; 0x28
  4044f8:	f7ff b895 	b.w	403626 <_svfprintf_r+0x24a>
  4044fc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4044fe:	461a      	mov	r2, r3
  404500:	9312      	str	r3, [sp, #72]	; 0x48
  404502:	3303      	adds	r3, #3
  404504:	db04      	blt.n	404510 <_svfprintf_r+0x1134>
  404506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404508:	4619      	mov	r1, r3
  40450a:	4291      	cmp	r1, r2
  40450c:	f6bf af5e 	bge.w	4043cc <_svfprintf_r+0xff0>
  404510:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404512:	3b02      	subs	r3, #2
  404514:	9311      	str	r3, [sp, #68]	; 0x44
  404516:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404518:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40451c:	3b01      	subs	r3, #1
  40451e:	2b00      	cmp	r3, #0
  404520:	f88d 2084 	strb.w	r2, [sp, #132]	; 0x84
  404524:	bfb4      	ite	lt
  404526:	222d      	movlt	r2, #45	; 0x2d
  404528:	222b      	movge	r2, #43	; 0x2b
  40452a:	931f      	str	r3, [sp, #124]	; 0x7c
  40452c:	bfb8      	it	lt
  40452e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404530:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404534:	bfb8      	it	lt
  404536:	f1c3 0301 	rsblt	r3, r3, #1
  40453a:	2b09      	cmp	r3, #9
  40453c:	f340 811f 	ble.w	40477e <_svfprintf_r+0x13a2>
  404540:	f10d 0093 	add.w	r0, sp, #147	; 0x93
  404544:	4601      	mov	r1, r0
  404546:	4c68      	ldr	r4, [pc, #416]	; (4046e8 <_svfprintf_r+0x130c>)
  404548:	e000      	b.n	40454c <_svfprintf_r+0x1170>
  40454a:	4611      	mov	r1, r2
  40454c:	fb84 5203 	smull	r5, r2, r4, r3
  404550:	17dd      	asrs	r5, r3, #31
  404552:	ebc5 05a2 	rsb	r5, r5, r2, asr #2
  404556:	eb05 0285 	add.w	r2, r5, r5, lsl #2
  40455a:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40455e:	3230      	adds	r2, #48	; 0x30
  404560:	2d09      	cmp	r5, #9
  404562:	f801 2c01 	strb.w	r2, [r1, #-1]
  404566:	462b      	mov	r3, r5
  404568:	f101 32ff 	add.w	r2, r1, #4294967295
  40456c:	dced      	bgt.n	40454a <_svfprintf_r+0x116e>
  40456e:	3330      	adds	r3, #48	; 0x30
  404570:	3902      	subs	r1, #2
  404572:	b2dc      	uxtb	r4, r3
  404574:	4288      	cmp	r0, r1
  404576:	f802 4c01 	strb.w	r4, [r2, #-1]
  40457a:	f240 8192 	bls.w	4048a2 <_svfprintf_r+0x14c6>
  40457e:	f10d 0186 	add.w	r1, sp, #134	; 0x86
  404582:	4613      	mov	r3, r2
  404584:	e001      	b.n	40458a <_svfprintf_r+0x11ae>
  404586:	f813 4b01 	ldrb.w	r4, [r3], #1
  40458a:	4283      	cmp	r3, r0
  40458c:	f801 4b01 	strb.w	r4, [r1], #1
  404590:	d1f9      	bne.n	404586 <_svfprintf_r+0x11aa>
  404592:	3301      	adds	r3, #1
  404594:	1a9b      	subs	r3, r3, r2
  404596:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40459a:	4413      	add	r3, r2
  40459c:	aa21      	add	r2, sp, #132	; 0x84
  40459e:	1a9b      	subs	r3, r3, r2
  4045a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4045a2:	931b      	str	r3, [sp, #108]	; 0x6c
  4045a4:	2a01      	cmp	r2, #1
  4045a6:	4413      	add	r3, r2
  4045a8:	930e      	str	r3, [sp, #56]	; 0x38
  4045aa:	f340 8148 	ble.w	40483e <_svfprintf_r+0x1462>
  4045ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4045b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4045b2:	4413      	add	r3, r2
  4045b4:	930e      	str	r3, [sp, #56]	; 0x38
  4045b6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4045ba:	9308      	str	r3, [sp, #32]
  4045bc:	2300      	movs	r3, #0
  4045be:	9312      	str	r3, [sp, #72]	; 0x48
  4045c0:	e714      	b.n	4043ec <_svfprintf_r+0x1010>
  4045c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4045c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4045c6:	f7ff b876 	b.w	4036b6 <_svfprintf_r+0x2da>
  4045ca:	aa25      	add	r2, sp, #148	; 0x94
  4045cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4045ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4045d0:	f002 fae0 	bl	406b94 <__ssprint_r>
  4045d4:	2800      	cmp	r0, #0
  4045d6:	f47e afde 	bne.w	403596 <_svfprintf_r+0x1ba>
  4045da:	46c8      	mov	r8, r9
  4045dc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4045de:	e4fb      	b.n	403fd8 <_svfprintf_r+0xbfc>
  4045e0:	4623      	mov	r3, r4
  4045e2:	e6e3      	b.n	4043ac <_svfprintf_r+0xfd0>
  4045e4:	aa25      	add	r2, sp, #148	; 0x94
  4045e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4045e8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4045ea:	f002 fad3 	bl	406b94 <__ssprint_r>
  4045ee:	2800      	cmp	r0, #0
  4045f0:	f47e afd1 	bne.w	403596 <_svfprintf_r+0x1ba>
  4045f4:	46c8      	mov	r8, r9
  4045f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4045f8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4045fa:	e5d3      	b.n	4041a4 <_svfprintf_r+0xdc8>
  4045fc:	aa25      	add	r2, sp, #148	; 0x94
  4045fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404600:	980c      	ldr	r0, [sp, #48]	; 0x30
  404602:	f002 fac7 	bl	406b94 <__ssprint_r>
  404606:	2800      	cmp	r0, #0
  404608:	f47e afc5 	bne.w	403596 <_svfprintf_r+0x1ba>
  40460c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40460e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404610:	46c8      	mov	r8, r9
  404612:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404614:	1a9a      	subs	r2, r3, r2
  404616:	e5dd      	b.n	4041d4 <_svfprintf_r+0xdf8>
  404618:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40461a:	f7ff b8fe 	b.w	40381a <_svfprintf_r+0x43e>
  40461e:	aa25      	add	r2, sp, #148	; 0x94
  404620:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404622:	980c      	ldr	r0, [sp, #48]	; 0x30
  404624:	f002 fab6 	bl	406b94 <__ssprint_r>
  404628:	2800      	cmp	r0, #0
  40462a:	f47e afb4 	bne.w	403596 <_svfprintf_r+0x1ba>
  40462e:	46c8      	mov	r8, r9
  404630:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404632:	e5b0      	b.n	404196 <_svfprintf_r+0xdba>
  404634:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404636:	4637      	mov	r7, r6
  404638:	2b06      	cmp	r3, #6
  40463a:	bf28      	it	cs
  40463c:	2306      	movcs	r3, #6
  40463e:	960a      	str	r6, [sp, #40]	; 0x28
  404640:	9612      	str	r6, [sp, #72]	; 0x48
  404642:	9308      	str	r3, [sp, #32]
  404644:	940f      	str	r4, [sp, #60]	; 0x3c
  404646:	f8cd b01c 	str.w	fp, [sp, #28]
  40464a:	930e      	str	r3, [sp, #56]	; 0x38
  40464c:	4e27      	ldr	r6, [pc, #156]	; (4046ec <_svfprintf_r+0x1310>)
  40464e:	f7fe bfe9 	b.w	403624 <_svfprintf_r+0x248>
  404652:	2306      	movs	r3, #6
  404654:	930a      	str	r3, [sp, #40]	; 0x28
  404656:	e663      	b.n	404320 <_svfprintf_r+0xf44>
  404658:	232d      	movs	r3, #45	; 0x2d
  40465a:	461f      	mov	r7, r3
  40465c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404660:	f7ff ba28 	b.w	403ab4 <_svfprintf_r+0x6d8>
  404664:	2003      	movs	r0, #3
  404666:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404668:	a923      	add	r1, sp, #140	; 0x8c
  40466a:	e88d 0011 	stmia.w	sp, {r0, r4}
  40466e:	9104      	str	r1, [sp, #16]
  404670:	a820      	add	r0, sp, #128	; 0x80
  404672:	a91f      	add	r1, sp, #124	; 0x7c
  404674:	9003      	str	r0, [sp, #12]
  404676:	9a08      	ldr	r2, [sp, #32]
  404678:	463b      	mov	r3, r7
  40467a:	9102      	str	r1, [sp, #8]
  40467c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40467e:	f000 f9d3 	bl	404a28 <_dtoa_r>
  404682:	4625      	mov	r5, r4
  404684:	4606      	mov	r6, r0
  404686:	1904      	adds	r4, r0, r4
  404688:	e719      	b.n	4044be <_svfprintf_r+0x10e2>
  40468a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40468c:	4d15      	ldr	r5, [pc, #84]	; (4046e4 <_svfprintf_r+0x1308>)
  40468e:	f7ff bb7e 	b.w	403d8e <_svfprintf_r+0x9b2>
  404692:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404694:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404696:	4413      	add	r3, r2
  404698:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40469a:	930e      	str	r3, [sp, #56]	; 0x38
  40469c:	2a00      	cmp	r2, #0
  40469e:	f340 80c7 	ble.w	404830 <_svfprintf_r+0x1454>
  4046a2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4046a6:	9308      	str	r3, [sp, #32]
  4046a8:	2367      	movs	r3, #103	; 0x67
  4046aa:	9311      	str	r3, [sp, #68]	; 0x44
  4046ac:	e69e      	b.n	4043ec <_svfprintf_r+0x1010>
  4046ae:	2b00      	cmp	r3, #0
  4046b0:	f340 80e1 	ble.w	404876 <_svfprintf_r+0x149a>
  4046b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4046b6:	2a00      	cmp	r2, #0
  4046b8:	f040 80b0 	bne.w	40481c <_svfprintf_r+0x1440>
  4046bc:	f01b 0f01 	tst.w	fp, #1
  4046c0:	f040 80ac 	bne.w	40481c <_svfprintf_r+0x1440>
  4046c4:	9308      	str	r3, [sp, #32]
  4046c6:	930e      	str	r3, [sp, #56]	; 0x38
  4046c8:	e690      	b.n	4043ec <_svfprintf_r+0x1010>
  4046ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046cc:	940f      	str	r4, [sp, #60]	; 0x3c
  4046ce:	9308      	str	r3, [sp, #32]
  4046d0:	930e      	str	r3, [sp, #56]	; 0x38
  4046d2:	900a      	str	r0, [sp, #40]	; 0x28
  4046d4:	f8cd b01c 	str.w	fp, [sp, #28]
  4046d8:	9012      	str	r0, [sp, #72]	; 0x48
  4046da:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4046de:	f7fe bfa1 	b.w	403624 <_svfprintf_r+0x248>
  4046e2:	bf00      	nop
  4046e4:	00407a60 	.word	0x00407a60
  4046e8:	66666667 	.word	0x66666667
  4046ec:	00407a44 	.word	0x00407a44
  4046f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4046f2:	2b47      	cmp	r3, #71	; 0x47
  4046f4:	f47f ae46 	bne.w	404384 <_svfprintf_r+0xfa8>
  4046f8:	f01b 0f01 	tst.w	fp, #1
  4046fc:	f47f aeda 	bne.w	4044b4 <_svfprintf_r+0x10d8>
  404700:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404702:	1b9b      	subs	r3, r3, r6
  404704:	9313      	str	r3, [sp, #76]	; 0x4c
  404706:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404708:	2b47      	cmp	r3, #71	; 0x47
  40470a:	f43f aef7 	beq.w	4044fc <_svfprintf_r+0x1120>
  40470e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404710:	9312      	str	r3, [sp, #72]	; 0x48
  404712:	e700      	b.n	404516 <_svfprintf_r+0x113a>
  404714:	2000      	movs	r0, #0
  404716:	900a      	str	r0, [sp, #40]	; 0x28
  404718:	f7fe bebc 	b.w	403494 <_svfprintf_r+0xb8>
  40471c:	424f      	negs	r7, r1
  40471e:	3110      	adds	r1, #16
  404720:	da35      	bge.n	40478e <_svfprintf_r+0x13b2>
  404722:	2410      	movs	r4, #16
  404724:	4d6a      	ldr	r5, [pc, #424]	; (4048d0 <_svfprintf_r+0x14f4>)
  404726:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40472a:	e004      	b.n	404736 <_svfprintf_r+0x135a>
  40472c:	f108 0808 	add.w	r8, r8, #8
  404730:	3f10      	subs	r7, #16
  404732:	2f10      	cmp	r7, #16
  404734:	dd2c      	ble.n	404790 <_svfprintf_r+0x13b4>
  404736:	3301      	adds	r3, #1
  404738:	3210      	adds	r2, #16
  40473a:	2b07      	cmp	r3, #7
  40473c:	9227      	str	r2, [sp, #156]	; 0x9c
  40473e:	9326      	str	r3, [sp, #152]	; 0x98
  404740:	f8c8 5000 	str.w	r5, [r8]
  404744:	f8c8 4004 	str.w	r4, [r8, #4]
  404748:	ddf0      	ble.n	40472c <_svfprintf_r+0x1350>
  40474a:	aa25      	add	r2, sp, #148	; 0x94
  40474c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40474e:	4658      	mov	r0, fp
  404750:	f002 fa20 	bl	406b94 <__ssprint_r>
  404754:	2800      	cmp	r0, #0
  404756:	f47e af1e 	bne.w	403596 <_svfprintf_r+0x1ba>
  40475a:	46c8      	mov	r8, r9
  40475c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40475e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404760:	e7e6      	b.n	404730 <_svfprintf_r+0x1354>
  404762:	aa25      	add	r2, sp, #148	; 0x94
  404764:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404766:	980c      	ldr	r0, [sp, #48]	; 0x30
  404768:	f002 fa14 	bl	406b94 <__ssprint_r>
  40476c:	2800      	cmp	r0, #0
  40476e:	f47e af12 	bne.w	403596 <_svfprintf_r+0x1ba>
  404772:	46c8      	mov	r8, r9
  404774:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404776:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404778:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40477a:	f7ff bbc3 	b.w	403f04 <_svfprintf_r+0xb28>
  40477e:	2230      	movs	r2, #48	; 0x30
  404780:	4413      	add	r3, r2
  404782:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404786:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40478a:	ab22      	add	r3, sp, #136	; 0x88
  40478c:	e706      	b.n	40459c <_svfprintf_r+0x11c0>
  40478e:	4d50      	ldr	r5, [pc, #320]	; (4048d0 <_svfprintf_r+0x14f4>)
  404790:	3301      	adds	r3, #1
  404792:	443a      	add	r2, r7
  404794:	2b07      	cmp	r3, #7
  404796:	e888 00a0 	stmia.w	r8, {r5, r7}
  40479a:	9227      	str	r2, [sp, #156]	; 0x9c
  40479c:	9326      	str	r3, [sp, #152]	; 0x98
  40479e:	f108 0808 	add.w	r8, r8, #8
  4047a2:	f77f abb2 	ble.w	403f0a <_svfprintf_r+0xb2e>
  4047a6:	aa25      	add	r2, sp, #148	; 0x94
  4047a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4047aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4047ac:	f002 f9f2 	bl	406b94 <__ssprint_r>
  4047b0:	2800      	cmp	r0, #0
  4047b2:	f47e aef0 	bne.w	403596 <_svfprintf_r+0x1ba>
  4047b6:	46c8      	mov	r8, r9
  4047b8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4047ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047bc:	f7ff bba5 	b.w	403f0a <_svfprintf_r+0xb2e>
  4047c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4047c2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4047c4:	4413      	add	r3, r2
  4047c6:	930e      	str	r3, [sp, #56]	; 0x38
  4047c8:	e76b      	b.n	4046a2 <_svfprintf_r+0x12c6>
  4047ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4047cc:	e5ee      	b.n	4043ac <_svfprintf_r+0xfd0>
  4047ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047d0:	4d3f      	ldr	r5, [pc, #252]	; (4048d0 <_svfprintf_r+0x14f4>)
  4047d2:	e4bb      	b.n	40414c <_svfprintf_r+0xd70>
  4047d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4047d6:	9808      	ldr	r0, [sp, #32]
  4047d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4047da:	4639      	mov	r1, r7
  4047dc:	f002 ff16 	bl	40760c <__aeabi_dcmpeq>
  4047e0:	2800      	cmp	r0, #0
  4047e2:	f47f ae70 	bne.w	4044c6 <_svfprintf_r+0x10ea>
  4047e6:	f1c5 0501 	rsb	r5, r5, #1
  4047ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4047ec:	442c      	add	r4, r5
  4047ee:	e5ca      	b.n	404386 <_svfprintf_r+0xfaa>
  4047f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4047f2:	4e38      	ldr	r6, [pc, #224]	; (4048d4 <_svfprintf_r+0x14f8>)
  4047f4:	2b00      	cmp	r3, #0
  4047f6:	bfbe      	ittt	lt
  4047f8:	232d      	movlt	r3, #45	; 0x2d
  4047fa:	461f      	movlt	r7, r3
  4047fc:	f88d 3077 	strblt.w	r3, [sp, #119]	; 0x77
  404800:	f04f 0303 	mov.w	r3, #3
  404804:	461a      	mov	r2, r3
  404806:	9308      	str	r3, [sp, #32]
  404808:	f04f 0300 	mov.w	r3, #0
  40480c:	bfa8      	it	ge
  40480e:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  404812:	4619      	mov	r1, r3
  404814:	930a      	str	r3, [sp, #40]	; 0x28
  404816:	4b30      	ldr	r3, [pc, #192]	; (4048d8 <_svfprintf_r+0x14fc>)
  404818:	f7ff b954 	b.w	403ac4 <_svfprintf_r+0x6e8>
  40481c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40481e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404820:	4413      	add	r3, r2
  404822:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404824:	441a      	add	r2, r3
  404826:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40482a:	920e      	str	r2, [sp, #56]	; 0x38
  40482c:	9308      	str	r3, [sp, #32]
  40482e:	e5dd      	b.n	4043ec <_svfprintf_r+0x1010>
  404830:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404832:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404834:	f1c3 0301 	rsb	r3, r3, #1
  404838:	441a      	add	r2, r3
  40483a:	4613      	mov	r3, r2
  40483c:	e7c3      	b.n	4047c6 <_svfprintf_r+0x13ea>
  40483e:	f01b 0301 	ands.w	r3, fp, #1
  404842:	9312      	str	r3, [sp, #72]	; 0x48
  404844:	f47f aeb3 	bne.w	4045ae <_svfprintf_r+0x11d2>
  404848:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40484a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40484e:	9308      	str	r3, [sp, #32]
  404850:	e5cc      	b.n	4043ec <_svfprintf_r+0x1010>
  404852:	4d1f      	ldr	r5, [pc, #124]	; (4048d0 <_svfprintf_r+0x14f4>)
  404854:	e43c      	b.n	4040d0 <_svfprintf_r+0xcf4>
  404856:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404858:	4d1d      	ldr	r5, [pc, #116]	; (4048d0 <_svfprintf_r+0x14f4>)
  40485a:	e491      	b.n	404180 <_svfprintf_r+0xda4>
  40485c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40485e:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404862:	6828      	ldr	r0, [r5, #0]
  404864:	46a2      	mov	sl, r4
  404866:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40486a:	900a      	str	r0, [sp, #40]	; 0x28
  40486c:	4628      	mov	r0, r5
  40486e:	3004      	adds	r0, #4
  404870:	900f      	str	r0, [sp, #60]	; 0x3c
  404872:	f7fe be0d 	b.w	403490 <_svfprintf_r+0xb4>
  404876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404878:	b913      	cbnz	r3, 404880 <_svfprintf_r+0x14a4>
  40487a:	f01b 0f01 	tst.w	fp, #1
  40487e:	d002      	beq.n	404886 <_svfprintf_r+0x14aa>
  404880:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404882:	3301      	adds	r3, #1
  404884:	e7cd      	b.n	404822 <_svfprintf_r+0x1446>
  404886:	2301      	movs	r3, #1
  404888:	e71c      	b.n	4046c4 <_svfprintf_r+0x12e8>
  40488a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40488e:	f7ff b980 	b.w	403b92 <_svfprintf_r+0x7b6>
  404892:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404896:	f7ff b93a 	b.w	403b0e <_svfprintf_r+0x732>
  40489a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40489e:	f7ff b84f 	b.w	403940 <_svfprintf_r+0x564>
  4048a2:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4048a6:	e679      	b.n	40459c <_svfprintf_r+0x11c0>
  4048a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4048ac:	f7ff b9b2 	b.w	403c14 <_svfprintf_r+0x838>
  4048b0:	f04f 32ff 	mov.w	r2, #4294967295
  4048b4:	230c      	movs	r3, #12
  4048b6:	9209      	str	r2, [sp, #36]	; 0x24
  4048b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4048ba:	6013      	str	r3, [r2, #0]
  4048bc:	f7fe be74 	b.w	4035a8 <_svfprintf_r+0x1cc>
  4048c0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4048c4:	f7ff b8c4 	b.w	403a50 <_svfprintf_r+0x674>
  4048c8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4048cc:	f7ff b878 	b.w	4039c0 <_svfprintf_r+0x5e4>
  4048d0:	00407a60 	.word	0x00407a60
  4048d4:	00407a18 	.word	0x00407a18
  4048d8:	00407a14 	.word	0x00407a14

004048dc <register_fini>:
  4048dc:	4b02      	ldr	r3, [pc, #8]	; (4048e8 <register_fini+0xc>)
  4048de:	b113      	cbz	r3, 4048e6 <register_fini+0xa>
  4048e0:	4802      	ldr	r0, [pc, #8]	; (4048ec <register_fini+0x10>)
  4048e2:	f000 b805 	b.w	4048f0 <atexit>
  4048e6:	4770      	bx	lr
  4048e8:	00000000 	.word	0x00000000
  4048ec:	0040586d 	.word	0x0040586d

004048f0 <atexit>:
  4048f0:	2300      	movs	r3, #0
  4048f2:	4601      	mov	r1, r0
  4048f4:	461a      	mov	r2, r3
  4048f6:	4618      	mov	r0, r3
  4048f8:	f002 b9d6 	b.w	406ca8 <__register_exitproc>

004048fc <quorem>:
  4048fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404900:	6903      	ldr	r3, [r0, #16]
  404902:	690f      	ldr	r7, [r1, #16]
  404904:	b083      	sub	sp, #12
  404906:	429f      	cmp	r7, r3
  404908:	f300 8088 	bgt.w	404a1c <quorem+0x120>
  40490c:	3f01      	subs	r7, #1
  40490e:	f101 0614 	add.w	r6, r1, #20
  404912:	f100 0a14 	add.w	sl, r0, #20
  404916:	f856 3027 	ldr.w	r3, [r6, r7, lsl #2]
  40491a:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  40491e:	3301      	adds	r3, #1
  404920:	fbb2 f8f3 	udiv	r8, r2, r3
  404924:	00bb      	lsls	r3, r7, #2
  404926:	9300      	str	r3, [sp, #0]
  404928:	eb06 0903 	add.w	r9, r6, r3
  40492c:	4453      	add	r3, sl
  40492e:	9301      	str	r3, [sp, #4]
  404930:	f1b8 0f00 	cmp.w	r8, #0
  404934:	d03b      	beq.n	4049ae <quorem+0xb2>
  404936:	2300      	movs	r3, #0
  404938:	46b4      	mov	ip, r6
  40493a:	461c      	mov	r4, r3
  40493c:	46d6      	mov	lr, sl
  40493e:	f85c 2b04 	ldr.w	r2, [ip], #4
  404942:	f8de 5000 	ldr.w	r5, [lr]
  404946:	fa1f fb82 	uxth.w	fp, r2
  40494a:	fb08 330b 	mla	r3, r8, fp, r3
  40494e:	0c12      	lsrs	r2, r2, #16
  404950:	ea4f 4b13 	mov.w	fp, r3, lsr #16
  404954:	fb08 bb02 	mla	fp, r8, r2, fp
  404958:	b29a      	uxth	r2, r3
  40495a:	1aa2      	subs	r2, r4, r2
  40495c:	b2ab      	uxth	r3, r5
  40495e:	fa1f f48b 	uxth.w	r4, fp
  404962:	441a      	add	r2, r3
  404964:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  404968:	eb04 4422 	add.w	r4, r4, r2, asr #16
  40496c:	b292      	uxth	r2, r2
  40496e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  404972:	45e1      	cmp	r9, ip
  404974:	f84e 2b04 	str.w	r2, [lr], #4
  404978:	ea4f 4424 	mov.w	r4, r4, asr #16
  40497c:	ea4f 431b 	mov.w	r3, fp, lsr #16
  404980:	d2dd      	bcs.n	40493e <quorem+0x42>
  404982:	9b00      	ldr	r3, [sp, #0]
  404984:	f85a 3003 	ldr.w	r3, [sl, r3]
  404988:	b98b      	cbnz	r3, 4049ae <quorem+0xb2>
  40498a:	9c01      	ldr	r4, [sp, #4]
  40498c:	1f23      	subs	r3, r4, #4
  40498e:	459a      	cmp	sl, r3
  404990:	d20c      	bcs.n	4049ac <quorem+0xb0>
  404992:	f854 3c04 	ldr.w	r3, [r4, #-4]
  404996:	b94b      	cbnz	r3, 4049ac <quorem+0xb0>
  404998:	f1a4 0308 	sub.w	r3, r4, #8
  40499c:	e002      	b.n	4049a4 <quorem+0xa8>
  40499e:	681a      	ldr	r2, [r3, #0]
  4049a0:	3b04      	subs	r3, #4
  4049a2:	b91a      	cbnz	r2, 4049ac <quorem+0xb0>
  4049a4:	459a      	cmp	sl, r3
  4049a6:	f107 37ff 	add.w	r7, r7, #4294967295
  4049aa:	d3f8      	bcc.n	40499e <quorem+0xa2>
  4049ac:	6107      	str	r7, [r0, #16]
  4049ae:	4604      	mov	r4, r0
  4049b0:	f001 fe2a 	bl	406608 <__mcmp>
  4049b4:	2800      	cmp	r0, #0
  4049b6:	db2d      	blt.n	404a14 <quorem+0x118>
  4049b8:	4655      	mov	r5, sl
  4049ba:	2300      	movs	r3, #0
  4049bc:	f108 0801 	add.w	r8, r8, #1
  4049c0:	f856 1b04 	ldr.w	r1, [r6], #4
  4049c4:	6828      	ldr	r0, [r5, #0]
  4049c6:	b28a      	uxth	r2, r1
  4049c8:	1a9a      	subs	r2, r3, r2
  4049ca:	0c0b      	lsrs	r3, r1, #16
  4049cc:	b281      	uxth	r1, r0
  4049ce:	440a      	add	r2, r1
  4049d0:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4049d4:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4049d8:	b292      	uxth	r2, r2
  4049da:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4049de:	45b1      	cmp	r9, r6
  4049e0:	f845 2b04 	str.w	r2, [r5], #4
  4049e4:	ea4f 4323 	mov.w	r3, r3, asr #16
  4049e8:	d2ea      	bcs.n	4049c0 <quorem+0xc4>
  4049ea:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  4049ee:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
  4049f2:	b97a      	cbnz	r2, 404a14 <quorem+0x118>
  4049f4:	1f1a      	subs	r2, r3, #4
  4049f6:	4592      	cmp	sl, r2
  4049f8:	d20b      	bcs.n	404a12 <quorem+0x116>
  4049fa:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4049fe:	b942      	cbnz	r2, 404a12 <quorem+0x116>
  404a00:	3b08      	subs	r3, #8
  404a02:	e002      	b.n	404a0a <quorem+0x10e>
  404a04:	681a      	ldr	r2, [r3, #0]
  404a06:	3b04      	subs	r3, #4
  404a08:	b91a      	cbnz	r2, 404a12 <quorem+0x116>
  404a0a:	459a      	cmp	sl, r3
  404a0c:	f107 37ff 	add.w	r7, r7, #4294967295
  404a10:	d3f8      	bcc.n	404a04 <quorem+0x108>
  404a12:	6127      	str	r7, [r4, #16]
  404a14:	4640      	mov	r0, r8
  404a16:	b003      	add	sp, #12
  404a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a1c:	2000      	movs	r0, #0
  404a1e:	b003      	add	sp, #12
  404a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a24:	0000      	movs	r0, r0
	...

00404a28 <_dtoa_r>:
  404a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a2c:	6c05      	ldr	r5, [r0, #64]	; 0x40
  404a2e:	b09b      	sub	sp, #108	; 0x6c
  404a30:	4604      	mov	r4, r0
  404a32:	4692      	mov	sl, r2
  404a34:	469b      	mov	fp, r3
  404a36:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  404a38:	b14d      	cbz	r5, 404a4e <_dtoa_r+0x26>
  404a3a:	2301      	movs	r3, #1
  404a3c:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404a3e:	4629      	mov	r1, r5
  404a40:	4093      	lsls	r3, r2
  404a42:	60ab      	str	r3, [r5, #8]
  404a44:	606a      	str	r2, [r5, #4]
  404a46:	f001 fc07 	bl	406258 <_Bfree>
  404a4a:	2300      	movs	r3, #0
  404a4c:	6423      	str	r3, [r4, #64]	; 0x40
  404a4e:	f1bb 0f00 	cmp.w	fp, #0
  404a52:	465d      	mov	r5, fp
  404a54:	db35      	blt.n	404ac2 <_dtoa_r+0x9a>
  404a56:	2300      	movs	r3, #0
  404a58:	6033      	str	r3, [r6, #0]
  404a5a:	4b9d      	ldr	r3, [pc, #628]	; (404cd0 <_dtoa_r+0x2a8>)
  404a5c:	43ab      	bics	r3, r5
  404a5e:	d015      	beq.n	404a8c <_dtoa_r+0x64>
  404a60:	2200      	movs	r2, #0
  404a62:	2300      	movs	r3, #0
  404a64:	4650      	mov	r0, sl
  404a66:	4659      	mov	r1, fp
  404a68:	f002 fdd0 	bl	40760c <__aeabi_dcmpeq>
  404a6c:	4680      	mov	r8, r0
  404a6e:	2800      	cmp	r0, #0
  404a70:	d02d      	beq.n	404ace <_dtoa_r+0xa6>
  404a72:	2301      	movs	r3, #1
  404a74:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404a76:	6013      	str	r3, [r2, #0]
  404a78:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404a7a:	2b00      	cmp	r3, #0
  404a7c:	f000 80bd 	beq.w	404bfa <_dtoa_r+0x1d2>
  404a80:	4894      	ldr	r0, [pc, #592]	; (404cd4 <_dtoa_r+0x2ac>)
  404a82:	6018      	str	r0, [r3, #0]
  404a84:	3801      	subs	r0, #1
  404a86:	b01b      	add	sp, #108	; 0x6c
  404a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a8c:	f242 730f 	movw	r3, #9999	; 0x270f
  404a90:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404a92:	6013      	str	r3, [r2, #0]
  404a94:	f1ba 0f00 	cmp.w	sl, #0
  404a98:	d10d      	bne.n	404ab6 <_dtoa_r+0x8e>
  404a9a:	f3c5 0513 	ubfx	r5, r5, #0, #20
  404a9e:	b955      	cbnz	r5, 404ab6 <_dtoa_r+0x8e>
  404aa0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404aa2:	488d      	ldr	r0, [pc, #564]	; (404cd8 <_dtoa_r+0x2b0>)
  404aa4:	2b00      	cmp	r3, #0
  404aa6:	d0ee      	beq.n	404a86 <_dtoa_r+0x5e>
  404aa8:	f100 0308 	add.w	r3, r0, #8
  404aac:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  404aae:	6013      	str	r3, [r2, #0]
  404ab0:	b01b      	add	sp, #108	; 0x6c
  404ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ab6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404ab8:	4888      	ldr	r0, [pc, #544]	; (404cdc <_dtoa_r+0x2b4>)
  404aba:	2b00      	cmp	r3, #0
  404abc:	d0e3      	beq.n	404a86 <_dtoa_r+0x5e>
  404abe:	1cc3      	adds	r3, r0, #3
  404ac0:	e7f4      	b.n	404aac <_dtoa_r+0x84>
  404ac2:	2301      	movs	r3, #1
  404ac4:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  404ac8:	6033      	str	r3, [r6, #0]
  404aca:	46ab      	mov	fp, r5
  404acc:	e7c5      	b.n	404a5a <_dtoa_r+0x32>
  404ace:	aa18      	add	r2, sp, #96	; 0x60
  404ad0:	ab19      	add	r3, sp, #100	; 0x64
  404ad2:	9201      	str	r2, [sp, #4]
  404ad4:	9300      	str	r3, [sp, #0]
  404ad6:	4652      	mov	r2, sl
  404ad8:	465b      	mov	r3, fp
  404ada:	4620      	mov	r0, r4
  404adc:	f001 fe3e 	bl	40675c <__d2b>
  404ae0:	0d2b      	lsrs	r3, r5, #20
  404ae2:	4681      	mov	r9, r0
  404ae4:	d071      	beq.n	404bca <_dtoa_r+0x1a2>
  404ae6:	4650      	mov	r0, sl
  404ae8:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404aec:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  404af0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404af2:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404af6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  404afa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404afe:	2200      	movs	r2, #0
  404b00:	4b77      	ldr	r3, [pc, #476]	; (404ce0 <_dtoa_r+0x2b8>)
  404b02:	f002 f967 	bl	406dd4 <__aeabi_dsub>
  404b06:	a36c      	add	r3, pc, #432	; (adr r3, 404cb8 <_dtoa_r+0x290>)
  404b08:	e9d3 2300 	ldrd	r2, r3, [r3]
  404b0c:	f002 fb16 	bl	40713c <__aeabi_dmul>
  404b10:	a36b      	add	r3, pc, #428	; (adr r3, 404cc0 <_dtoa_r+0x298>)
  404b12:	e9d3 2300 	ldrd	r2, r3, [r3]
  404b16:	f002 f95f 	bl	406dd8 <__adddf3>
  404b1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404b1e:	4630      	mov	r0, r6
  404b20:	f002 faa6 	bl	407070 <__aeabi_i2d>
  404b24:	a368      	add	r3, pc, #416	; (adr r3, 404cc8 <_dtoa_r+0x2a0>)
  404b26:	e9d3 2300 	ldrd	r2, r3, [r3]
  404b2a:	f002 fb07 	bl	40713c <__aeabi_dmul>
  404b2e:	4602      	mov	r2, r0
  404b30:	460b      	mov	r3, r1
  404b32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404b36:	f002 f94f 	bl	406dd8 <__adddf3>
  404b3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404b3e:	f002 fdad 	bl	40769c <__aeabi_d2iz>
  404b42:	2200      	movs	r2, #0
  404b44:	9002      	str	r0, [sp, #8]
  404b46:	2300      	movs	r3, #0
  404b48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404b4c:	f002 fd68 	bl	407620 <__aeabi_dcmplt>
  404b50:	2800      	cmp	r0, #0
  404b52:	f040 816d 	bne.w	404e30 <_dtoa_r+0x408>
  404b56:	9d02      	ldr	r5, [sp, #8]
  404b58:	2d16      	cmp	r5, #22
  404b5a:	f200 8157 	bhi.w	404e0c <_dtoa_r+0x3e4>
  404b5e:	4961      	ldr	r1, [pc, #388]	; (404ce4 <_dtoa_r+0x2bc>)
  404b60:	4652      	mov	r2, sl
  404b62:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  404b66:	465b      	mov	r3, fp
  404b68:	e9d1 0100 	ldrd	r0, r1, [r1]
  404b6c:	f002 fd76 	bl	40765c <__aeabi_dcmpgt>
  404b70:	2800      	cmp	r0, #0
  404b72:	f000 81be 	beq.w	404ef2 <_dtoa_r+0x4ca>
  404b76:	1e6b      	subs	r3, r5, #1
  404b78:	9302      	str	r3, [sp, #8]
  404b7a:	2300      	movs	r3, #0
  404b7c:	930e      	str	r3, [sp, #56]	; 0x38
  404b7e:	1bbf      	subs	r7, r7, r6
  404b80:	1e7b      	subs	r3, r7, #1
  404b82:	9308      	str	r3, [sp, #32]
  404b84:	f100 814e 	bmi.w	404e24 <_dtoa_r+0x3fc>
  404b88:	2300      	movs	r3, #0
  404b8a:	930a      	str	r3, [sp, #40]	; 0x28
  404b8c:	9b02      	ldr	r3, [sp, #8]
  404b8e:	2b00      	cmp	r3, #0
  404b90:	f2c0 813f 	blt.w	404e12 <_dtoa_r+0x3ea>
  404b94:	9a08      	ldr	r2, [sp, #32]
  404b96:	930d      	str	r3, [sp, #52]	; 0x34
  404b98:	4611      	mov	r1, r2
  404b9a:	4419      	add	r1, r3
  404b9c:	2300      	movs	r3, #0
  404b9e:	9108      	str	r1, [sp, #32]
  404ba0:	930c      	str	r3, [sp, #48]	; 0x30
  404ba2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ba4:	2b09      	cmp	r3, #9
  404ba6:	d82a      	bhi.n	404bfe <_dtoa_r+0x1d6>
  404ba8:	2b05      	cmp	r3, #5
  404baa:	f340 8658 	ble.w	40585e <_dtoa_r+0xe36>
  404bae:	2500      	movs	r5, #0
  404bb0:	3b04      	subs	r3, #4
  404bb2:	9324      	str	r3, [sp, #144]	; 0x90
  404bb4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404bb6:	3b02      	subs	r3, #2
  404bb8:	2b03      	cmp	r3, #3
  404bba:	f200 863f 	bhi.w	40583c <_dtoa_r+0xe14>
  404bbe:	e8df f013 	tbh	[pc, r3, lsl #1]
  404bc2:	03ce      	.short	0x03ce
  404bc4:	03d902c3 	.word	0x03d902c3
  404bc8:	045b      	.short	0x045b
  404bca:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404bcc:	9e19      	ldr	r6, [sp, #100]	; 0x64
  404bce:	443e      	add	r6, r7
  404bd0:	f206 4332 	addw	r3, r6, #1074	; 0x432
  404bd4:	2b20      	cmp	r3, #32
  404bd6:	f340 8187 	ble.w	404ee8 <_dtoa_r+0x4c0>
  404bda:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404bde:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404be2:	409d      	lsls	r5, r3
  404be4:	fa2a f000 	lsr.w	r0, sl, r0
  404be8:	4328      	orrs	r0, r5
  404bea:	f002 fa31 	bl	407050 <__aeabi_ui2d>
  404bee:	2301      	movs	r3, #1
  404bf0:	3e01      	subs	r6, #1
  404bf2:	9314      	str	r3, [sp, #80]	; 0x50
  404bf4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404bf8:	e781      	b.n	404afe <_dtoa_r+0xd6>
  404bfa:	483b      	ldr	r0, [pc, #236]	; (404ce8 <_dtoa_r+0x2c0>)
  404bfc:	e743      	b.n	404a86 <_dtoa_r+0x5e>
  404bfe:	2100      	movs	r1, #0
  404c00:	4620      	mov	r0, r4
  404c02:	6461      	str	r1, [r4, #68]	; 0x44
  404c04:	9125      	str	r1, [sp, #148]	; 0x94
  404c06:	f001 fb01 	bl	40620c <_Balloc>
  404c0a:	f04f 33ff 	mov.w	r3, #4294967295
  404c0e:	9307      	str	r3, [sp, #28]
  404c10:	930f      	str	r3, [sp, #60]	; 0x3c
  404c12:	2301      	movs	r3, #1
  404c14:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404c16:	9004      	str	r0, [sp, #16]
  404c18:	6420      	str	r0, [r4, #64]	; 0x40
  404c1a:	9224      	str	r2, [sp, #144]	; 0x90
  404c1c:	930b      	str	r3, [sp, #44]	; 0x2c
  404c1e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404c20:	2b00      	cmp	r3, #0
  404c22:	f2c0 80d3 	blt.w	404dcc <_dtoa_r+0x3a4>
  404c26:	9a02      	ldr	r2, [sp, #8]
  404c28:	2a0e      	cmp	r2, #14
  404c2a:	f300 80cf 	bgt.w	404dcc <_dtoa_r+0x3a4>
  404c2e:	4b2d      	ldr	r3, [pc, #180]	; (404ce4 <_dtoa_r+0x2bc>)
  404c30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404c34:	e9d3 2300 	ldrd	r2, r3, [r3]
  404c38:	e9cd 2308 	strd	r2, r3, [sp, #32]
  404c3c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404c3e:	2b00      	cmp	r3, #0
  404c40:	f2c0 83b4 	blt.w	4053ac <_dtoa_r+0x984>
  404c44:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  404c48:	4650      	mov	r0, sl
  404c4a:	462a      	mov	r2, r5
  404c4c:	4633      	mov	r3, r6
  404c4e:	4659      	mov	r1, fp
  404c50:	f002 fb9e 	bl	407390 <__aeabi_ddiv>
  404c54:	f002 fd22 	bl	40769c <__aeabi_d2iz>
  404c58:	4680      	mov	r8, r0
  404c5a:	f002 fa09 	bl	407070 <__aeabi_i2d>
  404c5e:	462a      	mov	r2, r5
  404c60:	4633      	mov	r3, r6
  404c62:	f002 fa6b 	bl	40713c <__aeabi_dmul>
  404c66:	4602      	mov	r2, r0
  404c68:	460b      	mov	r3, r1
  404c6a:	4650      	mov	r0, sl
  404c6c:	4659      	mov	r1, fp
  404c6e:	f002 f8b1 	bl	406dd4 <__aeabi_dsub>
  404c72:	9e07      	ldr	r6, [sp, #28]
  404c74:	9f04      	ldr	r7, [sp, #16]
  404c76:	f108 0530 	add.w	r5, r8, #48	; 0x30
  404c7a:	2e01      	cmp	r6, #1
  404c7c:	703d      	strb	r5, [r7, #0]
  404c7e:	4602      	mov	r2, r0
  404c80:	460b      	mov	r3, r1
  404c82:	f107 0501 	add.w	r5, r7, #1
  404c86:	d064      	beq.n	404d52 <_dtoa_r+0x32a>
  404c88:	2200      	movs	r2, #0
  404c8a:	4b18      	ldr	r3, [pc, #96]	; (404cec <_dtoa_r+0x2c4>)
  404c8c:	f002 fa56 	bl	40713c <__aeabi_dmul>
  404c90:	2200      	movs	r2, #0
  404c92:	2300      	movs	r3, #0
  404c94:	4606      	mov	r6, r0
  404c96:	460f      	mov	r7, r1
  404c98:	f002 fcb8 	bl	40760c <__aeabi_dcmpeq>
  404c9c:	2800      	cmp	r0, #0
  404c9e:	f040 8082 	bne.w	404da6 <_dtoa_r+0x37e>
  404ca2:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  404ca6:	f04f 0a00 	mov.w	sl, #0
  404caa:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  404cae:	f04f 0b00 	mov.w	fp, #0
  404cb2:	940b      	str	r4, [sp, #44]	; 0x2c
  404cb4:	e029      	b.n	404d0a <_dtoa_r+0x2e2>
  404cb6:	bf00      	nop
  404cb8:	636f4361 	.word	0x636f4361
  404cbc:	3fd287a7 	.word	0x3fd287a7
  404cc0:	8b60c8b3 	.word	0x8b60c8b3
  404cc4:	3fc68a28 	.word	0x3fc68a28
  404cc8:	509f79fb 	.word	0x509f79fb
  404ccc:	3fd34413 	.word	0x3fd34413
  404cd0:	7ff00000 	.word	0x7ff00000
  404cd4:	00407a4d 	.word	0x00407a4d
  404cd8:	00407a70 	.word	0x00407a70
  404cdc:	00407a7c 	.word	0x00407a7c
  404ce0:	3ff80000 	.word	0x3ff80000
  404ce4:	00407ab8 	.word	0x00407ab8
  404ce8:	00407a4c 	.word	0x00407a4c
  404cec:	40240000 	.word	0x40240000
  404cf0:	2200      	movs	r2, #0
  404cf2:	4b81      	ldr	r3, [pc, #516]	; (404ef8 <_dtoa_r+0x4d0>)
  404cf4:	f002 fa22 	bl	40713c <__aeabi_dmul>
  404cf8:	4652      	mov	r2, sl
  404cfa:	465b      	mov	r3, fp
  404cfc:	4606      	mov	r6, r0
  404cfe:	460f      	mov	r7, r1
  404d00:	f002 fc84 	bl	40760c <__aeabi_dcmpeq>
  404d04:	2800      	cmp	r0, #0
  404d06:	f040 83ba 	bne.w	40547e <_dtoa_r+0xa56>
  404d0a:	4642      	mov	r2, r8
  404d0c:	464b      	mov	r3, r9
  404d0e:	4630      	mov	r0, r6
  404d10:	4639      	mov	r1, r7
  404d12:	f002 fb3d 	bl	407390 <__aeabi_ddiv>
  404d16:	f002 fcc1 	bl	40769c <__aeabi_d2iz>
  404d1a:	4604      	mov	r4, r0
  404d1c:	f002 f9a8 	bl	407070 <__aeabi_i2d>
  404d20:	4642      	mov	r2, r8
  404d22:	464b      	mov	r3, r9
  404d24:	f002 fa0a 	bl	40713c <__aeabi_dmul>
  404d28:	4602      	mov	r2, r0
  404d2a:	460b      	mov	r3, r1
  404d2c:	4630      	mov	r0, r6
  404d2e:	4639      	mov	r1, r7
  404d30:	f002 f850 	bl	406dd4 <__aeabi_dsub>
  404d34:	f104 0630 	add.w	r6, r4, #48	; 0x30
  404d38:	f805 6b01 	strb.w	r6, [r5], #1
  404d3c:	9e04      	ldr	r6, [sp, #16]
  404d3e:	9f07      	ldr	r7, [sp, #28]
  404d40:	1bae      	subs	r6, r5, r6
  404d42:	42be      	cmp	r6, r7
  404d44:	4602      	mov	r2, r0
  404d46:	460b      	mov	r3, r1
  404d48:	d1d2      	bne.n	404cf0 <_dtoa_r+0x2c8>
  404d4a:	46a0      	mov	r8, r4
  404d4c:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  404d50:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404d52:	4610      	mov	r0, r2
  404d54:	4619      	mov	r1, r3
  404d56:	f002 f83f 	bl	406dd8 <__adddf3>
  404d5a:	4606      	mov	r6, r0
  404d5c:	460f      	mov	r7, r1
  404d5e:	4602      	mov	r2, r0
  404d60:	460b      	mov	r3, r1
  404d62:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404d66:	f002 fc5b 	bl	407620 <__aeabi_dcmplt>
  404d6a:	b948      	cbnz	r0, 404d80 <_dtoa_r+0x358>
  404d6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404d70:	4632      	mov	r2, r6
  404d72:	463b      	mov	r3, r7
  404d74:	f002 fc4a 	bl	40760c <__aeabi_dcmpeq>
  404d78:	b1a8      	cbz	r0, 404da6 <_dtoa_r+0x37e>
  404d7a:	f018 0f01 	tst.w	r8, #1
  404d7e:	d012      	beq.n	404da6 <_dtoa_r+0x37e>
  404d80:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404d84:	1e6b      	subs	r3, r5, #1
  404d86:	9a04      	ldr	r2, [sp, #16]
  404d88:	e004      	b.n	404d94 <_dtoa_r+0x36c>
  404d8a:	429a      	cmp	r2, r3
  404d8c:	f000 8402 	beq.w	405594 <_dtoa_r+0xb6c>
  404d90:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  404d94:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  404d98:	f103 0501 	add.w	r5, r3, #1
  404d9c:	d0f5      	beq.n	404d8a <_dtoa_r+0x362>
  404d9e:	f108 0801 	add.w	r8, r8, #1
  404da2:	f883 8000 	strb.w	r8, [r3]
  404da6:	4649      	mov	r1, r9
  404da8:	4620      	mov	r0, r4
  404daa:	f001 fa55 	bl	406258 <_Bfree>
  404dae:	2200      	movs	r2, #0
  404db0:	9b02      	ldr	r3, [sp, #8]
  404db2:	702a      	strb	r2, [r5, #0]
  404db4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404db6:	3301      	adds	r3, #1
  404db8:	6013      	str	r3, [r2, #0]
  404dba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404dbc:	2b00      	cmp	r3, #0
  404dbe:	f000 839f 	beq.w	405500 <_dtoa_r+0xad8>
  404dc2:	9804      	ldr	r0, [sp, #16]
  404dc4:	601d      	str	r5, [r3, #0]
  404dc6:	b01b      	add	sp, #108	; 0x6c
  404dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dcc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404dce:	2a00      	cmp	r2, #0
  404dd0:	d03e      	beq.n	404e50 <_dtoa_r+0x428>
  404dd2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404dd4:	2a01      	cmp	r2, #1
  404dd6:	f340 8311 	ble.w	4053fc <_dtoa_r+0x9d4>
  404dda:	9b07      	ldr	r3, [sp, #28]
  404ddc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404dde:	1e5f      	subs	r7, r3, #1
  404de0:	42ba      	cmp	r2, r7
  404de2:	f2c0 8390 	blt.w	405506 <_dtoa_r+0xade>
  404de6:	1bd7      	subs	r7, r2, r7
  404de8:	9b07      	ldr	r3, [sp, #28]
  404dea:	2b00      	cmp	r3, #0
  404dec:	f2c0 848c 	blt.w	405708 <_dtoa_r+0xce0>
  404df0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404df2:	9b07      	ldr	r3, [sp, #28]
  404df4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404df6:	2101      	movs	r1, #1
  404df8:	441a      	add	r2, r3
  404dfa:	920a      	str	r2, [sp, #40]	; 0x28
  404dfc:	9a08      	ldr	r2, [sp, #32]
  404dfe:	4620      	mov	r0, r4
  404e00:	441a      	add	r2, r3
  404e02:	9208      	str	r2, [sp, #32]
  404e04:	f001 fac4 	bl	406390 <__i2b>
  404e08:	4606      	mov	r6, r0
  404e0a:	e023      	b.n	404e54 <_dtoa_r+0x42c>
  404e0c:	2301      	movs	r3, #1
  404e0e:	930e      	str	r3, [sp, #56]	; 0x38
  404e10:	e6b5      	b.n	404b7e <_dtoa_r+0x156>
  404e12:	2300      	movs	r3, #0
  404e14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404e16:	930d      	str	r3, [sp, #52]	; 0x34
  404e18:	9b02      	ldr	r3, [sp, #8]
  404e1a:	1ad2      	subs	r2, r2, r3
  404e1c:	425b      	negs	r3, r3
  404e1e:	920a      	str	r2, [sp, #40]	; 0x28
  404e20:	930c      	str	r3, [sp, #48]	; 0x30
  404e22:	e6be      	b.n	404ba2 <_dtoa_r+0x17a>
  404e24:	f1c7 0301 	rsb	r3, r7, #1
  404e28:	930a      	str	r3, [sp, #40]	; 0x28
  404e2a:	2300      	movs	r3, #0
  404e2c:	9308      	str	r3, [sp, #32]
  404e2e:	e6ad      	b.n	404b8c <_dtoa_r+0x164>
  404e30:	9d02      	ldr	r5, [sp, #8]
  404e32:	4628      	mov	r0, r5
  404e34:	f002 f91c 	bl	407070 <__aeabi_i2d>
  404e38:	4602      	mov	r2, r0
  404e3a:	460b      	mov	r3, r1
  404e3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404e40:	f002 fbe4 	bl	40760c <__aeabi_dcmpeq>
  404e44:	2800      	cmp	r0, #0
  404e46:	f47f ae86 	bne.w	404b56 <_dtoa_r+0x12e>
  404e4a:	1e6b      	subs	r3, r5, #1
  404e4c:	9302      	str	r3, [sp, #8]
  404e4e:	e682      	b.n	404b56 <_dtoa_r+0x12e>
  404e50:	ad0a      	add	r5, sp, #40	; 0x28
  404e52:	cde0      	ldmia	r5, {r5, r6, r7}
  404e54:	2d00      	cmp	r5, #0
  404e56:	dd0c      	ble.n	404e72 <_dtoa_r+0x44a>
  404e58:	9908      	ldr	r1, [sp, #32]
  404e5a:	2900      	cmp	r1, #0
  404e5c:	460b      	mov	r3, r1
  404e5e:	dd08      	ble.n	404e72 <_dtoa_r+0x44a>
  404e60:	42a9      	cmp	r1, r5
  404e62:	bfa8      	it	ge
  404e64:	462b      	movge	r3, r5
  404e66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404e68:	1aed      	subs	r5, r5, r3
  404e6a:	1ad2      	subs	r2, r2, r3
  404e6c:	1acb      	subs	r3, r1, r3
  404e6e:	920a      	str	r2, [sp, #40]	; 0x28
  404e70:	9308      	str	r3, [sp, #32]
  404e72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404e74:	b1d3      	cbz	r3, 404eac <_dtoa_r+0x484>
  404e76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404e78:	2b00      	cmp	r3, #0
  404e7a:	f000 82b8 	beq.w	4053ee <_dtoa_r+0x9c6>
  404e7e:	2f00      	cmp	r7, #0
  404e80:	dd10      	ble.n	404ea4 <_dtoa_r+0x47c>
  404e82:	4631      	mov	r1, r6
  404e84:	463a      	mov	r2, r7
  404e86:	4620      	mov	r0, r4
  404e88:	f001 fb1e 	bl	4064c8 <__pow5mult>
  404e8c:	464a      	mov	r2, r9
  404e8e:	4601      	mov	r1, r0
  404e90:	4606      	mov	r6, r0
  404e92:	4620      	mov	r0, r4
  404e94:	f001 fa86 	bl	4063a4 <__multiply>
  404e98:	4603      	mov	r3, r0
  404e9a:	4649      	mov	r1, r9
  404e9c:	4620      	mov	r0, r4
  404e9e:	4699      	mov	r9, r3
  404ea0:	f001 f9da 	bl	406258 <_Bfree>
  404ea4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404ea6:	1bda      	subs	r2, r3, r7
  404ea8:	f040 82a2 	bne.w	4053f0 <_dtoa_r+0x9c8>
  404eac:	2101      	movs	r1, #1
  404eae:	4620      	mov	r0, r4
  404eb0:	f001 fa6e 	bl	406390 <__i2b>
  404eb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404eb6:	4680      	mov	r8, r0
  404eb8:	2b00      	cmp	r3, #0
  404eba:	dd1f      	ble.n	404efc <_dtoa_r+0x4d4>
  404ebc:	4601      	mov	r1, r0
  404ebe:	461a      	mov	r2, r3
  404ec0:	4620      	mov	r0, r4
  404ec2:	f001 fb01 	bl	4064c8 <__pow5mult>
  404ec6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ec8:	4680      	mov	r8, r0
  404eca:	2b01      	cmp	r3, #1
  404ecc:	f340 8255 	ble.w	40537a <_dtoa_r+0x952>
  404ed0:	2300      	movs	r3, #0
  404ed2:	930c      	str	r3, [sp, #48]	; 0x30
  404ed4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404ed8:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404edc:	6918      	ldr	r0, [r3, #16]
  404ede:	f001 fa07 	bl	4062f0 <__hi0bits>
  404ee2:	f1c0 0020 	rsb	r0, r0, #32
  404ee6:	e013      	b.n	404f10 <_dtoa_r+0x4e8>
  404ee8:	f1c3 0520 	rsb	r5, r3, #32
  404eec:	fa0a f005 	lsl.w	r0, sl, r5
  404ef0:	e67b      	b.n	404bea <_dtoa_r+0x1c2>
  404ef2:	900e      	str	r0, [sp, #56]	; 0x38
  404ef4:	e643      	b.n	404b7e <_dtoa_r+0x156>
  404ef6:	bf00      	nop
  404ef8:	40240000 	.word	0x40240000
  404efc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404efe:	2b01      	cmp	r3, #1
  404f00:	f340 8285 	ble.w	40540e <_dtoa_r+0x9e6>
  404f04:	2300      	movs	r3, #0
  404f06:	930c      	str	r3, [sp, #48]	; 0x30
  404f08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404f0a:	2001      	movs	r0, #1
  404f0c:	2b00      	cmp	r3, #0
  404f0e:	d1e1      	bne.n	404ed4 <_dtoa_r+0x4ac>
  404f10:	9a08      	ldr	r2, [sp, #32]
  404f12:	4410      	add	r0, r2
  404f14:	f010 001f 	ands.w	r0, r0, #31
  404f18:	f000 80a1 	beq.w	40505e <_dtoa_r+0x636>
  404f1c:	f1c0 0320 	rsb	r3, r0, #32
  404f20:	2b04      	cmp	r3, #4
  404f22:	f340 8486 	ble.w	405832 <_dtoa_r+0xe0a>
  404f26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f28:	f1c0 001c 	rsb	r0, r0, #28
  404f2c:	4403      	add	r3, r0
  404f2e:	930a      	str	r3, [sp, #40]	; 0x28
  404f30:	4613      	mov	r3, r2
  404f32:	4403      	add	r3, r0
  404f34:	4405      	add	r5, r0
  404f36:	9308      	str	r3, [sp, #32]
  404f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f3a:	2b00      	cmp	r3, #0
  404f3c:	dd05      	ble.n	404f4a <_dtoa_r+0x522>
  404f3e:	4649      	mov	r1, r9
  404f40:	461a      	mov	r2, r3
  404f42:	4620      	mov	r0, r4
  404f44:	f001 fb10 	bl	406568 <__lshift>
  404f48:	4681      	mov	r9, r0
  404f4a:	9b08      	ldr	r3, [sp, #32]
  404f4c:	2b00      	cmp	r3, #0
  404f4e:	dd05      	ble.n	404f5c <_dtoa_r+0x534>
  404f50:	4641      	mov	r1, r8
  404f52:	461a      	mov	r2, r3
  404f54:	4620      	mov	r0, r4
  404f56:	f001 fb07 	bl	406568 <__lshift>
  404f5a:	4680      	mov	r8, r0
  404f5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404f5e:	2b00      	cmp	r3, #0
  404f60:	f040 8086 	bne.w	405070 <_dtoa_r+0x648>
  404f64:	9b07      	ldr	r3, [sp, #28]
  404f66:	2b00      	cmp	r3, #0
  404f68:	f340 8264 	ble.w	405434 <_dtoa_r+0xa0c>
  404f6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404f6e:	2b00      	cmp	r3, #0
  404f70:	f000 8098 	beq.w	4050a4 <_dtoa_r+0x67c>
  404f74:	2d00      	cmp	r5, #0
  404f76:	dd05      	ble.n	404f84 <_dtoa_r+0x55c>
  404f78:	4631      	mov	r1, r6
  404f7a:	462a      	mov	r2, r5
  404f7c:	4620      	mov	r0, r4
  404f7e:	f001 faf3 	bl	406568 <__lshift>
  404f82:	4606      	mov	r6, r0
  404f84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404f86:	2b00      	cmp	r3, #0
  404f88:	f040 8336 	bne.w	4055f8 <_dtoa_r+0xbd0>
  404f8c:	9608      	str	r6, [sp, #32]
  404f8e:	9b07      	ldr	r3, [sp, #28]
  404f90:	9a04      	ldr	r2, [sp, #16]
  404f92:	3b01      	subs	r3, #1
  404f94:	18d3      	adds	r3, r2, r3
  404f96:	930b      	str	r3, [sp, #44]	; 0x2c
  404f98:	4617      	mov	r7, r2
  404f9a:	f00a 0301 	and.w	r3, sl, #1
  404f9e:	46c2      	mov	sl, r8
  404fa0:	f8dd b020 	ldr.w	fp, [sp, #32]
  404fa4:	930c      	str	r3, [sp, #48]	; 0x30
  404fa6:	4651      	mov	r1, sl
  404fa8:	4648      	mov	r0, r9
  404faa:	f7ff fca7 	bl	4048fc <quorem>
  404fae:	4631      	mov	r1, r6
  404fb0:	4605      	mov	r5, r0
  404fb2:	4648      	mov	r0, r9
  404fb4:	f001 fb28 	bl	406608 <__mcmp>
  404fb8:	465a      	mov	r2, fp
  404fba:	9007      	str	r0, [sp, #28]
  404fbc:	4651      	mov	r1, sl
  404fbe:	4620      	mov	r0, r4
  404fc0:	f001 fb3e 	bl	406640 <__mdiff>
  404fc4:	68c2      	ldr	r2, [r0, #12]
  404fc6:	4680      	mov	r8, r0
  404fc8:	f105 0330 	add.w	r3, r5, #48	; 0x30
  404fcc:	2a00      	cmp	r2, #0
  404fce:	f040 8229 	bne.w	405424 <_dtoa_r+0x9fc>
  404fd2:	4601      	mov	r1, r0
  404fd4:	4648      	mov	r0, r9
  404fd6:	930a      	str	r3, [sp, #40]	; 0x28
  404fd8:	f001 fb16 	bl	406608 <__mcmp>
  404fdc:	4641      	mov	r1, r8
  404fde:	9008      	str	r0, [sp, #32]
  404fe0:	4620      	mov	r0, r4
  404fe2:	f001 f939 	bl	406258 <_Bfree>
  404fe6:	9a08      	ldr	r2, [sp, #32]
  404fe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404fea:	b932      	cbnz	r2, 404ffa <_dtoa_r+0x5d2>
  404fec:	9924      	ldr	r1, [sp, #144]	; 0x90
  404fee:	b921      	cbnz	r1, 404ffa <_dtoa_r+0x5d2>
  404ff0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404ff2:	2a00      	cmp	r2, #0
  404ff4:	f000 83ee 	beq.w	4057d4 <_dtoa_r+0xdac>
  404ff8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404ffa:	9907      	ldr	r1, [sp, #28]
  404ffc:	2900      	cmp	r1, #0
  404ffe:	f2c0 829f 	blt.w	405540 <_dtoa_r+0xb18>
  405002:	d105      	bne.n	405010 <_dtoa_r+0x5e8>
  405004:	9924      	ldr	r1, [sp, #144]	; 0x90
  405006:	b919      	cbnz	r1, 405010 <_dtoa_r+0x5e8>
  405008:	990c      	ldr	r1, [sp, #48]	; 0x30
  40500a:	2900      	cmp	r1, #0
  40500c:	f000 8298 	beq.w	405540 <_dtoa_r+0xb18>
  405010:	2a00      	cmp	r2, #0
  405012:	f300 8305 	bgt.w	405620 <_dtoa_r+0xbf8>
  405016:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405018:	f107 0801 	add.w	r8, r7, #1
  40501c:	4297      	cmp	r7, r2
  40501e:	703b      	strb	r3, [r7, #0]
  405020:	4645      	mov	r5, r8
  405022:	f000 830b 	beq.w	40563c <_dtoa_r+0xc14>
  405026:	4649      	mov	r1, r9
  405028:	2300      	movs	r3, #0
  40502a:	220a      	movs	r2, #10
  40502c:	4620      	mov	r0, r4
  40502e:	f001 f91d 	bl	40626c <__multadd>
  405032:	455e      	cmp	r6, fp
  405034:	4681      	mov	r9, r0
  405036:	4631      	mov	r1, r6
  405038:	f04f 0300 	mov.w	r3, #0
  40503c:	f04f 020a 	mov.w	r2, #10
  405040:	4620      	mov	r0, r4
  405042:	f000 81e9 	beq.w	405418 <_dtoa_r+0x9f0>
  405046:	f001 f911 	bl	40626c <__multadd>
  40504a:	4659      	mov	r1, fp
  40504c:	4606      	mov	r6, r0
  40504e:	2300      	movs	r3, #0
  405050:	220a      	movs	r2, #10
  405052:	4620      	mov	r0, r4
  405054:	f001 f90a 	bl	40626c <__multadd>
  405058:	4647      	mov	r7, r8
  40505a:	4683      	mov	fp, r0
  40505c:	e7a3      	b.n	404fa6 <_dtoa_r+0x57e>
  40505e:	201c      	movs	r0, #28
  405060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405062:	4405      	add	r5, r0
  405064:	4403      	add	r3, r0
  405066:	930a      	str	r3, [sp, #40]	; 0x28
  405068:	9b08      	ldr	r3, [sp, #32]
  40506a:	4403      	add	r3, r0
  40506c:	9308      	str	r3, [sp, #32]
  40506e:	e763      	b.n	404f38 <_dtoa_r+0x510>
  405070:	4641      	mov	r1, r8
  405072:	4648      	mov	r0, r9
  405074:	f001 fac8 	bl	406608 <__mcmp>
  405078:	2800      	cmp	r0, #0
  40507a:	f6bf af73 	bge.w	404f64 <_dtoa_r+0x53c>
  40507e:	9f02      	ldr	r7, [sp, #8]
  405080:	4649      	mov	r1, r9
  405082:	2300      	movs	r3, #0
  405084:	220a      	movs	r2, #10
  405086:	4620      	mov	r0, r4
  405088:	3f01      	subs	r7, #1
  40508a:	9702      	str	r7, [sp, #8]
  40508c:	f001 f8ee 	bl	40626c <__multadd>
  405090:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405092:	4681      	mov	r9, r0
  405094:	2b00      	cmp	r3, #0
  405096:	f040 83b5 	bne.w	405804 <_dtoa_r+0xddc>
  40509a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40509c:	2b00      	cmp	r3, #0
  40509e:	f340 83be 	ble.w	40581e <_dtoa_r+0xdf6>
  4050a2:	9307      	str	r3, [sp, #28]
  4050a4:	f8dd a010 	ldr.w	sl, [sp, #16]
  4050a8:	9f07      	ldr	r7, [sp, #28]
  4050aa:	4655      	mov	r5, sl
  4050ac:	e006      	b.n	4050bc <_dtoa_r+0x694>
  4050ae:	4649      	mov	r1, r9
  4050b0:	2300      	movs	r3, #0
  4050b2:	220a      	movs	r2, #10
  4050b4:	4620      	mov	r0, r4
  4050b6:	f001 f8d9 	bl	40626c <__multadd>
  4050ba:	4681      	mov	r9, r0
  4050bc:	4641      	mov	r1, r8
  4050be:	4648      	mov	r0, r9
  4050c0:	f7ff fc1c 	bl	4048fc <quorem>
  4050c4:	3030      	adds	r0, #48	; 0x30
  4050c6:	f805 0b01 	strb.w	r0, [r5], #1
  4050ca:	eba5 030a 	sub.w	r3, r5, sl
  4050ce:	42bb      	cmp	r3, r7
  4050d0:	dbed      	blt.n	4050ae <_dtoa_r+0x686>
  4050d2:	9b04      	ldr	r3, [sp, #16]
  4050d4:	9a07      	ldr	r2, [sp, #28]
  4050d6:	4682      	mov	sl, r0
  4050d8:	2a01      	cmp	r2, #1
  4050da:	bfac      	ite	ge
  4050dc:	189b      	addge	r3, r3, r2
  4050de:	3301      	addlt	r3, #1
  4050e0:	f04f 0b00 	mov.w	fp, #0
  4050e4:	461d      	mov	r5, r3
  4050e6:	4649      	mov	r1, r9
  4050e8:	2201      	movs	r2, #1
  4050ea:	4620      	mov	r0, r4
  4050ec:	f001 fa3c 	bl	406568 <__lshift>
  4050f0:	4641      	mov	r1, r8
  4050f2:	4681      	mov	r9, r0
  4050f4:	f001 fa88 	bl	406608 <__mcmp>
  4050f8:	2800      	cmp	r0, #0
  4050fa:	f340 823f 	ble.w	40557c <_dtoa_r+0xb54>
  4050fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405102:	1e6b      	subs	r3, r5, #1
  405104:	9904      	ldr	r1, [sp, #16]
  405106:	e004      	b.n	405112 <_dtoa_r+0x6ea>
  405108:	428b      	cmp	r3, r1
  40510a:	f000 81ae 	beq.w	40546a <_dtoa_r+0xa42>
  40510e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405112:	2a39      	cmp	r2, #57	; 0x39
  405114:	f103 0501 	add.w	r5, r3, #1
  405118:	d0f6      	beq.n	405108 <_dtoa_r+0x6e0>
  40511a:	3201      	adds	r2, #1
  40511c:	701a      	strb	r2, [r3, #0]
  40511e:	4641      	mov	r1, r8
  405120:	4620      	mov	r0, r4
  405122:	f001 f899 	bl	406258 <_Bfree>
  405126:	2e00      	cmp	r6, #0
  405128:	f43f ae3d 	beq.w	404da6 <_dtoa_r+0x37e>
  40512c:	f1bb 0f00 	cmp.w	fp, #0
  405130:	d005      	beq.n	40513e <_dtoa_r+0x716>
  405132:	45b3      	cmp	fp, r6
  405134:	d003      	beq.n	40513e <_dtoa_r+0x716>
  405136:	4659      	mov	r1, fp
  405138:	4620      	mov	r0, r4
  40513a:	f001 f88d 	bl	406258 <_Bfree>
  40513e:	4631      	mov	r1, r6
  405140:	4620      	mov	r0, r4
  405142:	f001 f889 	bl	406258 <_Bfree>
  405146:	e62e      	b.n	404da6 <_dtoa_r+0x37e>
  405148:	2300      	movs	r3, #0
  40514a:	930b      	str	r3, [sp, #44]	; 0x2c
  40514c:	9b02      	ldr	r3, [sp, #8]
  40514e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405150:	4413      	add	r3, r2
  405152:	930f      	str	r3, [sp, #60]	; 0x3c
  405154:	3301      	adds	r3, #1
  405156:	2b01      	cmp	r3, #1
  405158:	461f      	mov	r7, r3
  40515a:	461e      	mov	r6, r3
  40515c:	bfb8      	it	lt
  40515e:	2701      	movlt	r7, #1
  405160:	9307      	str	r3, [sp, #28]
  405162:	2100      	movs	r1, #0
  405164:	2f17      	cmp	r7, #23
  405166:	6461      	str	r1, [r4, #68]	; 0x44
  405168:	d90a      	bls.n	405180 <_dtoa_r+0x758>
  40516a:	2201      	movs	r2, #1
  40516c:	2304      	movs	r3, #4
  40516e:	005b      	lsls	r3, r3, #1
  405170:	f103 0014 	add.w	r0, r3, #20
  405174:	4287      	cmp	r7, r0
  405176:	4611      	mov	r1, r2
  405178:	f102 0201 	add.w	r2, r2, #1
  40517c:	d2f7      	bcs.n	40516e <_dtoa_r+0x746>
  40517e:	6461      	str	r1, [r4, #68]	; 0x44
  405180:	4620      	mov	r0, r4
  405182:	f001 f843 	bl	40620c <_Balloc>
  405186:	2e0e      	cmp	r6, #14
  405188:	9004      	str	r0, [sp, #16]
  40518a:	6420      	str	r0, [r4, #64]	; 0x40
  40518c:	f63f ad47 	bhi.w	404c1e <_dtoa_r+0x1f6>
  405190:	2d00      	cmp	r5, #0
  405192:	f43f ad44 	beq.w	404c1e <_dtoa_r+0x1f6>
  405196:	9902      	ldr	r1, [sp, #8]
  405198:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  40519c:	2900      	cmp	r1, #0
  40519e:	f340 8203 	ble.w	4055a8 <_dtoa_r+0xb80>
  4051a2:	4bb9      	ldr	r3, [pc, #740]	; (405488 <_dtoa_r+0xa60>)
  4051a4:	f001 020f 	and.w	r2, r1, #15
  4051a8:	110d      	asrs	r5, r1, #4
  4051aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4051ae:	06e9      	lsls	r1, r5, #27
  4051b0:	e9d3 6700 	ldrd	r6, r7, [r3]
  4051b4:	f140 81af 	bpl.w	405516 <_dtoa_r+0xaee>
  4051b8:	4bb4      	ldr	r3, [pc, #720]	; (40548c <_dtoa_r+0xa64>)
  4051ba:	4650      	mov	r0, sl
  4051bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4051c0:	4659      	mov	r1, fp
  4051c2:	f002 f8e5 	bl	407390 <__aeabi_ddiv>
  4051c6:	f04f 0a03 	mov.w	sl, #3
  4051ca:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4051ce:	f005 050f 	and.w	r5, r5, #15
  4051d2:	b18d      	cbz	r5, 4051f8 <_dtoa_r+0x7d0>
  4051d4:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40548c <_dtoa_r+0xa64>
  4051d8:	07ea      	lsls	r2, r5, #31
  4051da:	d509      	bpl.n	4051f0 <_dtoa_r+0x7c8>
  4051dc:	e9d8 2300 	ldrd	r2, r3, [r8]
  4051e0:	4630      	mov	r0, r6
  4051e2:	4639      	mov	r1, r7
  4051e4:	f001 ffaa 	bl	40713c <__aeabi_dmul>
  4051e8:	4606      	mov	r6, r0
  4051ea:	460f      	mov	r7, r1
  4051ec:	f10a 0a01 	add.w	sl, sl, #1
  4051f0:	106d      	asrs	r5, r5, #1
  4051f2:	f108 0808 	add.w	r8, r8, #8
  4051f6:	d1ef      	bne.n	4051d8 <_dtoa_r+0x7b0>
  4051f8:	463b      	mov	r3, r7
  4051fa:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4051fe:	4632      	mov	r2, r6
  405200:	f002 f8c6 	bl	407390 <__aeabi_ddiv>
  405204:	4607      	mov	r7, r0
  405206:	4688      	mov	r8, r1
  405208:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40520a:	b143      	cbz	r3, 40521e <_dtoa_r+0x7f6>
  40520c:	2200      	movs	r2, #0
  40520e:	4ba0      	ldr	r3, [pc, #640]	; (405490 <_dtoa_r+0xa68>)
  405210:	4638      	mov	r0, r7
  405212:	4641      	mov	r1, r8
  405214:	f002 fa04 	bl	407620 <__aeabi_dcmplt>
  405218:	2800      	cmp	r0, #0
  40521a:	f040 8287 	bne.w	40572c <_dtoa_r+0xd04>
  40521e:	4650      	mov	r0, sl
  405220:	f001 ff26 	bl	407070 <__aeabi_i2d>
  405224:	463a      	mov	r2, r7
  405226:	4643      	mov	r3, r8
  405228:	f001 ff88 	bl	40713c <__aeabi_dmul>
  40522c:	4b99      	ldr	r3, [pc, #612]	; (405494 <_dtoa_r+0xa6c>)
  40522e:	2200      	movs	r2, #0
  405230:	f001 fdd2 	bl	406dd8 <__adddf3>
  405234:	9b07      	ldr	r3, [sp, #28]
  405236:	4605      	mov	r5, r0
  405238:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40523c:	2b00      	cmp	r3, #0
  40523e:	f000 813f 	beq.w	4054c0 <_dtoa_r+0xa98>
  405242:	9b02      	ldr	r3, [sp, #8]
  405244:	9315      	str	r3, [sp, #84]	; 0x54
  405246:	9b07      	ldr	r3, [sp, #28]
  405248:	9312      	str	r3, [sp, #72]	; 0x48
  40524a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40524c:	2b00      	cmp	r3, #0
  40524e:	f000 81fb 	beq.w	405648 <_dtoa_r+0xc20>
  405252:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405254:	4b8c      	ldr	r3, [pc, #560]	; (405488 <_dtoa_r+0xa60>)
  405256:	2000      	movs	r0, #0
  405258:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40525c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405260:	498d      	ldr	r1, [pc, #564]	; (405498 <_dtoa_r+0xa70>)
  405262:	f002 f895 	bl	407390 <__aeabi_ddiv>
  405266:	462a      	mov	r2, r5
  405268:	4633      	mov	r3, r6
  40526a:	f001 fdb3 	bl	406dd4 <__aeabi_dsub>
  40526e:	4682      	mov	sl, r0
  405270:	468b      	mov	fp, r1
  405272:	4638      	mov	r0, r7
  405274:	4641      	mov	r1, r8
  405276:	f002 fa11 	bl	40769c <__aeabi_d2iz>
  40527a:	4605      	mov	r5, r0
  40527c:	f001 fef8 	bl	407070 <__aeabi_i2d>
  405280:	4602      	mov	r2, r0
  405282:	460b      	mov	r3, r1
  405284:	4638      	mov	r0, r7
  405286:	4641      	mov	r1, r8
  405288:	f001 fda4 	bl	406dd4 <__aeabi_dsub>
  40528c:	3530      	adds	r5, #48	; 0x30
  40528e:	fa5f f885 	uxtb.w	r8, r5
  405292:	9d04      	ldr	r5, [sp, #16]
  405294:	4606      	mov	r6, r0
  405296:	460f      	mov	r7, r1
  405298:	f885 8000 	strb.w	r8, [r5]
  40529c:	4602      	mov	r2, r0
  40529e:	460b      	mov	r3, r1
  4052a0:	4650      	mov	r0, sl
  4052a2:	4659      	mov	r1, fp
  4052a4:	3501      	adds	r5, #1
  4052a6:	f002 f9d9 	bl	40765c <__aeabi_dcmpgt>
  4052aa:	2800      	cmp	r0, #0
  4052ac:	d154      	bne.n	405358 <_dtoa_r+0x930>
  4052ae:	4632      	mov	r2, r6
  4052b0:	463b      	mov	r3, r7
  4052b2:	2000      	movs	r0, #0
  4052b4:	4976      	ldr	r1, [pc, #472]	; (405490 <_dtoa_r+0xa68>)
  4052b6:	f001 fd8d 	bl	406dd4 <__aeabi_dsub>
  4052ba:	4602      	mov	r2, r0
  4052bc:	460b      	mov	r3, r1
  4052be:	4650      	mov	r0, sl
  4052c0:	4659      	mov	r1, fp
  4052c2:	f002 f9cb 	bl	40765c <__aeabi_dcmpgt>
  4052c6:	2800      	cmp	r0, #0
  4052c8:	f040 8270 	bne.w	4057ac <_dtoa_r+0xd84>
  4052cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4052ce:	2a01      	cmp	r2, #1
  4052d0:	f000 8112 	beq.w	4054f8 <_dtoa_r+0xad0>
  4052d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4052d6:	9a04      	ldr	r2, [sp, #16]
  4052d8:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4052dc:	4413      	add	r3, r2
  4052de:	4699      	mov	r9, r3
  4052e0:	e00f      	b.n	405302 <_dtoa_r+0x8da>
  4052e2:	4632      	mov	r2, r6
  4052e4:	463b      	mov	r3, r7
  4052e6:	2000      	movs	r0, #0
  4052e8:	4969      	ldr	r1, [pc, #420]	; (405490 <_dtoa_r+0xa68>)
  4052ea:	f001 fd73 	bl	406dd4 <__aeabi_dsub>
  4052ee:	4652      	mov	r2, sl
  4052f0:	465b      	mov	r3, fp
  4052f2:	f002 f995 	bl	407620 <__aeabi_dcmplt>
  4052f6:	2800      	cmp	r0, #0
  4052f8:	f040 8256 	bne.w	4057a8 <_dtoa_r+0xd80>
  4052fc:	454d      	cmp	r5, r9
  4052fe:	f000 80f9 	beq.w	4054f4 <_dtoa_r+0xacc>
  405302:	4650      	mov	r0, sl
  405304:	4659      	mov	r1, fp
  405306:	2200      	movs	r2, #0
  405308:	4b64      	ldr	r3, [pc, #400]	; (40549c <_dtoa_r+0xa74>)
  40530a:	f001 ff17 	bl	40713c <__aeabi_dmul>
  40530e:	2200      	movs	r2, #0
  405310:	4b62      	ldr	r3, [pc, #392]	; (40549c <_dtoa_r+0xa74>)
  405312:	4682      	mov	sl, r0
  405314:	468b      	mov	fp, r1
  405316:	4630      	mov	r0, r6
  405318:	4639      	mov	r1, r7
  40531a:	f001 ff0f 	bl	40713c <__aeabi_dmul>
  40531e:	460f      	mov	r7, r1
  405320:	4606      	mov	r6, r0
  405322:	f002 f9bb 	bl	40769c <__aeabi_d2iz>
  405326:	4680      	mov	r8, r0
  405328:	f001 fea2 	bl	407070 <__aeabi_i2d>
  40532c:	4602      	mov	r2, r0
  40532e:	460b      	mov	r3, r1
  405330:	4630      	mov	r0, r6
  405332:	4639      	mov	r1, r7
  405334:	f001 fd4e 	bl	406dd4 <__aeabi_dsub>
  405338:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40533c:	fa5f f888 	uxtb.w	r8, r8
  405340:	f805 8b01 	strb.w	r8, [r5], #1
  405344:	4652      	mov	r2, sl
  405346:	465b      	mov	r3, fp
  405348:	4606      	mov	r6, r0
  40534a:	460f      	mov	r7, r1
  40534c:	f002 f968 	bl	407620 <__aeabi_dcmplt>
  405350:	2800      	cmp	r0, #0
  405352:	d0c6      	beq.n	4052e2 <_dtoa_r+0x8ba>
  405354:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405358:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40535a:	9302      	str	r3, [sp, #8]
  40535c:	e523      	b.n	404da6 <_dtoa_r+0x37e>
  40535e:	2300      	movs	r3, #0
  405360:	930b      	str	r3, [sp, #44]	; 0x2c
  405362:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405364:	2b00      	cmp	r3, #0
  405366:	f340 80dd 	ble.w	405524 <_dtoa_r+0xafc>
  40536a:	461f      	mov	r7, r3
  40536c:	461e      	mov	r6, r3
  40536e:	930f      	str	r3, [sp, #60]	; 0x3c
  405370:	9307      	str	r3, [sp, #28]
  405372:	e6f6      	b.n	405162 <_dtoa_r+0x73a>
  405374:	2301      	movs	r3, #1
  405376:	930b      	str	r3, [sp, #44]	; 0x2c
  405378:	e7f3      	b.n	405362 <_dtoa_r+0x93a>
  40537a:	f1ba 0f00 	cmp.w	sl, #0
  40537e:	f47f ada7 	bne.w	404ed0 <_dtoa_r+0x4a8>
  405382:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405386:	2b00      	cmp	r3, #0
  405388:	f47f adbc 	bne.w	404f04 <_dtoa_r+0x4dc>
  40538c:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405390:	0d3f      	lsrs	r7, r7, #20
  405392:	053f      	lsls	r7, r7, #20
  405394:	2f00      	cmp	r7, #0
  405396:	f000 820d 	beq.w	4057b4 <_dtoa_r+0xd8c>
  40539a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40539c:	3301      	adds	r3, #1
  40539e:	930a      	str	r3, [sp, #40]	; 0x28
  4053a0:	9b08      	ldr	r3, [sp, #32]
  4053a2:	3301      	adds	r3, #1
  4053a4:	9308      	str	r3, [sp, #32]
  4053a6:	2301      	movs	r3, #1
  4053a8:	930c      	str	r3, [sp, #48]	; 0x30
  4053aa:	e5ad      	b.n	404f08 <_dtoa_r+0x4e0>
  4053ac:	9b07      	ldr	r3, [sp, #28]
  4053ae:	2b00      	cmp	r3, #0
  4053b0:	f73f ac48 	bgt.w	404c44 <_dtoa_r+0x21c>
  4053b4:	f040 8222 	bne.w	4057fc <_dtoa_r+0xdd4>
  4053b8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4053bc:	2200      	movs	r2, #0
  4053be:	4b38      	ldr	r3, [pc, #224]	; (4054a0 <_dtoa_r+0xa78>)
  4053c0:	f001 febc 	bl	40713c <__aeabi_dmul>
  4053c4:	4652      	mov	r2, sl
  4053c6:	465b      	mov	r3, fp
  4053c8:	f002 f93e 	bl	407648 <__aeabi_dcmpge>
  4053cc:	f8dd 801c 	ldr.w	r8, [sp, #28]
  4053d0:	4646      	mov	r6, r8
  4053d2:	2800      	cmp	r0, #0
  4053d4:	d041      	beq.n	40545a <_dtoa_r+0xa32>
  4053d6:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4053d8:	9d04      	ldr	r5, [sp, #16]
  4053da:	43db      	mvns	r3, r3
  4053dc:	9302      	str	r3, [sp, #8]
  4053de:	4641      	mov	r1, r8
  4053e0:	4620      	mov	r0, r4
  4053e2:	f000 ff39 	bl	406258 <_Bfree>
  4053e6:	2e00      	cmp	r6, #0
  4053e8:	f43f acdd 	beq.w	404da6 <_dtoa_r+0x37e>
  4053ec:	e6a7      	b.n	40513e <_dtoa_r+0x716>
  4053ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4053f0:	4649      	mov	r1, r9
  4053f2:	4620      	mov	r0, r4
  4053f4:	f001 f868 	bl	4064c8 <__pow5mult>
  4053f8:	4681      	mov	r9, r0
  4053fa:	e557      	b.n	404eac <_dtoa_r+0x484>
  4053fc:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4053fe:	2a00      	cmp	r2, #0
  405400:	f000 8188 	beq.w	405714 <_dtoa_r+0xcec>
  405404:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405408:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40540a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40540c:	e4f2      	b.n	404df4 <_dtoa_r+0x3cc>
  40540e:	f1ba 0f00 	cmp.w	sl, #0
  405412:	f47f ad77 	bne.w	404f04 <_dtoa_r+0x4dc>
  405416:	e7b4      	b.n	405382 <_dtoa_r+0x95a>
  405418:	f000 ff28 	bl	40626c <__multadd>
  40541c:	4647      	mov	r7, r8
  40541e:	4606      	mov	r6, r0
  405420:	4683      	mov	fp, r0
  405422:	e5c0      	b.n	404fa6 <_dtoa_r+0x57e>
  405424:	4601      	mov	r1, r0
  405426:	4620      	mov	r0, r4
  405428:	9308      	str	r3, [sp, #32]
  40542a:	f000 ff15 	bl	406258 <_Bfree>
  40542e:	2201      	movs	r2, #1
  405430:	9b08      	ldr	r3, [sp, #32]
  405432:	e5e2      	b.n	404ffa <_dtoa_r+0x5d2>
  405434:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405436:	2b02      	cmp	r3, #2
  405438:	f77f ad98 	ble.w	404f6c <_dtoa_r+0x544>
  40543c:	9b07      	ldr	r3, [sp, #28]
  40543e:	2b00      	cmp	r3, #0
  405440:	d1c9      	bne.n	4053d6 <_dtoa_r+0x9ae>
  405442:	4641      	mov	r1, r8
  405444:	2205      	movs	r2, #5
  405446:	4620      	mov	r0, r4
  405448:	f000 ff10 	bl	40626c <__multadd>
  40544c:	4601      	mov	r1, r0
  40544e:	4680      	mov	r8, r0
  405450:	4648      	mov	r0, r9
  405452:	f001 f8d9 	bl	406608 <__mcmp>
  405456:	2800      	cmp	r0, #0
  405458:	ddbd      	ble.n	4053d6 <_dtoa_r+0x9ae>
  40545a:	2331      	movs	r3, #49	; 0x31
  40545c:	9a02      	ldr	r2, [sp, #8]
  40545e:	9904      	ldr	r1, [sp, #16]
  405460:	3201      	adds	r2, #1
  405462:	9202      	str	r2, [sp, #8]
  405464:	700b      	strb	r3, [r1, #0]
  405466:	1c4d      	adds	r5, r1, #1
  405468:	e7b9      	b.n	4053de <_dtoa_r+0x9b6>
  40546a:	2331      	movs	r3, #49	; 0x31
  40546c:	9a02      	ldr	r2, [sp, #8]
  40546e:	3201      	adds	r2, #1
  405470:	9202      	str	r2, [sp, #8]
  405472:	9a04      	ldr	r2, [sp, #16]
  405474:	7013      	strb	r3, [r2, #0]
  405476:	e652      	b.n	40511e <_dtoa_r+0x6f6>
  405478:	2301      	movs	r3, #1
  40547a:	930b      	str	r3, [sp, #44]	; 0x2c
  40547c:	e666      	b.n	40514c <_dtoa_r+0x724>
  40547e:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  405482:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  405484:	e48f      	b.n	404da6 <_dtoa_r+0x37e>
  405486:	bf00      	nop
  405488:	00407ab8 	.word	0x00407ab8
  40548c:	00407a90 	.word	0x00407a90
  405490:	3ff00000 	.word	0x3ff00000
  405494:	401c0000 	.word	0x401c0000
  405498:	3fe00000 	.word	0x3fe00000
  40549c:	40240000 	.word	0x40240000
  4054a0:	40140000 	.word	0x40140000
  4054a4:	4650      	mov	r0, sl
  4054a6:	f001 fde3 	bl	407070 <__aeabi_i2d>
  4054aa:	463a      	mov	r2, r7
  4054ac:	4643      	mov	r3, r8
  4054ae:	f001 fe45 	bl	40713c <__aeabi_dmul>
  4054b2:	2200      	movs	r2, #0
  4054b4:	4bc1      	ldr	r3, [pc, #772]	; (4057bc <_dtoa_r+0xd94>)
  4054b6:	f001 fc8f 	bl	406dd8 <__adddf3>
  4054ba:	4605      	mov	r5, r0
  4054bc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4054c0:	4641      	mov	r1, r8
  4054c2:	2200      	movs	r2, #0
  4054c4:	4bbe      	ldr	r3, [pc, #760]	; (4057c0 <_dtoa_r+0xd98>)
  4054c6:	4638      	mov	r0, r7
  4054c8:	f001 fc84 	bl	406dd4 <__aeabi_dsub>
  4054cc:	462a      	mov	r2, r5
  4054ce:	4633      	mov	r3, r6
  4054d0:	4682      	mov	sl, r0
  4054d2:	468b      	mov	fp, r1
  4054d4:	f002 f8c2 	bl	40765c <__aeabi_dcmpgt>
  4054d8:	4680      	mov	r8, r0
  4054da:	2800      	cmp	r0, #0
  4054dc:	f040 8110 	bne.w	405700 <_dtoa_r+0xcd8>
  4054e0:	462a      	mov	r2, r5
  4054e2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4054e6:	4650      	mov	r0, sl
  4054e8:	4659      	mov	r1, fp
  4054ea:	f002 f899 	bl	407620 <__aeabi_dcmplt>
  4054ee:	b118      	cbz	r0, 4054f8 <_dtoa_r+0xad0>
  4054f0:	4646      	mov	r6, r8
  4054f2:	e770      	b.n	4053d6 <_dtoa_r+0x9ae>
  4054f4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4054f8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4054fc:	f7ff bb8f 	b.w	404c1e <_dtoa_r+0x1f6>
  405500:	9804      	ldr	r0, [sp, #16]
  405502:	f7ff bac0 	b.w	404a86 <_dtoa_r+0x5e>
  405506:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405508:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40550a:	1afb      	subs	r3, r7, r3
  40550c:	441a      	add	r2, r3
  40550e:	970c      	str	r7, [sp, #48]	; 0x30
  405510:	920d      	str	r2, [sp, #52]	; 0x34
  405512:	2700      	movs	r7, #0
  405514:	e468      	b.n	404de8 <_dtoa_r+0x3c0>
  405516:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40551a:	f04f 0a02 	mov.w	sl, #2
  40551e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  405522:	e656      	b.n	4051d2 <_dtoa_r+0x7aa>
  405524:	2100      	movs	r1, #0
  405526:	2301      	movs	r3, #1
  405528:	4620      	mov	r0, r4
  40552a:	6461      	str	r1, [r4, #68]	; 0x44
  40552c:	9325      	str	r3, [sp, #148]	; 0x94
  40552e:	f000 fe6d 	bl	40620c <_Balloc>
  405532:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405534:	9004      	str	r0, [sp, #16]
  405536:	9307      	str	r3, [sp, #28]
  405538:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40553a:	6420      	str	r0, [r4, #64]	; 0x40
  40553c:	930f      	str	r3, [sp, #60]	; 0x3c
  40553e:	e627      	b.n	405190 <_dtoa_r+0x768>
  405540:	2a00      	cmp	r2, #0
  405542:	46d0      	mov	r8, sl
  405544:	f8cd b020 	str.w	fp, [sp, #32]
  405548:	469a      	mov	sl, r3
  40554a:	dd11      	ble.n	405570 <_dtoa_r+0xb48>
  40554c:	4649      	mov	r1, r9
  40554e:	2201      	movs	r2, #1
  405550:	4620      	mov	r0, r4
  405552:	f001 f809 	bl	406568 <__lshift>
  405556:	4641      	mov	r1, r8
  405558:	4681      	mov	r9, r0
  40555a:	f001 f855 	bl	406608 <__mcmp>
  40555e:	2800      	cmp	r0, #0
  405560:	f340 8145 	ble.w	4057ee <_dtoa_r+0xdc6>
  405564:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405568:	f000 8105 	beq.w	405776 <_dtoa_r+0xd4e>
  40556c:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405570:	46b3      	mov	fp, r6
  405572:	f887 a000 	strb.w	sl, [r7]
  405576:	1c7d      	adds	r5, r7, #1
  405578:	9e08      	ldr	r6, [sp, #32]
  40557a:	e5d0      	b.n	40511e <_dtoa_r+0x6f6>
  40557c:	d104      	bne.n	405588 <_dtoa_r+0xb60>
  40557e:	f01a 0f01 	tst.w	sl, #1
  405582:	d001      	beq.n	405588 <_dtoa_r+0xb60>
  405584:	e5bb      	b.n	4050fe <_dtoa_r+0x6d6>
  405586:	4615      	mov	r5, r2
  405588:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40558c:	1e6a      	subs	r2, r5, #1
  40558e:	2b30      	cmp	r3, #48	; 0x30
  405590:	d0f9      	beq.n	405586 <_dtoa_r+0xb5e>
  405592:	e5c4      	b.n	40511e <_dtoa_r+0x6f6>
  405594:	2230      	movs	r2, #48	; 0x30
  405596:	9904      	ldr	r1, [sp, #16]
  405598:	700a      	strb	r2, [r1, #0]
  40559a:	9a02      	ldr	r2, [sp, #8]
  40559c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4055a0:	3201      	adds	r2, #1
  4055a2:	9202      	str	r2, [sp, #8]
  4055a4:	f7ff bbfb 	b.w	404d9e <_dtoa_r+0x376>
  4055a8:	f000 80bb 	beq.w	405722 <_dtoa_r+0xcfa>
  4055ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4055b0:	9b02      	ldr	r3, [sp, #8]
  4055b2:	f04f 0a02 	mov.w	sl, #2
  4055b6:	425d      	negs	r5, r3
  4055b8:	4b82      	ldr	r3, [pc, #520]	; (4057c4 <_dtoa_r+0xd9c>)
  4055ba:	f005 020f 	and.w	r2, r5, #15
  4055be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4055c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4055c6:	f001 fdb9 	bl	40713c <__aeabi_dmul>
  4055ca:	112d      	asrs	r5, r5, #4
  4055cc:	4607      	mov	r7, r0
  4055ce:	4688      	mov	r8, r1
  4055d0:	f43f ae1a 	beq.w	405208 <_dtoa_r+0x7e0>
  4055d4:	4e7c      	ldr	r6, [pc, #496]	; (4057c8 <_dtoa_r+0xda0>)
  4055d6:	07eb      	lsls	r3, r5, #31
  4055d8:	d509      	bpl.n	4055ee <_dtoa_r+0xbc6>
  4055da:	e9d6 2300 	ldrd	r2, r3, [r6]
  4055de:	4638      	mov	r0, r7
  4055e0:	4641      	mov	r1, r8
  4055e2:	f001 fdab 	bl	40713c <__aeabi_dmul>
  4055e6:	4607      	mov	r7, r0
  4055e8:	4688      	mov	r8, r1
  4055ea:	f10a 0a01 	add.w	sl, sl, #1
  4055ee:	106d      	asrs	r5, r5, #1
  4055f0:	f106 0608 	add.w	r6, r6, #8
  4055f4:	d1ef      	bne.n	4055d6 <_dtoa_r+0xbae>
  4055f6:	e607      	b.n	405208 <_dtoa_r+0x7e0>
  4055f8:	6871      	ldr	r1, [r6, #4]
  4055fa:	4620      	mov	r0, r4
  4055fc:	f000 fe06 	bl	40620c <_Balloc>
  405600:	4605      	mov	r5, r0
  405602:	6933      	ldr	r3, [r6, #16]
  405604:	f106 010c 	add.w	r1, r6, #12
  405608:	3302      	adds	r3, #2
  40560a:	009a      	lsls	r2, r3, #2
  40560c:	300c      	adds	r0, #12
  40560e:	f7fd fdcd 	bl	4031ac <memcpy>
  405612:	4629      	mov	r1, r5
  405614:	2201      	movs	r2, #1
  405616:	4620      	mov	r0, r4
  405618:	f000 ffa6 	bl	406568 <__lshift>
  40561c:	9008      	str	r0, [sp, #32]
  40561e:	e4b6      	b.n	404f8e <_dtoa_r+0x566>
  405620:	2b39      	cmp	r3, #57	; 0x39
  405622:	f8cd b020 	str.w	fp, [sp, #32]
  405626:	46d0      	mov	r8, sl
  405628:	f000 80a5 	beq.w	405776 <_dtoa_r+0xd4e>
  40562c:	f103 0a01 	add.w	sl, r3, #1
  405630:	46b3      	mov	fp, r6
  405632:	f887 a000 	strb.w	sl, [r7]
  405636:	1c7d      	adds	r5, r7, #1
  405638:	9e08      	ldr	r6, [sp, #32]
  40563a:	e570      	b.n	40511e <_dtoa_r+0x6f6>
  40563c:	465a      	mov	r2, fp
  40563e:	46d0      	mov	r8, sl
  405640:	46b3      	mov	fp, r6
  405642:	469a      	mov	sl, r3
  405644:	4616      	mov	r6, r2
  405646:	e54e      	b.n	4050e6 <_dtoa_r+0x6be>
  405648:	9812      	ldr	r0, [sp, #72]	; 0x48
  40564a:	495e      	ldr	r1, [pc, #376]	; (4057c4 <_dtoa_r+0xd9c>)
  40564c:	462a      	mov	r2, r5
  40564e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
  405652:	4633      	mov	r3, r6
  405654:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405658:	f001 fd70 	bl	40713c <__aeabi_dmul>
  40565c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405660:	4638      	mov	r0, r7
  405662:	4641      	mov	r1, r8
  405664:	f002 f81a 	bl	40769c <__aeabi_d2iz>
  405668:	4605      	mov	r5, r0
  40566a:	f001 fd01 	bl	407070 <__aeabi_i2d>
  40566e:	4602      	mov	r2, r0
  405670:	460b      	mov	r3, r1
  405672:	4638      	mov	r0, r7
  405674:	4641      	mov	r1, r8
  405676:	f001 fbad 	bl	406dd4 <__aeabi_dsub>
  40567a:	4606      	mov	r6, r0
  40567c:	9812      	ldr	r0, [sp, #72]	; 0x48
  40567e:	9a04      	ldr	r2, [sp, #16]
  405680:	3530      	adds	r5, #48	; 0x30
  405682:	2801      	cmp	r0, #1
  405684:	7015      	strb	r5, [r2, #0]
  405686:	460f      	mov	r7, r1
  405688:	f102 0501 	add.w	r5, r2, #1
  40568c:	d026      	beq.n	4056dc <_dtoa_r+0xcb4>
  40568e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405690:	9a04      	ldr	r2, [sp, #16]
  405692:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405696:	4413      	add	r3, r2
  405698:	f04f 0a00 	mov.w	sl, #0
  40569c:	4699      	mov	r9, r3
  40569e:	f8df b130 	ldr.w	fp, [pc, #304]	; 4057d0 <_dtoa_r+0xda8>
  4056a2:	4652      	mov	r2, sl
  4056a4:	465b      	mov	r3, fp
  4056a6:	4630      	mov	r0, r6
  4056a8:	4639      	mov	r1, r7
  4056aa:	f001 fd47 	bl	40713c <__aeabi_dmul>
  4056ae:	460f      	mov	r7, r1
  4056b0:	4606      	mov	r6, r0
  4056b2:	f001 fff3 	bl	40769c <__aeabi_d2iz>
  4056b6:	4680      	mov	r8, r0
  4056b8:	f001 fcda 	bl	407070 <__aeabi_i2d>
  4056bc:	4602      	mov	r2, r0
  4056be:	460b      	mov	r3, r1
  4056c0:	4630      	mov	r0, r6
  4056c2:	4639      	mov	r1, r7
  4056c4:	f001 fb86 	bl	406dd4 <__aeabi_dsub>
  4056c8:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4056cc:	f805 8b01 	strb.w	r8, [r5], #1
  4056d0:	454d      	cmp	r5, r9
  4056d2:	4606      	mov	r6, r0
  4056d4:	460f      	mov	r7, r1
  4056d6:	d1e4      	bne.n	4056a2 <_dtoa_r+0xc7a>
  4056d8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4056dc:	2200      	movs	r2, #0
  4056de:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4056e2:	4b3a      	ldr	r3, [pc, #232]	; (4057cc <_dtoa_r+0xda4>)
  4056e4:	f001 fb78 	bl	406dd8 <__adddf3>
  4056e8:	4632      	mov	r2, r6
  4056ea:	463b      	mov	r3, r7
  4056ec:	f001 ff98 	bl	407620 <__aeabi_dcmplt>
  4056f0:	2800      	cmp	r0, #0
  4056f2:	d046      	beq.n	405782 <_dtoa_r+0xd5a>
  4056f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4056f6:	9302      	str	r3, [sp, #8]
  4056f8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4056fc:	f7ff bb42 	b.w	404d84 <_dtoa_r+0x35c>
  405700:	f04f 0800 	mov.w	r8, #0
  405704:	4646      	mov	r6, r8
  405706:	e6a8      	b.n	40545a <_dtoa_r+0xa32>
  405708:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40570a:	9a07      	ldr	r2, [sp, #28]
  40570c:	1a9d      	subs	r5, r3, r2
  40570e:	2300      	movs	r3, #0
  405710:	f7ff bb70 	b.w	404df4 <_dtoa_r+0x3cc>
  405714:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405716:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405718:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40571c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40571e:	f7ff bb69 	b.w	404df4 <_dtoa_r+0x3cc>
  405722:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405726:	f04f 0a02 	mov.w	sl, #2
  40572a:	e56d      	b.n	405208 <_dtoa_r+0x7e0>
  40572c:	9b07      	ldr	r3, [sp, #28]
  40572e:	2b00      	cmp	r3, #0
  405730:	f43f aeb8 	beq.w	4054a4 <_dtoa_r+0xa7c>
  405734:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405736:	2b00      	cmp	r3, #0
  405738:	f77f aede 	ble.w	4054f8 <_dtoa_r+0xad0>
  40573c:	2200      	movs	r2, #0
  40573e:	4b24      	ldr	r3, [pc, #144]	; (4057d0 <_dtoa_r+0xda8>)
  405740:	4638      	mov	r0, r7
  405742:	4641      	mov	r1, r8
  405744:	f001 fcfa 	bl	40713c <__aeabi_dmul>
  405748:	4607      	mov	r7, r0
  40574a:	4688      	mov	r8, r1
  40574c:	f10a 0001 	add.w	r0, sl, #1
  405750:	f001 fc8e 	bl	407070 <__aeabi_i2d>
  405754:	463a      	mov	r2, r7
  405756:	4643      	mov	r3, r8
  405758:	f001 fcf0 	bl	40713c <__aeabi_dmul>
  40575c:	2200      	movs	r2, #0
  40575e:	4b17      	ldr	r3, [pc, #92]	; (4057bc <_dtoa_r+0xd94>)
  405760:	f001 fb3a 	bl	406dd8 <__adddf3>
  405764:	9a02      	ldr	r2, [sp, #8]
  405766:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405768:	3a01      	subs	r2, #1
  40576a:	4605      	mov	r5, r0
  40576c:	9215      	str	r2, [sp, #84]	; 0x54
  40576e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405772:	9312      	str	r3, [sp, #72]	; 0x48
  405774:	e569      	b.n	40524a <_dtoa_r+0x822>
  405776:	2239      	movs	r2, #57	; 0x39
  405778:	46b3      	mov	fp, r6
  40577a:	703a      	strb	r2, [r7, #0]
  40577c:	9e08      	ldr	r6, [sp, #32]
  40577e:	1c7d      	adds	r5, r7, #1
  405780:	e4bf      	b.n	405102 <_dtoa_r+0x6da>
  405782:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405786:	2000      	movs	r0, #0
  405788:	4910      	ldr	r1, [pc, #64]	; (4057cc <_dtoa_r+0xda4>)
  40578a:	f001 fb23 	bl	406dd4 <__aeabi_dsub>
  40578e:	4632      	mov	r2, r6
  405790:	463b      	mov	r3, r7
  405792:	f001 ff63 	bl	40765c <__aeabi_dcmpgt>
  405796:	b908      	cbnz	r0, 40579c <_dtoa_r+0xd74>
  405798:	e6ae      	b.n	4054f8 <_dtoa_r+0xad0>
  40579a:	4615      	mov	r5, r2
  40579c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4057a0:	1e6a      	subs	r2, r5, #1
  4057a2:	2b30      	cmp	r3, #48	; 0x30
  4057a4:	d0f9      	beq.n	40579a <_dtoa_r+0xd72>
  4057a6:	e5d7      	b.n	405358 <_dtoa_r+0x930>
  4057a8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4057ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4057ae:	9302      	str	r3, [sp, #8]
  4057b0:	f7ff bae8 	b.w	404d84 <_dtoa_r+0x35c>
  4057b4:	970c      	str	r7, [sp, #48]	; 0x30
  4057b6:	f7ff bba7 	b.w	404f08 <_dtoa_r+0x4e0>
  4057ba:	bf00      	nop
  4057bc:	401c0000 	.word	0x401c0000
  4057c0:	40140000 	.word	0x40140000
  4057c4:	00407ab8 	.word	0x00407ab8
  4057c8:	00407a90 	.word	0x00407a90
  4057cc:	3fe00000 	.word	0x3fe00000
  4057d0:	40240000 	.word	0x40240000
  4057d4:	2b39      	cmp	r3, #57	; 0x39
  4057d6:	f8cd b020 	str.w	fp, [sp, #32]
  4057da:	46d0      	mov	r8, sl
  4057dc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4057e0:	469a      	mov	sl, r3
  4057e2:	d0c8      	beq.n	405776 <_dtoa_r+0xd4e>
  4057e4:	f1bb 0f00 	cmp.w	fp, #0
  4057e8:	f73f aec0 	bgt.w	40556c <_dtoa_r+0xb44>
  4057ec:	e6c0      	b.n	405570 <_dtoa_r+0xb48>
  4057ee:	f47f aebf 	bne.w	405570 <_dtoa_r+0xb48>
  4057f2:	f01a 0f01 	tst.w	sl, #1
  4057f6:	f43f aebb 	beq.w	405570 <_dtoa_r+0xb48>
  4057fa:	e6b3      	b.n	405564 <_dtoa_r+0xb3c>
  4057fc:	f04f 0800 	mov.w	r8, #0
  405800:	4646      	mov	r6, r8
  405802:	e5e8      	b.n	4053d6 <_dtoa_r+0x9ae>
  405804:	4631      	mov	r1, r6
  405806:	2300      	movs	r3, #0
  405808:	220a      	movs	r2, #10
  40580a:	4620      	mov	r0, r4
  40580c:	f000 fd2e 	bl	40626c <__multadd>
  405810:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405812:	4606      	mov	r6, r0
  405814:	2b00      	cmp	r3, #0
  405816:	dd07      	ble.n	405828 <_dtoa_r+0xe00>
  405818:	9307      	str	r3, [sp, #28]
  40581a:	f7ff bbab 	b.w	404f74 <_dtoa_r+0x54c>
  40581e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405820:	2b02      	cmp	r3, #2
  405822:	dc1f      	bgt.n	405864 <_dtoa_r+0xe3c>
  405824:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405826:	e43c      	b.n	4050a2 <_dtoa_r+0x67a>
  405828:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40582a:	2b02      	cmp	r3, #2
  40582c:	dc1a      	bgt.n	405864 <_dtoa_r+0xe3c>
  40582e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405830:	e7f2      	b.n	405818 <_dtoa_r+0xdf0>
  405832:	f43f ab81 	beq.w	404f38 <_dtoa_r+0x510>
  405836:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  40583a:	e411      	b.n	405060 <_dtoa_r+0x638>
  40583c:	2500      	movs	r5, #0
  40583e:	4620      	mov	r0, r4
  405840:	6465      	str	r5, [r4, #68]	; 0x44
  405842:	4629      	mov	r1, r5
  405844:	f000 fce2 	bl	40620c <_Balloc>
  405848:	f04f 33ff 	mov.w	r3, #4294967295
  40584c:	9307      	str	r3, [sp, #28]
  40584e:	930f      	str	r3, [sp, #60]	; 0x3c
  405850:	2301      	movs	r3, #1
  405852:	9004      	str	r0, [sp, #16]
  405854:	9525      	str	r5, [sp, #148]	; 0x94
  405856:	6420      	str	r0, [r4, #64]	; 0x40
  405858:	930b      	str	r3, [sp, #44]	; 0x2c
  40585a:	f7ff b9e0 	b.w	404c1e <_dtoa_r+0x1f6>
  40585e:	2501      	movs	r5, #1
  405860:	f7ff b9a8 	b.w	404bb4 <_dtoa_r+0x18c>
  405864:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405866:	9307      	str	r3, [sp, #28]
  405868:	e5e8      	b.n	40543c <_dtoa_r+0xa14>
  40586a:	bf00      	nop

0040586c <__libc_fini_array>:
  40586c:	b538      	push	{r3, r4, r5, lr}
  40586e:	4c0a      	ldr	r4, [pc, #40]	; (405898 <__libc_fini_array+0x2c>)
  405870:	4d0a      	ldr	r5, [pc, #40]	; (40589c <__libc_fini_array+0x30>)
  405872:	1b64      	subs	r4, r4, r5
  405874:	10a4      	asrs	r4, r4, #2
  405876:	d00a      	beq.n	40588e <__libc_fini_array+0x22>
  405878:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40587c:	3b01      	subs	r3, #1
  40587e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  405882:	3c01      	subs	r4, #1
  405884:	f855 3904 	ldr.w	r3, [r5], #-4
  405888:	4798      	blx	r3
  40588a:	2c00      	cmp	r4, #0
  40588c:	d1f9      	bne.n	405882 <__libc_fini_array+0x16>
  40588e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405892:	f002 ba07 	b.w	407ca4 <_fini>
  405896:	bf00      	nop
  405898:	00407cb4 	.word	0x00407cb4
  40589c:	00407cb0 	.word	0x00407cb0

004058a0 <_malloc_trim_r>:
  4058a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4058a2:	460c      	mov	r4, r1
  4058a4:	4f23      	ldr	r7, [pc, #140]	; (405934 <_malloc_trim_r+0x94>)
  4058a6:	4606      	mov	r6, r0
  4058a8:	f000 fca4 	bl	4061f4 <__malloc_lock>
  4058ac:	68bb      	ldr	r3, [r7, #8]
  4058ae:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4058b2:	685d      	ldr	r5, [r3, #4]
  4058b4:	310f      	adds	r1, #15
  4058b6:	f025 0503 	bic.w	r5, r5, #3
  4058ba:	4429      	add	r1, r5
  4058bc:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4058c0:	f021 010f 	bic.w	r1, r1, #15
  4058c4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4058c8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4058cc:	db07      	blt.n	4058de <_malloc_trim_r+0x3e>
  4058ce:	2100      	movs	r1, #0
  4058d0:	4630      	mov	r0, r6
  4058d2:	f001 f94d 	bl	406b70 <_sbrk_r>
  4058d6:	68bb      	ldr	r3, [r7, #8]
  4058d8:	442b      	add	r3, r5
  4058da:	4298      	cmp	r0, r3
  4058dc:	d004      	beq.n	4058e8 <_malloc_trim_r+0x48>
  4058de:	4630      	mov	r0, r6
  4058e0:	f000 fc8e 	bl	406200 <__malloc_unlock>
  4058e4:	2000      	movs	r0, #0
  4058e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4058e8:	4261      	negs	r1, r4
  4058ea:	4630      	mov	r0, r6
  4058ec:	f001 f940 	bl	406b70 <_sbrk_r>
  4058f0:	3001      	adds	r0, #1
  4058f2:	d00d      	beq.n	405910 <_malloc_trim_r+0x70>
  4058f4:	4b10      	ldr	r3, [pc, #64]	; (405938 <_malloc_trim_r+0x98>)
  4058f6:	68ba      	ldr	r2, [r7, #8]
  4058f8:	6819      	ldr	r1, [r3, #0]
  4058fa:	1b2d      	subs	r5, r5, r4
  4058fc:	f045 0501 	orr.w	r5, r5, #1
  405900:	4630      	mov	r0, r6
  405902:	1b09      	subs	r1, r1, r4
  405904:	6055      	str	r5, [r2, #4]
  405906:	6019      	str	r1, [r3, #0]
  405908:	f000 fc7a 	bl	406200 <__malloc_unlock>
  40590c:	2001      	movs	r0, #1
  40590e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405910:	2100      	movs	r1, #0
  405912:	4630      	mov	r0, r6
  405914:	f001 f92c 	bl	406b70 <_sbrk_r>
  405918:	68ba      	ldr	r2, [r7, #8]
  40591a:	1a83      	subs	r3, r0, r2
  40591c:	2b0f      	cmp	r3, #15
  40591e:	ddde      	ble.n	4058de <_malloc_trim_r+0x3e>
  405920:	4c06      	ldr	r4, [pc, #24]	; (40593c <_malloc_trim_r+0x9c>)
  405922:	4905      	ldr	r1, [pc, #20]	; (405938 <_malloc_trim_r+0x98>)
  405924:	6824      	ldr	r4, [r4, #0]
  405926:	f043 0301 	orr.w	r3, r3, #1
  40592a:	1b00      	subs	r0, r0, r4
  40592c:	6053      	str	r3, [r2, #4]
  40592e:	6008      	str	r0, [r1, #0]
  405930:	e7d5      	b.n	4058de <_malloc_trim_r+0x3e>
  405932:	bf00      	nop
  405934:	20000728 	.word	0x20000728
  405938:	20000d78 	.word	0x20000d78
  40593c:	20000b30 	.word	0x20000b30

00405940 <_free_r>:
  405940:	2900      	cmp	r1, #0
  405942:	d044      	beq.n	4059ce <_free_r+0x8e>
  405944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405948:	460d      	mov	r5, r1
  40594a:	4680      	mov	r8, r0
  40594c:	f000 fc52 	bl	4061f4 <__malloc_lock>
  405950:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405954:	4969      	ldr	r1, [pc, #420]	; (405afc <_free_r+0x1bc>)
  405956:	f1a5 0408 	sub.w	r4, r5, #8
  40595a:	f027 0301 	bic.w	r3, r7, #1
  40595e:	18e2      	adds	r2, r4, r3
  405960:	688e      	ldr	r6, [r1, #8]
  405962:	6850      	ldr	r0, [r2, #4]
  405964:	42b2      	cmp	r2, r6
  405966:	f020 0003 	bic.w	r0, r0, #3
  40596a:	d05e      	beq.n	405a2a <_free_r+0xea>
  40596c:	07fe      	lsls	r6, r7, #31
  40596e:	6050      	str	r0, [r2, #4]
  405970:	d40b      	bmi.n	40598a <_free_r+0x4a>
  405972:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405976:	f101 0e08 	add.w	lr, r1, #8
  40597a:	1be4      	subs	r4, r4, r7
  40597c:	68a5      	ldr	r5, [r4, #8]
  40597e:	443b      	add	r3, r7
  405980:	4575      	cmp	r5, lr
  405982:	d06d      	beq.n	405a60 <_free_r+0x120>
  405984:	68e7      	ldr	r7, [r4, #12]
  405986:	60ef      	str	r7, [r5, #12]
  405988:	60bd      	str	r5, [r7, #8]
  40598a:	1815      	adds	r5, r2, r0
  40598c:	686d      	ldr	r5, [r5, #4]
  40598e:	07ed      	lsls	r5, r5, #31
  405990:	d53e      	bpl.n	405a10 <_free_r+0xd0>
  405992:	f043 0201 	orr.w	r2, r3, #1
  405996:	6062      	str	r2, [r4, #4]
  405998:	50e3      	str	r3, [r4, r3]
  40599a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40599e:	d217      	bcs.n	4059d0 <_free_r+0x90>
  4059a0:	2201      	movs	r2, #1
  4059a2:	08db      	lsrs	r3, r3, #3
  4059a4:	1098      	asrs	r0, r3, #2
  4059a6:	684d      	ldr	r5, [r1, #4]
  4059a8:	4413      	add	r3, r2
  4059aa:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
  4059ae:	4082      	lsls	r2, r0
  4059b0:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
  4059b4:	432a      	orrs	r2, r5
  4059b6:	3808      	subs	r0, #8
  4059b8:	60e0      	str	r0, [r4, #12]
  4059ba:	60a7      	str	r7, [r4, #8]
  4059bc:	604a      	str	r2, [r1, #4]
  4059be:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
  4059c2:	60fc      	str	r4, [r7, #12]
  4059c4:	4640      	mov	r0, r8
  4059c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4059ca:	f000 bc19 	b.w	406200 <__malloc_unlock>
  4059ce:	4770      	bx	lr
  4059d0:	0a5a      	lsrs	r2, r3, #9
  4059d2:	2a04      	cmp	r2, #4
  4059d4:	d852      	bhi.n	405a7c <_free_r+0x13c>
  4059d6:	099a      	lsrs	r2, r3, #6
  4059d8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4059dc:	00ff      	lsls	r7, r7, #3
  4059de:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4059e2:	19c8      	adds	r0, r1, r7
  4059e4:	59ca      	ldr	r2, [r1, r7]
  4059e6:	3808      	subs	r0, #8
  4059e8:	4290      	cmp	r0, r2
  4059ea:	d04f      	beq.n	405a8c <_free_r+0x14c>
  4059ec:	6851      	ldr	r1, [r2, #4]
  4059ee:	f021 0103 	bic.w	r1, r1, #3
  4059f2:	428b      	cmp	r3, r1
  4059f4:	d232      	bcs.n	405a5c <_free_r+0x11c>
  4059f6:	6892      	ldr	r2, [r2, #8]
  4059f8:	4290      	cmp	r0, r2
  4059fa:	d1f7      	bne.n	4059ec <_free_r+0xac>
  4059fc:	68c3      	ldr	r3, [r0, #12]
  4059fe:	60a0      	str	r0, [r4, #8]
  405a00:	60e3      	str	r3, [r4, #12]
  405a02:	609c      	str	r4, [r3, #8]
  405a04:	60c4      	str	r4, [r0, #12]
  405a06:	4640      	mov	r0, r8
  405a08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405a0c:	f000 bbf8 	b.w	406200 <__malloc_unlock>
  405a10:	6895      	ldr	r5, [r2, #8]
  405a12:	4f3b      	ldr	r7, [pc, #236]	; (405b00 <_free_r+0x1c0>)
  405a14:	4403      	add	r3, r0
  405a16:	42bd      	cmp	r5, r7
  405a18:	d040      	beq.n	405a9c <_free_r+0x15c>
  405a1a:	68d0      	ldr	r0, [r2, #12]
  405a1c:	f043 0201 	orr.w	r2, r3, #1
  405a20:	60e8      	str	r0, [r5, #12]
  405a22:	6085      	str	r5, [r0, #8]
  405a24:	6062      	str	r2, [r4, #4]
  405a26:	50e3      	str	r3, [r4, r3]
  405a28:	e7b7      	b.n	40599a <_free_r+0x5a>
  405a2a:	07ff      	lsls	r7, r7, #31
  405a2c:	4403      	add	r3, r0
  405a2e:	d407      	bmi.n	405a40 <_free_r+0x100>
  405a30:	f855 5c08 	ldr.w	r5, [r5, #-8]
  405a34:	1b64      	subs	r4, r4, r5
  405a36:	68e2      	ldr	r2, [r4, #12]
  405a38:	68a0      	ldr	r0, [r4, #8]
  405a3a:	442b      	add	r3, r5
  405a3c:	60c2      	str	r2, [r0, #12]
  405a3e:	6090      	str	r0, [r2, #8]
  405a40:	4a30      	ldr	r2, [pc, #192]	; (405b04 <_free_r+0x1c4>)
  405a42:	f043 0001 	orr.w	r0, r3, #1
  405a46:	6812      	ldr	r2, [r2, #0]
  405a48:	6060      	str	r0, [r4, #4]
  405a4a:	4293      	cmp	r3, r2
  405a4c:	608c      	str	r4, [r1, #8]
  405a4e:	d3b9      	bcc.n	4059c4 <_free_r+0x84>
  405a50:	4b2d      	ldr	r3, [pc, #180]	; (405b08 <_free_r+0x1c8>)
  405a52:	4640      	mov	r0, r8
  405a54:	6819      	ldr	r1, [r3, #0]
  405a56:	f7ff ff23 	bl	4058a0 <_malloc_trim_r>
  405a5a:	e7b3      	b.n	4059c4 <_free_r+0x84>
  405a5c:	4610      	mov	r0, r2
  405a5e:	e7cd      	b.n	4059fc <_free_r+0xbc>
  405a60:	1811      	adds	r1, r2, r0
  405a62:	6849      	ldr	r1, [r1, #4]
  405a64:	07c9      	lsls	r1, r1, #31
  405a66:	d444      	bmi.n	405af2 <_free_r+0x1b2>
  405a68:	6891      	ldr	r1, [r2, #8]
  405a6a:	4403      	add	r3, r0
  405a6c:	68d2      	ldr	r2, [r2, #12]
  405a6e:	f043 0001 	orr.w	r0, r3, #1
  405a72:	60ca      	str	r2, [r1, #12]
  405a74:	6091      	str	r1, [r2, #8]
  405a76:	6060      	str	r0, [r4, #4]
  405a78:	50e3      	str	r3, [r4, r3]
  405a7a:	e7a3      	b.n	4059c4 <_free_r+0x84>
  405a7c:	2a14      	cmp	r2, #20
  405a7e:	d816      	bhi.n	405aae <_free_r+0x16e>
  405a80:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405a84:	00ff      	lsls	r7, r7, #3
  405a86:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405a8a:	e7aa      	b.n	4059e2 <_free_r+0xa2>
  405a8c:	2301      	movs	r3, #1
  405a8e:	10aa      	asrs	r2, r5, #2
  405a90:	684d      	ldr	r5, [r1, #4]
  405a92:	4093      	lsls	r3, r2
  405a94:	432b      	orrs	r3, r5
  405a96:	604b      	str	r3, [r1, #4]
  405a98:	4603      	mov	r3, r0
  405a9a:	e7b0      	b.n	4059fe <_free_r+0xbe>
  405a9c:	f043 0201 	orr.w	r2, r3, #1
  405aa0:	614c      	str	r4, [r1, #20]
  405aa2:	610c      	str	r4, [r1, #16]
  405aa4:	60e5      	str	r5, [r4, #12]
  405aa6:	60a5      	str	r5, [r4, #8]
  405aa8:	6062      	str	r2, [r4, #4]
  405aaa:	50e3      	str	r3, [r4, r3]
  405aac:	e78a      	b.n	4059c4 <_free_r+0x84>
  405aae:	2a54      	cmp	r2, #84	; 0x54
  405ab0:	d806      	bhi.n	405ac0 <_free_r+0x180>
  405ab2:	0b1a      	lsrs	r2, r3, #12
  405ab4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405ab8:	00ff      	lsls	r7, r7, #3
  405aba:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405abe:	e790      	b.n	4059e2 <_free_r+0xa2>
  405ac0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405ac4:	d806      	bhi.n	405ad4 <_free_r+0x194>
  405ac6:	0bda      	lsrs	r2, r3, #15
  405ac8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405acc:	00ff      	lsls	r7, r7, #3
  405ace:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405ad2:	e786      	b.n	4059e2 <_free_r+0xa2>
  405ad4:	f240 5054 	movw	r0, #1364	; 0x554
  405ad8:	4282      	cmp	r2, r0
  405ada:	d806      	bhi.n	405aea <_free_r+0x1aa>
  405adc:	0c9a      	lsrs	r2, r3, #18
  405ade:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405ae2:	00ff      	lsls	r7, r7, #3
  405ae4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405ae8:	e77b      	b.n	4059e2 <_free_r+0xa2>
  405aea:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405aee:	257e      	movs	r5, #126	; 0x7e
  405af0:	e777      	b.n	4059e2 <_free_r+0xa2>
  405af2:	f043 0101 	orr.w	r1, r3, #1
  405af6:	6061      	str	r1, [r4, #4]
  405af8:	6013      	str	r3, [r2, #0]
  405afa:	e763      	b.n	4059c4 <_free_r+0x84>
  405afc:	20000728 	.word	0x20000728
  405b00:	20000730 	.word	0x20000730
  405b04:	20000b34 	.word	0x20000b34
  405b08:	20000da8 	.word	0x20000da8

00405b0c <_localeconv_r>:
  405b0c:	4a04      	ldr	r2, [pc, #16]	; (405b20 <_localeconv_r+0x14>)
  405b0e:	4b05      	ldr	r3, [pc, #20]	; (405b24 <_localeconv_r+0x18>)
  405b10:	6812      	ldr	r2, [r2, #0]
  405b12:	6b50      	ldr	r0, [r2, #52]	; 0x34
  405b14:	2800      	cmp	r0, #0
  405b16:	bf08      	it	eq
  405b18:	4618      	moveq	r0, r3
  405b1a:	30f0      	adds	r0, #240	; 0xf0
  405b1c:	4770      	bx	lr
  405b1e:	bf00      	nop
  405b20:	2000018c 	.word	0x2000018c
  405b24:	200005bc 	.word	0x200005bc

00405b28 <__retarget_lock_acquire_recursive>:
  405b28:	4770      	bx	lr
  405b2a:	bf00      	nop

00405b2c <__retarget_lock_release_recursive>:
  405b2c:	4770      	bx	lr
  405b2e:	bf00      	nop

00405b30 <_malloc_r>:
  405b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b34:	f101 060b 	add.w	r6, r1, #11
  405b38:	2e16      	cmp	r6, #22
  405b3a:	b083      	sub	sp, #12
  405b3c:	4605      	mov	r5, r0
  405b3e:	f240 809e 	bls.w	405c7e <_malloc_r+0x14e>
  405b42:	f036 0607 	bics.w	r6, r6, #7
  405b46:	f100 80bd 	bmi.w	405cc4 <_malloc_r+0x194>
  405b4a:	42b1      	cmp	r1, r6
  405b4c:	f200 80ba 	bhi.w	405cc4 <_malloc_r+0x194>
  405b50:	f000 fb50 	bl	4061f4 <__malloc_lock>
  405b54:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405b58:	f0c0 8285 	bcc.w	406066 <_malloc_r+0x536>
  405b5c:	0a73      	lsrs	r3, r6, #9
  405b5e:	f000 80b8 	beq.w	405cd2 <_malloc_r+0x1a2>
  405b62:	2b04      	cmp	r3, #4
  405b64:	f200 816c 	bhi.w	405e40 <_malloc_r+0x310>
  405b68:	09b3      	lsrs	r3, r6, #6
  405b6a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  405b6e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  405b72:	00c1      	lsls	r1, r0, #3
  405b74:	4fb8      	ldr	r7, [pc, #736]	; (405e58 <_malloc_r+0x328>)
  405b76:	4439      	add	r1, r7
  405b78:	684c      	ldr	r4, [r1, #4]
  405b7a:	3908      	subs	r1, #8
  405b7c:	42a1      	cmp	r1, r4
  405b7e:	d106      	bne.n	405b8e <_malloc_r+0x5e>
  405b80:	e00c      	b.n	405b9c <_malloc_r+0x6c>
  405b82:	2a00      	cmp	r2, #0
  405b84:	f280 80ab 	bge.w	405cde <_malloc_r+0x1ae>
  405b88:	68e4      	ldr	r4, [r4, #12]
  405b8a:	42a1      	cmp	r1, r4
  405b8c:	d006      	beq.n	405b9c <_malloc_r+0x6c>
  405b8e:	6863      	ldr	r3, [r4, #4]
  405b90:	f023 0303 	bic.w	r3, r3, #3
  405b94:	1b9a      	subs	r2, r3, r6
  405b96:	2a0f      	cmp	r2, #15
  405b98:	ddf3      	ble.n	405b82 <_malloc_r+0x52>
  405b9a:	4670      	mov	r0, lr
  405b9c:	693c      	ldr	r4, [r7, #16]
  405b9e:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 405e6c <_malloc_r+0x33c>
  405ba2:	4574      	cmp	r4, lr
  405ba4:	f000 819e 	beq.w	405ee4 <_malloc_r+0x3b4>
  405ba8:	6863      	ldr	r3, [r4, #4]
  405baa:	f023 0303 	bic.w	r3, r3, #3
  405bae:	1b9a      	subs	r2, r3, r6
  405bb0:	2a0f      	cmp	r2, #15
  405bb2:	f300 8183 	bgt.w	405ebc <_malloc_r+0x38c>
  405bb6:	2a00      	cmp	r2, #0
  405bb8:	f8c7 e014 	str.w	lr, [r7, #20]
  405bbc:	f8c7 e010 	str.w	lr, [r7, #16]
  405bc0:	f280 8091 	bge.w	405ce6 <_malloc_r+0x1b6>
  405bc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405bc8:	f080 8154 	bcs.w	405e74 <_malloc_r+0x344>
  405bcc:	2201      	movs	r2, #1
  405bce:	08db      	lsrs	r3, r3, #3
  405bd0:	6879      	ldr	r1, [r7, #4]
  405bd2:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  405bd6:	4413      	add	r3, r2
  405bd8:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
  405bdc:	fa02 f20c 	lsl.w	r2, r2, ip
  405be0:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
  405be4:	430a      	orrs	r2, r1
  405be6:	f1ac 0108 	sub.w	r1, ip, #8
  405bea:	60e1      	str	r1, [r4, #12]
  405bec:	f8c4 8008 	str.w	r8, [r4, #8]
  405bf0:	607a      	str	r2, [r7, #4]
  405bf2:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
  405bf6:	f8c8 400c 	str.w	r4, [r8, #12]
  405bfa:	2401      	movs	r4, #1
  405bfc:	1083      	asrs	r3, r0, #2
  405bfe:	409c      	lsls	r4, r3
  405c00:	4294      	cmp	r4, r2
  405c02:	d87d      	bhi.n	405d00 <_malloc_r+0x1d0>
  405c04:	4214      	tst	r4, r2
  405c06:	d106      	bne.n	405c16 <_malloc_r+0xe6>
  405c08:	f020 0003 	bic.w	r0, r0, #3
  405c0c:	0064      	lsls	r4, r4, #1
  405c0e:	4214      	tst	r4, r2
  405c10:	f100 0004 	add.w	r0, r0, #4
  405c14:	d0fa      	beq.n	405c0c <_malloc_r+0xdc>
  405c16:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405c1a:	46cc      	mov	ip, r9
  405c1c:	4680      	mov	r8, r0
  405c1e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405c22:	459c      	cmp	ip, r3
  405c24:	d107      	bne.n	405c36 <_malloc_r+0x106>
  405c26:	e15f      	b.n	405ee8 <_malloc_r+0x3b8>
  405c28:	2a00      	cmp	r2, #0
  405c2a:	f280 816d 	bge.w	405f08 <_malloc_r+0x3d8>
  405c2e:	68db      	ldr	r3, [r3, #12]
  405c30:	459c      	cmp	ip, r3
  405c32:	f000 8159 	beq.w	405ee8 <_malloc_r+0x3b8>
  405c36:	6859      	ldr	r1, [r3, #4]
  405c38:	f021 0103 	bic.w	r1, r1, #3
  405c3c:	1b8a      	subs	r2, r1, r6
  405c3e:	2a0f      	cmp	r2, #15
  405c40:	ddf2      	ble.n	405c28 <_malloc_r+0xf8>
  405c42:	68dc      	ldr	r4, [r3, #12]
  405c44:	f8d3 c008 	ldr.w	ip, [r3, #8]
  405c48:	f046 0801 	orr.w	r8, r6, #1
  405c4c:	4628      	mov	r0, r5
  405c4e:	441e      	add	r6, r3
  405c50:	f042 0501 	orr.w	r5, r2, #1
  405c54:	f8c3 8004 	str.w	r8, [r3, #4]
  405c58:	f8cc 400c 	str.w	r4, [ip, #12]
  405c5c:	f8c4 c008 	str.w	ip, [r4, #8]
  405c60:	617e      	str	r6, [r7, #20]
  405c62:	613e      	str	r6, [r7, #16]
  405c64:	f8c6 e00c 	str.w	lr, [r6, #12]
  405c68:	f8c6 e008 	str.w	lr, [r6, #8]
  405c6c:	6075      	str	r5, [r6, #4]
  405c6e:	505a      	str	r2, [r3, r1]
  405c70:	9300      	str	r3, [sp, #0]
  405c72:	f000 fac5 	bl	406200 <__malloc_unlock>
  405c76:	9b00      	ldr	r3, [sp, #0]
  405c78:	f103 0408 	add.w	r4, r3, #8
  405c7c:	e01e      	b.n	405cbc <_malloc_r+0x18c>
  405c7e:	2910      	cmp	r1, #16
  405c80:	d820      	bhi.n	405cc4 <_malloc_r+0x194>
  405c82:	f000 fab7 	bl	4061f4 <__malloc_lock>
  405c86:	2610      	movs	r6, #16
  405c88:	2318      	movs	r3, #24
  405c8a:	2002      	movs	r0, #2
  405c8c:	4f72      	ldr	r7, [pc, #456]	; (405e58 <_malloc_r+0x328>)
  405c8e:	443b      	add	r3, r7
  405c90:	685c      	ldr	r4, [r3, #4]
  405c92:	f1a3 0208 	sub.w	r2, r3, #8
  405c96:	4294      	cmp	r4, r2
  405c98:	f000 812f 	beq.w	405efa <_malloc_r+0x3ca>
  405c9c:	6863      	ldr	r3, [r4, #4]
  405c9e:	68e1      	ldr	r1, [r4, #12]
  405ca0:	f023 0303 	bic.w	r3, r3, #3
  405ca4:	4423      	add	r3, r4
  405ca6:	685a      	ldr	r2, [r3, #4]
  405ca8:	68a6      	ldr	r6, [r4, #8]
  405caa:	f042 0201 	orr.w	r2, r2, #1
  405cae:	60f1      	str	r1, [r6, #12]
  405cb0:	4628      	mov	r0, r5
  405cb2:	608e      	str	r6, [r1, #8]
  405cb4:	605a      	str	r2, [r3, #4]
  405cb6:	f000 faa3 	bl	406200 <__malloc_unlock>
  405cba:	3408      	adds	r4, #8
  405cbc:	4620      	mov	r0, r4
  405cbe:	b003      	add	sp, #12
  405cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cc4:	2400      	movs	r4, #0
  405cc6:	230c      	movs	r3, #12
  405cc8:	4620      	mov	r0, r4
  405cca:	602b      	str	r3, [r5, #0]
  405ccc:	b003      	add	sp, #12
  405cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cd2:	2040      	movs	r0, #64	; 0x40
  405cd4:	f44f 7100 	mov.w	r1, #512	; 0x200
  405cd8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405cdc:	e74a      	b.n	405b74 <_malloc_r+0x44>
  405cde:	4423      	add	r3, r4
  405ce0:	685a      	ldr	r2, [r3, #4]
  405ce2:	68e1      	ldr	r1, [r4, #12]
  405ce4:	e7e0      	b.n	405ca8 <_malloc_r+0x178>
  405ce6:	4423      	add	r3, r4
  405ce8:	685a      	ldr	r2, [r3, #4]
  405cea:	4628      	mov	r0, r5
  405cec:	f042 0201 	orr.w	r2, r2, #1
  405cf0:	605a      	str	r2, [r3, #4]
  405cf2:	3408      	adds	r4, #8
  405cf4:	f000 fa84 	bl	406200 <__malloc_unlock>
  405cf8:	4620      	mov	r0, r4
  405cfa:	b003      	add	sp, #12
  405cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d00:	68bc      	ldr	r4, [r7, #8]
  405d02:	6863      	ldr	r3, [r4, #4]
  405d04:	f023 0803 	bic.w	r8, r3, #3
  405d08:	45b0      	cmp	r8, r6
  405d0a:	d304      	bcc.n	405d16 <_malloc_r+0x1e6>
  405d0c:	eba8 0306 	sub.w	r3, r8, r6
  405d10:	2b0f      	cmp	r3, #15
  405d12:	f300 8085 	bgt.w	405e20 <_malloc_r+0x2f0>
  405d16:	f8df 9158 	ldr.w	r9, [pc, #344]	; 405e70 <_malloc_r+0x340>
  405d1a:	4b50      	ldr	r3, [pc, #320]	; (405e5c <_malloc_r+0x32c>)
  405d1c:	f8d9 2000 	ldr.w	r2, [r9]
  405d20:	681b      	ldr	r3, [r3, #0]
  405d22:	3201      	adds	r2, #1
  405d24:	4433      	add	r3, r6
  405d26:	eb04 0a08 	add.w	sl, r4, r8
  405d2a:	f000 8154 	beq.w	405fd6 <_malloc_r+0x4a6>
  405d2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405d32:	330f      	adds	r3, #15
  405d34:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  405d38:	f02b 0b0f 	bic.w	fp, fp, #15
  405d3c:	4659      	mov	r1, fp
  405d3e:	4628      	mov	r0, r5
  405d40:	f000 ff16 	bl	406b70 <_sbrk_r>
  405d44:	1c41      	adds	r1, r0, #1
  405d46:	4602      	mov	r2, r0
  405d48:	f000 80fb 	beq.w	405f42 <_malloc_r+0x412>
  405d4c:	4582      	cmp	sl, r0
  405d4e:	f200 80f6 	bhi.w	405f3e <_malloc_r+0x40e>
  405d52:	4b43      	ldr	r3, [pc, #268]	; (405e60 <_malloc_r+0x330>)
  405d54:	6819      	ldr	r1, [r3, #0]
  405d56:	4459      	add	r1, fp
  405d58:	6019      	str	r1, [r3, #0]
  405d5a:	f000 814c 	beq.w	405ff6 <_malloc_r+0x4c6>
  405d5e:	f8d9 0000 	ldr.w	r0, [r9]
  405d62:	3001      	adds	r0, #1
  405d64:	bf1b      	ittet	ne
  405d66:	eba2 0a0a 	subne.w	sl, r2, sl
  405d6a:	4451      	addne	r1, sl
  405d6c:	f8c9 2000 	streq.w	r2, [r9]
  405d70:	6019      	strne	r1, [r3, #0]
  405d72:	f012 0107 	ands.w	r1, r2, #7
  405d76:	f000 8114 	beq.w	405fa2 <_malloc_r+0x472>
  405d7a:	f1c1 0008 	rsb	r0, r1, #8
  405d7e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405d82:	4402      	add	r2, r0
  405d84:	3108      	adds	r1, #8
  405d86:	eb02 090b 	add.w	r9, r2, fp
  405d8a:	f3c9 090b 	ubfx	r9, r9, #0, #12
  405d8e:	eba1 0909 	sub.w	r9, r1, r9
  405d92:	4649      	mov	r1, r9
  405d94:	4628      	mov	r0, r5
  405d96:	9301      	str	r3, [sp, #4]
  405d98:	9200      	str	r2, [sp, #0]
  405d9a:	f000 fee9 	bl	406b70 <_sbrk_r>
  405d9e:	1c43      	adds	r3, r0, #1
  405da0:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405da4:	f000 8142 	beq.w	40602c <_malloc_r+0x4fc>
  405da8:	1a80      	subs	r0, r0, r2
  405daa:	4448      	add	r0, r9
  405dac:	f040 0001 	orr.w	r0, r0, #1
  405db0:	6819      	ldr	r1, [r3, #0]
  405db2:	42bc      	cmp	r4, r7
  405db4:	4449      	add	r1, r9
  405db6:	60ba      	str	r2, [r7, #8]
  405db8:	6019      	str	r1, [r3, #0]
  405dba:	6050      	str	r0, [r2, #4]
  405dbc:	d017      	beq.n	405dee <_malloc_r+0x2be>
  405dbe:	f1b8 0f0f 	cmp.w	r8, #15
  405dc2:	f240 80fa 	bls.w	405fba <_malloc_r+0x48a>
  405dc6:	f04f 0c05 	mov.w	ip, #5
  405dca:	6862      	ldr	r2, [r4, #4]
  405dcc:	f1a8 000c 	sub.w	r0, r8, #12
  405dd0:	f020 0007 	bic.w	r0, r0, #7
  405dd4:	f002 0201 	and.w	r2, r2, #1
  405dd8:	eb04 0e00 	add.w	lr, r4, r0
  405ddc:	4302      	orrs	r2, r0
  405dde:	280f      	cmp	r0, #15
  405de0:	6062      	str	r2, [r4, #4]
  405de2:	f8ce c004 	str.w	ip, [lr, #4]
  405de6:	f8ce c008 	str.w	ip, [lr, #8]
  405dea:	f200 8116 	bhi.w	40601a <_malloc_r+0x4ea>
  405dee:	4b1d      	ldr	r3, [pc, #116]	; (405e64 <_malloc_r+0x334>)
  405df0:	68bc      	ldr	r4, [r7, #8]
  405df2:	681a      	ldr	r2, [r3, #0]
  405df4:	4291      	cmp	r1, r2
  405df6:	bf88      	it	hi
  405df8:	6019      	strhi	r1, [r3, #0]
  405dfa:	4b1b      	ldr	r3, [pc, #108]	; (405e68 <_malloc_r+0x338>)
  405dfc:	681a      	ldr	r2, [r3, #0]
  405dfe:	4291      	cmp	r1, r2
  405e00:	6862      	ldr	r2, [r4, #4]
  405e02:	bf88      	it	hi
  405e04:	6019      	strhi	r1, [r3, #0]
  405e06:	f022 0203 	bic.w	r2, r2, #3
  405e0a:	4296      	cmp	r6, r2
  405e0c:	eba2 0306 	sub.w	r3, r2, r6
  405e10:	d801      	bhi.n	405e16 <_malloc_r+0x2e6>
  405e12:	2b0f      	cmp	r3, #15
  405e14:	dc04      	bgt.n	405e20 <_malloc_r+0x2f0>
  405e16:	4628      	mov	r0, r5
  405e18:	f000 f9f2 	bl	406200 <__malloc_unlock>
  405e1c:	2400      	movs	r4, #0
  405e1e:	e74d      	b.n	405cbc <_malloc_r+0x18c>
  405e20:	f046 0201 	orr.w	r2, r6, #1
  405e24:	f043 0301 	orr.w	r3, r3, #1
  405e28:	4426      	add	r6, r4
  405e2a:	6062      	str	r2, [r4, #4]
  405e2c:	4628      	mov	r0, r5
  405e2e:	60be      	str	r6, [r7, #8]
  405e30:	3408      	adds	r4, #8
  405e32:	6073      	str	r3, [r6, #4]
  405e34:	f000 f9e4 	bl	406200 <__malloc_unlock>
  405e38:	4620      	mov	r0, r4
  405e3a:	b003      	add	sp, #12
  405e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e40:	2b14      	cmp	r3, #20
  405e42:	d970      	bls.n	405f26 <_malloc_r+0x3f6>
  405e44:	2b54      	cmp	r3, #84	; 0x54
  405e46:	f200 80a2 	bhi.w	405f8e <_malloc_r+0x45e>
  405e4a:	0b33      	lsrs	r3, r6, #12
  405e4c:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  405e50:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  405e54:	00c1      	lsls	r1, r0, #3
  405e56:	e68d      	b.n	405b74 <_malloc_r+0x44>
  405e58:	20000728 	.word	0x20000728
  405e5c:	20000da8 	.word	0x20000da8
  405e60:	20000d78 	.word	0x20000d78
  405e64:	20000da0 	.word	0x20000da0
  405e68:	20000da4 	.word	0x20000da4
  405e6c:	20000730 	.word	0x20000730
  405e70:	20000b30 	.word	0x20000b30
  405e74:	0a5a      	lsrs	r2, r3, #9
  405e76:	2a04      	cmp	r2, #4
  405e78:	d95b      	bls.n	405f32 <_malloc_r+0x402>
  405e7a:	2a14      	cmp	r2, #20
  405e7c:	f200 80ae 	bhi.w	405fdc <_malloc_r+0x4ac>
  405e80:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405e84:	00c9      	lsls	r1, r1, #3
  405e86:	325b      	adds	r2, #91	; 0x5b
  405e88:	eb07 0c01 	add.w	ip, r7, r1
  405e8c:	5879      	ldr	r1, [r7, r1]
  405e8e:	f1ac 0c08 	sub.w	ip, ip, #8
  405e92:	458c      	cmp	ip, r1
  405e94:	f000 8088 	beq.w	405fa8 <_malloc_r+0x478>
  405e98:	684a      	ldr	r2, [r1, #4]
  405e9a:	f022 0203 	bic.w	r2, r2, #3
  405e9e:	4293      	cmp	r3, r2
  405ea0:	d273      	bcs.n	405f8a <_malloc_r+0x45a>
  405ea2:	6889      	ldr	r1, [r1, #8]
  405ea4:	458c      	cmp	ip, r1
  405ea6:	d1f7      	bne.n	405e98 <_malloc_r+0x368>
  405ea8:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405eac:	687a      	ldr	r2, [r7, #4]
  405eae:	60e3      	str	r3, [r4, #12]
  405eb0:	f8c4 c008 	str.w	ip, [r4, #8]
  405eb4:	609c      	str	r4, [r3, #8]
  405eb6:	f8cc 400c 	str.w	r4, [ip, #12]
  405eba:	e69e      	b.n	405bfa <_malloc_r+0xca>
  405ebc:	f046 0c01 	orr.w	ip, r6, #1
  405ec0:	f042 0101 	orr.w	r1, r2, #1
  405ec4:	4426      	add	r6, r4
  405ec6:	f8c4 c004 	str.w	ip, [r4, #4]
  405eca:	4628      	mov	r0, r5
  405ecc:	617e      	str	r6, [r7, #20]
  405ece:	613e      	str	r6, [r7, #16]
  405ed0:	f8c6 e00c 	str.w	lr, [r6, #12]
  405ed4:	f8c6 e008 	str.w	lr, [r6, #8]
  405ed8:	6071      	str	r1, [r6, #4]
  405eda:	50e2      	str	r2, [r4, r3]
  405edc:	f000 f990 	bl	406200 <__malloc_unlock>
  405ee0:	3408      	adds	r4, #8
  405ee2:	e6eb      	b.n	405cbc <_malloc_r+0x18c>
  405ee4:	687a      	ldr	r2, [r7, #4]
  405ee6:	e688      	b.n	405bfa <_malloc_r+0xca>
  405ee8:	f108 0801 	add.w	r8, r8, #1
  405eec:	f018 0f03 	tst.w	r8, #3
  405ef0:	f10c 0c08 	add.w	ip, ip, #8
  405ef4:	f47f ae93 	bne.w	405c1e <_malloc_r+0xee>
  405ef8:	e02d      	b.n	405f56 <_malloc_r+0x426>
  405efa:	68dc      	ldr	r4, [r3, #12]
  405efc:	42a3      	cmp	r3, r4
  405efe:	bf08      	it	eq
  405f00:	3002      	addeq	r0, #2
  405f02:	f43f ae4b 	beq.w	405b9c <_malloc_r+0x6c>
  405f06:	e6c9      	b.n	405c9c <_malloc_r+0x16c>
  405f08:	461c      	mov	r4, r3
  405f0a:	4419      	add	r1, r3
  405f0c:	684a      	ldr	r2, [r1, #4]
  405f0e:	68db      	ldr	r3, [r3, #12]
  405f10:	f854 6f08 	ldr.w	r6, [r4, #8]!
  405f14:	f042 0201 	orr.w	r2, r2, #1
  405f18:	604a      	str	r2, [r1, #4]
  405f1a:	4628      	mov	r0, r5
  405f1c:	60f3      	str	r3, [r6, #12]
  405f1e:	609e      	str	r6, [r3, #8]
  405f20:	f000 f96e 	bl	406200 <__malloc_unlock>
  405f24:	e6ca      	b.n	405cbc <_malloc_r+0x18c>
  405f26:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  405f2a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405f2e:	00c1      	lsls	r1, r0, #3
  405f30:	e620      	b.n	405b74 <_malloc_r+0x44>
  405f32:	099a      	lsrs	r2, r3, #6
  405f34:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405f38:	00c9      	lsls	r1, r1, #3
  405f3a:	3238      	adds	r2, #56	; 0x38
  405f3c:	e7a4      	b.n	405e88 <_malloc_r+0x358>
  405f3e:	42bc      	cmp	r4, r7
  405f40:	d054      	beq.n	405fec <_malloc_r+0x4bc>
  405f42:	68bc      	ldr	r4, [r7, #8]
  405f44:	6862      	ldr	r2, [r4, #4]
  405f46:	f022 0203 	bic.w	r2, r2, #3
  405f4a:	e75e      	b.n	405e0a <_malloc_r+0x2da>
  405f4c:	f859 3908 	ldr.w	r3, [r9], #-8
  405f50:	4599      	cmp	r9, r3
  405f52:	f040 8086 	bne.w	406062 <_malloc_r+0x532>
  405f56:	f010 0f03 	tst.w	r0, #3
  405f5a:	f100 30ff 	add.w	r0, r0, #4294967295
  405f5e:	d1f5      	bne.n	405f4c <_malloc_r+0x41c>
  405f60:	687b      	ldr	r3, [r7, #4]
  405f62:	ea23 0304 	bic.w	r3, r3, r4
  405f66:	607b      	str	r3, [r7, #4]
  405f68:	0064      	lsls	r4, r4, #1
  405f6a:	429c      	cmp	r4, r3
  405f6c:	f63f aec8 	bhi.w	405d00 <_malloc_r+0x1d0>
  405f70:	2c00      	cmp	r4, #0
  405f72:	f43f aec5 	beq.w	405d00 <_malloc_r+0x1d0>
  405f76:	421c      	tst	r4, r3
  405f78:	4640      	mov	r0, r8
  405f7a:	f47f ae4c 	bne.w	405c16 <_malloc_r+0xe6>
  405f7e:	0064      	lsls	r4, r4, #1
  405f80:	421c      	tst	r4, r3
  405f82:	f100 0004 	add.w	r0, r0, #4
  405f86:	d0fa      	beq.n	405f7e <_malloc_r+0x44e>
  405f88:	e645      	b.n	405c16 <_malloc_r+0xe6>
  405f8a:	468c      	mov	ip, r1
  405f8c:	e78c      	b.n	405ea8 <_malloc_r+0x378>
  405f8e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405f92:	d815      	bhi.n	405fc0 <_malloc_r+0x490>
  405f94:	0bf3      	lsrs	r3, r6, #15
  405f96:	f103 0078 	add.w	r0, r3, #120	; 0x78
  405f9a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  405f9e:	00c1      	lsls	r1, r0, #3
  405fa0:	e5e8      	b.n	405b74 <_malloc_r+0x44>
  405fa2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405fa6:	e6ee      	b.n	405d86 <_malloc_r+0x256>
  405fa8:	2101      	movs	r1, #1
  405faa:	687b      	ldr	r3, [r7, #4]
  405fac:	1092      	asrs	r2, r2, #2
  405fae:	fa01 f202 	lsl.w	r2, r1, r2
  405fb2:	431a      	orrs	r2, r3
  405fb4:	607a      	str	r2, [r7, #4]
  405fb6:	4663      	mov	r3, ip
  405fb8:	e779      	b.n	405eae <_malloc_r+0x37e>
  405fba:	2301      	movs	r3, #1
  405fbc:	6053      	str	r3, [r2, #4]
  405fbe:	e72a      	b.n	405e16 <_malloc_r+0x2e6>
  405fc0:	f240 5254 	movw	r2, #1364	; 0x554
  405fc4:	4293      	cmp	r3, r2
  405fc6:	d822      	bhi.n	40600e <_malloc_r+0x4de>
  405fc8:	0cb3      	lsrs	r3, r6, #18
  405fca:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  405fce:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  405fd2:	00c1      	lsls	r1, r0, #3
  405fd4:	e5ce      	b.n	405b74 <_malloc_r+0x44>
  405fd6:	f103 0b10 	add.w	fp, r3, #16
  405fda:	e6af      	b.n	405d3c <_malloc_r+0x20c>
  405fdc:	2a54      	cmp	r2, #84	; 0x54
  405fde:	d829      	bhi.n	406034 <_malloc_r+0x504>
  405fe0:	0b1a      	lsrs	r2, r3, #12
  405fe2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  405fe6:	00c9      	lsls	r1, r1, #3
  405fe8:	326e      	adds	r2, #110	; 0x6e
  405fea:	e74d      	b.n	405e88 <_malloc_r+0x358>
  405fec:	4b20      	ldr	r3, [pc, #128]	; (406070 <_malloc_r+0x540>)
  405fee:	6819      	ldr	r1, [r3, #0]
  405ff0:	4459      	add	r1, fp
  405ff2:	6019      	str	r1, [r3, #0]
  405ff4:	e6b3      	b.n	405d5e <_malloc_r+0x22e>
  405ff6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405ffa:	2800      	cmp	r0, #0
  405ffc:	f47f aeaf 	bne.w	405d5e <_malloc_r+0x22e>
  406000:	eb08 030b 	add.w	r3, r8, fp
  406004:	68ba      	ldr	r2, [r7, #8]
  406006:	f043 0301 	orr.w	r3, r3, #1
  40600a:	6053      	str	r3, [r2, #4]
  40600c:	e6ef      	b.n	405dee <_malloc_r+0x2be>
  40600e:	207f      	movs	r0, #127	; 0x7f
  406010:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  406014:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406018:	e5ac      	b.n	405b74 <_malloc_r+0x44>
  40601a:	f104 0108 	add.w	r1, r4, #8
  40601e:	4628      	mov	r0, r5
  406020:	9300      	str	r3, [sp, #0]
  406022:	f7ff fc8d 	bl	405940 <_free_r>
  406026:	9b00      	ldr	r3, [sp, #0]
  406028:	6819      	ldr	r1, [r3, #0]
  40602a:	e6e0      	b.n	405dee <_malloc_r+0x2be>
  40602c:	2001      	movs	r0, #1
  40602e:	f04f 0900 	mov.w	r9, #0
  406032:	e6bd      	b.n	405db0 <_malloc_r+0x280>
  406034:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406038:	d805      	bhi.n	406046 <_malloc_r+0x516>
  40603a:	0bda      	lsrs	r2, r3, #15
  40603c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406040:	00c9      	lsls	r1, r1, #3
  406042:	3277      	adds	r2, #119	; 0x77
  406044:	e720      	b.n	405e88 <_malloc_r+0x358>
  406046:	f240 5154 	movw	r1, #1364	; 0x554
  40604a:	428a      	cmp	r2, r1
  40604c:	d805      	bhi.n	40605a <_malloc_r+0x52a>
  40604e:	0c9a      	lsrs	r2, r3, #18
  406050:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406054:	00c9      	lsls	r1, r1, #3
  406056:	327c      	adds	r2, #124	; 0x7c
  406058:	e716      	b.n	405e88 <_malloc_r+0x358>
  40605a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40605e:	227e      	movs	r2, #126	; 0x7e
  406060:	e712      	b.n	405e88 <_malloc_r+0x358>
  406062:	687b      	ldr	r3, [r7, #4]
  406064:	e780      	b.n	405f68 <_malloc_r+0x438>
  406066:	08f0      	lsrs	r0, r6, #3
  406068:	f106 0308 	add.w	r3, r6, #8
  40606c:	e60e      	b.n	405c8c <_malloc_r+0x15c>
  40606e:	bf00      	nop
  406070:	20000d78 	.word	0x20000d78

00406074 <__ascii_mbtowc>:
  406074:	b082      	sub	sp, #8
  406076:	b149      	cbz	r1, 40608c <__ascii_mbtowc+0x18>
  406078:	b15a      	cbz	r2, 406092 <__ascii_mbtowc+0x1e>
  40607a:	b16b      	cbz	r3, 406098 <__ascii_mbtowc+0x24>
  40607c:	7813      	ldrb	r3, [r2, #0]
  40607e:	600b      	str	r3, [r1, #0]
  406080:	7812      	ldrb	r2, [r2, #0]
  406082:	1c10      	adds	r0, r2, #0
  406084:	bf18      	it	ne
  406086:	2001      	movne	r0, #1
  406088:	b002      	add	sp, #8
  40608a:	4770      	bx	lr
  40608c:	a901      	add	r1, sp, #4
  40608e:	2a00      	cmp	r2, #0
  406090:	d1f3      	bne.n	40607a <__ascii_mbtowc+0x6>
  406092:	4610      	mov	r0, r2
  406094:	b002      	add	sp, #8
  406096:	4770      	bx	lr
  406098:	f06f 0001 	mvn.w	r0, #1
  40609c:	e7f4      	b.n	406088 <__ascii_mbtowc+0x14>
  40609e:	bf00      	nop

004060a0 <memchr>:
  4060a0:	0783      	lsls	r3, r0, #30
  4060a2:	b470      	push	{r4, r5, r6}
  4060a4:	b2cd      	uxtb	r5, r1
  4060a6:	d03d      	beq.n	406124 <memchr+0x84>
  4060a8:	1e54      	subs	r4, r2, #1
  4060aa:	b30a      	cbz	r2, 4060f0 <memchr+0x50>
  4060ac:	7803      	ldrb	r3, [r0, #0]
  4060ae:	42ab      	cmp	r3, r5
  4060b0:	d01f      	beq.n	4060f2 <memchr+0x52>
  4060b2:	1c43      	adds	r3, r0, #1
  4060b4:	e005      	b.n	4060c2 <memchr+0x22>
  4060b6:	f114 34ff 	adds.w	r4, r4, #4294967295
  4060ba:	d319      	bcc.n	4060f0 <memchr+0x50>
  4060bc:	7802      	ldrb	r2, [r0, #0]
  4060be:	42aa      	cmp	r2, r5
  4060c0:	d017      	beq.n	4060f2 <memchr+0x52>
  4060c2:	f013 0f03 	tst.w	r3, #3
  4060c6:	4618      	mov	r0, r3
  4060c8:	f103 0301 	add.w	r3, r3, #1
  4060cc:	d1f3      	bne.n	4060b6 <memchr+0x16>
  4060ce:	2c03      	cmp	r4, #3
  4060d0:	d811      	bhi.n	4060f6 <memchr+0x56>
  4060d2:	b34c      	cbz	r4, 406128 <memchr+0x88>
  4060d4:	7803      	ldrb	r3, [r0, #0]
  4060d6:	42ab      	cmp	r3, r5
  4060d8:	d00b      	beq.n	4060f2 <memchr+0x52>
  4060da:	4404      	add	r4, r0
  4060dc:	1c43      	adds	r3, r0, #1
  4060de:	e002      	b.n	4060e6 <memchr+0x46>
  4060e0:	7802      	ldrb	r2, [r0, #0]
  4060e2:	42aa      	cmp	r2, r5
  4060e4:	d005      	beq.n	4060f2 <memchr+0x52>
  4060e6:	429c      	cmp	r4, r3
  4060e8:	4618      	mov	r0, r3
  4060ea:	f103 0301 	add.w	r3, r3, #1
  4060ee:	d1f7      	bne.n	4060e0 <memchr+0x40>
  4060f0:	2000      	movs	r0, #0
  4060f2:	bc70      	pop	{r4, r5, r6}
  4060f4:	4770      	bx	lr
  4060f6:	0209      	lsls	r1, r1, #8
  4060f8:	b289      	uxth	r1, r1
  4060fa:	4329      	orrs	r1, r5
  4060fc:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406100:	6803      	ldr	r3, [r0, #0]
  406102:	4606      	mov	r6, r0
  406104:	404b      	eors	r3, r1
  406106:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40610a:	ea22 0303 	bic.w	r3, r2, r3
  40610e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  406112:	f100 0004 	add.w	r0, r0, #4
  406116:	d103      	bne.n	406120 <memchr+0x80>
  406118:	3c04      	subs	r4, #4
  40611a:	2c03      	cmp	r4, #3
  40611c:	d8f0      	bhi.n	406100 <memchr+0x60>
  40611e:	e7d8      	b.n	4060d2 <memchr+0x32>
  406120:	4630      	mov	r0, r6
  406122:	e7d7      	b.n	4060d4 <memchr+0x34>
  406124:	4614      	mov	r4, r2
  406126:	e7d2      	b.n	4060ce <memchr+0x2e>
  406128:	4620      	mov	r0, r4
  40612a:	e7e2      	b.n	4060f2 <memchr+0x52>

0040612c <memmove>:
  40612c:	4288      	cmp	r0, r1
  40612e:	b5f0      	push	{r4, r5, r6, r7, lr}
  406130:	d90d      	bls.n	40614e <memmove+0x22>
  406132:	188b      	adds	r3, r1, r2
  406134:	4298      	cmp	r0, r3
  406136:	d20a      	bcs.n	40614e <memmove+0x22>
  406138:	1884      	adds	r4, r0, r2
  40613a:	2a00      	cmp	r2, #0
  40613c:	d051      	beq.n	4061e2 <memmove+0xb6>
  40613e:	4622      	mov	r2, r4
  406140:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406144:	4299      	cmp	r1, r3
  406146:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40614a:	d1f9      	bne.n	406140 <memmove+0x14>
  40614c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40614e:	2a0f      	cmp	r2, #15
  406150:	d948      	bls.n	4061e4 <memmove+0xb8>
  406152:	ea41 0300 	orr.w	r3, r1, r0
  406156:	079b      	lsls	r3, r3, #30
  406158:	d146      	bne.n	4061e8 <memmove+0xbc>
  40615a:	4615      	mov	r5, r2
  40615c:	f100 0410 	add.w	r4, r0, #16
  406160:	f101 0310 	add.w	r3, r1, #16
  406164:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406168:	3d10      	subs	r5, #16
  40616a:	f844 6c10 	str.w	r6, [r4, #-16]
  40616e:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406172:	2d0f      	cmp	r5, #15
  406174:	f844 6c0c 	str.w	r6, [r4, #-12]
  406178:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40617c:	f104 0410 	add.w	r4, r4, #16
  406180:	f844 6c18 	str.w	r6, [r4, #-24]
  406184:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406188:	f103 0310 	add.w	r3, r3, #16
  40618c:	f844 6c14 	str.w	r6, [r4, #-20]
  406190:	d8e8      	bhi.n	406164 <memmove+0x38>
  406192:	f1a2 0310 	sub.w	r3, r2, #16
  406196:	f023 030f 	bic.w	r3, r3, #15
  40619a:	f002 0e0f 	and.w	lr, r2, #15
  40619e:	3310      	adds	r3, #16
  4061a0:	f1be 0f03 	cmp.w	lr, #3
  4061a4:	4419      	add	r1, r3
  4061a6:	4403      	add	r3, r0
  4061a8:	d921      	bls.n	4061ee <memmove+0xc2>
  4061aa:	460e      	mov	r6, r1
  4061ac:	4674      	mov	r4, lr
  4061ae:	1f1d      	subs	r5, r3, #4
  4061b0:	f856 7b04 	ldr.w	r7, [r6], #4
  4061b4:	3c04      	subs	r4, #4
  4061b6:	2c03      	cmp	r4, #3
  4061b8:	f845 7f04 	str.w	r7, [r5, #4]!
  4061bc:	d8f8      	bhi.n	4061b0 <memmove+0x84>
  4061be:	f1ae 0404 	sub.w	r4, lr, #4
  4061c2:	f024 0403 	bic.w	r4, r4, #3
  4061c6:	3404      	adds	r4, #4
  4061c8:	4421      	add	r1, r4
  4061ca:	4423      	add	r3, r4
  4061cc:	f002 0203 	and.w	r2, r2, #3
  4061d0:	b162      	cbz	r2, 4061ec <memmove+0xc0>
  4061d2:	3b01      	subs	r3, #1
  4061d4:	440a      	add	r2, r1
  4061d6:	f811 4b01 	ldrb.w	r4, [r1], #1
  4061da:	428a      	cmp	r2, r1
  4061dc:	f803 4f01 	strb.w	r4, [r3, #1]!
  4061e0:	d1f9      	bne.n	4061d6 <memmove+0xaa>
  4061e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4061e4:	4603      	mov	r3, r0
  4061e6:	e7f3      	b.n	4061d0 <memmove+0xa4>
  4061e8:	4603      	mov	r3, r0
  4061ea:	e7f2      	b.n	4061d2 <memmove+0xa6>
  4061ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4061ee:	4672      	mov	r2, lr
  4061f0:	e7ee      	b.n	4061d0 <memmove+0xa4>
  4061f2:	bf00      	nop

004061f4 <__malloc_lock>:
  4061f4:	4801      	ldr	r0, [pc, #4]	; (4061fc <__malloc_lock+0x8>)
  4061f6:	f7ff bc97 	b.w	405b28 <__retarget_lock_acquire_recursive>
  4061fa:	bf00      	nop
  4061fc:	20000e98 	.word	0x20000e98

00406200 <__malloc_unlock>:
  406200:	4801      	ldr	r0, [pc, #4]	; (406208 <__malloc_unlock+0x8>)
  406202:	f7ff bc93 	b.w	405b2c <__retarget_lock_release_recursive>
  406206:	bf00      	nop
  406208:	20000e98 	.word	0x20000e98

0040620c <_Balloc>:
  40620c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40620e:	b570      	push	{r4, r5, r6, lr}
  406210:	4605      	mov	r5, r0
  406212:	460c      	mov	r4, r1
  406214:	b14b      	cbz	r3, 40622a <_Balloc+0x1e>
  406216:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40621a:	b180      	cbz	r0, 40623e <_Balloc+0x32>
  40621c:	6802      	ldr	r2, [r0, #0]
  40621e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406222:	2300      	movs	r3, #0
  406224:	6103      	str	r3, [r0, #16]
  406226:	60c3      	str	r3, [r0, #12]
  406228:	bd70      	pop	{r4, r5, r6, pc}
  40622a:	2221      	movs	r2, #33	; 0x21
  40622c:	2104      	movs	r1, #4
  40622e:	f000 fd9d 	bl	406d6c <_calloc_r>
  406232:	64e8      	str	r0, [r5, #76]	; 0x4c
  406234:	4603      	mov	r3, r0
  406236:	2800      	cmp	r0, #0
  406238:	d1ed      	bne.n	406216 <_Balloc+0xa>
  40623a:	2000      	movs	r0, #0
  40623c:	bd70      	pop	{r4, r5, r6, pc}
  40623e:	2101      	movs	r1, #1
  406240:	fa01 f604 	lsl.w	r6, r1, r4
  406244:	1d72      	adds	r2, r6, #5
  406246:	4628      	mov	r0, r5
  406248:	0092      	lsls	r2, r2, #2
  40624a:	f000 fd8f 	bl	406d6c <_calloc_r>
  40624e:	2800      	cmp	r0, #0
  406250:	d0f3      	beq.n	40623a <_Balloc+0x2e>
  406252:	6044      	str	r4, [r0, #4]
  406254:	6086      	str	r6, [r0, #8]
  406256:	e7e4      	b.n	406222 <_Balloc+0x16>

00406258 <_Bfree>:
  406258:	b131      	cbz	r1, 406268 <_Bfree+0x10>
  40625a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40625c:	684a      	ldr	r2, [r1, #4]
  40625e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406262:	6008      	str	r0, [r1, #0]
  406264:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406268:	4770      	bx	lr
  40626a:	bf00      	nop

0040626c <__multadd>:
  40626c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40626e:	460c      	mov	r4, r1
  406270:	4605      	mov	r5, r0
  406272:	f04f 0e00 	mov.w	lr, #0
  406276:	690e      	ldr	r6, [r1, #16]
  406278:	b083      	sub	sp, #12
  40627a:	f101 0714 	add.w	r7, r1, #20
  40627e:	6838      	ldr	r0, [r7, #0]
  406280:	f10e 0e01 	add.w	lr, lr, #1
  406284:	b281      	uxth	r1, r0
  406286:	fb02 3301 	mla	r3, r2, r1, r3
  40628a:	0c01      	lsrs	r1, r0, #16
  40628c:	0c18      	lsrs	r0, r3, #16
  40628e:	fb02 0101 	mla	r1, r2, r1, r0
  406292:	b29b      	uxth	r3, r3
  406294:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406298:	4576      	cmp	r6, lr
  40629a:	f847 3b04 	str.w	r3, [r7], #4
  40629e:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4062a2:	dcec      	bgt.n	40627e <__multadd+0x12>
  4062a4:	b13b      	cbz	r3, 4062b6 <__multadd+0x4a>
  4062a6:	68a2      	ldr	r2, [r4, #8]
  4062a8:	4296      	cmp	r6, r2
  4062aa:	da07      	bge.n	4062bc <__multadd+0x50>
  4062ac:	eb04 0286 	add.w	r2, r4, r6, lsl #2
  4062b0:	3601      	adds	r6, #1
  4062b2:	6153      	str	r3, [r2, #20]
  4062b4:	6126      	str	r6, [r4, #16]
  4062b6:	4620      	mov	r0, r4
  4062b8:	b003      	add	sp, #12
  4062ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4062bc:	6861      	ldr	r1, [r4, #4]
  4062be:	4628      	mov	r0, r5
  4062c0:	3101      	adds	r1, #1
  4062c2:	9301      	str	r3, [sp, #4]
  4062c4:	f7ff ffa2 	bl	40620c <_Balloc>
  4062c8:	4607      	mov	r7, r0
  4062ca:	6922      	ldr	r2, [r4, #16]
  4062cc:	f104 010c 	add.w	r1, r4, #12
  4062d0:	3202      	adds	r2, #2
  4062d2:	0092      	lsls	r2, r2, #2
  4062d4:	300c      	adds	r0, #12
  4062d6:	f7fc ff69 	bl	4031ac <memcpy>
  4062da:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  4062dc:	6861      	ldr	r1, [r4, #4]
  4062de:	9b01      	ldr	r3, [sp, #4]
  4062e0:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4062e4:	6020      	str	r0, [r4, #0]
  4062e6:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  4062ea:	463c      	mov	r4, r7
  4062ec:	e7de      	b.n	4062ac <__multadd+0x40>
  4062ee:	bf00      	nop

004062f0 <__hi0bits>:
  4062f0:	0c02      	lsrs	r2, r0, #16
  4062f2:	0412      	lsls	r2, r2, #16
  4062f4:	4603      	mov	r3, r0
  4062f6:	b9b2      	cbnz	r2, 406326 <__hi0bits+0x36>
  4062f8:	0403      	lsls	r3, r0, #16
  4062fa:	2010      	movs	r0, #16
  4062fc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406300:	bf04      	itt	eq
  406302:	021b      	lsleq	r3, r3, #8
  406304:	3008      	addeq	r0, #8
  406306:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40630a:	bf04      	itt	eq
  40630c:	011b      	lsleq	r3, r3, #4
  40630e:	3004      	addeq	r0, #4
  406310:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406314:	bf04      	itt	eq
  406316:	009b      	lsleq	r3, r3, #2
  406318:	3002      	addeq	r0, #2
  40631a:	2b00      	cmp	r3, #0
  40631c:	db02      	blt.n	406324 <__hi0bits+0x34>
  40631e:	005b      	lsls	r3, r3, #1
  406320:	d403      	bmi.n	40632a <__hi0bits+0x3a>
  406322:	2020      	movs	r0, #32
  406324:	4770      	bx	lr
  406326:	2000      	movs	r0, #0
  406328:	e7e8      	b.n	4062fc <__hi0bits+0xc>
  40632a:	3001      	adds	r0, #1
  40632c:	4770      	bx	lr
  40632e:	bf00      	nop

00406330 <__lo0bits>:
  406330:	6803      	ldr	r3, [r0, #0]
  406332:	4601      	mov	r1, r0
  406334:	f013 0207 	ands.w	r2, r3, #7
  406338:	d007      	beq.n	40634a <__lo0bits+0x1a>
  40633a:	07da      	lsls	r2, r3, #31
  40633c:	d421      	bmi.n	406382 <__lo0bits+0x52>
  40633e:	0798      	lsls	r0, r3, #30
  406340:	d421      	bmi.n	406386 <__lo0bits+0x56>
  406342:	089b      	lsrs	r3, r3, #2
  406344:	600b      	str	r3, [r1, #0]
  406346:	2002      	movs	r0, #2
  406348:	4770      	bx	lr
  40634a:	b298      	uxth	r0, r3
  40634c:	b198      	cbz	r0, 406376 <__lo0bits+0x46>
  40634e:	4610      	mov	r0, r2
  406350:	f013 0fff 	tst.w	r3, #255	; 0xff
  406354:	bf04      	itt	eq
  406356:	0a1b      	lsreq	r3, r3, #8
  406358:	3008      	addeq	r0, #8
  40635a:	071a      	lsls	r2, r3, #28
  40635c:	bf04      	itt	eq
  40635e:	091b      	lsreq	r3, r3, #4
  406360:	3004      	addeq	r0, #4
  406362:	079a      	lsls	r2, r3, #30
  406364:	bf04      	itt	eq
  406366:	089b      	lsreq	r3, r3, #2
  406368:	3002      	addeq	r0, #2
  40636a:	07da      	lsls	r2, r3, #31
  40636c:	d407      	bmi.n	40637e <__lo0bits+0x4e>
  40636e:	085b      	lsrs	r3, r3, #1
  406370:	d104      	bne.n	40637c <__lo0bits+0x4c>
  406372:	2020      	movs	r0, #32
  406374:	4770      	bx	lr
  406376:	0c1b      	lsrs	r3, r3, #16
  406378:	2010      	movs	r0, #16
  40637a:	e7e9      	b.n	406350 <__lo0bits+0x20>
  40637c:	3001      	adds	r0, #1
  40637e:	600b      	str	r3, [r1, #0]
  406380:	4770      	bx	lr
  406382:	2000      	movs	r0, #0
  406384:	4770      	bx	lr
  406386:	085b      	lsrs	r3, r3, #1
  406388:	600b      	str	r3, [r1, #0]
  40638a:	2001      	movs	r0, #1
  40638c:	4770      	bx	lr
  40638e:	bf00      	nop

00406390 <__i2b>:
  406390:	b510      	push	{r4, lr}
  406392:	460c      	mov	r4, r1
  406394:	2101      	movs	r1, #1
  406396:	f7ff ff39 	bl	40620c <_Balloc>
  40639a:	2201      	movs	r2, #1
  40639c:	6144      	str	r4, [r0, #20]
  40639e:	6102      	str	r2, [r0, #16]
  4063a0:	bd10      	pop	{r4, pc}
  4063a2:	bf00      	nop

004063a4 <__multiply>:
  4063a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4063a8:	690c      	ldr	r4, [r1, #16]
  4063aa:	6915      	ldr	r5, [r2, #16]
  4063ac:	b083      	sub	sp, #12
  4063ae:	42ac      	cmp	r4, r5
  4063b0:	468b      	mov	fp, r1
  4063b2:	4616      	mov	r6, r2
  4063b4:	da04      	bge.n	4063c0 <__multiply+0x1c>
  4063b6:	4622      	mov	r2, r4
  4063b8:	46b3      	mov	fp, r6
  4063ba:	462c      	mov	r4, r5
  4063bc:	460e      	mov	r6, r1
  4063be:	4615      	mov	r5, r2
  4063c0:	f8db 3008 	ldr.w	r3, [fp, #8]
  4063c4:	eb04 0805 	add.w	r8, r4, r5
  4063c8:	f8db 1004 	ldr.w	r1, [fp, #4]
  4063cc:	4598      	cmp	r8, r3
  4063ce:	bfc8      	it	gt
  4063d0:	3101      	addgt	r1, #1
  4063d2:	f7ff ff1b 	bl	40620c <_Balloc>
  4063d6:	f100 0914 	add.w	r9, r0, #20
  4063da:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4063de:	45d1      	cmp	r9, sl
  4063e0:	9000      	str	r0, [sp, #0]
  4063e2:	d205      	bcs.n	4063f0 <__multiply+0x4c>
  4063e4:	464b      	mov	r3, r9
  4063e6:	2100      	movs	r1, #0
  4063e8:	f843 1b04 	str.w	r1, [r3], #4
  4063ec:	459a      	cmp	sl, r3
  4063ee:	d8fb      	bhi.n	4063e8 <__multiply+0x44>
  4063f0:	f106 0c14 	add.w	ip, r6, #20
  4063f4:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4063f8:	f10b 0b14 	add.w	fp, fp, #20
  4063fc:	459c      	cmp	ip, r3
  4063fe:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406402:	d24b      	bcs.n	40649c <__multiply+0xf8>
  406404:	f8cd a004 	str.w	sl, [sp, #4]
  406408:	469a      	mov	sl, r3
  40640a:	f8dc 5000 	ldr.w	r5, [ip]
  40640e:	b2af      	uxth	r7, r5
  406410:	b1e7      	cbz	r7, 40644c <__multiply+0xa8>
  406412:	464d      	mov	r5, r9
  406414:	465e      	mov	r6, fp
  406416:	2100      	movs	r1, #0
  406418:	f856 2b04 	ldr.w	r2, [r6], #4
  40641c:	6828      	ldr	r0, [r5, #0]
  40641e:	b293      	uxth	r3, r2
  406420:	b284      	uxth	r4, r0
  406422:	0c12      	lsrs	r2, r2, #16
  406424:	fb07 4303 	mla	r3, r7, r3, r4
  406428:	0c00      	lsrs	r0, r0, #16
  40642a:	fb07 0202 	mla	r2, r7, r2, r0
  40642e:	440b      	add	r3, r1
  406430:	eb02 4113 	add.w	r1, r2, r3, lsr #16
  406434:	b29b      	uxth	r3, r3
  406436:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40643a:	45b6      	cmp	lr, r6
  40643c:	f845 3b04 	str.w	r3, [r5], #4
  406440:	ea4f 4111 	mov.w	r1, r1, lsr #16
  406444:	d8e8      	bhi.n	406418 <__multiply+0x74>
  406446:	6029      	str	r1, [r5, #0]
  406448:	f8dc 5000 	ldr.w	r5, [ip]
  40644c:	0c2d      	lsrs	r5, r5, #16
  40644e:	d01d      	beq.n	40648c <__multiply+0xe8>
  406450:	f8d9 3000 	ldr.w	r3, [r9]
  406454:	4648      	mov	r0, r9
  406456:	461c      	mov	r4, r3
  406458:	4659      	mov	r1, fp
  40645a:	2200      	movs	r2, #0
  40645c:	880e      	ldrh	r6, [r1, #0]
  40645e:	0c24      	lsrs	r4, r4, #16
  406460:	fb05 4406 	mla	r4, r5, r6, r4
  406464:	b29b      	uxth	r3, r3
  406466:	4422      	add	r2, r4
  406468:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40646c:	f840 3b04 	str.w	r3, [r0], #4
  406470:	f851 3b04 	ldr.w	r3, [r1], #4
  406474:	6804      	ldr	r4, [r0, #0]
  406476:	0c1b      	lsrs	r3, r3, #16
  406478:	b2a6      	uxth	r6, r4
  40647a:	fb05 6303 	mla	r3, r5, r3, r6
  40647e:	458e      	cmp	lr, r1
  406480:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406484:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406488:	d8e8      	bhi.n	40645c <__multiply+0xb8>
  40648a:	6003      	str	r3, [r0, #0]
  40648c:	f10c 0c04 	add.w	ip, ip, #4
  406490:	45e2      	cmp	sl, ip
  406492:	f109 0904 	add.w	r9, r9, #4
  406496:	d8b8      	bhi.n	40640a <__multiply+0x66>
  406498:	f8dd a004 	ldr.w	sl, [sp, #4]
  40649c:	f1b8 0f00 	cmp.w	r8, #0
  4064a0:	dd0b      	ble.n	4064ba <__multiply+0x116>
  4064a2:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4064a6:	f1aa 0a04 	sub.w	sl, sl, #4
  4064aa:	b11b      	cbz	r3, 4064b4 <__multiply+0x110>
  4064ac:	e005      	b.n	4064ba <__multiply+0x116>
  4064ae:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4064b2:	b913      	cbnz	r3, 4064ba <__multiply+0x116>
  4064b4:	f1b8 0801 	subs.w	r8, r8, #1
  4064b8:	d1f9      	bne.n	4064ae <__multiply+0x10a>
  4064ba:	9800      	ldr	r0, [sp, #0]
  4064bc:	f8c0 8010 	str.w	r8, [r0, #16]
  4064c0:	b003      	add	sp, #12
  4064c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4064c6:	bf00      	nop

004064c8 <__pow5mult>:
  4064c8:	f012 0303 	ands.w	r3, r2, #3
  4064cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4064d0:	4614      	mov	r4, r2
  4064d2:	4607      	mov	r7, r0
  4064d4:	d12e      	bne.n	406534 <__pow5mult+0x6c>
  4064d6:	460d      	mov	r5, r1
  4064d8:	10a4      	asrs	r4, r4, #2
  4064da:	d01c      	beq.n	406516 <__pow5mult+0x4e>
  4064dc:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4064de:	b396      	cbz	r6, 406546 <__pow5mult+0x7e>
  4064e0:	07e3      	lsls	r3, r4, #31
  4064e2:	f04f 0800 	mov.w	r8, #0
  4064e6:	d406      	bmi.n	4064f6 <__pow5mult+0x2e>
  4064e8:	1064      	asrs	r4, r4, #1
  4064ea:	d014      	beq.n	406516 <__pow5mult+0x4e>
  4064ec:	6830      	ldr	r0, [r6, #0]
  4064ee:	b1a8      	cbz	r0, 40651c <__pow5mult+0x54>
  4064f0:	4606      	mov	r6, r0
  4064f2:	07e3      	lsls	r3, r4, #31
  4064f4:	d5f8      	bpl.n	4064e8 <__pow5mult+0x20>
  4064f6:	4632      	mov	r2, r6
  4064f8:	4629      	mov	r1, r5
  4064fa:	4638      	mov	r0, r7
  4064fc:	f7ff ff52 	bl	4063a4 <__multiply>
  406500:	b1b5      	cbz	r5, 406530 <__pow5mult+0x68>
  406502:	686a      	ldr	r2, [r5, #4]
  406504:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406506:	1064      	asrs	r4, r4, #1
  406508:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40650c:	6029      	str	r1, [r5, #0]
  40650e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406512:	4605      	mov	r5, r0
  406514:	d1ea      	bne.n	4064ec <__pow5mult+0x24>
  406516:	4628      	mov	r0, r5
  406518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40651c:	4632      	mov	r2, r6
  40651e:	4631      	mov	r1, r6
  406520:	4638      	mov	r0, r7
  406522:	f7ff ff3f 	bl	4063a4 <__multiply>
  406526:	6030      	str	r0, [r6, #0]
  406528:	f8c0 8000 	str.w	r8, [r0]
  40652c:	4606      	mov	r6, r0
  40652e:	e7e0      	b.n	4064f2 <__pow5mult+0x2a>
  406530:	4605      	mov	r5, r0
  406532:	e7d9      	b.n	4064e8 <__pow5mult+0x20>
  406534:	4a0b      	ldr	r2, [pc, #44]	; (406564 <__pow5mult+0x9c>)
  406536:	3b01      	subs	r3, #1
  406538:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40653c:	2300      	movs	r3, #0
  40653e:	f7ff fe95 	bl	40626c <__multadd>
  406542:	4605      	mov	r5, r0
  406544:	e7c8      	b.n	4064d8 <__pow5mult+0x10>
  406546:	2101      	movs	r1, #1
  406548:	4638      	mov	r0, r7
  40654a:	f7ff fe5f 	bl	40620c <_Balloc>
  40654e:	f240 2171 	movw	r1, #625	; 0x271
  406552:	2201      	movs	r2, #1
  406554:	2300      	movs	r3, #0
  406556:	6141      	str	r1, [r0, #20]
  406558:	6102      	str	r2, [r0, #16]
  40655a:	4606      	mov	r6, r0
  40655c:	64b8      	str	r0, [r7, #72]	; 0x48
  40655e:	6003      	str	r3, [r0, #0]
  406560:	e7be      	b.n	4064e0 <__pow5mult+0x18>
  406562:	bf00      	nop
  406564:	00407b80 	.word	0x00407b80

00406568 <__lshift>:
  406568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40656c:	690b      	ldr	r3, [r1, #16]
  40656e:	1154      	asrs	r4, r2, #5
  406570:	eb04 0803 	add.w	r8, r4, r3
  406574:	688b      	ldr	r3, [r1, #8]
  406576:	f108 0501 	add.w	r5, r8, #1
  40657a:	429d      	cmp	r5, r3
  40657c:	460e      	mov	r6, r1
  40657e:	4691      	mov	r9, r2
  406580:	4607      	mov	r7, r0
  406582:	6849      	ldr	r1, [r1, #4]
  406584:	dd04      	ble.n	406590 <__lshift+0x28>
  406586:	005b      	lsls	r3, r3, #1
  406588:	429d      	cmp	r5, r3
  40658a:	f101 0101 	add.w	r1, r1, #1
  40658e:	dcfa      	bgt.n	406586 <__lshift+0x1e>
  406590:	4638      	mov	r0, r7
  406592:	f7ff fe3b 	bl	40620c <_Balloc>
  406596:	2c00      	cmp	r4, #0
  406598:	f100 0314 	add.w	r3, r0, #20
  40659c:	dd06      	ble.n	4065ac <__lshift+0x44>
  40659e:	2100      	movs	r1, #0
  4065a0:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4065a4:	f843 1b04 	str.w	r1, [r3], #4
  4065a8:	429a      	cmp	r2, r3
  4065aa:	d1fb      	bne.n	4065a4 <__lshift+0x3c>
  4065ac:	6934      	ldr	r4, [r6, #16]
  4065ae:	f106 0114 	add.w	r1, r6, #20
  4065b2:	f019 091f 	ands.w	r9, r9, #31
  4065b6:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4065ba:	d01d      	beq.n	4065f8 <__lshift+0x90>
  4065bc:	2200      	movs	r2, #0
  4065be:	f1c9 0c20 	rsb	ip, r9, #32
  4065c2:	680c      	ldr	r4, [r1, #0]
  4065c4:	fa04 f409 	lsl.w	r4, r4, r9
  4065c8:	4314      	orrs	r4, r2
  4065ca:	f843 4b04 	str.w	r4, [r3], #4
  4065ce:	f851 2b04 	ldr.w	r2, [r1], #4
  4065d2:	458e      	cmp	lr, r1
  4065d4:	fa22 f20c 	lsr.w	r2, r2, ip
  4065d8:	d8f3      	bhi.n	4065c2 <__lshift+0x5a>
  4065da:	601a      	str	r2, [r3, #0]
  4065dc:	b10a      	cbz	r2, 4065e2 <__lshift+0x7a>
  4065de:	f108 0502 	add.w	r5, r8, #2
  4065e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4065e4:	6872      	ldr	r2, [r6, #4]
  4065e6:	3d01      	subs	r5, #1
  4065e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4065ec:	6105      	str	r5, [r0, #16]
  4065ee:	6031      	str	r1, [r6, #0]
  4065f0:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4065f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4065f8:	3b04      	subs	r3, #4
  4065fa:	f851 2b04 	ldr.w	r2, [r1], #4
  4065fe:	458e      	cmp	lr, r1
  406600:	f843 2f04 	str.w	r2, [r3, #4]!
  406604:	d8f9      	bhi.n	4065fa <__lshift+0x92>
  406606:	e7ec      	b.n	4065e2 <__lshift+0x7a>

00406608 <__mcmp>:
  406608:	b430      	push	{r4, r5}
  40660a:	690b      	ldr	r3, [r1, #16]
  40660c:	4605      	mov	r5, r0
  40660e:	6900      	ldr	r0, [r0, #16]
  406610:	1ac0      	subs	r0, r0, r3
  406612:	d10f      	bne.n	406634 <__mcmp+0x2c>
  406614:	009b      	lsls	r3, r3, #2
  406616:	3514      	adds	r5, #20
  406618:	3114      	adds	r1, #20
  40661a:	4419      	add	r1, r3
  40661c:	442b      	add	r3, r5
  40661e:	e001      	b.n	406624 <__mcmp+0x1c>
  406620:	429d      	cmp	r5, r3
  406622:	d207      	bcs.n	406634 <__mcmp+0x2c>
  406624:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406628:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40662c:	4294      	cmp	r4, r2
  40662e:	d0f7      	beq.n	406620 <__mcmp+0x18>
  406630:	d302      	bcc.n	406638 <__mcmp+0x30>
  406632:	2001      	movs	r0, #1
  406634:	bc30      	pop	{r4, r5}
  406636:	4770      	bx	lr
  406638:	f04f 30ff 	mov.w	r0, #4294967295
  40663c:	e7fa      	b.n	406634 <__mcmp+0x2c>
  40663e:	bf00      	nop

00406640 <__mdiff>:
  406640:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406644:	690c      	ldr	r4, [r1, #16]
  406646:	4689      	mov	r9, r1
  406648:	6911      	ldr	r1, [r2, #16]
  40664a:	4692      	mov	sl, r2
  40664c:	1a64      	subs	r4, r4, r1
  40664e:	2c00      	cmp	r4, #0
  406650:	d117      	bne.n	406682 <__mdiff+0x42>
  406652:	0089      	lsls	r1, r1, #2
  406654:	f109 0714 	add.w	r7, r9, #20
  406658:	f102 0614 	add.w	r6, r2, #20
  40665c:	187b      	adds	r3, r7, r1
  40665e:	4431      	add	r1, r6
  406660:	e001      	b.n	406666 <__mdiff+0x26>
  406662:	429f      	cmp	r7, r3
  406664:	d265      	bcs.n	406732 <__mdiff+0xf2>
  406666:	f853 5d04 	ldr.w	r5, [r3, #-4]!
  40666a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40666e:	4295      	cmp	r5, r2
  406670:	d0f7      	beq.n	406662 <__mdiff+0x22>
  406672:	d267      	bcs.n	406744 <__mdiff+0x104>
  406674:	464b      	mov	r3, r9
  406676:	46bb      	mov	fp, r7
  406678:	46d1      	mov	r9, sl
  40667a:	4637      	mov	r7, r6
  40667c:	469a      	mov	sl, r3
  40667e:	2401      	movs	r4, #1
  406680:	e005      	b.n	40668e <__mdiff+0x4e>
  406682:	db61      	blt.n	406748 <__mdiff+0x108>
  406684:	2400      	movs	r4, #0
  406686:	f109 0714 	add.w	r7, r9, #20
  40668a:	f10a 0b14 	add.w	fp, sl, #20
  40668e:	f8d9 1004 	ldr.w	r1, [r9, #4]
  406692:	f7ff fdbb 	bl	40620c <_Balloc>
  406696:	465d      	mov	r5, fp
  406698:	f04f 0800 	mov.w	r8, #0
  40669c:	f8d9 e010 	ldr.w	lr, [r9, #16]
  4066a0:	f8da 3010 	ldr.w	r3, [sl, #16]
  4066a4:	463e      	mov	r6, r7
  4066a6:	60c4      	str	r4, [r0, #12]
  4066a8:	eb0b 0c83 	add.w	ip, fp, r3, lsl #2
  4066ac:	eb07 078e 	add.w	r7, r7, lr, lsl #2
  4066b0:	f100 0414 	add.w	r4, r0, #20
  4066b4:	f856 9b04 	ldr.w	r9, [r6], #4
  4066b8:	f855 2b04 	ldr.w	r2, [r5], #4
  4066bc:	fa1f f389 	uxth.w	r3, r9
  4066c0:	4443      	add	r3, r8
  4066c2:	fa1f f882 	uxth.w	r8, r2
  4066c6:	0c12      	lsrs	r2, r2, #16
  4066c8:	eba3 0308 	sub.w	r3, r3, r8
  4066cc:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
  4066d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
  4066d4:	b29b      	uxth	r3, r3
  4066d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4066da:	45ac      	cmp	ip, r5
  4066dc:	f844 3b04 	str.w	r3, [r4], #4
  4066e0:	ea4f 4822 	mov.w	r8, r2, asr #16
  4066e4:	d8e6      	bhi.n	4066b4 <__mdiff+0x74>
  4066e6:	42b7      	cmp	r7, r6
  4066e8:	d917      	bls.n	40671a <__mdiff+0xda>
  4066ea:	46a4      	mov	ip, r4
  4066ec:	4635      	mov	r5, r6
  4066ee:	f855 3b04 	ldr.w	r3, [r5], #4
  4066f2:	b299      	uxth	r1, r3
  4066f4:	4441      	add	r1, r8
  4066f6:	140a      	asrs	r2, r1, #16
  4066f8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
  4066fc:	b289      	uxth	r1, r1
  4066fe:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
  406702:	42af      	cmp	r7, r5
  406704:	f84c 3b04 	str.w	r3, [ip], #4
  406708:	ea4f 4822 	mov.w	r8, r2, asr #16
  40670c:	d8ef      	bhi.n	4066ee <__mdiff+0xae>
  40670e:	43f6      	mvns	r6, r6
  406710:	4437      	add	r7, r6
  406712:	f027 0703 	bic.w	r7, r7, #3
  406716:	3704      	adds	r7, #4
  406718:	443c      	add	r4, r7
  40671a:	3c04      	subs	r4, #4
  40671c:	b92b      	cbnz	r3, 40672a <__mdiff+0xea>
  40671e:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406722:	f10e 3eff 	add.w	lr, lr, #4294967295
  406726:	2b00      	cmp	r3, #0
  406728:	d0f9      	beq.n	40671e <__mdiff+0xde>
  40672a:	f8c0 e010 	str.w	lr, [r0, #16]
  40672e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406732:	2100      	movs	r1, #0
  406734:	f7ff fd6a 	bl	40620c <_Balloc>
  406738:	2201      	movs	r2, #1
  40673a:	2300      	movs	r3, #0
  40673c:	6102      	str	r2, [r0, #16]
  40673e:	6143      	str	r3, [r0, #20]
  406740:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406744:	46b3      	mov	fp, r6
  406746:	e7a2      	b.n	40668e <__mdiff+0x4e>
  406748:	464b      	mov	r3, r9
  40674a:	f109 0b14 	add.w	fp, r9, #20
  40674e:	f102 0714 	add.w	r7, r2, #20
  406752:	4691      	mov	r9, r2
  406754:	2401      	movs	r4, #1
  406756:	469a      	mov	sl, r3
  406758:	e799      	b.n	40668e <__mdiff+0x4e>
  40675a:	bf00      	nop

0040675c <__d2b>:
  40675c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40675e:	2101      	movs	r1, #1
  406760:	b083      	sub	sp, #12
  406762:	461c      	mov	r4, r3
  406764:	f3c3 550a 	ubfx	r5, r3, #20, #11
  406768:	4616      	mov	r6, r2
  40676a:	f7ff fd4f 	bl	40620c <_Balloc>
  40676e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406772:	4607      	mov	r7, r0
  406774:	b10d      	cbz	r5, 40677a <__d2b+0x1e>
  406776:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40677a:	9401      	str	r4, [sp, #4]
  40677c:	b306      	cbz	r6, 4067c0 <__d2b+0x64>
  40677e:	a802      	add	r0, sp, #8
  406780:	f840 6d08 	str.w	r6, [r0, #-8]!
  406784:	f7ff fdd4 	bl	406330 <__lo0bits>
  406788:	2800      	cmp	r0, #0
  40678a:	d130      	bne.n	4067ee <__d2b+0x92>
  40678c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406790:	617a      	str	r2, [r7, #20]
  406792:	2b00      	cmp	r3, #0
  406794:	bf0c      	ite	eq
  406796:	2101      	moveq	r1, #1
  406798:	2102      	movne	r1, #2
  40679a:	61bb      	str	r3, [r7, #24]
  40679c:	6139      	str	r1, [r7, #16]
  40679e:	b9d5      	cbnz	r5, 4067d6 <__d2b+0x7a>
  4067a0:	9a08      	ldr	r2, [sp, #32]
  4067a2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  4067a6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4067aa:	6010      	str	r0, [r2, #0]
  4067ac:	6918      	ldr	r0, [r3, #16]
  4067ae:	f7ff fd9f 	bl	4062f0 <__hi0bits>
  4067b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4067b4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4067b8:	6018      	str	r0, [r3, #0]
  4067ba:	4638      	mov	r0, r7
  4067bc:	b003      	add	sp, #12
  4067be:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4067c0:	a801      	add	r0, sp, #4
  4067c2:	f7ff fdb5 	bl	406330 <__lo0bits>
  4067c6:	2201      	movs	r2, #1
  4067c8:	9b01      	ldr	r3, [sp, #4]
  4067ca:	4611      	mov	r1, r2
  4067cc:	3020      	adds	r0, #32
  4067ce:	613a      	str	r2, [r7, #16]
  4067d0:	617b      	str	r3, [r7, #20]
  4067d2:	2d00      	cmp	r5, #0
  4067d4:	d0e4      	beq.n	4067a0 <__d2b+0x44>
  4067d6:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
  4067da:	9a08      	ldr	r2, [sp, #32]
  4067dc:	4403      	add	r3, r0
  4067de:	6013      	str	r3, [r2, #0]
  4067e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4067e2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4067e6:	6018      	str	r0, [r3, #0]
  4067e8:	4638      	mov	r0, r7
  4067ea:	b003      	add	sp, #12
  4067ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4067ee:	9b01      	ldr	r3, [sp, #4]
  4067f0:	f1c0 0220 	rsb	r2, r0, #32
  4067f4:	9900      	ldr	r1, [sp, #0]
  4067f6:	fa03 f202 	lsl.w	r2, r3, r2
  4067fa:	430a      	orrs	r2, r1
  4067fc:	40c3      	lsrs	r3, r0
  4067fe:	9301      	str	r3, [sp, #4]
  406800:	617a      	str	r2, [r7, #20]
  406802:	e7c6      	b.n	406792 <__d2b+0x36>

00406804 <_realloc_r>:
  406804:	2900      	cmp	r1, #0
  406806:	f000 8094 	beq.w	406932 <_realloc_r+0x12e>
  40680a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40680e:	460c      	mov	r4, r1
  406810:	4615      	mov	r5, r2
  406812:	b083      	sub	sp, #12
  406814:	4680      	mov	r8, r0
  406816:	f105 060b 	add.w	r6, r5, #11
  40681a:	f7ff fceb 	bl	4061f4 <__malloc_lock>
  40681e:	f854 ec04 	ldr.w	lr, [r4, #-4]
  406822:	2e16      	cmp	r6, #22
  406824:	f02e 0703 	bic.w	r7, lr, #3
  406828:	f1a4 0908 	sub.w	r9, r4, #8
  40682c:	d83c      	bhi.n	4068a8 <_realloc_r+0xa4>
  40682e:	2210      	movs	r2, #16
  406830:	4616      	mov	r6, r2
  406832:	42b5      	cmp	r5, r6
  406834:	d83d      	bhi.n	4068b2 <_realloc_r+0xae>
  406836:	4297      	cmp	r7, r2
  406838:	da43      	bge.n	4068c2 <_realloc_r+0xbe>
  40683a:	4bc6      	ldr	r3, [pc, #792]	; (406b54 <_realloc_r+0x350>)
  40683c:	eb09 0007 	add.w	r0, r9, r7
  406840:	6899      	ldr	r1, [r3, #8]
  406842:	4288      	cmp	r0, r1
  406844:	f000 80c3 	beq.w	4069ce <_realloc_r+0x1ca>
  406848:	6843      	ldr	r3, [r0, #4]
  40684a:	f023 0101 	bic.w	r1, r3, #1
  40684e:	4401      	add	r1, r0
  406850:	6849      	ldr	r1, [r1, #4]
  406852:	07c9      	lsls	r1, r1, #31
  406854:	d54d      	bpl.n	4068f2 <_realloc_r+0xee>
  406856:	f01e 0f01 	tst.w	lr, #1
  40685a:	f000 809b 	beq.w	406994 <_realloc_r+0x190>
  40685e:	4629      	mov	r1, r5
  406860:	4640      	mov	r0, r8
  406862:	f7ff f965 	bl	405b30 <_malloc_r>
  406866:	4605      	mov	r5, r0
  406868:	2800      	cmp	r0, #0
  40686a:	d03b      	beq.n	4068e4 <_realloc_r+0xe0>
  40686c:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406870:	f1a0 0208 	sub.w	r2, r0, #8
  406874:	f023 0301 	bic.w	r3, r3, #1
  406878:	444b      	add	r3, r9
  40687a:	429a      	cmp	r2, r3
  40687c:	f000 812b 	beq.w	406ad6 <_realloc_r+0x2d2>
  406880:	1f3a      	subs	r2, r7, #4
  406882:	2a24      	cmp	r2, #36	; 0x24
  406884:	f200 8118 	bhi.w	406ab8 <_realloc_r+0x2b4>
  406888:	2a13      	cmp	r2, #19
  40688a:	f200 80eb 	bhi.w	406a64 <_realloc_r+0x260>
  40688e:	4603      	mov	r3, r0
  406890:	4622      	mov	r2, r4
  406892:	6811      	ldr	r1, [r2, #0]
  406894:	6019      	str	r1, [r3, #0]
  406896:	6851      	ldr	r1, [r2, #4]
  406898:	6059      	str	r1, [r3, #4]
  40689a:	6892      	ldr	r2, [r2, #8]
  40689c:	609a      	str	r2, [r3, #8]
  40689e:	4621      	mov	r1, r4
  4068a0:	4640      	mov	r0, r8
  4068a2:	f7ff f84d 	bl	405940 <_free_r>
  4068a6:	e01d      	b.n	4068e4 <_realloc_r+0xe0>
  4068a8:	f026 0607 	bic.w	r6, r6, #7
  4068ac:	2e00      	cmp	r6, #0
  4068ae:	4632      	mov	r2, r6
  4068b0:	dabf      	bge.n	406832 <_realloc_r+0x2e>
  4068b2:	2500      	movs	r5, #0
  4068b4:	230c      	movs	r3, #12
  4068b6:	4628      	mov	r0, r5
  4068b8:	f8c8 3000 	str.w	r3, [r8]
  4068bc:	b003      	add	sp, #12
  4068be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068c2:	4625      	mov	r5, r4
  4068c4:	1bbb      	subs	r3, r7, r6
  4068c6:	2b0f      	cmp	r3, #15
  4068c8:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4068cc:	d81d      	bhi.n	40690a <_realloc_r+0x106>
  4068ce:	f002 0201 	and.w	r2, r2, #1
  4068d2:	433a      	orrs	r2, r7
  4068d4:	eb09 0107 	add.w	r1, r9, r7
  4068d8:	f8c9 2004 	str.w	r2, [r9, #4]
  4068dc:	684b      	ldr	r3, [r1, #4]
  4068de:	f043 0301 	orr.w	r3, r3, #1
  4068e2:	604b      	str	r3, [r1, #4]
  4068e4:	4640      	mov	r0, r8
  4068e6:	f7ff fc8b 	bl	406200 <__malloc_unlock>
  4068ea:	4628      	mov	r0, r5
  4068ec:	b003      	add	sp, #12
  4068ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068f2:	f023 0303 	bic.w	r3, r3, #3
  4068f6:	18f9      	adds	r1, r7, r3
  4068f8:	4291      	cmp	r1, r2
  4068fa:	db1d      	blt.n	406938 <_realloc_r+0x134>
  4068fc:	68c3      	ldr	r3, [r0, #12]
  4068fe:	6882      	ldr	r2, [r0, #8]
  406900:	4625      	mov	r5, r4
  406902:	60d3      	str	r3, [r2, #12]
  406904:	460f      	mov	r7, r1
  406906:	609a      	str	r2, [r3, #8]
  406908:	e7dc      	b.n	4068c4 <_realloc_r+0xc0>
  40690a:	f002 0201 	and.w	r2, r2, #1
  40690e:	eb09 0106 	add.w	r1, r9, r6
  406912:	f043 0301 	orr.w	r3, r3, #1
  406916:	4332      	orrs	r2, r6
  406918:	f8c9 2004 	str.w	r2, [r9, #4]
  40691c:	444f      	add	r7, r9
  40691e:	604b      	str	r3, [r1, #4]
  406920:	687b      	ldr	r3, [r7, #4]
  406922:	3108      	adds	r1, #8
  406924:	f043 0301 	orr.w	r3, r3, #1
  406928:	607b      	str	r3, [r7, #4]
  40692a:	4640      	mov	r0, r8
  40692c:	f7ff f808 	bl	405940 <_free_r>
  406930:	e7d8      	b.n	4068e4 <_realloc_r+0xe0>
  406932:	4611      	mov	r1, r2
  406934:	f7ff b8fc 	b.w	405b30 <_malloc_r>
  406938:	f01e 0f01 	tst.w	lr, #1
  40693c:	d18f      	bne.n	40685e <_realloc_r+0x5a>
  40693e:	f854 1c08 	ldr.w	r1, [r4, #-8]
  406942:	eba9 0a01 	sub.w	sl, r9, r1
  406946:	f8da 1004 	ldr.w	r1, [sl, #4]
  40694a:	f021 0103 	bic.w	r1, r1, #3
  40694e:	440b      	add	r3, r1
  406950:	443b      	add	r3, r7
  406952:	4293      	cmp	r3, r2
  406954:	db26      	blt.n	4069a4 <_realloc_r+0x1a0>
  406956:	4655      	mov	r5, sl
  406958:	68c1      	ldr	r1, [r0, #12]
  40695a:	6880      	ldr	r0, [r0, #8]
  40695c:	1f3a      	subs	r2, r7, #4
  40695e:	60c1      	str	r1, [r0, #12]
  406960:	6088      	str	r0, [r1, #8]
  406962:	f855 0f08 	ldr.w	r0, [r5, #8]!
  406966:	f8da 100c 	ldr.w	r1, [sl, #12]
  40696a:	2a24      	cmp	r2, #36	; 0x24
  40696c:	60c1      	str	r1, [r0, #12]
  40696e:	6088      	str	r0, [r1, #8]
  406970:	d826      	bhi.n	4069c0 <_realloc_r+0x1bc>
  406972:	2a13      	cmp	r2, #19
  406974:	f240 8081 	bls.w	406a7a <_realloc_r+0x276>
  406978:	6821      	ldr	r1, [r4, #0]
  40697a:	2a1b      	cmp	r2, #27
  40697c:	f8ca 1008 	str.w	r1, [sl, #8]
  406980:	6861      	ldr	r1, [r4, #4]
  406982:	f8ca 100c 	str.w	r1, [sl, #12]
  406986:	f200 80ad 	bhi.w	406ae4 <_realloc_r+0x2e0>
  40698a:	f104 0008 	add.w	r0, r4, #8
  40698e:	f10a 0210 	add.w	r2, sl, #16
  406992:	e074      	b.n	406a7e <_realloc_r+0x27a>
  406994:	f854 3c08 	ldr.w	r3, [r4, #-8]
  406998:	eba9 0a03 	sub.w	sl, r9, r3
  40699c:	f8da 1004 	ldr.w	r1, [sl, #4]
  4069a0:	f021 0103 	bic.w	r1, r1, #3
  4069a4:	187b      	adds	r3, r7, r1
  4069a6:	4293      	cmp	r3, r2
  4069a8:	f6ff af59 	blt.w	40685e <_realloc_r+0x5a>
  4069ac:	4655      	mov	r5, sl
  4069ae:	f8da 100c 	ldr.w	r1, [sl, #12]
  4069b2:	f855 0f08 	ldr.w	r0, [r5, #8]!
  4069b6:	1f3a      	subs	r2, r7, #4
  4069b8:	2a24      	cmp	r2, #36	; 0x24
  4069ba:	60c1      	str	r1, [r0, #12]
  4069bc:	6088      	str	r0, [r1, #8]
  4069be:	d9d8      	bls.n	406972 <_realloc_r+0x16e>
  4069c0:	4621      	mov	r1, r4
  4069c2:	4628      	mov	r0, r5
  4069c4:	461f      	mov	r7, r3
  4069c6:	46d1      	mov	r9, sl
  4069c8:	f7ff fbb0 	bl	40612c <memmove>
  4069cc:	e77a      	b.n	4068c4 <_realloc_r+0xc0>
  4069ce:	6841      	ldr	r1, [r0, #4]
  4069d0:	f106 0010 	add.w	r0, r6, #16
  4069d4:	f021 0b03 	bic.w	fp, r1, #3
  4069d8:	44bb      	add	fp, r7
  4069da:	4583      	cmp	fp, r0
  4069dc:	da58      	bge.n	406a90 <_realloc_r+0x28c>
  4069de:	f01e 0f01 	tst.w	lr, #1
  4069e2:	f47f af3c 	bne.w	40685e <_realloc_r+0x5a>
  4069e6:	f854 1c08 	ldr.w	r1, [r4, #-8]
  4069ea:	eba9 0a01 	sub.w	sl, r9, r1
  4069ee:	f8da 1004 	ldr.w	r1, [sl, #4]
  4069f2:	f021 0103 	bic.w	r1, r1, #3
  4069f6:	448b      	add	fp, r1
  4069f8:	4558      	cmp	r0, fp
  4069fa:	dcd3      	bgt.n	4069a4 <_realloc_r+0x1a0>
  4069fc:	4655      	mov	r5, sl
  4069fe:	f8da 100c 	ldr.w	r1, [sl, #12]
  406a02:	f855 0f08 	ldr.w	r0, [r5, #8]!
  406a06:	1f3a      	subs	r2, r7, #4
  406a08:	2a24      	cmp	r2, #36	; 0x24
  406a0a:	60c1      	str	r1, [r0, #12]
  406a0c:	6088      	str	r0, [r1, #8]
  406a0e:	f200 808d 	bhi.w	406b2c <_realloc_r+0x328>
  406a12:	2a13      	cmp	r2, #19
  406a14:	f240 8087 	bls.w	406b26 <_realloc_r+0x322>
  406a18:	6821      	ldr	r1, [r4, #0]
  406a1a:	2a1b      	cmp	r2, #27
  406a1c:	f8ca 1008 	str.w	r1, [sl, #8]
  406a20:	6861      	ldr	r1, [r4, #4]
  406a22:	f8ca 100c 	str.w	r1, [sl, #12]
  406a26:	f200 8088 	bhi.w	406b3a <_realloc_r+0x336>
  406a2a:	f104 0108 	add.w	r1, r4, #8
  406a2e:	f10a 0210 	add.w	r2, sl, #16
  406a32:	6808      	ldr	r0, [r1, #0]
  406a34:	6010      	str	r0, [r2, #0]
  406a36:	6848      	ldr	r0, [r1, #4]
  406a38:	6050      	str	r0, [r2, #4]
  406a3a:	6889      	ldr	r1, [r1, #8]
  406a3c:	6091      	str	r1, [r2, #8]
  406a3e:	ebab 0206 	sub.w	r2, fp, r6
  406a42:	eb0a 0106 	add.w	r1, sl, r6
  406a46:	f042 0201 	orr.w	r2, r2, #1
  406a4a:	6099      	str	r1, [r3, #8]
  406a4c:	604a      	str	r2, [r1, #4]
  406a4e:	f8da 3004 	ldr.w	r3, [sl, #4]
  406a52:	4640      	mov	r0, r8
  406a54:	f003 0301 	and.w	r3, r3, #1
  406a58:	431e      	orrs	r6, r3
  406a5a:	f8ca 6004 	str.w	r6, [sl, #4]
  406a5e:	f7ff fbcf 	bl	406200 <__malloc_unlock>
  406a62:	e742      	b.n	4068ea <_realloc_r+0xe6>
  406a64:	6823      	ldr	r3, [r4, #0]
  406a66:	2a1b      	cmp	r2, #27
  406a68:	6003      	str	r3, [r0, #0]
  406a6a:	6863      	ldr	r3, [r4, #4]
  406a6c:	6043      	str	r3, [r0, #4]
  406a6e:	d827      	bhi.n	406ac0 <_realloc_r+0x2bc>
  406a70:	f100 0308 	add.w	r3, r0, #8
  406a74:	f104 0208 	add.w	r2, r4, #8
  406a78:	e70b      	b.n	406892 <_realloc_r+0x8e>
  406a7a:	4620      	mov	r0, r4
  406a7c:	462a      	mov	r2, r5
  406a7e:	6801      	ldr	r1, [r0, #0]
  406a80:	461f      	mov	r7, r3
  406a82:	6011      	str	r1, [r2, #0]
  406a84:	6841      	ldr	r1, [r0, #4]
  406a86:	46d1      	mov	r9, sl
  406a88:	6051      	str	r1, [r2, #4]
  406a8a:	6883      	ldr	r3, [r0, #8]
  406a8c:	6093      	str	r3, [r2, #8]
  406a8e:	e719      	b.n	4068c4 <_realloc_r+0xc0>
  406a90:	ebab 0b06 	sub.w	fp, fp, r6
  406a94:	eb09 0106 	add.w	r1, r9, r6
  406a98:	f04b 0201 	orr.w	r2, fp, #1
  406a9c:	6099      	str	r1, [r3, #8]
  406a9e:	604a      	str	r2, [r1, #4]
  406aa0:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406aa4:	4640      	mov	r0, r8
  406aa6:	f003 0301 	and.w	r3, r3, #1
  406aaa:	431e      	orrs	r6, r3
  406aac:	f844 6c04 	str.w	r6, [r4, #-4]
  406ab0:	f7ff fba6 	bl	406200 <__malloc_unlock>
  406ab4:	4625      	mov	r5, r4
  406ab6:	e718      	b.n	4068ea <_realloc_r+0xe6>
  406ab8:	4621      	mov	r1, r4
  406aba:	f7ff fb37 	bl	40612c <memmove>
  406abe:	e6ee      	b.n	40689e <_realloc_r+0x9a>
  406ac0:	68a3      	ldr	r3, [r4, #8]
  406ac2:	2a24      	cmp	r2, #36	; 0x24
  406ac4:	6083      	str	r3, [r0, #8]
  406ac6:	68e3      	ldr	r3, [r4, #12]
  406ac8:	60c3      	str	r3, [r0, #12]
  406aca:	d018      	beq.n	406afe <_realloc_r+0x2fa>
  406acc:	f100 0310 	add.w	r3, r0, #16
  406ad0:	f104 0210 	add.w	r2, r4, #16
  406ad4:	e6dd      	b.n	406892 <_realloc_r+0x8e>
  406ad6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406ada:	4625      	mov	r5, r4
  406adc:	f023 0303 	bic.w	r3, r3, #3
  406ae0:	441f      	add	r7, r3
  406ae2:	e6ef      	b.n	4068c4 <_realloc_r+0xc0>
  406ae4:	68a1      	ldr	r1, [r4, #8]
  406ae6:	2a24      	cmp	r2, #36	; 0x24
  406ae8:	f8ca 1010 	str.w	r1, [sl, #16]
  406aec:	68e1      	ldr	r1, [r4, #12]
  406aee:	f8ca 1014 	str.w	r1, [sl, #20]
  406af2:	d00d      	beq.n	406b10 <_realloc_r+0x30c>
  406af4:	f104 0010 	add.w	r0, r4, #16
  406af8:	f10a 0218 	add.w	r2, sl, #24
  406afc:	e7bf      	b.n	406a7e <_realloc_r+0x27a>
  406afe:	6922      	ldr	r2, [r4, #16]
  406b00:	f100 0318 	add.w	r3, r0, #24
  406b04:	6102      	str	r2, [r0, #16]
  406b06:	6961      	ldr	r1, [r4, #20]
  406b08:	f104 0218 	add.w	r2, r4, #24
  406b0c:	6141      	str	r1, [r0, #20]
  406b0e:	e6c0      	b.n	406892 <_realloc_r+0x8e>
  406b10:	6922      	ldr	r2, [r4, #16]
  406b12:	f104 0018 	add.w	r0, r4, #24
  406b16:	f8ca 2018 	str.w	r2, [sl, #24]
  406b1a:	6961      	ldr	r1, [r4, #20]
  406b1c:	f10a 0220 	add.w	r2, sl, #32
  406b20:	f8ca 101c 	str.w	r1, [sl, #28]
  406b24:	e7ab      	b.n	406a7e <_realloc_r+0x27a>
  406b26:	4621      	mov	r1, r4
  406b28:	462a      	mov	r2, r5
  406b2a:	e782      	b.n	406a32 <_realloc_r+0x22e>
  406b2c:	4621      	mov	r1, r4
  406b2e:	4628      	mov	r0, r5
  406b30:	9301      	str	r3, [sp, #4]
  406b32:	f7ff fafb 	bl	40612c <memmove>
  406b36:	9b01      	ldr	r3, [sp, #4]
  406b38:	e781      	b.n	406a3e <_realloc_r+0x23a>
  406b3a:	68a1      	ldr	r1, [r4, #8]
  406b3c:	2a24      	cmp	r2, #36	; 0x24
  406b3e:	f8ca 1010 	str.w	r1, [sl, #16]
  406b42:	68e1      	ldr	r1, [r4, #12]
  406b44:	f8ca 1014 	str.w	r1, [sl, #20]
  406b48:	d006      	beq.n	406b58 <_realloc_r+0x354>
  406b4a:	f104 0110 	add.w	r1, r4, #16
  406b4e:	f10a 0218 	add.w	r2, sl, #24
  406b52:	e76e      	b.n	406a32 <_realloc_r+0x22e>
  406b54:	20000728 	.word	0x20000728
  406b58:	6922      	ldr	r2, [r4, #16]
  406b5a:	f104 0118 	add.w	r1, r4, #24
  406b5e:	f8ca 2018 	str.w	r2, [sl, #24]
  406b62:	6960      	ldr	r0, [r4, #20]
  406b64:	f10a 0220 	add.w	r2, sl, #32
  406b68:	f8ca 001c 	str.w	r0, [sl, #28]
  406b6c:	e761      	b.n	406a32 <_realloc_r+0x22e>
  406b6e:	bf00      	nop

00406b70 <_sbrk_r>:
  406b70:	b538      	push	{r3, r4, r5, lr}
  406b72:	2300      	movs	r3, #0
  406b74:	4c06      	ldr	r4, [pc, #24]	; (406b90 <_sbrk_r+0x20>)
  406b76:	4605      	mov	r5, r0
  406b78:	4608      	mov	r0, r1
  406b7a:	6023      	str	r3, [r4, #0]
  406b7c:	f7fc fa34 	bl	402fe8 <_sbrk>
  406b80:	1c43      	adds	r3, r0, #1
  406b82:	d000      	beq.n	406b86 <_sbrk_r+0x16>
  406b84:	bd38      	pop	{r3, r4, r5, pc}
  406b86:	6823      	ldr	r3, [r4, #0]
  406b88:	2b00      	cmp	r3, #0
  406b8a:	d0fb      	beq.n	406b84 <_sbrk_r+0x14>
  406b8c:	602b      	str	r3, [r5, #0]
  406b8e:	bd38      	pop	{r3, r4, r5, pc}
  406b90:	20000eac 	.word	0x20000eac

00406b94 <__ssprint_r>:
  406b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406b98:	6893      	ldr	r3, [r2, #8]
  406b9a:	b083      	sub	sp, #12
  406b9c:	4690      	mov	r8, r2
  406b9e:	2b00      	cmp	r3, #0
  406ba0:	d070      	beq.n	406c84 <__ssprint_r+0xf0>
  406ba2:	4682      	mov	sl, r0
  406ba4:	460c      	mov	r4, r1
  406ba6:	6817      	ldr	r7, [r2, #0]
  406ba8:	688d      	ldr	r5, [r1, #8]
  406baa:	6808      	ldr	r0, [r1, #0]
  406bac:	e042      	b.n	406c34 <__ssprint_r+0xa0>
  406bae:	89a3      	ldrh	r3, [r4, #12]
  406bb0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406bb4:	d02e      	beq.n	406c14 <__ssprint_r+0x80>
  406bb6:	6965      	ldr	r5, [r4, #20]
  406bb8:	6921      	ldr	r1, [r4, #16]
  406bba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  406bbe:	eba0 0b01 	sub.w	fp, r0, r1
  406bc2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  406bc6:	f10b 0001 	add.w	r0, fp, #1
  406bca:	106d      	asrs	r5, r5, #1
  406bcc:	4430      	add	r0, r6
  406bce:	42a8      	cmp	r0, r5
  406bd0:	462a      	mov	r2, r5
  406bd2:	bf84      	itt	hi
  406bd4:	4605      	movhi	r5, r0
  406bd6:	462a      	movhi	r2, r5
  406bd8:	055b      	lsls	r3, r3, #21
  406bda:	d538      	bpl.n	406c4e <__ssprint_r+0xba>
  406bdc:	4611      	mov	r1, r2
  406bde:	4650      	mov	r0, sl
  406be0:	f7fe ffa6 	bl	405b30 <_malloc_r>
  406be4:	2800      	cmp	r0, #0
  406be6:	d03c      	beq.n	406c62 <__ssprint_r+0xce>
  406be8:	465a      	mov	r2, fp
  406bea:	6921      	ldr	r1, [r4, #16]
  406bec:	9001      	str	r0, [sp, #4]
  406bee:	f7fc fadd 	bl	4031ac <memcpy>
  406bf2:	89a2      	ldrh	r2, [r4, #12]
  406bf4:	9b01      	ldr	r3, [sp, #4]
  406bf6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406bfa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406bfe:	81a2      	strh	r2, [r4, #12]
  406c00:	eba5 020b 	sub.w	r2, r5, fp
  406c04:	eb03 000b 	add.w	r0, r3, fp
  406c08:	6165      	str	r5, [r4, #20]
  406c0a:	46b3      	mov	fp, r6
  406c0c:	4635      	mov	r5, r6
  406c0e:	6123      	str	r3, [r4, #16]
  406c10:	6020      	str	r0, [r4, #0]
  406c12:	60a2      	str	r2, [r4, #8]
  406c14:	465a      	mov	r2, fp
  406c16:	4649      	mov	r1, r9
  406c18:	f7ff fa88 	bl	40612c <memmove>
  406c1c:	f8d8 3008 	ldr.w	r3, [r8, #8]
  406c20:	68a2      	ldr	r2, [r4, #8]
  406c22:	6820      	ldr	r0, [r4, #0]
  406c24:	1b55      	subs	r5, r2, r5
  406c26:	4458      	add	r0, fp
  406c28:	1b9e      	subs	r6, r3, r6
  406c2a:	60a5      	str	r5, [r4, #8]
  406c2c:	6020      	str	r0, [r4, #0]
  406c2e:	f8c8 6008 	str.w	r6, [r8, #8]
  406c32:	b33e      	cbz	r6, 406c84 <__ssprint_r+0xf0>
  406c34:	687e      	ldr	r6, [r7, #4]
  406c36:	463b      	mov	r3, r7
  406c38:	3708      	adds	r7, #8
  406c3a:	2e00      	cmp	r6, #0
  406c3c:	d0fa      	beq.n	406c34 <__ssprint_r+0xa0>
  406c3e:	42ae      	cmp	r6, r5
  406c40:	f8d3 9000 	ldr.w	r9, [r3]
  406c44:	46ab      	mov	fp, r5
  406c46:	d2b2      	bcs.n	406bae <__ssprint_r+0x1a>
  406c48:	4635      	mov	r5, r6
  406c4a:	46b3      	mov	fp, r6
  406c4c:	e7e2      	b.n	406c14 <__ssprint_r+0x80>
  406c4e:	4650      	mov	r0, sl
  406c50:	f7ff fdd8 	bl	406804 <_realloc_r>
  406c54:	4603      	mov	r3, r0
  406c56:	2800      	cmp	r0, #0
  406c58:	d1d2      	bne.n	406c00 <__ssprint_r+0x6c>
  406c5a:	6921      	ldr	r1, [r4, #16]
  406c5c:	4650      	mov	r0, sl
  406c5e:	f7fe fe6f 	bl	405940 <_free_r>
  406c62:	230c      	movs	r3, #12
  406c64:	2200      	movs	r2, #0
  406c66:	f04f 30ff 	mov.w	r0, #4294967295
  406c6a:	f8ca 3000 	str.w	r3, [sl]
  406c6e:	89a3      	ldrh	r3, [r4, #12]
  406c70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406c74:	81a3      	strh	r3, [r4, #12]
  406c76:	f8c8 2008 	str.w	r2, [r8, #8]
  406c7a:	f8c8 2004 	str.w	r2, [r8, #4]
  406c7e:	b003      	add	sp, #12
  406c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c84:	2000      	movs	r0, #0
  406c86:	f8c8 0004 	str.w	r0, [r8, #4]
  406c8a:	b003      	add	sp, #12
  406c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406c90 <__ascii_wctomb>:
  406c90:	b119      	cbz	r1, 406c9a <__ascii_wctomb+0xa>
  406c92:	2aff      	cmp	r2, #255	; 0xff
  406c94:	d803      	bhi.n	406c9e <__ascii_wctomb+0xe>
  406c96:	700a      	strb	r2, [r1, #0]
  406c98:	2101      	movs	r1, #1
  406c9a:	4608      	mov	r0, r1
  406c9c:	4770      	bx	lr
  406c9e:	238a      	movs	r3, #138	; 0x8a
  406ca0:	f04f 31ff 	mov.w	r1, #4294967295
  406ca4:	6003      	str	r3, [r0, #0]
  406ca6:	e7f8      	b.n	406c9a <__ascii_wctomb+0xa>

00406ca8 <__register_exitproc>:
  406ca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406cac:	4d2c      	ldr	r5, [pc, #176]	; (406d60 <__register_exitproc+0xb8>)
  406cae:	4606      	mov	r6, r0
  406cb0:	6828      	ldr	r0, [r5, #0]
  406cb2:	4698      	mov	r8, r3
  406cb4:	460f      	mov	r7, r1
  406cb6:	4691      	mov	r9, r2
  406cb8:	f7fe ff36 	bl	405b28 <__retarget_lock_acquire_recursive>
  406cbc:	4b29      	ldr	r3, [pc, #164]	; (406d64 <__register_exitproc+0xbc>)
  406cbe:	681c      	ldr	r4, [r3, #0]
  406cc0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406cc4:	2b00      	cmp	r3, #0
  406cc6:	d03e      	beq.n	406d46 <__register_exitproc+0x9e>
  406cc8:	685a      	ldr	r2, [r3, #4]
  406cca:	2a1f      	cmp	r2, #31
  406ccc:	dc1c      	bgt.n	406d08 <__register_exitproc+0x60>
  406cce:	f102 0e01 	add.w	lr, r2, #1
  406cd2:	b176      	cbz	r6, 406cf2 <__register_exitproc+0x4a>
  406cd4:	2101      	movs	r1, #1
  406cd6:	eb03 0482 	add.w	r4, r3, r2, lsl #2
  406cda:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
  406cde:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406ce2:	4091      	lsls	r1, r2
  406ce4:	4308      	orrs	r0, r1
  406ce6:	2e02      	cmp	r6, #2
  406ce8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  406cec:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
  406cf0:	d023      	beq.n	406d3a <__register_exitproc+0x92>
  406cf2:	3202      	adds	r2, #2
  406cf4:	f8c3 e004 	str.w	lr, [r3, #4]
  406cf8:	6828      	ldr	r0, [r5, #0]
  406cfa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  406cfe:	f7fe ff15 	bl	405b2c <__retarget_lock_release_recursive>
  406d02:	2000      	movs	r0, #0
  406d04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406d08:	4b17      	ldr	r3, [pc, #92]	; (406d68 <__register_exitproc+0xc0>)
  406d0a:	b30b      	cbz	r3, 406d50 <__register_exitproc+0xa8>
  406d0c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406d10:	f3af 8000 	nop.w
  406d14:	4603      	mov	r3, r0
  406d16:	b1d8      	cbz	r0, 406d50 <__register_exitproc+0xa8>
  406d18:	2000      	movs	r0, #0
  406d1a:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
  406d1e:	f04f 0e01 	mov.w	lr, #1
  406d22:	6058      	str	r0, [r3, #4]
  406d24:	6019      	str	r1, [r3, #0]
  406d26:	4602      	mov	r2, r0
  406d28:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  406d2c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  406d30:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
  406d34:	2e00      	cmp	r6, #0
  406d36:	d0dc      	beq.n	406cf2 <__register_exitproc+0x4a>
  406d38:	e7cc      	b.n	406cd4 <__register_exitproc+0x2c>
  406d3a:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
  406d3e:	4301      	orrs	r1, r0
  406d40:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
  406d44:	e7d5      	b.n	406cf2 <__register_exitproc+0x4a>
  406d46:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  406d4a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  406d4e:	e7bb      	b.n	406cc8 <__register_exitproc+0x20>
  406d50:	6828      	ldr	r0, [r5, #0]
  406d52:	f7fe feeb 	bl	405b2c <__retarget_lock_release_recursive>
  406d56:	f04f 30ff 	mov.w	r0, #4294967295
  406d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406d5e:	bf00      	nop
  406d60:	200005b8 	.word	0x200005b8
  406d64:	00407a08 	.word	0x00407a08
  406d68:	00000000 	.word	0x00000000

00406d6c <_calloc_r>:
  406d6c:	b510      	push	{r4, lr}
  406d6e:	fb02 f101 	mul.w	r1, r2, r1
  406d72:	f7fe fedd 	bl	405b30 <_malloc_r>
  406d76:	4604      	mov	r4, r0
  406d78:	b1d8      	cbz	r0, 406db2 <_calloc_r+0x46>
  406d7a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406d7e:	f022 0203 	bic.w	r2, r2, #3
  406d82:	3a04      	subs	r2, #4
  406d84:	2a24      	cmp	r2, #36	; 0x24
  406d86:	d818      	bhi.n	406dba <_calloc_r+0x4e>
  406d88:	2a13      	cmp	r2, #19
  406d8a:	d914      	bls.n	406db6 <_calloc_r+0x4a>
  406d8c:	2300      	movs	r3, #0
  406d8e:	2a1b      	cmp	r2, #27
  406d90:	6003      	str	r3, [r0, #0]
  406d92:	6043      	str	r3, [r0, #4]
  406d94:	d916      	bls.n	406dc4 <_calloc_r+0x58>
  406d96:	2a24      	cmp	r2, #36	; 0x24
  406d98:	6083      	str	r3, [r0, #8]
  406d9a:	60c3      	str	r3, [r0, #12]
  406d9c:	bf11      	iteee	ne
  406d9e:	f100 0210 	addne.w	r2, r0, #16
  406da2:	6103      	streq	r3, [r0, #16]
  406da4:	6143      	streq	r3, [r0, #20]
  406da6:	f100 0218 	addeq.w	r2, r0, #24
  406daa:	2300      	movs	r3, #0
  406dac:	6013      	str	r3, [r2, #0]
  406dae:	6053      	str	r3, [r2, #4]
  406db0:	6093      	str	r3, [r2, #8]
  406db2:	4620      	mov	r0, r4
  406db4:	bd10      	pop	{r4, pc}
  406db6:	4602      	mov	r2, r0
  406db8:	e7f7      	b.n	406daa <_calloc_r+0x3e>
  406dba:	2100      	movs	r1, #0
  406dbc:	f7fc fa6c 	bl	403298 <memset>
  406dc0:	4620      	mov	r0, r4
  406dc2:	bd10      	pop	{r4, pc}
  406dc4:	f100 0208 	add.w	r2, r0, #8
  406dc8:	e7ef      	b.n	406daa <_calloc_r+0x3e>
  406dca:	bf00      	nop

00406dcc <__aeabi_drsub>:
  406dcc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406dd0:	e002      	b.n	406dd8 <__adddf3>
  406dd2:	bf00      	nop

00406dd4 <__aeabi_dsub>:
  406dd4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406dd8 <__adddf3>:
  406dd8:	b530      	push	{r4, r5, lr}
  406dda:	ea4f 0441 	mov.w	r4, r1, lsl #1
  406dde:	ea4f 0543 	mov.w	r5, r3, lsl #1
  406de2:	ea94 0f05 	teq	r4, r5
  406de6:	bf08      	it	eq
  406de8:	ea90 0f02 	teqeq	r0, r2
  406dec:	bf1f      	itttt	ne
  406dee:	ea54 0c00 	orrsne.w	ip, r4, r0
  406df2:	ea55 0c02 	orrsne.w	ip, r5, r2
  406df6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  406dfa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406dfe:	f000 80e2 	beq.w	406fc6 <__adddf3+0x1ee>
  406e02:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406e06:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  406e0a:	bfb8      	it	lt
  406e0c:	426d      	neglt	r5, r5
  406e0e:	dd0c      	ble.n	406e2a <__adddf3+0x52>
  406e10:	442c      	add	r4, r5
  406e12:	ea80 0202 	eor.w	r2, r0, r2
  406e16:	ea81 0303 	eor.w	r3, r1, r3
  406e1a:	ea82 0000 	eor.w	r0, r2, r0
  406e1e:	ea83 0101 	eor.w	r1, r3, r1
  406e22:	ea80 0202 	eor.w	r2, r0, r2
  406e26:	ea81 0303 	eor.w	r3, r1, r3
  406e2a:	2d36      	cmp	r5, #54	; 0x36
  406e2c:	bf88      	it	hi
  406e2e:	bd30      	pophi	{r4, r5, pc}
  406e30:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406e34:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406e38:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406e3c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406e40:	d002      	beq.n	406e48 <__adddf3+0x70>
  406e42:	4240      	negs	r0, r0
  406e44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406e48:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406e4c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406e50:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406e54:	d002      	beq.n	406e5c <__adddf3+0x84>
  406e56:	4252      	negs	r2, r2
  406e58:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406e5c:	ea94 0f05 	teq	r4, r5
  406e60:	f000 80a7 	beq.w	406fb2 <__adddf3+0x1da>
  406e64:	f1a4 0401 	sub.w	r4, r4, #1
  406e68:	f1d5 0e20 	rsbs	lr, r5, #32
  406e6c:	db0d      	blt.n	406e8a <__adddf3+0xb2>
  406e6e:	fa02 fc0e 	lsl.w	ip, r2, lr
  406e72:	fa22 f205 	lsr.w	r2, r2, r5
  406e76:	1880      	adds	r0, r0, r2
  406e78:	f141 0100 	adc.w	r1, r1, #0
  406e7c:	fa03 f20e 	lsl.w	r2, r3, lr
  406e80:	1880      	adds	r0, r0, r2
  406e82:	fa43 f305 	asr.w	r3, r3, r5
  406e86:	4159      	adcs	r1, r3
  406e88:	e00e      	b.n	406ea8 <__adddf3+0xd0>
  406e8a:	f1a5 0520 	sub.w	r5, r5, #32
  406e8e:	f10e 0e20 	add.w	lr, lr, #32
  406e92:	2a01      	cmp	r2, #1
  406e94:	fa03 fc0e 	lsl.w	ip, r3, lr
  406e98:	bf28      	it	cs
  406e9a:	f04c 0c02 	orrcs.w	ip, ip, #2
  406e9e:	fa43 f305 	asr.w	r3, r3, r5
  406ea2:	18c0      	adds	r0, r0, r3
  406ea4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406ea8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406eac:	d507      	bpl.n	406ebe <__adddf3+0xe6>
  406eae:	f04f 0e00 	mov.w	lr, #0
  406eb2:	f1dc 0c00 	rsbs	ip, ip, #0
  406eb6:	eb7e 0000 	sbcs.w	r0, lr, r0
  406eba:	eb6e 0101 	sbc.w	r1, lr, r1
  406ebe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  406ec2:	d31b      	bcc.n	406efc <__adddf3+0x124>
  406ec4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  406ec8:	d30c      	bcc.n	406ee4 <__adddf3+0x10c>
  406eca:	0849      	lsrs	r1, r1, #1
  406ecc:	ea5f 0030 	movs.w	r0, r0, rrx
  406ed0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406ed4:	f104 0401 	add.w	r4, r4, #1
  406ed8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406edc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406ee0:	f080 809a 	bcs.w	407018 <__adddf3+0x240>
  406ee4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406ee8:	bf08      	it	eq
  406eea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406eee:	f150 0000 	adcs.w	r0, r0, #0
  406ef2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406ef6:	ea41 0105 	orr.w	r1, r1, r5
  406efa:	bd30      	pop	{r4, r5, pc}
  406efc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406f00:	4140      	adcs	r0, r0
  406f02:	eb41 0101 	adc.w	r1, r1, r1
  406f06:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406f0a:	f1a4 0401 	sub.w	r4, r4, #1
  406f0e:	d1e9      	bne.n	406ee4 <__adddf3+0x10c>
  406f10:	f091 0f00 	teq	r1, #0
  406f14:	bf04      	itt	eq
  406f16:	4601      	moveq	r1, r0
  406f18:	2000      	moveq	r0, #0
  406f1a:	fab1 f381 	clz	r3, r1
  406f1e:	bf08      	it	eq
  406f20:	3320      	addeq	r3, #32
  406f22:	f1a3 030b 	sub.w	r3, r3, #11
  406f26:	f1b3 0220 	subs.w	r2, r3, #32
  406f2a:	da0c      	bge.n	406f46 <__adddf3+0x16e>
  406f2c:	320c      	adds	r2, #12
  406f2e:	dd08      	ble.n	406f42 <__adddf3+0x16a>
  406f30:	f102 0c14 	add.w	ip, r2, #20
  406f34:	f1c2 020c 	rsb	r2, r2, #12
  406f38:	fa01 f00c 	lsl.w	r0, r1, ip
  406f3c:	fa21 f102 	lsr.w	r1, r1, r2
  406f40:	e00c      	b.n	406f5c <__adddf3+0x184>
  406f42:	f102 0214 	add.w	r2, r2, #20
  406f46:	bfd8      	it	le
  406f48:	f1c2 0c20 	rsble	ip, r2, #32
  406f4c:	fa01 f102 	lsl.w	r1, r1, r2
  406f50:	fa20 fc0c 	lsr.w	ip, r0, ip
  406f54:	bfdc      	itt	le
  406f56:	ea41 010c 	orrle.w	r1, r1, ip
  406f5a:	4090      	lslle	r0, r2
  406f5c:	1ae4      	subs	r4, r4, r3
  406f5e:	bfa2      	ittt	ge
  406f60:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406f64:	4329      	orrge	r1, r5
  406f66:	bd30      	popge	{r4, r5, pc}
  406f68:	ea6f 0404 	mvn.w	r4, r4
  406f6c:	3c1f      	subs	r4, #31
  406f6e:	da1c      	bge.n	406faa <__adddf3+0x1d2>
  406f70:	340c      	adds	r4, #12
  406f72:	dc0e      	bgt.n	406f92 <__adddf3+0x1ba>
  406f74:	f104 0414 	add.w	r4, r4, #20
  406f78:	f1c4 0220 	rsb	r2, r4, #32
  406f7c:	fa20 f004 	lsr.w	r0, r0, r4
  406f80:	fa01 f302 	lsl.w	r3, r1, r2
  406f84:	ea40 0003 	orr.w	r0, r0, r3
  406f88:	fa21 f304 	lsr.w	r3, r1, r4
  406f8c:	ea45 0103 	orr.w	r1, r5, r3
  406f90:	bd30      	pop	{r4, r5, pc}
  406f92:	f1c4 040c 	rsb	r4, r4, #12
  406f96:	f1c4 0220 	rsb	r2, r4, #32
  406f9a:	fa20 f002 	lsr.w	r0, r0, r2
  406f9e:	fa01 f304 	lsl.w	r3, r1, r4
  406fa2:	ea40 0003 	orr.w	r0, r0, r3
  406fa6:	4629      	mov	r1, r5
  406fa8:	bd30      	pop	{r4, r5, pc}
  406faa:	fa21 f004 	lsr.w	r0, r1, r4
  406fae:	4629      	mov	r1, r5
  406fb0:	bd30      	pop	{r4, r5, pc}
  406fb2:	f094 0f00 	teq	r4, #0
  406fb6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406fba:	bf06      	itte	eq
  406fbc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406fc0:	3401      	addeq	r4, #1
  406fc2:	3d01      	subne	r5, #1
  406fc4:	e74e      	b.n	406e64 <__adddf3+0x8c>
  406fc6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406fca:	bf18      	it	ne
  406fcc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406fd0:	d029      	beq.n	407026 <__adddf3+0x24e>
  406fd2:	ea94 0f05 	teq	r4, r5
  406fd6:	bf08      	it	eq
  406fd8:	ea90 0f02 	teqeq	r0, r2
  406fdc:	d005      	beq.n	406fea <__adddf3+0x212>
  406fde:	ea54 0c00 	orrs.w	ip, r4, r0
  406fe2:	bf04      	itt	eq
  406fe4:	4619      	moveq	r1, r3
  406fe6:	4610      	moveq	r0, r2
  406fe8:	bd30      	pop	{r4, r5, pc}
  406fea:	ea91 0f03 	teq	r1, r3
  406fee:	bf1e      	ittt	ne
  406ff0:	2100      	movne	r1, #0
  406ff2:	2000      	movne	r0, #0
  406ff4:	bd30      	popne	{r4, r5, pc}
  406ff6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  406ffa:	d105      	bne.n	407008 <__adddf3+0x230>
  406ffc:	0040      	lsls	r0, r0, #1
  406ffe:	4149      	adcs	r1, r1
  407000:	bf28      	it	cs
  407002:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407006:	bd30      	pop	{r4, r5, pc}
  407008:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40700c:	bf3c      	itt	cc
  40700e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407012:	bd30      	popcc	{r4, r5, pc}
  407014:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407018:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40701c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407020:	f04f 0000 	mov.w	r0, #0
  407024:	bd30      	pop	{r4, r5, pc}
  407026:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40702a:	bf1a      	itte	ne
  40702c:	4619      	movne	r1, r3
  40702e:	4610      	movne	r0, r2
  407030:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407034:	bf1c      	itt	ne
  407036:	460b      	movne	r3, r1
  407038:	4602      	movne	r2, r0
  40703a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40703e:	bf06      	itte	eq
  407040:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407044:	ea91 0f03 	teqeq	r1, r3
  407048:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40704c:	bd30      	pop	{r4, r5, pc}
  40704e:	bf00      	nop

00407050 <__aeabi_ui2d>:
  407050:	f090 0f00 	teq	r0, #0
  407054:	bf04      	itt	eq
  407056:	2100      	moveq	r1, #0
  407058:	4770      	bxeq	lr
  40705a:	b530      	push	{r4, r5, lr}
  40705c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407060:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407064:	f04f 0500 	mov.w	r5, #0
  407068:	f04f 0100 	mov.w	r1, #0
  40706c:	e750      	b.n	406f10 <__adddf3+0x138>
  40706e:	bf00      	nop

00407070 <__aeabi_i2d>:
  407070:	f090 0f00 	teq	r0, #0
  407074:	bf04      	itt	eq
  407076:	2100      	moveq	r1, #0
  407078:	4770      	bxeq	lr
  40707a:	b530      	push	{r4, r5, lr}
  40707c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407080:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407084:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407088:	bf48      	it	mi
  40708a:	4240      	negmi	r0, r0
  40708c:	f04f 0100 	mov.w	r1, #0
  407090:	e73e      	b.n	406f10 <__adddf3+0x138>
  407092:	bf00      	nop

00407094 <__aeabi_f2d>:
  407094:	0042      	lsls	r2, r0, #1
  407096:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40709a:	ea4f 0131 	mov.w	r1, r1, rrx
  40709e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4070a2:	bf1f      	itttt	ne
  4070a4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4070a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4070ac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4070b0:	4770      	bxne	lr
  4070b2:	f092 0f00 	teq	r2, #0
  4070b6:	bf14      	ite	ne
  4070b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4070bc:	4770      	bxeq	lr
  4070be:	b530      	push	{r4, r5, lr}
  4070c0:	f44f 7460 	mov.w	r4, #896	; 0x380
  4070c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4070c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4070cc:	e720      	b.n	406f10 <__adddf3+0x138>
  4070ce:	bf00      	nop

004070d0 <__aeabi_ul2d>:
  4070d0:	ea50 0201 	orrs.w	r2, r0, r1
  4070d4:	bf08      	it	eq
  4070d6:	4770      	bxeq	lr
  4070d8:	b530      	push	{r4, r5, lr}
  4070da:	f04f 0500 	mov.w	r5, #0
  4070de:	e00a      	b.n	4070f6 <__aeabi_l2d+0x16>

004070e0 <__aeabi_l2d>:
  4070e0:	ea50 0201 	orrs.w	r2, r0, r1
  4070e4:	bf08      	it	eq
  4070e6:	4770      	bxeq	lr
  4070e8:	b530      	push	{r4, r5, lr}
  4070ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4070ee:	d502      	bpl.n	4070f6 <__aeabi_l2d+0x16>
  4070f0:	4240      	negs	r0, r0
  4070f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4070f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4070fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4070fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407102:	f43f aedc 	beq.w	406ebe <__adddf3+0xe6>
  407106:	f04f 0203 	mov.w	r2, #3
  40710a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40710e:	bf18      	it	ne
  407110:	3203      	addne	r2, #3
  407112:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407116:	bf18      	it	ne
  407118:	3203      	addne	r2, #3
  40711a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40711e:	f1c2 0320 	rsb	r3, r2, #32
  407122:	fa00 fc03 	lsl.w	ip, r0, r3
  407126:	fa20 f002 	lsr.w	r0, r0, r2
  40712a:	fa01 fe03 	lsl.w	lr, r1, r3
  40712e:	ea40 000e 	orr.w	r0, r0, lr
  407132:	fa21 f102 	lsr.w	r1, r1, r2
  407136:	4414      	add	r4, r2
  407138:	e6c1      	b.n	406ebe <__adddf3+0xe6>
  40713a:	bf00      	nop

0040713c <__aeabi_dmul>:
  40713c:	b570      	push	{r4, r5, r6, lr}
  40713e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407142:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407146:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40714a:	bf1d      	ittte	ne
  40714c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407150:	ea94 0f0c 	teqne	r4, ip
  407154:	ea95 0f0c 	teqne	r5, ip
  407158:	f000 f8de 	bleq	407318 <__aeabi_dmul+0x1dc>
  40715c:	442c      	add	r4, r5
  40715e:	ea81 0603 	eor.w	r6, r1, r3
  407162:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407166:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40716a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40716e:	bf18      	it	ne
  407170:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407174:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407178:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40717c:	d038      	beq.n	4071f0 <__aeabi_dmul+0xb4>
  40717e:	fba0 ce02 	umull	ip, lr, r0, r2
  407182:	f04f 0500 	mov.w	r5, #0
  407186:	fbe1 e502 	umlal	lr, r5, r1, r2
  40718a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40718e:	fbe0 e503 	umlal	lr, r5, r0, r3
  407192:	f04f 0600 	mov.w	r6, #0
  407196:	fbe1 5603 	umlal	r5, r6, r1, r3
  40719a:	f09c 0f00 	teq	ip, #0
  40719e:	bf18      	it	ne
  4071a0:	f04e 0e01 	orrne.w	lr, lr, #1
  4071a4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4071a8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4071ac:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4071b0:	d204      	bcs.n	4071bc <__aeabi_dmul+0x80>
  4071b2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4071b6:	416d      	adcs	r5, r5
  4071b8:	eb46 0606 	adc.w	r6, r6, r6
  4071bc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4071c0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4071c4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4071c8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4071cc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4071d0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4071d4:	bf88      	it	hi
  4071d6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4071da:	d81e      	bhi.n	40721a <__aeabi_dmul+0xde>
  4071dc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4071e0:	bf08      	it	eq
  4071e2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4071e6:	f150 0000 	adcs.w	r0, r0, #0
  4071ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4071ee:	bd70      	pop	{r4, r5, r6, pc}
  4071f0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4071f4:	ea46 0101 	orr.w	r1, r6, r1
  4071f8:	ea40 0002 	orr.w	r0, r0, r2
  4071fc:	ea81 0103 	eor.w	r1, r1, r3
  407200:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407204:	bfc2      	ittt	gt
  407206:	ebd4 050c 	rsbsgt	r5, r4, ip
  40720a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40720e:	bd70      	popgt	{r4, r5, r6, pc}
  407210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407214:	f04f 0e00 	mov.w	lr, #0
  407218:	3c01      	subs	r4, #1
  40721a:	f300 80ab 	bgt.w	407374 <__aeabi_dmul+0x238>
  40721e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407222:	bfde      	ittt	le
  407224:	2000      	movle	r0, #0
  407226:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40722a:	bd70      	pople	{r4, r5, r6, pc}
  40722c:	f1c4 0400 	rsb	r4, r4, #0
  407230:	3c20      	subs	r4, #32
  407232:	da35      	bge.n	4072a0 <__aeabi_dmul+0x164>
  407234:	340c      	adds	r4, #12
  407236:	dc1b      	bgt.n	407270 <__aeabi_dmul+0x134>
  407238:	f104 0414 	add.w	r4, r4, #20
  40723c:	f1c4 0520 	rsb	r5, r4, #32
  407240:	fa00 f305 	lsl.w	r3, r0, r5
  407244:	fa20 f004 	lsr.w	r0, r0, r4
  407248:	fa01 f205 	lsl.w	r2, r1, r5
  40724c:	ea40 0002 	orr.w	r0, r0, r2
  407250:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407254:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407258:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40725c:	fa21 f604 	lsr.w	r6, r1, r4
  407260:	eb42 0106 	adc.w	r1, r2, r6
  407264:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407268:	bf08      	it	eq
  40726a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40726e:	bd70      	pop	{r4, r5, r6, pc}
  407270:	f1c4 040c 	rsb	r4, r4, #12
  407274:	f1c4 0520 	rsb	r5, r4, #32
  407278:	fa00 f304 	lsl.w	r3, r0, r4
  40727c:	fa20 f005 	lsr.w	r0, r0, r5
  407280:	fa01 f204 	lsl.w	r2, r1, r4
  407284:	ea40 0002 	orr.w	r0, r0, r2
  407288:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40728c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407290:	f141 0100 	adc.w	r1, r1, #0
  407294:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407298:	bf08      	it	eq
  40729a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40729e:	bd70      	pop	{r4, r5, r6, pc}
  4072a0:	f1c4 0520 	rsb	r5, r4, #32
  4072a4:	fa00 f205 	lsl.w	r2, r0, r5
  4072a8:	ea4e 0e02 	orr.w	lr, lr, r2
  4072ac:	fa20 f304 	lsr.w	r3, r0, r4
  4072b0:	fa01 f205 	lsl.w	r2, r1, r5
  4072b4:	ea43 0302 	orr.w	r3, r3, r2
  4072b8:	fa21 f004 	lsr.w	r0, r1, r4
  4072bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4072c0:	fa21 f204 	lsr.w	r2, r1, r4
  4072c4:	ea20 0002 	bic.w	r0, r0, r2
  4072c8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4072cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4072d0:	bf08      	it	eq
  4072d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4072d6:	bd70      	pop	{r4, r5, r6, pc}
  4072d8:	f094 0f00 	teq	r4, #0
  4072dc:	d10f      	bne.n	4072fe <__aeabi_dmul+0x1c2>
  4072de:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4072e2:	0040      	lsls	r0, r0, #1
  4072e4:	eb41 0101 	adc.w	r1, r1, r1
  4072e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4072ec:	bf08      	it	eq
  4072ee:	3c01      	subeq	r4, #1
  4072f0:	d0f7      	beq.n	4072e2 <__aeabi_dmul+0x1a6>
  4072f2:	ea41 0106 	orr.w	r1, r1, r6
  4072f6:	f095 0f00 	teq	r5, #0
  4072fa:	bf18      	it	ne
  4072fc:	4770      	bxne	lr
  4072fe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407302:	0052      	lsls	r2, r2, #1
  407304:	eb43 0303 	adc.w	r3, r3, r3
  407308:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40730c:	bf08      	it	eq
  40730e:	3d01      	subeq	r5, #1
  407310:	d0f7      	beq.n	407302 <__aeabi_dmul+0x1c6>
  407312:	ea43 0306 	orr.w	r3, r3, r6
  407316:	4770      	bx	lr
  407318:	ea94 0f0c 	teq	r4, ip
  40731c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407320:	bf18      	it	ne
  407322:	ea95 0f0c 	teqne	r5, ip
  407326:	d00c      	beq.n	407342 <__aeabi_dmul+0x206>
  407328:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40732c:	bf18      	it	ne
  40732e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407332:	d1d1      	bne.n	4072d8 <__aeabi_dmul+0x19c>
  407334:	ea81 0103 	eor.w	r1, r1, r3
  407338:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40733c:	f04f 0000 	mov.w	r0, #0
  407340:	bd70      	pop	{r4, r5, r6, pc}
  407342:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407346:	bf06      	itte	eq
  407348:	4610      	moveq	r0, r2
  40734a:	4619      	moveq	r1, r3
  40734c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407350:	d019      	beq.n	407386 <__aeabi_dmul+0x24a>
  407352:	ea94 0f0c 	teq	r4, ip
  407356:	d102      	bne.n	40735e <__aeabi_dmul+0x222>
  407358:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40735c:	d113      	bne.n	407386 <__aeabi_dmul+0x24a>
  40735e:	ea95 0f0c 	teq	r5, ip
  407362:	d105      	bne.n	407370 <__aeabi_dmul+0x234>
  407364:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407368:	bf1c      	itt	ne
  40736a:	4610      	movne	r0, r2
  40736c:	4619      	movne	r1, r3
  40736e:	d10a      	bne.n	407386 <__aeabi_dmul+0x24a>
  407370:	ea81 0103 	eor.w	r1, r1, r3
  407374:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407378:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40737c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407380:	f04f 0000 	mov.w	r0, #0
  407384:	bd70      	pop	{r4, r5, r6, pc}
  407386:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40738a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40738e:	bd70      	pop	{r4, r5, r6, pc}

00407390 <__aeabi_ddiv>:
  407390:	b570      	push	{r4, r5, r6, lr}
  407392:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407396:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40739a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40739e:	bf1d      	ittte	ne
  4073a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4073a4:	ea94 0f0c 	teqne	r4, ip
  4073a8:	ea95 0f0c 	teqne	r5, ip
  4073ac:	f000 f8a7 	bleq	4074fe <__aeabi_ddiv+0x16e>
  4073b0:	eba4 0405 	sub.w	r4, r4, r5
  4073b4:	ea81 0e03 	eor.w	lr, r1, r3
  4073b8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4073bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4073c0:	f000 8088 	beq.w	4074d4 <__aeabi_ddiv+0x144>
  4073c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4073c8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4073cc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4073d0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4073d4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4073d8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4073dc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4073e0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4073e4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4073e8:	429d      	cmp	r5, r3
  4073ea:	bf08      	it	eq
  4073ec:	4296      	cmpeq	r6, r2
  4073ee:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4073f2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4073f6:	d202      	bcs.n	4073fe <__aeabi_ddiv+0x6e>
  4073f8:	085b      	lsrs	r3, r3, #1
  4073fa:	ea4f 0232 	mov.w	r2, r2, rrx
  4073fe:	1ab6      	subs	r6, r6, r2
  407400:	eb65 0503 	sbc.w	r5, r5, r3
  407404:	085b      	lsrs	r3, r3, #1
  407406:	ea4f 0232 	mov.w	r2, r2, rrx
  40740a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40740e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  407412:	ebb6 0e02 	subs.w	lr, r6, r2
  407416:	eb75 0e03 	sbcs.w	lr, r5, r3
  40741a:	bf22      	ittt	cs
  40741c:	1ab6      	subcs	r6, r6, r2
  40741e:	4675      	movcs	r5, lr
  407420:	ea40 000c 	orrcs.w	r0, r0, ip
  407424:	085b      	lsrs	r3, r3, #1
  407426:	ea4f 0232 	mov.w	r2, r2, rrx
  40742a:	ebb6 0e02 	subs.w	lr, r6, r2
  40742e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407432:	bf22      	ittt	cs
  407434:	1ab6      	subcs	r6, r6, r2
  407436:	4675      	movcs	r5, lr
  407438:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40743c:	085b      	lsrs	r3, r3, #1
  40743e:	ea4f 0232 	mov.w	r2, r2, rrx
  407442:	ebb6 0e02 	subs.w	lr, r6, r2
  407446:	eb75 0e03 	sbcs.w	lr, r5, r3
  40744a:	bf22      	ittt	cs
  40744c:	1ab6      	subcs	r6, r6, r2
  40744e:	4675      	movcs	r5, lr
  407450:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  407454:	085b      	lsrs	r3, r3, #1
  407456:	ea4f 0232 	mov.w	r2, r2, rrx
  40745a:	ebb6 0e02 	subs.w	lr, r6, r2
  40745e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407462:	bf22      	ittt	cs
  407464:	1ab6      	subcs	r6, r6, r2
  407466:	4675      	movcs	r5, lr
  407468:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40746c:	ea55 0e06 	orrs.w	lr, r5, r6
  407470:	d018      	beq.n	4074a4 <__aeabi_ddiv+0x114>
  407472:	ea4f 1505 	mov.w	r5, r5, lsl #4
  407476:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40747a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40747e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  407482:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407486:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40748a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40748e:	d1c0      	bne.n	407412 <__aeabi_ddiv+0x82>
  407490:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407494:	d10b      	bne.n	4074ae <__aeabi_ddiv+0x11e>
  407496:	ea41 0100 	orr.w	r1, r1, r0
  40749a:	f04f 0000 	mov.w	r0, #0
  40749e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4074a2:	e7b6      	b.n	407412 <__aeabi_ddiv+0x82>
  4074a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4074a8:	bf04      	itt	eq
  4074aa:	4301      	orreq	r1, r0
  4074ac:	2000      	moveq	r0, #0
  4074ae:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4074b2:	bf88      	it	hi
  4074b4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4074b8:	f63f aeaf 	bhi.w	40721a <__aeabi_dmul+0xde>
  4074bc:	ebb5 0c03 	subs.w	ip, r5, r3
  4074c0:	bf04      	itt	eq
  4074c2:	ebb6 0c02 	subseq.w	ip, r6, r2
  4074c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4074ca:	f150 0000 	adcs.w	r0, r0, #0
  4074ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4074d2:	bd70      	pop	{r4, r5, r6, pc}
  4074d4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4074d8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4074dc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4074e0:	bfc2      	ittt	gt
  4074e2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4074e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4074ea:	bd70      	popgt	{r4, r5, r6, pc}
  4074ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4074f0:	f04f 0e00 	mov.w	lr, #0
  4074f4:	3c01      	subs	r4, #1
  4074f6:	e690      	b.n	40721a <__aeabi_dmul+0xde>
  4074f8:	ea45 0e06 	orr.w	lr, r5, r6
  4074fc:	e68d      	b.n	40721a <__aeabi_dmul+0xde>
  4074fe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407502:	ea94 0f0c 	teq	r4, ip
  407506:	bf08      	it	eq
  407508:	ea95 0f0c 	teqeq	r5, ip
  40750c:	f43f af3b 	beq.w	407386 <__aeabi_dmul+0x24a>
  407510:	ea94 0f0c 	teq	r4, ip
  407514:	d10a      	bne.n	40752c <__aeabi_ddiv+0x19c>
  407516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40751a:	f47f af34 	bne.w	407386 <__aeabi_dmul+0x24a>
  40751e:	ea95 0f0c 	teq	r5, ip
  407522:	f47f af25 	bne.w	407370 <__aeabi_dmul+0x234>
  407526:	4610      	mov	r0, r2
  407528:	4619      	mov	r1, r3
  40752a:	e72c      	b.n	407386 <__aeabi_dmul+0x24a>
  40752c:	ea95 0f0c 	teq	r5, ip
  407530:	d106      	bne.n	407540 <__aeabi_ddiv+0x1b0>
  407532:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407536:	f43f aefd 	beq.w	407334 <__aeabi_dmul+0x1f8>
  40753a:	4610      	mov	r0, r2
  40753c:	4619      	mov	r1, r3
  40753e:	e722      	b.n	407386 <__aeabi_dmul+0x24a>
  407540:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407544:	bf18      	it	ne
  407546:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40754a:	f47f aec5 	bne.w	4072d8 <__aeabi_dmul+0x19c>
  40754e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407552:	f47f af0d 	bne.w	407370 <__aeabi_dmul+0x234>
  407556:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40755a:	f47f aeeb 	bne.w	407334 <__aeabi_dmul+0x1f8>
  40755e:	e712      	b.n	407386 <__aeabi_dmul+0x24a>

00407560 <__gedf2>:
  407560:	f04f 3cff 	mov.w	ip, #4294967295
  407564:	e006      	b.n	407574 <__cmpdf2+0x4>
  407566:	bf00      	nop

00407568 <__ledf2>:
  407568:	f04f 0c01 	mov.w	ip, #1
  40756c:	e002      	b.n	407574 <__cmpdf2+0x4>
  40756e:	bf00      	nop

00407570 <__cmpdf2>:
  407570:	f04f 0c01 	mov.w	ip, #1
  407574:	f84d cd04 	str.w	ip, [sp, #-4]!
  407578:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40757c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407580:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407584:	bf18      	it	ne
  407586:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40758a:	d01b      	beq.n	4075c4 <__cmpdf2+0x54>
  40758c:	b001      	add	sp, #4
  40758e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407592:	bf0c      	ite	eq
  407594:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407598:	ea91 0f03 	teqne	r1, r3
  40759c:	bf02      	ittt	eq
  40759e:	ea90 0f02 	teqeq	r0, r2
  4075a2:	2000      	moveq	r0, #0
  4075a4:	4770      	bxeq	lr
  4075a6:	f110 0f00 	cmn.w	r0, #0
  4075aa:	ea91 0f03 	teq	r1, r3
  4075ae:	bf58      	it	pl
  4075b0:	4299      	cmppl	r1, r3
  4075b2:	bf08      	it	eq
  4075b4:	4290      	cmpeq	r0, r2
  4075b6:	bf2c      	ite	cs
  4075b8:	17d8      	asrcs	r0, r3, #31
  4075ba:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4075be:	f040 0001 	orr.w	r0, r0, #1
  4075c2:	4770      	bx	lr
  4075c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4075c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4075cc:	d102      	bne.n	4075d4 <__cmpdf2+0x64>
  4075ce:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4075d2:	d107      	bne.n	4075e4 <__cmpdf2+0x74>
  4075d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4075d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4075dc:	d1d6      	bne.n	40758c <__cmpdf2+0x1c>
  4075de:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4075e2:	d0d3      	beq.n	40758c <__cmpdf2+0x1c>
  4075e4:	f85d 0b04 	ldr.w	r0, [sp], #4
  4075e8:	4770      	bx	lr
  4075ea:	bf00      	nop

004075ec <__aeabi_cdrcmple>:
  4075ec:	4684      	mov	ip, r0
  4075ee:	4610      	mov	r0, r2
  4075f0:	4662      	mov	r2, ip
  4075f2:	468c      	mov	ip, r1
  4075f4:	4619      	mov	r1, r3
  4075f6:	4663      	mov	r3, ip
  4075f8:	e000      	b.n	4075fc <__aeabi_cdcmpeq>
  4075fa:	bf00      	nop

004075fc <__aeabi_cdcmpeq>:
  4075fc:	b501      	push	{r0, lr}
  4075fe:	f7ff ffb7 	bl	407570 <__cmpdf2>
  407602:	2800      	cmp	r0, #0
  407604:	bf48      	it	mi
  407606:	f110 0f00 	cmnmi.w	r0, #0
  40760a:	bd01      	pop	{r0, pc}

0040760c <__aeabi_dcmpeq>:
  40760c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407610:	f7ff fff4 	bl	4075fc <__aeabi_cdcmpeq>
  407614:	bf0c      	ite	eq
  407616:	2001      	moveq	r0, #1
  407618:	2000      	movne	r0, #0
  40761a:	f85d fb08 	ldr.w	pc, [sp], #8
  40761e:	bf00      	nop

00407620 <__aeabi_dcmplt>:
  407620:	f84d ed08 	str.w	lr, [sp, #-8]!
  407624:	f7ff ffea 	bl	4075fc <__aeabi_cdcmpeq>
  407628:	bf34      	ite	cc
  40762a:	2001      	movcc	r0, #1
  40762c:	2000      	movcs	r0, #0
  40762e:	f85d fb08 	ldr.w	pc, [sp], #8
  407632:	bf00      	nop

00407634 <__aeabi_dcmple>:
  407634:	f84d ed08 	str.w	lr, [sp, #-8]!
  407638:	f7ff ffe0 	bl	4075fc <__aeabi_cdcmpeq>
  40763c:	bf94      	ite	ls
  40763e:	2001      	movls	r0, #1
  407640:	2000      	movhi	r0, #0
  407642:	f85d fb08 	ldr.w	pc, [sp], #8
  407646:	bf00      	nop

00407648 <__aeabi_dcmpge>:
  407648:	f84d ed08 	str.w	lr, [sp, #-8]!
  40764c:	f7ff ffce 	bl	4075ec <__aeabi_cdrcmple>
  407650:	bf94      	ite	ls
  407652:	2001      	movls	r0, #1
  407654:	2000      	movhi	r0, #0
  407656:	f85d fb08 	ldr.w	pc, [sp], #8
  40765a:	bf00      	nop

0040765c <__aeabi_dcmpgt>:
  40765c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407660:	f7ff ffc4 	bl	4075ec <__aeabi_cdrcmple>
  407664:	bf34      	ite	cc
  407666:	2001      	movcc	r0, #1
  407668:	2000      	movcs	r0, #0
  40766a:	f85d fb08 	ldr.w	pc, [sp], #8
  40766e:	bf00      	nop

00407670 <__aeabi_dcmpun>:
  407670:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407674:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407678:	d102      	bne.n	407680 <__aeabi_dcmpun+0x10>
  40767a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40767e:	d10a      	bne.n	407696 <__aeabi_dcmpun+0x26>
  407680:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407684:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407688:	d102      	bne.n	407690 <__aeabi_dcmpun+0x20>
  40768a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40768e:	d102      	bne.n	407696 <__aeabi_dcmpun+0x26>
  407690:	f04f 0000 	mov.w	r0, #0
  407694:	4770      	bx	lr
  407696:	f04f 0001 	mov.w	r0, #1
  40769a:	4770      	bx	lr

0040769c <__aeabi_d2iz>:
  40769c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4076a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4076a4:	d215      	bcs.n	4076d2 <__aeabi_d2iz+0x36>
  4076a6:	d511      	bpl.n	4076cc <__aeabi_d2iz+0x30>
  4076a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4076ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4076b0:	d912      	bls.n	4076d8 <__aeabi_d2iz+0x3c>
  4076b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4076b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4076ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4076be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4076c2:	fa23 f002 	lsr.w	r0, r3, r2
  4076c6:	bf18      	it	ne
  4076c8:	4240      	negne	r0, r0
  4076ca:	4770      	bx	lr
  4076cc:	f04f 0000 	mov.w	r0, #0
  4076d0:	4770      	bx	lr
  4076d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4076d6:	d105      	bne.n	4076e4 <__aeabi_d2iz+0x48>
  4076d8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4076dc:	bf08      	it	eq
  4076de:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4076e2:	4770      	bx	lr
  4076e4:	f04f 0000 	mov.w	r0, #0
  4076e8:	4770      	bx	lr
  4076ea:	bf00      	nop

004076ec <__aeabi_uldivmod>:
  4076ec:	b953      	cbnz	r3, 407704 <__aeabi_uldivmod+0x18>
  4076ee:	b94a      	cbnz	r2, 407704 <__aeabi_uldivmod+0x18>
  4076f0:	2900      	cmp	r1, #0
  4076f2:	bf08      	it	eq
  4076f4:	2800      	cmpeq	r0, #0
  4076f6:	bf1c      	itt	ne
  4076f8:	f04f 31ff 	movne.w	r1, #4294967295
  4076fc:	f04f 30ff 	movne.w	r0, #4294967295
  407700:	f000 b97a 	b.w	4079f8 <__aeabi_idiv0>
  407704:	f1ad 0c08 	sub.w	ip, sp, #8
  407708:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40770c:	f000 f806 	bl	40771c <__udivmoddi4>
  407710:	f8dd e004 	ldr.w	lr, [sp, #4]
  407714:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407718:	b004      	add	sp, #16
  40771a:	4770      	bx	lr

0040771c <__udivmoddi4>:
  40771c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407720:	468c      	mov	ip, r1
  407722:	460e      	mov	r6, r1
  407724:	4604      	mov	r4, r0
  407726:	9d08      	ldr	r5, [sp, #32]
  407728:	2b00      	cmp	r3, #0
  40772a:	d150      	bne.n	4077ce <__udivmoddi4+0xb2>
  40772c:	428a      	cmp	r2, r1
  40772e:	4617      	mov	r7, r2
  407730:	d96c      	bls.n	40780c <__udivmoddi4+0xf0>
  407732:	fab2 fe82 	clz	lr, r2
  407736:	f1be 0f00 	cmp.w	lr, #0
  40773a:	d00b      	beq.n	407754 <__udivmoddi4+0x38>
  40773c:	f1ce 0c20 	rsb	ip, lr, #32
  407740:	fa01 f60e 	lsl.w	r6, r1, lr
  407744:	fa20 fc0c 	lsr.w	ip, r0, ip
  407748:	fa02 f70e 	lsl.w	r7, r2, lr
  40774c:	ea4c 0c06 	orr.w	ip, ip, r6
  407750:	fa00 f40e 	lsl.w	r4, r0, lr
  407754:	0c3a      	lsrs	r2, r7, #16
  407756:	fbbc f9f2 	udiv	r9, ip, r2
  40775a:	b2bb      	uxth	r3, r7
  40775c:	fb02 cc19 	mls	ip, r2, r9, ip
  407760:	fb09 fa03 	mul.w	sl, r9, r3
  407764:	ea4f 4814 	mov.w	r8, r4, lsr #16
  407768:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
  40776c:	45b2      	cmp	sl, r6
  40776e:	d90a      	bls.n	407786 <__udivmoddi4+0x6a>
  407770:	19f6      	adds	r6, r6, r7
  407772:	f109 31ff 	add.w	r1, r9, #4294967295
  407776:	f080 8125 	bcs.w	4079c4 <__udivmoddi4+0x2a8>
  40777a:	45b2      	cmp	sl, r6
  40777c:	f240 8122 	bls.w	4079c4 <__udivmoddi4+0x2a8>
  407780:	f1a9 0902 	sub.w	r9, r9, #2
  407784:	443e      	add	r6, r7
  407786:	eba6 060a 	sub.w	r6, r6, sl
  40778a:	fbb6 f0f2 	udiv	r0, r6, r2
  40778e:	fb02 6610 	mls	r6, r2, r0, r6
  407792:	fb00 f303 	mul.w	r3, r0, r3
  407796:	b2a4      	uxth	r4, r4
  407798:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  40779c:	42a3      	cmp	r3, r4
  40779e:	d909      	bls.n	4077b4 <__udivmoddi4+0x98>
  4077a0:	19e4      	adds	r4, r4, r7
  4077a2:	f100 32ff 	add.w	r2, r0, #4294967295
  4077a6:	f080 810b 	bcs.w	4079c0 <__udivmoddi4+0x2a4>
  4077aa:	42a3      	cmp	r3, r4
  4077ac:	f240 8108 	bls.w	4079c0 <__udivmoddi4+0x2a4>
  4077b0:	3802      	subs	r0, #2
  4077b2:	443c      	add	r4, r7
  4077b4:	2100      	movs	r1, #0
  4077b6:	1ae4      	subs	r4, r4, r3
  4077b8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4077bc:	2d00      	cmp	r5, #0
  4077be:	d062      	beq.n	407886 <__udivmoddi4+0x16a>
  4077c0:	2300      	movs	r3, #0
  4077c2:	fa24 f40e 	lsr.w	r4, r4, lr
  4077c6:	602c      	str	r4, [r5, #0]
  4077c8:	606b      	str	r3, [r5, #4]
  4077ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4077ce:	428b      	cmp	r3, r1
  4077d0:	d907      	bls.n	4077e2 <__udivmoddi4+0xc6>
  4077d2:	2d00      	cmp	r5, #0
  4077d4:	d055      	beq.n	407882 <__udivmoddi4+0x166>
  4077d6:	2100      	movs	r1, #0
  4077d8:	e885 0041 	stmia.w	r5, {r0, r6}
  4077dc:	4608      	mov	r0, r1
  4077de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4077e2:	fab3 f183 	clz	r1, r3
  4077e6:	2900      	cmp	r1, #0
  4077e8:	f040 808f 	bne.w	40790a <__udivmoddi4+0x1ee>
  4077ec:	42b3      	cmp	r3, r6
  4077ee:	d302      	bcc.n	4077f6 <__udivmoddi4+0xda>
  4077f0:	4282      	cmp	r2, r0
  4077f2:	f200 80fc 	bhi.w	4079ee <__udivmoddi4+0x2d2>
  4077f6:	1a84      	subs	r4, r0, r2
  4077f8:	eb66 0603 	sbc.w	r6, r6, r3
  4077fc:	2001      	movs	r0, #1
  4077fe:	46b4      	mov	ip, r6
  407800:	2d00      	cmp	r5, #0
  407802:	d040      	beq.n	407886 <__udivmoddi4+0x16a>
  407804:	e885 1010 	stmia.w	r5, {r4, ip}
  407808:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40780c:	b912      	cbnz	r2, 407814 <__udivmoddi4+0xf8>
  40780e:	2701      	movs	r7, #1
  407810:	fbb7 f7f2 	udiv	r7, r7, r2
  407814:	fab7 fe87 	clz	lr, r7
  407818:	f1be 0f00 	cmp.w	lr, #0
  40781c:	d135      	bne.n	40788a <__udivmoddi4+0x16e>
  40781e:	2101      	movs	r1, #1
  407820:	1bf6      	subs	r6, r6, r7
  407822:	ea4f 4c17 	mov.w	ip, r7, lsr #16
  407826:	fa1f f887 	uxth.w	r8, r7
  40782a:	fbb6 f2fc 	udiv	r2, r6, ip
  40782e:	fb0c 6612 	mls	r6, ip, r2, r6
  407832:	fb08 f002 	mul.w	r0, r8, r2
  407836:	0c23      	lsrs	r3, r4, #16
  407838:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
  40783c:	42b0      	cmp	r0, r6
  40783e:	d907      	bls.n	407850 <__udivmoddi4+0x134>
  407840:	19f6      	adds	r6, r6, r7
  407842:	f102 33ff 	add.w	r3, r2, #4294967295
  407846:	d202      	bcs.n	40784e <__udivmoddi4+0x132>
  407848:	42b0      	cmp	r0, r6
  40784a:	f200 80d2 	bhi.w	4079f2 <__udivmoddi4+0x2d6>
  40784e:	461a      	mov	r2, r3
  407850:	1a36      	subs	r6, r6, r0
  407852:	fbb6 f0fc 	udiv	r0, r6, ip
  407856:	fb0c 6610 	mls	r6, ip, r0, r6
  40785a:	fb08 f800 	mul.w	r8, r8, r0
  40785e:	b2a3      	uxth	r3, r4
  407860:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
  407864:	45a0      	cmp	r8, r4
  407866:	d907      	bls.n	407878 <__udivmoddi4+0x15c>
  407868:	19e4      	adds	r4, r4, r7
  40786a:	f100 33ff 	add.w	r3, r0, #4294967295
  40786e:	d202      	bcs.n	407876 <__udivmoddi4+0x15a>
  407870:	45a0      	cmp	r8, r4
  407872:	f200 80b9 	bhi.w	4079e8 <__udivmoddi4+0x2cc>
  407876:	4618      	mov	r0, r3
  407878:	eba4 0408 	sub.w	r4, r4, r8
  40787c:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
  407880:	e79c      	b.n	4077bc <__udivmoddi4+0xa0>
  407882:	4629      	mov	r1, r5
  407884:	4628      	mov	r0, r5
  407886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40788a:	fa07 f70e 	lsl.w	r7, r7, lr
  40788e:	f1ce 0320 	rsb	r3, lr, #32
  407892:	fa26 f203 	lsr.w	r2, r6, r3
  407896:	ea4f 4c17 	mov.w	ip, r7, lsr #16
  40789a:	fbb2 f1fc 	udiv	r1, r2, ip
  40789e:	fa1f f887 	uxth.w	r8, r7
  4078a2:	fb0c 2211 	mls	r2, ip, r1, r2
  4078a6:	fa06 f60e 	lsl.w	r6, r6, lr
  4078aa:	fa20 f303 	lsr.w	r3, r0, r3
  4078ae:	fb01 f908 	mul.w	r9, r1, r8
  4078b2:	4333      	orrs	r3, r6
  4078b4:	0c1e      	lsrs	r6, r3, #16
  4078b6:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
  4078ba:	45b1      	cmp	r9, r6
  4078bc:	fa00 f40e 	lsl.w	r4, r0, lr
  4078c0:	d909      	bls.n	4078d6 <__udivmoddi4+0x1ba>
  4078c2:	19f6      	adds	r6, r6, r7
  4078c4:	f101 32ff 	add.w	r2, r1, #4294967295
  4078c8:	f080 808c 	bcs.w	4079e4 <__udivmoddi4+0x2c8>
  4078cc:	45b1      	cmp	r9, r6
  4078ce:	f240 8089 	bls.w	4079e4 <__udivmoddi4+0x2c8>
  4078d2:	3902      	subs	r1, #2
  4078d4:	443e      	add	r6, r7
  4078d6:	eba6 0609 	sub.w	r6, r6, r9
  4078da:	fbb6 f0fc 	udiv	r0, r6, ip
  4078de:	fb0c 6210 	mls	r2, ip, r0, r6
  4078e2:	fb00 f908 	mul.w	r9, r0, r8
  4078e6:	b29e      	uxth	r6, r3
  4078e8:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
  4078ec:	45b1      	cmp	r9, r6
  4078ee:	d907      	bls.n	407900 <__udivmoddi4+0x1e4>
  4078f0:	19f6      	adds	r6, r6, r7
  4078f2:	f100 33ff 	add.w	r3, r0, #4294967295
  4078f6:	d271      	bcs.n	4079dc <__udivmoddi4+0x2c0>
  4078f8:	45b1      	cmp	r9, r6
  4078fa:	d96f      	bls.n	4079dc <__udivmoddi4+0x2c0>
  4078fc:	3802      	subs	r0, #2
  4078fe:	443e      	add	r6, r7
  407900:	eba6 0609 	sub.w	r6, r6, r9
  407904:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407908:	e78f      	b.n	40782a <__udivmoddi4+0x10e>
  40790a:	f1c1 0720 	rsb	r7, r1, #32
  40790e:	fa22 f807 	lsr.w	r8, r2, r7
  407912:	408b      	lsls	r3, r1
  407914:	ea48 0303 	orr.w	r3, r8, r3
  407918:	fa26 f407 	lsr.w	r4, r6, r7
  40791c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  407920:	fbb4 f9fe 	udiv	r9, r4, lr
  407924:	fa1f fc83 	uxth.w	ip, r3
  407928:	fb0e 4419 	mls	r4, lr, r9, r4
  40792c:	408e      	lsls	r6, r1
  40792e:	fa20 f807 	lsr.w	r8, r0, r7
  407932:	fb09 fa0c 	mul.w	sl, r9, ip
  407936:	ea48 0806 	orr.w	r8, r8, r6
  40793a:	ea4f 4618 	mov.w	r6, r8, lsr #16
  40793e:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
  407942:	45a2      	cmp	sl, r4
  407944:	fa02 f201 	lsl.w	r2, r2, r1
  407948:	fa00 f601 	lsl.w	r6, r0, r1
  40794c:	d908      	bls.n	407960 <__udivmoddi4+0x244>
  40794e:	18e4      	adds	r4, r4, r3
  407950:	f109 30ff 	add.w	r0, r9, #4294967295
  407954:	d244      	bcs.n	4079e0 <__udivmoddi4+0x2c4>
  407956:	45a2      	cmp	sl, r4
  407958:	d942      	bls.n	4079e0 <__udivmoddi4+0x2c4>
  40795a:	f1a9 0902 	sub.w	r9, r9, #2
  40795e:	441c      	add	r4, r3
  407960:	eba4 040a 	sub.w	r4, r4, sl
  407964:	fbb4 f0fe 	udiv	r0, r4, lr
  407968:	fb0e 4410 	mls	r4, lr, r0, r4
  40796c:	fb00 fc0c 	mul.w	ip, r0, ip
  407970:	fa1f f888 	uxth.w	r8, r8
  407974:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
  407978:	45a4      	cmp	ip, r4
  40797a:	d907      	bls.n	40798c <__udivmoddi4+0x270>
  40797c:	18e4      	adds	r4, r4, r3
  40797e:	f100 3eff 	add.w	lr, r0, #4294967295
  407982:	d229      	bcs.n	4079d8 <__udivmoddi4+0x2bc>
  407984:	45a4      	cmp	ip, r4
  407986:	d927      	bls.n	4079d8 <__udivmoddi4+0x2bc>
  407988:	3802      	subs	r0, #2
  40798a:	441c      	add	r4, r3
  40798c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  407990:	fba0 8902 	umull	r8, r9, r0, r2
  407994:	eba4 0c0c 	sub.w	ip, r4, ip
  407998:	45cc      	cmp	ip, r9
  40799a:	46c2      	mov	sl, r8
  40799c:	46ce      	mov	lr, r9
  40799e:	d315      	bcc.n	4079cc <__udivmoddi4+0x2b0>
  4079a0:	d012      	beq.n	4079c8 <__udivmoddi4+0x2ac>
  4079a2:	b155      	cbz	r5, 4079ba <__udivmoddi4+0x29e>
  4079a4:	ebb6 030a 	subs.w	r3, r6, sl
  4079a8:	eb6c 060e 	sbc.w	r6, ip, lr
  4079ac:	fa06 f707 	lsl.w	r7, r6, r7
  4079b0:	40cb      	lsrs	r3, r1
  4079b2:	431f      	orrs	r7, r3
  4079b4:	40ce      	lsrs	r6, r1
  4079b6:	602f      	str	r7, [r5, #0]
  4079b8:	606e      	str	r6, [r5, #4]
  4079ba:	2100      	movs	r1, #0
  4079bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4079c0:	4610      	mov	r0, r2
  4079c2:	e6f7      	b.n	4077b4 <__udivmoddi4+0x98>
  4079c4:	4689      	mov	r9, r1
  4079c6:	e6de      	b.n	407786 <__udivmoddi4+0x6a>
  4079c8:	4546      	cmp	r6, r8
  4079ca:	d2ea      	bcs.n	4079a2 <__udivmoddi4+0x286>
  4079cc:	ebb8 0a02 	subs.w	sl, r8, r2
  4079d0:	eb69 0e03 	sbc.w	lr, r9, r3
  4079d4:	3801      	subs	r0, #1
  4079d6:	e7e4      	b.n	4079a2 <__udivmoddi4+0x286>
  4079d8:	4670      	mov	r0, lr
  4079da:	e7d7      	b.n	40798c <__udivmoddi4+0x270>
  4079dc:	4618      	mov	r0, r3
  4079de:	e78f      	b.n	407900 <__udivmoddi4+0x1e4>
  4079e0:	4681      	mov	r9, r0
  4079e2:	e7bd      	b.n	407960 <__udivmoddi4+0x244>
  4079e4:	4611      	mov	r1, r2
  4079e6:	e776      	b.n	4078d6 <__udivmoddi4+0x1ba>
  4079e8:	3802      	subs	r0, #2
  4079ea:	443c      	add	r4, r7
  4079ec:	e744      	b.n	407878 <__udivmoddi4+0x15c>
  4079ee:	4608      	mov	r0, r1
  4079f0:	e706      	b.n	407800 <__udivmoddi4+0xe4>
  4079f2:	3a02      	subs	r2, #2
  4079f4:	443e      	add	r6, r7
  4079f6:	e72b      	b.n	407850 <__udivmoddi4+0x134>

004079f8 <__aeabi_idiv0>:
  4079f8:	4770      	bx	lr
  4079fa:	bf00      	nop
  4079fc:	75254843 	.word	0x75254843
  407a00:	7525203a 	.word	0x7525203a
  407a04:	00000d0a 	.word	0x00000d0a

00407a08 <_global_impure_ptr>:
  407a08:	20000190 00464e49 00666e69 004e414e     ... INF.inf.NAN.
  407a18:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  407a28:	46454443 00000000 33323130 37363534     CDEF....01234567
  407a38:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  407a48:	0000296c 00000030                       l)..0...

00407a50 <blanks.7223>:
  407a50:	20202020 20202020 20202020 20202020                     

00407a60 <zeroes.7224>:
  407a60:	30303030 30303030 30303030 30303030     0000000000000000
  407a70:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  407a80:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00407a90 <__mprec_bigtens>:
  407a90:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  407aa0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  407ab0:	7f73bf3c 75154fdd                       <.s..O.u

00407ab8 <__mprec_tens>:
  407ab8:	00000000 3ff00000 00000000 40240000     .......?......$@
  407ac8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  407ad8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407ae8:	00000000 412e8480 00000000 416312d0     .......A......cA
  407af8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  407b08:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  407b18:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407b28:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407b38:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407b48:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407b58:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  407b68:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  407b78:	79d99db4 44ea7843                       ...yCx.D

00407b80 <p05.6055>:
  407b80:	00000005 00000019 0000007d              ........}...

00407b8c <_ctype_>:
  407b8c:	20202000 20202020 28282020 20282828     .         ((((( 
  407b9c:	20202020 20202020 20202020 20202020                     
  407bac:	10108820 10101010 10101010 10101010      ...............
  407bbc:	04040410 04040404 10040404 10101010     ................
  407bcc:	41411010 41414141 01010101 01010101     ..AAAAAA........
  407bdc:	01010101 01010101 01010101 10101010     ................
  407bec:	42421010 42424242 02020202 02020202     ..BBBBBB........
  407bfc:	02020202 02020202 02020202 10101010     ................
  407c0c:	00000020 00000000 00000000 00000000      ...............
	...

00407c90 <_init>:
  407c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407c92:	bf00      	nop
  407c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407c96:	bc08      	pop	{r3}
  407c98:	469e      	mov	lr, r3
  407c9a:	4770      	bx	lr

00407c9c <__init_array_start>:
  407c9c:	004048dd 	.word	0x004048dd

00407ca0 <__frame_dummy_init_array_entry>:
  407ca0:	004000f5                                ..@.

00407ca4 <_fini>:
  407ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407ca6:	bf00      	nop
  407ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407caa:	bc08      	pop	{r3}
  407cac:	469e      	mov	lr, r3
  407cae:	4770      	bx	lr

00407cb0 <__fini_array_start>:
  407cb0:	004000d1 	.word	0x004000d1

Disassembly of section .relocate:

20000000 <SystemInit>:
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
		PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4a15      	ldr	r2, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b13      	ldr	r3, [r2, #48]	; 0x30
20000038:	f023 0303 	bic.w	r3, r3, #3
2000003c:	f043 0301 	orr.w	r3, r3, #1
20000040:	6313      	str	r3, [r2, #48]	; 0x30
		while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000044:	f013 0f08 	tst.w	r3, #8
20000048:	d0fb      	beq.n	20000042 <SystemInit+0x42>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004a:	4a12      	ldr	r2, [pc, #72]	; (20000094 <SystemInit+0x94>)
2000004c:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
2000004e:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000050:	461a      	mov	r2, r3
20000052:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000054:	f013 0f02 	tst.w	r3, #2
20000058:	d0fb      	beq.n	20000052 <SystemInit+0x52>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2000005a:	2211      	movs	r2, #17
2000005c:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
2000005e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000060:	461a      	mov	r2, r3
20000062:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000064:	f013 0f08 	tst.w	r3, #8
20000068:	d0fb      	beq.n	20000062 <SystemInit+0x62>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006a:	2212      	movs	r2, #18
2000006c:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
2000006e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000070:	461a      	mov	r2, r3
20000072:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000074:	f013 0f08 	tst.w	r3, #8
20000078:	d0fb      	beq.n	20000072 <SystemInit+0x72>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007a:	4a07      	ldr	r2, [pc, #28]	; (20000098 <SystemInit+0x98>)
2000007c:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
2000007e:	601a      	str	r2, [r3, #0]
20000080:	4770      	bx	lr
20000082:	bf00      	nop
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	201f3f03 	.word	0x201f3f03
20000098:	03d09000 	.word	0x03d09000
2000009c:	20000188 	.word	0x20000188

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d90c      	bls.n	200000c0 <system_init_flash+0x20>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000a6:	4b0c      	ldr	r3, [pc, #48]	; (200000d8 <system_init_flash+0x38>)
200000a8:	4298      	cmp	r0, r3
200000aa:	d90d      	bls.n	200000c8 <system_init_flash+0x28>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ac:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000ae:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000b0:	bf94      	ite	ls
200000b2:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000b6:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000ba:	4b09      	ldr	r3, [pc, #36]	; (200000e0 <system_init_flash+0x40>)
200000bc:	601a      	str	r2, [r3, #0]
200000be:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000c0:	2200      	movs	r2, #0
200000c2:	4b07      	ldr	r3, [pc, #28]	; (200000e0 <system_init_flash+0x40>)
200000c4:	601a      	str	r2, [r3, #0]
200000c6:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000c8:	f44f 7280 	mov.w	r2, #256	; 0x100
200000cc:	4b04      	ldr	r3, [pc, #16]	; (200000e0 <system_init_flash+0x40>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	0103663f 	.word	0x0103663f
200000d8:	01c9c37f 	.word	0x01c9c37f
200000dc:	0337f97f 	.word	0x0337f97f
200000e0:	400e0a00 	.word	0x400e0a00

200000e4 <udi_api_cdc_comm>:
200000e4:	0040013d 00400189 004001bd 004001b9     =.@...@...@...@.
200000f4:	00000000                                ....

200000f8 <udi_api_cdc_data>:
200000f8:	00400505 00400199 004001b5 004001b9     ..@...@...@...@.
20000108:	004003c5                                ..@.

2000010c <udc_string_desc_languageid>:
2000010c:	04090304                                ....

20000110 <udc_config>:
20000110:	20000168 2000011c 00000000              h.. ... ....

2000011c <udc_config_fs>:
2000011c:	20000124 2000017c                       $.. |.. 

20000124 <udc_desc_fs>:
20000124:	00430209 c0000102 00040932 02020100     ..C.....2.......
20000134:	24050001 04011000 05020224 01000624     ...$....$...$...
20000144:	03012405 83050701 10004003 00010409     .$.......@......
20000154:	00000a02 81050700 00004002 02020507     .........@......
20000164:	00000040                                @...

20000168 <udc_device_desc>:
20000168:	02000112 40000002 240403eb 00000100     .......@...$....
20000178:	00000100                                ....

2000017c <udi_apis>:
2000017c:	200000e4 200000f8                       ... ... 

20000184 <g_interrupt_enabled>:
20000184:	00000001                                ....

20000188 <SystemCoreClock>:
20000188:	003d0900                                ..=.

2000018c <_impure_ptr>:
2000018c:	20000190                                ... 

20000190 <impure_data>:
20000190:	00000000 2000047c 200004e4 2000054c     ....|.. ... L.. 
	...
20000238:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20000248:	0005deec 0000000b 00000000 00000000     ................
	...

200005b8 <__atexit_recursive_mutex>:
200005b8:	20000e88                                ... 

200005bc <__global_locale>:
200005bc:	00000043 00000000 00000000 00000000     C...............
	...
200005dc:	00000043 00000000 00000000 00000000     C...............
	...
200005fc:	00000043 00000000 00000000 00000000     C...............
	...
2000061c:	00000043 00000000 00000000 00000000     C...............
	...
2000063c:	00000043 00000000 00000000 00000000     C...............
	...
2000065c:	00000043 00000000 00000000 00000000     C...............
	...
2000067c:	00000043 00000000 00000000 00000000     C...............
	...
2000069c:	00406c91 00406075 00000000 00407b8c     .l@.u`@......{@.
200006ac:	00407a8c 00407a2c 00407a2c 00407a2c     .z@.,z@.,z@.,z@.
200006bc:	00407a2c 00407a2c 00407a2c 00407a2c     ,z@.,z@.,z@.,z@.
200006cc:	00407a2c 00407a2c ffffffff ffffffff     ,z@.,z@.........
200006dc:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20000704:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

20000728 <__malloc_av_>:
	...
20000730:	20000728 20000728 20000730 20000730     (.. (.. 0.. 0.. 
20000740:	20000738 20000738 20000740 20000740     8.. 8.. @.. @.. 
20000750:	20000748 20000748 20000750 20000750     H.. H.. P.. P.. 
20000760:	20000758 20000758 20000760 20000760     X.. X.. `.. `.. 
20000770:	20000768 20000768 20000770 20000770     h.. h.. p.. p.. 
20000780:	20000778 20000778 20000780 20000780     x.. x.. ... ... 
20000790:	20000788 20000788 20000790 20000790     ... ... ... ... 
200007a0:	20000798 20000798 200007a0 200007a0     ... ... ... ... 
200007b0:	200007a8 200007a8 200007b0 200007b0     ... ... ... ... 
200007c0:	200007b8 200007b8 200007c0 200007c0     ... ... ... ... 
200007d0:	200007c8 200007c8 200007d0 200007d0     ... ... ... ... 
200007e0:	200007d8 200007d8 200007e0 200007e0     ... ... ... ... 
200007f0:	200007e8 200007e8 200007f0 200007f0     ... ... ... ... 
20000800:	200007f8 200007f8 20000800 20000800     ... ... ... ... 
20000810:	20000808 20000808 20000810 20000810     ... ... ... ... 
20000820:	20000818 20000818 20000820 20000820     ... ...  ..  .. 
20000830:	20000828 20000828 20000830 20000830     (.. (.. 0.. 0.. 
20000840:	20000838 20000838 20000840 20000840     8.. 8.. @.. @.. 
20000850:	20000848 20000848 20000850 20000850     H.. H.. P.. P.. 
20000860:	20000858 20000858 20000860 20000860     X.. X.. `.. `.. 
20000870:	20000868 20000868 20000870 20000870     h.. h.. p.. p.. 
20000880:	20000878 20000878 20000880 20000880     x.. x.. ... ... 
20000890:	20000888 20000888 20000890 20000890     ... ... ... ... 
200008a0:	20000898 20000898 200008a0 200008a0     ... ... ... ... 
200008b0:	200008a8 200008a8 200008b0 200008b0     ... ... ... ... 
200008c0:	200008b8 200008b8 200008c0 200008c0     ... ... ... ... 
200008d0:	200008c8 200008c8 200008d0 200008d0     ... ... ... ... 
200008e0:	200008d8 200008d8 200008e0 200008e0     ... ... ... ... 
200008f0:	200008e8 200008e8 200008f0 200008f0     ... ... ... ... 
20000900:	200008f8 200008f8 20000900 20000900     ... ... ... ... 
20000910:	20000908 20000908 20000910 20000910     ... ... ... ... 
20000920:	20000918 20000918 20000920 20000920     ... ...  ..  .. 
20000930:	20000928 20000928 20000930 20000930     (.. (.. 0.. 0.. 
20000940:	20000938 20000938 20000940 20000940     8.. 8.. @.. @.. 
20000950:	20000948 20000948 20000950 20000950     H.. H.. P.. P.. 
20000960:	20000958 20000958 20000960 20000960     X.. X.. `.. `.. 
20000970:	20000968 20000968 20000970 20000970     h.. h.. p.. p.. 
20000980:	20000978 20000978 20000980 20000980     x.. x.. ... ... 
20000990:	20000988 20000988 20000990 20000990     ... ... ... ... 
200009a0:	20000998 20000998 200009a0 200009a0     ... ... ... ... 
200009b0:	200009a8 200009a8 200009b0 200009b0     ... ... ... ... 
200009c0:	200009b8 200009b8 200009c0 200009c0     ... ... ... ... 
200009d0:	200009c8 200009c8 200009d0 200009d0     ... ... ... ... 
200009e0:	200009d8 200009d8 200009e0 200009e0     ... ... ... ... 
200009f0:	200009e8 200009e8 200009f0 200009f0     ... ... ... ... 
20000a00:	200009f8 200009f8 20000a00 20000a00     ... ... ... ... 
20000a10:	20000a08 20000a08 20000a10 20000a10     ... ... ... ... 
20000a20:	20000a18 20000a18 20000a20 20000a20     ... ...  ..  .. 
20000a30:	20000a28 20000a28 20000a30 20000a30     (.. (.. 0.. 0.. 
20000a40:	20000a38 20000a38 20000a40 20000a40     8.. 8.. @.. @.. 
20000a50:	20000a48 20000a48 20000a50 20000a50     H.. H.. P.. P.. 
20000a60:	20000a58 20000a58 20000a60 20000a60     X.. X.. `.. `.. 
20000a70:	20000a68 20000a68 20000a70 20000a70     h.. h.. p.. p.. 
20000a80:	20000a78 20000a78 20000a80 20000a80     x.. x.. ... ... 
20000a90:	20000a88 20000a88 20000a90 20000a90     ... ... ... ... 
20000aa0:	20000a98 20000a98 20000aa0 20000aa0     ... ... ... ... 
20000ab0:	20000aa8 20000aa8 20000ab0 20000ab0     ... ... ... ... 
20000ac0:	20000ab8 20000ab8 20000ac0 20000ac0     ... ... ... ... 
20000ad0:	20000ac8 20000ac8 20000ad0 20000ad0     ... ... ... ... 
20000ae0:	20000ad8 20000ad8 20000ae0 20000ae0     ... ... ... ... 
20000af0:	20000ae8 20000ae8 20000af0 20000af0     ... ... ... ... 
20000b00:	20000af8 20000af8 20000b00 20000b00     ... ... ... ... 
20000b10:	20000b08 20000b08 20000b10 20000b10     ... ... ... ... 
20000b20:	20000b18 20000b18 20000b20 20000b20     ... ...  ..  .. 

20000b30 <__malloc_sbrk_base>:
20000b30:	ffffffff                                ....

20000b34 <__malloc_trim_threshold>:
20000b34:	00020000                                ....
