--------------------------------------------------------------------------------
Release 9.1i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx91i\bin\nt\trce.exe -ise F:/CPU/CPU.ise -intstyle ise -e 3 -s 4 -xml
CPU CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xcv200,pq240,-4 (FINAL 1.123 2006-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RST
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
IODK<0>     |    2.855(R)|    2.223(R)|RST_IBUF          |   0.000|
IODK<1>     |    3.000(R)|    1.887(R)|RST_IBUF          |   0.000|
IODK<2>     |    3.481(R)|    1.604(R)|RST_IBUF          |   0.000|
IODK<3>     |    4.420(R)|    1.034(R)|RST_IBUF          |   0.000|
IODK<4>     |    4.503(R)|    0.991(R)|RST_IBUF          |   0.000|
IODK<5>     |    3.835(R)|    1.622(R)|RST_IBUF          |   0.000|
IODK<6>     |    4.234(R)|    1.138(R)|RST_IBUF          |   0.000|
IODK<7>     |    4.828(R)|    0.005(R)|RST_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DBUS<0>     |   18.979(R)|clkgp             |   0.000|
DBUS<1>     |   18.556(R)|clkgp             |   0.000|
DBUS<2>     |   18.529(R)|clkgp             |   0.000|
DBUS<3>     |   18.529(R)|clkgp             |   0.000|
DBUS<4>     |   18.529(R)|clkgp             |   0.000|
DBUS<5>     |   18.556(R)|clkgp             |   0.000|
DBUS<6>     |   18.557(R)|clkgp             |   0.000|
DBUS<7>     |   17.726(R)|clkgp             |   0.000|
DBUS<8>     |   16.021(R)|clkgp             |   0.000|
DBUS<9>     |   16.328(R)|clkgp             |   0.000|
DBUS<10>    |   17.188(R)|clkgp             |   0.000|
DBUS<11>    |   17.188(R)|clkgp             |   0.000|
DBUS<12>    |   17.242(R)|clkgp             |   0.000|
DBUS<13>    |   17.242(R)|clkgp             |   0.000|
DBUS<14>    |   17.240(R)|clkgp             |   0.000|
DBUS<15>    |   17.370(R)|clkgp             |   0.000|
fclk<0>     |   14.301(R)|clkgp             |   0.000|
fclk<1>     |   13.994(R)|clkgp             |   0.000|
fclk<2>     |   13.444(R)|clkgp             |   0.000|
fclk<3>     |   16.265(R)|clkgp             |   0.000|
nBHE        |   17.153(R)|clkgp             |   0.000|
nBLE        |   16.490(R)|clkgp             |   0.000|
nMREQ       |   15.666(R)|clkgp             |   0.000|
nPRD        |   18.748(R)|clkgp             |   0.000|
nPREQ       |   15.463(R)|clkgp             |   0.000|
nPWR        |   17.677(R)|clkgp             |   0.000|
nRD         |   16.925(R)|clkgp             |   0.000|
nWR         |   17.007(R)|clkgp             |   0.000|
------------+------------+------------------+--------+

Clock RST to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DBUS<0>     |   17.195(R)|RST_IBUF          |   0.000|
DBUS<1>     |   17.194(R)|RST_IBUF          |   0.000|
DBUS<2>     |   18.152(R)|RST_IBUF          |   0.000|
DBUS<3>     |   18.147(R)|RST_IBUF          |   0.000|
DBUS<4>     |   17.668(R)|RST_IBUF          |   0.000|
DBUS<5>     |   18.271(R)|RST_IBUF          |   0.000|
DBUS<6>     |   17.876(R)|RST_IBUF          |   0.000|
DBUS<7>     |   16.920(R)|RST_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.946|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   26.238|         |         |         |
RST            |    5.088|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DBUS<0>        |fdata<0>       |   10.364|
DBUS<1>        |fdata<1>       |   10.687|
DBUS<2>        |fdata<2>       |    9.860|
DBUS<3>        |fdata<3>       |    9.863|
DBUS<4>        |fdata<4>       |   10.403|
DBUS<5>        |fdata<5>       |   10.166|
DBUS<6>        |fdata<6>       |   10.166|
DBUS<7>        |fdata<7>       |    9.861|
DBUS<8>        |fdata<8>       |   12.994|
DBUS<9>        |fdata<9>       |   12.689|
DBUS<10>       |fdata<10>      |   10.788|
DBUS<11>       |fdata<11>      |   10.753|
DBUS<12>       |fdata<12>      |   10.772|
DBUS<13>       |fdata<13>      |   10.822|
DBUS<14>       |fdata<14>      |   11.088|
DBUS<15>       |fdata<15>      |   12.193|
---------------+---------------+---------+


Analysis completed Sat Aug 01 17:42:11 2015
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 88 MB



