#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb9f07041c0 .scope module, "alu_tb" "alu_tb" 2 7;
 .timescale -12 -12;
v0x7fb9f07149c0_0 .var "alu_code", 3 0;
v0x7fb9f0714a70_0 .var/i "expected", 31 0;
v0x7fb9f0714b10_0 .var "op1", 31 0;
v0x7fb9f0714be0_0 .var "op2", 31 0;
v0x7fb9f0714c90_0 .net "res", 31 0, L_0x7fb9f0714e00;  1 drivers
v0x7fb9f0714d60_0 .var/i "test_cnt", 31 0;
S_0x7fb9f0704340 .scope module, "alu" "alu" 2 14, 3 5 0, S_0x7fb9f07041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_code";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "res";
L_0x7fb9f0714e00 .functor BUFZ 32, v0x7fb9f0714890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb9f07045b0_0 .net "alu_code", 3 0, v0x7fb9f07149c0_0;  1 drivers
v0x7fb9f0714670_0 .net "op1", 31 0, v0x7fb9f0714b10_0;  1 drivers
v0x7fb9f0714720_0 .net "op2", 31 0, v0x7fb9f0714be0_0;  1 drivers
v0x7fb9f07147e0_0 .net "res", 31 0, L_0x7fb9f0714e00;  alias, 1 drivers
v0x7fb9f0714890_0 .var "xres", 31 0;
E_0x7fb9f0704560 .event edge, v0x7fb9f07045b0_0, v0x7fb9f0714670_0, v0x7fb9f0714720_0;
    .scope S_0x7fb9f0704340;
T_0 ;
    %wait E_0x7fb9f0704560;
    %load/vec4 v0x7fb9f07045b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb9f0714890_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x7fb9f0714670_0;
    %load/vec4 v0x7fb9f0714720_0;
    %add;
    %assign/vec4 v0x7fb9f0714890_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x7fb9f0714670_0;
    %load/vec4 v0x7fb9f0714720_0;
    %sub;
    %assign/vec4 v0x7fb9f0714890_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x7fb9f0714670_0;
    %ix/getv 4, v0x7fb9f0714720_0;
    %shiftl 4;
    %assign/vec4 v0x7fb9f0714890_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x7fb9f0714670_0;
    %ix/getv 4, v0x7fb9f0714720_0;
    %shiftr 4;
    %assign/vec4 v0x7fb9f0714890_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x7fb9f0714670_0;
    %ix/getv 4, v0x7fb9f0714720_0;
    %shiftr/s 4;
    %assign/vec4 v0x7fb9f0714890_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x7fb9f0714670_0;
    %load/vec4 v0x7fb9f0714720_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb9f0714670_0;
    %load/vec4 v0x7fb9f0714720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb9f0714890_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x7fb9f0714670_0;
    %load/vec4 v0x7fb9f0714720_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb9f0714670_0;
    %load/vec4 v0x7fb9f0714720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb9f0714890_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb9f07041c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb9f0714d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb9f0714a70_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7fb9f07041c0;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb9f07149c0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb9f0714a70_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 28 "$display", "\012------------\012" {0 0 0};
    %vpi_call 2 29 "$display", "alu_code: %b", v0x7fb9f07149c0_0 {0 0 0};
    %vpi_call 2 30 "$display", "op1: d %d b %b", v0x7fb9f0714b10_0, v0x7fb9f0714b10_0 {0 0 0};
    %vpi_call 2 31 "$display", "op2: d %d b %b", v0x7fb9f0714be0_0, v0x7fb9f0714be0_0 {0 0 0};
    %vpi_call 2 32 "$display", "res: d %d b %b", v0x7fb9f0714c90_0, v0x7fb9f0714c90_0 {0 0 0};
    %vpi_call 2 33 "$display", "expected: d %d b %b", v0x7fb9f0714a70_0, v0x7fb9f0714a70_0 {0 0 0};
    %load/vec4 v0x7fb9f0714a70_0;
    %load/vec4 v0x7fb9f0714c90_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 35 "$display", "NONE ok!" {0 0 0};
    %load/vec4 v0x7fb9f0714d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb9f0714d60_0, 0, 32;
T_2.0 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb9f07149c0_0, 0, 4;
    %pushi/vec4 123, 0, 32;
    %store/vec4 v0x7fb9f0714b10_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb9f0714be0_0, 0, 32;
    %pushi/vec4 130, 0, 32;
    %store/vec4 v0x7fb9f0714a70_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 45 "$display", "\012------------\012" {0 0 0};
    %vpi_call 2 46 "$display", "alu_code: %b", v0x7fb9f07149c0_0 {0 0 0};
    %vpi_call 2 47 "$display", "op1: d %d b %b", v0x7fb9f0714b10_0, v0x7fb9f0714b10_0 {0 0 0};
    %vpi_call 2 48 "$display", "op2: d %d b %b", v0x7fb9f0714be0_0, v0x7fb9f0714be0_0 {0 0 0};
    %vpi_call 2 49 "$display", "res: d %d b %b", v0x7fb9f0714c90_0, v0x7fb9f0714c90_0 {0 0 0};
    %vpi_call 2 50 "$display", "expected: d %d b %b", v0x7fb9f0714a70_0, v0x7fb9f0714a70_0 {0 0 0};
    %load/vec4 v0x7fb9f0714a70_0;
    %load/vec4 v0x7fb9f0714c90_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 52 "$display", "ADD ok!" {0 0 0};
    %load/vec4 v0x7fb9f0714d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb9f0714d60_0, 0, 32;
T_2.2 ;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb9f07149c0_0, 0, 4;
    %pushi/vec4 123, 0, 32;
    %store/vec4 v0x7fb9f0714b10_0, 0, 32;
    %pushi/vec4 125, 0, 32;
    %store/vec4 v0x7fb9f0714be0_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7fb9f0714a70_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 62 "$display", "\012------------\012" {0 0 0};
    %vpi_call 2 63 "$display", "alu_code: %b", v0x7fb9f07149c0_0 {0 0 0};
    %vpi_call 2 64 "$display", "op1: d %d b %b", v0x7fb9f0714b10_0, v0x7fb9f0714b10_0 {0 0 0};
    %vpi_call 2 65 "$display", "op2: d %d b %b", v0x7fb9f0714be0_0, v0x7fb9f0714be0_0 {0 0 0};
    %vpi_call 2 66 "$display", "res: d %d b %b", v0x7fb9f0714c90_0, v0x7fb9f0714c90_0 {0 0 0};
    %vpi_call 2 67 "$display", "expected: d %d b %b", v0x7fb9f0714a70_0, v0x7fb9f0714a70_0 {0 0 0};
    %load/vec4 v0x7fb9f0714a70_0;
    %load/vec4 v0x7fb9f0714c90_0;
    %cmp/e;
    %jmp/0xz  T_2.4, 4;
    %vpi_call 2 69 "$display", "SUB ok!" {0 0 0};
    %load/vec4 v0x7fb9f0714d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb9f0714d60_0, 0, 32;
T_2.4 ;
    %delay 1, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fb9f07149c0_0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fb9f0714b10_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb9f0714be0_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x7fb9f0714a70_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 79 "$display", "\012------------\012" {0 0 0};
    %vpi_call 2 80 "$display", "alu_code: %b", v0x7fb9f07149c0_0 {0 0 0};
    %vpi_call 2 81 "$display", "op1: d %d b %b", v0x7fb9f0714b10_0, v0x7fb9f0714b10_0 {0 0 0};
    %vpi_call 2 82 "$display", "op2: d %d b %b", v0x7fb9f0714be0_0, v0x7fb9f0714be0_0 {0 0 0};
    %vpi_call 2 83 "$display", "res: d %d b %b", v0x7fb9f0714c90_0, v0x7fb9f0714c90_0 {0 0 0};
    %vpi_call 2 84 "$display", "expected: d %d b %b", v0x7fb9f0714a70_0, v0x7fb9f0714a70_0 {0 0 0};
    %load/vec4 v0x7fb9f0714a70_0;
    %load/vec4 v0x7fb9f0714c90_0;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %vpi_call 2 86 "$display", "LS ok!" {0 0 0};
    %load/vec4 v0x7fb9f0714d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb9f0714d60_0, 0, 32;
T_2.6 ;
    %delay 1, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fb9f07149c0_0, 0, 4;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v0x7fb9f0714b10_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb9f0714be0_0, 0, 32;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x7fb9f0714a70_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 96 "$display", "\012------------\012" {0 0 0};
    %vpi_call 2 97 "$display", "alu_code: %b", v0x7fb9f07149c0_0 {0 0 0};
    %vpi_call 2 98 "$display", "op1: d %d b %b", v0x7fb9f0714b10_0, v0x7fb9f0714b10_0 {0 0 0};
    %vpi_call 2 99 "$display", "op2: d %d b %b", v0x7fb9f0714be0_0, v0x7fb9f0714be0_0 {0 0 0};
    %vpi_call 2 100 "$display", "res: d %d b %b", v0x7fb9f0714c90_0, v0x7fb9f0714c90_0 {0 0 0};
    %vpi_call 2 101 "$display", "expected: d %d b %b", v0x7fb9f0714a70_0, v0x7fb9f0714a70_0 {0 0 0};
    %load/vec4 v0x7fb9f0714a70_0;
    %load/vec4 v0x7fb9f0714c90_0;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %vpi_call 2 103 "$display", "RSA ok!" {0 0 0};
    %load/vec4 v0x7fb9f0714d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb9f0714d60_0, 0, 32;
T_2.8 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb9f07149c0_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fb9f0714b10_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb9f0714be0_0, 0, 32;
    %pushi/vec4 1073741823, 0, 32;
    %store/vec4 v0x7fb9f0714a70_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 113 "$display", "\012------------\012" {0 0 0};
    %vpi_call 2 114 "$display", "alu_code: %b", v0x7fb9f07149c0_0 {0 0 0};
    %vpi_call 2 115 "$display", "op1: d %d b %b", v0x7fb9f0714b10_0, v0x7fb9f0714b10_0 {0 0 0};
    %vpi_call 2 116 "$display", "op2: d %d b %b", v0x7fb9f0714be0_0, v0x7fb9f0714be0_0 {0 0 0};
    %vpi_call 2 117 "$display", "res: d %d b %b", v0x7fb9f0714c90_0, v0x7fb9f0714c90_0 {0 0 0};
    %vpi_call 2 118 "$display", "expected: d %d b %b", v0x7fb9f0714a70_0, v0x7fb9f0714a70_0 {0 0 0};
    %load/vec4 v0x7fb9f0714a70_0;
    %load/vec4 v0x7fb9f0714c90_0;
    %cmp/e;
    %jmp/0xz  T_2.10, 4;
    %vpi_call 2 120 "$display", "RSL ok!" {0 0 0};
    %load/vec4 v0x7fb9f0714d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb9f0714d60_0, 0, 32;
T_2.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb9f07149c0_0, 0, 4;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7fb9f0714b10_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb9f0714be0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb9f0714a70_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 129 "$display", "\012------------\012" {0 0 0};
    %vpi_call 2 130 "$display", "alu_code: %b", v0x7fb9f07149c0_0 {0 0 0};
    %vpi_call 2 131 "$display", "op1: d %d b %b", v0x7fb9f0714b10_0, v0x7fb9f0714b10_0 {0 0 0};
    %vpi_call 2 132 "$display", "op2: d %d b %b", v0x7fb9f0714be0_0, v0x7fb9f0714be0_0 {0 0 0};
    %vpi_call 2 133 "$display", "res: d %d b %b", v0x7fb9f0714c90_0, v0x7fb9f0714c90_0 {0 0 0};
    %vpi_call 2 134 "$display", "expected: d %d b %b", v0x7fb9f0714a70_0, v0x7fb9f0714a70_0 {0 0 0};
    %load/vec4 v0x7fb9f0714a70_0;
    %load/vec4 v0x7fb9f0714c90_0;
    %cmp/e;
    %jmp/0xz  T_2.12, 4;
    %vpi_call 2 136 "$display", "CMP ok!" {0 0 0};
    %load/vec4 v0x7fb9f0714d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb9f0714d60_0, 0, 32;
T_2.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fb9f07149c0_0, 0, 4;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x7fb9f0714b10_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb9f0714be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb9f0714a70_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 145 "$display", "\012------------\012" {0 0 0};
    %vpi_call 2 146 "$display", "alu_code: %b", v0x7fb9f07149c0_0 {0 0 0};
    %vpi_call 2 147 "$display", "op1: d %d b %b", v0x7fb9f0714b10_0, v0x7fb9f0714b10_0 {0 0 0};
    %vpi_call 2 148 "$display", "op2: d %d b %b", v0x7fb9f0714be0_0, v0x7fb9f0714be0_0 {0 0 0};
    %vpi_call 2 149 "$display", "res: d %d b %b", v0x7fb9f0714c90_0, v0x7fb9f0714c90_0 {0 0 0};
    %vpi_call 2 150 "$display", "expected: d %d b %b", v0x7fb9f0714a70_0, v0x7fb9f0714a70_0 {0 0 0};
    %load/vec4 v0x7fb9f0714a70_0;
    %load/vec4 v0x7fb9f0714c90_0;
    %cmp/e;
    %jmp/0xz  T_2.14, 4;
    %vpi_call 2 152 "$display", "CMPU ok!" {0 0 0};
    %load/vec4 v0x7fb9f0714d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb9f0714d60_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x7fb9f0714d60_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %vpi_call 2 157 "$display", "\012ALU TESTS OK!" {0 0 0};
    %jmp T_2.17;
T_2.16 ;
    %vpi_call 2 159 "$display", "\012ALU TESTS FAIL!" {0 0 0};
T_2.17 ;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
