// Seed: 1948826806
module module_0;
  supply1 id_1;
  assign id_1 = -1;
  wire id_2;
endmodule
macromodule module_1 #(
    parameter id_1 = 32'd6,
    parameter id_3 = 32'd38,
    parameter id_4 = 32'd67,
    parameter id_5 = 32'd64
) (
    _id_1,
    id_2,
    _id_3,
    _id_4
);
  input wire _id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire _id_3;
  output logic [7:0] id_2;
  inout wire _id_1;
  assign id_2[id_4 : id_3] = id_4;
  tri1 [id_4 : ""] _id_5 = -1;
  logic [1 : 1] id_6;
  ;
  assign id_5 = id_5;
  assign id_2[id_5 : id_1] = id_6;
endmodule
