{"Joon-Seo Yim": [0.9777764230966568, ["A C-Based RTL Design Verification Methodology for Complex Microprocessor", ["Joon-Seo Yim", "Yoon-Ho Hwang", "Chang-Jae Park", "Hoon Choi", "Woo-Seung Yang", "Hun-Seung Oh", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/266021.266040", 6, "dac", 1997]], "Jae-Young Jang": [0.9989203661680222, ["Formal Verification of FIRE: A Case Study", ["Jae-Young Jang", "Shaz Qadeer", "Matt Kaufmann", "Carl Pixley"], "https://doi.org/10.1145/266021.266059", 5, "dac", 1997]], "Youpyo Hong": [0.8474548161029816, ["Safe BDD Minimization Using Don't Cares", ["Youpyo Hong", "Peter A. Beerel", "Jerry R. Burch", "Kenneth L. McMillan"], "https://doi.org/10.1145/266021.266068", 6, "dac", 1997]], "Inki Hong": [0.9229426383972168, ["Potential-Driven Statistical Ordering of Transformations", ["Inki Hong", "Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/266021.266161", 6, "dac", 1997]], "Kyosun Kim": [0.9756369590759277, ["Synthesis of Application Specific Programmable Processors", ["Kyosun Kim", "Ramesh Karri", "Miodrag Potkonjak"], "https://doi.org/10.1145/266021.266164", 6, "dac", 1997]], "Daehong Kim": [0.8585702478885651, ["Power-conscious High Level Synthesis Using Loop Folding", ["Daehong Kim", "Kiyoung Choi"], "https://doi.org/10.1145/266021.266194", 5, "dac", 1997]], "Jaewon Kim": [0.8390700072050095, ["An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design", ["Jaewon Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/266021.266199", 4, "dac", 1997]], "Seongmoon Wang": [0.9999925792217255, ["ATPG for Heat Dissipation Minimization During Scan Testing", ["Seongmoon Wang", "Sandeep K. Gupta"], "https://doi.org/10.1145/266021.266298", 6, "dac", 1997]]}