\doxysection{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}
\hypertarget{stm32wlxx__hal__pwr_8h_source}{}\label{stm32wlxx__hal__pwr_8h_source}\index{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_pwr.h@{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_pwr.h}}
\mbox{\hyperlink{stm32wlxx__hal__pwr_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32WLxx\_HAL\_PWR\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32WLxx\_HAL\_PWR\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__hal__def_8h}{stm32wlxx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00030}00030\ \textcolor{comment}{/*\ Include\ low\ level\ driver\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00031}00031\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__ll__pwr_8h}{stm32wlxx\_ll\_pwr.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00042}00042\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00050}\mbox{\hyperlink{structPWR__PVDTypeDef}{00050}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00051}00051\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00052}\mbox{\hyperlink{structPWR__PVDTypeDef_abf0db5c2b84ba24ffeedab5cf06bad31}{00052}}\ \ \ uint32\_t\ \mbox{\hyperlink{structPWR__PVDTypeDef_abf0db5c2b84ba24ffeedab5cf06bad31}{PVDLevel}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00055}\mbox{\hyperlink{structPWR__PVDTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}{00055}}\ \ \ uint32\_t\ \mbox{\hyperlink{structPWR__PVDTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00057}00057\ \}\ \mbox{\hyperlink{structPWR__PVDTypeDef}{PWR\_PVDTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00058}00058\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00063}00063\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00072}\mbox{\hyperlink{group__PWR__PVD__detection__level_gaddf4616a143ac3481f3043f2a4c21c18}{00072}}\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00073}\mbox{\hyperlink{group__PWR__PVD__detection__level_ga06e55b20a8777594f1a91ee71fac1f79}{00073}}\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00074}\mbox{\hyperlink{group__PWR__PVD__detection__level_gab26bb78650bbaef26ac9f9123c791cc7}{00074}}\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00075}\mbox{\hyperlink{group__PWR__PVD__detection__level_ga7b751743b3e29c237e6a0e1d7bdd0503}{00075}}\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_1\ |\ PWR\_CR2\_PLS\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00076}\mbox{\hyperlink{group__PWR__PVD__detection__level_ga03c0d3ae547deb1a51b8acafac101698}{00076}}\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PLS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00077}\mbox{\hyperlink{group__PWR__PVD__detection__level_ga46a1476440945c2b6426b4973172f24b}{00077}}\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PLS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ PWR\_CR2\_PLS\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00078}\mbox{\hyperlink{group__PWR__PVD__detection__level_ga5dda7d0ac3fd3d606666455ca3c8f537}{00078}}\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PLS\_2\ |\ PWR\_CR2\_PLS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00079}\mbox{\hyperlink{group__PWR__PVD__detection__level_ga2c5cd8dd26b13bdf0164c1f7596b4bfd}{00079}}\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR2\_PLS\_2\ |\ PWR\_CR2\_PLS\_1\ |\ PWR\_CR2\_PLS\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00087}00087\ \textcolor{comment}{/*\ Note:\ On\ STM32WL\ series,\ power\ PVD\ event\ is\ not\ available\ on\ EXTI\ lines\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00088}00088\ \textcolor{comment}{/*\ \ \ \ \ \ \ (only\ interruption\ is\ available\ through\ EXTI\ line\ 16).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00089}\mbox{\hyperlink{group__PWR__PVD__Mode_ga3a4bf701a36a14a4edf4dc5a28153277}{00089}}\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00091}\mbox{\hyperlink{group__PWR__PVD__Mode_ga102d7b8354419990a2a780f61cd020a6}{00091}}\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_IT\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ (PVD\_MODE\_IT\ |\ PVD\_RISING\_EDGE)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00092}\mbox{\hyperlink{group__PWR__PVD__Mode_gab600a54f3a588de836cfe4b727ab8a53}{00092}}\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_IT\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ (PVD\_MODE\_IT\ |\ PVD\_FALLING\_EDGE)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00093}\mbox{\hyperlink{group__PWR__PVD__Mode_gac531fbf14457e6595505354fad521b67}{00093}}\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_IT\_RISING\_FALLING\ \ \ \ \ \ (PVD\_MODE\_IT\ |\ PVD\_RISING\_FALLING\_EDGE)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00101}00101\ \textcolor{preprocessor}{\#ifdef\ CORE\_CM0PLUS}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00102}00102\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERMODE\_STOP0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00103}00103\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERMODE\_STOP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_C2CR1\_LPMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00104}00104\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERMODE\_STOP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_C2CR1\_LPMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00105}00105\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERMODE\_STANDBY\ \ \ \ \ \ \ \ \ \ \ \ (PWR\_C2CR1\_LPMS\_0\ |\ PWR\_C2CR1\_LPMS\_1)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00106}00106\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERMODE\_SHUTDOWN\ \ \ \ \ \ \ \ \ \ \ (PWR\_C2CR1\_LPMS\_2\ |\ PWR\_C2CR1\_LPMS\_1\ |\ PWR\_C2CR1\_LPMS\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00107}00107\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00108}\mbox{\hyperlink{group__PWR__Low__Power__Mode__Selection_gae163dddadea03ea51d61e4d86c6efe86}{00108}}\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERMODE\_STOP0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00109}\mbox{\hyperlink{group__PWR__Low__Power__Mode__Selection_ga6e436b19d68a17f664de329633049aa9}{00109}}\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERMODE\_STOP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR1\_LPMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00110}\mbox{\hyperlink{group__PWR__Low__Power__Mode__Selection_gaaf2adaf215178cc2462b4c1a7413502e}{00110}}\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERMODE\_STOP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR1\_LPMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00111}\mbox{\hyperlink{group__PWR__Low__Power__Mode__Selection_ga2174d41ab7c2a94ce6d059aa739e388b}{00111}}\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERMODE\_STANDBY\ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR1\_LPMS\_0\ |\ PWR\_CR1\_LPMS\_1)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00112}\mbox{\hyperlink{group__PWR__Low__Power__Mode__Selection_ga08c9eb792f1e5e9c7f49ec936a5c39eb}{00112}}\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERMODE\_SHUTDOWN\ \ \ \ \ \ \ \ \ \ \ (PWR\_CR1\_LPMS\_2\ |\ PWR\_CR1\_LPMS\_1\ |\ PWR\_CR1\_LPMS\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00113}00113\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00121}\mbox{\hyperlink{group__PWR__Regulator__state__in__SLEEP__STOP__mode_ga1d5b4e1482184286e28c16162f530039}{00121}}\ \textcolor{preprocessor}{\#define\ PWR\_MAINREGULATOR\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00122}\mbox{\hyperlink{group__PWR__Regulator__state__in__SLEEP__STOP__mode_gab9922a15f8414818d736d5e7fcace963}{00122}}\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERREGULATOR\_ON\ \ \ \ \ \ \ \ \ \ \ \ (PWR\_CR1\_LPR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00130}\mbox{\hyperlink{group__PWR__SLEEP__mode__entry_ga4f0f99a3526c57efb3501b016639fa45}{00130}}\ \textcolor{preprocessor}{\#define\ PWR\_SLEEPENTRY\_WFI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00131}\mbox{\hyperlink{group__PWR__SLEEP__mode__entry_ga2ef4bd42ad37dcfcd0813676087d559e}{00131}}\ \textcolor{preprocessor}{\#define\ PWR\_SLEEPENTRY\_WFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x02)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00139}\mbox{\hyperlink{group__PWR__STOP__mode__entry_ga3bdb1a9c9b421b73ab148d45eb90fa9b}{00139}}\ \textcolor{preprocessor}{\#define\ PWR\_STOPENTRY\_WFI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00140}\mbox{\hyperlink{group__PWR__STOP__mode__entry_ga2e1ee5c9577cc322474a826fa97de798}{00140}}\ \textcolor{preprocessor}{\#define\ PWR\_STOPENTRY\_WFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x02)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00149}00149\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00157}\mbox{\hyperlink{group__PWR__PVD__EXTI__LINE_ga43a49255649e03d2d2b6b12c5c379d2b}{00157}}\ \textcolor{preprocessor}{\#define\ PWR\_EXTI\_LINE\_PVD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_EXTI\_LINE\_16)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00165}00165\ \textcolor{comment}{/*\ Note:\ On\ STM32WL\ series,\ power\ PVD\ event\ is\ not\ available\ on\ EXTI\ lines\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00166}00166\ \textcolor{comment}{/*\ \ \ \ \ \ \ (only\ interruption\ is\ available\ through\ EXTI\ line\ 16).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00167}\mbox{\hyperlink{group__PWR__PVD__Mode__Mask_gac0819467cdffadf93b803af38636a2e1}{00167}}\ \textcolor{preprocessor}{\#define\ PVD\_MODE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00010000UL)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00168}\mbox{\hyperlink{group__PWR__PVD__Mode__Mask_ga00a60e6dec3ba6a274cd208ad17b3023}{00168}}\ \textcolor{preprocessor}{\#define\ PVD\_RISING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001UL)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00169}\mbox{\hyperlink{group__PWR__PVD__Mode__Mask_ga5d9ed3c13a2bf7365c22d40bfedb1ba5}{00169}}\ \textcolor{preprocessor}{\#define\ PVD\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002UL)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00170}\mbox{\hyperlink{group__PWR__PVD__Mode__Mask_ga58d20839347aece7dc801c782a5d0990}{00170}}\ \textcolor{preprocessor}{\#define\ PVD\_RISING\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003UL)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00179}00179\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00183}00183\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00246}00246\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00301}00301\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00302}\mbox{\hyperlink{group__PWR__Exported__Macros_ga2977135bbea35b786805eea640d1c884}{00302}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_GET\_FLAG(\_\_FLAG\_\_)\ \ ((((\_\_FLAG\_\_)\ \&\ PWR\_FLAG\_REG\_MASK)\ ==\ PWR\_FLAG\_REG\_SR1)\ ?\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00303}00303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00304}00304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR-\/>SR1\ \&\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ 31UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00305}00305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00306}00306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00307}00307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00308}00308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ \&\ PWR\_FLAG\_REG\_MASK)\ ==\ PWR\_FLAG\_REG\_SR2)\ ?\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00309}00309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00310}00310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR-\/>SR2\ \&\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ 31UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00311}00311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00312}00312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00313}00313\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00314}00314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR-\/>EXTSCR\ \&\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ 31UL))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00315}00315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00316}00316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00317}00317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00318}00318\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00319}00319\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00348}00348\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00374}00374\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00375}\mbox{\hyperlink{group__PWR__Exported__Macros_ga96f24bf4b16c9f944cd829100bf746e5}{00375}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_CLEAR\_FLAG(\_\_FLAG\_\_)\ \ \ ((((\_\_FLAG\_\_)\ \&\ PWR\_FLAG\_REG\_MASK)\ ==\ PWR\_FLAG\_REG\_EXTSCR)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00376}00376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00377}00377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR-\/>EXTSCR\ =\ (1UL\ <<\ (((\_\_FLAG\_\_)\ \&\ PWR\_FLAG\_EXTSCR\_CLR\_MASK)\ >>\ PWR\_FLAG\_EXTSCR\_CLR\_POS))\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00378}00378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00379}00379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00380}00380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00381}00381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_))\ ==\ PWR\_FLAG\_WU)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00382}00382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR-\/>SCR\ =\ PWR\_SCR\_CWUF)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00383}00383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR-\/>SCR\ =\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ 31UL)))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00384}00384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00385}00385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00386}00386\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00391}00391\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00392}00392\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT()\ \ \ \ \ \ LL\_C2\_EXTI\_EnableIT\_0\_31(PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00393}00393\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00394}\mbox{\hyperlink{group__PWR__Exported__Macros_ga3180f039cf14ef78a64089f387f8f9c2}{00394}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT()\ \ \ \ \ \ LL\_EXTI\_EnableIT\_0\_31(PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00395}00395\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00396}00396\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00401}00401\ \textcolor{preprocessor}{\#if\ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00402}00402\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT()\ \ \ \ \ LL\_C2\_EXTI\_DisableIT\_0\_31(PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00403}00403\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00404}\mbox{\hyperlink{group__PWR__Exported__Macros_gad240d7bf8f15191b068497b9aead1f1f}{00404}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT()\ \ \ \ \ LL\_EXTI\_DisableIT\_0\_31(PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00405}00405\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00406}00406\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00407}00407\ \textcolor{comment}{/*\ Note:\ On\ STM32WL\ series,\ power\ PVD\ event\ is\ not\ available\ on\ EXTI\ lines\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00408}00408\ \textcolor{comment}{/*\ \ \ \ \ \ \ (only\ interruption\ is\ available\ through\ EXTI\ line\ 16).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00409}00409\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00416}\mbox{\hyperlink{group__PWR__Exported__Macros_ga7bef3f30c9fe267c99d5240fbf3f878c}{00416}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE()\ \ \ \ LL\_EXTI\_EnableFallingTrig\_0\_31(PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00417}00417\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00424}\mbox{\hyperlink{group__PWR__Exported__Macros_ga1ca8fd7f3286a176f6be540c75a004c6}{00424}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE()\ \ \ LL\_EXTI\_DisableFallingTrig\_0\_31(PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00425}00425\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00432}\mbox{\hyperlink{group__PWR__Exported__Macros_ga5b971478563a00e1ee1a9d8ca8054e08}{00432}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE()\ \ \ LL\_EXTI\_EnableRisingTrig\_0\_31(PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00433}00433\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00440}\mbox{\hyperlink{group__PWR__Exported__Macros_ga1ca57168205f8cd8d1014e6eb9465f2d}{00440}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE()\ \ LL\_EXTI\_DisableRisingTrig\_0\_31(PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00441}00441\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00446}\mbox{\hyperlink{group__PWR__Exported__Macros_ga638033d236eb78c1e5ecb9b49c4e7f36}{00446}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE()\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00447}00447\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00448}00448\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00449}00449\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00450}00450\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00451}00451\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00456}\mbox{\hyperlink{group__PWR__Exported__Macros_ga3f66c9c0c214cd08c24674904dcdc4e0}{00456}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE()\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00457}00457\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00458}00458\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00459}00459\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00460}00460\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00461}00461\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00466}\mbox{\hyperlink{group__PWR__Exported__Macros_gaba4a7968f5c4c4ca6a7047b147ba18d4}{00466}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_GENERATE\_SWIT()\ \ LL\_EXTI\_GenerateSWI\_0\_31(PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00467}00467\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00472}\mbox{\hyperlink{group__PWR__Exported__Macros_ga5e66fa75359b51066e0731ac1e5ae438}{00472}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG()\ \ \ \ \ \ \ LL\_EXTI\_ReadFlag\_0\_31(PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00473}00473\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00478}\mbox{\hyperlink{group__PWR__Exported__Macros_gac0fb2218bc050f5d8fdb1a3f28590352}{00478}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG()\ \ \ \ \ LL\_EXTI\_ClearFlag\_0\_31(PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00479}00479\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00485}00485\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00489}\mbox{\hyperlink{group__PWR__Private__Macros_ga1fa8e84a3ba5d538595befc0731f2252}{00489}}\ \textcolor{preprocessor}{\#define\ IS\_PWR\_PVD\_LEVEL(\_\_LEVEL\_\_)\ (((\_\_LEVEL\_\_)\ ==\ PWR\_PVDLEVEL\_0)\ ||\ ((\_\_LEVEL\_\_)\ ==\ PWR\_PVDLEVEL\_1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00490}00490\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LEVEL\_\_)\ ==\ PWR\_PVDLEVEL\_2)\ ||\ ((\_\_LEVEL\_\_)\ ==\ PWR\_PVDLEVEL\_3)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00491}00491\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LEVEL\_\_)\ ==\ PWR\_PVDLEVEL\_4)\ ||\ ((\_\_LEVEL\_\_)\ ==\ PWR\_PVDLEVEL\_5)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00492}00492\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LEVEL\_\_)\ ==\ PWR\_PVDLEVEL\_6)\ ||\ ((\_\_LEVEL\_\_)\ ==\ PWR\_PVDLEVEL\_7))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00493}00493\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00494}\mbox{\hyperlink{group__PWR__Private__Macros_ga0de8c53a7cb81c6060fa2c36b07d17c9}{00494}}\ \textcolor{preprocessor}{\#define\ IS\_PWR\_PVD\_MODE(\_\_MODE\_\_)\ \ (((\_\_MODE\_\_)\ ==\ PWR\_PVD\_MODE\_NORMAL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00495}00495\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ PWR\_PVD\_MODE\_IT\_RISING)\ \ \ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00496}00496\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ PWR\_PVD\_MODE\_IT\_FALLING)\ \ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00497}00497\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ PWR\_PVD\_MODE\_IT\_RISING\_FALLING))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00498}00498\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00499}\mbox{\hyperlink{group__PWR__Private__Macros_ga0e50fc2980a2c70246c1cfd2e1cceb01}{00499}}\ \textcolor{preprocessor}{\#define\ IS\_PWR\_REGULATOR(\_\_REGULATOR\_\_)\ \ \ \ \ \ \ \ \ \ \ (((\_\_REGULATOR\_\_)\ ==\ PWR\_MAINREGULATOR\_ON)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00500}00500\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_REGULATOR\_\_)\ ==\ PWR\_LOWPOWERREGULATOR\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00501}00501\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00502}\mbox{\hyperlink{group__PWR__Private__Macros_ga32587f5ca2d8b0b809496de3cd484e2a}{00502}}\ \textcolor{preprocessor}{\#define\ IS\_PWR\_SLEEP\_ENTRY(\_\_ENTRY\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_ENTRY\_\_)\ ==\ PWR\_SLEEPENTRY\_WFI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00503}00503\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ENTRY\_\_)\ ==\ PWR\_SLEEPENTRY\_WFE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00504}00504\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00505}\mbox{\hyperlink{group__PWR__Private__Macros_ga421f248d4e2c8f86188bd6134af53541}{00505}}\ \textcolor{preprocessor}{\#define\ IS\_PWR\_STOP\_ENTRY(\_\_ENTRY\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_ENTRY\_\_)\ ==\ PWR\_STOPENTRY\_WFI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00506}00506\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ENTRY\_\_)\ ==\ PWR\_STOPENTRY\_WFE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00511}00511\ \textcolor{comment}{/*\ Include\ PWR\ HAL\ Extended\ module\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00512}00512\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h}{stm32wlxx\_hal\_pwr\_ex.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00513}00513\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00514}00514\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00523}00523\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00524}\mbox{\hyperlink{group__PWR__Exported__Functions__Group1_ga7edb99b94a46448c34f0301b0a077ff5}{00524}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group1_ga7edb99b94a46448c34f0301b0a077ff5}{HAL\_PWR\_DeInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00525}00525\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00526}\mbox{\hyperlink{group__PWR__Exported__Functions__Group1_ga3d07cef39bf294db4aed7e06e5dbf9af}{00526}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group1_ga3d07cef39bf294db4aed7e06e5dbf9af}{HAL\_PWR\_EnableBkUpAccess}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00527}\mbox{\hyperlink{group__PWR__Exported__Functions__Group1_ga1513de5f2e4b72e094fb04bab786fec8}{00527}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group1_ga1513de5f2e4b72e094fb04bab786fec8}{HAL\_PWR\_DisableBkUpAccess}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00535}00535\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ ************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00536}\mbox{\hyperlink{group__PWR__Exported__Functions__Group2_gad7dac916270a2ac987f19413f8aedd87}{00536}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__PWR__Exported__Functions__Group2_gad7dac916270a2ac987f19413f8aedd87}{HAL\_PWR\_ConfigPVD}}(\mbox{\hyperlink{structPWR__PVDTypeDef}{PWR\_PVDTypeDef}}\ *sConfigPVD);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00537}\mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga729c254eac1847073d8a55621384107d}{00537}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga729c254eac1847073d8a55621384107d}{HAL\_PWR\_EnablePVD}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00538}\mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga3a843cc2fd1a1bb02c7f2dfa355bf9ec}{00538}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga3a843cc2fd1a1bb02c7f2dfa355bf9ec}{HAL\_PWR\_DisablePVD}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00539}00539\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00540}00540\ \textcolor{comment}{/*\ WakeUp\ pins\ configuration\ functions\ ****************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00541}\mbox{\hyperlink{group__PWR__Exported__Functions__Group2_gab821ac9058a5feb78491bff15d9ae591}{00541}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group2_gab821ac9058a5feb78491bff15d9ae591}{HAL\_PWR\_EnableWakeUpPin}}(uint32\_t\ WakeUpPinPolarity);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00542}\mbox{\hyperlink{group__PWR__Exported__Functions__Group2_gab12ca816929e23e36f5ed8f4ccdb1472}{00542}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group2_gab12ca816929e23e36f5ed8f4ccdb1472}{HAL\_PWR\_DisableWakeUpPin}}(uint32\_t\ WakeUpPinx);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00543}00543\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00544}00544\ \textcolor{comment}{/*\ Low\ Power\ modes\ configuration\ functions\ ************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00545}\mbox{\hyperlink{group__PWR__Exported__Functions__Group2_gacfca5f1062274423e08317c0a5a225fa}{00545}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group2_gacfca5f1062274423e08317c0a5a225fa}{HAL\_PWR\_EnterSTOPMode}}(uint32\_t\ Regulator,\ uint8\_t\ STOPEntry);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00546}\mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga5c84f4e046525c22d233c8a3443fab5f}{00546}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga5c84f4e046525c22d233c8a3443fab5f}{HAL\_PWR\_EnterSLEEPMode}}(uint32\_t\ Regulator,\ uint8\_t\ SLEEPEntry);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00547}\mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga40736f74c169077fcd08f34470559aa2}{00547}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga40736f74c169077fcd08f34470559aa2}{HAL\_PWR\_EnterSTANDBYMode}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00548}00548\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00549}\mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga85d0154c96068b286072a64fca4c7e6a}{00549}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga85d0154c96068b286072a64fca4c7e6a}{HAL\_PWR\_EnableSleepOnExit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00550}\mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga1da299e8186a3e08a694865bd41c3bb0}{00550}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga1da299e8186a3e08a694865bd41c3bb0}{HAL\_PWR\_DisableSleepOnExit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00551}00551\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00552}\mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga6f33b1c8c8cc85129c68ac302a281033}{00552}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga6f33b1c8c8cc85129c68ac302a281033}{HAL\_PWR\_EnableSEVOnPend}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00553}\mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga7811014def9b864dd490a63ada4bab68}{00553}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group2_ga7811014def9b864dd490a63ada4bab68}{HAL\_PWR\_DisableSEVOnPend}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00554}00554\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00555}\mbox{\hyperlink{group__PWR__Exported__Functions__Group2_gaa4843b3eb7989f5b95e1218af4086940}{00555}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__PWR__Exported__Functions__Group2_gaa4843b3eb7989f5b95e1218af4086940}{HAL\_PWR\_PVDCallback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00556}00556\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00577}00577\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00578}00578\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00579}00579\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00580}00580\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00581}00581\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00582}00582\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32WLxx\_HAL\_PWR\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__pwr_8h_source_l00583}00583\ }

\end{DoxyCode}
