
F303k_Frontboard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000991c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000360  08009ab0  08009ab0  00019ab0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e10  08009e10  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08009e10  08009e10  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009e10  08009e10  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e10  08009e10  00019e10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e14  08009e14  00019e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009e18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000334  200001dc  08009ff4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000510  08009ff4  00020510  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018237  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003424  00000000  00000000  00038443  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001280  00000000  00000000  0003b868  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010b8  00000000  00000000  0003cae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001bfc5  00000000  00000000  0003dba0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000118e5  00000000  00000000  00059b65  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000971d5  00000000  00000000  0006b44a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010261f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a5c  00000000  00000000  0010269c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009a94 	.word	0x08009a94

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08009a94 	.word	0x08009a94

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c4e:	463b      	mov	r3, r7
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	605a      	str	r2, [r3, #4]
 8000c56:	609a      	str	r2, [r3, #8]
 8000c58:	60da      	str	r2, [r3, #12]
 8000c5a:	611a      	str	r2, [r3, #16]
 8000c5c:	615a      	str	r2, [r3, #20]

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000c5e:	4b27      	ldr	r3, [pc, #156]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c60:	4a27      	ldr	r2, [pc, #156]	; (8000d00 <MX_ADC2_Init+0xb8>)
 8000c62:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c64:	4b25      	ldr	r3, [pc, #148]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c66:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000c6a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000c6c:	4b23      	ldr	r3, [pc, #140]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c72:	4b22      	ldr	r3, [pc, #136]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000c78:	4b20      	ldr	r3, [pc, #128]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000c7e:	4b1f      	ldr	r3, [pc, #124]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c86:	4b1d      	ldr	r3, [pc, #116]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c8c:	4b1b      	ldr	r3, [pc, #108]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c8e:	2201      	movs	r2, #1
 8000c90:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c92:	4b1a      	ldr	r3, [pc, #104]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000c98:	4b18      	ldr	r3, [pc, #96]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000c9e:	4b17      	ldr	r3, [pc, #92]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ca6:	4b15      	ldr	r3, [pc, #84]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000ca8:	2204      	movs	r2, #4
 8000caa:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000cac:	4b13      	ldr	r3, [pc, #76]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cb2:	4b12      	ldr	r3, [pc, #72]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000cb8:	4810      	ldr	r0, [pc, #64]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000cba:	f001 f9fb 	bl	80020b4 <HAL_ADC_Init>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8000cc4:	f000 fe10 	bl	80018e8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000cd4:	2306      	movs	r3, #6
 8000cd6:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ce0:	463b      	mov	r3, r7
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4805      	ldr	r0, [pc, #20]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000ce6:	f001 fcbb 	bl	8002660 <HAL_ADC_ConfigChannel>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8000cf0:	f000 fdfa 	bl	80018e8 <Error_Handler>
  }

}
 8000cf4:	bf00      	nop
 8000cf6:	3718      	adds	r7, #24
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	2000022c 	.word	0x2000022c
 8000d00:	50000100 	.word	0x50000100

08000d04 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b08a      	sub	sp, #40	; 0x28
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0c:	f107 0314 	add.w	r3, r7, #20
 8000d10:	2200      	movs	r2, #0
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	605a      	str	r2, [r3, #4]
 8000d16:	609a      	str	r2, [r3, #8]
 8000d18:	60da      	str	r2, [r3, #12]
 8000d1a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a2a      	ldr	r2, [pc, #168]	; (8000dcc <HAL_ADC_MspInit+0xc8>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d14d      	bne.n	8000dc2 <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000d26:	4b2a      	ldr	r3, [pc, #168]	; (8000dd0 <HAL_ADC_MspInit+0xcc>)
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	4a29      	ldr	r2, [pc, #164]	; (8000dd0 <HAL_ADC_MspInit+0xcc>)
 8000d2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d30:	6153      	str	r3, [r2, #20]
 8000d32:	4b27      	ldr	r3, [pc, #156]	; (8000dd0 <HAL_ADC_MspInit+0xcc>)
 8000d34:	695b      	ldr	r3, [r3, #20]
 8000d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d3a:	613b      	str	r3, [r7, #16]
 8000d3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3e:	4b24      	ldr	r3, [pc, #144]	; (8000dd0 <HAL_ADC_MspInit+0xcc>)
 8000d40:	695b      	ldr	r3, [r3, #20]
 8000d42:	4a23      	ldr	r2, [pc, #140]	; (8000dd0 <HAL_ADC_MspInit+0xcc>)
 8000d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d48:	6153      	str	r3, [r2, #20]
 8000d4a:	4b21      	ldr	r3, [pc, #132]	; (8000dd0 <HAL_ADC_MspInit+0xcc>)
 8000d4c:	695b      	ldr	r3, [r3, #20]
 8000d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d52:	60fb      	str	r3, [r7, #12]
 8000d54:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA5     ------> ADC2_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d56:	2320      	movs	r3, #32
 8000d58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d62:	f107 0314 	add.w	r3, r7, #20
 8000d66:	4619      	mov	r1, r3
 8000d68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d6c:	f003 f980 	bl	8004070 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel2;
 8000d70:	4b18      	ldr	r3, [pc, #96]	; (8000dd4 <HAL_ADC_MspInit+0xd0>)
 8000d72:	4a19      	ldr	r2, [pc, #100]	; (8000dd8 <HAL_ADC_MspInit+0xd4>)
 8000d74:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d76:	4b17      	ldr	r3, [pc, #92]	; (8000dd4 <HAL_ADC_MspInit+0xd0>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d7c:	4b15      	ldr	r3, [pc, #84]	; (8000dd4 <HAL_ADC_MspInit+0xd0>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000d82:	4b14      	ldr	r3, [pc, #80]	; (8000dd4 <HAL_ADC_MspInit+0xd0>)
 8000d84:	2280      	movs	r2, #128	; 0x80
 8000d86:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d88:	4b12      	ldr	r3, [pc, #72]	; (8000dd4 <HAL_ADC_MspInit+0xd0>)
 8000d8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d8e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d90:	4b10      	ldr	r3, [pc, #64]	; (8000dd4 <HAL_ADC_MspInit+0xd0>)
 8000d92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d96:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000d98:	4b0e      	ldr	r3, [pc, #56]	; (8000dd4 <HAL_ADC_MspInit+0xd0>)
 8000d9a:	2220      	movs	r2, #32
 8000d9c:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000d9e:	4b0d      	ldr	r3, [pc, #52]	; (8000dd4 <HAL_ADC_MspInit+0xd0>)
 8000da0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000da4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000da6:	480b      	ldr	r0, [pc, #44]	; (8000dd4 <HAL_ADC_MspInit+0xd0>)
 8000da8:	f002 ffcb 	bl	8003d42 <HAL_DMA_Init>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 8000db2:	f000 fd99 	bl	80018e8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4a06      	ldr	r2, [pc, #24]	; (8000dd4 <HAL_ADC_MspInit+0xd0>)
 8000dba:	639a      	str	r2, [r3, #56]	; 0x38
 8000dbc:	4a05      	ldr	r2, [pc, #20]	; (8000dd4 <HAL_ADC_MspInit+0xd0>)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000dc2:	bf00      	nop
 8000dc4:	3728      	adds	r7, #40	; 0x28
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	50000100 	.word	0x50000100
 8000dd0:	40021000 	.word	0x40021000
 8000dd4:	20000310 	.word	0x20000310
 8000dd8:	4002001c 	.word	0x4002001c

08000ddc <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0

  hcan.Instance = CAN;
 8000de0:	4b17      	ldr	r3, [pc, #92]	; (8000e40 <MX_CAN_Init+0x64>)
 8000de2:	4a18      	ldr	r2, [pc, #96]	; (8000e44 <MX_CAN_Init+0x68>)
 8000de4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 6;
 8000de6:	4b16      	ldr	r3, [pc, #88]	; (8000e40 <MX_CAN_Init+0x64>)
 8000de8:	2206      	movs	r2, #6
 8000dea:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000dec:	4b14      	ldr	r3, [pc, #80]	; (8000e40 <MX_CAN_Init+0x64>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000df2:	4b13      	ldr	r3, [pc, #76]	; (8000e40 <MX_CAN_Init+0x64>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000df8:	4b11      	ldr	r3, [pc, #68]	; (8000e40 <MX_CAN_Init+0x64>)
 8000dfa:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8000dfe:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000e00:	4b0f      	ldr	r3, [pc, #60]	; (8000e40 <MX_CAN_Init+0x64>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000e06:	4b0e      	ldr	r3, [pc, #56]	; (8000e40 <MX_CAN_Init+0x64>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000e0c:	4b0c      	ldr	r3, [pc, #48]	; (8000e40 <MX_CAN_Init+0x64>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000e12:	4b0b      	ldr	r3, [pc, #44]	; (8000e40 <MX_CAN_Init+0x64>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000e18:	4b09      	ldr	r3, [pc, #36]	; (8000e40 <MX_CAN_Init+0x64>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000e1e:	4b08      	ldr	r3, [pc, #32]	; (8000e40 <MX_CAN_Init+0x64>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000e24:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <MX_CAN_Init+0x64>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000e2a:	4805      	ldr	r0, [pc, #20]	; (8000e40 <MX_CAN_Init+0x64>)
 8000e2c:	f001 fffd 	bl	8002e2a <HAL_CAN_Init>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 8000e36:	f000 fd57 	bl	80018e8 <Error_Handler>
  }

}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	20000390 	.word	0x20000390
 8000e44:	40006400 	.word	0x40006400

08000e48 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b08a      	sub	sp, #40	; 0x28
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e50:	f107 0314 	add.w	r3, r7, #20
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	605a      	str	r2, [r3, #4]
 8000e5a:	609a      	str	r2, [r3, #8]
 8000e5c:	60da      	str	r2, [r3, #12]
 8000e5e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a28      	ldr	r2, [pc, #160]	; (8000f08 <HAL_CAN_MspInit+0xc0>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d149      	bne.n	8000efe <HAL_CAN_MspInit+0xb6>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000e6a:	4b28      	ldr	r3, [pc, #160]	; (8000f0c <HAL_CAN_MspInit+0xc4>)
 8000e6c:	69db      	ldr	r3, [r3, #28]
 8000e6e:	4a27      	ldr	r2, [pc, #156]	; (8000f0c <HAL_CAN_MspInit+0xc4>)
 8000e70:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e74:	61d3      	str	r3, [r2, #28]
 8000e76:	4b25      	ldr	r3, [pc, #148]	; (8000f0c <HAL_CAN_MspInit+0xc4>)
 8000e78:	69db      	ldr	r3, [r3, #28]
 8000e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e7e:	613b      	str	r3, [r7, #16]
 8000e80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e82:	4b22      	ldr	r3, [pc, #136]	; (8000f0c <HAL_CAN_MspInit+0xc4>)
 8000e84:	695b      	ldr	r3, [r3, #20]
 8000e86:	4a21      	ldr	r2, [pc, #132]	; (8000f0c <HAL_CAN_MspInit+0xc4>)
 8000e88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e8c:	6153      	str	r3, [r2, #20]
 8000e8e:	4b1f      	ldr	r3, [pc, #124]	; (8000f0c <HAL_CAN_MspInit+0xc4>)
 8000e90:	695b      	ldr	r3, [r3, #20]
 8000e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e96:	60fb      	str	r3, [r7, #12]
 8000e98:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000e9a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ea8:	2303      	movs	r3, #3
 8000eaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000eac:	2309      	movs	r3, #9
 8000eae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb0:	f107 0314 	add.w	r3, r7, #20
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eba:	f003 f8d9 	bl	8004070 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_TX_IRQn, 1, 0);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2101      	movs	r1, #1
 8000ec2:	2013      	movs	r0, #19
 8000ec4:	f002 ff07 	bl	8003cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_TX_IRQn);
 8000ec8:	2013      	movs	r0, #19
 8000eca:	f002 ff20 	bl	8003d0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 2, 0);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2102      	movs	r1, #2
 8000ed2:	2014      	movs	r0, #20
 8000ed4:	f002 feff 	bl	8003cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8000ed8:	2014      	movs	r0, #20
 8000eda:	f002 ff18 	bl	8003d0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 3, 0);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2103      	movs	r1, #3
 8000ee2:	2015      	movs	r0, #21
 8000ee4:	f002 fef7 	bl	8003cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8000ee8:	2015      	movs	r0, #21
 8000eea:	f002 ff10 	bl	8003d0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_SCE_IRQn, 4, 0);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	2104      	movs	r1, #4
 8000ef2:	2016      	movs	r0, #22
 8000ef4:	f002 feef 	bl	8003cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
 8000ef8:	2016      	movs	r0, #22
 8000efa:	f002 ff08 	bl	8003d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8000efe:	bf00      	nop
 8000f00:	3728      	adds	r7, #40	; 0x28
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40006400 	.word	0x40006400
 8000f0c:	40021000 	.word	0x40021000

08000f10 <can_init>:
 */

#include "can_ibis.h"


void can_init(CAN_HandleTypeDef* handler){
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b08c      	sub	sp, #48	; 0x30
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
	  CAN_ibis = handler;
 8000f18:	4a1b      	ldr	r2, [pc, #108]	; (8000f88 <can_init+0x78>)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6013      	str	r3, [r2, #0]
	  CAN_FilterTypeDef  sFilterConfig;
	  sFilterConfig.FilterBank = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61fb      	str	r3, [r7, #28]
	  sFilterConfig.FilterMode =  CAN_FILTERMODE_IDMASK;
 8000f22:	2300      	movs	r3, #0
 8000f24:	623b      	str	r3, [r7, #32]
	  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8000f26:	2300      	movs	r3, #0
 8000f28:	627b      	str	r3, [r7, #36]	; 0x24
	  sFilterConfig.FilterIdHigh = 0x000;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60bb      	str	r3, [r7, #8]
	  sFilterConfig.FilterIdLow = 0x000;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
	  sFilterConfig.FilterMaskIdHigh = 0x000;
 8000f32:	2300      	movs	r3, #0
 8000f34:	613b      	str	r3, [r7, #16]
	  sFilterConfig.FilterMaskIdLow = 0x000;
 8000f36:	2300      	movs	r3, #0
 8000f38:	617b      	str	r3, [r7, #20]
	  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61bb      	str	r3, [r7, #24]
	  sFilterConfig.FilterActivation = ENABLE;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	62bb      	str	r3, [r7, #40]	; 0x28
	  sFilterConfig.SlaveStartFilterBank = 14;
 8000f42:	230e      	movs	r3, #14
 8000f44:	62fb      	str	r3, [r7, #44]	; 0x2c

	  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK){  Error_Handler();}
 8000f46:	f107 0308 	add.w	r3, r7, #8
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	480f      	ldr	r0, [pc, #60]	; (8000f8c <can_init+0x7c>)
 8000f4e:	f002 f867 	bl	8003020 <HAL_CAN_ConfigFilter>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <can_init+0x4c>
 8000f58:	f000 fcc6 	bl	80018e8 <Error_Handler>
	  if (HAL_CAN_Start(&hcan) != HAL_OK){ Error_Handler();}
 8000f5c:	480b      	ldr	r0, [pc, #44]	; (8000f8c <can_init+0x7c>)
 8000f5e:	f002 f929 	bl	80031b4 <HAL_CAN_Start>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <can_init+0x5c>
 8000f68:	f000 fcbe 	bl	80018e8 <Error_Handler>
	  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {Error_Handler(); }
 8000f6c:	2102      	movs	r1, #2
 8000f6e:	4807      	ldr	r0, [pc, #28]	; (8000f8c <can_init+0x7c>)
 8000f70:	f002 fb86 	bl	8003680 <HAL_CAN_ActivateNotification>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <can_init+0x6e>
 8000f7a:	f000 fcb5 	bl	80018e8 <Error_Handler>
}
 8000f7e:	bf00      	nop
 8000f80:	3730      	adds	r7, #48	; 0x30
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	20000288 	.word	0x20000288
 8000f8c:	20000390 	.word	0x20000390

08000f90 <can_send>:

void can_send(int id, uint8_t senddata[8]){
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]

	TxHeader.StdId = id;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a16      	ldr	r2, [pc, #88]	; (8000ff8 <can_send+0x68>)
 8000f9e:	6013      	str	r3, [r2, #0]
	TxHeader.RTR = CAN_RTR_DATA;
 8000fa0:	4b15      	ldr	r3, [pc, #84]	; (8000ff8 <can_send+0x68>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8000fa6:	4b14      	ldr	r3, [pc, #80]	; (8000ff8 <can_send+0x68>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 8000fac:	4b12      	ldr	r3, [pc, #72]	; (8000ff8 <can_send+0x68>)
 8000fae:	2208      	movs	r2, #8
 8000fb0:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8000fb2:	4b11      	ldr	r3, [pc, #68]	; (8000ff8 <can_send+0x68>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	751a      	strb	r2, [r3, #20]

	/* Request transmission */
	if(HAL_CAN_AddTxMessage(&hcan,&TxHeader,senddata, &TxMailbox) != HAL_OK)
 8000fb8:	4b10      	ldr	r3, [pc, #64]	; (8000ffc <can_send+0x6c>)
 8000fba:	683a      	ldr	r2, [r7, #0]
 8000fbc:	490e      	ldr	r1, [pc, #56]	; (8000ff8 <can_send+0x68>)
 8000fbe:	4810      	ldr	r0, [pc, #64]	; (8001000 <can_send+0x70>)
 8000fc0:	f002 f93c 	bl	800323c <HAL_CAN_AddTxMessage>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d007      	beq.n	8000fda <can_send+0x4a>
	{
		Error_Handler();
 8000fca:	f000 fc8d 	bl	80018e8 <Error_Handler>
	}
	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) != 3) {
 8000fce:	e004      	b.n	8000fda <can_send+0x4a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,1);
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	480b      	ldr	r0, [pc, #44]	; (8001004 <can_send+0x74>)
 8000fd6:	f003 f9d5 	bl	8004384 <HAL_GPIO_WritePin>
	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) != 3) {
 8000fda:	4809      	ldr	r0, [pc, #36]	; (8001000 <can_send+0x70>)
 8000fdc:	f002 fa09 	bl	80033f2 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b03      	cmp	r3, #3
 8000fe4:	d1f4      	bne.n	8000fd0 <can_send+0x40>
	}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,0);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2101      	movs	r1, #1
 8000fea:	4806      	ldr	r0, [pc, #24]	; (8001004 <can_send+0x74>)
 8000fec:	f003 f9ca 	bl	8004384 <HAL_GPIO_WritePin>
}
 8000ff0:	bf00      	nop
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000354 	.word	0x20000354
 8000ffc:	200002e4 	.word	0x200002e4
 8001000:	20000390 	.word	0x20000390
 8001004:	48000400 	.word	0x48000400

08001008 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800100e:	4b0c      	ldr	r3, [pc, #48]	; (8001040 <MX_DMA_Init+0x38>)
 8001010:	695b      	ldr	r3, [r3, #20]
 8001012:	4a0b      	ldr	r2, [pc, #44]	; (8001040 <MX_DMA_Init+0x38>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	6153      	str	r3, [r2, #20]
 800101a:	4b09      	ldr	r3, [pc, #36]	; (8001040 <MX_DMA_Init+0x38>)
 800101c:	695b      	ldr	r3, [r3, #20]
 800101e:	f003 0301 	and.w	r3, r3, #1
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 6, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	2106      	movs	r1, #6
 800102a:	200c      	movs	r0, #12
 800102c:	f002 fe53 	bl	8003cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001030:	200c      	movs	r0, #12
 8001032:	f002 fe6c 	bl	8003d0e <HAL_NVIC_EnableIRQ>

}
 8001036:	bf00      	nop
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40021000 	.word	0x40021000

08001044 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b088      	sub	sp, #32
 8001048:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104a:	f107 030c 	add.w	r3, r7, #12
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
 8001058:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800105a:	4b35      	ldr	r3, [pc, #212]	; (8001130 <MX_GPIO_Init+0xec>)
 800105c:	695b      	ldr	r3, [r3, #20]
 800105e:	4a34      	ldr	r2, [pc, #208]	; (8001130 <MX_GPIO_Init+0xec>)
 8001060:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001064:	6153      	str	r3, [r2, #20]
 8001066:	4b32      	ldr	r3, [pc, #200]	; (8001130 <MX_GPIO_Init+0xec>)
 8001068:	695b      	ldr	r3, [r3, #20]
 800106a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800106e:	60bb      	str	r3, [r7, #8]
 8001070:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001072:	4b2f      	ldr	r3, [pc, #188]	; (8001130 <MX_GPIO_Init+0xec>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	4a2e      	ldr	r2, [pc, #184]	; (8001130 <MX_GPIO_Init+0xec>)
 8001078:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800107c:	6153      	str	r3, [r2, #20]
 800107e:	4b2c      	ldr	r3, [pc, #176]	; (8001130 <MX_GPIO_Init+0xec>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001086:	607b      	str	r3, [r7, #4]
 8001088:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800108a:	4b29      	ldr	r3, [pc, #164]	; (8001130 <MX_GPIO_Init+0xec>)
 800108c:	695b      	ldr	r3, [r3, #20]
 800108e:	4a28      	ldr	r2, [pc, #160]	; (8001130 <MX_GPIO_Init+0xec>)
 8001090:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001094:	6153      	str	r3, [r2, #20]
 8001096:	4b26      	ldr	r3, [pc, #152]	; (8001130 <MX_GPIO_Init+0xec>)
 8001098:	695b      	ldr	r3, [r3, #20]
 800109a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800109e:	603b      	str	r3, [r7, #0]
 80010a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4, GPIO_PIN_RESET);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2117      	movs	r1, #23
 80010a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010aa:	f003 f96b 	bl	8004384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2103      	movs	r1, #3
 80010b2:	4820      	ldr	r0, [pc, #128]	; (8001134 <MX_GPIO_Init+0xf0>)
 80010b4:	f003 f966 	bl	8004384 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4;
 80010b8:	2317      	movs	r3, #23
 80010ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010bc:	2301      	movs	r3, #1
 80010be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c4:	2300      	movs	r3, #0
 80010c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c8:	f107 030c 	add.w	r3, r7, #12
 80010cc:	4619      	mov	r1, r3
 80010ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d2:	f002 ffcd 	bl	8004070 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80010d6:	2303      	movs	r3, #3
 80010d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010da:	2301      	movs	r3, #1
 80010dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010de:	2300      	movs	r3, #0
 80010e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e2:	2300      	movs	r3, #0
 80010e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e6:	f107 030c 	add.w	r3, r7, #12
 80010ea:	4619      	mov	r1, r3
 80010ec:	4811      	ldr	r0, [pc, #68]	; (8001134 <MX_GPIO_Init+0xf0>)
 80010ee:	f002 ffbf 	bl	8004070 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 80010f2:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80010f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010f8:	2300      	movs	r3, #0
 80010fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001100:	f107 030c 	add.w	r3, r7, #12
 8001104:	4619      	mov	r1, r3
 8001106:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800110a:	f002 ffb1 	bl	8004070 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800110e:	23f8      	movs	r3, #248	; 0xf8
 8001110:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800111a:	f107 030c 	add.w	r3, r7, #12
 800111e:	4619      	mov	r1, r3
 8001120:	4804      	ldr	r0, [pc, #16]	; (8001134 <MX_GPIO_Init+0xf0>)
 8001122:	f002 ffa5 	bl	8004070 <HAL_GPIO_Init>

}
 8001126:	bf00      	nop
 8001128:	3720      	adds	r7, #32
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40021000 	.word	0x40021000
 8001134:	48000400 	.word	0x48000400

08001138 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0

  hiwdg.Instance = IWDG;
 800113c:	4b0b      	ldr	r3, [pc, #44]	; (800116c <MX_IWDG_Init+0x34>)
 800113e:	4a0c      	ldr	r2, [pc, #48]	; (8001170 <MX_IWDG_Init+0x38>)
 8001140:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_8;
 8001142:	4b0a      	ldr	r3, [pc, #40]	; (800116c <MX_IWDG_Init+0x34>)
 8001144:	2201      	movs	r2, #1
 8001146:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8001148:	4b08      	ldr	r3, [pc, #32]	; (800116c <MX_IWDG_Init+0x34>)
 800114a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800114e:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <MX_IWDG_Init+0x34>)
 8001152:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001156:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001158:	4804      	ldr	r0, [pc, #16]	; (800116c <MX_IWDG_Init+0x34>)
 800115a:	f003 f945 	bl	80043e8 <HAL_IWDG_Init>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8001164:	f000 fbc0 	bl	80018e8 <Error_Handler>
  }

}
 8001168:	bf00      	nop
 800116a:	bd80      	pop	{r7, pc}
 800116c:	200003b8 	.word	0x200003b8
 8001170:	40003000 	.word	0x40003000

08001174 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001178:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800117c:	4b05      	ldr	r3, [pc, #20]	; (8001194 <__NVIC_SystemReset+0x20>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001184:	4903      	ldr	r1, [pc, #12]	; (8001194 <__NVIC_SystemReset+0x20>)
 8001186:	4b04      	ldr	r3, [pc, #16]	; (8001198 <__NVIC_SystemReset+0x24>)
 8001188:	4313      	orrs	r3, r2
 800118a:	60cb      	str	r3, [r1, #12]
 800118c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001190:	bf00      	nop
 8001192:	e7fd      	b.n	8001190 <__NVIC_SystemReset+0x1c>
 8001194:	e000ed00 	.word	0xe000ed00
 8001198:	05fa0004 	.word	0x05fa0004

0800119c <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
void __io_putchar(uint8_t ch) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	71fb      	strb	r3, [r7, #7]
HAL_UART_Transmit(&huart1, &ch, 1, 1);
 80011a6:	1df9      	adds	r1, r7, #7
 80011a8:	2301      	movs	r3, #1
 80011aa:	2201      	movs	r2, #1
 80011ac:	4803      	ldr	r0, [pc, #12]	; (80011bc <__io_putchar+0x20>)
 80011ae:	f005 fb27 	bl	8006800 <HAL_UART_Transmit>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000488 	.word	0x20000488

080011c0 <int_sort>:
uint16_t sortdata[5];
uint16_t out_lowpass;
uint32_t count;
uint16_t medianfilter_out;
uint16_t out_lowpass_temp;
int int_sort( const void *p, const void *q ) {
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
    return *(uint16_t*)p - *(uint16_t*)q;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	461a      	mov	r2, r3
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	881b      	ldrh	r3, [r3, #0]
 80011d4:	1ad3      	subs	r3, r2, r3
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
	...

080011e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e4:	b590      	push	{r4, r7, lr}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ea:	f000 febd 	bl	8001f68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ee:	f000 f935 	bl	800145c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f2:	f7ff ff27 	bl	8001044 <MX_GPIO_Init>
  MX_DMA_Init();
 80011f6:	f7ff ff07 	bl	8001008 <MX_DMA_Init>
  MX_ADC2_Init();
 80011fa:	f7ff fd25 	bl	8000c48 <MX_ADC2_Init>
  MX_CAN_Init();
 80011fe:	f7ff fded 	bl	8000ddc <MX_CAN_Init>
  MX_USART1_UART_Init();
 8001202:	f000 fddb 	bl	8001dbc <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001206:	f000 fcd1 	bl	8001bac <MX_TIM2_Init>
  MX_TIM7_Init();
 800120a:	f000 fd29 	bl	8001c60 <MX_TIM7_Init>
  MX_IWDG_Init();
 800120e:	f7ff ff93 	bl	8001138 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  setbuf(stdout, NULL);
 8001212:	4b6b      	ldr	r3, [pc, #428]	; (80013c0 <main+0x1dc>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	2100      	movs	r1, #0
 800121a:	4618      	mov	r0, r3
 800121c:	f006 fcd1 	bl	8007bc2 <setbuf>
  can_init(&hcan);
 8001220:	4868      	ldr	r0, [pc, #416]	; (80013c4 <main+0x1e0>)
 8001222:	f7ff fe75 	bl	8000f10 <can_init>
  HAL_ADC_Init(&hadc2);
 8001226:	4868      	ldr	r0, [pc, #416]	; (80013c8 <main+0x1e4>)
 8001228:	f000 ff44 	bl	80020b4 <HAL_ADC_Init>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800122c:	2100      	movs	r1, #0
 800122e:	4866      	ldr	r0, [pc, #408]	; (80013c8 <main+0x1e4>)
 8001230:	f001 f9ac 	bl	800258c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 8001234:	4965      	ldr	r1, [pc, #404]	; (80013cc <main+0x1e8>)
 8001236:	4864      	ldr	r0, [pc, #400]	; (80013c8 <main+0x1e4>)
 8001238:	f001 fa12 	bl	8002660 <HAL_ADC_ConfigChannel>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t *)ADCdata,1);
 800123c:	2201      	movs	r2, #1
 800123e:	4964      	ldr	r1, [pc, #400]	; (80013d0 <main+0x1ec>)
 8001240:	4861      	ldr	r0, [pc, #388]	; (80013c8 <main+0x1e4>)
 8001242:	f001 f8c9 	bl	80023d8 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001246:	210c      	movs	r1, #12
 8001248:	4862      	ldr	r0, [pc, #392]	; (80013d4 <main+0x1f0>)
 800124a:	f004 fc09 	bl	8005a60 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 800124e:	4b61      	ldr	r3, [pc, #388]	; (80013d4 <main+0x1f0>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2200      	movs	r2, #0
 8001254:	641a      	str	r2, [r3, #64]	; 0x40

  count=0;
 8001256:	4b60      	ldr	r3, [pc, #384]	; (80013d8 <main+0x1f4>)
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
  for(uint16_t start_wait_delay=0;start_wait_delay<50;start_wait_delay++){
 800125c:	2300      	movs	r3, #0
 800125e:	80fb      	strh	r3, [r7, #6]
 8001260:	e052      	b.n	8001308 <main+0x124>
  tempdata[count]=ADCdata[0];
 8001262:	4b5d      	ldr	r3, [pc, #372]	; (80013d8 <main+0x1f4>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a5a      	ldr	r2, [pc, #360]	; (80013d0 <main+0x1ec>)
 8001268:	8811      	ldrh	r1, [r2, #0]
 800126a:	4a5c      	ldr	r2, [pc, #368]	; (80013dc <main+0x1f8>)
 800126c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  	  for(uint8_t i=0;i<5;i++){
 8001270:	2300      	movs	r3, #0
 8001272:	717b      	strb	r3, [r7, #5]
 8001274:	e00a      	b.n	800128c <main+0xa8>
  	  sortdata[i]=tempdata[i];
 8001276:	797a      	ldrb	r2, [r7, #5]
 8001278:	797b      	ldrb	r3, [r7, #5]
 800127a:	4958      	ldr	r1, [pc, #352]	; (80013dc <main+0x1f8>)
 800127c:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8001280:	4a57      	ldr	r2, [pc, #348]	; (80013e0 <main+0x1fc>)
 8001282:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  	  for(uint8_t i=0;i<5;i++){
 8001286:	797b      	ldrb	r3, [r7, #5]
 8001288:	3301      	adds	r3, #1
 800128a:	717b      	strb	r3, [r7, #5]
 800128c:	797b      	ldrb	r3, [r7, #5]
 800128e:	2b04      	cmp	r3, #4
 8001290:	d9f1      	bls.n	8001276 <main+0x92>
  	  }
  	  qsort(sortdata,data_cnt,2,int_sort );
 8001292:	4b54      	ldr	r3, [pc, #336]	; (80013e4 <main+0x200>)
 8001294:	2202      	movs	r2, #2
 8001296:	2105      	movs	r1, #5
 8001298:	4851      	ldr	r0, [pc, #324]	; (80013e0 <main+0x1fc>)
 800129a:	f006 fb6b 	bl	8007974 <qsort>
  	  medianfilter_out=tempdata[2];
 800129e:	4b4f      	ldr	r3, [pc, #316]	; (80013dc <main+0x1f8>)
 80012a0:	889a      	ldrh	r2, [r3, #4]
 80012a2:	4b51      	ldr	r3, [pc, #324]	; (80013e8 <main+0x204>)
 80012a4:	801a      	strh	r2, [r3, #0]
  	  out_lowpass=(float)((float)rate*medianfilter_out+(float)(1-rate)*out_lowpass_temp);
 80012a6:	4b50      	ldr	r3, [pc, #320]	; (80013e8 <main+0x204>)
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	ee07 3a90 	vmov	s15, r3
 80012ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012b2:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 80013ec <main+0x208>
 80012b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012ba:	4b4d      	ldr	r3, [pc, #308]	; (80013f0 <main+0x20c>)
 80012bc:	881b      	ldrh	r3, [r3, #0]
 80012be:	ee07 3a90 	vmov	s15, r3
 80012c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012c6:	eddf 6a4b 	vldr	s13, [pc, #300]	; 80013f4 <main+0x210>
 80012ca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012d6:	ee17 3a90 	vmov	r3, s15
 80012da:	b29a      	uxth	r2, r3
 80012dc:	4b46      	ldr	r3, [pc, #280]	; (80013f8 <main+0x214>)
 80012de:	801a      	strh	r2, [r3, #0]
  	  out_lowpass_temp=out_lowpass;
 80012e0:	4b45      	ldr	r3, [pc, #276]	; (80013f8 <main+0x214>)
 80012e2:	881a      	ldrh	r2, [r3, #0]
 80012e4:	4b42      	ldr	r3, [pc, #264]	; (80013f0 <main+0x20c>)
 80012e6:	801a      	strh	r2, [r3, #0]
  	  if(count>=4){
 80012e8:	4b3b      	ldr	r3, [pc, #236]	; (80013d8 <main+0x1f4>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2b03      	cmp	r3, #3
 80012ee:	d903      	bls.n	80012f8 <main+0x114>
  		  count=0;
 80012f0:	4b39      	ldr	r3, [pc, #228]	; (80013d8 <main+0x1f4>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	e004      	b.n	8001302 <main+0x11e>
  	  }
  	  else{
  		  count++;
 80012f8:	4b37      	ldr	r3, [pc, #220]	; (80013d8 <main+0x1f4>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	3301      	adds	r3, #1
 80012fe:	4a36      	ldr	r2, [pc, #216]	; (80013d8 <main+0x1f4>)
 8001300:	6013      	str	r3, [r2, #0]
  for(uint16_t start_wait_delay=0;start_wait_delay<50;start_wait_delay++){
 8001302:	88fb      	ldrh	r3, [r7, #6]
 8001304:	3301      	adds	r3, #1
 8001306:	80fb      	strh	r3, [r7, #6]
 8001308:	88fb      	ldrh	r3, [r7, #6]
 800130a:	2b31      	cmp	r3, #49	; 0x31
 800130c:	d9a9      	bls.n	8001262 <main+0x7e>
  	  }
  }

  HAL_TIM_Base_Start_IT(&htim7);
 800130e:	483b      	ldr	r0, [pc, #236]	; (80013fc <main+0x218>)
 8001310:	f004 fb50 	bl	80059b4 <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  printf(" slot=%f",slot);
 8001314:	4b3a      	ldr	r3, [pc, #232]	; (8001400 <main+0x21c>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff f915 	bl	8000548 <__aeabi_f2d>
 800131e:	4603      	mov	r3, r0
 8001320:	460c      	mov	r4, r1
 8001322:	461a      	mov	r2, r3
 8001324:	4623      	mov	r3, r4
 8001326:	4837      	ldr	r0, [pc, #220]	; (8001404 <main+0x220>)
 8001328:	f006 fa70 	bl	800780c <iprintf>
	  printf(" speed=%f",speed);
 800132c:	4b36      	ldr	r3, [pc, #216]	; (8001408 <main+0x224>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff f909 	bl	8000548 <__aeabi_f2d>
 8001336:	4603      	mov	r3, r0
 8001338:	460c      	mov	r4, r1
 800133a:	461a      	mov	r2, r3
 800133c:	4623      	mov	r3, r4
 800133e:	4833      	ldr	r0, [pc, #204]	; (800140c <main+0x228>)
 8001340:	f006 fa64 	bl	800780c <iprintf>
	  printf(" ADC=%d",out_lowpass);
 8001344:	4b2c      	ldr	r3, [pc, #176]	; (80013f8 <main+0x214>)
 8001346:	881b      	ldrh	r3, [r3, #0]
 8001348:	4619      	mov	r1, r3
 800134a:	4831      	ldr	r0, [pc, #196]	; (8001410 <main+0x22c>)
 800134c:	f006 fa5e 	bl	800780c <iprintf>
	  printf(" C=%d",cnt_Craction);
 8001350:	4b30      	ldr	r3, [pc, #192]	; (8001414 <main+0x230>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	4619      	mov	r1, r3
 8001356:	4830      	ldr	r0, [pc, #192]	; (8001418 <main+0x234>)
 8001358:	f006 fa58 	bl	800780c <iprintf>
	  printf(" F=%d",Flont_Lamp_in);
 800135c:	4b2f      	ldr	r3, [pc, #188]	; (800141c <main+0x238>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	4619      	mov	r1, r3
 8001362:	482f      	ldr	r0, [pc, #188]	; (8001420 <main+0x23c>)
 8001364:	f006 fa52 	bl	800780c <iprintf>
	  printf(" B=%d",Break_in);
 8001368:	4b2e      	ldr	r3, [pc, #184]	; (8001424 <main+0x240>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	4619      	mov	r1, r3
 800136e:	482e      	ldr	r0, [pc, #184]	; (8001428 <main+0x244>)
 8001370:	f006 fa4c 	bl	800780c <iprintf>
	  printf(" L=%d",cnt_Winker_L);
 8001374:	4b2d      	ldr	r3, [pc, #180]	; (800142c <main+0x248>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	4619      	mov	r1, r3
 800137a:	482d      	ldr	r0, [pc, #180]	; (8001430 <main+0x24c>)
 800137c:	f006 fa46 	bl	800780c <iprintf>
	  printf(" R=%d",cnt_Winker_R);
 8001380:	4b2c      	ldr	r3, [pc, #176]	; (8001434 <main+0x250>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	4619      	mov	r1, r3
 8001386:	482c      	ldr	r0, [pc, #176]	; (8001438 <main+0x254>)
 8001388:	f006 fa40 	bl	800780c <iprintf>
	  printf(" K=%d",Key_in);
 800138c:	4b2b      	ldr	r3, [pc, #172]	; (800143c <main+0x258>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	4619      	mov	r1, r3
 8001392:	482b      	ldr	r0, [pc, #172]	; (8001440 <main+0x25c>)
 8001394:	f006 fa3a 	bl	800780c <iprintf>
	  printf(" E=%d",EX_in);
 8001398:	4b2a      	ldr	r3, [pc, #168]	; (8001444 <main+0x260>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	4619      	mov	r1, r3
 800139e:	482a      	ldr	r0, [pc, #168]	; (8001448 <main+0x264>)
 80013a0:	f006 fa34 	bl	800780c <iprintf>
	  printf(" state=%d",state[0]);
 80013a4:	4b29      	ldr	r3, [pc, #164]	; (800144c <main+0x268>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	4619      	mov	r1, r3
 80013aa:	4829      	ldr	r0, [pc, #164]	; (8001450 <main+0x26c>)
 80013ac:	f006 fa2e 	bl	800780c <iprintf>
	  printf("\r\n");
 80013b0:	4828      	ldr	r0, [pc, #160]	; (8001454 <main+0x270>)
 80013b2:	f006 fa9f 	bl	80078f4 <puts>
	  HAL_IWDG_Refresh(&hiwdg);
 80013b6:	4828      	ldr	r0, [pc, #160]	; (8001458 <main+0x274>)
 80013b8:	f003 f85c 	bl	8004474 <HAL_IWDG_Refresh>
	  printf(" slot=%f",slot);
 80013bc:	e7aa      	b.n	8001314 <main+0x130>
 80013be:	bf00      	nop
 80013c0:	2000000c 	.word	0x2000000c
 80013c4:	20000390 	.word	0x20000390
 80013c8:	2000022c 	.word	0x2000022c
 80013cc:	200002ec 	.word	0x200002ec
 80013d0:	200003e8 	.word	0x200003e8
 80013d4:	20000408 	.word	0x20000408
 80013d8:	200003f8 	.word	0x200003f8
 80013dc:	200003dc 	.word	0x200003dc
 80013e0:	200003cc 	.word	0x200003cc
 80013e4:	080011c1 	.word	0x080011c1
 80013e8:	200003f0 	.word	0x200003f0
 80013ec:	3ecccccd 	.word	0x3ecccccd
 80013f0:	200003f4 	.word	0x200003f4
 80013f4:	3f19999a 	.word	0x3f19999a
 80013f8:	200003d8 	.word	0x200003d8
 80013fc:	20000448 	.word	0x20000448
 8001400:	20000404 	.word	0x20000404
 8001404:	08009ab0 	.word	0x08009ab0
 8001408:	200003fc 	.word	0x200003fc
 800140c:	08009abc 	.word	0x08009abc
 8001410:	08009ac8 	.word	0x08009ac8
 8001414:	200003ed 	.word	0x200003ed
 8001418:	08009ad0 	.word	0x08009ad0
 800141c:	200003c8 	.word	0x200003c8
 8001420:	08009ad8 	.word	0x08009ad8
 8001424:	200003d6 	.word	0x200003d6
 8001428:	08009ae0 	.word	0x08009ae0
 800142c:	200003ea 	.word	0x200003ea
 8001430:	08009ae8 	.word	0x08009ae8
 8001434:	200003ee 	.word	0x200003ee
 8001438:	08009af0 	.word	0x08009af0
 800143c:	200003d7 	.word	0x200003d7
 8001440:	08009af8 	.word	0x08009af8
 8001444:	200003c9 	.word	0x200003c9
 8001448:	08009b00 	.word	0x08009b00
 800144c:	200003ec 	.word	0x200003ec
 8001450:	08009b08 	.word	0x08009b08
 8001454:	08009b14 	.word	0x08009b14
 8001458:	200003b8 	.word	0x200003b8

0800145c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b096      	sub	sp, #88	; 0x58
 8001460:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001462:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001466:	2228      	movs	r2, #40	; 0x28
 8001468:	2100      	movs	r1, #0
 800146a:	4618      	mov	r0, r3
 800146c:	f005 fd6a 	bl	8006f44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001470:	f107 031c 	add.w	r3, r7, #28
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]
 800147e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001480:	1d3b      	adds	r3, r7, #4
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]
 800148e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001490:	230a      	movs	r3, #10
 8001492:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001494:	2301      	movs	r3, #1
 8001496:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001498:	2310      	movs	r3, #16
 800149a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800149c:	2301      	movs	r3, #1
 800149e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a0:	2302      	movs	r3, #2
 80014a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014a4:	2300      	movs	r3, #0
 80014a6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80014a8:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80014ac:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014b2:	4618      	mov	r0, r3
 80014b4:	f002 ffee 	bl	8004494 <HAL_RCC_OscConfig>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80014be:	f000 fa13 	bl	80018e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014c2:	230f      	movs	r3, #15
 80014c4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014c6:	2302      	movs	r3, #2
 80014c8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ca:	2300      	movs	r3, #0
 80014cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014d4:	2300      	movs	r3, #0
 80014d6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014d8:	f107 031c 	add.w	r3, r7, #28
 80014dc:	2102      	movs	r1, #2
 80014de:	4618      	mov	r0, r3
 80014e0:	f003 fee0 	bl	80052a4 <HAL_RCC_ClockConfig>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <SystemClock_Config+0x92>
  {
    Error_Handler();
 80014ea:	f000 f9fd 	bl	80018e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80014ee:	2301      	movs	r3, #1
 80014f0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80014f2:	2300      	movs	r3, #0
 80014f4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	4618      	mov	r0, r3
 80014fa:	f004 f909 	bl	8005710 <HAL_RCCEx_PeriphCLKConfig>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001504:	f000 f9f0 	bl	80018e8 <Error_Handler>
  }
}
 8001508:	bf00      	nop
 800150a:	3758      	adds	r7, #88	; 0x58
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001518:	4b10      	ldr	r3, [pc, #64]	; (800155c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800151a:	4a11      	ldr	r2, [pc, #68]	; (8001560 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 800151c:	2100      	movs	r1, #0
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f001 ff9c 	bl	800345c <HAL_CAN_GetRxMessage>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
	  	{
	    		Error_Handler();
 800152a:	f000 f9dd 	bl	80018e8 <Error_Handler>
	  	}
	switch (RxHeader.StdId){
 800152e:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d003      	beq.n	800153e <HAL_CAN_RxFifo0MsgPendingCallback+0x2e>
 8001536:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 800153a:	d002      	beq.n	8001542 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
	case 0x102:
		speed=uchar4_to_float(RxData);
		break;

	}
}
 800153c:	e00a      	b.n	8001554 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
		NVIC_SystemReset();
 800153e:	f7ff fe19 	bl	8001174 <__NVIC_SystemReset>
		speed=uchar4_to_float(RxData);
 8001542:	4806      	ldr	r0, [pc, #24]	; (800155c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001544:	f000 fcae 	bl	8001ea4 <uchar4_to_float>
 8001548:	eef0 7a40 	vmov.f32	s15, s0
 800154c:	4b05      	ldr	r3, [pc, #20]	; (8001564 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 800154e:	edc3 7a00 	vstr	s15, [r3]
		break;
 8001552:	bf00      	nop
}
 8001554:	bf00      	nop
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000308 	.word	0x20000308
 8001560:	2000036c 	.word	0x2000036c
 8001564:	200003fc 	.word	0x200003fc

08001568 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001568:	b590      	push	{r4, r7, lr}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]

	tempdata[count]=ADCdata[0];
 8001570:	4bb3      	ldr	r3, [pc, #716]	; (8001840 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4ab3      	ldr	r2, [pc, #716]	; (8001844 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001576:	8811      	ldrh	r1, [r2, #0]
 8001578:	4ab3      	ldr	r2, [pc, #716]	; (8001848 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800157a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i=0;i<5;i++){
 800157e:	2300      	movs	r3, #0
 8001580:	73fb      	strb	r3, [r7, #15]
 8001582:	e00a      	b.n	800159a <HAL_TIM_PeriodElapsedCallback+0x32>
		sortdata[i]=tempdata[i];
 8001584:	7bfa      	ldrb	r2, [r7, #15]
 8001586:	7bfb      	ldrb	r3, [r7, #15]
 8001588:	49af      	ldr	r1, [pc, #700]	; (8001848 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800158a:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800158e:	4aaf      	ldr	r2, [pc, #700]	; (800184c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001590:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i=0;i<5;i++){
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	3301      	adds	r3, #1
 8001598:	73fb      	strb	r3, [r7, #15]
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	2b04      	cmp	r3, #4
 800159e:	d9f1      	bls.n	8001584 <HAL_TIM_PeriodElapsedCallback+0x1c>
	}
	qsort(sortdata,data_cnt,2,int_sort);
 80015a0:	4bab      	ldr	r3, [pc, #684]	; (8001850 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80015a2:	2202      	movs	r2, #2
 80015a4:	2105      	movs	r1, #5
 80015a6:	48a9      	ldr	r0, [pc, #676]	; (800184c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80015a8:	f006 f9e4 	bl	8007974 <qsort>
	medianfilter_out=tempdata[2];
 80015ac:	4ba6      	ldr	r3, [pc, #664]	; (8001848 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80015ae:	889a      	ldrh	r2, [r3, #4]
 80015b0:	4ba8      	ldr	r3, [pc, #672]	; (8001854 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80015b2:	801a      	strh	r2, [r3, #0]
	out_lowpass=(float)((float)rate*medianfilter_out+(float)(1-rate)*out_lowpass_temp);
 80015b4:	4ba7      	ldr	r3, [pc, #668]	; (8001854 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80015b6:	881b      	ldrh	r3, [r3, #0]
 80015b8:	ee07 3a90 	vmov	s15, r3
 80015bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015c0:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8001858 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 80015c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015c8:	4ba4      	ldr	r3, [pc, #656]	; (800185c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80015ca:	881b      	ldrh	r3, [r3, #0]
 80015cc:	ee07 3a90 	vmov	s15, r3
 80015d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015d4:	eddf 6aa2 	vldr	s13, [pc, #648]	; 8001860 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 80015d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80015dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015e4:	ee17 3a90 	vmov	r3, s15
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	4b9e      	ldr	r3, [pc, #632]	; (8001864 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80015ec:	801a      	strh	r2, [r3, #0]
	out_lowpass_temp=out_lowpass;
 80015ee:	4b9d      	ldr	r3, [pc, #628]	; (8001864 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80015f0:	881a      	ldrh	r2, [r3, #0]
 80015f2:	4b9a      	ldr	r3, [pc, #616]	; (800185c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80015f4:	801a      	strh	r2, [r3, #0]

	if(count>=4){
 80015f6:	4b92      	ldr	r3, [pc, #584]	; (8001840 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b03      	cmp	r3, #3
 80015fc:	d903      	bls.n	8001606 <HAL_TIM_PeriodElapsedCallback+0x9e>
		count=0;
 80015fe:	4b90      	ldr	r3, [pc, #576]	; (8001840 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	e004      	b.n	8001610 <HAL_TIM_PeriodElapsedCallback+0xa8>
	}
	else{
		count++;
 8001606:	4b8e      	ldr	r3, [pc, #568]	; (8001840 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	3301      	adds	r3, #1
 800160c:	4a8c      	ldr	r2, [pc, #560]	; (8001840 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800160e:	6013      	str	r3, [r2, #0]
	}


	TxData[0]=state[0];
 8001610:	4b95      	ldr	r3, [pc, #596]	; (8001868 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8001612:	781a      	ldrb	r2, [r3, #0]
 8001614:	4b95      	ldr	r3, [pc, #596]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001616:	701a      	strb	r2, [r3, #0]
	can_send(0x100,(uint8_t*)TxData);
 8001618:	4994      	ldr	r1, [pc, #592]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x304>)
 800161a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800161e:	f7ff fcb7 	bl	8000f90 <can_send>

	float_to_uchar4(TxData,slot);
 8001622:	4b93      	ldr	r3, [pc, #588]	; (8001870 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001624:	edd3 7a00 	vldr	s15, [r3]
 8001628:	eeb0 0a67 	vmov.f32	s0, s15
 800162c:	488f      	ldr	r0, [pc, #572]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x304>)
 800162e:	f000 fc53 	bl	8001ed8 <float_to_uchar4>
	can_send(0x101,(uint8_t*)TxData);
 8001632:	498e      	ldr	r1, [pc, #568]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001634:	f240 1001 	movw	r0, #257	; 0x101
 8001638:	f7ff fcaa 	bl	8000f90 <can_send>

	 Craction_in=HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 800163c:	2120      	movs	r1, #32
 800163e:	488d      	ldr	r0, [pc, #564]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001640:	f002 fe88 	bl	8004354 <HAL_GPIO_ReadPin>
 8001644:	4603      	mov	r3, r0
 8001646:	461a      	mov	r2, r3
 8001648:	4b8b      	ldr	r3, [pc, #556]	; (8001878 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800164a:	701a      	strb	r2, [r3, #0]
	 Break_in=HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 800164c:	2110      	movs	r1, #16
 800164e:	4889      	ldr	r0, [pc, #548]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001650:	f002 fe80 	bl	8004354 <HAL_GPIO_ReadPin>
 8001654:	4603      	mov	r3, r0
 8001656:	461a      	mov	r2, r3
 8001658:	4b88      	ldr	r3, [pc, #544]	; (800187c <HAL_TIM_PeriodElapsedCallback+0x314>)
 800165a:	701a      	strb	r2, [r3, #0]
	 Flont_Lamp_in=HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 800165c:	2140      	movs	r1, #64	; 0x40
 800165e:	4885      	ldr	r0, [pc, #532]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001660:	f002 fe78 	bl	8004354 <HAL_GPIO_ReadPin>
 8001664:	4603      	mov	r3, r0
 8001666:	461a      	mov	r2, r3
 8001668:	4b85      	ldr	r3, [pc, #532]	; (8001880 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800166a:	701a      	strb	r2, [r3, #0]
	 Key_in=HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7);
 800166c:	2180      	movs	r1, #128	; 0x80
 800166e:	4881      	ldr	r0, [pc, #516]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001670:	f002 fe70 	bl	8004354 <HAL_GPIO_ReadPin>
 8001674:	4603      	mov	r3, r0
 8001676:	461a      	mov	r2, r3
 8001678:	4b82      	ldr	r3, [pc, #520]	; (8001884 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 800167a:	701a      	strb	r2, [r3, #0]
	 EX_in=HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8);
 800167c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001680:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001684:	f002 fe66 	bl	8004354 <HAL_GPIO_ReadPin>
 8001688:	4603      	mov	r3, r0
 800168a:	461a      	mov	r2, r3
 800168c:	4b7e      	ldr	r3, [pc, #504]	; (8001888 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800168e:	701a      	strb	r2, [r3, #0]
	 Winker_L_in=HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 8001690:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001694:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001698:	f002 fe5c 	bl	8004354 <HAL_GPIO_ReadPin>
 800169c:	4603      	mov	r3, r0
 800169e:	461a      	mov	r2, r3
 80016a0:	4b7a      	ldr	r3, [pc, #488]	; (800188c <HAL_TIM_PeriodElapsedCallback+0x324>)
 80016a2:	701a      	strb	r2, [r3, #0]
	 Winker_R_in=HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 80016a4:	2108      	movs	r1, #8
 80016a6:	4873      	ldr	r0, [pc, #460]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80016a8:	f002 fe54 	bl	8004354 <HAL_GPIO_ReadPin>
 80016ac:	4603      	mov	r3, r0
 80016ae:	461a      	mov	r2, r3
 80016b0:	4b77      	ldr	r3, [pc, #476]	; (8001890 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80016b2:	701a      	strb	r2, [r3, #0]
	 state[0]=(Winker_L_in << 6)+(Winker_R_in << 5) +(Craction_in<<4)+(Break_in<<3)+(Flont_Lamp_in<<2)
 80016b4:	4b75      	ldr	r3, [pc, #468]	; (800188c <HAL_TIM_PeriodElapsedCallback+0x324>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	019b      	lsls	r3, r3, #6
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	4b74      	ldr	r3, [pc, #464]	; (8001890 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	015b      	lsls	r3, r3, #5
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	4413      	add	r3, r2
 80016c6:	b2da      	uxtb	r2, r3
 80016c8:	4b6b      	ldr	r3, [pc, #428]	; (8001878 <HAL_TIM_PeriodElapsedCallback+0x310>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	011b      	lsls	r3, r3, #4
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	4413      	add	r3, r2
 80016d2:	b2da      	uxtb	r2, r3
 80016d4:	4b69      	ldr	r3, [pc, #420]	; (800187c <HAL_TIM_PeriodElapsedCallback+0x314>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	00db      	lsls	r3, r3, #3
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	4413      	add	r3, r2
 80016de:	b2da      	uxtb	r2, r3
 80016e0:	4b67      	ldr	r3, [pc, #412]	; (8001880 <HAL_TIM_PeriodElapsedCallback+0x318>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	4413      	add	r3, r2
 80016ea:	b2da      	uxtb	r2, r3
				  	  			 +(Key_in<<1)+EX_in;
 80016ec:	4b65      	ldr	r3, [pc, #404]	; (8001884 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	4413      	add	r3, r2
 80016f6:	b2da      	uxtb	r2, r3
 80016f8:	4b63      	ldr	r3, [pc, #396]	; (8001888 <HAL_TIM_PeriodElapsedCallback+0x320>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	4413      	add	r3, r2
 80016fe:	b2da      	uxtb	r2, r3
	 state[0]=(Winker_L_in << 6)+(Winker_R_in << 5) +(Craction_in<<4)+(Break_in<<3)+(Flont_Lamp_in<<2)
 8001700:	4b59      	ldr	r3, [pc, #356]	; (8001868 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8001702:	701a      	strb	r2, [r3, #0]

	 if(Flont_Lamp_in==0){
 8001704:	4b5e      	ldr	r3, [pc, #376]	; (8001880 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d105      	bne.n	8001718 <HAL_TIM_PeriodElapsedCallback+0x1b0>
		 __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 9000);
 800170c:	4b61      	ldr	r3, [pc, #388]	; (8001894 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f242 3228 	movw	r2, #9000	; 0x2328
 8001714:	641a      	str	r2, [r3, #64]	; 0x40
 8001716:	e003      	b.n	8001720 <HAL_TIM_PeriodElapsedCallback+0x1b8>
	 }
	 else{
		 __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 100);
 8001718:	4b5e      	ldr	r3, [pc, #376]	; (8001894 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2264      	movs	r2, #100	; 0x64
 800171e:	641a      	str	r2, [r3, #64]	; 0x40
	 }

	 slot=(float)out_lowpass/4096.0*3.3*25000.0/15000.0/4.26*3.489;
 8001720:	4b50      	ldr	r3, [pc, #320]	; (8001864 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001722:	881b      	ldrh	r3, [r3, #0]
 8001724:	ee07 3a90 	vmov	s15, r3
 8001728:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800172c:	ee17 0a90 	vmov	r0, s15
 8001730:	f7fe ff0a 	bl	8000548 <__aeabi_f2d>
 8001734:	f04f 0200 	mov.w	r2, #0
 8001738:	4b57      	ldr	r3, [pc, #348]	; (8001898 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800173a:	f7ff f887 	bl	800084c <__aeabi_ddiv>
 800173e:	4603      	mov	r3, r0
 8001740:	460c      	mov	r4, r1
 8001742:	4618      	mov	r0, r3
 8001744:	4621      	mov	r1, r4
 8001746:	a334      	add	r3, pc, #208	; (adr r3, 8001818 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174c:	f7fe ff54 	bl	80005f8 <__aeabi_dmul>
 8001750:	4603      	mov	r3, r0
 8001752:	460c      	mov	r4, r1
 8001754:	4618      	mov	r0, r3
 8001756:	4621      	mov	r1, r4
 8001758:	a331      	add	r3, pc, #196	; (adr r3, 8001820 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800175a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175e:	f7fe ff4b 	bl	80005f8 <__aeabi_dmul>
 8001762:	4603      	mov	r3, r0
 8001764:	460c      	mov	r4, r1
 8001766:	4618      	mov	r0, r3
 8001768:	4621      	mov	r1, r4
 800176a:	a32f      	add	r3, pc, #188	; (adr r3, 8001828 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800176c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001770:	f7ff f86c 	bl	800084c <__aeabi_ddiv>
 8001774:	4603      	mov	r3, r0
 8001776:	460c      	mov	r4, r1
 8001778:	4618      	mov	r0, r3
 800177a:	4621      	mov	r1, r4
 800177c:	a32c      	add	r3, pc, #176	; (adr r3, 8001830 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800177e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001782:	f7ff f863 	bl	800084c <__aeabi_ddiv>
 8001786:	4603      	mov	r3, r0
 8001788:	460c      	mov	r4, r1
 800178a:	4618      	mov	r0, r3
 800178c:	4621      	mov	r1, r4
 800178e:	a32a      	add	r3, pc, #168	; (adr r3, 8001838 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001794:	f7fe ff30 	bl	80005f8 <__aeabi_dmul>
 8001798:	4603      	mov	r3, r0
 800179a:	460c      	mov	r4, r1
 800179c:	4618      	mov	r0, r3
 800179e:	4621      	mov	r1, r4
 80017a0:	f7ff fa02 	bl	8000ba8 <__aeabi_d2f>
 80017a4:	4602      	mov	r2, r0
 80017a6:	4b32      	ldr	r3, [pc, #200]	; (8001870 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80017a8:	601a      	str	r2, [r3, #0]

	 if(Craction_in==0){
 80017aa:	4b33      	ldr	r3, [pc, #204]	; (8001878 <HAL_TIM_PeriodElapsedCallback+0x310>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d10d      	bne.n	80017ce <HAL_TIM_PeriodElapsedCallback+0x266>
		 cnt_Craction++;
 80017b2:	4b3a      	ldr	r3, [pc, #232]	; (800189c <HAL_TIM_PeriodElapsedCallback+0x334>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	3301      	adds	r3, #1
 80017b8:	b2da      	uxtb	r2, r3
 80017ba:	4b38      	ldr	r3, [pc, #224]	; (800189c <HAL_TIM_PeriodElapsedCallback+0x334>)
 80017bc:	701a      	strb	r2, [r3, #0]
		 if(cnt_Craction>250){cnt_Craction=10;}
 80017be:	4b37      	ldr	r3, [pc, #220]	; (800189c <HAL_TIM_PeriodElapsedCallback+0x334>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	2bfa      	cmp	r3, #250	; 0xfa
 80017c4:	d906      	bls.n	80017d4 <HAL_TIM_PeriodElapsedCallback+0x26c>
 80017c6:	4b35      	ldr	r3, [pc, #212]	; (800189c <HAL_TIM_PeriodElapsedCallback+0x334>)
 80017c8:	220a      	movs	r2, #10
 80017ca:	701a      	strb	r2, [r3, #0]
 80017cc:	e002      	b.n	80017d4 <HAL_TIM_PeriodElapsedCallback+0x26c>
		}
	else{
		cnt_Craction=0;
 80017ce:	4b33      	ldr	r3, [pc, #204]	; (800189c <HAL_TIM_PeriodElapsedCallback+0x334>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	701a      	strb	r2, [r3, #0]
		}

		if(cnt_Craction>3){
 80017d4:	4b31      	ldr	r3, [pc, #196]	; (800189c <HAL_TIM_PeriodElapsedCallback+0x334>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b03      	cmp	r3, #3
 80017da:	d909      	bls.n	80017f0 <HAL_TIM_PeriodElapsedCallback+0x288>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 1);
 80017dc:	2201      	movs	r2, #1
 80017de:	2104      	movs	r1, #4
 80017e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017e4:	f002 fdce 	bl	8004384 <HAL_GPIO_WritePin>
			cnt_Craction=3;
 80017e8:	4b2c      	ldr	r3, [pc, #176]	; (800189c <HAL_TIM_PeriodElapsedCallback+0x334>)
 80017ea:	2203      	movs	r2, #3
 80017ec:	701a      	strb	r2, [r3, #0]
 80017ee:	e005      	b.n	80017fc <HAL_TIM_PeriodElapsedCallback+0x294>
		}
		else{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 0);
 80017f0:	2200      	movs	r2, #0
 80017f2:	2104      	movs	r1, #4
 80017f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017f8:	f002 fdc4 	bl	8004384 <HAL_GPIO_WritePin>
		}


		if(Winker_L_in==0){
 80017fc:	4b23      	ldr	r3, [pc, #140]	; (800188c <HAL_TIM_PeriodElapsedCallback+0x324>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d14d      	bne.n	80018a0 <HAL_TIM_PeriodElapsedCallback+0x338>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0,1);
 8001804:	2201      	movs	r2, #1
 8001806:	2101      	movs	r1, #1
 8001808:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800180c:	f002 fdba 	bl	8004384 <HAL_GPIO_WritePin>
 8001810:	e04c      	b.n	80018ac <HAL_TIM_PeriodElapsedCallback+0x344>
 8001812:	bf00      	nop
 8001814:	f3af 8000 	nop.w
 8001818:	66666666 	.word	0x66666666
 800181c:	400a6666 	.word	0x400a6666
 8001820:	00000000 	.word	0x00000000
 8001824:	40d86a00 	.word	0x40d86a00
 8001828:	00000000 	.word	0x00000000
 800182c:	40cd4c00 	.word	0x40cd4c00
 8001830:	70a3d70a 	.word	0x70a3d70a
 8001834:	40110a3d 	.word	0x40110a3d
 8001838:	d4fdf3b6 	.word	0xd4fdf3b6
 800183c:	400be978 	.word	0x400be978
 8001840:	200003f8 	.word	0x200003f8
 8001844:	200003e8 	.word	0x200003e8
 8001848:	200003dc 	.word	0x200003dc
 800184c:	200003cc 	.word	0x200003cc
 8001850:	080011c1 	.word	0x080011c1
 8001854:	200003f0 	.word	0x200003f0
 8001858:	3ecccccd 	.word	0x3ecccccd
 800185c:	200003f4 	.word	0x200003f4
 8001860:	3f19999a 	.word	0x3f19999a
 8001864:	200003d8 	.word	0x200003d8
 8001868:	200003ec 	.word	0x200003ec
 800186c:	200002d8 	.word	0x200002d8
 8001870:	20000404 	.word	0x20000404
 8001874:	48000400 	.word	0x48000400
 8001878:	200003f2 	.word	0x200003f2
 800187c:	200003d6 	.word	0x200003d6
 8001880:	200003c8 	.word	0x200003c8
 8001884:	200003d7 	.word	0x200003d7
 8001888:	200003c9 	.word	0x200003c9
 800188c:	20000401 	.word	0x20000401
 8001890:	20000400 	.word	0x20000400
 8001894:	20000408 	.word	0x20000408
 8001898:	40b00000 	.word	0x40b00000
 800189c:	200003ed 	.word	0x200003ed
		}
		else{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0,0);
 80018a0:	2200      	movs	r2, #0
 80018a2:	2101      	movs	r1, #1
 80018a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a8:	f002 fd6c 	bl	8004384 <HAL_GPIO_WritePin>
		}

		if(Winker_R_in==0){
 80018ac:	4b0c      	ldr	r3, [pc, #48]	; (80018e0 <HAL_TIM_PeriodElapsedCallback+0x378>)
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d106      	bne.n	80018c2 <HAL_TIM_PeriodElapsedCallback+0x35a>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1,1);
 80018b4:	2201      	movs	r2, #1
 80018b6:	2102      	movs	r1, #2
 80018b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018bc:	f002 fd62 	bl	8004384 <HAL_GPIO_WritePin>
 80018c0:	e005      	b.n	80018ce <HAL_TIM_PeriodElapsedCallback+0x366>
		}
		else{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1,0);
 80018c2:	2200      	movs	r2, #0
 80018c4:	2102      	movs	r1, #2
 80018c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ca:	f002 fd5b 	bl	8004384 <HAL_GPIO_WritePin>
		}

		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 80018ce:	2102      	movs	r1, #2
 80018d0:	4804      	ldr	r0, [pc, #16]	; (80018e4 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 80018d2:	f002 fd6f 	bl	80043b4 <HAL_GPIO_TogglePin>
}
 80018d6:	bf00      	nop
 80018d8:	3714      	adds	r7, #20
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd90      	pop	{r4, r7, pc}
 80018de:	bf00      	nop
 80018e0:	20000400 	.word	0x20000400
 80018e4:	48000400 	.word	0x48000400

080018e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	TxData[0]=0x01;
 80018ec:	4b09      	ldr	r3, [pc, #36]	; (8001914 <Error_Handler+0x2c>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	701a      	strb	r2, [r3, #0]
	TxData[1]=0xFF;
 80018f2:	4b08      	ldr	r3, [pc, #32]	; (8001914 <Error_Handler+0x2c>)
 80018f4:	22ff      	movs	r2, #255	; 0xff
 80018f6:	705a      	strb	r2, [r3, #1]
	can_send(0x000,(uint8_t*)TxData);
 80018f8:	4906      	ldr	r1, [pc, #24]	; (8001914 <Error_Handler+0x2c>)
 80018fa:	2000      	movs	r0, #0
 80018fc:	f7ff fb48 	bl	8000f90 <can_send>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8001900:	2101      	movs	r1, #1
 8001902:	4805      	ldr	r0, [pc, #20]	; (8001918 <Error_Handler+0x30>)
 8001904:	f002 fd56 	bl	80043b4 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8001908:	2064      	movs	r0, #100	; 0x64
 800190a:	f000 fb93 	bl	8002034 <HAL_Delay>


  /* USER CODE END Error_Handler_Debug */
}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	200002d8 	.word	0x200002d8
 8001918:	48000400 	.word	0x48000400

0800191c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001922:	4b0f      	ldr	r3, [pc, #60]	; (8001960 <HAL_MspInit+0x44>)
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	4a0e      	ldr	r2, [pc, #56]	; (8001960 <HAL_MspInit+0x44>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6193      	str	r3, [r2, #24]
 800192e:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <HAL_MspInit+0x44>)
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800193a:	4b09      	ldr	r3, [pc, #36]	; (8001960 <HAL_MspInit+0x44>)
 800193c:	69db      	ldr	r3, [r3, #28]
 800193e:	4a08      	ldr	r2, [pc, #32]	; (8001960 <HAL_MspInit+0x44>)
 8001940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001944:	61d3      	str	r3, [r2, #28]
 8001946:	4b06      	ldr	r3, [pc, #24]	; (8001960 <HAL_MspInit+0x44>)
 8001948:	69db      	ldr	r3, [r3, #28]
 800194a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194e:	603b      	str	r3, [r7, #0]
 8001950:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001952:	bf00      	nop
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000

08001964 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr

08001972 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001976:	e7fe      	b.n	8001976 <HardFault_Handler+0x4>

08001978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800197c:	e7fe      	b.n	800197c <MemManage_Handler+0x4>

0800197e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800197e:	b480      	push	{r7}
 8001980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001982:	e7fe      	b.n	8001982 <BusFault_Handler+0x4>

08001984 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001988:	e7fe      	b.n	8001988 <UsageFault_Handler+0x4>

0800198a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800198a:	b480      	push	{r7}
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800198e:	bf00      	nop
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019b8:	f000 fb1c 	bl	8001ff4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019bc:	bf00      	nop
 80019be:	bd80      	pop	{r7, pc}

080019c0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80019c4:	4802      	ldr	r0, [pc, #8]	; (80019d0 <DMA1_Channel2_IRQHandler+0x10>)
 80019c6:	f002 fa62 	bl	8003e8e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	20000310 	.word	0x20000310

080019d4 <CAN_TX_IRQHandler>:

/**
  * @brief This function handles CAN TX interrupt.
  */
void CAN_TX_IRQHandler(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_TX_IRQn 0 */

  /* USER CODE END CAN_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80019d8:	4802      	ldr	r0, [pc, #8]	; (80019e4 <CAN_TX_IRQHandler+0x10>)
 80019da:	f001 fe77 	bl	80036cc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_TX_IRQn 1 */

  /* USER CODE END CAN_TX_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	20000390 	.word	0x20000390

080019e8 <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80019ec:	4802      	ldr	r0, [pc, #8]	; (80019f8 <CAN_RX0_IRQHandler+0x10>)
 80019ee:	f001 fe6d 	bl	80036cc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20000390 	.word	0x20000390

080019fc <CAN_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN_RX1_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001a00:	4802      	ldr	r0, [pc, #8]	; (8001a0c <CAN_RX1_IRQHandler+0x10>)
 8001a02:	f001 fe63 	bl	80036cc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX1_IRQn 1 */

  /* USER CODE END CAN_RX1_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000390 	.word	0x20000390

08001a10 <CAN_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN_SCE_IRQHandler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_SCE_IRQn 0 */

  /* USER CODE END CAN_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001a14:	4802      	ldr	r0, [pc, #8]	; (8001a20 <CAN_SCE_IRQHandler+0x10>)
 8001a16:	f001 fe59 	bl	80036cc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_SCE_IRQn 1 */

  /* USER CODE END CAN_SCE_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000390 	.word	0x20000390

08001a24 <TIM7_DAC2_IRQHandler>:

/**
  * @brief This function handles TIM7 global and DAC2 underrun error interrupts.
  */
void TIM7_DAC2_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC2_IRQn 0 */

  /* USER CODE END TIM7_DAC2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001a28:	4802      	ldr	r0, [pc, #8]	; (8001a34 <TIM7_DAC2_IRQHandler+0x10>)
 8001a2a:	f004 f86b 	bl	8005b04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC2_IRQn 1 */

  /* USER CODE END TIM7_DAC2_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000448 	.word	0x20000448

08001a38 <_read>:
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]
 8001a44:	2300      	movs	r3, #0
 8001a46:	617b      	str	r3, [r7, #20]
 8001a48:	e00a      	b.n	8001a60 <_read+0x28>
 8001a4a:	f3af 8000 	nop.w
 8001a4e:	4601      	mov	r1, r0
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	1c5a      	adds	r2, r3, #1
 8001a54:	60ba      	str	r2, [r7, #8]
 8001a56:	b2ca      	uxtb	r2, r1
 8001a58:	701a      	strb	r2, [r3, #0]
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	617b      	str	r3, [r7, #20]
 8001a60:	697a      	ldr	r2, [r7, #20]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	dbf0      	blt.n	8001a4a <_read+0x12>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3718      	adds	r7, #24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <_write>:
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b086      	sub	sp, #24
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	60f8      	str	r0, [r7, #12]
 8001a7a:	60b9      	str	r1, [r7, #8]
 8001a7c:	607a      	str	r2, [r7, #4]
 8001a7e:	2300      	movs	r3, #0
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	e009      	b.n	8001a98 <_write+0x26>
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	1c5a      	adds	r2, r3, #1
 8001a88:	60ba      	str	r2, [r7, #8]
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff fb85 	bl	800119c <__io_putchar>
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	3301      	adds	r3, #1
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	697a      	ldr	r2, [r7, #20]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	dbf1      	blt.n	8001a84 <_write+0x12>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3718      	adds	r7, #24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <_close>:
 8001aaa:	b480      	push	{r7}
 8001aac:	b083      	sub	sp, #12
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
 8001ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <_fstat>:
 8001ac2:	b480      	push	{r7}
 8001ac4:	b083      	sub	sp, #12
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
 8001aca:	6039      	str	r1, [r7, #0]
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ad2:	605a      	str	r2, [r3, #4]
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <_isatty>:
 8001ae2:	b480      	push	{r7}
 8001ae4:	b083      	sub	sp, #12
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
 8001aea:	2301      	movs	r3, #1
 8001aec:	4618      	mov	r0, r3
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <_lseek>:
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
 8001b04:	2300      	movs	r3, #0
 8001b06:	4618      	mov	r0, r3
 8001b08:	3714      	adds	r7, #20
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
	...

08001b14 <_sbrk>:
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	4a14      	ldr	r2, [pc, #80]	; (8001b70 <_sbrk+0x5c>)
 8001b1e:	4b15      	ldr	r3, [pc, #84]	; (8001b74 <_sbrk+0x60>)
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	617b      	str	r3, [r7, #20]
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	613b      	str	r3, [r7, #16]
 8001b28:	4b13      	ldr	r3, [pc, #76]	; (8001b78 <_sbrk+0x64>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d102      	bne.n	8001b36 <_sbrk+0x22>
 8001b30:	4b11      	ldr	r3, [pc, #68]	; (8001b78 <_sbrk+0x64>)
 8001b32:	4a12      	ldr	r2, [pc, #72]	; (8001b7c <_sbrk+0x68>)
 8001b34:	601a      	str	r2, [r3, #0]
 8001b36:	4b10      	ldr	r3, [pc, #64]	; (8001b78 <_sbrk+0x64>)
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d207      	bcs.n	8001b54 <_sbrk+0x40>
 8001b44:	f005 f9d4 	bl	8006ef0 <__errno>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	230c      	movs	r3, #12
 8001b4c:	6013      	str	r3, [r2, #0]
 8001b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b52:	e009      	b.n	8001b68 <_sbrk+0x54>
 8001b54:	4b08      	ldr	r3, [pc, #32]	; (8001b78 <_sbrk+0x64>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	4b07      	ldr	r3, [pc, #28]	; (8001b78 <_sbrk+0x64>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	4a05      	ldr	r2, [pc, #20]	; (8001b78 <_sbrk+0x64>)
 8001b64:	6013      	str	r3, [r2, #0]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3718      	adds	r7, #24
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	20003000 	.word	0x20003000
 8001b74:	00000400 	.word	0x00000400
 8001b78:	200001f8 	.word	0x200001f8
 8001b7c:	20000510 	.word	0x20000510

08001b80 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b84:	4b08      	ldr	r3, [pc, #32]	; (8001ba8 <SystemInit+0x28>)
 8001b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b8a:	4a07      	ldr	r2, [pc, #28]	; (8001ba8 <SystemInit+0x28>)
 8001b8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b94:	4b04      	ldr	r3, [pc, #16]	; (8001ba8 <SystemInit+0x28>)
 8001b96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b9a:	609a      	str	r2, [r3, #8]
#endif
}
 8001b9c:	bf00      	nop
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	e000ed00 	.word	0xe000ed00

08001bac <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08a      	sub	sp, #40	; 0x28
 8001bb0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bb2:	f107 031c 	add.w	r3, r7, #28
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]
 8001bbc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bbe:	463b      	mov	r3, r7
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	605a      	str	r2, [r3, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
 8001bc8:	60da      	str	r2, [r3, #12]
 8001bca:	611a      	str	r2, [r3, #16]
 8001bcc:	615a      	str	r2, [r3, #20]
 8001bce:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8001bd0:	4b22      	ldr	r3, [pc, #136]	; (8001c5c <MX_TIM2_Init+0xb0>)
 8001bd2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bd6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 8001bd8:	4b20      	ldr	r3, [pc, #128]	; (8001c5c <MX_TIM2_Init+0xb0>)
 8001bda:	2248      	movs	r2, #72	; 0x48
 8001bdc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bde:	4b1f      	ldr	r3, [pc, #124]	; (8001c5c <MX_TIM2_Init+0xb0>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001be4:	4b1d      	ldr	r3, [pc, #116]	; (8001c5c <MX_TIM2_Init+0xb0>)
 8001be6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001bea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bec:	4b1b      	ldr	r3, [pc, #108]	; (8001c5c <MX_TIM2_Init+0xb0>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf2:	4b1a      	ldr	r3, [pc, #104]	; (8001c5c <MX_TIM2_Init+0xb0>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001bf8:	4818      	ldr	r0, [pc, #96]	; (8001c5c <MX_TIM2_Init+0xb0>)
 8001bfa:	f003 ff05 	bl	8005a08 <HAL_TIM_PWM_Init>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001c04:	f7ff fe70 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c10:	f107 031c 	add.w	r3, r7, #28
 8001c14:	4619      	mov	r1, r3
 8001c16:	4811      	ldr	r0, [pc, #68]	; (8001c5c <MX_TIM2_Init+0xb0>)
 8001c18:	f004 fd18 	bl	800664c <HAL_TIMEx_MasterConfigSynchronization>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001c22:	f7ff fe61 	bl	80018e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c26:	2360      	movs	r3, #96	; 0x60
 8001c28:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c32:	2300      	movs	r3, #0
 8001c34:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c36:	463b      	mov	r3, r7
 8001c38:	220c      	movs	r2, #12
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4807      	ldr	r0, [pc, #28]	; (8001c5c <MX_TIM2_Init+0xb0>)
 8001c3e:	f004 f881 	bl	8005d44 <HAL_TIM_PWM_ConfigChannel>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001c48:	f7ff fe4e 	bl	80018e8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8001c4c:	4803      	ldr	r0, [pc, #12]	; (8001c5c <MX_TIM2_Init+0xb0>)
 8001c4e:	f000 f881 	bl	8001d54 <HAL_TIM_MspPostInit>

}
 8001c52:	bf00      	nop
 8001c54:	3728      	adds	r7, #40	; 0x28
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000408 	.word	0x20000408

08001c60 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c66:	1d3b      	adds	r3, r7, #4
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]

  htim7.Instance = TIM7;
 8001c70:	4b14      	ldr	r3, [pc, #80]	; (8001cc4 <MX_TIM7_Init+0x64>)
 8001c72:	4a15      	ldr	r2, [pc, #84]	; (8001cc8 <MX_TIM7_Init+0x68>)
 8001c74:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 72;
 8001c76:	4b13      	ldr	r3, [pc, #76]	; (8001cc4 <MX_TIM7_Init+0x64>)
 8001c78:	2248      	movs	r2, #72	; 0x48
 8001c7a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c7c:	4b11      	ldr	r3, [pc, #68]	; (8001cc4 <MX_TIM7_Init+0x64>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000;
 8001c82:	4b10      	ldr	r3, [pc, #64]	; (8001cc4 <MX_TIM7_Init+0x64>)
 8001c84:	f242 7210 	movw	r2, #10000	; 0x2710
 8001c88:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c8a:	4b0e      	ldr	r3, [pc, #56]	; (8001cc4 <MX_TIM7_Init+0x64>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001c90:	480c      	ldr	r0, [pc, #48]	; (8001cc4 <MX_TIM7_Init+0x64>)
 8001c92:	f003 fe63 	bl	800595c <HAL_TIM_Base_Init>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001c9c:	f7ff fe24 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001ca8:	1d3b      	adds	r3, r7, #4
 8001caa:	4619      	mov	r1, r3
 8001cac:	4805      	ldr	r0, [pc, #20]	; (8001cc4 <MX_TIM7_Init+0x64>)
 8001cae:	f004 fccd 	bl	800664c <HAL_TIMEx_MasterConfigSynchronization>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001cb8:	f7ff fe16 	bl	80018e8 <Error_Handler>
  }

}
 8001cbc:	bf00      	nop
 8001cbe:	3710      	adds	r7, #16
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	20000448 	.word	0x20000448
 8001cc8:	40001400 	.word	0x40001400

08001ccc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cdc:	d10b      	bne.n	8001cf6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cde:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <HAL_TIM_PWM_MspInit+0x38>)
 8001ce0:	69db      	ldr	r3, [r3, #28]
 8001ce2:	4a08      	ldr	r2, [pc, #32]	; (8001d04 <HAL_TIM_PWM_MspInit+0x38>)
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	61d3      	str	r3, [r2, #28]
 8001cea:	4b06      	ldr	r3, [pc, #24]	; (8001d04 <HAL_TIM_PWM_MspInit+0x38>)
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001cf6:	bf00      	nop
 8001cf8:	3714      	adds	r7, #20
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	40021000 	.word	0x40021000

08001d08 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a0d      	ldr	r2, [pc, #52]	; (8001d4c <HAL_TIM_Base_MspInit+0x44>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d113      	bne.n	8001d42 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001d1a:	4b0d      	ldr	r3, [pc, #52]	; (8001d50 <HAL_TIM_Base_MspInit+0x48>)
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	4a0c      	ldr	r2, [pc, #48]	; (8001d50 <HAL_TIM_Base_MspInit+0x48>)
 8001d20:	f043 0320 	orr.w	r3, r3, #32
 8001d24:	61d3      	str	r3, [r2, #28]
 8001d26:	4b0a      	ldr	r3, [pc, #40]	; (8001d50 <HAL_TIM_Base_MspInit+0x48>)
 8001d28:	69db      	ldr	r3, [r3, #28]
 8001d2a:	f003 0320 	and.w	r3, r3, #32
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 5, 0);
 8001d32:	2200      	movs	r2, #0
 8001d34:	2105      	movs	r1, #5
 8001d36:	2037      	movs	r0, #55	; 0x37
 8001d38:	f001 ffcd 	bl	8003cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 8001d3c:	2037      	movs	r0, #55	; 0x37
 8001d3e:	f001 ffe6 	bl	8003d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001d42:	bf00      	nop
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40001400 	.word	0x40001400
 8001d50:	40021000 	.word	0x40021000

08001d54 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b088      	sub	sp, #32
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	f107 030c 	add.w	r3, r7, #12
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d74:	d11c      	bne.n	8001db0 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d76:	4b10      	ldr	r3, [pc, #64]	; (8001db8 <HAL_TIM_MspPostInit+0x64>)
 8001d78:	695b      	ldr	r3, [r3, #20]
 8001d7a:	4a0f      	ldr	r2, [pc, #60]	; (8001db8 <HAL_TIM_MspPostInit+0x64>)
 8001d7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d80:	6153      	str	r3, [r2, #20]
 8001d82:	4b0d      	ldr	r3, [pc, #52]	; (8001db8 <HAL_TIM_MspPostInit+0x64>)
 8001d84:	695b      	ldr	r3, [r3, #20]
 8001d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d8a:	60bb      	str	r3, [r7, #8]
 8001d8c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d8e:	2308      	movs	r3, #8
 8001d90:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d92:	2302      	movs	r3, #2
 8001d94:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da2:	f107 030c 	add.w	r3, r7, #12
 8001da6:	4619      	mov	r1, r3
 8001da8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dac:	f002 f960 	bl	8004070 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001db0:	bf00      	nop
 8001db2:	3720      	adds	r7, #32
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40021000 	.word	0x40021000

08001dbc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001dc0:	4b14      	ldr	r3, [pc, #80]	; (8001e14 <MX_USART1_UART_Init+0x58>)
 8001dc2:	4a15      	ldr	r2, [pc, #84]	; (8001e18 <MX_USART1_UART_Init+0x5c>)
 8001dc4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001dc6:	4b13      	ldr	r3, [pc, #76]	; (8001e14 <MX_USART1_UART_Init+0x58>)
 8001dc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001dcc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dce:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <MX_USART1_UART_Init+0x58>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001dd4:	4b0f      	ldr	r3, [pc, #60]	; (8001e14 <MX_USART1_UART_Init+0x58>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dda:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <MX_USART1_UART_Init+0x58>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001de0:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <MX_USART1_UART_Init+0x58>)
 8001de2:	220c      	movs	r2, #12
 8001de4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001de6:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <MX_USART1_UART_Init+0x58>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dec:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <MX_USART1_UART_Init+0x58>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001df2:	4b08      	ldr	r3, [pc, #32]	; (8001e14 <MX_USART1_UART_Init+0x58>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001df8:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <MX_USART1_UART_Init+0x58>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dfe:	4805      	ldr	r0, [pc, #20]	; (8001e14 <MX_USART1_UART_Init+0x58>)
 8001e00:	f004 fcb0 	bl	8006764 <HAL_UART_Init>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001e0a:	f7ff fd6d 	bl	80018e8 <Error_Handler>
  }

}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000488 	.word	0x20000488
 8001e18:	40013800 	.word	0x40013800

08001e1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08a      	sub	sp, #40	; 0x28
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a18      	ldr	r2, [pc, #96]	; (8001e9c <HAL_UART_MspInit+0x80>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d129      	bne.n	8001e92 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e3e:	4b18      	ldr	r3, [pc, #96]	; (8001ea0 <HAL_UART_MspInit+0x84>)
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	4a17      	ldr	r2, [pc, #92]	; (8001ea0 <HAL_UART_MspInit+0x84>)
 8001e44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e48:	6193      	str	r3, [r2, #24]
 8001e4a:	4b15      	ldr	r3, [pc, #84]	; (8001ea0 <HAL_UART_MspInit+0x84>)
 8001e4c:	699b      	ldr	r3, [r3, #24]
 8001e4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e52:	613b      	str	r3, [r7, #16]
 8001e54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e56:	4b12      	ldr	r3, [pc, #72]	; (8001ea0 <HAL_UART_MspInit+0x84>)
 8001e58:	695b      	ldr	r3, [r3, #20]
 8001e5a:	4a11      	ldr	r2, [pc, #68]	; (8001ea0 <HAL_UART_MspInit+0x84>)
 8001e5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e60:	6153      	str	r3, [r2, #20]
 8001e62:	4b0f      	ldr	r3, [pc, #60]	; (8001ea0 <HAL_UART_MspInit+0x84>)
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e6e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e74:	2302      	movs	r3, #2
 8001e76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e80:	2307      	movs	r3, #7
 8001e82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e84:	f107 0314 	add.w	r3, r7, #20
 8001e88:	4619      	mov	r1, r3
 8001e8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e8e:	f002 f8ef 	bl	8004070 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001e92:	bf00      	nop
 8001e94:	3728      	adds	r7, #40	; 0x28
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40013800 	.word	0x40013800
 8001ea0:	40021000 	.word	0x40021000

08001ea4 <uchar4_to_float>:
typedef union{
    float float_value;
    unsigned char char4_value[4];
}Float_char4;

float uchar4_to_float(unsigned char *value){
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
    Float_char4 tmp;
    tmp.char4_value[0]=value[0];
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	733b      	strb	r3, [r7, #12]
    tmp.char4_value[1]=value[1];
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	785b      	ldrb	r3, [r3, #1]
 8001eb6:	737b      	strb	r3, [r7, #13]
    tmp.char4_value[2]=value[2];
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	789b      	ldrb	r3, [r3, #2]
 8001ebc:	73bb      	strb	r3, [r7, #14]
    tmp.char4_value[3]=value[3];
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	78db      	ldrb	r3, [r3, #3]
 8001ec2:	73fb      	strb	r3, [r7, #15]
    return tmp.float_value;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	ee07 3a90 	vmov	s15, r3
}
 8001eca:	eeb0 0a67 	vmov.f32	s0, s15
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <float_to_uchar4>:

void float_to_uchar4(unsigned char *value,float float_value){
 8001ed8:	b480      	push	{r7}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	ed87 0a00 	vstr	s0, [r7]
    Float_char4 tmp;
    tmp.float_value=float_value;
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	60fb      	str	r3, [r7, #12]
    value[0]=tmp.char4_value[0];
 8001ee8:	7b3a      	ldrb	r2, [r7, #12]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	701a      	strb	r2, [r3, #0]
    value[1]=tmp.char4_value[1];
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	7b7a      	ldrb	r2, [r7, #13]
 8001ef4:	701a      	strb	r2, [r3, #0]
    value[2]=tmp.char4_value[2];
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	3302      	adds	r3, #2
 8001efa:	7bba      	ldrb	r2, [r7, #14]
 8001efc:	701a      	strb	r2, [r3, #0]
    value[3]=tmp.char4_value[3];
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	3303      	adds	r3, #3
 8001f02:	7bfa      	ldrb	r2, [r7, #15]
 8001f04:	701a      	strb	r2, [r3, #0]
}
 8001f06:	bf00      	nop
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
	...

08001f14 <Reset_Handler>:
 8001f14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f4c <LoopForever+0x2>
 8001f18:	2100      	movs	r1, #0
 8001f1a:	e003      	b.n	8001f24 <LoopCopyDataInit>

08001f1c <CopyDataInit>:
 8001f1c:	4b0c      	ldr	r3, [pc, #48]	; (8001f50 <LoopForever+0x6>)
 8001f1e:	585b      	ldr	r3, [r3, r1]
 8001f20:	5043      	str	r3, [r0, r1]
 8001f22:	3104      	adds	r1, #4

08001f24 <LoopCopyDataInit>:
 8001f24:	480b      	ldr	r0, [pc, #44]	; (8001f54 <LoopForever+0xa>)
 8001f26:	4b0c      	ldr	r3, [pc, #48]	; (8001f58 <LoopForever+0xe>)
 8001f28:	1842      	adds	r2, r0, r1
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d3f6      	bcc.n	8001f1c <CopyDataInit>
 8001f2e:	4a0b      	ldr	r2, [pc, #44]	; (8001f5c <LoopForever+0x12>)
 8001f30:	e002      	b.n	8001f38 <LoopFillZerobss>

08001f32 <FillZerobss>:
 8001f32:	2300      	movs	r3, #0
 8001f34:	f842 3b04 	str.w	r3, [r2], #4

08001f38 <LoopFillZerobss>:
 8001f38:	4b09      	ldr	r3, [pc, #36]	; (8001f60 <LoopForever+0x16>)
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d3f9      	bcc.n	8001f32 <FillZerobss>
 8001f3e:	f7ff fe1f 	bl	8001b80 <SystemInit>
 8001f42:	f004 ffdb 	bl	8006efc <__libc_init_array>
 8001f46:	f7ff f94d 	bl	80011e4 <main>

08001f4a <LoopForever>:
 8001f4a:	e7fe      	b.n	8001f4a <LoopForever>
 8001f4c:	20003000 	.word	0x20003000
 8001f50:	08009e18 	.word	0x08009e18
 8001f54:	20000000 	.word	0x20000000
 8001f58:	200001dc 	.word	0x200001dc
 8001f5c:	200001dc 	.word	0x200001dc
 8001f60:	20000510 	.word	0x20000510

08001f64 <ADC1_2_IRQHandler>:
 8001f64:	e7fe      	b.n	8001f64 <ADC1_2_IRQHandler>
	...

08001f68 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f6c:	4b08      	ldr	r3, [pc, #32]	; (8001f90 <HAL_Init+0x28>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a07      	ldr	r2, [pc, #28]	; (8001f90 <HAL_Init+0x28>)
 8001f72:	f043 0310 	orr.w	r3, r3, #16
 8001f76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f78:	2003      	movs	r0, #3
 8001f7a:	f001 fea1 	bl	8003cc0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f000 f808 	bl	8001f94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f84:	f7ff fcca 	bl	800191c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40022000 	.word	0x40022000

08001f94 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f9c:	4b12      	ldr	r3, [pc, #72]	; (8001fe8 <HAL_InitTick+0x54>)
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	4b12      	ldr	r3, [pc, #72]	; (8001fec <HAL_InitTick+0x58>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001faa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f001 feb9 	bl	8003d2a <HAL_SYSTICK_Config>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e00e      	b.n	8001fe0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2b0f      	cmp	r3, #15
 8001fc6:	d80a      	bhi.n	8001fde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fc8:	2200      	movs	r2, #0
 8001fca:	6879      	ldr	r1, [r7, #4]
 8001fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8001fd0:	f001 fe81 	bl	8003cd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fd4:	4a06      	ldr	r2, [pc, #24]	; (8001ff0 <HAL_InitTick+0x5c>)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	e000      	b.n	8001fe0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	20000000 	.word	0x20000000
 8001fec:	20000008 	.word	0x20000008
 8001ff0:	20000004 	.word	0x20000004

08001ff4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ff8:	4b06      	ldr	r3, [pc, #24]	; (8002014 <HAL_IncTick+0x20>)
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	4b06      	ldr	r3, [pc, #24]	; (8002018 <HAL_IncTick+0x24>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4413      	add	r3, r2
 8002004:	4a04      	ldr	r2, [pc, #16]	; (8002018 <HAL_IncTick+0x24>)
 8002006:	6013      	str	r3, [r2, #0]
}
 8002008:	bf00      	nop
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	20000008 	.word	0x20000008
 8002018:	20000508 	.word	0x20000508

0800201c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  return uwTick;  
 8002020:	4b03      	ldr	r3, [pc, #12]	; (8002030 <HAL_GetTick+0x14>)
 8002022:	681b      	ldr	r3, [r3, #0]
}
 8002024:	4618      	mov	r0, r3
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	20000508 	.word	0x20000508

08002034 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800203c:	f7ff ffee 	bl	800201c <HAL_GetTick>
 8002040:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800204c:	d005      	beq.n	800205a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800204e:	4b09      	ldr	r3, [pc, #36]	; (8002074 <HAL_Delay+0x40>)
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	461a      	mov	r2, r3
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	4413      	add	r3, r2
 8002058:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800205a:	bf00      	nop
 800205c:	f7ff ffde 	bl	800201c <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	429a      	cmp	r2, r3
 800206a:	d8f7      	bhi.n	800205c <HAL_Delay+0x28>
  {
  }
}
 800206c:	bf00      	nop
 800206e:	3710      	adds	r7, #16
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	20000008 	.word	0x20000008

08002078 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b09a      	sub	sp, #104	; 0x68
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020bc:	2300      	movs	r3, #0
 80020be:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80020c2:	2300      	movs	r3, #0
 80020c4:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80020c6:	2300      	movs	r3, #0
 80020c8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d101      	bne.n	80020d4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e172      	b.n	80023ba <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	691b      	ldr	r3, [r3, #16]
 80020d8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020de:	f003 0310 	and.w	r3, r3, #16
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d176      	bne.n	80021d4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d152      	bne.n	8002194 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f7fe fdfb 	bl	8000d04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d13b      	bne.n	8002194 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 fe25 	bl	8002d6c <ADC_Disable>
 8002122:	4603      	mov	r3, r0
 8002124:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212c:	f003 0310 	and.w	r3, r3, #16
 8002130:	2b00      	cmp	r3, #0
 8002132:	d12f      	bne.n	8002194 <HAL_ADC_Init+0xe0>
 8002134:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002138:	2b00      	cmp	r3, #0
 800213a:	d12b      	bne.n	8002194 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002140:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002144:	f023 0302 	bic.w	r3, r3, #2
 8002148:	f043 0202 	orr.w	r2, r3, #2
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	689a      	ldr	r2, [r3, #8]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800215e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	689a      	ldr	r2, [r3, #8]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800216e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002170:	4b94      	ldr	r3, [pc, #592]	; (80023c4 <HAL_ADC_Init+0x310>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a94      	ldr	r2, [pc, #592]	; (80023c8 <HAL_ADC_Init+0x314>)
 8002176:	fba2 2303 	umull	r2, r3, r2, r3
 800217a:	0c9a      	lsrs	r2, r3, #18
 800217c:	4613      	mov	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4413      	add	r3, r2
 8002182:	005b      	lsls	r3, r3, #1
 8002184:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002186:	e002      	b.n	800218e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	3b01      	subs	r3, #1
 800218c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d1f9      	bne.n	8002188 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d007      	beq.n	80021b2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80021ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021b0:	d110      	bne.n	80021d4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b6:	f023 0312 	bic.w	r3, r3, #18
 80021ba:	f043 0210 	orr.w	r2, r3, #16
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c6:	f043 0201 	orr.w	r2, r3, #1
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d8:	f003 0310 	and.w	r3, r3, #16
 80021dc:	2b00      	cmp	r3, #0
 80021de:	f040 80df 	bne.w	80023a0 <HAL_ADC_Init+0x2ec>
 80021e2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f040 80da 	bne.w	80023a0 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f040 80d2 	bne.w	80023a0 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002200:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002204:	f043 0202 	orr.w	r2, r3, #2
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800220c:	4b6f      	ldr	r3, [pc, #444]	; (80023cc <HAL_ADC_Init+0x318>)
 800220e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002218:	d102      	bne.n	8002220 <HAL_ADC_Init+0x16c>
 800221a:	4b6d      	ldr	r3, [pc, #436]	; (80023d0 <HAL_ADC_Init+0x31c>)
 800221c:	60fb      	str	r3, [r7, #12]
 800221e:	e002      	b.n	8002226 <HAL_ADC_Init+0x172>
 8002220:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002224:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f003 0303 	and.w	r3, r3, #3
 8002230:	2b01      	cmp	r3, #1
 8002232:	d108      	bne.n	8002246 <HAL_ADC_Init+0x192>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	2b01      	cmp	r3, #1
 8002240:	d101      	bne.n	8002246 <HAL_ADC_Init+0x192>
 8002242:	2301      	movs	r3, #1
 8002244:	e000      	b.n	8002248 <HAL_ADC_Init+0x194>
 8002246:	2300      	movs	r3, #0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d11c      	bne.n	8002286 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800224c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800224e:	2b00      	cmp	r3, #0
 8002250:	d010      	beq.n	8002274 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f003 0303 	and.w	r3, r3, #3
 800225a:	2b01      	cmp	r3, #1
 800225c:	d107      	bne.n	800226e <HAL_ADC_Init+0x1ba>
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	2b01      	cmp	r3, #1
 8002268:	d101      	bne.n	800226e <HAL_ADC_Init+0x1ba>
 800226a:	2301      	movs	r3, #1
 800226c:	e000      	b.n	8002270 <HAL_ADC_Init+0x1bc>
 800226e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002270:	2b00      	cmp	r3, #0
 8002272:	d108      	bne.n	8002286 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002274:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	431a      	orrs	r2, r3
 8002282:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002284:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	7e5b      	ldrb	r3, [r3, #25]
 800228a:	035b      	lsls	r3, r3, #13
 800228c:	687a      	ldr	r2, [r7, #4]
 800228e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002290:	2a01      	cmp	r2, #1
 8002292:	d002      	beq.n	800229a <HAL_ADC_Init+0x1e6>
 8002294:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002298:	e000      	b.n	800229c <HAL_ADC_Init+0x1e8>
 800229a:	2200      	movs	r2, #0
 800229c:	431a      	orrs	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	431a      	orrs	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80022ac:	4313      	orrs	r3, r2
 80022ae:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d11b      	bne.n	80022f2 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	7e5b      	ldrb	r3, [r3, #25]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d109      	bne.n	80022d6 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c6:	3b01      	subs	r3, #1
 80022c8:	045a      	lsls	r2, r3, #17
 80022ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80022cc:	4313      	orrs	r3, r2
 80022ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022d2:	663b      	str	r3, [r7, #96]	; 0x60
 80022d4:	e00d      	b.n	80022f2 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80022de:	f043 0220 	orr.w	r2, r3, #32
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ea:	f043 0201 	orr.w	r2, r3, #1
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d007      	beq.n	800230a <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002302:	4313      	orrs	r3, r2
 8002304:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002306:	4313      	orrs	r3, r2
 8002308:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	f003 030c 	and.w	r3, r3, #12
 8002314:	2b00      	cmp	r3, #0
 8002316:	d114      	bne.n	8002342 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68db      	ldr	r3, [r3, #12]
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	6812      	ldr	r2, [r2, #0]
 8002322:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002326:	f023 0302 	bic.w	r3, r3, #2
 800232a:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	7e1b      	ldrb	r3, [r3, #24]
 8002330:	039a      	lsls	r2, r3, #14
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	4313      	orrs	r3, r2
 800233c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800233e:	4313      	orrs	r3, r2
 8002340:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	68da      	ldr	r2, [r3, #12]
 8002348:	4b22      	ldr	r3, [pc, #136]	; (80023d4 <HAL_ADC_Init+0x320>)
 800234a:	4013      	ands	r3, r2
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	6812      	ldr	r2, [r2, #0]
 8002350:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002352:	430b      	orrs	r3, r1
 8002354:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	2b01      	cmp	r3, #1
 800235c:	d10c      	bne.n	8002378 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002364:	f023 010f 	bic.w	r1, r3, #15
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	69db      	ldr	r3, [r3, #28]
 800236c:	1e5a      	subs	r2, r3, #1
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	631a      	str	r2, [r3, #48]	; 0x30
 8002376:	e007      	b.n	8002388 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f022 020f 	bic.w	r2, r2, #15
 8002386:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	f023 0303 	bic.w	r3, r3, #3
 8002396:	f043 0201 	orr.w	r2, r3, #1
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	641a      	str	r2, [r3, #64]	; 0x40
 800239e:	e00a      	b.n	80023b6 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a4:	f023 0312 	bic.w	r3, r3, #18
 80023a8:	f043 0210 	orr.w	r2, r3, #16
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80023b0:	2301      	movs	r3, #1
 80023b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80023b6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3768      	adds	r7, #104	; 0x68
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	20000000 	.word	0x20000000
 80023c8:	431bde83 	.word	0x431bde83
 80023cc:	50000300 	.word	0x50000300
 80023d0:	50000100 	.word	0x50000100
 80023d4:	fff0c007 	.word	0xfff0c007

080023d8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023e4:	2300      	movs	r3, #0
 80023e6:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f003 0304 	and.w	r3, r3, #4
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f040 80b9 	bne.w	800256a <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d101      	bne.n	8002406 <HAL_ADC_Start_DMA+0x2e>
 8002402:	2302      	movs	r3, #2
 8002404:	e0b4      	b.n	8002570 <HAL_ADC_Start_DMA+0x198>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2201      	movs	r2, #1
 800240a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800240e:	4b5a      	ldr	r3, [pc, #360]	; (8002578 <HAL_ADC_Start_DMA+0x1a0>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f003 031f 	and.w	r3, r3, #31
 8002416:	2b00      	cmp	r3, #0
 8002418:	f040 80a0 	bne.w	800255c <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800241c:	68f8      	ldr	r0, [r7, #12]
 800241e:	f000 fc47 	bl	8002cb0 <ADC_Enable>
 8002422:	4603      	mov	r3, r0
 8002424:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002426:	7dfb      	ldrb	r3, [r7, #23]
 8002428:	2b00      	cmp	r3, #0
 800242a:	f040 8092 	bne.w	8002552 <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002432:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002436:	f023 0301 	bic.w	r3, r3, #1
 800243a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002442:	4b4d      	ldr	r3, [pc, #308]	; (8002578 <HAL_ADC_Start_DMA+0x1a0>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f003 031f 	and.w	r3, r3, #31
 800244a:	2b00      	cmp	r3, #0
 800244c:	d004      	beq.n	8002458 <HAL_ADC_Start_DMA+0x80>
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002456:	d115      	bne.n	8002484 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d027      	beq.n	80024c2 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002476:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800247a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002482:	e01e      	b.n	80024c2 <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002488:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002498:	d004      	beq.n	80024a4 <HAL_ADC_Start_DMA+0xcc>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a37      	ldr	r2, [pc, #220]	; (800257c <HAL_ADC_Start_DMA+0x1a4>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d10e      	bne.n	80024c2 <HAL_ADC_Start_DMA+0xea>
 80024a4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d007      	beq.n	80024c2 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80024ba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024ce:	d106      	bne.n	80024de <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d4:	f023 0206 	bic.w	r2, r3, #6
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	645a      	str	r2, [r3, #68]	; 0x44
 80024dc:	e002      	b.n	80024e4 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2200      	movs	r2, #0
 80024e2:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024f0:	4a23      	ldr	r2, [pc, #140]	; (8002580 <HAL_ADC_Start_DMA+0x1a8>)
 80024f2:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024f8:	4a22      	ldr	r2, [pc, #136]	; (8002584 <HAL_ADC_Start_DMA+0x1ac>)
 80024fa:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002500:	4a21      	ldr	r2, [pc, #132]	; (8002588 <HAL_ADC_Start_DMA+0x1b0>)
 8002502:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	221c      	movs	r2, #28
 800250a:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	685a      	ldr	r2, [r3, #4]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f042 0210 	orr.w	r2, r2, #16
 800251a:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	68da      	ldr	r2, [r3, #12]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f042 0201 	orr.w	r2, r2, #1
 800252a:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	3340      	adds	r3, #64	; 0x40
 8002536:	4619      	mov	r1, r3
 8002538:	68ba      	ldr	r2, [r7, #8]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f001 fc48 	bl	8003dd0 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689a      	ldr	r2, [r3, #8]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f042 0204 	orr.w	r2, r2, #4
 800254e:	609a      	str	r2, [r3, #8]
 8002550:	e00d      	b.n	800256e <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800255a:	e008      	b.n	800256e <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002568:	e001      	b.n	800256e <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800256a:	2302      	movs	r3, #2
 800256c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800256e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	50000300 	.word	0x50000300
 800257c:	50000100 	.word	0x50000100
 8002580:	08002be5 	.word	0x08002be5
 8002584:	08002c5f 	.word	0x08002c5f
 8002588:	08002c7b 	.word	0x08002c7b

0800258c <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002596:	2300      	movs	r3, #0
 8002598:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d101      	bne.n	80025a8 <HAL_ADCEx_Calibration_Start+0x1c>
 80025a4:	2302      	movs	r3, #2
 80025a6:	e057      	b.n	8002658 <HAL_ADCEx_Calibration_Start+0xcc>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f000 fbdb 	bl	8002d6c <ADC_Disable>
 80025b6:	4603      	mov	r3, r0
 80025b8:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80025ba:	7bfb      	ldrb	r3, [r7, #15]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d146      	bne.n	800264e <HAL_ADCEx_Calibration_Start+0xc2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2201      	movs	r2, #1
 80025c4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	689a      	ldr	r2, [r3, #8]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80025d4:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d107      	bne.n	80025ec <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689a      	ldr	r2, [r3, #8]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80025ea:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689a      	ldr	r2, [r3, #8]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80025fa:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80025fc:	f7ff fd0e 	bl	800201c <HAL_GetTick>
 8002600:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002602:	e014      	b.n	800262e <HAL_ADCEx_Calibration_Start+0xa2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002604:	f7ff fd0a 	bl	800201c <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b0a      	cmp	r3, #10
 8002610:	d90d      	bls.n	800262e <HAL_ADCEx_Calibration_Start+0xa2>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	f023 0312 	bic.w	r3, r3, #18
 800261a:	f043 0210 	orr.w	r2, r3, #16
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e014      	b.n	8002658 <HAL_ADCEx_Calibration_Start+0xcc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002638:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800263c:	d0e2      	beq.n	8002604 <HAL_ADCEx_Calibration_Start+0x78>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002642:	f023 0303 	bic.w	r3, r3, #3
 8002646:	f043 0201 	orr.w	r2, r3, #1
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002656:	7bfb      	ldrb	r3, [r7, #15]
}
 8002658:	4618      	mov	r0, r3
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002660:	b480      	push	{r7}
 8002662:	b09b      	sub	sp, #108	; 0x6c
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800266a:	2300      	movs	r3, #0
 800266c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002670:	2300      	movs	r3, #0
 8002672:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800267a:	2b01      	cmp	r3, #1
 800267c:	d101      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x22>
 800267e:	2302      	movs	r3, #2
 8002680:	e2a5      	b.n	8002bce <HAL_ADC_ConfigChannel+0x56e>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2201      	movs	r2, #1
 8002686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	f003 0304 	and.w	r3, r3, #4
 8002694:	2b00      	cmp	r3, #0
 8002696:	f040 8289 	bne.w	8002bac <HAL_ADC_ConfigChannel+0x54c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	2b04      	cmp	r3, #4
 80026a0:	d81c      	bhi.n	80026dc <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685a      	ldr	r2, [r3, #4]
 80026ac:	4613      	mov	r3, r2
 80026ae:	005b      	lsls	r3, r3, #1
 80026b0:	4413      	add	r3, r2
 80026b2:	005b      	lsls	r3, r3, #1
 80026b4:	461a      	mov	r2, r3
 80026b6:	231f      	movs	r3, #31
 80026b8:	4093      	lsls	r3, r2
 80026ba:	43db      	mvns	r3, r3
 80026bc:	4019      	ands	r1, r3
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	6818      	ldr	r0, [r3, #0]
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685a      	ldr	r2, [r3, #4]
 80026c6:	4613      	mov	r3, r2
 80026c8:	005b      	lsls	r3, r3, #1
 80026ca:	4413      	add	r3, r2
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	fa00 f203 	lsl.w	r2, r0, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	430a      	orrs	r2, r1
 80026d8:	631a      	str	r2, [r3, #48]	; 0x30
 80026da:	e063      	b.n	80027a4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	2b09      	cmp	r3, #9
 80026e2:	d81e      	bhi.n	8002722 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	685a      	ldr	r2, [r3, #4]
 80026ee:	4613      	mov	r3, r2
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	4413      	add	r3, r2
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	3b1e      	subs	r3, #30
 80026f8:	221f      	movs	r2, #31
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	43db      	mvns	r3, r3
 8002700:	4019      	ands	r1, r3
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	6818      	ldr	r0, [r3, #0]
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	685a      	ldr	r2, [r3, #4]
 800270a:	4613      	mov	r3, r2
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	4413      	add	r3, r2
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	3b1e      	subs	r3, #30
 8002714:	fa00 f203 	lsl.w	r2, r0, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	635a      	str	r2, [r3, #52]	; 0x34
 8002720:	e040      	b.n	80027a4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b0e      	cmp	r3, #14
 8002728:	d81e      	bhi.n	8002768 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	4613      	mov	r3, r2
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	4413      	add	r3, r2
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	3b3c      	subs	r3, #60	; 0x3c
 800273e:	221f      	movs	r2, #31
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	43db      	mvns	r3, r3
 8002746:	4019      	ands	r1, r3
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	6818      	ldr	r0, [r3, #0]
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685a      	ldr	r2, [r3, #4]
 8002750:	4613      	mov	r3, r2
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	4413      	add	r3, r2
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	3b3c      	subs	r3, #60	; 0x3c
 800275a:	fa00 f203 	lsl.w	r2, r0, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	430a      	orrs	r2, r1
 8002764:	639a      	str	r2, [r3, #56]	; 0x38
 8002766:	e01d      	b.n	80027a4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	4613      	mov	r3, r2
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	4413      	add	r3, r2
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	3b5a      	subs	r3, #90	; 0x5a
 800277c:	221f      	movs	r2, #31
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	43db      	mvns	r3, r3
 8002784:	4019      	ands	r1, r3
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	6818      	ldr	r0, [r3, #0]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685a      	ldr	r2, [r3, #4]
 800278e:	4613      	mov	r3, r2
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	4413      	add	r3, r2
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	3b5a      	subs	r3, #90	; 0x5a
 8002798:	fa00 f203 	lsl.w	r2, r0, r3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	430a      	orrs	r2, r1
 80027a2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f003 030c 	and.w	r3, r3, #12
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	f040 80e5 	bne.w	800297e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2b09      	cmp	r3, #9
 80027ba:	d91c      	bls.n	80027f6 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6999      	ldr	r1, [r3, #24]
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	4613      	mov	r3, r2
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	4413      	add	r3, r2
 80027cc:	3b1e      	subs	r3, #30
 80027ce:	2207      	movs	r2, #7
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43db      	mvns	r3, r3
 80027d6:	4019      	ands	r1, r3
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	6898      	ldr	r0, [r3, #8]
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	4613      	mov	r3, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	4413      	add	r3, r2
 80027e6:	3b1e      	subs	r3, #30
 80027e8:	fa00 f203 	lsl.w	r2, r0, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	430a      	orrs	r2, r1
 80027f2:	619a      	str	r2, [r3, #24]
 80027f4:	e019      	b.n	800282a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6959      	ldr	r1, [r3, #20]
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	4613      	mov	r3, r2
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	4413      	add	r3, r2
 8002806:	2207      	movs	r2, #7
 8002808:	fa02 f303 	lsl.w	r3, r2, r3
 800280c:	43db      	mvns	r3, r3
 800280e:	4019      	ands	r1, r3
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	6898      	ldr	r0, [r3, #8]
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	4613      	mov	r3, r2
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	4413      	add	r3, r2
 800281e:	fa00 f203 	lsl.w	r2, r0, r3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	430a      	orrs	r2, r1
 8002828:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	695a      	ldr	r2, [r3, #20]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	08db      	lsrs	r3, r3, #3
 8002836:	f003 0303 	and.w	r3, r3, #3
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	691b      	ldr	r3, [r3, #16]
 8002846:	3b01      	subs	r3, #1
 8002848:	2b03      	cmp	r3, #3
 800284a:	d84f      	bhi.n	80028ec <HAL_ADC_ConfigChannel+0x28c>
 800284c:	a201      	add	r2, pc, #4	; (adr r2, 8002854 <HAL_ADC_ConfigChannel+0x1f4>)
 800284e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002852:	bf00      	nop
 8002854:	08002865 	.word	0x08002865
 8002858:	08002887 	.word	0x08002887
 800285c:	080028a9 	.word	0x080028a9
 8002860:	080028cb 	.word	0x080028cb
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800286a:	4b9e      	ldr	r3, [pc, #632]	; (8002ae4 <HAL_ADC_ConfigChannel+0x484>)
 800286c:	4013      	ands	r3, r2
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	6812      	ldr	r2, [r2, #0]
 8002872:	0691      	lsls	r1, r2, #26
 8002874:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002876:	430a      	orrs	r2, r1
 8002878:	431a      	orrs	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002882:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002884:	e07e      	b.n	8002984 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800288c:	4b95      	ldr	r3, [pc, #596]	; (8002ae4 <HAL_ADC_ConfigChannel+0x484>)
 800288e:	4013      	ands	r3, r2
 8002890:	683a      	ldr	r2, [r7, #0]
 8002892:	6812      	ldr	r2, [r2, #0]
 8002894:	0691      	lsls	r1, r2, #26
 8002896:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002898:	430a      	orrs	r2, r1
 800289a:	431a      	orrs	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80028a4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80028a6:	e06d      	b.n	8002984 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80028ae:	4b8d      	ldr	r3, [pc, #564]	; (8002ae4 <HAL_ADC_ConfigChannel+0x484>)
 80028b0:	4013      	ands	r3, r2
 80028b2:	683a      	ldr	r2, [r7, #0]
 80028b4:	6812      	ldr	r2, [r2, #0]
 80028b6:	0691      	lsls	r1, r2, #26
 80028b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80028ba:	430a      	orrs	r2, r1
 80028bc:	431a      	orrs	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80028c6:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80028c8:	e05c      	b.n	8002984 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80028d0:	4b84      	ldr	r3, [pc, #528]	; (8002ae4 <HAL_ADC_ConfigChannel+0x484>)
 80028d2:	4013      	ands	r3, r2
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	6812      	ldr	r2, [r2, #0]
 80028d8:	0691      	lsls	r1, r2, #26
 80028da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80028dc:	430a      	orrs	r2, r1
 80028de:	431a      	orrs	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80028e8:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80028ea:	e04b      	b.n	8002984 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	069b      	lsls	r3, r3, #26
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d107      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800290e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002916:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	069b      	lsls	r3, r3, #26
 8002920:	429a      	cmp	r2, r3
 8002922:	d107      	bne.n	8002934 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002932:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800293a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	069b      	lsls	r3, r3, #26
 8002944:	429a      	cmp	r2, r3
 8002946:	d107      	bne.n	8002958 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002956:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800295e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	069b      	lsls	r3, r3, #26
 8002968:	429a      	cmp	r2, r3
 800296a:	d10a      	bne.n	8002982 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800297a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 800297c:	e001      	b.n	8002982 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800297e:	bf00      	nop
 8002980:	e000      	b.n	8002984 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002982:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 0303 	and.w	r3, r3, #3
 800298e:	2b01      	cmp	r3, #1
 8002990:	d108      	bne.n	80029a4 <HAL_ADC_ConfigChannel+0x344>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0301 	and.w	r3, r3, #1
 800299c:	2b01      	cmp	r3, #1
 800299e:	d101      	bne.n	80029a4 <HAL_ADC_ConfigChannel+0x344>
 80029a0:	2301      	movs	r3, #1
 80029a2:	e000      	b.n	80029a6 <HAL_ADC_ConfigChannel+0x346>
 80029a4:	2300      	movs	r3, #0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f040 810b 	bne.w	8002bc2 <HAL_ADC_ConfigChannel+0x562>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d00f      	beq.n	80029d4 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2201      	movs	r2, #1
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	43da      	mvns	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	400a      	ands	r2, r1
 80029ce:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80029d2:	e049      	b.n	8002a68 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2201      	movs	r2, #1
 80029e2:	409a      	lsls	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2b09      	cmp	r3, #9
 80029f4:	d91c      	bls.n	8002a30 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	6999      	ldr	r1, [r3, #24]
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	4613      	mov	r3, r2
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	4413      	add	r3, r2
 8002a06:	3b1b      	subs	r3, #27
 8002a08:	2207      	movs	r2, #7
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	4019      	ands	r1, r3
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	6898      	ldr	r0, [r3, #8]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	4413      	add	r3, r2
 8002a20:	3b1b      	subs	r3, #27
 8002a22:	fa00 f203 	lsl.w	r2, r0, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	619a      	str	r2, [r3, #24]
 8002a2e:	e01b      	b.n	8002a68 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6959      	ldr	r1, [r3, #20]
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	1c5a      	adds	r2, r3, #1
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	4413      	add	r3, r2
 8002a42:	2207      	movs	r2, #7
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	43db      	mvns	r3, r3
 8002a4a:	4019      	ands	r1, r3
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	6898      	ldr	r0, [r3, #8]
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	1c5a      	adds	r2, r3, #1
 8002a56:	4613      	mov	r3, r2
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	4413      	add	r3, r2
 8002a5c:	fa00 f203 	lsl.w	r2, r0, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	430a      	orrs	r2, r1
 8002a66:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a68:	4b1f      	ldr	r3, [pc, #124]	; (8002ae8 <HAL_ADC_ConfigChannel+0x488>)
 8002a6a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2b10      	cmp	r3, #16
 8002a72:	d105      	bne.n	8002a80 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002a74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d015      	beq.n	8002aac <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002a84:	2b11      	cmp	r3, #17
 8002a86:	d105      	bne.n	8002a94 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002a88:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d00b      	beq.n	8002aac <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002a98:	2b12      	cmp	r3, #18
 8002a9a:	f040 8092 	bne.w	8002bc2 <HAL_ADC_ConfigChannel+0x562>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002a9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f040 808b 	bne.w	8002bc2 <HAL_ADC_ConfigChannel+0x562>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ab4:	d102      	bne.n	8002abc <HAL_ADC_ConfigChannel+0x45c>
 8002ab6:	4b0d      	ldr	r3, [pc, #52]	; (8002aec <HAL_ADC_ConfigChannel+0x48c>)
 8002ab8:	60fb      	str	r3, [r7, #12]
 8002aba:	e002      	b.n	8002ac2 <HAL_ADC_ConfigChannel+0x462>
 8002abc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002ac0:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f003 0303 	and.w	r3, r3, #3
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d10f      	bne.n	8002af0 <HAL_ADC_ConfigChannel+0x490>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d108      	bne.n	8002af0 <HAL_ADC_ConfigChannel+0x490>
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e007      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x492>
 8002ae2:	bf00      	nop
 8002ae4:	83fff000 	.word	0x83fff000
 8002ae8:	50000300 	.word	0x50000300
 8002aec:	50000100 	.word	0x50000100
 8002af0:	2300      	movs	r3, #0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d150      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x538>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002af6:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d010      	beq.n	8002b1e <HAL_ADC_ConfigChannel+0x4be>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f003 0303 	and.w	r3, r3, #3
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d107      	bne.n	8002b18 <HAL_ADC_ConfigChannel+0x4b8>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <HAL_ADC_ConfigChannel+0x4b8>
 8002b14:	2301      	movs	r3, #1
 8002b16:	e000      	b.n	8002b1a <HAL_ADC_ConfigChannel+0x4ba>
 8002b18:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d13c      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x538>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2b10      	cmp	r3, #16
 8002b24:	d11d      	bne.n	8002b62 <HAL_ADC_ConfigChannel+0x502>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b2e:	d118      	bne.n	8002b62 <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002b30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002b38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b3a:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b3c:	4b27      	ldr	r3, [pc, #156]	; (8002bdc <HAL_ADC_ConfigChannel+0x57c>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a27      	ldr	r2, [pc, #156]	; (8002be0 <HAL_ADC_ConfigChannel+0x580>)
 8002b42:	fba2 2303 	umull	r2, r3, r2, r3
 8002b46:	0c9a      	lsrs	r2, r3, #18
 8002b48:	4613      	mov	r3, r2
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4413      	add	r3, r2
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b52:	e002      	b.n	8002b5a <HAL_ADC_ConfigChannel+0x4fa>
          {
            wait_loop_index--;
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	3b01      	subs	r3, #1
 8002b58:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d1f9      	bne.n	8002b54 <HAL_ADC_ConfigChannel+0x4f4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b60:	e02e      	b.n	8002bc0 <HAL_ADC_ConfigChannel+0x560>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2b11      	cmp	r3, #17
 8002b68:	d10b      	bne.n	8002b82 <HAL_ADC_ConfigChannel+0x522>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b72:	d106      	bne.n	8002b82 <HAL_ADC_ConfigChannel+0x522>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002b74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002b7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b7e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b80:	e01e      	b.n	8002bc0 <HAL_ADC_ConfigChannel+0x560>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2b12      	cmp	r3, #18
 8002b88:	d11a      	bne.n	8002bc0 <HAL_ADC_ConfigChannel+0x560>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002b8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002b92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b94:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b96:	e013      	b.n	8002bc0 <HAL_ADC_ConfigChannel+0x560>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9c:	f043 0220 	orr.w	r2, r3, #32
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002baa:	e00a      	b.n	8002bc2 <HAL_ADC_ConfigChannel+0x562>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb0:	f043 0220 	orr.w	r2, r3, #32
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002bbe:	e000      	b.n	8002bc2 <HAL_ADC_ConfigChannel+0x562>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002bc0:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002bca:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	376c      	adds	r7, #108	; 0x6c
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	20000000 	.word	0x20000000
 8002be0:	431bde83 	.word	0x431bde83

08002be4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf0:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d126      	bne.n	8002c4c <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d115      	bne.n	8002c44 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d111      	bne.n	8002c44 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d105      	bne.n	8002c44 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3c:	f043 0201 	orr.w	r2, r3, #1
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f7ff fa17 	bl	8002078 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002c4a:	e004      	b.n	8002c56 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	4798      	blx	r3
}
 8002c56:	bf00      	nop
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b084      	sub	sp, #16
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002c6c:	68f8      	ldr	r0, [r7, #12]
 8002c6e:	f7ff fa0d 	bl	800208c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002c72:	bf00      	nop
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b084      	sub	sp, #16
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c86:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c98:	f043 0204 	orr.w	r2, r3, #4
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f7ff f9fd 	bl	80020a0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ca6:	bf00      	nop
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
	...

08002cb0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f003 0303 	and.w	r3, r3, #3
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d108      	bne.n	8002cdc <ADC_Enable+0x2c>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0301 	and.w	r3, r3, #1
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d101      	bne.n	8002cdc <ADC_Enable+0x2c>
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e000      	b.n	8002cde <ADC_Enable+0x2e>
 8002cdc:	2300      	movs	r3, #0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d13c      	bne.n	8002d5c <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	689a      	ldr	r2, [r3, #8]
 8002ce8:	4b1f      	ldr	r3, [pc, #124]	; (8002d68 <ADC_Enable+0xb8>)
 8002cea:	4013      	ands	r3, r2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00d      	beq.n	8002d0c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf4:	f043 0210 	orr.w	r2, r3, #16
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d00:	f043 0201 	orr.w	r2, r3, #1
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e028      	b.n	8002d5e <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689a      	ldr	r2, [r3, #8]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f042 0201 	orr.w	r2, r2, #1
 8002d1a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002d1c:	f7ff f97e 	bl	800201c <HAL_GetTick>
 8002d20:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002d22:	e014      	b.n	8002d4e <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d24:	f7ff f97a 	bl	800201c <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d90d      	bls.n	8002d4e <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d36:	f043 0210 	orr.w	r2, r3, #16
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d42:	f043 0201 	orr.w	r2, r3, #1
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e007      	b.n	8002d5e <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d1e3      	bne.n	8002d24 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	8000003f 	.word	0x8000003f

08002d6c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d74:	2300      	movs	r3, #0
 8002d76:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f003 0303 	and.w	r3, r3, #3
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d108      	bne.n	8002d98 <ADC_Disable+0x2c>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0301 	and.w	r3, r3, #1
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d101      	bne.n	8002d98 <ADC_Disable+0x2c>
 8002d94:	2301      	movs	r3, #1
 8002d96:	e000      	b.n	8002d9a <ADC_Disable+0x2e>
 8002d98:	2300      	movs	r3, #0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d040      	beq.n	8002e20 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f003 030d 	and.w	r3, r3, #13
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d10f      	bne.n	8002dcc <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	689a      	ldr	r2, [r3, #8]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 0202 	orr.w	r2, r2, #2
 8002dba:	609a      	str	r2, [r3, #8]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2203      	movs	r2, #3
 8002dc2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002dc4:	f7ff f92a 	bl	800201c <HAL_GetTick>
 8002dc8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002dca:	e022      	b.n	8002e12 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd0:	f043 0210 	orr.w	r2, r3, #16
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ddc:	f043 0201 	orr.w	r2, r3, #1
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e01c      	b.n	8002e22 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002de8:	f7ff f918 	bl	800201c <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d90d      	bls.n	8002e12 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	f043 0210 	orr.w	r2, r3, #16
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e06:	f043 0201 	orr.w	r2, r3, #1
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e007      	b.n	8002e22 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	f003 0301 	and.w	r3, r3, #1
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d0e3      	beq.n	8002de8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3710      	adds	r7, #16
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}

08002e2a <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	b084      	sub	sp, #16
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d101      	bne.n	8002e3c <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e0ed      	b.n	8003018 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d102      	bne.n	8002e4e <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f7fd fffd 	bl	8000e48 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f022 0202 	bic.w	r2, r2, #2
 8002e5c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e5e:	f7ff f8dd 	bl	800201c <HAL_GetTick>
 8002e62:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002e64:	e012      	b.n	8002e8c <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e66:	f7ff f8d9 	bl	800201c <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b0a      	cmp	r3, #10
 8002e72:	d90b      	bls.n	8002e8c <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e78:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2205      	movs	r2, #5
 8002e84:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e0c5      	b.n	8003018 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1e5      	bne.n	8002e66 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f042 0201 	orr.w	r2, r2, #1
 8002ea8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002eaa:	f7ff f8b7 	bl	800201c <HAL_GetTick>
 8002eae:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002eb0:	e012      	b.n	8002ed8 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002eb2:	f7ff f8b3 	bl	800201c <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b0a      	cmp	r3, #10
 8002ebe:	d90b      	bls.n	8002ed8 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2205      	movs	r2, #5
 8002ed0:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e09f      	b.n	8003018 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d0e5      	beq.n	8002eb2 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	7e1b      	ldrb	r3, [r3, #24]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d108      	bne.n	8002f00 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002efc:	601a      	str	r2, [r3, #0]
 8002efe:	e007      	b.n	8002f10 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f0e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	7e5b      	ldrb	r3, [r3, #25]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d108      	bne.n	8002f2a <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	e007      	b.n	8002f3a <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f38:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	7e9b      	ldrb	r3, [r3, #26]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d108      	bne.n	8002f54 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f042 0220 	orr.w	r2, r2, #32
 8002f50:	601a      	str	r2, [r3, #0]
 8002f52:	e007      	b.n	8002f64 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 0220 	bic.w	r2, r2, #32
 8002f62:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	7edb      	ldrb	r3, [r3, #27]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d108      	bne.n	8002f7e <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f022 0210 	bic.w	r2, r2, #16
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	e007      	b.n	8002f8e <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f042 0210 	orr.w	r2, r2, #16
 8002f8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	7f1b      	ldrb	r3, [r3, #28]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d108      	bne.n	8002fa8 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f042 0208 	orr.w	r2, r2, #8
 8002fa4:	601a      	str	r2, [r3, #0]
 8002fa6:	e007      	b.n	8002fb8 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f022 0208 	bic.w	r2, r2, #8
 8002fb6:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	7f5b      	ldrb	r3, [r3, #29]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d108      	bne.n	8002fd2 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f042 0204 	orr.w	r2, r2, #4
 8002fce:	601a      	str	r2, [r3, #0]
 8002fd0:	e007      	b.n	8002fe2 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f022 0204 	bic.w	r2, r2, #4
 8002fe0:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	689a      	ldr	r2, [r3, #8]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	431a      	orrs	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	ea42 0103 	orr.w	r1, r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	1e5a      	subs	r2, r3, #1
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	430a      	orrs	r2, r1
 8003006:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2201      	movs	r2, #1
 8003012:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003016:	2300      	movs	r3, #0
}
 8003018:	4618      	mov	r0, r3
 800301a:	3710      	adds	r7, #16
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003020:	b480      	push	{r7}
 8003022:	b087      	sub	sp, #28
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003036:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003038:	7cfb      	ldrb	r3, [r7, #19]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d003      	beq.n	8003046 <HAL_CAN_ConfigFilter+0x26>
 800303e:	7cfb      	ldrb	r3, [r7, #19]
 8003040:	2b02      	cmp	r3, #2
 8003042:	f040 80aa 	bne.w	800319a <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800304c:	f043 0201 	orr.w	r2, r3, #1
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	f003 031f 	and.w	r3, r3, #31
 800305e:	2201      	movs	r2, #1
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	43db      	mvns	r3, r3
 8003070:	401a      	ands	r2, r3
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	69db      	ldr	r3, [r3, #28]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d123      	bne.n	80030c8 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	43db      	mvns	r3, r3
 800308a:	401a      	ands	r2, r3
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800309e:	683a      	ldr	r2, [r7, #0]
 80030a0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80030a2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	3248      	adds	r2, #72	; 0x48
 80030a8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80030bc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80030be:	6979      	ldr	r1, [r7, #20]
 80030c0:	3348      	adds	r3, #72	; 0x48
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	440b      	add	r3, r1
 80030c6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	69db      	ldr	r3, [r3, #28]
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d122      	bne.n	8003116 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	431a      	orrs	r2, r3
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80030f0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	3248      	adds	r2, #72	; 0x48
 80030f6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800310a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800310c:	6979      	ldr	r1, [r7, #20]
 800310e:	3348      	adds	r3, #72	; 0x48
 8003110:	00db      	lsls	r3, r3, #3
 8003112:	440b      	add	r3, r1
 8003114:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d109      	bne.n	8003132 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	43db      	mvns	r3, r3
 8003128:	401a      	ands	r2, r3
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003130:	e007      	b.n	8003142 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	431a      	orrs	r2, r3
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	691b      	ldr	r3, [r3, #16]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d109      	bne.n	800315e <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	43db      	mvns	r3, r3
 8003154:	401a      	ands	r2, r3
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800315c:	e007      	b.n	800316e <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	431a      	orrs	r2, r3
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	6a1b      	ldr	r3, [r3, #32]
 8003172:	2b01      	cmp	r3, #1
 8003174:	d107      	bne.n	8003186 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	431a      	orrs	r2, r3
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800318c:	f023 0201 	bic.w	r2, r3, #1
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003196:	2300      	movs	r3, #0
 8003198:	e006      	b.n	80031a8 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
  }
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	371c      	adds	r7, #28
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d12e      	bne.n	8003226 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2202      	movs	r2, #2
 80031cc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 0201 	bic.w	r2, r2, #1
 80031de:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80031e0:	f7fe ff1c 	bl	800201c <HAL_GetTick>
 80031e4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80031e6:	e012      	b.n	800320e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031e8:	f7fe ff18 	bl	800201c <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	2b0a      	cmp	r3, #10
 80031f4:	d90b      	bls.n	800320e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2205      	movs	r2, #5
 8003206:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e012      	b.n	8003234 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f003 0301 	and.w	r3, r3, #1
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1e5      	bne.n	80031e8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003222:	2300      	movs	r3, #0
 8003224:	e006      	b.n	8003234 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
  }
}
 8003234:	4618      	mov	r0, r3
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800323c:	b480      	push	{r7}
 800323e:	b089      	sub	sp, #36	; 0x24
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]
 8003248:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003250:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800325a:	7ffb      	ldrb	r3, [r7, #31]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d003      	beq.n	8003268 <HAL_CAN_AddTxMessage+0x2c>
 8003260:	7ffb      	ldrb	r3, [r7, #31]
 8003262:	2b02      	cmp	r3, #2
 8003264:	f040 80b8 	bne.w	80033d8 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10a      	bne.n	8003288 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003278:	2b00      	cmp	r3, #0
 800327a:	d105      	bne.n	8003288 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003282:	2b00      	cmp	r3, #0
 8003284:	f000 80a0 	beq.w	80033c8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	0e1b      	lsrs	r3, r3, #24
 800328c:	f003 0303 	and.w	r3, r3, #3
 8003290:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	2b02      	cmp	r3, #2
 8003296:	d907      	bls.n	80032a8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e09e      	b.n	80033e6 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80032a8:	2201      	movs	r2, #1
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	409a      	lsls	r2, r3
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d10d      	bne.n	80032d6 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80032c4:	68f9      	ldr	r1, [r7, #12]
 80032c6:	6809      	ldr	r1, [r1, #0]
 80032c8:	431a      	orrs	r2, r3
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	3318      	adds	r3, #24
 80032ce:	011b      	lsls	r3, r3, #4
 80032d0:	440b      	add	r3, r1
 80032d2:	601a      	str	r2, [r3, #0]
 80032d4:	e00f      	b.n	80032f6 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032e0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032e6:	68f9      	ldr	r1, [r7, #12]
 80032e8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80032ea:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	3318      	adds	r3, #24
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	440b      	add	r3, r1
 80032f4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6819      	ldr	r1, [r3, #0]
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	691a      	ldr	r2, [r3, #16]
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	3318      	adds	r3, #24
 8003302:	011b      	lsls	r3, r3, #4
 8003304:	440b      	add	r3, r1
 8003306:	3304      	adds	r3, #4
 8003308:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	7d1b      	ldrb	r3, [r3, #20]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d111      	bne.n	8003336 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	3318      	adds	r3, #24
 800331a:	011b      	lsls	r3, r3, #4
 800331c:	4413      	add	r3, r2
 800331e:	3304      	adds	r3, #4
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	6811      	ldr	r1, [r2, #0]
 8003326:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	3318      	adds	r3, #24
 800332e:	011b      	lsls	r3, r3, #4
 8003330:	440b      	add	r3, r1
 8003332:	3304      	adds	r3, #4
 8003334:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	3307      	adds	r3, #7
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	061a      	lsls	r2, r3, #24
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	3306      	adds	r3, #6
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	041b      	lsls	r3, r3, #16
 8003346:	431a      	orrs	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	3305      	adds	r3, #5
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	021b      	lsls	r3, r3, #8
 8003350:	4313      	orrs	r3, r2
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	3204      	adds	r2, #4
 8003356:	7812      	ldrb	r2, [r2, #0]
 8003358:	4610      	mov	r0, r2
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	6811      	ldr	r1, [r2, #0]
 800335e:	ea43 0200 	orr.w	r2, r3, r0
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	011b      	lsls	r3, r3, #4
 8003366:	440b      	add	r3, r1
 8003368:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800336c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	3303      	adds	r3, #3
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	061a      	lsls	r2, r3, #24
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	3302      	adds	r3, #2
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	041b      	lsls	r3, r3, #16
 800337e:	431a      	orrs	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	3301      	adds	r3, #1
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	021b      	lsls	r3, r3, #8
 8003388:	4313      	orrs	r3, r2
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	7812      	ldrb	r2, [r2, #0]
 800338e:	4610      	mov	r0, r2
 8003390:	68fa      	ldr	r2, [r7, #12]
 8003392:	6811      	ldr	r1, [r2, #0]
 8003394:	ea43 0200 	orr.w	r2, r3, r0
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	011b      	lsls	r3, r3, #4
 800339c:	440b      	add	r3, r1
 800339e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80033a2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	3318      	adds	r3, #24
 80033ac:	011b      	lsls	r3, r3, #4
 80033ae:	4413      	add	r3, r2
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	6811      	ldr	r1, [r2, #0]
 80033b6:	f043 0201 	orr.w	r2, r3, #1
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	3318      	adds	r3, #24
 80033be:	011b      	lsls	r3, r3, #4
 80033c0:	440b      	add	r3, r1
 80033c2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80033c4:	2300      	movs	r3, #0
 80033c6:	e00e      	b.n	80033e6 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033cc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e006      	b.n	80033e6 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033dc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
  }
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3724      	adds	r7, #36	; 0x24
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr

080033f2 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b085      	sub	sp, #20
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80033fa:	2300      	movs	r3, #0
 80033fc:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003404:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003406:	7afb      	ldrb	r3, [r7, #11]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d002      	beq.n	8003412 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800340c:	7afb      	ldrb	r3, [r7, #11]
 800340e:	2b02      	cmp	r3, #2
 8003410:	d11d      	bne.n	800344e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d002      	beq.n	8003426 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	3301      	adds	r3, #1
 8003424:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003430:	2b00      	cmp	r3, #0
 8003432:	d002      	beq.n	800343a <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	3301      	adds	r3, #1
 8003438:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d002      	beq.n	800344e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	3301      	adds	r3, #1
 800344c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800344e:	68fb      	ldr	r3, [r7, #12]
}
 8003450:	4618      	mov	r0, r3
 8003452:	3714      	adds	r7, #20
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr

0800345c <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800345c:	b480      	push	{r7}
 800345e:	b087      	sub	sp, #28
 8003460:	af00      	add	r7, sp, #0
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
 8003468:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003470:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003472:	7dfb      	ldrb	r3, [r7, #23]
 8003474:	2b01      	cmp	r3, #1
 8003476:	d003      	beq.n	8003480 <HAL_CAN_GetRxMessage+0x24>
 8003478:	7dfb      	ldrb	r3, [r7, #23]
 800347a:	2b02      	cmp	r3, #2
 800347c:	f040 80f3 	bne.w	8003666 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10e      	bne.n	80034a4 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	f003 0303 	and.w	r3, r3, #3
 8003490:	2b00      	cmp	r3, #0
 8003492:	d116      	bne.n	80034c2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003498:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e0e7      	b.n	8003674 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	f003 0303 	and.w	r3, r3, #3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d107      	bne.n	80034c2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e0d8      	b.n	8003674 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	331b      	adds	r3, #27
 80034ca:	011b      	lsls	r3, r3, #4
 80034cc:	4413      	add	r3, r2
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0204 	and.w	r2, r3, #4
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d10c      	bne.n	80034fa <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	331b      	adds	r3, #27
 80034e8:	011b      	lsls	r3, r3, #4
 80034ea:	4413      	add	r3, r2
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	0d5b      	lsrs	r3, r3, #21
 80034f0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	601a      	str	r2, [r3, #0]
 80034f8:	e00b      	b.n	8003512 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	331b      	adds	r3, #27
 8003502:	011b      	lsls	r3, r3, #4
 8003504:	4413      	add	r3, r2
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	08db      	lsrs	r3, r3, #3
 800350a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	331b      	adds	r3, #27
 800351a:	011b      	lsls	r3, r3, #4
 800351c:	4413      	add	r3, r2
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0202 	and.w	r2, r3, #2
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	331b      	adds	r3, #27
 8003530:	011b      	lsls	r3, r3, #4
 8003532:	4413      	add	r3, r2
 8003534:	3304      	adds	r3, #4
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 020f 	and.w	r2, r3, #15
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	331b      	adds	r3, #27
 8003548:	011b      	lsls	r3, r3, #4
 800354a:	4413      	add	r3, r2
 800354c:	3304      	adds	r3, #4
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	0a1b      	lsrs	r3, r3, #8
 8003552:	b2da      	uxtb	r2, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	331b      	adds	r3, #27
 8003560:	011b      	lsls	r3, r3, #4
 8003562:	4413      	add	r3, r2
 8003564:	3304      	adds	r3, #4
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	0c1b      	lsrs	r3, r3, #16
 800356a:	b29a      	uxth	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	011b      	lsls	r3, r3, #4
 8003578:	4413      	add	r3, r2
 800357a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	b2da      	uxtb	r2, r3
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	011b      	lsls	r3, r3, #4
 800358e:	4413      	add	r3, r2
 8003590:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	0a1a      	lsrs	r2, r3, #8
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	3301      	adds	r3, #1
 800359c:	b2d2      	uxtb	r2, r2
 800359e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	011b      	lsls	r3, r3, #4
 80035a8:	4413      	add	r3, r2
 80035aa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	0c1a      	lsrs	r2, r3, #16
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	3302      	adds	r3, #2
 80035b6:	b2d2      	uxtb	r2, r2
 80035b8:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	011b      	lsls	r3, r3, #4
 80035c2:	4413      	add	r3, r2
 80035c4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	0e1a      	lsrs	r2, r3, #24
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	3303      	adds	r3, #3
 80035d0:	b2d2      	uxtb	r2, r2
 80035d2:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	011b      	lsls	r3, r3, #4
 80035dc:	4413      	add	r3, r2
 80035de:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	3304      	adds	r3, #4
 80035e8:	b2d2      	uxtb	r2, r2
 80035ea:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	011b      	lsls	r3, r3, #4
 80035f4:	4413      	add	r3, r2
 80035f6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	0a1a      	lsrs	r2, r3, #8
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	3305      	adds	r3, #5
 8003602:	b2d2      	uxtb	r2, r2
 8003604:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	011b      	lsls	r3, r3, #4
 800360e:	4413      	add	r3, r2
 8003610:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	0c1a      	lsrs	r2, r3, #16
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	3306      	adds	r3, #6
 800361c:	b2d2      	uxtb	r2, r2
 800361e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	4413      	add	r3, r2
 800362a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	0e1a      	lsrs	r2, r3, #24
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	3307      	adds	r3, #7
 8003636:	b2d2      	uxtb	r2, r2
 8003638:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d108      	bne.n	8003652 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	68da      	ldr	r2, [r3, #12]
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f042 0220 	orr.w	r2, r2, #32
 800364e:	60da      	str	r2, [r3, #12]
 8003650:	e007      	b.n	8003662 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	691a      	ldr	r2, [r3, #16]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f042 0220 	orr.w	r2, r2, #32
 8003660:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003662:	2300      	movs	r3, #0
 8003664:	e006      	b.n	8003674 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
  }
}
 8003674:	4618      	mov	r0, r3
 8003676:	371c      	adds	r7, #28
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003690:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003692:	7bfb      	ldrb	r3, [r7, #15]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d002      	beq.n	800369e <HAL_CAN_ActivateNotification+0x1e>
 8003698:	7bfb      	ldrb	r3, [r7, #15]
 800369a:	2b02      	cmp	r3, #2
 800369c:	d109      	bne.n	80036b2 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6959      	ldr	r1, [r3, #20]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80036ae:	2300      	movs	r3, #0
 80036b0:	e006      	b.n	80036c0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
  }
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3714      	adds	r7, #20
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b08a      	sub	sp, #40	; 0x28
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80036d4:	2300      	movs	r3, #0
 80036d6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	699b      	ldr	r3, [r3, #24]
 8003706:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003708:	6a3b      	ldr	r3, [r7, #32]
 800370a:	f003 0301 	and.w	r3, r3, #1
 800370e:	2b00      	cmp	r3, #0
 8003710:	d07c      	beq.n	800380c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b00      	cmp	r3, #0
 800371a:	d023      	beq.n	8003764 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2201      	movs	r2, #1
 8003722:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d003      	beq.n	8003736 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 f97d 	bl	8003a2e <HAL_CAN_TxMailbox0CompleteCallback>
 8003734:	e016      	b.n	8003764 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	f003 0304 	and.w	r3, r3, #4
 800373c:	2b00      	cmp	r3, #0
 800373e:	d004      	beq.n	800374a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003742:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003746:	627b      	str	r3, [r7, #36]	; 0x24
 8003748:	e00c      	b.n	8003764 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	f003 0308 	and.w	r3, r3, #8
 8003750:	2b00      	cmp	r3, #0
 8003752:	d004      	beq.n	800375e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003756:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800375a:	627b      	str	r3, [r7, #36]	; 0x24
 800375c:	e002      	b.n	8003764 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 f983 	bl	8003a6a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376a:	2b00      	cmp	r3, #0
 800376c:	d024      	beq.n	80037b8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003776:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800377e:	2b00      	cmp	r3, #0
 8003780:	d003      	beq.n	800378a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 f95d 	bl	8003a42 <HAL_CAN_TxMailbox1CompleteCallback>
 8003788:	e016      	b.n	80037b8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003790:	2b00      	cmp	r3, #0
 8003792:	d004      	beq.n	800379e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003796:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800379a:	627b      	str	r3, [r7, #36]	; 0x24
 800379c:	e00c      	b.n	80037b8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d004      	beq.n	80037b2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80037a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037ae:	627b      	str	r3, [r7, #36]	; 0x24
 80037b0:	e002      	b.n	80037b8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 f963 	bl	8003a7e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80037b8:	69bb      	ldr	r3, [r7, #24]
 80037ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d024      	beq.n	800380c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80037ca:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d003      	beq.n	80037de <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 f93d 	bl	8003a56 <HAL_CAN_TxMailbox2CompleteCallback>
 80037dc:	e016      	b.n	800380c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d004      	beq.n	80037f2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80037e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037ee:	627b      	str	r3, [r7, #36]	; 0x24
 80037f0:	e00c      	b.n	800380c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d004      	beq.n	8003806 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80037fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003802:	627b      	str	r3, [r7, #36]	; 0x24
 8003804:	e002      	b.n	800380c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f000 f943 	bl	8003a92 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800380c:	6a3b      	ldr	r3, [r7, #32]
 800380e:	f003 0308 	and.w	r3, r3, #8
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00c      	beq.n	8003830 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f003 0310 	and.w	r3, r3, #16
 800381c:	2b00      	cmp	r3, #0
 800381e:	d007      	beq.n	8003830 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003822:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003826:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2210      	movs	r2, #16
 800382e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003830:	6a3b      	ldr	r3, [r7, #32]
 8003832:	f003 0304 	and.w	r3, r3, #4
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00b      	beq.n	8003852 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	f003 0308 	and.w	r3, r3, #8
 8003840:	2b00      	cmp	r3, #0
 8003842:	d006      	beq.n	8003852 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2208      	movs	r2, #8
 800384a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f000 f92a 	bl	8003aa6 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003852:	6a3b      	ldr	r3, [r7, #32]
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d009      	beq.n	8003870 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	f003 0303 	and.w	r3, r3, #3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d002      	beq.n	8003870 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f7fd fe50 	bl	8001510 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003870:	6a3b      	ldr	r3, [r7, #32]
 8003872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003876:	2b00      	cmp	r3, #0
 8003878:	d00c      	beq.n	8003894 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	f003 0310 	and.w	r3, r3, #16
 8003880:	2b00      	cmp	r3, #0
 8003882:	d007      	beq.n	8003894 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003886:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800388a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2210      	movs	r2, #16
 8003892:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003894:	6a3b      	ldr	r3, [r7, #32]
 8003896:	f003 0320 	and.w	r3, r3, #32
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00b      	beq.n	80038b6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	f003 0308 	and.w	r3, r3, #8
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d006      	beq.n	80038b6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2208      	movs	r2, #8
 80038ae:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f000 f90c 	bl	8003ace <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80038b6:	6a3b      	ldr	r3, [r7, #32]
 80038b8:	f003 0310 	and.w	r3, r3, #16
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d009      	beq.n	80038d4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	f003 0303 	and.w	r3, r3, #3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d002      	beq.n	80038d4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 f8f3 	bl	8003aba <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80038d4:	6a3b      	ldr	r3, [r7, #32]
 80038d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00b      	beq.n	80038f6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	f003 0310 	and.w	r3, r3, #16
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d006      	beq.n	80038f6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2210      	movs	r2, #16
 80038ee:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 f8f6 	bl	8003ae2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80038f6:	6a3b      	ldr	r3, [r7, #32]
 80038f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00b      	beq.n	8003918 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	f003 0308 	and.w	r3, r3, #8
 8003906:	2b00      	cmp	r3, #0
 8003908:	d006      	beq.n	8003918 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2208      	movs	r2, #8
 8003910:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 f8ef 	bl	8003af6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003918:	6a3b      	ldr	r3, [r7, #32]
 800391a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d075      	beq.n	8003a0e <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	f003 0304 	and.w	r3, r3, #4
 8003928:	2b00      	cmp	r3, #0
 800392a:	d06c      	beq.n	8003a06 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800392c:	6a3b      	ldr	r3, [r7, #32]
 800392e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003932:	2b00      	cmp	r3, #0
 8003934:	d008      	beq.n	8003948 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800393c:	2b00      	cmp	r3, #0
 800393e:	d003      	beq.n	8003948 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003942:	f043 0301 	orr.w	r3, r3, #1
 8003946:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003948:	6a3b      	ldr	r3, [r7, #32]
 800394a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800394e:	2b00      	cmp	r3, #0
 8003950:	d008      	beq.n	8003964 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003958:	2b00      	cmp	r3, #0
 800395a:	d003      	beq.n	8003964 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800395c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395e:	f043 0302 	orr.w	r3, r3, #2
 8003962:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003964:	6a3b      	ldr	r3, [r7, #32]
 8003966:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800396a:	2b00      	cmp	r3, #0
 800396c:	d008      	beq.n	8003980 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003974:	2b00      	cmp	r3, #0
 8003976:	d003      	beq.n	8003980 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397a:	f043 0304 	orr.w	r3, r3, #4
 800397e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003980:	6a3b      	ldr	r3, [r7, #32]
 8003982:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003986:	2b00      	cmp	r3, #0
 8003988:	d03d      	beq.n	8003a06 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003990:	2b00      	cmp	r3, #0
 8003992:	d038      	beq.n	8003a06 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800399a:	2b30      	cmp	r3, #48	; 0x30
 800399c:	d017      	beq.n	80039ce <HAL_CAN_IRQHandler+0x302>
 800399e:	2b30      	cmp	r3, #48	; 0x30
 80039a0:	d804      	bhi.n	80039ac <HAL_CAN_IRQHandler+0x2e0>
 80039a2:	2b10      	cmp	r3, #16
 80039a4:	d009      	beq.n	80039ba <HAL_CAN_IRQHandler+0x2ee>
 80039a6:	2b20      	cmp	r3, #32
 80039a8:	d00c      	beq.n	80039c4 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80039aa:	e024      	b.n	80039f6 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 80039ac:	2b50      	cmp	r3, #80	; 0x50
 80039ae:	d018      	beq.n	80039e2 <HAL_CAN_IRQHandler+0x316>
 80039b0:	2b60      	cmp	r3, #96	; 0x60
 80039b2:	d01b      	beq.n	80039ec <HAL_CAN_IRQHandler+0x320>
 80039b4:	2b40      	cmp	r3, #64	; 0x40
 80039b6:	d00f      	beq.n	80039d8 <HAL_CAN_IRQHandler+0x30c>
            break;
 80039b8:	e01d      	b.n	80039f6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 80039ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039bc:	f043 0308 	orr.w	r3, r3, #8
 80039c0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039c2:	e018      	b.n	80039f6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80039c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c6:	f043 0310 	orr.w	r3, r3, #16
 80039ca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039cc:	e013      	b.n	80039f6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80039ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d0:	f043 0320 	orr.w	r3, r3, #32
 80039d4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039d6:	e00e      	b.n	80039f6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80039d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039de:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039e0:	e009      	b.n	80039f6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80039e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039e8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039ea:	e004      	b.n	80039f6 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80039ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039f2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039f4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	699a      	ldr	r2, [r3, #24]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003a04:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2204      	movs	r2, #4
 8003a0c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d008      	beq.n	8003a26 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 f872 	bl	8003b0a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003a26:	bf00      	nop
 8003a28:	3728      	adds	r7, #40	; 0x28
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a2e:	b480      	push	{r7}
 8003a30:	b083      	sub	sp, #12
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003a36:	bf00      	nop
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr

08003a42 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a42:	b480      	push	{r7}
 8003a44:	b083      	sub	sp, #12
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003a4a:	bf00      	nop
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr

08003a56 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a56:	b480      	push	{r7}
 8003a58:	b083      	sub	sp, #12
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003a5e:	bf00      	nop
 8003a60:	370c      	adds	r7, #12
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr

08003a6a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	b083      	sub	sp, #12
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003a72:	bf00      	nop
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr

08003a7e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003a86:	bf00      	nop
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr

08003aa6 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	b083      	sub	sp, #12
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003aae:	bf00      	nop
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr

08003aba <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003aba:	b480      	push	{r7}
 8003abc:	b083      	sub	sp, #12
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003ac2:	bf00      	nop
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr

08003ace <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003ace:	b480      	push	{r7}
 8003ad0:	b083      	sub	sp, #12
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003ad6:	bf00      	nop
 8003ad8:	370c      	adds	r7, #12
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr

08003ae2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	b083      	sub	sp, #12
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003aea:	bf00      	nop
 8003aec:	370c      	adds	r7, #12
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr

08003af6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003af6:	b480      	push	{r7}
 8003af8:	b083      	sub	sp, #12
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003afe:	bf00      	nop
 8003b00:	370c      	adds	r7, #12
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr

08003b0a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003b0a:	b480      	push	{r7}
 8003b0c:	b083      	sub	sp, #12
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
	...

08003b20 <__NVIC_SetPriorityGrouping>:
{
 8003b20:	b480      	push	{r7}
 8003b22:	b085      	sub	sp, #20
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f003 0307 	and.w	r3, r3, #7
 8003b2e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b30:	4b0c      	ldr	r3, [pc, #48]	; (8003b64 <__NVIC_SetPriorityGrouping+0x44>)
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b36:	68ba      	ldr	r2, [r7, #8]
 8003b38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b52:	4a04      	ldr	r2, [pc, #16]	; (8003b64 <__NVIC_SetPriorityGrouping+0x44>)
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	60d3      	str	r3, [r2, #12]
}
 8003b58:	bf00      	nop
 8003b5a:	3714      	adds	r7, #20
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	e000ed00 	.word	0xe000ed00

08003b68 <__NVIC_GetPriorityGrouping>:
{
 8003b68:	b480      	push	{r7}
 8003b6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b6c:	4b04      	ldr	r3, [pc, #16]	; (8003b80 <__NVIC_GetPriorityGrouping+0x18>)
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	0a1b      	lsrs	r3, r3, #8
 8003b72:	f003 0307 	and.w	r3, r3, #7
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr
 8003b80:	e000ed00 	.word	0xe000ed00

08003b84 <__NVIC_EnableIRQ>:
{
 8003b84:	b480      	push	{r7}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	db0b      	blt.n	8003bae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b96:	79fb      	ldrb	r3, [r7, #7]
 8003b98:	f003 021f 	and.w	r2, r3, #31
 8003b9c:	4907      	ldr	r1, [pc, #28]	; (8003bbc <__NVIC_EnableIRQ+0x38>)
 8003b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ba2:	095b      	lsrs	r3, r3, #5
 8003ba4:	2001      	movs	r0, #1
 8003ba6:	fa00 f202 	lsl.w	r2, r0, r2
 8003baa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003bae:	bf00      	nop
 8003bb0:	370c      	adds	r7, #12
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr
 8003bba:	bf00      	nop
 8003bbc:	e000e100 	.word	0xe000e100

08003bc0 <__NVIC_SetPriority>:
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	6039      	str	r1, [r7, #0]
 8003bca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	db0a      	blt.n	8003bea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	b2da      	uxtb	r2, r3
 8003bd8:	490c      	ldr	r1, [pc, #48]	; (8003c0c <__NVIC_SetPriority+0x4c>)
 8003bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bde:	0112      	lsls	r2, r2, #4
 8003be0:	b2d2      	uxtb	r2, r2
 8003be2:	440b      	add	r3, r1
 8003be4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003be8:	e00a      	b.n	8003c00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	b2da      	uxtb	r2, r3
 8003bee:	4908      	ldr	r1, [pc, #32]	; (8003c10 <__NVIC_SetPriority+0x50>)
 8003bf0:	79fb      	ldrb	r3, [r7, #7]
 8003bf2:	f003 030f 	and.w	r3, r3, #15
 8003bf6:	3b04      	subs	r3, #4
 8003bf8:	0112      	lsls	r2, r2, #4
 8003bfa:	b2d2      	uxtb	r2, r2
 8003bfc:	440b      	add	r3, r1
 8003bfe:	761a      	strb	r2, [r3, #24]
}
 8003c00:	bf00      	nop
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr
 8003c0c:	e000e100 	.word	0xe000e100
 8003c10:	e000ed00 	.word	0xe000ed00

08003c14 <NVIC_EncodePriority>:
{
 8003c14:	b480      	push	{r7}
 8003c16:	b089      	sub	sp, #36	; 0x24
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f003 0307 	and.w	r3, r3, #7
 8003c26:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	f1c3 0307 	rsb	r3, r3, #7
 8003c2e:	2b04      	cmp	r3, #4
 8003c30:	bf28      	it	cs
 8003c32:	2304      	movcs	r3, #4
 8003c34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	3304      	adds	r3, #4
 8003c3a:	2b06      	cmp	r3, #6
 8003c3c:	d902      	bls.n	8003c44 <NVIC_EncodePriority+0x30>
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	3b03      	subs	r3, #3
 8003c42:	e000      	b.n	8003c46 <NVIC_EncodePriority+0x32>
 8003c44:	2300      	movs	r3, #0
 8003c46:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c48:	f04f 32ff 	mov.w	r2, #4294967295
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c52:	43da      	mvns	r2, r3
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	401a      	ands	r2, r3
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	fa01 f303 	lsl.w	r3, r1, r3
 8003c66:	43d9      	mvns	r1, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c6c:	4313      	orrs	r3, r2
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3724      	adds	r7, #36	; 0x24
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
	...

08003c7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	3b01      	subs	r3, #1
 8003c88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c8c:	d301      	bcc.n	8003c92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e00f      	b.n	8003cb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c92:	4a0a      	ldr	r2, [pc, #40]	; (8003cbc <SysTick_Config+0x40>)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	3b01      	subs	r3, #1
 8003c98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c9a:	210f      	movs	r1, #15
 8003c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003ca0:	f7ff ff8e 	bl	8003bc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ca4:	4b05      	ldr	r3, [pc, #20]	; (8003cbc <SysTick_Config+0x40>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003caa:	4b04      	ldr	r3, [pc, #16]	; (8003cbc <SysTick_Config+0x40>)
 8003cac:	2207      	movs	r2, #7
 8003cae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	e000e010 	.word	0xe000e010

08003cc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f7ff ff29 	bl	8003b20 <__NVIC_SetPriorityGrouping>
}
 8003cce:	bf00      	nop
 8003cd0:	3708      	adds	r7, #8
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b086      	sub	sp, #24
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	4603      	mov	r3, r0
 8003cde:	60b9      	str	r1, [r7, #8]
 8003ce0:	607a      	str	r2, [r7, #4]
 8003ce2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ce8:	f7ff ff3e 	bl	8003b68 <__NVIC_GetPriorityGrouping>
 8003cec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	68b9      	ldr	r1, [r7, #8]
 8003cf2:	6978      	ldr	r0, [r7, #20]
 8003cf4:	f7ff ff8e 	bl	8003c14 <NVIC_EncodePriority>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cfe:	4611      	mov	r1, r2
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7ff ff5d 	bl	8003bc0 <__NVIC_SetPriority>
}
 8003d06:	bf00      	nop
 8003d08:	3718      	adds	r7, #24
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}

08003d0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d0e:	b580      	push	{r7, lr}
 8003d10:	b082      	sub	sp, #8
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	4603      	mov	r3, r0
 8003d16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7ff ff31 	bl	8003b84 <__NVIC_EnableIRQ>
}
 8003d22:	bf00      	nop
 8003d24:	3708      	adds	r7, #8
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d2a:	b580      	push	{r7, lr}
 8003d2c:	b082      	sub	sp, #8
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f7ff ffa2 	bl	8003c7c <SysTick_Config>
 8003d38:	4603      	mov	r3, r0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3708      	adds	r7, #8
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b084      	sub	sp, #16
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d101      	bne.n	8003d58 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e037      	b.n	8003dc8 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003d6e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003d72:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003d7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003d9c:	68fa      	ldr	r2, [r7, #12]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 f940 	bl	8004030 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}  
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3710      	adds	r7, #16
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b086      	sub	sp, #24
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
 8003ddc:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003dde:	2300      	movs	r3, #0
 8003de0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d101      	bne.n	8003df0 <HAL_DMA_Start_IT+0x20>
 8003dec:	2302      	movs	r3, #2
 8003dee:	e04a      	b.n	8003e86 <HAL_DMA_Start_IT+0xb6>
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2201      	movs	r2, #1
 8003df4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d13a      	bne.n	8003e78 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2202      	movs	r2, #2
 8003e06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f022 0201 	bic.w	r2, r2, #1
 8003e1e:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	68b9      	ldr	r1, [r7, #8]
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f000 f8d4 	bl	8003fd4 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d008      	beq.n	8003e46 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f042 020e 	orr.w	r2, r2, #14
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	e00f      	b.n	8003e66 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f042 020a 	orr.w	r2, r2, #10
 8003e54:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f022 0204 	bic.w	r2, r2, #4
 8003e64:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f042 0201 	orr.w	r2, r2, #1
 8003e74:	601a      	str	r2, [r3, #0]
 8003e76:	e005      	b.n	8003e84 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003e80:	2302      	movs	r3, #2
 8003e82:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003e84:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003e86:	4618      	mov	r0, r3
 8003e88:	3718      	adds	r7, #24
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b084      	sub	sp, #16
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eaa:	2204      	movs	r2, #4
 8003eac:	409a      	lsls	r2, r3
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d024      	beq.n	8003f00 <HAL_DMA_IRQHandler+0x72>
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	f003 0304 	and.w	r3, r3, #4
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d01f      	beq.n	8003f00 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0320 	and.w	r3, r3, #32
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d107      	bne.n	8003ede <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f022 0204 	bic.w	r2, r2, #4
 8003edc:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ee6:	2104      	movs	r1, #4
 8003ee8:	fa01 f202 	lsl.w	r2, r1, r2
 8003eec:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d06a      	beq.n	8003fcc <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003efe:	e065      	b.n	8003fcc <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f04:	2202      	movs	r2, #2
 8003f06:	409a      	lsls	r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d02c      	beq.n	8003f6a <HAL_DMA_IRQHandler+0xdc>
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d027      	beq.n	8003f6a <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0320 	and.w	r3, r3, #32
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d10b      	bne.n	8003f40 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f022 020a 	bic.w	r2, r2, #10
 8003f36:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f48:	2102      	movs	r1, #2
 8003f4a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f4e:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d035      	beq.n	8003fcc <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003f68:	e030      	b.n	8003fcc <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6e:	2208      	movs	r2, #8
 8003f70:	409a      	lsls	r2, r3
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	4013      	ands	r3, r2
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d028      	beq.n	8003fcc <HAL_DMA_IRQHandler+0x13e>
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	f003 0308 	and.w	r3, r3, #8
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d023      	beq.n	8003fcc <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f022 020e 	bic.w	r2, r2, #14
 8003f92:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f9c:	2101      	movs	r1, #1
 8003f9e:	fa01 f202 	lsl.w	r2, r1, r2
 8003fa2:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d004      	beq.n	8003fcc <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	4798      	blx	r3
    }
  }
}  
 8003fca:	e7ff      	b.n	8003fcc <HAL_DMA_IRQHandler+0x13e>
 8003fcc:	bf00      	nop
 8003fce:	3710      	adds	r7, #16
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b085      	sub	sp, #20
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	607a      	str	r2, [r7, #4]
 8003fe0:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fea:	2101      	movs	r1, #1
 8003fec:	fa01 f202 	lsl.w	r2, r1, r2
 8003ff0:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	683a      	ldr	r2, [r7, #0]
 8003ff8:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	2b10      	cmp	r3, #16
 8004000:	d108      	bne.n	8004014 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	68ba      	ldr	r2, [r7, #8]
 8004010:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004012:	e007      	b.n	8004024 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	68ba      	ldr	r2, [r7, #8]
 800401a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	60da      	str	r2, [r3, #12]
}
 8004024:	bf00      	nop
 8004026:	3714      	adds	r7, #20
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	461a      	mov	r2, r3
 800403e:	4b09      	ldr	r3, [pc, #36]	; (8004064 <DMA_CalcBaseAndBitshift+0x34>)
 8004040:	4413      	add	r3, r2
 8004042:	4a09      	ldr	r2, [pc, #36]	; (8004068 <DMA_CalcBaseAndBitshift+0x38>)
 8004044:	fba2 2303 	umull	r2, r3, r2, r3
 8004048:	091b      	lsrs	r3, r3, #4
 800404a:	009a      	lsls	r2, r3, #2
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a06      	ldr	r2, [pc, #24]	; (800406c <DMA_CalcBaseAndBitshift+0x3c>)
 8004054:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8004056:	bf00      	nop
 8004058:	370c      	adds	r7, #12
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	bffdfff8 	.word	0xbffdfff8
 8004068:	cccccccd 	.word	0xcccccccd
 800406c:	40020000 	.word	0x40020000

08004070 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004070:	b480      	push	{r7}
 8004072:	b087      	sub	sp, #28
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800407a:	2300      	movs	r3, #0
 800407c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800407e:	e14e      	b.n	800431e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	2101      	movs	r1, #1
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	fa01 f303 	lsl.w	r3, r1, r3
 800408c:	4013      	ands	r3, r2
 800408e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2b00      	cmp	r3, #0
 8004094:	f000 8140 	beq.w	8004318 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d00b      	beq.n	80040b8 <HAL_GPIO_Init+0x48>
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d007      	beq.n	80040b8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80040ac:	2b11      	cmp	r3, #17
 80040ae:	d003      	beq.n	80040b8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	2b12      	cmp	r3, #18
 80040b6:	d130      	bne.n	800411a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	005b      	lsls	r3, r3, #1
 80040c2:	2203      	movs	r2, #3
 80040c4:	fa02 f303 	lsl.w	r3, r2, r3
 80040c8:	43db      	mvns	r3, r3
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	4013      	ands	r3, r2
 80040ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	68da      	ldr	r2, [r3, #12]
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	005b      	lsls	r3, r3, #1
 80040d8:	fa02 f303 	lsl.w	r3, r2, r3
 80040dc:	693a      	ldr	r2, [r7, #16]
 80040de:	4313      	orrs	r3, r2
 80040e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	693a      	ldr	r2, [r7, #16]
 80040e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040ee:	2201      	movs	r2, #1
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	fa02 f303 	lsl.w	r3, r2, r3
 80040f6:	43db      	mvns	r3, r3
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	4013      	ands	r3, r2
 80040fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	091b      	lsrs	r3, r3, #4
 8004104:	f003 0201 	and.w	r2, r3, #1
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	fa02 f303 	lsl.w	r3, r2, r3
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	4313      	orrs	r3, r2
 8004112:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	005b      	lsls	r3, r3, #1
 8004124:	2203      	movs	r2, #3
 8004126:	fa02 f303 	lsl.w	r3, r2, r3
 800412a:	43db      	mvns	r3, r3
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	4013      	ands	r3, r2
 8004130:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	689a      	ldr	r2, [r3, #8]
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	005b      	lsls	r3, r3, #1
 800413a:	fa02 f303 	lsl.w	r3, r2, r3
 800413e:	693a      	ldr	r2, [r7, #16]
 8004140:	4313      	orrs	r3, r2
 8004142:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	693a      	ldr	r2, [r7, #16]
 8004148:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	2b02      	cmp	r3, #2
 8004150:	d003      	beq.n	800415a <HAL_GPIO_Init+0xea>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2b12      	cmp	r3, #18
 8004158:	d123      	bne.n	80041a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	08da      	lsrs	r2, r3, #3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	3208      	adds	r2, #8
 8004162:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004166:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	f003 0307 	and.w	r3, r3, #7
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	220f      	movs	r2, #15
 8004172:	fa02 f303 	lsl.w	r3, r2, r3
 8004176:	43db      	mvns	r3, r3
 8004178:	693a      	ldr	r2, [r7, #16]
 800417a:	4013      	ands	r3, r2
 800417c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	691a      	ldr	r2, [r3, #16]
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	f003 0307 	and.w	r3, r3, #7
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	fa02 f303 	lsl.w	r3, r2, r3
 800418e:	693a      	ldr	r2, [r7, #16]
 8004190:	4313      	orrs	r3, r2
 8004192:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	08da      	lsrs	r2, r3, #3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	3208      	adds	r2, #8
 800419c:	6939      	ldr	r1, [r7, #16]
 800419e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	005b      	lsls	r3, r3, #1
 80041ac:	2203      	movs	r2, #3
 80041ae:	fa02 f303 	lsl.w	r3, r2, r3
 80041b2:	43db      	mvns	r3, r3
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	4013      	ands	r3, r2
 80041b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f003 0203 	and.w	r2, r3, #3
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	005b      	lsls	r3, r3, #1
 80041c6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ca:	693a      	ldr	r2, [r7, #16]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f000 809a 	beq.w	8004318 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041e4:	4b55      	ldr	r3, [pc, #340]	; (800433c <HAL_GPIO_Init+0x2cc>)
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	4a54      	ldr	r2, [pc, #336]	; (800433c <HAL_GPIO_Init+0x2cc>)
 80041ea:	f043 0301 	orr.w	r3, r3, #1
 80041ee:	6193      	str	r3, [r2, #24]
 80041f0:	4b52      	ldr	r3, [pc, #328]	; (800433c <HAL_GPIO_Init+0x2cc>)
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	60bb      	str	r3, [r7, #8]
 80041fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80041fc:	4a50      	ldr	r2, [pc, #320]	; (8004340 <HAL_GPIO_Init+0x2d0>)
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	089b      	lsrs	r3, r3, #2
 8004202:	3302      	adds	r3, #2
 8004204:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004208:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f003 0303 	and.w	r3, r3, #3
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	220f      	movs	r2, #15
 8004214:	fa02 f303 	lsl.w	r3, r2, r3
 8004218:	43db      	mvns	r3, r3
 800421a:	693a      	ldr	r2, [r7, #16]
 800421c:	4013      	ands	r3, r2
 800421e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004226:	d013      	beq.n	8004250 <HAL_GPIO_Init+0x1e0>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a46      	ldr	r2, [pc, #280]	; (8004344 <HAL_GPIO_Init+0x2d4>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d00d      	beq.n	800424c <HAL_GPIO_Init+0x1dc>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a45      	ldr	r2, [pc, #276]	; (8004348 <HAL_GPIO_Init+0x2d8>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d007      	beq.n	8004248 <HAL_GPIO_Init+0x1d8>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a44      	ldr	r2, [pc, #272]	; (800434c <HAL_GPIO_Init+0x2dc>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d101      	bne.n	8004244 <HAL_GPIO_Init+0x1d4>
 8004240:	2303      	movs	r3, #3
 8004242:	e006      	b.n	8004252 <HAL_GPIO_Init+0x1e2>
 8004244:	2305      	movs	r3, #5
 8004246:	e004      	b.n	8004252 <HAL_GPIO_Init+0x1e2>
 8004248:	2302      	movs	r3, #2
 800424a:	e002      	b.n	8004252 <HAL_GPIO_Init+0x1e2>
 800424c:	2301      	movs	r3, #1
 800424e:	e000      	b.n	8004252 <HAL_GPIO_Init+0x1e2>
 8004250:	2300      	movs	r3, #0
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	f002 0203 	and.w	r2, r2, #3
 8004258:	0092      	lsls	r2, r2, #2
 800425a:	4093      	lsls	r3, r2
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	4313      	orrs	r3, r2
 8004260:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004262:	4937      	ldr	r1, [pc, #220]	; (8004340 <HAL_GPIO_Init+0x2d0>)
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	089b      	lsrs	r3, r3, #2
 8004268:	3302      	adds	r3, #2
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004270:	4b37      	ldr	r3, [pc, #220]	; (8004350 <HAL_GPIO_Init+0x2e0>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	43db      	mvns	r3, r3
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	4013      	ands	r3, r2
 800427e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d003      	beq.n	8004294 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	4313      	orrs	r3, r2
 8004292:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004294:	4a2e      	ldr	r2, [pc, #184]	; (8004350 <HAL_GPIO_Init+0x2e0>)
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800429a:	4b2d      	ldr	r3, [pc, #180]	; (8004350 <HAL_GPIO_Init+0x2e0>)
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	43db      	mvns	r3, r3
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	4013      	ands	r3, r2
 80042a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80042be:	4a24      	ldr	r2, [pc, #144]	; (8004350 <HAL_GPIO_Init+0x2e0>)
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042c4:	4b22      	ldr	r3, [pc, #136]	; (8004350 <HAL_GPIO_Init+0x2e0>)
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	43db      	mvns	r3, r3
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	4013      	ands	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d003      	beq.n	80042e8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80042e8:	4a19      	ldr	r2, [pc, #100]	; (8004350 <HAL_GPIO_Init+0x2e0>)
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80042ee:	4b18      	ldr	r3, [pc, #96]	; (8004350 <HAL_GPIO_Init+0x2e0>)
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	43db      	mvns	r3, r3
 80042f8:	693a      	ldr	r2, [r7, #16]
 80042fa:	4013      	ands	r3, r2
 80042fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004306:	2b00      	cmp	r3, #0
 8004308:	d003      	beq.n	8004312 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	4313      	orrs	r3, r2
 8004310:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004312:	4a0f      	ldr	r2, [pc, #60]	; (8004350 <HAL_GPIO_Init+0x2e0>)
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	3301      	adds	r3, #1
 800431c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	fa22 f303 	lsr.w	r3, r2, r3
 8004328:	2b00      	cmp	r3, #0
 800432a:	f47f aea9 	bne.w	8004080 <HAL_GPIO_Init+0x10>
  }
}
 800432e:	bf00      	nop
 8004330:	371c      	adds	r7, #28
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	40021000 	.word	0x40021000
 8004340:	40010000 	.word	0x40010000
 8004344:	48000400 	.word	0x48000400
 8004348:	48000800 	.word	0x48000800
 800434c:	48000c00 	.word	0x48000c00
 8004350:	40010400 	.word	0x40010400

08004354 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004354:	b480      	push	{r7}
 8004356:	b085      	sub	sp, #20
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	460b      	mov	r3, r1
 800435e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	691a      	ldr	r2, [r3, #16]
 8004364:	887b      	ldrh	r3, [r7, #2]
 8004366:	4013      	ands	r3, r2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d002      	beq.n	8004372 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800436c:	2301      	movs	r3, #1
 800436e:	73fb      	strb	r3, [r7, #15]
 8004370:	e001      	b.n	8004376 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004372:	2300      	movs	r3, #0
 8004374:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004376:	7bfb      	ldrb	r3, [r7, #15]
}
 8004378:	4618      	mov	r0, r3
 800437a:	3714      	adds	r7, #20
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	460b      	mov	r3, r1
 800438e:	807b      	strh	r3, [r7, #2]
 8004390:	4613      	mov	r3, r2
 8004392:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004394:	787b      	ldrb	r3, [r7, #1]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d003      	beq.n	80043a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800439a:	887a      	ldrh	r2, [r7, #2]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80043a0:	e002      	b.n	80043a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80043a2:	887a      	ldrh	r2, [r7, #2]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80043a8:	bf00      	nop
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b085      	sub	sp, #20
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	460b      	mov	r3, r1
 80043be:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	695b      	ldr	r3, [r3, #20]
 80043c4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80043c6:	887a      	ldrh	r2, [r7, #2]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	4013      	ands	r3, r2
 80043cc:	041a      	lsls	r2, r3, #16
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	43d9      	mvns	r1, r3
 80043d2:	887b      	ldrh	r3, [r7, #2]
 80043d4:	400b      	ands	r3, r1
 80043d6:	431a      	orrs	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	619a      	str	r2, [r3, #24]
}
 80043dc:	bf00      	nop
 80043de:	3714      	adds	r7, #20
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr

080043e8 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e038      	b.n	800446c <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8004402:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f245 5255 	movw	r2, #21845	; 0x5555
 800440c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	6852      	ldr	r2, [r2, #4]
 8004416:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	6892      	ldr	r2, [r2, #8]
 8004420:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004422:	f7fd fdfb 	bl	800201c <HAL_GetTick>
 8004426:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8004428:	e008      	b.n	800443c <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800442a:	f7fd fdf7 	bl	800201c <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b30      	cmp	r3, #48	; 0x30
 8004436:	d901      	bls.n	800443c <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e017      	b.n	800446c <HAL_IWDG_Init+0x84>
  while (hiwdg->Instance->SR != 0x00u)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d1f1      	bne.n	800442a <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	691a      	ldr	r2, [r3, #16]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	429a      	cmp	r2, r3
 8004452:	d005      	beq.n	8004460 <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	68d2      	ldr	r2, [r2, #12]
 800445c:	611a      	str	r2, [r3, #16]
 800445e:	e004      	b.n	800446a <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8004468:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800446a:	2300      	movs	r3, #0
}
 800446c:	4618      	mov	r0, r3
 800446e:	3710      	adds	r7, #16
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8004484:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	370c      	adds	r7, #12
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr

08004494 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800449a:	af00      	add	r7, sp, #0
 800449c:	1d3b      	adds	r3, r7, #4
 800449e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044a0:	1d3b      	adds	r3, r7, #4
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d102      	bne.n	80044ae <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	f000 bef4 	b.w	8005296 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044ae:	1d3b      	adds	r3, r7, #4
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0301 	and.w	r3, r3, #1
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	f000 816a 	beq.w	8004792 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80044be:	4bb3      	ldr	r3, [pc, #716]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f003 030c 	and.w	r3, r3, #12
 80044c6:	2b04      	cmp	r3, #4
 80044c8:	d00c      	beq.n	80044e4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80044ca:	4bb0      	ldr	r3, [pc, #704]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f003 030c 	and.w	r3, r3, #12
 80044d2:	2b08      	cmp	r3, #8
 80044d4:	d159      	bne.n	800458a <HAL_RCC_OscConfig+0xf6>
 80044d6:	4bad      	ldr	r3, [pc, #692]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044e2:	d152      	bne.n	800458a <HAL_RCC_OscConfig+0xf6>
 80044e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044e8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044ec:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80044f0:	fa93 f3a3 	rbit	r3, r3
 80044f4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80044f8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044fc:	fab3 f383 	clz	r3, r3
 8004500:	b2db      	uxtb	r3, r3
 8004502:	095b      	lsrs	r3, r3, #5
 8004504:	b2db      	uxtb	r3, r3
 8004506:	f043 0301 	orr.w	r3, r3, #1
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b01      	cmp	r3, #1
 800450e:	d102      	bne.n	8004516 <HAL_RCC_OscConfig+0x82>
 8004510:	4b9e      	ldr	r3, [pc, #632]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	e015      	b.n	8004542 <HAL_RCC_OscConfig+0xae>
 8004516:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800451a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800451e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004522:	fa93 f3a3 	rbit	r3, r3
 8004526:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800452a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800452e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004532:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004536:	fa93 f3a3 	rbit	r3, r3
 800453a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800453e:	4b93      	ldr	r3, [pc, #588]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 8004540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004542:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004546:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800454a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800454e:	fa92 f2a2 	rbit	r2, r2
 8004552:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004556:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800455a:	fab2 f282 	clz	r2, r2
 800455e:	b2d2      	uxtb	r2, r2
 8004560:	f042 0220 	orr.w	r2, r2, #32
 8004564:	b2d2      	uxtb	r2, r2
 8004566:	f002 021f 	and.w	r2, r2, #31
 800456a:	2101      	movs	r1, #1
 800456c:	fa01 f202 	lsl.w	r2, r1, r2
 8004570:	4013      	ands	r3, r2
 8004572:	2b00      	cmp	r3, #0
 8004574:	f000 810c 	beq.w	8004790 <HAL_RCC_OscConfig+0x2fc>
 8004578:	1d3b      	adds	r3, r7, #4
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	f040 8106 	bne.w	8004790 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	f000 be86 	b.w	8005296 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800458a:	1d3b      	adds	r3, r7, #4
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004594:	d106      	bne.n	80045a4 <HAL_RCC_OscConfig+0x110>
 8004596:	4b7d      	ldr	r3, [pc, #500]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a7c      	ldr	r2, [pc, #496]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 800459c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045a0:	6013      	str	r3, [r2, #0]
 80045a2:	e030      	b.n	8004606 <HAL_RCC_OscConfig+0x172>
 80045a4:	1d3b      	adds	r3, r7, #4
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10c      	bne.n	80045c8 <HAL_RCC_OscConfig+0x134>
 80045ae:	4b77      	ldr	r3, [pc, #476]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a76      	ldr	r2, [pc, #472]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80045b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045b8:	6013      	str	r3, [r2, #0]
 80045ba:	4b74      	ldr	r3, [pc, #464]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a73      	ldr	r2, [pc, #460]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80045c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045c4:	6013      	str	r3, [r2, #0]
 80045c6:	e01e      	b.n	8004606 <HAL_RCC_OscConfig+0x172>
 80045c8:	1d3b      	adds	r3, r7, #4
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045d2:	d10c      	bne.n	80045ee <HAL_RCC_OscConfig+0x15a>
 80045d4:	4b6d      	ldr	r3, [pc, #436]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a6c      	ldr	r2, [pc, #432]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80045da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045de:	6013      	str	r3, [r2, #0]
 80045e0:	4b6a      	ldr	r3, [pc, #424]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a69      	ldr	r2, [pc, #420]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80045e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045ea:	6013      	str	r3, [r2, #0]
 80045ec:	e00b      	b.n	8004606 <HAL_RCC_OscConfig+0x172>
 80045ee:	4b67      	ldr	r3, [pc, #412]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a66      	ldr	r2, [pc, #408]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80045f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045f8:	6013      	str	r3, [r2, #0]
 80045fa:	4b64      	ldr	r3, [pc, #400]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a63      	ldr	r2, [pc, #396]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 8004600:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004604:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004606:	4b61      	ldr	r3, [pc, #388]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 8004608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460a:	f023 020f 	bic.w	r2, r3, #15
 800460e:	1d3b      	adds	r3, r7, #4
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	495d      	ldr	r1, [pc, #372]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 8004616:	4313      	orrs	r3, r2
 8004618:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800461a:	1d3b      	adds	r3, r7, #4
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d059      	beq.n	80046d8 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004624:	f7fd fcfa 	bl	800201c <HAL_GetTick>
 8004628:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800462c:	e00a      	b.n	8004644 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800462e:	f7fd fcf5 	bl	800201c <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	2b64      	cmp	r3, #100	; 0x64
 800463c:	d902      	bls.n	8004644 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	f000 be29 	b.w	8005296 <HAL_RCC_OscConfig+0xe02>
 8004644:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004648:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800464c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004650:	fa93 f3a3 	rbit	r3, r3
 8004654:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004658:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800465c:	fab3 f383 	clz	r3, r3
 8004660:	b2db      	uxtb	r3, r3
 8004662:	095b      	lsrs	r3, r3, #5
 8004664:	b2db      	uxtb	r3, r3
 8004666:	f043 0301 	orr.w	r3, r3, #1
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b01      	cmp	r3, #1
 800466e:	d102      	bne.n	8004676 <HAL_RCC_OscConfig+0x1e2>
 8004670:	4b46      	ldr	r3, [pc, #280]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	e015      	b.n	80046a2 <HAL_RCC_OscConfig+0x20e>
 8004676:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800467a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800467e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004682:	fa93 f3a3 	rbit	r3, r3
 8004686:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800468a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800468e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004692:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004696:	fa93 f3a3 	rbit	r3, r3
 800469a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800469e:	4b3b      	ldr	r3, [pc, #236]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 80046a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80046a6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80046aa:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80046ae:	fa92 f2a2 	rbit	r2, r2
 80046b2:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80046b6:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80046ba:	fab2 f282 	clz	r2, r2
 80046be:	b2d2      	uxtb	r2, r2
 80046c0:	f042 0220 	orr.w	r2, r2, #32
 80046c4:	b2d2      	uxtb	r2, r2
 80046c6:	f002 021f 	and.w	r2, r2, #31
 80046ca:	2101      	movs	r1, #1
 80046cc:	fa01 f202 	lsl.w	r2, r1, r2
 80046d0:	4013      	ands	r3, r2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d0ab      	beq.n	800462e <HAL_RCC_OscConfig+0x19a>
 80046d6:	e05c      	b.n	8004792 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d8:	f7fd fca0 	bl	800201c <HAL_GetTick>
 80046dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046e0:	e00a      	b.n	80046f8 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046e2:	f7fd fc9b 	bl	800201c <HAL_GetTick>
 80046e6:	4602      	mov	r2, r0
 80046e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	2b64      	cmp	r3, #100	; 0x64
 80046f0:	d902      	bls.n	80046f8 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	f000 bdcf 	b.w	8005296 <HAL_RCC_OscConfig+0xe02>
 80046f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046fc:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004700:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004704:	fa93 f3a3 	rbit	r3, r3
 8004708:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800470c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004710:	fab3 f383 	clz	r3, r3
 8004714:	b2db      	uxtb	r3, r3
 8004716:	095b      	lsrs	r3, r3, #5
 8004718:	b2db      	uxtb	r3, r3
 800471a:	f043 0301 	orr.w	r3, r3, #1
 800471e:	b2db      	uxtb	r3, r3
 8004720:	2b01      	cmp	r3, #1
 8004722:	d102      	bne.n	800472a <HAL_RCC_OscConfig+0x296>
 8004724:	4b19      	ldr	r3, [pc, #100]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	e015      	b.n	8004756 <HAL_RCC_OscConfig+0x2c2>
 800472a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800472e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004732:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004736:	fa93 f3a3 	rbit	r3, r3
 800473a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800473e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004742:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004746:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800474a:	fa93 f3a3 	rbit	r3, r3
 800474e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004752:	4b0e      	ldr	r3, [pc, #56]	; (800478c <HAL_RCC_OscConfig+0x2f8>)
 8004754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004756:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800475a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800475e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004762:	fa92 f2a2 	rbit	r2, r2
 8004766:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800476a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800476e:	fab2 f282 	clz	r2, r2
 8004772:	b2d2      	uxtb	r2, r2
 8004774:	f042 0220 	orr.w	r2, r2, #32
 8004778:	b2d2      	uxtb	r2, r2
 800477a:	f002 021f 	and.w	r2, r2, #31
 800477e:	2101      	movs	r1, #1
 8004780:	fa01 f202 	lsl.w	r2, r1, r2
 8004784:	4013      	ands	r3, r2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1ab      	bne.n	80046e2 <HAL_RCC_OscConfig+0x24e>
 800478a:	e002      	b.n	8004792 <HAL_RCC_OscConfig+0x2fe>
 800478c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004790:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004792:	1d3b      	adds	r3, r7, #4
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0302 	and.w	r3, r3, #2
 800479c:	2b00      	cmp	r3, #0
 800479e:	f000 816f 	beq.w	8004a80 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80047a2:	4bd0      	ldr	r3, [pc, #832]	; (8004ae4 <HAL_RCC_OscConfig+0x650>)
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f003 030c 	and.w	r3, r3, #12
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00b      	beq.n	80047c6 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80047ae:	4bcd      	ldr	r3, [pc, #820]	; (8004ae4 <HAL_RCC_OscConfig+0x650>)
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	f003 030c 	and.w	r3, r3, #12
 80047b6:	2b08      	cmp	r3, #8
 80047b8:	d16c      	bne.n	8004894 <HAL_RCC_OscConfig+0x400>
 80047ba:	4bca      	ldr	r3, [pc, #808]	; (8004ae4 <HAL_RCC_OscConfig+0x650>)
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d166      	bne.n	8004894 <HAL_RCC_OscConfig+0x400>
 80047c6:	2302      	movs	r3, #2
 80047c8:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047cc:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80047d0:	fa93 f3a3 	rbit	r3, r3
 80047d4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80047d8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047dc:	fab3 f383 	clz	r3, r3
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	095b      	lsrs	r3, r3, #5
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	f043 0301 	orr.w	r3, r3, #1
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d102      	bne.n	80047f6 <HAL_RCC_OscConfig+0x362>
 80047f0:	4bbc      	ldr	r3, [pc, #752]	; (8004ae4 <HAL_RCC_OscConfig+0x650>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	e013      	b.n	800481e <HAL_RCC_OscConfig+0x38a>
 80047f6:	2302      	movs	r3, #2
 80047f8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047fc:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004800:	fa93 f3a3 	rbit	r3, r3
 8004804:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004808:	2302      	movs	r3, #2
 800480a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800480e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004812:	fa93 f3a3 	rbit	r3, r3
 8004816:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800481a:	4bb2      	ldr	r3, [pc, #712]	; (8004ae4 <HAL_RCC_OscConfig+0x650>)
 800481c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481e:	2202      	movs	r2, #2
 8004820:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004824:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004828:	fa92 f2a2 	rbit	r2, r2
 800482c:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004830:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004834:	fab2 f282 	clz	r2, r2
 8004838:	b2d2      	uxtb	r2, r2
 800483a:	f042 0220 	orr.w	r2, r2, #32
 800483e:	b2d2      	uxtb	r2, r2
 8004840:	f002 021f 	and.w	r2, r2, #31
 8004844:	2101      	movs	r1, #1
 8004846:	fa01 f202 	lsl.w	r2, r1, r2
 800484a:	4013      	ands	r3, r2
 800484c:	2b00      	cmp	r3, #0
 800484e:	d007      	beq.n	8004860 <HAL_RCC_OscConfig+0x3cc>
 8004850:	1d3b      	adds	r3, r7, #4
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	2b01      	cmp	r3, #1
 8004858:	d002      	beq.n	8004860 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	f000 bd1b 	b.w	8005296 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004860:	4ba0      	ldr	r3, [pc, #640]	; (8004ae4 <HAL_RCC_OscConfig+0x650>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004868:	1d3b      	adds	r3, r7, #4
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	21f8      	movs	r1, #248	; 0xf8
 8004870:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004874:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004878:	fa91 f1a1 	rbit	r1, r1
 800487c:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004880:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004884:	fab1 f181 	clz	r1, r1
 8004888:	b2c9      	uxtb	r1, r1
 800488a:	408b      	lsls	r3, r1
 800488c:	4995      	ldr	r1, [pc, #596]	; (8004ae4 <HAL_RCC_OscConfig+0x650>)
 800488e:	4313      	orrs	r3, r2
 8004890:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004892:	e0f5      	b.n	8004a80 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004894:	1d3b      	adds	r3, r7, #4
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	2b00      	cmp	r3, #0
 800489c:	f000 8085 	beq.w	80049aa <HAL_RCC_OscConfig+0x516>
 80048a0:	2301      	movs	r3, #1
 80048a2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048a6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80048aa:	fa93 f3a3 	rbit	r3, r3
 80048ae:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80048b2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048b6:	fab3 f383 	clz	r3, r3
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80048c0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	461a      	mov	r2, r3
 80048c8:	2301      	movs	r3, #1
 80048ca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048cc:	f7fd fba6 	bl	800201c <HAL_GetTick>
 80048d0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048d4:	e00a      	b.n	80048ec <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048d6:	f7fd fba1 	bl	800201c <HAL_GetTick>
 80048da:	4602      	mov	r2, r0
 80048dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d902      	bls.n	80048ec <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	f000 bcd5 	b.w	8005296 <HAL_RCC_OscConfig+0xe02>
 80048ec:	2302      	movs	r3, #2
 80048ee:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048f2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80048f6:	fa93 f3a3 	rbit	r3, r3
 80048fa:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80048fe:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004902:	fab3 f383 	clz	r3, r3
 8004906:	b2db      	uxtb	r3, r3
 8004908:	095b      	lsrs	r3, r3, #5
 800490a:	b2db      	uxtb	r3, r3
 800490c:	f043 0301 	orr.w	r3, r3, #1
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b01      	cmp	r3, #1
 8004914:	d102      	bne.n	800491c <HAL_RCC_OscConfig+0x488>
 8004916:	4b73      	ldr	r3, [pc, #460]	; (8004ae4 <HAL_RCC_OscConfig+0x650>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	e013      	b.n	8004944 <HAL_RCC_OscConfig+0x4b0>
 800491c:	2302      	movs	r3, #2
 800491e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004922:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004926:	fa93 f3a3 	rbit	r3, r3
 800492a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800492e:	2302      	movs	r3, #2
 8004930:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004934:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004938:	fa93 f3a3 	rbit	r3, r3
 800493c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004940:	4b68      	ldr	r3, [pc, #416]	; (8004ae4 <HAL_RCC_OscConfig+0x650>)
 8004942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004944:	2202      	movs	r2, #2
 8004946:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800494a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800494e:	fa92 f2a2 	rbit	r2, r2
 8004952:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004956:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800495a:	fab2 f282 	clz	r2, r2
 800495e:	b2d2      	uxtb	r2, r2
 8004960:	f042 0220 	orr.w	r2, r2, #32
 8004964:	b2d2      	uxtb	r2, r2
 8004966:	f002 021f 	and.w	r2, r2, #31
 800496a:	2101      	movs	r1, #1
 800496c:	fa01 f202 	lsl.w	r2, r1, r2
 8004970:	4013      	ands	r3, r2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d0af      	beq.n	80048d6 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004976:	4b5b      	ldr	r3, [pc, #364]	; (8004ae4 <HAL_RCC_OscConfig+0x650>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800497e:	1d3b      	adds	r3, r7, #4
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	695b      	ldr	r3, [r3, #20]
 8004984:	21f8      	movs	r1, #248	; 0xf8
 8004986:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800498a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800498e:	fa91 f1a1 	rbit	r1, r1
 8004992:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004996:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800499a:	fab1 f181 	clz	r1, r1
 800499e:	b2c9      	uxtb	r1, r1
 80049a0:	408b      	lsls	r3, r1
 80049a2:	4950      	ldr	r1, [pc, #320]	; (8004ae4 <HAL_RCC_OscConfig+0x650>)
 80049a4:	4313      	orrs	r3, r2
 80049a6:	600b      	str	r3, [r1, #0]
 80049a8:	e06a      	b.n	8004a80 <HAL_RCC_OscConfig+0x5ec>
 80049aa:	2301      	movs	r3, #1
 80049ac:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80049b4:	fa93 f3a3 	rbit	r3, r3
 80049b8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80049bc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049c0:	fab3 f383 	clz	r3, r3
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80049ca:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	461a      	mov	r2, r3
 80049d2:	2300      	movs	r3, #0
 80049d4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d6:	f7fd fb21 	bl	800201c <HAL_GetTick>
 80049da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049de:	e00a      	b.n	80049f6 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049e0:	f7fd fb1c 	bl	800201c <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	d902      	bls.n	80049f6 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	f000 bc50 	b.w	8005296 <HAL_RCC_OscConfig+0xe02>
 80049f6:	2302      	movs	r3, #2
 80049f8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049fc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004a00:	fa93 f3a3 	rbit	r3, r3
 8004a04:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004a08:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a0c:	fab3 f383 	clz	r3, r3
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	095b      	lsrs	r3, r3, #5
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	f043 0301 	orr.w	r3, r3, #1
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d102      	bne.n	8004a26 <HAL_RCC_OscConfig+0x592>
 8004a20:	4b30      	ldr	r3, [pc, #192]	; (8004ae4 <HAL_RCC_OscConfig+0x650>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	e013      	b.n	8004a4e <HAL_RCC_OscConfig+0x5ba>
 8004a26:	2302      	movs	r3, #2
 8004a28:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a2c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004a30:	fa93 f3a3 	rbit	r3, r3
 8004a34:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004a38:	2302      	movs	r3, #2
 8004a3a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004a3e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004a42:	fa93 f3a3 	rbit	r3, r3
 8004a46:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004a4a:	4b26      	ldr	r3, [pc, #152]	; (8004ae4 <HAL_RCC_OscConfig+0x650>)
 8004a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4e:	2202      	movs	r2, #2
 8004a50:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004a54:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004a58:	fa92 f2a2 	rbit	r2, r2
 8004a5c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004a60:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004a64:	fab2 f282 	clz	r2, r2
 8004a68:	b2d2      	uxtb	r2, r2
 8004a6a:	f042 0220 	orr.w	r2, r2, #32
 8004a6e:	b2d2      	uxtb	r2, r2
 8004a70:	f002 021f 	and.w	r2, r2, #31
 8004a74:	2101      	movs	r1, #1
 8004a76:	fa01 f202 	lsl.w	r2, r1, r2
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d1af      	bne.n	80049e0 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a80:	1d3b      	adds	r3, r7, #4
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0308 	and.w	r3, r3, #8
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	f000 80da 	beq.w	8004c44 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a90:	1d3b      	adds	r3, r7, #4
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	699b      	ldr	r3, [r3, #24]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d069      	beq.n	8004b6e <HAL_RCC_OscConfig+0x6da>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aa0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004aa4:	fa93 f3a3 	rbit	r3, r3
 8004aa8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004aac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ab0:	fab3 f383 	clz	r3, r3
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	4b0b      	ldr	r3, [pc, #44]	; (8004ae8 <HAL_RCC_OscConfig+0x654>)
 8004aba:	4413      	add	r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	461a      	mov	r2, r3
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ac4:	f7fd faaa 	bl	800201c <HAL_GetTick>
 8004ac8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004acc:	e00e      	b.n	8004aec <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ace:	f7fd faa5 	bl	800201c <HAL_GetTick>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b02      	cmp	r3, #2
 8004adc:	d906      	bls.n	8004aec <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e3d9      	b.n	8005296 <HAL_RCC_OscConfig+0xe02>
 8004ae2:	bf00      	nop
 8004ae4:	40021000 	.word	0x40021000
 8004ae8:	10908120 	.word	0x10908120
 8004aec:	2302      	movs	r3, #2
 8004aee:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004af2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004af6:	fa93 f3a3 	rbit	r3, r3
 8004afa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004afe:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004b02:	2202      	movs	r2, #2
 8004b04:	601a      	str	r2, [r3, #0]
 8004b06:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	fa93 f2a3 	rbit	r2, r3
 8004b10:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004b14:	601a      	str	r2, [r3, #0]
 8004b16:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004b1a:	2202      	movs	r2, #2
 8004b1c:	601a      	str	r2, [r3, #0]
 8004b1e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	fa93 f2a3 	rbit	r2, r3
 8004b28:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004b2c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b2e:	4ba5      	ldr	r3, [pc, #660]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004b30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b32:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004b36:	2102      	movs	r1, #2
 8004b38:	6019      	str	r1, [r3, #0]
 8004b3a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	fa93 f1a3 	rbit	r1, r3
 8004b44:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004b48:	6019      	str	r1, [r3, #0]
  return result;
 8004b4a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	fab3 f383 	clz	r3, r3
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	f003 031f 	and.w	r3, r3, #31
 8004b60:	2101      	movs	r1, #1
 8004b62:	fa01 f303 	lsl.w	r3, r1, r3
 8004b66:	4013      	ands	r3, r2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0b0      	beq.n	8004ace <HAL_RCC_OscConfig+0x63a>
 8004b6c:	e06a      	b.n	8004c44 <HAL_RCC_OscConfig+0x7b0>
 8004b6e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004b72:	2201      	movs	r2, #1
 8004b74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b76:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	fa93 f2a3 	rbit	r2, r3
 8004b80:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004b84:	601a      	str	r2, [r3, #0]
  return result;
 8004b86:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004b8a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b8c:	fab3 f383 	clz	r3, r3
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	461a      	mov	r2, r3
 8004b94:	4b8c      	ldr	r3, [pc, #560]	; (8004dc8 <HAL_RCC_OscConfig+0x934>)
 8004b96:	4413      	add	r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ba0:	f7fd fa3c 	bl	800201c <HAL_GetTick>
 8004ba4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ba8:	e009      	b.n	8004bbe <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004baa:	f7fd fa37 	bl	800201c <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e36b      	b.n	8005296 <HAL_RCC_OscConfig+0xe02>
 8004bbe:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	fa93 f2a3 	rbit	r2, r3
 8004bd0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004bd4:	601a      	str	r2, [r3, #0]
 8004bd6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004bda:	2202      	movs	r2, #2
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	fa93 f2a3 	rbit	r2, r3
 8004be8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004bec:	601a      	str	r2, [r3, #0]
 8004bee:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	601a      	str	r2, [r3, #0]
 8004bf6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	fa93 f2a3 	rbit	r2, r3
 8004c00:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004c04:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c06:	4b6f      	ldr	r3, [pc, #444]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004c08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c0a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004c0e:	2102      	movs	r1, #2
 8004c10:	6019      	str	r1, [r3, #0]
 8004c12:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	fa93 f1a3 	rbit	r1, r3
 8004c1c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004c20:	6019      	str	r1, [r3, #0]
  return result;
 8004c22:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	fab3 f383 	clz	r3, r3
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	f003 031f 	and.w	r3, r3, #31
 8004c38:	2101      	movs	r1, #1
 8004c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c3e:	4013      	ands	r3, r2
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d1b2      	bne.n	8004baa <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c44:	1d3b      	adds	r3, r7, #4
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0304 	and.w	r3, r3, #4
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	f000 8158 	beq.w	8004f04 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c54:	2300      	movs	r3, #0
 8004c56:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c5a:	4b5a      	ldr	r3, [pc, #360]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004c5c:	69db      	ldr	r3, [r3, #28]
 8004c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d112      	bne.n	8004c8c <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c66:	4b57      	ldr	r3, [pc, #348]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	4a56      	ldr	r2, [pc, #344]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c70:	61d3      	str	r3, [r2, #28]
 8004c72:	4b54      	ldr	r3, [pc, #336]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004c74:	69db      	ldr	r3, [r3, #28]
 8004c76:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004c7a:	f107 0308 	add.w	r3, r7, #8
 8004c7e:	601a      	str	r2, [r3, #0]
 8004c80:	f107 0308 	add.w	r3, r7, #8
 8004c84:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004c86:	2301      	movs	r3, #1
 8004c88:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c8c:	4b4f      	ldr	r3, [pc, #316]	; (8004dcc <HAL_RCC_OscConfig+0x938>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d11a      	bne.n	8004cce <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c98:	4b4c      	ldr	r3, [pc, #304]	; (8004dcc <HAL_RCC_OscConfig+0x938>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a4b      	ldr	r2, [pc, #300]	; (8004dcc <HAL_RCC_OscConfig+0x938>)
 8004c9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ca2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ca4:	f7fd f9ba 	bl	800201c <HAL_GetTick>
 8004ca8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cac:	e009      	b.n	8004cc2 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cae:	f7fd f9b5 	bl	800201c <HAL_GetTick>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b64      	cmp	r3, #100	; 0x64
 8004cbc:	d901      	bls.n	8004cc2 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e2e9      	b.n	8005296 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cc2:	4b42      	ldr	r3, [pc, #264]	; (8004dcc <HAL_RCC_OscConfig+0x938>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d0ef      	beq.n	8004cae <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cce:	1d3b      	adds	r3, r7, #4
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d106      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x852>
 8004cd8:	4b3a      	ldr	r3, [pc, #232]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004cda:	6a1b      	ldr	r3, [r3, #32]
 8004cdc:	4a39      	ldr	r2, [pc, #228]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004cde:	f043 0301 	orr.w	r3, r3, #1
 8004ce2:	6213      	str	r3, [r2, #32]
 8004ce4:	e02f      	b.n	8004d46 <HAL_RCC_OscConfig+0x8b2>
 8004ce6:	1d3b      	adds	r3, r7, #4
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d10c      	bne.n	8004d0a <HAL_RCC_OscConfig+0x876>
 8004cf0:	4b34      	ldr	r3, [pc, #208]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004cf2:	6a1b      	ldr	r3, [r3, #32]
 8004cf4:	4a33      	ldr	r2, [pc, #204]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004cf6:	f023 0301 	bic.w	r3, r3, #1
 8004cfa:	6213      	str	r3, [r2, #32]
 8004cfc:	4b31      	ldr	r3, [pc, #196]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004cfe:	6a1b      	ldr	r3, [r3, #32]
 8004d00:	4a30      	ldr	r2, [pc, #192]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004d02:	f023 0304 	bic.w	r3, r3, #4
 8004d06:	6213      	str	r3, [r2, #32]
 8004d08:	e01d      	b.n	8004d46 <HAL_RCC_OscConfig+0x8b2>
 8004d0a:	1d3b      	adds	r3, r7, #4
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	2b05      	cmp	r3, #5
 8004d12:	d10c      	bne.n	8004d2e <HAL_RCC_OscConfig+0x89a>
 8004d14:	4b2b      	ldr	r3, [pc, #172]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004d16:	6a1b      	ldr	r3, [r3, #32]
 8004d18:	4a2a      	ldr	r2, [pc, #168]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004d1a:	f043 0304 	orr.w	r3, r3, #4
 8004d1e:	6213      	str	r3, [r2, #32]
 8004d20:	4b28      	ldr	r3, [pc, #160]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004d22:	6a1b      	ldr	r3, [r3, #32]
 8004d24:	4a27      	ldr	r2, [pc, #156]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004d26:	f043 0301 	orr.w	r3, r3, #1
 8004d2a:	6213      	str	r3, [r2, #32]
 8004d2c:	e00b      	b.n	8004d46 <HAL_RCC_OscConfig+0x8b2>
 8004d2e:	4b25      	ldr	r3, [pc, #148]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004d30:	6a1b      	ldr	r3, [r3, #32]
 8004d32:	4a24      	ldr	r2, [pc, #144]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004d34:	f023 0301 	bic.w	r3, r3, #1
 8004d38:	6213      	str	r3, [r2, #32]
 8004d3a:	4b22      	ldr	r3, [pc, #136]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
 8004d3e:	4a21      	ldr	r2, [pc, #132]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004d40:	f023 0304 	bic.w	r3, r3, #4
 8004d44:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d46:	1d3b      	adds	r3, r7, #4
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d06b      	beq.n	8004e28 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d50:	f7fd f964 	bl	800201c <HAL_GetTick>
 8004d54:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d58:	e00b      	b.n	8004d72 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d5a:	f7fd f95f 	bl	800201c <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e291      	b.n	8005296 <HAL_RCC_OscConfig+0xe02>
 8004d72:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004d76:	2202      	movs	r2, #2
 8004d78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d7a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	fa93 f2a3 	rbit	r2, r3
 8004d84:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004d88:	601a      	str	r2, [r3, #0]
 8004d8a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004d8e:	2202      	movs	r2, #2
 8004d90:	601a      	str	r2, [r3, #0]
 8004d92:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	fa93 f2a3 	rbit	r2, r3
 8004d9c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004da0:	601a      	str	r2, [r3, #0]
  return result;
 8004da2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004da6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004da8:	fab3 f383 	clz	r3, r3
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	095b      	lsrs	r3, r3, #5
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	f043 0302 	orr.w	r3, r3, #2
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d109      	bne.n	8004dd0 <HAL_RCC_OscConfig+0x93c>
 8004dbc:	4b01      	ldr	r3, [pc, #4]	; (8004dc4 <HAL_RCC_OscConfig+0x930>)
 8004dbe:	6a1b      	ldr	r3, [r3, #32]
 8004dc0:	e014      	b.n	8004dec <HAL_RCC_OscConfig+0x958>
 8004dc2:	bf00      	nop
 8004dc4:	40021000 	.word	0x40021000
 8004dc8:	10908120 	.word	0x10908120
 8004dcc:	40007000 	.word	0x40007000
 8004dd0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004dd4:	2202      	movs	r2, #2
 8004dd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	fa93 f2a3 	rbit	r2, r3
 8004de2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	4bbb      	ldr	r3, [pc, #748]	; (80050d8 <HAL_RCC_OscConfig+0xc44>)
 8004dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dec:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004df0:	2102      	movs	r1, #2
 8004df2:	6011      	str	r1, [r2, #0]
 8004df4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004df8:	6812      	ldr	r2, [r2, #0]
 8004dfa:	fa92 f1a2 	rbit	r1, r2
 8004dfe:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004e02:	6011      	str	r1, [r2, #0]
  return result;
 8004e04:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004e08:	6812      	ldr	r2, [r2, #0]
 8004e0a:	fab2 f282 	clz	r2, r2
 8004e0e:	b2d2      	uxtb	r2, r2
 8004e10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e14:	b2d2      	uxtb	r2, r2
 8004e16:	f002 021f 	and.w	r2, r2, #31
 8004e1a:	2101      	movs	r1, #1
 8004e1c:	fa01 f202 	lsl.w	r2, r1, r2
 8004e20:	4013      	ands	r3, r2
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d099      	beq.n	8004d5a <HAL_RCC_OscConfig+0x8c6>
 8004e26:	e063      	b.n	8004ef0 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e28:	f7fd f8f8 	bl	800201c <HAL_GetTick>
 8004e2c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e30:	e00b      	b.n	8004e4a <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e32:	f7fd f8f3 	bl	800201c <HAL_GetTick>
 8004e36:	4602      	mov	r2, r0
 8004e38:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d901      	bls.n	8004e4a <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e225      	b.n	8005296 <HAL_RCC_OscConfig+0xe02>
 8004e4a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004e4e:	2202      	movs	r2, #2
 8004e50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e52:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	fa93 f2a3 	rbit	r2, r3
 8004e5c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004e60:	601a      	str	r2, [r3, #0]
 8004e62:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004e66:	2202      	movs	r2, #2
 8004e68:	601a      	str	r2, [r3, #0]
 8004e6a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	fa93 f2a3 	rbit	r2, r3
 8004e74:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004e78:	601a      	str	r2, [r3, #0]
  return result;
 8004e7a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004e7e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e80:	fab3 f383 	clz	r3, r3
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	095b      	lsrs	r3, r3, #5
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	f043 0302 	orr.w	r3, r3, #2
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d102      	bne.n	8004e9a <HAL_RCC_OscConfig+0xa06>
 8004e94:	4b90      	ldr	r3, [pc, #576]	; (80050d8 <HAL_RCC_OscConfig+0xc44>)
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	e00d      	b.n	8004eb6 <HAL_RCC_OscConfig+0xa22>
 8004e9a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004e9e:	2202      	movs	r2, #2
 8004ea0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	fa93 f2a3 	rbit	r2, r3
 8004eac:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004eb0:	601a      	str	r2, [r3, #0]
 8004eb2:	4b89      	ldr	r3, [pc, #548]	; (80050d8 <HAL_RCC_OscConfig+0xc44>)
 8004eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004eba:	2102      	movs	r1, #2
 8004ebc:	6011      	str	r1, [r2, #0]
 8004ebe:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004ec2:	6812      	ldr	r2, [r2, #0]
 8004ec4:	fa92 f1a2 	rbit	r1, r2
 8004ec8:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004ecc:	6011      	str	r1, [r2, #0]
  return result;
 8004ece:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004ed2:	6812      	ldr	r2, [r2, #0]
 8004ed4:	fab2 f282 	clz	r2, r2
 8004ed8:	b2d2      	uxtb	r2, r2
 8004eda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ede:	b2d2      	uxtb	r2, r2
 8004ee0:	f002 021f 	and.w	r2, r2, #31
 8004ee4:	2101      	movs	r1, #1
 8004ee6:	fa01 f202 	lsl.w	r2, r1, r2
 8004eea:	4013      	ands	r3, r2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d1a0      	bne.n	8004e32 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004ef0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d105      	bne.n	8004f04 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ef8:	4b77      	ldr	r3, [pc, #476]	; (80050d8 <HAL_RCC_OscConfig+0xc44>)
 8004efa:	69db      	ldr	r3, [r3, #28]
 8004efc:	4a76      	ldr	r2, [pc, #472]	; (80050d8 <HAL_RCC_OscConfig+0xc44>)
 8004efe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f02:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f04:	1d3b      	adds	r3, r7, #4
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	69db      	ldr	r3, [r3, #28]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	f000 81c2 	beq.w	8005294 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f10:	4b71      	ldr	r3, [pc, #452]	; (80050d8 <HAL_RCC_OscConfig+0xc44>)
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f003 030c 	and.w	r3, r3, #12
 8004f18:	2b08      	cmp	r3, #8
 8004f1a:	f000 819c 	beq.w	8005256 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f1e:	1d3b      	adds	r3, r7, #4
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	69db      	ldr	r3, [r3, #28]
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	f040 8114 	bne.w	8005152 <HAL_RCC_OscConfig+0xcbe>
 8004f2a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004f2e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004f32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f34:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	fa93 f2a3 	rbit	r2, r3
 8004f3e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004f42:	601a      	str	r2, [r3, #0]
  return result;
 8004f44:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004f48:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f4a:	fab3 f383 	clz	r3, r3
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004f54:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004f58:	009b      	lsls	r3, r3, #2
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f60:	f7fd f85c 	bl	800201c <HAL_GetTick>
 8004f64:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f68:	e009      	b.n	8004f7e <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f6a:	f7fd f857 	bl	800201c <HAL_GetTick>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	d901      	bls.n	8004f7e <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e18b      	b.n	8005296 <HAL_RCC_OscConfig+0xe02>
 8004f7e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004f82:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f88:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	fa93 f2a3 	rbit	r2, r3
 8004f92:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004f96:	601a      	str	r2, [r3, #0]
  return result;
 8004f98:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004f9c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f9e:	fab3 f383 	clz	r3, r3
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	095b      	lsrs	r3, r3, #5
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	f043 0301 	orr.w	r3, r3, #1
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d102      	bne.n	8004fb8 <HAL_RCC_OscConfig+0xb24>
 8004fb2:	4b49      	ldr	r3, [pc, #292]	; (80050d8 <HAL_RCC_OscConfig+0xc44>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	e01b      	b.n	8004ff0 <HAL_RCC_OscConfig+0xb5c>
 8004fb8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004fbc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004fc0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fc2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	fa93 f2a3 	rbit	r2, r3
 8004fcc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004fd0:	601a      	str	r2, [r3, #0]
 8004fd2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004fd6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	fa93 f2a3 	rbit	r2, r3
 8004fe6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004fea:	601a      	str	r2, [r3, #0]
 8004fec:	4b3a      	ldr	r3, [pc, #232]	; (80050d8 <HAL_RCC_OscConfig+0xc44>)
 8004fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004ff4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004ff8:	6011      	str	r1, [r2, #0]
 8004ffa:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004ffe:	6812      	ldr	r2, [r2, #0]
 8005000:	fa92 f1a2 	rbit	r1, r2
 8005004:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005008:	6011      	str	r1, [r2, #0]
  return result;
 800500a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800500e:	6812      	ldr	r2, [r2, #0]
 8005010:	fab2 f282 	clz	r2, r2
 8005014:	b2d2      	uxtb	r2, r2
 8005016:	f042 0220 	orr.w	r2, r2, #32
 800501a:	b2d2      	uxtb	r2, r2
 800501c:	f002 021f 	and.w	r2, r2, #31
 8005020:	2101      	movs	r1, #1
 8005022:	fa01 f202 	lsl.w	r2, r1, r2
 8005026:	4013      	ands	r3, r2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d19e      	bne.n	8004f6a <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800502c:	4b2a      	ldr	r3, [pc, #168]	; (80050d8 <HAL_RCC_OscConfig+0xc44>)
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005034:	1d3b      	adds	r3, r7, #4
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800503a:	1d3b      	adds	r3, r7, #4
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	6a1b      	ldr	r3, [r3, #32]
 8005040:	430b      	orrs	r3, r1
 8005042:	4925      	ldr	r1, [pc, #148]	; (80050d8 <HAL_RCC_OscConfig+0xc44>)
 8005044:	4313      	orrs	r3, r2
 8005046:	604b      	str	r3, [r1, #4]
 8005048:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800504c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005050:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005052:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	fa93 f2a3 	rbit	r2, r3
 800505c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005060:	601a      	str	r2, [r3, #0]
  return result;
 8005062:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005066:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005068:	fab3 f383 	clz	r3, r3
 800506c:	b2db      	uxtb	r3, r3
 800506e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005072:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	461a      	mov	r2, r3
 800507a:	2301      	movs	r3, #1
 800507c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800507e:	f7fc ffcd 	bl	800201c <HAL_GetTick>
 8005082:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005086:	e009      	b.n	800509c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005088:	f7fc ffc8 	bl	800201c <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	2b02      	cmp	r3, #2
 8005096:	d901      	bls.n	800509c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e0fc      	b.n	8005296 <HAL_RCC_OscConfig+0xe02>
 800509c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80050a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050a6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	fa93 f2a3 	rbit	r2, r3
 80050b0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80050b4:	601a      	str	r2, [r3, #0]
  return result;
 80050b6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80050ba:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050bc:	fab3 f383 	clz	r3, r3
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	095b      	lsrs	r3, r3, #5
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	f043 0301 	orr.w	r3, r3, #1
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d105      	bne.n	80050dc <HAL_RCC_OscConfig+0xc48>
 80050d0:	4b01      	ldr	r3, [pc, #4]	; (80050d8 <HAL_RCC_OscConfig+0xc44>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	e01e      	b.n	8005114 <HAL_RCC_OscConfig+0xc80>
 80050d6:	bf00      	nop
 80050d8:	40021000 	.word	0x40021000
 80050dc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80050e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050e6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	fa93 f2a3 	rbit	r2, r3
 80050f0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80050f4:	601a      	str	r2, [r3, #0]
 80050f6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80050fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050fe:	601a      	str	r2, [r3, #0]
 8005100:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	fa93 f2a3 	rbit	r2, r3
 800510a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800510e:	601a      	str	r2, [r3, #0]
 8005110:	4b63      	ldr	r3, [pc, #396]	; (80052a0 <HAL_RCC_OscConfig+0xe0c>)
 8005112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005114:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005118:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800511c:	6011      	str	r1, [r2, #0]
 800511e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005122:	6812      	ldr	r2, [r2, #0]
 8005124:	fa92 f1a2 	rbit	r1, r2
 8005128:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800512c:	6011      	str	r1, [r2, #0]
  return result;
 800512e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005132:	6812      	ldr	r2, [r2, #0]
 8005134:	fab2 f282 	clz	r2, r2
 8005138:	b2d2      	uxtb	r2, r2
 800513a:	f042 0220 	orr.w	r2, r2, #32
 800513e:	b2d2      	uxtb	r2, r2
 8005140:	f002 021f 	and.w	r2, r2, #31
 8005144:	2101      	movs	r1, #1
 8005146:	fa01 f202 	lsl.w	r2, r1, r2
 800514a:	4013      	ands	r3, r2
 800514c:	2b00      	cmp	r3, #0
 800514e:	d09b      	beq.n	8005088 <HAL_RCC_OscConfig+0xbf4>
 8005150:	e0a0      	b.n	8005294 <HAL_RCC_OscConfig+0xe00>
 8005152:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005156:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800515a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800515c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	fa93 f2a3 	rbit	r2, r3
 8005166:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800516a:	601a      	str	r2, [r3, #0]
  return result;
 800516c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005170:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005172:	fab3 f383 	clz	r3, r3
 8005176:	b2db      	uxtb	r3, r3
 8005178:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800517c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	461a      	mov	r2, r3
 8005184:	2300      	movs	r3, #0
 8005186:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005188:	f7fc ff48 	bl	800201c <HAL_GetTick>
 800518c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005190:	e009      	b.n	80051a6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005192:	f7fc ff43 	bl	800201c <HAL_GetTick>
 8005196:	4602      	mov	r2, r0
 8005198:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d901      	bls.n	80051a6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e077      	b.n	8005296 <HAL_RCC_OscConfig+0xe02>
 80051a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80051aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051b0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	fa93 f2a3 	rbit	r2, r3
 80051ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051be:	601a      	str	r2, [r3, #0]
  return result;
 80051c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051c4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051c6:	fab3 f383 	clz	r3, r3
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	095b      	lsrs	r3, r3, #5
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	f043 0301 	orr.w	r3, r3, #1
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d102      	bne.n	80051e0 <HAL_RCC_OscConfig+0xd4c>
 80051da:	4b31      	ldr	r3, [pc, #196]	; (80052a0 <HAL_RCC_OscConfig+0xe0c>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	e01b      	b.n	8005218 <HAL_RCC_OscConfig+0xd84>
 80051e0:	f107 0320 	add.w	r3, r7, #32
 80051e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ea:	f107 0320 	add.w	r3, r7, #32
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	fa93 f2a3 	rbit	r2, r3
 80051f4:	f107 031c 	add.w	r3, r7, #28
 80051f8:	601a      	str	r2, [r3, #0]
 80051fa:	f107 0318 	add.w	r3, r7, #24
 80051fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005202:	601a      	str	r2, [r3, #0]
 8005204:	f107 0318 	add.w	r3, r7, #24
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	fa93 f2a3 	rbit	r2, r3
 800520e:	f107 0314 	add.w	r3, r7, #20
 8005212:	601a      	str	r2, [r3, #0]
 8005214:	4b22      	ldr	r3, [pc, #136]	; (80052a0 <HAL_RCC_OscConfig+0xe0c>)
 8005216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005218:	f107 0210 	add.w	r2, r7, #16
 800521c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005220:	6011      	str	r1, [r2, #0]
 8005222:	f107 0210 	add.w	r2, r7, #16
 8005226:	6812      	ldr	r2, [r2, #0]
 8005228:	fa92 f1a2 	rbit	r1, r2
 800522c:	f107 020c 	add.w	r2, r7, #12
 8005230:	6011      	str	r1, [r2, #0]
  return result;
 8005232:	f107 020c 	add.w	r2, r7, #12
 8005236:	6812      	ldr	r2, [r2, #0]
 8005238:	fab2 f282 	clz	r2, r2
 800523c:	b2d2      	uxtb	r2, r2
 800523e:	f042 0220 	orr.w	r2, r2, #32
 8005242:	b2d2      	uxtb	r2, r2
 8005244:	f002 021f 	and.w	r2, r2, #31
 8005248:	2101      	movs	r1, #1
 800524a:	fa01 f202 	lsl.w	r2, r1, r2
 800524e:	4013      	ands	r3, r2
 8005250:	2b00      	cmp	r3, #0
 8005252:	d19e      	bne.n	8005192 <HAL_RCC_OscConfig+0xcfe>
 8005254:	e01e      	b.n	8005294 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005256:	1d3b      	adds	r3, r7, #4
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	69db      	ldr	r3, [r3, #28]
 800525c:	2b01      	cmp	r3, #1
 800525e:	d101      	bne.n	8005264 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e018      	b.n	8005296 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005264:	4b0e      	ldr	r3, [pc, #56]	; (80052a0 <HAL_RCC_OscConfig+0xe0c>)
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800526c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005270:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005274:	1d3b      	adds	r3, r7, #4
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	429a      	cmp	r2, r3
 800527c:	d108      	bne.n	8005290 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800527e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005282:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005286:	1d3b      	adds	r3, r7, #4
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800528c:	429a      	cmp	r2, r3
 800528e:	d001      	beq.n	8005294 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e000      	b.n	8005296 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	40021000 	.word	0x40021000

080052a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b09e      	sub	sp, #120	; 0x78
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80052ae:	2300      	movs	r3, #0
 80052b0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d101      	bne.n	80052bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e162      	b.n	8005582 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052bc:	4b90      	ldr	r3, [pc, #576]	; (8005500 <HAL_RCC_ClockConfig+0x25c>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0307 	and.w	r3, r3, #7
 80052c4:	683a      	ldr	r2, [r7, #0]
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d910      	bls.n	80052ec <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ca:	4b8d      	ldr	r3, [pc, #564]	; (8005500 <HAL_RCC_ClockConfig+0x25c>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f023 0207 	bic.w	r2, r3, #7
 80052d2:	498b      	ldr	r1, [pc, #556]	; (8005500 <HAL_RCC_ClockConfig+0x25c>)
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052da:	4b89      	ldr	r3, [pc, #548]	; (8005500 <HAL_RCC_ClockConfig+0x25c>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0307 	and.w	r3, r3, #7
 80052e2:	683a      	ldr	r2, [r7, #0]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d001      	beq.n	80052ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e14a      	b.n	8005582 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 0302 	and.w	r3, r3, #2
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d008      	beq.n	800530a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052f8:	4b82      	ldr	r3, [pc, #520]	; (8005504 <HAL_RCC_ClockConfig+0x260>)
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	497f      	ldr	r1, [pc, #508]	; (8005504 <HAL_RCC_ClockConfig+0x260>)
 8005306:	4313      	orrs	r3, r2
 8005308:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f003 0301 	and.w	r3, r3, #1
 8005312:	2b00      	cmp	r3, #0
 8005314:	f000 80dc 	beq.w	80054d0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	2b01      	cmp	r3, #1
 800531e:	d13c      	bne.n	800539a <HAL_RCC_ClockConfig+0xf6>
 8005320:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005324:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005326:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005328:	fa93 f3a3 	rbit	r3, r3
 800532c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800532e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005330:	fab3 f383 	clz	r3, r3
 8005334:	b2db      	uxtb	r3, r3
 8005336:	095b      	lsrs	r3, r3, #5
 8005338:	b2db      	uxtb	r3, r3
 800533a:	f043 0301 	orr.w	r3, r3, #1
 800533e:	b2db      	uxtb	r3, r3
 8005340:	2b01      	cmp	r3, #1
 8005342:	d102      	bne.n	800534a <HAL_RCC_ClockConfig+0xa6>
 8005344:	4b6f      	ldr	r3, [pc, #444]	; (8005504 <HAL_RCC_ClockConfig+0x260>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	e00f      	b.n	800536a <HAL_RCC_ClockConfig+0xc6>
 800534a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800534e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005350:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005352:	fa93 f3a3 	rbit	r3, r3
 8005356:	667b      	str	r3, [r7, #100]	; 0x64
 8005358:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800535c:	663b      	str	r3, [r7, #96]	; 0x60
 800535e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005360:	fa93 f3a3 	rbit	r3, r3
 8005364:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005366:	4b67      	ldr	r3, [pc, #412]	; (8005504 <HAL_RCC_ClockConfig+0x260>)
 8005368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800536e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005370:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005372:	fa92 f2a2 	rbit	r2, r2
 8005376:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005378:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800537a:	fab2 f282 	clz	r2, r2
 800537e:	b2d2      	uxtb	r2, r2
 8005380:	f042 0220 	orr.w	r2, r2, #32
 8005384:	b2d2      	uxtb	r2, r2
 8005386:	f002 021f 	and.w	r2, r2, #31
 800538a:	2101      	movs	r1, #1
 800538c:	fa01 f202 	lsl.w	r2, r1, r2
 8005390:	4013      	ands	r3, r2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d17b      	bne.n	800548e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e0f3      	b.n	8005582 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d13c      	bne.n	800541c <HAL_RCC_ClockConfig+0x178>
 80053a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053a6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053aa:	fa93 f3a3 	rbit	r3, r3
 80053ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80053b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053b2:	fab3 f383 	clz	r3, r3
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	095b      	lsrs	r3, r3, #5
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	f043 0301 	orr.w	r3, r3, #1
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d102      	bne.n	80053cc <HAL_RCC_ClockConfig+0x128>
 80053c6:	4b4f      	ldr	r3, [pc, #316]	; (8005504 <HAL_RCC_ClockConfig+0x260>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	e00f      	b.n	80053ec <HAL_RCC_ClockConfig+0x148>
 80053cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053d0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053d4:	fa93 f3a3 	rbit	r3, r3
 80053d8:	647b      	str	r3, [r7, #68]	; 0x44
 80053da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053de:	643b      	str	r3, [r7, #64]	; 0x40
 80053e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053e2:	fa93 f3a3 	rbit	r3, r3
 80053e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053e8:	4b46      	ldr	r3, [pc, #280]	; (8005504 <HAL_RCC_ClockConfig+0x260>)
 80053ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053f0:	63ba      	str	r2, [r7, #56]	; 0x38
 80053f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053f4:	fa92 f2a2 	rbit	r2, r2
 80053f8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80053fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80053fc:	fab2 f282 	clz	r2, r2
 8005400:	b2d2      	uxtb	r2, r2
 8005402:	f042 0220 	orr.w	r2, r2, #32
 8005406:	b2d2      	uxtb	r2, r2
 8005408:	f002 021f 	and.w	r2, r2, #31
 800540c:	2101      	movs	r1, #1
 800540e:	fa01 f202 	lsl.w	r2, r1, r2
 8005412:	4013      	ands	r3, r2
 8005414:	2b00      	cmp	r3, #0
 8005416:	d13a      	bne.n	800548e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	e0b2      	b.n	8005582 <HAL_RCC_ClockConfig+0x2de>
 800541c:	2302      	movs	r3, #2
 800541e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005422:	fa93 f3a3 	rbit	r3, r3
 8005426:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800542a:	fab3 f383 	clz	r3, r3
 800542e:	b2db      	uxtb	r3, r3
 8005430:	095b      	lsrs	r3, r3, #5
 8005432:	b2db      	uxtb	r3, r3
 8005434:	f043 0301 	orr.w	r3, r3, #1
 8005438:	b2db      	uxtb	r3, r3
 800543a:	2b01      	cmp	r3, #1
 800543c:	d102      	bne.n	8005444 <HAL_RCC_ClockConfig+0x1a0>
 800543e:	4b31      	ldr	r3, [pc, #196]	; (8005504 <HAL_RCC_ClockConfig+0x260>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	e00d      	b.n	8005460 <HAL_RCC_ClockConfig+0x1bc>
 8005444:	2302      	movs	r3, #2
 8005446:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800544a:	fa93 f3a3 	rbit	r3, r3
 800544e:	627b      	str	r3, [r7, #36]	; 0x24
 8005450:	2302      	movs	r3, #2
 8005452:	623b      	str	r3, [r7, #32]
 8005454:	6a3b      	ldr	r3, [r7, #32]
 8005456:	fa93 f3a3 	rbit	r3, r3
 800545a:	61fb      	str	r3, [r7, #28]
 800545c:	4b29      	ldr	r3, [pc, #164]	; (8005504 <HAL_RCC_ClockConfig+0x260>)
 800545e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005460:	2202      	movs	r2, #2
 8005462:	61ba      	str	r2, [r7, #24]
 8005464:	69ba      	ldr	r2, [r7, #24]
 8005466:	fa92 f2a2 	rbit	r2, r2
 800546a:	617a      	str	r2, [r7, #20]
  return result;
 800546c:	697a      	ldr	r2, [r7, #20]
 800546e:	fab2 f282 	clz	r2, r2
 8005472:	b2d2      	uxtb	r2, r2
 8005474:	f042 0220 	orr.w	r2, r2, #32
 8005478:	b2d2      	uxtb	r2, r2
 800547a:	f002 021f 	and.w	r2, r2, #31
 800547e:	2101      	movs	r1, #1
 8005480:	fa01 f202 	lsl.w	r2, r1, r2
 8005484:	4013      	ands	r3, r2
 8005486:	2b00      	cmp	r3, #0
 8005488:	d101      	bne.n	800548e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e079      	b.n	8005582 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800548e:	4b1d      	ldr	r3, [pc, #116]	; (8005504 <HAL_RCC_ClockConfig+0x260>)
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	f023 0203 	bic.w	r2, r3, #3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	491a      	ldr	r1, [pc, #104]	; (8005504 <HAL_RCC_ClockConfig+0x260>)
 800549c:	4313      	orrs	r3, r2
 800549e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054a0:	f7fc fdbc 	bl	800201c <HAL_GetTick>
 80054a4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054a6:	e00a      	b.n	80054be <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054a8:	f7fc fdb8 	bl	800201c <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d901      	bls.n	80054be <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e061      	b.n	8005582 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054be:	4b11      	ldr	r3, [pc, #68]	; (8005504 <HAL_RCC_ClockConfig+0x260>)
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	f003 020c 	and.w	r2, r3, #12
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d1eb      	bne.n	80054a8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80054d0:	4b0b      	ldr	r3, [pc, #44]	; (8005500 <HAL_RCC_ClockConfig+0x25c>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0307 	and.w	r3, r3, #7
 80054d8:	683a      	ldr	r2, [r7, #0]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d214      	bcs.n	8005508 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054de:	4b08      	ldr	r3, [pc, #32]	; (8005500 <HAL_RCC_ClockConfig+0x25c>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f023 0207 	bic.w	r2, r3, #7
 80054e6:	4906      	ldr	r1, [pc, #24]	; (8005500 <HAL_RCC_ClockConfig+0x25c>)
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054ee:	4b04      	ldr	r3, [pc, #16]	; (8005500 <HAL_RCC_ClockConfig+0x25c>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0307 	and.w	r3, r3, #7
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d005      	beq.n	8005508 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e040      	b.n	8005582 <HAL_RCC_ClockConfig+0x2de>
 8005500:	40022000 	.word	0x40022000
 8005504:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 0304 	and.w	r3, r3, #4
 8005510:	2b00      	cmp	r3, #0
 8005512:	d008      	beq.n	8005526 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005514:	4b1d      	ldr	r3, [pc, #116]	; (800558c <HAL_RCC_ClockConfig+0x2e8>)
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	491a      	ldr	r1, [pc, #104]	; (800558c <HAL_RCC_ClockConfig+0x2e8>)
 8005522:	4313      	orrs	r3, r2
 8005524:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0308 	and.w	r3, r3, #8
 800552e:	2b00      	cmp	r3, #0
 8005530:	d009      	beq.n	8005546 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005532:	4b16      	ldr	r3, [pc, #88]	; (800558c <HAL_RCC_ClockConfig+0x2e8>)
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	00db      	lsls	r3, r3, #3
 8005540:	4912      	ldr	r1, [pc, #72]	; (800558c <HAL_RCC_ClockConfig+0x2e8>)
 8005542:	4313      	orrs	r3, r2
 8005544:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005546:	f000 f829 	bl	800559c <HAL_RCC_GetSysClockFreq>
 800554a:	4601      	mov	r1, r0
 800554c:	4b0f      	ldr	r3, [pc, #60]	; (800558c <HAL_RCC_ClockConfig+0x2e8>)
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005554:	22f0      	movs	r2, #240	; 0xf0
 8005556:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005558:	693a      	ldr	r2, [r7, #16]
 800555a:	fa92 f2a2 	rbit	r2, r2
 800555e:	60fa      	str	r2, [r7, #12]
  return result;
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	fab2 f282 	clz	r2, r2
 8005566:	b2d2      	uxtb	r2, r2
 8005568:	40d3      	lsrs	r3, r2
 800556a:	4a09      	ldr	r2, [pc, #36]	; (8005590 <HAL_RCC_ClockConfig+0x2ec>)
 800556c:	5cd3      	ldrb	r3, [r2, r3]
 800556e:	fa21 f303 	lsr.w	r3, r1, r3
 8005572:	4a08      	ldr	r2, [pc, #32]	; (8005594 <HAL_RCC_ClockConfig+0x2f0>)
 8005574:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005576:	4b08      	ldr	r3, [pc, #32]	; (8005598 <HAL_RCC_ClockConfig+0x2f4>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4618      	mov	r0, r3
 800557c:	f7fc fd0a 	bl	8001f94 <HAL_InitTick>
  
  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	3778      	adds	r7, #120	; 0x78
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	40021000 	.word	0x40021000
 8005590:	08009b18 	.word	0x08009b18
 8005594:	20000000 	.word	0x20000000
 8005598:	20000004 	.word	0x20000004

0800559c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800559c:	b480      	push	{r7}
 800559e:	b08b      	sub	sp, #44	; 0x2c
 80055a0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80055a2:	2300      	movs	r3, #0
 80055a4:	61fb      	str	r3, [r7, #28]
 80055a6:	2300      	movs	r3, #0
 80055a8:	61bb      	str	r3, [r7, #24]
 80055aa:	2300      	movs	r3, #0
 80055ac:	627b      	str	r3, [r7, #36]	; 0x24
 80055ae:	2300      	movs	r3, #0
 80055b0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80055b2:	2300      	movs	r3, #0
 80055b4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80055b6:	4b29      	ldr	r3, [pc, #164]	; (800565c <HAL_RCC_GetSysClockFreq+0xc0>)
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	f003 030c 	and.w	r3, r3, #12
 80055c2:	2b04      	cmp	r3, #4
 80055c4:	d002      	beq.n	80055cc <HAL_RCC_GetSysClockFreq+0x30>
 80055c6:	2b08      	cmp	r3, #8
 80055c8:	d003      	beq.n	80055d2 <HAL_RCC_GetSysClockFreq+0x36>
 80055ca:	e03c      	b.n	8005646 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80055cc:	4b24      	ldr	r3, [pc, #144]	; (8005660 <HAL_RCC_GetSysClockFreq+0xc4>)
 80055ce:	623b      	str	r3, [r7, #32]
      break;
 80055d0:	e03c      	b.n	800564c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80055d2:	69fb      	ldr	r3, [r7, #28]
 80055d4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80055d8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80055dc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055de:	68ba      	ldr	r2, [r7, #8]
 80055e0:	fa92 f2a2 	rbit	r2, r2
 80055e4:	607a      	str	r2, [r7, #4]
  return result;
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	fab2 f282 	clz	r2, r2
 80055ec:	b2d2      	uxtb	r2, r2
 80055ee:	40d3      	lsrs	r3, r2
 80055f0:	4a1c      	ldr	r2, [pc, #112]	; (8005664 <HAL_RCC_GetSysClockFreq+0xc8>)
 80055f2:	5cd3      	ldrb	r3, [r2, r3]
 80055f4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80055f6:	4b19      	ldr	r3, [pc, #100]	; (800565c <HAL_RCC_GetSysClockFreq+0xc0>)
 80055f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055fa:	f003 030f 	and.w	r3, r3, #15
 80055fe:	220f      	movs	r2, #15
 8005600:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005602:	693a      	ldr	r2, [r7, #16]
 8005604:	fa92 f2a2 	rbit	r2, r2
 8005608:	60fa      	str	r2, [r7, #12]
  return result;
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	fab2 f282 	clz	r2, r2
 8005610:	b2d2      	uxtb	r2, r2
 8005612:	40d3      	lsrs	r3, r2
 8005614:	4a14      	ldr	r2, [pc, #80]	; (8005668 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005616:	5cd3      	ldrb	r3, [r2, r3]
 8005618:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d008      	beq.n	8005636 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005624:	4a0e      	ldr	r2, [pc, #56]	; (8005660 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	fbb2 f2f3 	udiv	r2, r2, r3
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	fb02 f303 	mul.w	r3, r2, r3
 8005632:	627b      	str	r3, [r7, #36]	; 0x24
 8005634:	e004      	b.n	8005640 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	4a0c      	ldr	r2, [pc, #48]	; (800566c <HAL_RCC_GetSysClockFreq+0xd0>)
 800563a:	fb02 f303 	mul.w	r3, r2, r3
 800563e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005642:	623b      	str	r3, [r7, #32]
      break;
 8005644:	e002      	b.n	800564c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005646:	4b06      	ldr	r3, [pc, #24]	; (8005660 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005648:	623b      	str	r3, [r7, #32]
      break;
 800564a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800564c:	6a3b      	ldr	r3, [r7, #32]
}
 800564e:	4618      	mov	r0, r3
 8005650:	372c      	adds	r7, #44	; 0x2c
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	40021000 	.word	0x40021000
 8005660:	007a1200 	.word	0x007a1200
 8005664:	08009b30 	.word	0x08009b30
 8005668:	08009b40 	.word	0x08009b40
 800566c:	003d0900 	.word	0x003d0900

08005670 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005670:	b480      	push	{r7}
 8005672:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005674:	4b03      	ldr	r3, [pc, #12]	; (8005684 <HAL_RCC_GetHCLKFreq+0x14>)
 8005676:	681b      	ldr	r3, [r3, #0]
}
 8005678:	4618      	mov	r0, r3
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	20000000 	.word	0x20000000

08005688 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800568e:	f7ff ffef 	bl	8005670 <HAL_RCC_GetHCLKFreq>
 8005692:	4601      	mov	r1, r0
 8005694:	4b0b      	ldr	r3, [pc, #44]	; (80056c4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800569c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80056a0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	fa92 f2a2 	rbit	r2, r2
 80056a8:	603a      	str	r2, [r7, #0]
  return result;
 80056aa:	683a      	ldr	r2, [r7, #0]
 80056ac:	fab2 f282 	clz	r2, r2
 80056b0:	b2d2      	uxtb	r2, r2
 80056b2:	40d3      	lsrs	r3, r2
 80056b4:	4a04      	ldr	r2, [pc, #16]	; (80056c8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80056b6:	5cd3      	ldrb	r3, [r2, r3]
 80056b8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80056bc:	4618      	mov	r0, r3
 80056be:	3708      	adds	r7, #8
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	40021000 	.word	0x40021000
 80056c8:	08009b28 	.word	0x08009b28

080056cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b082      	sub	sp, #8
 80056d0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80056d2:	f7ff ffcd 	bl	8005670 <HAL_RCC_GetHCLKFreq>
 80056d6:	4601      	mov	r1, r0
 80056d8:	4b0b      	ldr	r3, [pc, #44]	; (8005708 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80056e0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80056e4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	fa92 f2a2 	rbit	r2, r2
 80056ec:	603a      	str	r2, [r7, #0]
  return result;
 80056ee:	683a      	ldr	r2, [r7, #0]
 80056f0:	fab2 f282 	clz	r2, r2
 80056f4:	b2d2      	uxtb	r2, r2
 80056f6:	40d3      	lsrs	r3, r2
 80056f8:	4a04      	ldr	r2, [pc, #16]	; (800570c <HAL_RCC_GetPCLK2Freq+0x40>)
 80056fa:	5cd3      	ldrb	r3, [r2, r3]
 80056fc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005700:	4618      	mov	r0, r3
 8005702:	3708      	adds	r7, #8
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}
 8005708:	40021000 	.word	0x40021000
 800570c:	08009b28 	.word	0x08009b28

08005710 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b092      	sub	sp, #72	; 0x48
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005718:	2300      	movs	r3, #0
 800571a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800571c:	2300      	movs	r3, #0
 800571e:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005728:	2b00      	cmp	r3, #0
 800572a:	f000 80d0 	beq.w	80058ce <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800572e:	2300      	movs	r3, #0
 8005730:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005734:	4b86      	ldr	r3, [pc, #536]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005736:	69db      	ldr	r3, [r3, #28]
 8005738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800573c:	2b00      	cmp	r3, #0
 800573e:	d10e      	bne.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005740:	4b83      	ldr	r3, [pc, #524]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005742:	69db      	ldr	r3, [r3, #28]
 8005744:	4a82      	ldr	r2, [pc, #520]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005746:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800574a:	61d3      	str	r3, [r2, #28]
 800574c:	4b80      	ldr	r3, [pc, #512]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800574e:	69db      	ldr	r3, [r3, #28]
 8005750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005754:	60bb      	str	r3, [r7, #8]
 8005756:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005758:	2301      	movs	r3, #1
 800575a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800575e:	4b7d      	ldr	r3, [pc, #500]	; (8005954 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005766:	2b00      	cmp	r3, #0
 8005768:	d118      	bne.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800576a:	4b7a      	ldr	r3, [pc, #488]	; (8005954 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a79      	ldr	r2, [pc, #484]	; (8005954 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005770:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005774:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005776:	f7fc fc51 	bl	800201c <HAL_GetTick>
 800577a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800577c:	e008      	b.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800577e:	f7fc fc4d 	bl	800201c <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	2b64      	cmp	r3, #100	; 0x64
 800578a:	d901      	bls.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e0db      	b.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005790:	4b70      	ldr	r3, [pc, #448]	; (8005954 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005798:	2b00      	cmp	r3, #0
 800579a:	d0f0      	beq.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800579c:	4b6c      	ldr	r3, [pc, #432]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800579e:	6a1b      	ldr	r3, [r3, #32]
 80057a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80057a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d07d      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d076      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057ba:	4b65      	ldr	r3, [pc, #404]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80057bc:	6a1b      	ldr	r3, [r3, #32]
 80057be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80057c8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057cc:	fa93 f3a3 	rbit	r3, r3
 80057d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80057d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80057d4:	fab3 f383 	clz	r3, r3
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	461a      	mov	r2, r3
 80057dc:	4b5e      	ldr	r3, [pc, #376]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80057de:	4413      	add	r3, r2
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	461a      	mov	r2, r3
 80057e4:	2301      	movs	r3, #1
 80057e6:	6013      	str	r3, [r2, #0]
 80057e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80057ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f0:	fa93 f3a3 	rbit	r3, r3
 80057f4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80057f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80057f8:	fab3 f383 	clz	r3, r3
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	461a      	mov	r2, r3
 8005800:	4b55      	ldr	r3, [pc, #340]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005802:	4413      	add	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	461a      	mov	r2, r3
 8005808:	2300      	movs	r3, #0
 800580a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800580c:	4a50      	ldr	r2, [pc, #320]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800580e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005810:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005814:	f003 0301 	and.w	r3, r3, #1
 8005818:	2b00      	cmp	r3, #0
 800581a:	d045      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800581c:	f7fc fbfe 	bl	800201c <HAL_GetTick>
 8005820:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005822:	e00a      	b.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005824:	f7fc fbfa 	bl	800201c <HAL_GetTick>
 8005828:	4602      	mov	r2, r0
 800582a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800582c:	1ad3      	subs	r3, r2, r3
 800582e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005832:	4293      	cmp	r3, r2
 8005834:	d901      	bls.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005836:	2303      	movs	r3, #3
 8005838:	e086      	b.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x238>
 800583a:	2302      	movs	r3, #2
 800583c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800583e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005840:	fa93 f3a3 	rbit	r3, r3
 8005844:	627b      	str	r3, [r7, #36]	; 0x24
 8005846:	2302      	movs	r3, #2
 8005848:	623b      	str	r3, [r7, #32]
 800584a:	6a3b      	ldr	r3, [r7, #32]
 800584c:	fa93 f3a3 	rbit	r3, r3
 8005850:	61fb      	str	r3, [r7, #28]
  return result;
 8005852:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005854:	fab3 f383 	clz	r3, r3
 8005858:	b2db      	uxtb	r3, r3
 800585a:	095b      	lsrs	r3, r3, #5
 800585c:	b2db      	uxtb	r3, r3
 800585e:	f043 0302 	orr.w	r3, r3, #2
 8005862:	b2db      	uxtb	r3, r3
 8005864:	2b02      	cmp	r3, #2
 8005866:	d102      	bne.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005868:	4b39      	ldr	r3, [pc, #228]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800586a:	6a1b      	ldr	r3, [r3, #32]
 800586c:	e007      	b.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800586e:	2302      	movs	r3, #2
 8005870:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	fa93 f3a3 	rbit	r3, r3
 8005878:	617b      	str	r3, [r7, #20]
 800587a:	4b35      	ldr	r3, [pc, #212]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800587c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587e:	2202      	movs	r2, #2
 8005880:	613a      	str	r2, [r7, #16]
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	fa92 f2a2 	rbit	r2, r2
 8005888:	60fa      	str	r2, [r7, #12]
  return result;
 800588a:	68fa      	ldr	r2, [r7, #12]
 800588c:	fab2 f282 	clz	r2, r2
 8005890:	b2d2      	uxtb	r2, r2
 8005892:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005896:	b2d2      	uxtb	r2, r2
 8005898:	f002 021f 	and.w	r2, r2, #31
 800589c:	2101      	movs	r1, #1
 800589e:	fa01 f202 	lsl.w	r2, r1, r2
 80058a2:	4013      	ands	r3, r2
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d0bd      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80058a8:	4b29      	ldr	r3, [pc, #164]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80058aa:	6a1b      	ldr	r3, [r3, #32]
 80058ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	4926      	ldr	r1, [pc, #152]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80058b6:	4313      	orrs	r3, r2
 80058b8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80058ba:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d105      	bne.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058c2:	4b23      	ldr	r3, [pc, #140]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80058c4:	69db      	ldr	r3, [r3, #28]
 80058c6:	4a22      	ldr	r2, [pc, #136]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80058c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058cc:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d008      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058da:	4b1d      	ldr	r3, [pc, #116]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80058dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058de:	f023 0203 	bic.w	r2, r3, #3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	491a      	ldr	r1, [pc, #104]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80058e8:	4313      	orrs	r3, r2
 80058ea:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 0320 	and.w	r3, r3, #32
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d008      	beq.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80058f8:	4b15      	ldr	r3, [pc, #84]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80058fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058fc:	f023 0210 	bic.w	r2, r3, #16
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	4912      	ldr	r1, [pc, #72]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005906:	4313      	orrs	r3, r2
 8005908:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005912:	2b00      	cmp	r3, #0
 8005914:	d008      	beq.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005916:	4b0e      	ldr	r3, [pc, #56]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800591a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	490b      	ldr	r1, [pc, #44]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005924:	4313      	orrs	r3, r2
 8005926:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005930:	2b00      	cmp	r3, #0
 8005932:	d008      	beq.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005934:	4b06      	ldr	r3, [pc, #24]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005938:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	4903      	ldr	r1, [pc, #12]	; (8005950 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005942:	4313      	orrs	r3, r2
 8005944:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	3748      	adds	r7, #72	; 0x48
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}
 8005950:	40021000 	.word	0x40021000
 8005954:	40007000 	.word	0x40007000
 8005958:	10908100 	.word	0x10908100

0800595c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b082      	sub	sp, #8
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d101      	bne.n	800596e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e01d      	b.n	80059aa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005974:	b2db      	uxtb	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	d106      	bne.n	8005988 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f7fc f9c0 	bl	8001d08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2202      	movs	r2, #2
 800598c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	3304      	adds	r3, #4
 8005998:	4619      	mov	r1, r3
 800599a:	4610      	mov	r0, r2
 800599c:	f000 fb12 	bl	8005fc4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3708      	adds	r7, #8
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}
	...

080059b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68da      	ldr	r2, [r3, #12]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f042 0201 	orr.w	r2, r2, #1
 80059ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	689a      	ldr	r2, [r3, #8]
 80059d2:	4b0c      	ldr	r3, [pc, #48]	; (8005a04 <HAL_TIM_Base_Start_IT+0x50>)
 80059d4:	4013      	ands	r3, r2
 80059d6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2b06      	cmp	r3, #6
 80059dc:	d00b      	beq.n	80059f6 <HAL_TIM_Base_Start_IT+0x42>
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059e4:	d007      	beq.n	80059f6 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f042 0201 	orr.w	r2, r2, #1
 80059f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3714      	adds	r7, #20
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr
 8005a04:	00010007 	.word	0x00010007

08005a08 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d101      	bne.n	8005a1a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e01d      	b.n	8005a56 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d106      	bne.n	8005a34 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7fc f94c 	bl	8001ccc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2202      	movs	r2, #2
 8005a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	3304      	adds	r3, #4
 8005a44:	4619      	mov	r1, r3
 8005a46:	4610      	mov	r0, r2
 8005a48:	f000 fabc 	bl	8005fc4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3708      	adds	r7, #8
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
	...

08005a60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	6839      	ldr	r1, [r7, #0]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f000 fdc4 	bl	8006600 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a1c      	ldr	r2, [pc, #112]	; (8005af0 <HAL_TIM_PWM_Start+0x90>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d00e      	beq.n	8005aa0 <HAL_TIM_PWM_Start+0x40>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a1b      	ldr	r2, [pc, #108]	; (8005af4 <HAL_TIM_PWM_Start+0x94>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d009      	beq.n	8005aa0 <HAL_TIM_PWM_Start+0x40>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a19      	ldr	r2, [pc, #100]	; (8005af8 <HAL_TIM_PWM_Start+0x98>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d004      	beq.n	8005aa0 <HAL_TIM_PWM_Start+0x40>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a18      	ldr	r2, [pc, #96]	; (8005afc <HAL_TIM_PWM_Start+0x9c>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d101      	bne.n	8005aa4 <HAL_TIM_PWM_Start+0x44>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e000      	b.n	8005aa6 <HAL_TIM_PWM_Start+0x46>
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d007      	beq.n	8005aba <HAL_TIM_PWM_Start+0x5a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ab8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689a      	ldr	r2, [r3, #8]
 8005ac0:	4b0f      	ldr	r3, [pc, #60]	; (8005b00 <HAL_TIM_PWM_Start+0xa0>)
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2b06      	cmp	r3, #6
 8005aca:	d00b      	beq.n	8005ae4 <HAL_TIM_PWM_Start+0x84>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ad2:	d007      	beq.n	8005ae4 <HAL_TIM_PWM_Start+0x84>
  {
    __HAL_TIM_ENABLE(htim);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f042 0201 	orr.w	r2, r2, #1
 8005ae2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3710      	adds	r7, #16
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	40012c00 	.word	0x40012c00
 8005af4:	40014000 	.word	0x40014000
 8005af8:	40014400 	.word	0x40014400
 8005afc:	40014800 	.word	0x40014800
 8005b00:	00010007 	.word	0x00010007

08005b04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b082      	sub	sp, #8
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	691b      	ldr	r3, [r3, #16]
 8005b12:	f003 0302 	and.w	r3, r3, #2
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d122      	bne.n	8005b60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	f003 0302 	and.w	r3, r3, #2
 8005b24:	2b02      	cmp	r3, #2
 8005b26:	d11b      	bne.n	8005b60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f06f 0202 	mvn.w	r2, #2
 8005b30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	f003 0303 	and.w	r3, r3, #3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d003      	beq.n	8005b4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 fa1e 	bl	8005f88 <HAL_TIM_IC_CaptureCallback>
 8005b4c:	e005      	b.n	8005b5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 fa10 	bl	8005f74 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 fa21 	bl	8005f9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	691b      	ldr	r3, [r3, #16]
 8005b66:	f003 0304 	and.w	r3, r3, #4
 8005b6a:	2b04      	cmp	r3, #4
 8005b6c:	d122      	bne.n	8005bb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	f003 0304 	and.w	r3, r3, #4
 8005b78:	2b04      	cmp	r3, #4
 8005b7a:	d11b      	bne.n	8005bb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f06f 0204 	mvn.w	r2, #4
 8005b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2202      	movs	r2, #2
 8005b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	699b      	ldr	r3, [r3, #24]
 8005b92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d003      	beq.n	8005ba2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f9f4 	bl	8005f88 <HAL_TIM_IC_CaptureCallback>
 8005ba0:	e005      	b.n	8005bae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f000 f9e6 	bl	8005f74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f000 f9f7 	bl	8005f9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	691b      	ldr	r3, [r3, #16]
 8005bba:	f003 0308 	and.w	r3, r3, #8
 8005bbe:	2b08      	cmp	r3, #8
 8005bc0:	d122      	bne.n	8005c08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	f003 0308 	and.w	r3, r3, #8
 8005bcc:	2b08      	cmp	r3, #8
 8005bce:	d11b      	bne.n	8005c08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f06f 0208 	mvn.w	r2, #8
 8005bd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2204      	movs	r2, #4
 8005bde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	69db      	ldr	r3, [r3, #28]
 8005be6:	f003 0303 	and.w	r3, r3, #3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d003      	beq.n	8005bf6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f9ca 	bl	8005f88 <HAL_TIM_IC_CaptureCallback>
 8005bf4:	e005      	b.n	8005c02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 f9bc 	bl	8005f74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f000 f9cd 	bl	8005f9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	f003 0310 	and.w	r3, r3, #16
 8005c12:	2b10      	cmp	r3, #16
 8005c14:	d122      	bne.n	8005c5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68db      	ldr	r3, [r3, #12]
 8005c1c:	f003 0310 	and.w	r3, r3, #16
 8005c20:	2b10      	cmp	r3, #16
 8005c22:	d11b      	bne.n	8005c5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f06f 0210 	mvn.w	r2, #16
 8005c2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2208      	movs	r2, #8
 8005c32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	69db      	ldr	r3, [r3, #28]
 8005c3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d003      	beq.n	8005c4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f000 f9a0 	bl	8005f88 <HAL_TIM_IC_CaptureCallback>
 8005c48:	e005      	b.n	8005c56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f992 	bl	8005f74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f000 f9a3 	bl	8005f9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	691b      	ldr	r3, [r3, #16]
 8005c62:	f003 0301 	and.w	r3, r3, #1
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d10e      	bne.n	8005c88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	f003 0301 	and.w	r3, r3, #1
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d107      	bne.n	8005c88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f06f 0201 	mvn.w	r2, #1
 8005c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f7fb fc70 	bl	8001568 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	691b      	ldr	r3, [r3, #16]
 8005c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c92:	2b80      	cmp	r3, #128	; 0x80
 8005c94:	d10e      	bne.n	8005cb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ca0:	2b80      	cmp	r3, #128	; 0x80
 8005ca2:	d107      	bne.n	8005cb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f000 fd44 	bl	800673c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	691b      	ldr	r3, [r3, #16]
 8005cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cc2:	d10e      	bne.n	8005ce2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cce:	2b80      	cmp	r3, #128	; 0x80
 8005cd0:	d107      	bne.n	8005ce2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005cda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f000 fd37 	bl	8006750 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cec:	2b40      	cmp	r3, #64	; 0x40
 8005cee:	d10e      	bne.n	8005d0e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cfa:	2b40      	cmp	r3, #64	; 0x40
 8005cfc:	d107      	bne.n	8005d0e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005d06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f000 f951 	bl	8005fb0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	691b      	ldr	r3, [r3, #16]
 8005d14:	f003 0320 	and.w	r3, r3, #32
 8005d18:	2b20      	cmp	r3, #32
 8005d1a:	d10e      	bne.n	8005d3a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	f003 0320 	and.w	r3, r3, #32
 8005d26:	2b20      	cmp	r3, #32
 8005d28:	d107      	bne.n	8005d3a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f06f 0220 	mvn.w	r2, #32
 8005d32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 fcf7 	bl	8006728 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d3a:	bf00      	nop
 8005d3c:	3708      	adds	r7, #8
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
	...

08005d44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	60f8      	str	r0, [r7, #12]
 8005d4c:	60b9      	str	r1, [r7, #8]
 8005d4e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d101      	bne.n	8005d5e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005d5a:	2302      	movs	r3, #2
 8005d5c:	e105      	b.n	8005f6a <HAL_TIM_PWM_ConfigChannel+0x226>
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2201      	movs	r2, #1
 8005d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2202      	movs	r2, #2
 8005d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2b14      	cmp	r3, #20
 8005d72:	f200 80f0 	bhi.w	8005f56 <HAL_TIM_PWM_ConfigChannel+0x212>
 8005d76:	a201      	add	r2, pc, #4	; (adr r2, 8005d7c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d7c:	08005dd1 	.word	0x08005dd1
 8005d80:	08005f57 	.word	0x08005f57
 8005d84:	08005f57 	.word	0x08005f57
 8005d88:	08005f57 	.word	0x08005f57
 8005d8c:	08005e11 	.word	0x08005e11
 8005d90:	08005f57 	.word	0x08005f57
 8005d94:	08005f57 	.word	0x08005f57
 8005d98:	08005f57 	.word	0x08005f57
 8005d9c:	08005e53 	.word	0x08005e53
 8005da0:	08005f57 	.word	0x08005f57
 8005da4:	08005f57 	.word	0x08005f57
 8005da8:	08005f57 	.word	0x08005f57
 8005dac:	08005e93 	.word	0x08005e93
 8005db0:	08005f57 	.word	0x08005f57
 8005db4:	08005f57 	.word	0x08005f57
 8005db8:	08005f57 	.word	0x08005f57
 8005dbc:	08005ed5 	.word	0x08005ed5
 8005dc0:	08005f57 	.word	0x08005f57
 8005dc4:	08005f57 	.word	0x08005f57
 8005dc8:	08005f57 	.word	0x08005f57
 8005dcc:	08005f15 	.word	0x08005f15
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68b9      	ldr	r1, [r7, #8]
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	f000 f96c 	bl	80060b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	699a      	ldr	r2, [r3, #24]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f042 0208 	orr.w	r2, r2, #8
 8005dea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	699a      	ldr	r2, [r3, #24]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f022 0204 	bic.w	r2, r2, #4
 8005dfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	6999      	ldr	r1, [r3, #24]
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	691a      	ldr	r2, [r3, #16]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	430a      	orrs	r2, r1
 8005e0c:	619a      	str	r2, [r3, #24]
      break;
 8005e0e:	e0a3      	b.n	8005f58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68b9      	ldr	r1, [r7, #8]
 8005e16:	4618      	mov	r0, r3
 8005e18:	f000 f9d2 	bl	80061c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	699a      	ldr	r2, [r3, #24]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	699a      	ldr	r2, [r3, #24]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	6999      	ldr	r1, [r3, #24]
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	021a      	lsls	r2, r3, #8
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	430a      	orrs	r2, r1
 8005e4e:	619a      	str	r2, [r3, #24]
      break;
 8005e50:	e082      	b.n	8005f58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	68b9      	ldr	r1, [r7, #8]
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f000 fa31 	bl	80062c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	69da      	ldr	r2, [r3, #28]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f042 0208 	orr.w	r2, r2, #8
 8005e6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	69da      	ldr	r2, [r3, #28]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f022 0204 	bic.w	r2, r2, #4
 8005e7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	69d9      	ldr	r1, [r3, #28]
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	691a      	ldr	r2, [r3, #16]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	430a      	orrs	r2, r1
 8005e8e:	61da      	str	r2, [r3, #28]
      break;
 8005e90:	e062      	b.n	8005f58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68b9      	ldr	r1, [r7, #8]
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f000 fa8f 	bl	80063bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	69da      	ldr	r2, [r3, #28]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005eac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	69da      	ldr	r2, [r3, #28]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ebc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	69d9      	ldr	r1, [r3, #28]
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	691b      	ldr	r3, [r3, #16]
 8005ec8:	021a      	lsls	r2, r3, #8
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	61da      	str	r2, [r3, #28]
      break;
 8005ed2:	e041      	b.n	8005f58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68b9      	ldr	r1, [r7, #8]
 8005eda:	4618      	mov	r0, r3
 8005edc:	f000 fad2 	bl	8006484 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f042 0208 	orr.w	r2, r2, #8
 8005eee:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f022 0204 	bic.w	r2, r2, #4
 8005efe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	691a      	ldr	r2, [r3, #16]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005f12:	e021      	b.n	8005f58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	68b9      	ldr	r1, [r7, #8]
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f000 fb10 	bl	8006540 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f2e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f3e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	691b      	ldr	r3, [r3, #16]
 8005f4a:	021a      	lsls	r2, r3, #8
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	430a      	orrs	r2, r1
 8005f52:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005f54:	e000      	b.n	8005f58 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 8005f56:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3710      	adds	r7, #16
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
 8005f72:	bf00      	nop

08005f74 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f7c:	bf00      	nop
 8005f7e:	370c      	adds	r7, #12
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr

08005f88 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b083      	sub	sp, #12
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f90:	bf00      	nop
 8005f92:	370c      	adds	r7, #12
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr

08005f9c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005fa4:	bf00      	nop
 8005fa6:	370c      	adds	r7, #12
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005fb8:	bf00      	nop
 8005fba:	370c      	adds	r7, #12
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b085      	sub	sp, #20
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
 8005fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	4a32      	ldr	r2, [pc, #200]	; (80060a0 <TIM_Base_SetConfig+0xdc>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d007      	beq.n	8005fec <TIM_Base_SetConfig+0x28>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fe2:	d003      	beq.n	8005fec <TIM_Base_SetConfig+0x28>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a2f      	ldr	r2, [pc, #188]	; (80060a4 <TIM_Base_SetConfig+0xe0>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d108      	bne.n	8005ffe <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ff2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	68fa      	ldr	r2, [r7, #12]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a27      	ldr	r2, [pc, #156]	; (80060a0 <TIM_Base_SetConfig+0xdc>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d013      	beq.n	800602e <TIM_Base_SetConfig+0x6a>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800600c:	d00f      	beq.n	800602e <TIM_Base_SetConfig+0x6a>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	4a24      	ldr	r2, [pc, #144]	; (80060a4 <TIM_Base_SetConfig+0xe0>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d00b      	beq.n	800602e <TIM_Base_SetConfig+0x6a>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a23      	ldr	r2, [pc, #140]	; (80060a8 <TIM_Base_SetConfig+0xe4>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d007      	beq.n	800602e <TIM_Base_SetConfig+0x6a>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a22      	ldr	r2, [pc, #136]	; (80060ac <TIM_Base_SetConfig+0xe8>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d003      	beq.n	800602e <TIM_Base_SetConfig+0x6a>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a21      	ldr	r2, [pc, #132]	; (80060b0 <TIM_Base_SetConfig+0xec>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d108      	bne.n	8006040 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006034:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	68db      	ldr	r3, [r3, #12]
 800603a:	68fa      	ldr	r2, [r7, #12]
 800603c:	4313      	orrs	r3, r2
 800603e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	4313      	orrs	r3, r2
 800604c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	689a      	ldr	r2, [r3, #8]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a0e      	ldr	r2, [pc, #56]	; (80060a0 <TIM_Base_SetConfig+0xdc>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d00b      	beq.n	8006084 <TIM_Base_SetConfig+0xc0>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a0e      	ldr	r2, [pc, #56]	; (80060a8 <TIM_Base_SetConfig+0xe4>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d007      	beq.n	8006084 <TIM_Base_SetConfig+0xc0>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a0d      	ldr	r2, [pc, #52]	; (80060ac <TIM_Base_SetConfig+0xe8>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d003      	beq.n	8006084 <TIM_Base_SetConfig+0xc0>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a0c      	ldr	r2, [pc, #48]	; (80060b0 <TIM_Base_SetConfig+0xec>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d103      	bne.n	800608c <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	691a      	ldr	r2, [r3, #16]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	615a      	str	r2, [r3, #20]
}
 8006092:	bf00      	nop
 8006094:	3714      	adds	r7, #20
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr
 800609e:	bf00      	nop
 80060a0:	40012c00 	.word	0x40012c00
 80060a4:	40000400 	.word	0x40000400
 80060a8:	40014000 	.word	0x40014000
 80060ac:	40014400 	.word	0x40014400
 80060b0:	40014800 	.word	0x40014800

080060b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b087      	sub	sp, #28
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
 80060bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	f023 0201 	bic.w	r2, r3, #1
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	699b      	ldr	r3, [r3, #24]
 80060da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f023 0303 	bic.w	r3, r3, #3
 80060ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68fa      	ldr	r2, [r7, #12]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	f023 0302 	bic.w	r3, r3, #2
 8006100:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	697a      	ldr	r2, [r7, #20]
 8006108:	4313      	orrs	r3, r2
 800610a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4a28      	ldr	r2, [pc, #160]	; (80061b0 <TIM_OC1_SetConfig+0xfc>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d00b      	beq.n	800612c <TIM_OC1_SetConfig+0x78>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	4a27      	ldr	r2, [pc, #156]	; (80061b4 <TIM_OC1_SetConfig+0x100>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d007      	beq.n	800612c <TIM_OC1_SetConfig+0x78>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4a26      	ldr	r2, [pc, #152]	; (80061b8 <TIM_OC1_SetConfig+0x104>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d003      	beq.n	800612c <TIM_OC1_SetConfig+0x78>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	4a25      	ldr	r2, [pc, #148]	; (80061bc <TIM_OC1_SetConfig+0x108>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d10c      	bne.n	8006146 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	f023 0308 	bic.w	r3, r3, #8
 8006132:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	697a      	ldr	r2, [r7, #20]
 800613a:	4313      	orrs	r3, r2
 800613c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	f023 0304 	bic.w	r3, r3, #4
 8006144:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a19      	ldr	r2, [pc, #100]	; (80061b0 <TIM_OC1_SetConfig+0xfc>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d00b      	beq.n	8006166 <TIM_OC1_SetConfig+0xb2>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a18      	ldr	r2, [pc, #96]	; (80061b4 <TIM_OC1_SetConfig+0x100>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d007      	beq.n	8006166 <TIM_OC1_SetConfig+0xb2>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a17      	ldr	r2, [pc, #92]	; (80061b8 <TIM_OC1_SetConfig+0x104>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d003      	beq.n	8006166 <TIM_OC1_SetConfig+0xb2>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a16      	ldr	r2, [pc, #88]	; (80061bc <TIM_OC1_SetConfig+0x108>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d111      	bne.n	800618a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800616c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006174:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	695b      	ldr	r3, [r3, #20]
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	4313      	orrs	r3, r2
 800617e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	699b      	ldr	r3, [r3, #24]
 8006184:	693a      	ldr	r2, [r7, #16]
 8006186:	4313      	orrs	r3, r2
 8006188:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	693a      	ldr	r2, [r7, #16]
 800618e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	685a      	ldr	r2, [r3, #4]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	697a      	ldr	r2, [r7, #20]
 80061a2:	621a      	str	r2, [r3, #32]
}
 80061a4:	bf00      	nop
 80061a6:	371c      	adds	r7, #28
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr
 80061b0:	40012c00 	.word	0x40012c00
 80061b4:	40014000 	.word	0x40014000
 80061b8:	40014400 	.word	0x40014400
 80061bc:	40014800 	.word	0x40014800

080061c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b087      	sub	sp, #28
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a1b      	ldr	r3, [r3, #32]
 80061ce:	f023 0210 	bic.w	r2, r3, #16
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6a1b      	ldr	r3, [r3, #32]
 80061da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	699b      	ldr	r3, [r3, #24]
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80061ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	021b      	lsls	r3, r3, #8
 8006202:	68fa      	ldr	r2, [r7, #12]
 8006204:	4313      	orrs	r3, r2
 8006206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	f023 0320 	bic.w	r3, r3, #32
 800620e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	011b      	lsls	r3, r3, #4
 8006216:	697a      	ldr	r2, [r7, #20]
 8006218:	4313      	orrs	r3, r2
 800621a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a24      	ldr	r2, [pc, #144]	; (80062b0 <TIM_OC2_SetConfig+0xf0>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d10d      	bne.n	8006240 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800622a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	011b      	lsls	r3, r3, #4
 8006232:	697a      	ldr	r2, [r7, #20]
 8006234:	4313      	orrs	r3, r2
 8006236:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800623e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a1b      	ldr	r2, [pc, #108]	; (80062b0 <TIM_OC2_SetConfig+0xf0>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d00b      	beq.n	8006260 <TIM_OC2_SetConfig+0xa0>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a1a      	ldr	r2, [pc, #104]	; (80062b4 <TIM_OC2_SetConfig+0xf4>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d007      	beq.n	8006260 <TIM_OC2_SetConfig+0xa0>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a19      	ldr	r2, [pc, #100]	; (80062b8 <TIM_OC2_SetConfig+0xf8>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d003      	beq.n	8006260 <TIM_OC2_SetConfig+0xa0>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a18      	ldr	r2, [pc, #96]	; (80062bc <TIM_OC2_SetConfig+0xfc>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d113      	bne.n	8006288 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006266:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800626e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	695b      	ldr	r3, [r3, #20]
 8006274:	009b      	lsls	r3, r3, #2
 8006276:	693a      	ldr	r2, [r7, #16]
 8006278:	4313      	orrs	r3, r2
 800627a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	009b      	lsls	r3, r3, #2
 8006282:	693a      	ldr	r2, [r7, #16]
 8006284:	4313      	orrs	r3, r2
 8006286:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	693a      	ldr	r2, [r7, #16]
 800628c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	68fa      	ldr	r2, [r7, #12]
 8006292:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	685a      	ldr	r2, [r3, #4]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	697a      	ldr	r2, [r7, #20]
 80062a0:	621a      	str	r2, [r3, #32]
}
 80062a2:	bf00      	nop
 80062a4:	371c      	adds	r7, #28
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr
 80062ae:	bf00      	nop
 80062b0:	40012c00 	.word	0x40012c00
 80062b4:	40014000 	.word	0x40014000
 80062b8:	40014400 	.word	0x40014400
 80062bc:	40014800 	.word	0x40014800

080062c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b087      	sub	sp, #28
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a1b      	ldr	r3, [r3, #32]
 80062ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	69db      	ldr	r3, [r3, #28]
 80062e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f023 0303 	bic.w	r3, r3, #3
 80062fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68fa      	ldr	r2, [r7, #12]
 8006302:	4313      	orrs	r3, r2
 8006304:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800630c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	021b      	lsls	r3, r3, #8
 8006314:	697a      	ldr	r2, [r7, #20]
 8006316:	4313      	orrs	r3, r2
 8006318:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a23      	ldr	r2, [pc, #140]	; (80063ac <TIM_OC3_SetConfig+0xec>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d10d      	bne.n	800633e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006328:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	021b      	lsls	r3, r3, #8
 8006330:	697a      	ldr	r2, [r7, #20]
 8006332:	4313      	orrs	r3, r2
 8006334:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800633c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a1a      	ldr	r2, [pc, #104]	; (80063ac <TIM_OC3_SetConfig+0xec>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d00b      	beq.n	800635e <TIM_OC3_SetConfig+0x9e>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a19      	ldr	r2, [pc, #100]	; (80063b0 <TIM_OC3_SetConfig+0xf0>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d007      	beq.n	800635e <TIM_OC3_SetConfig+0x9e>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a18      	ldr	r2, [pc, #96]	; (80063b4 <TIM_OC3_SetConfig+0xf4>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d003      	beq.n	800635e <TIM_OC3_SetConfig+0x9e>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a17      	ldr	r2, [pc, #92]	; (80063b8 <TIM_OC3_SetConfig+0xf8>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d113      	bne.n	8006386 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006364:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800636c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	695b      	ldr	r3, [r3, #20]
 8006372:	011b      	lsls	r3, r3, #4
 8006374:	693a      	ldr	r2, [r7, #16]
 8006376:	4313      	orrs	r3, r2
 8006378:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	699b      	ldr	r3, [r3, #24]
 800637e:	011b      	lsls	r3, r3, #4
 8006380:	693a      	ldr	r2, [r7, #16]
 8006382:	4313      	orrs	r3, r2
 8006384:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	693a      	ldr	r2, [r7, #16]
 800638a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	685a      	ldr	r2, [r3, #4]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	697a      	ldr	r2, [r7, #20]
 800639e:	621a      	str	r2, [r3, #32]
}
 80063a0:	bf00      	nop
 80063a2:	371c      	adds	r7, #28
 80063a4:	46bd      	mov	sp, r7
 80063a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063aa:	4770      	bx	lr
 80063ac:	40012c00 	.word	0x40012c00
 80063b0:	40014000 	.word	0x40014000
 80063b4:	40014400 	.word	0x40014400
 80063b8:	40014800 	.word	0x40014800

080063bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063bc:	b480      	push	{r7}
 80063be:	b087      	sub	sp, #28
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6a1b      	ldr	r3, [r3, #32]
 80063ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6a1b      	ldr	r3, [r3, #32]
 80063d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	69db      	ldr	r3, [r3, #28]
 80063e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80063ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80063ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	021b      	lsls	r3, r3, #8
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	4313      	orrs	r3, r2
 8006402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800640a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	031b      	lsls	r3, r3, #12
 8006412:	693a      	ldr	r2, [r7, #16]
 8006414:	4313      	orrs	r3, r2
 8006416:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4a16      	ldr	r2, [pc, #88]	; (8006474 <TIM_OC4_SetConfig+0xb8>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d00b      	beq.n	8006438 <TIM_OC4_SetConfig+0x7c>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4a15      	ldr	r2, [pc, #84]	; (8006478 <TIM_OC4_SetConfig+0xbc>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d007      	beq.n	8006438 <TIM_OC4_SetConfig+0x7c>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a14      	ldr	r2, [pc, #80]	; (800647c <TIM_OC4_SetConfig+0xc0>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d003      	beq.n	8006438 <TIM_OC4_SetConfig+0x7c>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a13      	ldr	r2, [pc, #76]	; (8006480 <TIM_OC4_SetConfig+0xc4>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d109      	bne.n	800644c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800643e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	695b      	ldr	r3, [r3, #20]
 8006444:	019b      	lsls	r3, r3, #6
 8006446:	697a      	ldr	r2, [r7, #20]
 8006448:	4313      	orrs	r3, r2
 800644a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	697a      	ldr	r2, [r7, #20]
 8006450:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	68fa      	ldr	r2, [r7, #12]
 8006456:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	693a      	ldr	r2, [r7, #16]
 8006464:	621a      	str	r2, [r3, #32]
}
 8006466:	bf00      	nop
 8006468:	371c      	adds	r7, #28
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
 8006472:	bf00      	nop
 8006474:	40012c00 	.word	0x40012c00
 8006478:	40014000 	.word	0x40014000
 800647c:	40014400 	.word	0x40014400
 8006480:	40014800 	.word	0x40014800

08006484 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006484:	b480      	push	{r7}
 8006486:	b087      	sub	sp, #28
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6a1b      	ldr	r3, [r3, #32]
 8006492:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6a1b      	ldr	r3, [r3, #32]
 800649e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	4313      	orrs	r3, r2
 80064c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80064c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	041b      	lsls	r3, r3, #16
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a15      	ldr	r2, [pc, #84]	; (8006530 <TIM_OC5_SetConfig+0xac>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d00b      	beq.n	80064f6 <TIM_OC5_SetConfig+0x72>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a14      	ldr	r2, [pc, #80]	; (8006534 <TIM_OC5_SetConfig+0xb0>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d007      	beq.n	80064f6 <TIM_OC5_SetConfig+0x72>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a13      	ldr	r2, [pc, #76]	; (8006538 <TIM_OC5_SetConfig+0xb4>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d003      	beq.n	80064f6 <TIM_OC5_SetConfig+0x72>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a12      	ldr	r2, [pc, #72]	; (800653c <TIM_OC5_SetConfig+0xb8>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d109      	bne.n	800650a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064fc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	695b      	ldr	r3, [r3, #20]
 8006502:	021b      	lsls	r3, r3, #8
 8006504:	697a      	ldr	r2, [r7, #20]
 8006506:	4313      	orrs	r3, r2
 8006508:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	697a      	ldr	r2, [r7, #20]
 800650e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	68fa      	ldr	r2, [r7, #12]
 8006514:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	685a      	ldr	r2, [r3, #4]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	693a      	ldr	r2, [r7, #16]
 8006522:	621a      	str	r2, [r3, #32]
}
 8006524:	bf00      	nop
 8006526:	371c      	adds	r7, #28
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr
 8006530:	40012c00 	.word	0x40012c00
 8006534:	40014000 	.word	0x40014000
 8006538:	40014400 	.word	0x40014400
 800653c:	40014800 	.word	0x40014800

08006540 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006540:	b480      	push	{r7}
 8006542:	b087      	sub	sp, #28
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a1b      	ldr	r3, [r3, #32]
 800654e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6a1b      	ldr	r3, [r3, #32]
 800655a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800656e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006572:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	021b      	lsls	r3, r3, #8
 800657a:	68fa      	ldr	r2, [r7, #12]
 800657c:	4313      	orrs	r3, r2
 800657e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006586:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	051b      	lsls	r3, r3, #20
 800658e:	693a      	ldr	r2, [r7, #16]
 8006590:	4313      	orrs	r3, r2
 8006592:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a16      	ldr	r2, [pc, #88]	; (80065f0 <TIM_OC6_SetConfig+0xb0>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d00b      	beq.n	80065b4 <TIM_OC6_SetConfig+0x74>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a15      	ldr	r2, [pc, #84]	; (80065f4 <TIM_OC6_SetConfig+0xb4>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d007      	beq.n	80065b4 <TIM_OC6_SetConfig+0x74>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a14      	ldr	r2, [pc, #80]	; (80065f8 <TIM_OC6_SetConfig+0xb8>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d003      	beq.n	80065b4 <TIM_OC6_SetConfig+0x74>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	4a13      	ldr	r2, [pc, #76]	; (80065fc <TIM_OC6_SetConfig+0xbc>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d109      	bne.n	80065c8 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80065ba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	695b      	ldr	r3, [r3, #20]
 80065c0:	029b      	lsls	r3, r3, #10
 80065c2:	697a      	ldr	r2, [r7, #20]
 80065c4:	4313      	orrs	r3, r2
 80065c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	68fa      	ldr	r2, [r7, #12]
 80065d2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	685a      	ldr	r2, [r3, #4]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	693a      	ldr	r2, [r7, #16]
 80065e0:	621a      	str	r2, [r3, #32]
}
 80065e2:	bf00      	nop
 80065e4:	371c      	adds	r7, #28
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr
 80065ee:	bf00      	nop
 80065f0:	40012c00 	.word	0x40012c00
 80065f4:	40014000 	.word	0x40014000
 80065f8:	40014400 	.word	0x40014400
 80065fc:	40014800 	.word	0x40014800

08006600 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006600:	b480      	push	{r7}
 8006602:	b087      	sub	sp, #28
 8006604:	af00      	add	r7, sp, #0
 8006606:	60f8      	str	r0, [r7, #12]
 8006608:	60b9      	str	r1, [r7, #8]
 800660a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	f003 031f 	and.w	r3, r3, #31
 8006612:	2201      	movs	r2, #1
 8006614:	fa02 f303 	lsl.w	r3, r2, r3
 8006618:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6a1a      	ldr	r2, [r3, #32]
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	43db      	mvns	r3, r3
 8006622:	401a      	ands	r2, r3
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6a1a      	ldr	r2, [r3, #32]
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	f003 031f 	and.w	r3, r3, #31
 8006632:	6879      	ldr	r1, [r7, #4]
 8006634:	fa01 f303 	lsl.w	r3, r1, r3
 8006638:	431a      	orrs	r2, r3
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	621a      	str	r2, [r3, #32]
}
 800663e:	bf00      	nop
 8006640:	371c      	adds	r7, #28
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr
	...

0800664c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800664c:	b480      	push	{r7}
 800664e:	b085      	sub	sp, #20
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800665c:	2b01      	cmp	r3, #1
 800665e:	d101      	bne.n	8006664 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006660:	2302      	movs	r3, #2
 8006662:	e054      	b.n	800670e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2202      	movs	r2, #2
 8006670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a24      	ldr	r2, [pc, #144]	; (800671c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d108      	bne.n	80066a0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006694:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	68fa      	ldr	r2, [r7, #12]
 800669c:	4313      	orrs	r3, r2
 800669e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	68fa      	ldr	r2, [r7, #12]
 80066b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a17      	ldr	r2, [pc, #92]	; (800671c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d00e      	beq.n	80066e2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066cc:	d009      	beq.n	80066e2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a13      	ldr	r2, [pc, #76]	; (8006720 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d004      	beq.n	80066e2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a11      	ldr	r2, [pc, #68]	; (8006724 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d10c      	bne.n	80066fc <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	68ba      	ldr	r2, [r7, #8]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68ba      	ldr	r2, [r7, #8]
 80066fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800670c:	2300      	movs	r3, #0
}
 800670e:	4618      	mov	r0, r3
 8006710:	3714      	adds	r7, #20
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop
 800671c:	40012c00 	.word	0x40012c00
 8006720:	40000400 	.word	0x40000400
 8006724:	40014000 	.word	0x40014000

08006728 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006728:	b480      	push	{r7}
 800672a:	b083      	sub	sp, #12
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006730:	bf00      	nop
 8006732:	370c      	adds	r7, #12
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr

0800673c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800673c:	b480      	push	{r7}
 800673e:	b083      	sub	sp, #12
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006744:	bf00      	nop
 8006746:	370c      	adds	r7, #12
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006750:	b480      	push	{r7}
 8006752:	b083      	sub	sp, #12
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006758:	bf00      	nop
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d101      	bne.n	8006776 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e040      	b.n	80067f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800677a:	2b00      	cmp	r3, #0
 800677c:	d106      	bne.n	800678c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f7fb fb48 	bl	8001e1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2224      	movs	r2, #36	; 0x24
 8006790:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f022 0201 	bic.w	r2, r2, #1
 80067a0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f000 f8c0 	bl	8006928 <UART_SetConfig>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	d101      	bne.n	80067b2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e022      	b.n	80067f8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d002      	beq.n	80067c0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f000 fa36 	bl	8006c2c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	685a      	ldr	r2, [r3, #4]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80067ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	689a      	ldr	r2, [r3, #8]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80067de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f042 0201 	orr.w	r2, r2, #1
 80067ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f000 fabd 	bl	8006d70 <UART_CheckIdleState>
 80067f6:	4603      	mov	r3, r0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3708      	adds	r7, #8
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b08a      	sub	sp, #40	; 0x28
 8006804:	af02      	add	r7, sp, #8
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	60b9      	str	r1, [r7, #8]
 800680a:	603b      	str	r3, [r7, #0]
 800680c:	4613      	mov	r3, r2
 800680e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006814:	2b20      	cmp	r3, #32
 8006816:	f040 8081 	bne.w	800691c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d002      	beq.n	8006826 <HAL_UART_Transmit+0x26>
 8006820:	88fb      	ldrh	r3, [r7, #6]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d101      	bne.n	800682a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e079      	b.n	800691e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006830:	2b01      	cmp	r3, #1
 8006832:	d101      	bne.n	8006838 <HAL_UART_Transmit+0x38>
 8006834:	2302      	movs	r3, #2
 8006836:	e072      	b.n	800691e <HAL_UART_Transmit+0x11e>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2200      	movs	r2, #0
 8006844:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2221      	movs	r2, #33	; 0x21
 800684a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800684c:	f7fb fbe6 	bl	800201c <HAL_GetTick>
 8006850:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	88fa      	ldrh	r2, [r7, #6]
 8006856:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	88fa      	ldrh	r2, [r7, #6]
 800685e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800686a:	d108      	bne.n	800687e <HAL_UART_Transmit+0x7e>
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	691b      	ldr	r3, [r3, #16]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d104      	bne.n	800687e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8006874:	2300      	movs	r3, #0
 8006876:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	61bb      	str	r3, [r7, #24]
 800687c:	e003      	b.n	8006886 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006882:	2300      	movs	r3, #0
 8006884:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006886:	e02d      	b.n	80068e4 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	9300      	str	r3, [sp, #0]
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	2200      	movs	r2, #0
 8006890:	2180      	movs	r1, #128	; 0x80
 8006892:	68f8      	ldr	r0, [r7, #12]
 8006894:	f000 fab1 	bl	8006dfa <UART_WaitOnFlagUntilTimeout>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d001      	beq.n	80068a2 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e03d      	b.n	800691e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d10b      	bne.n	80068c0 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80068a8:	69bb      	ldr	r3, [r7, #24]
 80068aa:	881a      	ldrh	r2, [r3, #0]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068b4:	b292      	uxth	r2, r2
 80068b6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	3302      	adds	r3, #2
 80068bc:	61bb      	str	r3, [r7, #24]
 80068be:	e008      	b.n	80068d2 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80068c0:	69fb      	ldr	r3, [r7, #28]
 80068c2:	781a      	ldrb	r2, [r3, #0]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	b292      	uxth	r2, r2
 80068ca:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	3301      	adds	r3, #1
 80068d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80068d8:	b29b      	uxth	r3, r3
 80068da:	3b01      	subs	r3, #1
 80068dc:	b29a      	uxth	r2, r3
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d1cb      	bne.n	8006888 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	9300      	str	r3, [sp, #0]
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	2200      	movs	r2, #0
 80068f8:	2140      	movs	r1, #64	; 0x40
 80068fa:	68f8      	ldr	r0, [r7, #12]
 80068fc:	f000 fa7d 	bl	8006dfa <UART_WaitOnFlagUntilTimeout>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d001      	beq.n	800690a <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	e009      	b.n	800691e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2220      	movs	r2, #32
 800690e:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2200      	movs	r2, #0
 8006914:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8006918:	2300      	movs	r3, #0
 800691a:	e000      	b.n	800691e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800691c:	2302      	movs	r3, #2
  }
}
 800691e:	4618      	mov	r0, r3
 8006920:	3720      	adds	r7, #32
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
	...

08006928 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b088      	sub	sp, #32
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006930:	2300      	movs	r3, #0
 8006932:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006934:	2300      	movs	r3, #0
 8006936:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	689a      	ldr	r2, [r3, #8]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	691b      	ldr	r3, [r3, #16]
 8006940:	431a      	orrs	r2, r3
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	695b      	ldr	r3, [r3, #20]
 8006946:	431a      	orrs	r2, r3
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	69db      	ldr	r3, [r3, #28]
 800694c:	4313      	orrs	r3, r2
 800694e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	4ba2      	ldr	r3, [pc, #648]	; (8006be0 <UART_SetConfig+0x2b8>)
 8006958:	4013      	ands	r3, r2
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	6812      	ldr	r2, [r2, #0]
 800695e:	6939      	ldr	r1, [r7, #16]
 8006960:	430b      	orrs	r3, r1
 8006962:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	68da      	ldr	r2, [r3, #12]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	430a      	orrs	r2, r1
 8006978:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	699b      	ldr	r3, [r3, #24]
 800697e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6a1b      	ldr	r3, [r3, #32]
 8006984:	693a      	ldr	r2, [r7, #16]
 8006986:	4313      	orrs	r3, r2
 8006988:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	430a      	orrs	r2, r1
 800699c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a90      	ldr	r2, [pc, #576]	; (8006be4 <UART_SetConfig+0x2bc>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d121      	bne.n	80069ec <UART_SetConfig+0xc4>
 80069a8:	4b8f      	ldr	r3, [pc, #572]	; (8006be8 <UART_SetConfig+0x2c0>)
 80069aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ac:	f003 0303 	and.w	r3, r3, #3
 80069b0:	2b03      	cmp	r3, #3
 80069b2:	d817      	bhi.n	80069e4 <UART_SetConfig+0xbc>
 80069b4:	a201      	add	r2, pc, #4	; (adr r2, 80069bc <UART_SetConfig+0x94>)
 80069b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ba:	bf00      	nop
 80069bc:	080069cd 	.word	0x080069cd
 80069c0:	080069d9 	.word	0x080069d9
 80069c4:	080069df 	.word	0x080069df
 80069c8:	080069d3 	.word	0x080069d3
 80069cc:	2300      	movs	r3, #0
 80069ce:	77fb      	strb	r3, [r7, #31]
 80069d0:	e01e      	b.n	8006a10 <UART_SetConfig+0xe8>
 80069d2:	2302      	movs	r3, #2
 80069d4:	77fb      	strb	r3, [r7, #31]
 80069d6:	e01b      	b.n	8006a10 <UART_SetConfig+0xe8>
 80069d8:	2304      	movs	r3, #4
 80069da:	77fb      	strb	r3, [r7, #31]
 80069dc:	e018      	b.n	8006a10 <UART_SetConfig+0xe8>
 80069de:	2308      	movs	r3, #8
 80069e0:	77fb      	strb	r3, [r7, #31]
 80069e2:	e015      	b.n	8006a10 <UART_SetConfig+0xe8>
 80069e4:	2310      	movs	r3, #16
 80069e6:	77fb      	strb	r3, [r7, #31]
 80069e8:	bf00      	nop
 80069ea:	e011      	b.n	8006a10 <UART_SetConfig+0xe8>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a7e      	ldr	r2, [pc, #504]	; (8006bec <UART_SetConfig+0x2c4>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d102      	bne.n	80069fc <UART_SetConfig+0xd4>
 80069f6:	2300      	movs	r3, #0
 80069f8:	77fb      	strb	r3, [r7, #31]
 80069fa:	e009      	b.n	8006a10 <UART_SetConfig+0xe8>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a7b      	ldr	r2, [pc, #492]	; (8006bf0 <UART_SetConfig+0x2c8>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d102      	bne.n	8006a0c <UART_SetConfig+0xe4>
 8006a06:	2300      	movs	r3, #0
 8006a08:	77fb      	strb	r3, [r7, #31]
 8006a0a:	e001      	b.n	8006a10 <UART_SetConfig+0xe8>
 8006a0c:	2310      	movs	r3, #16
 8006a0e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	69db      	ldr	r3, [r3, #28]
 8006a14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a18:	f040 8082 	bne.w	8006b20 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8006a1c:	7ffb      	ldrb	r3, [r7, #31]
 8006a1e:	2b08      	cmp	r3, #8
 8006a20:	d85e      	bhi.n	8006ae0 <UART_SetConfig+0x1b8>
 8006a22:	a201      	add	r2, pc, #4	; (adr r2, 8006a28 <UART_SetConfig+0x100>)
 8006a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a28:	08006a4d 	.word	0x08006a4d
 8006a2c:	08006a6d 	.word	0x08006a6d
 8006a30:	08006a8d 	.word	0x08006a8d
 8006a34:	08006ae1 	.word	0x08006ae1
 8006a38:	08006aa9 	.word	0x08006aa9
 8006a3c:	08006ae1 	.word	0x08006ae1
 8006a40:	08006ae1 	.word	0x08006ae1
 8006a44:	08006ae1 	.word	0x08006ae1
 8006a48:	08006ac9 	.word	0x08006ac9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a4c:	f7fe fe1c 	bl	8005688 <HAL_RCC_GetPCLK1Freq>
 8006a50:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	005a      	lsls	r2, r3, #1
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	085b      	lsrs	r3, r3, #1
 8006a5c:	441a      	add	r2, r3
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	61bb      	str	r3, [r7, #24]
        break;
 8006a6a:	e03c      	b.n	8006ae6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a6c:	f7fe fe2e 	bl	80056cc <HAL_RCC_GetPCLK2Freq>
 8006a70:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	005a      	lsls	r2, r3, #1
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	085b      	lsrs	r3, r3, #1
 8006a7c:	441a      	add	r2, r3
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	61bb      	str	r3, [r7, #24]
        break;
 8006a8a:	e02c      	b.n	8006ae6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	085b      	lsrs	r3, r3, #1
 8006a92:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8006a96:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	6852      	ldr	r2, [r2, #4]
 8006a9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	61bb      	str	r3, [r7, #24]
        break;
 8006aa6:	e01e      	b.n	8006ae6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006aa8:	f7fe fd78 	bl	800559c <HAL_RCC_GetSysClockFreq>
 8006aac:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	005a      	lsls	r2, r3, #1
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	085b      	lsrs	r3, r3, #1
 8006ab8:	441a      	add	r2, r3
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	61bb      	str	r3, [r7, #24]
        break;
 8006ac6:	e00e      	b.n	8006ae6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	085b      	lsrs	r3, r3, #1
 8006ace:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	61bb      	str	r3, [r7, #24]
        break;
 8006ade:	e002      	b.n	8006ae6 <UART_SetConfig+0x1be>
      default:
        ret = HAL_ERROR;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	75fb      	strb	r3, [r7, #23]
        break;
 8006ae4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	2b0f      	cmp	r3, #15
 8006aea:	d916      	bls.n	8006b1a <UART_SetConfig+0x1f2>
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006af2:	d212      	bcs.n	8006b1a <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006af4:	69bb      	ldr	r3, [r7, #24]
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	f023 030f 	bic.w	r3, r3, #15
 8006afc:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	085b      	lsrs	r3, r3, #1
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	f003 0307 	and.w	r3, r3, #7
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	897b      	ldrh	r3, [r7, #10]
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	897a      	ldrh	r2, [r7, #10]
 8006b16:	60da      	str	r2, [r3, #12]
 8006b18:	e07d      	b.n	8006c16 <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	75fb      	strb	r3, [r7, #23]
 8006b1e:	e07a      	b.n	8006c16 <UART_SetConfig+0x2ee>
    }
  }
  else
  {
    switch (clocksource)
 8006b20:	7ffb      	ldrb	r3, [r7, #31]
 8006b22:	2b08      	cmp	r3, #8
 8006b24:	d866      	bhi.n	8006bf4 <UART_SetConfig+0x2cc>
 8006b26:	a201      	add	r2, pc, #4	; (adr r2, 8006b2c <UART_SetConfig+0x204>)
 8006b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b2c:	08006b51 	.word	0x08006b51
 8006b30:	08006b6f 	.word	0x08006b6f
 8006b34:	08006b8d 	.word	0x08006b8d
 8006b38:	08006bf5 	.word	0x08006bf5
 8006b3c:	08006ba9 	.word	0x08006ba9
 8006b40:	08006bf5 	.word	0x08006bf5
 8006b44:	08006bf5 	.word	0x08006bf5
 8006b48:	08006bf5 	.word	0x08006bf5
 8006b4c:	08006bc7 	.word	0x08006bc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b50:	f7fe fd9a 	bl	8005688 <HAL_RCC_GetPCLK1Freq>
 8006b54:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	085a      	lsrs	r2, r3, #1
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	441a      	add	r2, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	61bb      	str	r3, [r7, #24]
        break;
 8006b6c:	e045      	b.n	8006bfa <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b6e:	f7fe fdad 	bl	80056cc <HAL_RCC_GetPCLK2Freq>
 8006b72:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	085a      	lsrs	r2, r3, #1
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	441a      	add	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	61bb      	str	r3, [r7, #24]
        break;
 8006b8a:	e036      	b.n	8006bfa <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	085b      	lsrs	r3, r3, #1
 8006b92:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8006b96:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8006b9a:	687a      	ldr	r2, [r7, #4]
 8006b9c:	6852      	ldr	r2, [r2, #4]
 8006b9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	61bb      	str	r3, [r7, #24]
        break;
 8006ba6:	e028      	b.n	8006bfa <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ba8:	f7fe fcf8 	bl	800559c <HAL_RCC_GetSysClockFreq>
 8006bac:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	085a      	lsrs	r2, r3, #1
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	441a      	add	r2, r3
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	61bb      	str	r3, [r7, #24]
        break;
 8006bc4:	e019      	b.n	8006bfa <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	085b      	lsrs	r3, r3, #1
 8006bcc:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	61bb      	str	r3, [r7, #24]
        break;
 8006bdc:	e00d      	b.n	8006bfa <UART_SetConfig+0x2d2>
 8006bde:	bf00      	nop
 8006be0:	efff69f3 	.word	0xefff69f3
 8006be4:	40013800 	.word	0x40013800
 8006be8:	40021000 	.word	0x40021000
 8006bec:	40004400 	.word	0x40004400
 8006bf0:	40004800 	.word	0x40004800
      default:
        ret = HAL_ERROR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	75fb      	strb	r3, [r7, #23]
        break;
 8006bf8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bfa:	69bb      	ldr	r3, [r7, #24]
 8006bfc:	2b0f      	cmp	r3, #15
 8006bfe:	d908      	bls.n	8006c12 <UART_SetConfig+0x2ea>
 8006c00:	69bb      	ldr	r3, [r7, #24]
 8006c02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c06:	d204      	bcs.n	8006c12 <UART_SetConfig+0x2ea>
    {
      huart->Instance->BRR = usartdiv;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	69ba      	ldr	r2, [r7, #24]
 8006c0e:	60da      	str	r2, [r3, #12]
 8006c10:	e001      	b.n	8006c16 <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8006c22:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3720      	adds	r7, #32
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}

08006c2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c38:	f003 0301 	and.w	r3, r3, #1
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d00a      	beq.n	8006c56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	430a      	orrs	r2, r1
 8006c54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5a:	f003 0302 	and.w	r3, r3, #2
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00a      	beq.n	8006c78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	430a      	orrs	r2, r1
 8006c76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c7c:	f003 0304 	and.w	r3, r3, #4
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d00a      	beq.n	8006c9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c9e:	f003 0308 	and.w	r3, r3, #8
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d00a      	beq.n	8006cbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	430a      	orrs	r2, r1
 8006cba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cc0:	f003 0310 	and.w	r3, r3, #16
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00a      	beq.n	8006cde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	430a      	orrs	r2, r1
 8006cdc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce2:	f003 0320 	and.w	r3, r3, #32
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00a      	beq.n	8006d00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	430a      	orrs	r2, r1
 8006cfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d01a      	beq.n	8006d42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	430a      	orrs	r2, r1
 8006d20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d2a:	d10a      	bne.n	8006d42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	430a      	orrs	r2, r1
 8006d40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d00a      	beq.n	8006d64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	430a      	orrs	r2, r1
 8006d62:	605a      	str	r2, [r3, #4]
  }
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b086      	sub	sp, #24
 8006d74:	af02      	add	r7, sp, #8
 8006d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006d7e:	f7fb f94d 	bl	800201c <HAL_GetTick>
 8006d82:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 0308 	and.w	r3, r3, #8
 8006d8e:	2b08      	cmp	r3, #8
 8006d90:	d10e      	bne.n	8006db0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d92:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006d96:	9300      	str	r3, [sp, #0]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f000 f82a 	bl	8006dfa <UART_WaitOnFlagUntilTimeout>
 8006da6:	4603      	mov	r3, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d001      	beq.n	8006db0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006dac:	2303      	movs	r3, #3
 8006dae:	e020      	b.n	8006df2 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 0304 	and.w	r3, r3, #4
 8006dba:	2b04      	cmp	r3, #4
 8006dbc:	d10e      	bne.n	8006ddc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dbe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006dc2:	9300      	str	r3, [sp, #0]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f000 f814 	bl	8006dfa <UART_WaitOnFlagUntilTimeout>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d001      	beq.n	8006ddc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006dd8:	2303      	movs	r3, #3
 8006dda:	e00a      	b.n	8006df2 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2220      	movs	r2, #32
 8006de0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2220      	movs	r2, #32
 8006de6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006df0:	2300      	movs	r3, #0
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3710      	adds	r7, #16
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}

08006dfa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006dfa:	b580      	push	{r7, lr}
 8006dfc:	b084      	sub	sp, #16
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	60f8      	str	r0, [r7, #12]
 8006e02:	60b9      	str	r1, [r7, #8]
 8006e04:	603b      	str	r3, [r7, #0]
 8006e06:	4613      	mov	r3, r2
 8006e08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e0a:	e05d      	b.n	8006ec8 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e12:	d059      	beq.n	8006ec8 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e14:	f7fb f902 	bl	800201c <HAL_GetTick>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	69ba      	ldr	r2, [r7, #24]
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d302      	bcc.n	8006e2a <UART_WaitOnFlagUntilTimeout+0x30>
 8006e24:	69bb      	ldr	r3, [r7, #24]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d11b      	bne.n	8006e62 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006e38:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	689a      	ldr	r2, [r3, #8]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f022 0201 	bic.w	r2, r2, #1
 8006e48:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2220      	movs	r2, #32
 8006e4e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2220      	movs	r2, #32
 8006e54:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e042      	b.n	8006ee8 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 0304 	and.w	r3, r3, #4
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d02b      	beq.n	8006ec8 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	69db      	ldr	r3, [r3, #28]
 8006e76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e7e:	d123      	bne.n	8006ec8 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e88:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006e98:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	689a      	ldr	r2, [r3, #8]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f022 0201 	bic.w	r2, r2, #1
 8006ea8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2220      	movs	r2, #32
 8006eae:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2220      	movs	r2, #32
 8006eb4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2220      	movs	r2, #32
 8006eba:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	e00f      	b.n	8006ee8 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	69da      	ldr	r2, [r3, #28]
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	68ba      	ldr	r2, [r7, #8]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	bf0c      	ite	eq
 8006ed8:	2301      	moveq	r3, #1
 8006eda:	2300      	movne	r3, #0
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	461a      	mov	r2, r3
 8006ee0:	79fb      	ldrb	r3, [r7, #7]
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d092      	beq.n	8006e0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ee6:	2300      	movs	r3, #0
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3710      	adds	r7, #16
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <__errno>:
 8006ef0:	4b01      	ldr	r3, [pc, #4]	; (8006ef8 <__errno+0x8>)
 8006ef2:	6818      	ldr	r0, [r3, #0]
 8006ef4:	4770      	bx	lr
 8006ef6:	bf00      	nop
 8006ef8:	2000000c 	.word	0x2000000c

08006efc <__libc_init_array>:
 8006efc:	b570      	push	{r4, r5, r6, lr}
 8006efe:	4e0d      	ldr	r6, [pc, #52]	; (8006f34 <__libc_init_array+0x38>)
 8006f00:	4c0d      	ldr	r4, [pc, #52]	; (8006f38 <__libc_init_array+0x3c>)
 8006f02:	1ba4      	subs	r4, r4, r6
 8006f04:	10a4      	asrs	r4, r4, #2
 8006f06:	2500      	movs	r5, #0
 8006f08:	42a5      	cmp	r5, r4
 8006f0a:	d109      	bne.n	8006f20 <__libc_init_array+0x24>
 8006f0c:	4e0b      	ldr	r6, [pc, #44]	; (8006f3c <__libc_init_array+0x40>)
 8006f0e:	4c0c      	ldr	r4, [pc, #48]	; (8006f40 <__libc_init_array+0x44>)
 8006f10:	f002 fdc0 	bl	8009a94 <_init>
 8006f14:	1ba4      	subs	r4, r4, r6
 8006f16:	10a4      	asrs	r4, r4, #2
 8006f18:	2500      	movs	r5, #0
 8006f1a:	42a5      	cmp	r5, r4
 8006f1c:	d105      	bne.n	8006f2a <__libc_init_array+0x2e>
 8006f1e:	bd70      	pop	{r4, r5, r6, pc}
 8006f20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f24:	4798      	blx	r3
 8006f26:	3501      	adds	r5, #1
 8006f28:	e7ee      	b.n	8006f08 <__libc_init_array+0xc>
 8006f2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f2e:	4798      	blx	r3
 8006f30:	3501      	adds	r5, #1
 8006f32:	e7f2      	b.n	8006f1a <__libc_init_array+0x1e>
 8006f34:	08009e10 	.word	0x08009e10
 8006f38:	08009e10 	.word	0x08009e10
 8006f3c:	08009e10 	.word	0x08009e10
 8006f40:	08009e14 	.word	0x08009e14

08006f44 <memset>:
 8006f44:	4402      	add	r2, r0
 8006f46:	4603      	mov	r3, r0
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d100      	bne.n	8006f4e <memset+0xa>
 8006f4c:	4770      	bx	lr
 8006f4e:	f803 1b01 	strb.w	r1, [r3], #1
 8006f52:	e7f9      	b.n	8006f48 <memset+0x4>

08006f54 <__cvt>:
 8006f54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f58:	ec55 4b10 	vmov	r4, r5, d0
 8006f5c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006f5e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006f62:	2d00      	cmp	r5, #0
 8006f64:	460e      	mov	r6, r1
 8006f66:	4691      	mov	r9, r2
 8006f68:	4619      	mov	r1, r3
 8006f6a:	bfb8      	it	lt
 8006f6c:	4622      	movlt	r2, r4
 8006f6e:	462b      	mov	r3, r5
 8006f70:	f027 0720 	bic.w	r7, r7, #32
 8006f74:	bfbb      	ittet	lt
 8006f76:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006f7a:	461d      	movlt	r5, r3
 8006f7c:	2300      	movge	r3, #0
 8006f7e:	232d      	movlt	r3, #45	; 0x2d
 8006f80:	bfb8      	it	lt
 8006f82:	4614      	movlt	r4, r2
 8006f84:	2f46      	cmp	r7, #70	; 0x46
 8006f86:	700b      	strb	r3, [r1, #0]
 8006f88:	d004      	beq.n	8006f94 <__cvt+0x40>
 8006f8a:	2f45      	cmp	r7, #69	; 0x45
 8006f8c:	d100      	bne.n	8006f90 <__cvt+0x3c>
 8006f8e:	3601      	adds	r6, #1
 8006f90:	2102      	movs	r1, #2
 8006f92:	e000      	b.n	8006f96 <__cvt+0x42>
 8006f94:	2103      	movs	r1, #3
 8006f96:	ab03      	add	r3, sp, #12
 8006f98:	9301      	str	r3, [sp, #4]
 8006f9a:	ab02      	add	r3, sp, #8
 8006f9c:	9300      	str	r3, [sp, #0]
 8006f9e:	4632      	mov	r2, r6
 8006fa0:	4653      	mov	r3, sl
 8006fa2:	ec45 4b10 	vmov	d0, r4, r5
 8006fa6:	f001 f80f 	bl	8007fc8 <_dtoa_r>
 8006faa:	2f47      	cmp	r7, #71	; 0x47
 8006fac:	4680      	mov	r8, r0
 8006fae:	d102      	bne.n	8006fb6 <__cvt+0x62>
 8006fb0:	f019 0f01 	tst.w	r9, #1
 8006fb4:	d026      	beq.n	8007004 <__cvt+0xb0>
 8006fb6:	2f46      	cmp	r7, #70	; 0x46
 8006fb8:	eb08 0906 	add.w	r9, r8, r6
 8006fbc:	d111      	bne.n	8006fe2 <__cvt+0x8e>
 8006fbe:	f898 3000 	ldrb.w	r3, [r8]
 8006fc2:	2b30      	cmp	r3, #48	; 0x30
 8006fc4:	d10a      	bne.n	8006fdc <__cvt+0x88>
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	2300      	movs	r3, #0
 8006fca:	4620      	mov	r0, r4
 8006fcc:	4629      	mov	r1, r5
 8006fce:	f7f9 fd7b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fd2:	b918      	cbnz	r0, 8006fdc <__cvt+0x88>
 8006fd4:	f1c6 0601 	rsb	r6, r6, #1
 8006fd8:	f8ca 6000 	str.w	r6, [sl]
 8006fdc:	f8da 3000 	ldr.w	r3, [sl]
 8006fe0:	4499      	add	r9, r3
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	4620      	mov	r0, r4
 8006fe8:	4629      	mov	r1, r5
 8006fea:	f7f9 fd6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fee:	b938      	cbnz	r0, 8007000 <__cvt+0xac>
 8006ff0:	2230      	movs	r2, #48	; 0x30
 8006ff2:	9b03      	ldr	r3, [sp, #12]
 8006ff4:	454b      	cmp	r3, r9
 8006ff6:	d205      	bcs.n	8007004 <__cvt+0xb0>
 8006ff8:	1c59      	adds	r1, r3, #1
 8006ffa:	9103      	str	r1, [sp, #12]
 8006ffc:	701a      	strb	r2, [r3, #0]
 8006ffe:	e7f8      	b.n	8006ff2 <__cvt+0x9e>
 8007000:	f8cd 900c 	str.w	r9, [sp, #12]
 8007004:	9b03      	ldr	r3, [sp, #12]
 8007006:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007008:	eba3 0308 	sub.w	r3, r3, r8
 800700c:	4640      	mov	r0, r8
 800700e:	6013      	str	r3, [r2, #0]
 8007010:	b004      	add	sp, #16
 8007012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007016 <__exponent>:
 8007016:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007018:	2900      	cmp	r1, #0
 800701a:	4604      	mov	r4, r0
 800701c:	bfba      	itte	lt
 800701e:	4249      	neglt	r1, r1
 8007020:	232d      	movlt	r3, #45	; 0x2d
 8007022:	232b      	movge	r3, #43	; 0x2b
 8007024:	2909      	cmp	r1, #9
 8007026:	f804 2b02 	strb.w	r2, [r4], #2
 800702a:	7043      	strb	r3, [r0, #1]
 800702c:	dd20      	ble.n	8007070 <__exponent+0x5a>
 800702e:	f10d 0307 	add.w	r3, sp, #7
 8007032:	461f      	mov	r7, r3
 8007034:	260a      	movs	r6, #10
 8007036:	fb91 f5f6 	sdiv	r5, r1, r6
 800703a:	fb06 1115 	mls	r1, r6, r5, r1
 800703e:	3130      	adds	r1, #48	; 0x30
 8007040:	2d09      	cmp	r5, #9
 8007042:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007046:	f103 32ff 	add.w	r2, r3, #4294967295
 800704a:	4629      	mov	r1, r5
 800704c:	dc09      	bgt.n	8007062 <__exponent+0x4c>
 800704e:	3130      	adds	r1, #48	; 0x30
 8007050:	3b02      	subs	r3, #2
 8007052:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007056:	42bb      	cmp	r3, r7
 8007058:	4622      	mov	r2, r4
 800705a:	d304      	bcc.n	8007066 <__exponent+0x50>
 800705c:	1a10      	subs	r0, r2, r0
 800705e:	b003      	add	sp, #12
 8007060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007062:	4613      	mov	r3, r2
 8007064:	e7e7      	b.n	8007036 <__exponent+0x20>
 8007066:	f813 2b01 	ldrb.w	r2, [r3], #1
 800706a:	f804 2b01 	strb.w	r2, [r4], #1
 800706e:	e7f2      	b.n	8007056 <__exponent+0x40>
 8007070:	2330      	movs	r3, #48	; 0x30
 8007072:	4419      	add	r1, r3
 8007074:	7083      	strb	r3, [r0, #2]
 8007076:	1d02      	adds	r2, r0, #4
 8007078:	70c1      	strb	r1, [r0, #3]
 800707a:	e7ef      	b.n	800705c <__exponent+0x46>

0800707c <_printf_float>:
 800707c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007080:	b08d      	sub	sp, #52	; 0x34
 8007082:	460c      	mov	r4, r1
 8007084:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007088:	4616      	mov	r6, r2
 800708a:	461f      	mov	r7, r3
 800708c:	4605      	mov	r5, r0
 800708e:	f001 fecd 	bl	8008e2c <_localeconv_r>
 8007092:	6803      	ldr	r3, [r0, #0]
 8007094:	9304      	str	r3, [sp, #16]
 8007096:	4618      	mov	r0, r3
 8007098:	f7f9 f89a 	bl	80001d0 <strlen>
 800709c:	2300      	movs	r3, #0
 800709e:	930a      	str	r3, [sp, #40]	; 0x28
 80070a0:	f8d8 3000 	ldr.w	r3, [r8]
 80070a4:	9005      	str	r0, [sp, #20]
 80070a6:	3307      	adds	r3, #7
 80070a8:	f023 0307 	bic.w	r3, r3, #7
 80070ac:	f103 0208 	add.w	r2, r3, #8
 80070b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80070b4:	f8d4 b000 	ldr.w	fp, [r4]
 80070b8:	f8c8 2000 	str.w	r2, [r8]
 80070bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80070c4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80070c8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80070cc:	9307      	str	r3, [sp, #28]
 80070ce:	f8cd 8018 	str.w	r8, [sp, #24]
 80070d2:	f04f 32ff 	mov.w	r2, #4294967295
 80070d6:	4ba7      	ldr	r3, [pc, #668]	; (8007374 <_printf_float+0x2f8>)
 80070d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070dc:	f7f9 fd26 	bl	8000b2c <__aeabi_dcmpun>
 80070e0:	bb70      	cbnz	r0, 8007140 <_printf_float+0xc4>
 80070e2:	f04f 32ff 	mov.w	r2, #4294967295
 80070e6:	4ba3      	ldr	r3, [pc, #652]	; (8007374 <_printf_float+0x2f8>)
 80070e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070ec:	f7f9 fd00 	bl	8000af0 <__aeabi_dcmple>
 80070f0:	bb30      	cbnz	r0, 8007140 <_printf_float+0xc4>
 80070f2:	2200      	movs	r2, #0
 80070f4:	2300      	movs	r3, #0
 80070f6:	4640      	mov	r0, r8
 80070f8:	4649      	mov	r1, r9
 80070fa:	f7f9 fcef 	bl	8000adc <__aeabi_dcmplt>
 80070fe:	b110      	cbz	r0, 8007106 <_printf_float+0x8a>
 8007100:	232d      	movs	r3, #45	; 0x2d
 8007102:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007106:	4a9c      	ldr	r2, [pc, #624]	; (8007378 <_printf_float+0x2fc>)
 8007108:	4b9c      	ldr	r3, [pc, #624]	; (800737c <_printf_float+0x300>)
 800710a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800710e:	bf8c      	ite	hi
 8007110:	4690      	movhi	r8, r2
 8007112:	4698      	movls	r8, r3
 8007114:	2303      	movs	r3, #3
 8007116:	f02b 0204 	bic.w	r2, fp, #4
 800711a:	6123      	str	r3, [r4, #16]
 800711c:	6022      	str	r2, [r4, #0]
 800711e:	f04f 0900 	mov.w	r9, #0
 8007122:	9700      	str	r7, [sp, #0]
 8007124:	4633      	mov	r3, r6
 8007126:	aa0b      	add	r2, sp, #44	; 0x2c
 8007128:	4621      	mov	r1, r4
 800712a:	4628      	mov	r0, r5
 800712c:	f000 f9e6 	bl	80074fc <_printf_common>
 8007130:	3001      	adds	r0, #1
 8007132:	f040 808d 	bne.w	8007250 <_printf_float+0x1d4>
 8007136:	f04f 30ff 	mov.w	r0, #4294967295
 800713a:	b00d      	add	sp, #52	; 0x34
 800713c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007140:	4642      	mov	r2, r8
 8007142:	464b      	mov	r3, r9
 8007144:	4640      	mov	r0, r8
 8007146:	4649      	mov	r1, r9
 8007148:	f7f9 fcf0 	bl	8000b2c <__aeabi_dcmpun>
 800714c:	b110      	cbz	r0, 8007154 <_printf_float+0xd8>
 800714e:	4a8c      	ldr	r2, [pc, #560]	; (8007380 <_printf_float+0x304>)
 8007150:	4b8c      	ldr	r3, [pc, #560]	; (8007384 <_printf_float+0x308>)
 8007152:	e7da      	b.n	800710a <_printf_float+0x8e>
 8007154:	6861      	ldr	r1, [r4, #4]
 8007156:	1c4b      	adds	r3, r1, #1
 8007158:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800715c:	a80a      	add	r0, sp, #40	; 0x28
 800715e:	d13e      	bne.n	80071de <_printf_float+0x162>
 8007160:	2306      	movs	r3, #6
 8007162:	6063      	str	r3, [r4, #4]
 8007164:	2300      	movs	r3, #0
 8007166:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800716a:	ab09      	add	r3, sp, #36	; 0x24
 800716c:	9300      	str	r3, [sp, #0]
 800716e:	ec49 8b10 	vmov	d0, r8, r9
 8007172:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007176:	6022      	str	r2, [r4, #0]
 8007178:	f8cd a004 	str.w	sl, [sp, #4]
 800717c:	6861      	ldr	r1, [r4, #4]
 800717e:	4628      	mov	r0, r5
 8007180:	f7ff fee8 	bl	8006f54 <__cvt>
 8007184:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007188:	2b47      	cmp	r3, #71	; 0x47
 800718a:	4680      	mov	r8, r0
 800718c:	d109      	bne.n	80071a2 <_printf_float+0x126>
 800718e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007190:	1cd8      	adds	r0, r3, #3
 8007192:	db02      	blt.n	800719a <_printf_float+0x11e>
 8007194:	6862      	ldr	r2, [r4, #4]
 8007196:	4293      	cmp	r3, r2
 8007198:	dd47      	ble.n	800722a <_printf_float+0x1ae>
 800719a:	f1aa 0a02 	sub.w	sl, sl, #2
 800719e:	fa5f fa8a 	uxtb.w	sl, sl
 80071a2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80071a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071a8:	d824      	bhi.n	80071f4 <_printf_float+0x178>
 80071aa:	3901      	subs	r1, #1
 80071ac:	4652      	mov	r2, sl
 80071ae:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80071b2:	9109      	str	r1, [sp, #36]	; 0x24
 80071b4:	f7ff ff2f 	bl	8007016 <__exponent>
 80071b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80071ba:	1813      	adds	r3, r2, r0
 80071bc:	2a01      	cmp	r2, #1
 80071be:	4681      	mov	r9, r0
 80071c0:	6123      	str	r3, [r4, #16]
 80071c2:	dc02      	bgt.n	80071ca <_printf_float+0x14e>
 80071c4:	6822      	ldr	r2, [r4, #0]
 80071c6:	07d1      	lsls	r1, r2, #31
 80071c8:	d501      	bpl.n	80071ce <_printf_float+0x152>
 80071ca:	3301      	adds	r3, #1
 80071cc:	6123      	str	r3, [r4, #16]
 80071ce:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d0a5      	beq.n	8007122 <_printf_float+0xa6>
 80071d6:	232d      	movs	r3, #45	; 0x2d
 80071d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071dc:	e7a1      	b.n	8007122 <_printf_float+0xa6>
 80071de:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80071e2:	f000 8177 	beq.w	80074d4 <_printf_float+0x458>
 80071e6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80071ea:	d1bb      	bne.n	8007164 <_printf_float+0xe8>
 80071ec:	2900      	cmp	r1, #0
 80071ee:	d1b9      	bne.n	8007164 <_printf_float+0xe8>
 80071f0:	2301      	movs	r3, #1
 80071f2:	e7b6      	b.n	8007162 <_printf_float+0xe6>
 80071f4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80071f8:	d119      	bne.n	800722e <_printf_float+0x1b2>
 80071fa:	2900      	cmp	r1, #0
 80071fc:	6863      	ldr	r3, [r4, #4]
 80071fe:	dd0c      	ble.n	800721a <_printf_float+0x19e>
 8007200:	6121      	str	r1, [r4, #16]
 8007202:	b913      	cbnz	r3, 800720a <_printf_float+0x18e>
 8007204:	6822      	ldr	r2, [r4, #0]
 8007206:	07d2      	lsls	r2, r2, #31
 8007208:	d502      	bpl.n	8007210 <_printf_float+0x194>
 800720a:	3301      	adds	r3, #1
 800720c:	440b      	add	r3, r1
 800720e:	6123      	str	r3, [r4, #16]
 8007210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007212:	65a3      	str	r3, [r4, #88]	; 0x58
 8007214:	f04f 0900 	mov.w	r9, #0
 8007218:	e7d9      	b.n	80071ce <_printf_float+0x152>
 800721a:	b913      	cbnz	r3, 8007222 <_printf_float+0x1a6>
 800721c:	6822      	ldr	r2, [r4, #0]
 800721e:	07d0      	lsls	r0, r2, #31
 8007220:	d501      	bpl.n	8007226 <_printf_float+0x1aa>
 8007222:	3302      	adds	r3, #2
 8007224:	e7f3      	b.n	800720e <_printf_float+0x192>
 8007226:	2301      	movs	r3, #1
 8007228:	e7f1      	b.n	800720e <_printf_float+0x192>
 800722a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800722e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007232:	4293      	cmp	r3, r2
 8007234:	db05      	blt.n	8007242 <_printf_float+0x1c6>
 8007236:	6822      	ldr	r2, [r4, #0]
 8007238:	6123      	str	r3, [r4, #16]
 800723a:	07d1      	lsls	r1, r2, #31
 800723c:	d5e8      	bpl.n	8007210 <_printf_float+0x194>
 800723e:	3301      	adds	r3, #1
 8007240:	e7e5      	b.n	800720e <_printf_float+0x192>
 8007242:	2b00      	cmp	r3, #0
 8007244:	bfd4      	ite	le
 8007246:	f1c3 0302 	rsble	r3, r3, #2
 800724a:	2301      	movgt	r3, #1
 800724c:	4413      	add	r3, r2
 800724e:	e7de      	b.n	800720e <_printf_float+0x192>
 8007250:	6823      	ldr	r3, [r4, #0]
 8007252:	055a      	lsls	r2, r3, #21
 8007254:	d407      	bmi.n	8007266 <_printf_float+0x1ea>
 8007256:	6923      	ldr	r3, [r4, #16]
 8007258:	4642      	mov	r2, r8
 800725a:	4631      	mov	r1, r6
 800725c:	4628      	mov	r0, r5
 800725e:	47b8      	blx	r7
 8007260:	3001      	adds	r0, #1
 8007262:	d12b      	bne.n	80072bc <_printf_float+0x240>
 8007264:	e767      	b.n	8007136 <_printf_float+0xba>
 8007266:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800726a:	f240 80dc 	bls.w	8007426 <_printf_float+0x3aa>
 800726e:	2200      	movs	r2, #0
 8007270:	2300      	movs	r3, #0
 8007272:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007276:	f7f9 fc27 	bl	8000ac8 <__aeabi_dcmpeq>
 800727a:	2800      	cmp	r0, #0
 800727c:	d033      	beq.n	80072e6 <_printf_float+0x26a>
 800727e:	2301      	movs	r3, #1
 8007280:	4a41      	ldr	r2, [pc, #260]	; (8007388 <_printf_float+0x30c>)
 8007282:	4631      	mov	r1, r6
 8007284:	4628      	mov	r0, r5
 8007286:	47b8      	blx	r7
 8007288:	3001      	adds	r0, #1
 800728a:	f43f af54 	beq.w	8007136 <_printf_float+0xba>
 800728e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007292:	429a      	cmp	r2, r3
 8007294:	db02      	blt.n	800729c <_printf_float+0x220>
 8007296:	6823      	ldr	r3, [r4, #0]
 8007298:	07d8      	lsls	r0, r3, #31
 800729a:	d50f      	bpl.n	80072bc <_printf_float+0x240>
 800729c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072a0:	4631      	mov	r1, r6
 80072a2:	4628      	mov	r0, r5
 80072a4:	47b8      	blx	r7
 80072a6:	3001      	adds	r0, #1
 80072a8:	f43f af45 	beq.w	8007136 <_printf_float+0xba>
 80072ac:	f04f 0800 	mov.w	r8, #0
 80072b0:	f104 091a 	add.w	r9, r4, #26
 80072b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072b6:	3b01      	subs	r3, #1
 80072b8:	4543      	cmp	r3, r8
 80072ba:	dc09      	bgt.n	80072d0 <_printf_float+0x254>
 80072bc:	6823      	ldr	r3, [r4, #0]
 80072be:	079b      	lsls	r3, r3, #30
 80072c0:	f100 8103 	bmi.w	80074ca <_printf_float+0x44e>
 80072c4:	68e0      	ldr	r0, [r4, #12]
 80072c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072c8:	4298      	cmp	r0, r3
 80072ca:	bfb8      	it	lt
 80072cc:	4618      	movlt	r0, r3
 80072ce:	e734      	b.n	800713a <_printf_float+0xbe>
 80072d0:	2301      	movs	r3, #1
 80072d2:	464a      	mov	r2, r9
 80072d4:	4631      	mov	r1, r6
 80072d6:	4628      	mov	r0, r5
 80072d8:	47b8      	blx	r7
 80072da:	3001      	adds	r0, #1
 80072dc:	f43f af2b 	beq.w	8007136 <_printf_float+0xba>
 80072e0:	f108 0801 	add.w	r8, r8, #1
 80072e4:	e7e6      	b.n	80072b4 <_printf_float+0x238>
 80072e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	dc2b      	bgt.n	8007344 <_printf_float+0x2c8>
 80072ec:	2301      	movs	r3, #1
 80072ee:	4a26      	ldr	r2, [pc, #152]	; (8007388 <_printf_float+0x30c>)
 80072f0:	4631      	mov	r1, r6
 80072f2:	4628      	mov	r0, r5
 80072f4:	47b8      	blx	r7
 80072f6:	3001      	adds	r0, #1
 80072f8:	f43f af1d 	beq.w	8007136 <_printf_float+0xba>
 80072fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072fe:	b923      	cbnz	r3, 800730a <_printf_float+0x28e>
 8007300:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007302:	b913      	cbnz	r3, 800730a <_printf_float+0x28e>
 8007304:	6823      	ldr	r3, [r4, #0]
 8007306:	07d9      	lsls	r1, r3, #31
 8007308:	d5d8      	bpl.n	80072bc <_printf_float+0x240>
 800730a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800730e:	4631      	mov	r1, r6
 8007310:	4628      	mov	r0, r5
 8007312:	47b8      	blx	r7
 8007314:	3001      	adds	r0, #1
 8007316:	f43f af0e 	beq.w	8007136 <_printf_float+0xba>
 800731a:	f04f 0900 	mov.w	r9, #0
 800731e:	f104 0a1a 	add.w	sl, r4, #26
 8007322:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007324:	425b      	negs	r3, r3
 8007326:	454b      	cmp	r3, r9
 8007328:	dc01      	bgt.n	800732e <_printf_float+0x2b2>
 800732a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800732c:	e794      	b.n	8007258 <_printf_float+0x1dc>
 800732e:	2301      	movs	r3, #1
 8007330:	4652      	mov	r2, sl
 8007332:	4631      	mov	r1, r6
 8007334:	4628      	mov	r0, r5
 8007336:	47b8      	blx	r7
 8007338:	3001      	adds	r0, #1
 800733a:	f43f aefc 	beq.w	8007136 <_printf_float+0xba>
 800733e:	f109 0901 	add.w	r9, r9, #1
 8007342:	e7ee      	b.n	8007322 <_printf_float+0x2a6>
 8007344:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007346:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007348:	429a      	cmp	r2, r3
 800734a:	bfa8      	it	ge
 800734c:	461a      	movge	r2, r3
 800734e:	2a00      	cmp	r2, #0
 8007350:	4691      	mov	r9, r2
 8007352:	dd07      	ble.n	8007364 <_printf_float+0x2e8>
 8007354:	4613      	mov	r3, r2
 8007356:	4631      	mov	r1, r6
 8007358:	4642      	mov	r2, r8
 800735a:	4628      	mov	r0, r5
 800735c:	47b8      	blx	r7
 800735e:	3001      	adds	r0, #1
 8007360:	f43f aee9 	beq.w	8007136 <_printf_float+0xba>
 8007364:	f104 031a 	add.w	r3, r4, #26
 8007368:	f04f 0b00 	mov.w	fp, #0
 800736c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007370:	9306      	str	r3, [sp, #24]
 8007372:	e015      	b.n	80073a0 <_printf_float+0x324>
 8007374:	7fefffff 	.word	0x7fefffff
 8007378:	08009b58 	.word	0x08009b58
 800737c:	08009b54 	.word	0x08009b54
 8007380:	08009b60 	.word	0x08009b60
 8007384:	08009b5c 	.word	0x08009b5c
 8007388:	08009b64 	.word	0x08009b64
 800738c:	2301      	movs	r3, #1
 800738e:	9a06      	ldr	r2, [sp, #24]
 8007390:	4631      	mov	r1, r6
 8007392:	4628      	mov	r0, r5
 8007394:	47b8      	blx	r7
 8007396:	3001      	adds	r0, #1
 8007398:	f43f aecd 	beq.w	8007136 <_printf_float+0xba>
 800739c:	f10b 0b01 	add.w	fp, fp, #1
 80073a0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80073a4:	ebaa 0309 	sub.w	r3, sl, r9
 80073a8:	455b      	cmp	r3, fp
 80073aa:	dcef      	bgt.n	800738c <_printf_float+0x310>
 80073ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073b0:	429a      	cmp	r2, r3
 80073b2:	44d0      	add	r8, sl
 80073b4:	db15      	blt.n	80073e2 <_printf_float+0x366>
 80073b6:	6823      	ldr	r3, [r4, #0]
 80073b8:	07da      	lsls	r2, r3, #31
 80073ba:	d412      	bmi.n	80073e2 <_printf_float+0x366>
 80073bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80073c0:	eba3 020a 	sub.w	r2, r3, sl
 80073c4:	eba3 0a01 	sub.w	sl, r3, r1
 80073c8:	4592      	cmp	sl, r2
 80073ca:	bfa8      	it	ge
 80073cc:	4692      	movge	sl, r2
 80073ce:	f1ba 0f00 	cmp.w	sl, #0
 80073d2:	dc0e      	bgt.n	80073f2 <_printf_float+0x376>
 80073d4:	f04f 0800 	mov.w	r8, #0
 80073d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80073dc:	f104 091a 	add.w	r9, r4, #26
 80073e0:	e019      	b.n	8007416 <_printf_float+0x39a>
 80073e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073e6:	4631      	mov	r1, r6
 80073e8:	4628      	mov	r0, r5
 80073ea:	47b8      	blx	r7
 80073ec:	3001      	adds	r0, #1
 80073ee:	d1e5      	bne.n	80073bc <_printf_float+0x340>
 80073f0:	e6a1      	b.n	8007136 <_printf_float+0xba>
 80073f2:	4653      	mov	r3, sl
 80073f4:	4642      	mov	r2, r8
 80073f6:	4631      	mov	r1, r6
 80073f8:	4628      	mov	r0, r5
 80073fa:	47b8      	blx	r7
 80073fc:	3001      	adds	r0, #1
 80073fe:	d1e9      	bne.n	80073d4 <_printf_float+0x358>
 8007400:	e699      	b.n	8007136 <_printf_float+0xba>
 8007402:	2301      	movs	r3, #1
 8007404:	464a      	mov	r2, r9
 8007406:	4631      	mov	r1, r6
 8007408:	4628      	mov	r0, r5
 800740a:	47b8      	blx	r7
 800740c:	3001      	adds	r0, #1
 800740e:	f43f ae92 	beq.w	8007136 <_printf_float+0xba>
 8007412:	f108 0801 	add.w	r8, r8, #1
 8007416:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800741a:	1a9b      	subs	r3, r3, r2
 800741c:	eba3 030a 	sub.w	r3, r3, sl
 8007420:	4543      	cmp	r3, r8
 8007422:	dcee      	bgt.n	8007402 <_printf_float+0x386>
 8007424:	e74a      	b.n	80072bc <_printf_float+0x240>
 8007426:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007428:	2a01      	cmp	r2, #1
 800742a:	dc01      	bgt.n	8007430 <_printf_float+0x3b4>
 800742c:	07db      	lsls	r3, r3, #31
 800742e:	d53a      	bpl.n	80074a6 <_printf_float+0x42a>
 8007430:	2301      	movs	r3, #1
 8007432:	4642      	mov	r2, r8
 8007434:	4631      	mov	r1, r6
 8007436:	4628      	mov	r0, r5
 8007438:	47b8      	blx	r7
 800743a:	3001      	adds	r0, #1
 800743c:	f43f ae7b 	beq.w	8007136 <_printf_float+0xba>
 8007440:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007444:	4631      	mov	r1, r6
 8007446:	4628      	mov	r0, r5
 8007448:	47b8      	blx	r7
 800744a:	3001      	adds	r0, #1
 800744c:	f108 0801 	add.w	r8, r8, #1
 8007450:	f43f ae71 	beq.w	8007136 <_printf_float+0xba>
 8007454:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007456:	2200      	movs	r2, #0
 8007458:	f103 3aff 	add.w	sl, r3, #4294967295
 800745c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007460:	2300      	movs	r3, #0
 8007462:	f7f9 fb31 	bl	8000ac8 <__aeabi_dcmpeq>
 8007466:	b9c8      	cbnz	r0, 800749c <_printf_float+0x420>
 8007468:	4653      	mov	r3, sl
 800746a:	4642      	mov	r2, r8
 800746c:	4631      	mov	r1, r6
 800746e:	4628      	mov	r0, r5
 8007470:	47b8      	blx	r7
 8007472:	3001      	adds	r0, #1
 8007474:	d10e      	bne.n	8007494 <_printf_float+0x418>
 8007476:	e65e      	b.n	8007136 <_printf_float+0xba>
 8007478:	2301      	movs	r3, #1
 800747a:	4652      	mov	r2, sl
 800747c:	4631      	mov	r1, r6
 800747e:	4628      	mov	r0, r5
 8007480:	47b8      	blx	r7
 8007482:	3001      	adds	r0, #1
 8007484:	f43f ae57 	beq.w	8007136 <_printf_float+0xba>
 8007488:	f108 0801 	add.w	r8, r8, #1
 800748c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800748e:	3b01      	subs	r3, #1
 8007490:	4543      	cmp	r3, r8
 8007492:	dcf1      	bgt.n	8007478 <_printf_float+0x3fc>
 8007494:	464b      	mov	r3, r9
 8007496:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800749a:	e6de      	b.n	800725a <_printf_float+0x1de>
 800749c:	f04f 0800 	mov.w	r8, #0
 80074a0:	f104 0a1a 	add.w	sl, r4, #26
 80074a4:	e7f2      	b.n	800748c <_printf_float+0x410>
 80074a6:	2301      	movs	r3, #1
 80074a8:	e7df      	b.n	800746a <_printf_float+0x3ee>
 80074aa:	2301      	movs	r3, #1
 80074ac:	464a      	mov	r2, r9
 80074ae:	4631      	mov	r1, r6
 80074b0:	4628      	mov	r0, r5
 80074b2:	47b8      	blx	r7
 80074b4:	3001      	adds	r0, #1
 80074b6:	f43f ae3e 	beq.w	8007136 <_printf_float+0xba>
 80074ba:	f108 0801 	add.w	r8, r8, #1
 80074be:	68e3      	ldr	r3, [r4, #12]
 80074c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80074c2:	1a9b      	subs	r3, r3, r2
 80074c4:	4543      	cmp	r3, r8
 80074c6:	dcf0      	bgt.n	80074aa <_printf_float+0x42e>
 80074c8:	e6fc      	b.n	80072c4 <_printf_float+0x248>
 80074ca:	f04f 0800 	mov.w	r8, #0
 80074ce:	f104 0919 	add.w	r9, r4, #25
 80074d2:	e7f4      	b.n	80074be <_printf_float+0x442>
 80074d4:	2900      	cmp	r1, #0
 80074d6:	f43f ae8b 	beq.w	80071f0 <_printf_float+0x174>
 80074da:	2300      	movs	r3, #0
 80074dc:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80074e0:	ab09      	add	r3, sp, #36	; 0x24
 80074e2:	9300      	str	r3, [sp, #0]
 80074e4:	ec49 8b10 	vmov	d0, r8, r9
 80074e8:	6022      	str	r2, [r4, #0]
 80074ea:	f8cd a004 	str.w	sl, [sp, #4]
 80074ee:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80074f2:	4628      	mov	r0, r5
 80074f4:	f7ff fd2e 	bl	8006f54 <__cvt>
 80074f8:	4680      	mov	r8, r0
 80074fa:	e648      	b.n	800718e <_printf_float+0x112>

080074fc <_printf_common>:
 80074fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007500:	4691      	mov	r9, r2
 8007502:	461f      	mov	r7, r3
 8007504:	688a      	ldr	r2, [r1, #8]
 8007506:	690b      	ldr	r3, [r1, #16]
 8007508:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800750c:	4293      	cmp	r3, r2
 800750e:	bfb8      	it	lt
 8007510:	4613      	movlt	r3, r2
 8007512:	f8c9 3000 	str.w	r3, [r9]
 8007516:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800751a:	4606      	mov	r6, r0
 800751c:	460c      	mov	r4, r1
 800751e:	b112      	cbz	r2, 8007526 <_printf_common+0x2a>
 8007520:	3301      	adds	r3, #1
 8007522:	f8c9 3000 	str.w	r3, [r9]
 8007526:	6823      	ldr	r3, [r4, #0]
 8007528:	0699      	lsls	r1, r3, #26
 800752a:	bf42      	ittt	mi
 800752c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007530:	3302      	addmi	r3, #2
 8007532:	f8c9 3000 	strmi.w	r3, [r9]
 8007536:	6825      	ldr	r5, [r4, #0]
 8007538:	f015 0506 	ands.w	r5, r5, #6
 800753c:	d107      	bne.n	800754e <_printf_common+0x52>
 800753e:	f104 0a19 	add.w	sl, r4, #25
 8007542:	68e3      	ldr	r3, [r4, #12]
 8007544:	f8d9 2000 	ldr.w	r2, [r9]
 8007548:	1a9b      	subs	r3, r3, r2
 800754a:	42ab      	cmp	r3, r5
 800754c:	dc28      	bgt.n	80075a0 <_printf_common+0xa4>
 800754e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007552:	6822      	ldr	r2, [r4, #0]
 8007554:	3300      	adds	r3, #0
 8007556:	bf18      	it	ne
 8007558:	2301      	movne	r3, #1
 800755a:	0692      	lsls	r2, r2, #26
 800755c:	d42d      	bmi.n	80075ba <_printf_common+0xbe>
 800755e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007562:	4639      	mov	r1, r7
 8007564:	4630      	mov	r0, r6
 8007566:	47c0      	blx	r8
 8007568:	3001      	adds	r0, #1
 800756a:	d020      	beq.n	80075ae <_printf_common+0xb2>
 800756c:	6823      	ldr	r3, [r4, #0]
 800756e:	68e5      	ldr	r5, [r4, #12]
 8007570:	f8d9 2000 	ldr.w	r2, [r9]
 8007574:	f003 0306 	and.w	r3, r3, #6
 8007578:	2b04      	cmp	r3, #4
 800757a:	bf08      	it	eq
 800757c:	1aad      	subeq	r5, r5, r2
 800757e:	68a3      	ldr	r3, [r4, #8]
 8007580:	6922      	ldr	r2, [r4, #16]
 8007582:	bf0c      	ite	eq
 8007584:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007588:	2500      	movne	r5, #0
 800758a:	4293      	cmp	r3, r2
 800758c:	bfc4      	itt	gt
 800758e:	1a9b      	subgt	r3, r3, r2
 8007590:	18ed      	addgt	r5, r5, r3
 8007592:	f04f 0900 	mov.w	r9, #0
 8007596:	341a      	adds	r4, #26
 8007598:	454d      	cmp	r5, r9
 800759a:	d11a      	bne.n	80075d2 <_printf_common+0xd6>
 800759c:	2000      	movs	r0, #0
 800759e:	e008      	b.n	80075b2 <_printf_common+0xb6>
 80075a0:	2301      	movs	r3, #1
 80075a2:	4652      	mov	r2, sl
 80075a4:	4639      	mov	r1, r7
 80075a6:	4630      	mov	r0, r6
 80075a8:	47c0      	blx	r8
 80075aa:	3001      	adds	r0, #1
 80075ac:	d103      	bne.n	80075b6 <_printf_common+0xba>
 80075ae:	f04f 30ff 	mov.w	r0, #4294967295
 80075b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075b6:	3501      	adds	r5, #1
 80075b8:	e7c3      	b.n	8007542 <_printf_common+0x46>
 80075ba:	18e1      	adds	r1, r4, r3
 80075bc:	1c5a      	adds	r2, r3, #1
 80075be:	2030      	movs	r0, #48	; 0x30
 80075c0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80075c4:	4422      	add	r2, r4
 80075c6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80075ca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80075ce:	3302      	adds	r3, #2
 80075d0:	e7c5      	b.n	800755e <_printf_common+0x62>
 80075d2:	2301      	movs	r3, #1
 80075d4:	4622      	mov	r2, r4
 80075d6:	4639      	mov	r1, r7
 80075d8:	4630      	mov	r0, r6
 80075da:	47c0      	blx	r8
 80075dc:	3001      	adds	r0, #1
 80075de:	d0e6      	beq.n	80075ae <_printf_common+0xb2>
 80075e0:	f109 0901 	add.w	r9, r9, #1
 80075e4:	e7d8      	b.n	8007598 <_printf_common+0x9c>
	...

080075e8 <_printf_i>:
 80075e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80075ec:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80075f0:	460c      	mov	r4, r1
 80075f2:	7e09      	ldrb	r1, [r1, #24]
 80075f4:	b085      	sub	sp, #20
 80075f6:	296e      	cmp	r1, #110	; 0x6e
 80075f8:	4617      	mov	r7, r2
 80075fa:	4606      	mov	r6, r0
 80075fc:	4698      	mov	r8, r3
 80075fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007600:	f000 80b3 	beq.w	800776a <_printf_i+0x182>
 8007604:	d822      	bhi.n	800764c <_printf_i+0x64>
 8007606:	2963      	cmp	r1, #99	; 0x63
 8007608:	d036      	beq.n	8007678 <_printf_i+0x90>
 800760a:	d80a      	bhi.n	8007622 <_printf_i+0x3a>
 800760c:	2900      	cmp	r1, #0
 800760e:	f000 80b9 	beq.w	8007784 <_printf_i+0x19c>
 8007612:	2958      	cmp	r1, #88	; 0x58
 8007614:	f000 8083 	beq.w	800771e <_printf_i+0x136>
 8007618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800761c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007620:	e032      	b.n	8007688 <_printf_i+0xa0>
 8007622:	2964      	cmp	r1, #100	; 0x64
 8007624:	d001      	beq.n	800762a <_printf_i+0x42>
 8007626:	2969      	cmp	r1, #105	; 0x69
 8007628:	d1f6      	bne.n	8007618 <_printf_i+0x30>
 800762a:	6820      	ldr	r0, [r4, #0]
 800762c:	6813      	ldr	r3, [r2, #0]
 800762e:	0605      	lsls	r5, r0, #24
 8007630:	f103 0104 	add.w	r1, r3, #4
 8007634:	d52a      	bpl.n	800768c <_printf_i+0xa4>
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	6011      	str	r1, [r2, #0]
 800763a:	2b00      	cmp	r3, #0
 800763c:	da03      	bge.n	8007646 <_printf_i+0x5e>
 800763e:	222d      	movs	r2, #45	; 0x2d
 8007640:	425b      	negs	r3, r3
 8007642:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007646:	486f      	ldr	r0, [pc, #444]	; (8007804 <_printf_i+0x21c>)
 8007648:	220a      	movs	r2, #10
 800764a:	e039      	b.n	80076c0 <_printf_i+0xd8>
 800764c:	2973      	cmp	r1, #115	; 0x73
 800764e:	f000 809d 	beq.w	800778c <_printf_i+0x1a4>
 8007652:	d808      	bhi.n	8007666 <_printf_i+0x7e>
 8007654:	296f      	cmp	r1, #111	; 0x6f
 8007656:	d020      	beq.n	800769a <_printf_i+0xb2>
 8007658:	2970      	cmp	r1, #112	; 0x70
 800765a:	d1dd      	bne.n	8007618 <_printf_i+0x30>
 800765c:	6823      	ldr	r3, [r4, #0]
 800765e:	f043 0320 	orr.w	r3, r3, #32
 8007662:	6023      	str	r3, [r4, #0]
 8007664:	e003      	b.n	800766e <_printf_i+0x86>
 8007666:	2975      	cmp	r1, #117	; 0x75
 8007668:	d017      	beq.n	800769a <_printf_i+0xb2>
 800766a:	2978      	cmp	r1, #120	; 0x78
 800766c:	d1d4      	bne.n	8007618 <_printf_i+0x30>
 800766e:	2378      	movs	r3, #120	; 0x78
 8007670:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007674:	4864      	ldr	r0, [pc, #400]	; (8007808 <_printf_i+0x220>)
 8007676:	e055      	b.n	8007724 <_printf_i+0x13c>
 8007678:	6813      	ldr	r3, [r2, #0]
 800767a:	1d19      	adds	r1, r3, #4
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	6011      	str	r1, [r2, #0]
 8007680:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007684:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007688:	2301      	movs	r3, #1
 800768a:	e08c      	b.n	80077a6 <_printf_i+0x1be>
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	6011      	str	r1, [r2, #0]
 8007690:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007694:	bf18      	it	ne
 8007696:	b21b      	sxthne	r3, r3
 8007698:	e7cf      	b.n	800763a <_printf_i+0x52>
 800769a:	6813      	ldr	r3, [r2, #0]
 800769c:	6825      	ldr	r5, [r4, #0]
 800769e:	1d18      	adds	r0, r3, #4
 80076a0:	6010      	str	r0, [r2, #0]
 80076a2:	0628      	lsls	r0, r5, #24
 80076a4:	d501      	bpl.n	80076aa <_printf_i+0xc2>
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	e002      	b.n	80076b0 <_printf_i+0xc8>
 80076aa:	0668      	lsls	r0, r5, #25
 80076ac:	d5fb      	bpl.n	80076a6 <_printf_i+0xbe>
 80076ae:	881b      	ldrh	r3, [r3, #0]
 80076b0:	4854      	ldr	r0, [pc, #336]	; (8007804 <_printf_i+0x21c>)
 80076b2:	296f      	cmp	r1, #111	; 0x6f
 80076b4:	bf14      	ite	ne
 80076b6:	220a      	movne	r2, #10
 80076b8:	2208      	moveq	r2, #8
 80076ba:	2100      	movs	r1, #0
 80076bc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80076c0:	6865      	ldr	r5, [r4, #4]
 80076c2:	60a5      	str	r5, [r4, #8]
 80076c4:	2d00      	cmp	r5, #0
 80076c6:	f2c0 8095 	blt.w	80077f4 <_printf_i+0x20c>
 80076ca:	6821      	ldr	r1, [r4, #0]
 80076cc:	f021 0104 	bic.w	r1, r1, #4
 80076d0:	6021      	str	r1, [r4, #0]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d13d      	bne.n	8007752 <_printf_i+0x16a>
 80076d6:	2d00      	cmp	r5, #0
 80076d8:	f040 808e 	bne.w	80077f8 <_printf_i+0x210>
 80076dc:	4665      	mov	r5, ip
 80076de:	2a08      	cmp	r2, #8
 80076e0:	d10b      	bne.n	80076fa <_printf_i+0x112>
 80076e2:	6823      	ldr	r3, [r4, #0]
 80076e4:	07db      	lsls	r3, r3, #31
 80076e6:	d508      	bpl.n	80076fa <_printf_i+0x112>
 80076e8:	6923      	ldr	r3, [r4, #16]
 80076ea:	6862      	ldr	r2, [r4, #4]
 80076ec:	429a      	cmp	r2, r3
 80076ee:	bfde      	ittt	le
 80076f0:	2330      	movle	r3, #48	; 0x30
 80076f2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80076f6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80076fa:	ebac 0305 	sub.w	r3, ip, r5
 80076fe:	6123      	str	r3, [r4, #16]
 8007700:	f8cd 8000 	str.w	r8, [sp]
 8007704:	463b      	mov	r3, r7
 8007706:	aa03      	add	r2, sp, #12
 8007708:	4621      	mov	r1, r4
 800770a:	4630      	mov	r0, r6
 800770c:	f7ff fef6 	bl	80074fc <_printf_common>
 8007710:	3001      	adds	r0, #1
 8007712:	d14d      	bne.n	80077b0 <_printf_i+0x1c8>
 8007714:	f04f 30ff 	mov.w	r0, #4294967295
 8007718:	b005      	add	sp, #20
 800771a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800771e:	4839      	ldr	r0, [pc, #228]	; (8007804 <_printf_i+0x21c>)
 8007720:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007724:	6813      	ldr	r3, [r2, #0]
 8007726:	6821      	ldr	r1, [r4, #0]
 8007728:	1d1d      	adds	r5, r3, #4
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	6015      	str	r5, [r2, #0]
 800772e:	060a      	lsls	r2, r1, #24
 8007730:	d50b      	bpl.n	800774a <_printf_i+0x162>
 8007732:	07ca      	lsls	r2, r1, #31
 8007734:	bf44      	itt	mi
 8007736:	f041 0120 	orrmi.w	r1, r1, #32
 800773a:	6021      	strmi	r1, [r4, #0]
 800773c:	b91b      	cbnz	r3, 8007746 <_printf_i+0x15e>
 800773e:	6822      	ldr	r2, [r4, #0]
 8007740:	f022 0220 	bic.w	r2, r2, #32
 8007744:	6022      	str	r2, [r4, #0]
 8007746:	2210      	movs	r2, #16
 8007748:	e7b7      	b.n	80076ba <_printf_i+0xd2>
 800774a:	064d      	lsls	r5, r1, #25
 800774c:	bf48      	it	mi
 800774e:	b29b      	uxthmi	r3, r3
 8007750:	e7ef      	b.n	8007732 <_printf_i+0x14a>
 8007752:	4665      	mov	r5, ip
 8007754:	fbb3 f1f2 	udiv	r1, r3, r2
 8007758:	fb02 3311 	mls	r3, r2, r1, r3
 800775c:	5cc3      	ldrb	r3, [r0, r3]
 800775e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007762:	460b      	mov	r3, r1
 8007764:	2900      	cmp	r1, #0
 8007766:	d1f5      	bne.n	8007754 <_printf_i+0x16c>
 8007768:	e7b9      	b.n	80076de <_printf_i+0xf6>
 800776a:	6813      	ldr	r3, [r2, #0]
 800776c:	6825      	ldr	r5, [r4, #0]
 800776e:	6961      	ldr	r1, [r4, #20]
 8007770:	1d18      	adds	r0, r3, #4
 8007772:	6010      	str	r0, [r2, #0]
 8007774:	0628      	lsls	r0, r5, #24
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	d501      	bpl.n	800777e <_printf_i+0x196>
 800777a:	6019      	str	r1, [r3, #0]
 800777c:	e002      	b.n	8007784 <_printf_i+0x19c>
 800777e:	066a      	lsls	r2, r5, #25
 8007780:	d5fb      	bpl.n	800777a <_printf_i+0x192>
 8007782:	8019      	strh	r1, [r3, #0]
 8007784:	2300      	movs	r3, #0
 8007786:	6123      	str	r3, [r4, #16]
 8007788:	4665      	mov	r5, ip
 800778a:	e7b9      	b.n	8007700 <_printf_i+0x118>
 800778c:	6813      	ldr	r3, [r2, #0]
 800778e:	1d19      	adds	r1, r3, #4
 8007790:	6011      	str	r1, [r2, #0]
 8007792:	681d      	ldr	r5, [r3, #0]
 8007794:	6862      	ldr	r2, [r4, #4]
 8007796:	2100      	movs	r1, #0
 8007798:	4628      	mov	r0, r5
 800779a:	f7f8 fd21 	bl	80001e0 <memchr>
 800779e:	b108      	cbz	r0, 80077a4 <_printf_i+0x1bc>
 80077a0:	1b40      	subs	r0, r0, r5
 80077a2:	6060      	str	r0, [r4, #4]
 80077a4:	6863      	ldr	r3, [r4, #4]
 80077a6:	6123      	str	r3, [r4, #16]
 80077a8:	2300      	movs	r3, #0
 80077aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077ae:	e7a7      	b.n	8007700 <_printf_i+0x118>
 80077b0:	6923      	ldr	r3, [r4, #16]
 80077b2:	462a      	mov	r2, r5
 80077b4:	4639      	mov	r1, r7
 80077b6:	4630      	mov	r0, r6
 80077b8:	47c0      	blx	r8
 80077ba:	3001      	adds	r0, #1
 80077bc:	d0aa      	beq.n	8007714 <_printf_i+0x12c>
 80077be:	6823      	ldr	r3, [r4, #0]
 80077c0:	079b      	lsls	r3, r3, #30
 80077c2:	d413      	bmi.n	80077ec <_printf_i+0x204>
 80077c4:	68e0      	ldr	r0, [r4, #12]
 80077c6:	9b03      	ldr	r3, [sp, #12]
 80077c8:	4298      	cmp	r0, r3
 80077ca:	bfb8      	it	lt
 80077cc:	4618      	movlt	r0, r3
 80077ce:	e7a3      	b.n	8007718 <_printf_i+0x130>
 80077d0:	2301      	movs	r3, #1
 80077d2:	464a      	mov	r2, r9
 80077d4:	4639      	mov	r1, r7
 80077d6:	4630      	mov	r0, r6
 80077d8:	47c0      	blx	r8
 80077da:	3001      	adds	r0, #1
 80077dc:	d09a      	beq.n	8007714 <_printf_i+0x12c>
 80077de:	3501      	adds	r5, #1
 80077e0:	68e3      	ldr	r3, [r4, #12]
 80077e2:	9a03      	ldr	r2, [sp, #12]
 80077e4:	1a9b      	subs	r3, r3, r2
 80077e6:	42ab      	cmp	r3, r5
 80077e8:	dcf2      	bgt.n	80077d0 <_printf_i+0x1e8>
 80077ea:	e7eb      	b.n	80077c4 <_printf_i+0x1dc>
 80077ec:	2500      	movs	r5, #0
 80077ee:	f104 0919 	add.w	r9, r4, #25
 80077f2:	e7f5      	b.n	80077e0 <_printf_i+0x1f8>
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d1ac      	bne.n	8007752 <_printf_i+0x16a>
 80077f8:	7803      	ldrb	r3, [r0, #0]
 80077fa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80077fe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007802:	e76c      	b.n	80076de <_printf_i+0xf6>
 8007804:	08009b66 	.word	0x08009b66
 8007808:	08009b77 	.word	0x08009b77

0800780c <iprintf>:
 800780c:	b40f      	push	{r0, r1, r2, r3}
 800780e:	4b0a      	ldr	r3, [pc, #40]	; (8007838 <iprintf+0x2c>)
 8007810:	b513      	push	{r0, r1, r4, lr}
 8007812:	681c      	ldr	r4, [r3, #0]
 8007814:	b124      	cbz	r4, 8007820 <iprintf+0x14>
 8007816:	69a3      	ldr	r3, [r4, #24]
 8007818:	b913      	cbnz	r3, 8007820 <iprintf+0x14>
 800781a:	4620      	mov	r0, r4
 800781c:	f001 fa7c 	bl	8008d18 <__sinit>
 8007820:	ab05      	add	r3, sp, #20
 8007822:	9a04      	ldr	r2, [sp, #16]
 8007824:	68a1      	ldr	r1, [r4, #8]
 8007826:	9301      	str	r3, [sp, #4]
 8007828:	4620      	mov	r0, r4
 800782a:	f001 ff3f 	bl	80096ac <_vfiprintf_r>
 800782e:	b002      	add	sp, #8
 8007830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007834:	b004      	add	sp, #16
 8007836:	4770      	bx	lr
 8007838:	2000000c 	.word	0x2000000c

0800783c <_puts_r>:
 800783c:	b570      	push	{r4, r5, r6, lr}
 800783e:	460e      	mov	r6, r1
 8007840:	4605      	mov	r5, r0
 8007842:	b118      	cbz	r0, 800784c <_puts_r+0x10>
 8007844:	6983      	ldr	r3, [r0, #24]
 8007846:	b90b      	cbnz	r3, 800784c <_puts_r+0x10>
 8007848:	f001 fa66 	bl	8008d18 <__sinit>
 800784c:	69ab      	ldr	r3, [r5, #24]
 800784e:	68ac      	ldr	r4, [r5, #8]
 8007850:	b913      	cbnz	r3, 8007858 <_puts_r+0x1c>
 8007852:	4628      	mov	r0, r5
 8007854:	f001 fa60 	bl	8008d18 <__sinit>
 8007858:	4b23      	ldr	r3, [pc, #140]	; (80078e8 <_puts_r+0xac>)
 800785a:	429c      	cmp	r4, r3
 800785c:	d117      	bne.n	800788e <_puts_r+0x52>
 800785e:	686c      	ldr	r4, [r5, #4]
 8007860:	89a3      	ldrh	r3, [r4, #12]
 8007862:	071b      	lsls	r3, r3, #28
 8007864:	d51d      	bpl.n	80078a2 <_puts_r+0x66>
 8007866:	6923      	ldr	r3, [r4, #16]
 8007868:	b1db      	cbz	r3, 80078a2 <_puts_r+0x66>
 800786a:	3e01      	subs	r6, #1
 800786c:	68a3      	ldr	r3, [r4, #8]
 800786e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007872:	3b01      	subs	r3, #1
 8007874:	60a3      	str	r3, [r4, #8]
 8007876:	b9e9      	cbnz	r1, 80078b4 <_puts_r+0x78>
 8007878:	2b00      	cmp	r3, #0
 800787a:	da2e      	bge.n	80078da <_puts_r+0x9e>
 800787c:	4622      	mov	r2, r4
 800787e:	210a      	movs	r1, #10
 8007880:	4628      	mov	r0, r5
 8007882:	f000 fa55 	bl	8007d30 <__swbuf_r>
 8007886:	3001      	adds	r0, #1
 8007888:	d011      	beq.n	80078ae <_puts_r+0x72>
 800788a:	200a      	movs	r0, #10
 800788c:	e011      	b.n	80078b2 <_puts_r+0x76>
 800788e:	4b17      	ldr	r3, [pc, #92]	; (80078ec <_puts_r+0xb0>)
 8007890:	429c      	cmp	r4, r3
 8007892:	d101      	bne.n	8007898 <_puts_r+0x5c>
 8007894:	68ac      	ldr	r4, [r5, #8]
 8007896:	e7e3      	b.n	8007860 <_puts_r+0x24>
 8007898:	4b15      	ldr	r3, [pc, #84]	; (80078f0 <_puts_r+0xb4>)
 800789a:	429c      	cmp	r4, r3
 800789c:	bf08      	it	eq
 800789e:	68ec      	ldreq	r4, [r5, #12]
 80078a0:	e7de      	b.n	8007860 <_puts_r+0x24>
 80078a2:	4621      	mov	r1, r4
 80078a4:	4628      	mov	r0, r5
 80078a6:	f000 fa95 	bl	8007dd4 <__swsetup_r>
 80078aa:	2800      	cmp	r0, #0
 80078ac:	d0dd      	beq.n	800786a <_puts_r+0x2e>
 80078ae:	f04f 30ff 	mov.w	r0, #4294967295
 80078b2:	bd70      	pop	{r4, r5, r6, pc}
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	da04      	bge.n	80078c2 <_puts_r+0x86>
 80078b8:	69a2      	ldr	r2, [r4, #24]
 80078ba:	429a      	cmp	r2, r3
 80078bc:	dc06      	bgt.n	80078cc <_puts_r+0x90>
 80078be:	290a      	cmp	r1, #10
 80078c0:	d004      	beq.n	80078cc <_puts_r+0x90>
 80078c2:	6823      	ldr	r3, [r4, #0]
 80078c4:	1c5a      	adds	r2, r3, #1
 80078c6:	6022      	str	r2, [r4, #0]
 80078c8:	7019      	strb	r1, [r3, #0]
 80078ca:	e7cf      	b.n	800786c <_puts_r+0x30>
 80078cc:	4622      	mov	r2, r4
 80078ce:	4628      	mov	r0, r5
 80078d0:	f000 fa2e 	bl	8007d30 <__swbuf_r>
 80078d4:	3001      	adds	r0, #1
 80078d6:	d1c9      	bne.n	800786c <_puts_r+0x30>
 80078d8:	e7e9      	b.n	80078ae <_puts_r+0x72>
 80078da:	6823      	ldr	r3, [r4, #0]
 80078dc:	200a      	movs	r0, #10
 80078de:	1c5a      	adds	r2, r3, #1
 80078e0:	6022      	str	r2, [r4, #0]
 80078e2:	7018      	strb	r0, [r3, #0]
 80078e4:	e7e5      	b.n	80078b2 <_puts_r+0x76>
 80078e6:	bf00      	nop
 80078e8:	08009bb8 	.word	0x08009bb8
 80078ec:	08009bd8 	.word	0x08009bd8
 80078f0:	08009b98 	.word	0x08009b98

080078f4 <puts>:
 80078f4:	4b02      	ldr	r3, [pc, #8]	; (8007900 <puts+0xc>)
 80078f6:	4601      	mov	r1, r0
 80078f8:	6818      	ldr	r0, [r3, #0]
 80078fa:	f7ff bf9f 	b.w	800783c <_puts_r>
 80078fe:	bf00      	nop
 8007900:	2000000c 	.word	0x2000000c

08007904 <swapfunc>:
 8007904:	2b02      	cmp	r3, #2
 8007906:	b510      	push	{r4, lr}
 8007908:	d00a      	beq.n	8007920 <swapfunc+0x1c>
 800790a:	0892      	lsrs	r2, r2, #2
 800790c:	3a01      	subs	r2, #1
 800790e:	6803      	ldr	r3, [r0, #0]
 8007910:	680c      	ldr	r4, [r1, #0]
 8007912:	f840 4b04 	str.w	r4, [r0], #4
 8007916:	2a00      	cmp	r2, #0
 8007918:	f841 3b04 	str.w	r3, [r1], #4
 800791c:	dcf6      	bgt.n	800790c <swapfunc+0x8>
 800791e:	bd10      	pop	{r4, pc}
 8007920:	4402      	add	r2, r0
 8007922:	780c      	ldrb	r4, [r1, #0]
 8007924:	7803      	ldrb	r3, [r0, #0]
 8007926:	f800 4b01 	strb.w	r4, [r0], #1
 800792a:	f801 3b01 	strb.w	r3, [r1], #1
 800792e:	1a13      	subs	r3, r2, r0
 8007930:	2b00      	cmp	r3, #0
 8007932:	dcf6      	bgt.n	8007922 <swapfunc+0x1e>
 8007934:	e7f3      	b.n	800791e <swapfunc+0x1a>

08007936 <med3.isra.1>:
 8007936:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007938:	460c      	mov	r4, r1
 800793a:	4615      	mov	r5, r2
 800793c:	4607      	mov	r7, r0
 800793e:	461e      	mov	r6, r3
 8007940:	4798      	blx	r3
 8007942:	2800      	cmp	r0, #0
 8007944:	4629      	mov	r1, r5
 8007946:	4620      	mov	r0, r4
 8007948:	da0a      	bge.n	8007960 <med3.isra.1+0x2a>
 800794a:	47b0      	blx	r6
 800794c:	2800      	cmp	r0, #0
 800794e:	db05      	blt.n	800795c <med3.isra.1+0x26>
 8007950:	4629      	mov	r1, r5
 8007952:	4638      	mov	r0, r7
 8007954:	47b0      	blx	r6
 8007956:	2800      	cmp	r0, #0
 8007958:	db0a      	blt.n	8007970 <med3.isra.1+0x3a>
 800795a:	463c      	mov	r4, r7
 800795c:	4620      	mov	r0, r4
 800795e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007960:	47b0      	blx	r6
 8007962:	2800      	cmp	r0, #0
 8007964:	dcfa      	bgt.n	800795c <med3.isra.1+0x26>
 8007966:	4629      	mov	r1, r5
 8007968:	4638      	mov	r0, r7
 800796a:	47b0      	blx	r6
 800796c:	2800      	cmp	r0, #0
 800796e:	dbf4      	blt.n	800795a <med3.isra.1+0x24>
 8007970:	462c      	mov	r4, r5
 8007972:	e7f3      	b.n	800795c <med3.isra.1+0x26>

08007974 <qsort>:
 8007974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007978:	b085      	sub	sp, #20
 800797a:	4606      	mov	r6, r0
 800797c:	468a      	mov	sl, r1
 800797e:	4614      	mov	r4, r2
 8007980:	9300      	str	r3, [sp, #0]
 8007982:	07b2      	lsls	r2, r6, #30
 8007984:	d110      	bne.n	80079a8 <qsort+0x34>
 8007986:	07a3      	lsls	r3, r4, #30
 8007988:	d10e      	bne.n	80079a8 <qsort+0x34>
 800798a:	1f27      	subs	r7, r4, #4
 800798c:	bf18      	it	ne
 800798e:	2701      	movne	r7, #1
 8007990:	f1ba 0f06 	cmp.w	sl, #6
 8007994:	eb06 0b04 	add.w	fp, r6, r4
 8007998:	d828      	bhi.n	80079ec <qsort+0x78>
 800799a:	fb04 6a0a 	mla	sl, r4, sl, r6
 800799e:	45da      	cmp	sl, fp
 80079a0:	d80b      	bhi.n	80079ba <qsort+0x46>
 80079a2:	b005      	add	sp, #20
 80079a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079a8:	2702      	movs	r7, #2
 80079aa:	e7f1      	b.n	8007990 <qsort+0x1c>
 80079ac:	463b      	mov	r3, r7
 80079ae:	4622      	mov	r2, r4
 80079b0:	4649      	mov	r1, r9
 80079b2:	4640      	mov	r0, r8
 80079b4:	f7ff ffa6 	bl	8007904 <swapfunc>
 80079b8:	e013      	b.n	80079e2 <qsort+0x6e>
 80079ba:	46d8      	mov	r8, fp
 80079bc:	e012      	b.n	80079e4 <qsort+0x70>
 80079be:	eba8 0904 	sub.w	r9, r8, r4
 80079c2:	4641      	mov	r1, r8
 80079c4:	4648      	mov	r0, r9
 80079c6:	9b00      	ldr	r3, [sp, #0]
 80079c8:	4798      	blx	r3
 80079ca:	2800      	cmp	r0, #0
 80079cc:	dd0c      	ble.n	80079e8 <qsort+0x74>
 80079ce:	2f00      	cmp	r7, #0
 80079d0:	d1ec      	bne.n	80079ac <qsort+0x38>
 80079d2:	f8d8 3000 	ldr.w	r3, [r8]
 80079d6:	f8d9 2000 	ldr.w	r2, [r9]
 80079da:	f8c8 2000 	str.w	r2, [r8]
 80079de:	f8c9 3000 	str.w	r3, [r9]
 80079e2:	46c8      	mov	r8, r9
 80079e4:	4546      	cmp	r6, r8
 80079e6:	d3ea      	bcc.n	80079be <qsort+0x4a>
 80079e8:	44a3      	add	fp, r4
 80079ea:	e7d8      	b.n	800799e <qsort+0x2a>
 80079ec:	ea4f 085a 	mov.w	r8, sl, lsr #1
 80079f0:	f10a 35ff 	add.w	r5, sl, #4294967295
 80079f4:	f1ba 0f07 	cmp.w	sl, #7
 80079f8:	fb04 6808 	mla	r8, r4, r8, r6
 80079fc:	fb04 6505 	mla	r5, r4, r5, r6
 8007a00:	d027      	beq.n	8007a52 <qsort+0xde>
 8007a02:	f1ba 0f28 	cmp.w	sl, #40	; 0x28
 8007a06:	d94a      	bls.n	8007a9e <qsort+0x12a>
 8007a08:	ea4f 09da 	mov.w	r9, sl, lsr #3
 8007a0c:	fb04 f909 	mul.w	r9, r4, r9
 8007a10:	eb06 0109 	add.w	r1, r6, r9
 8007a14:	eb01 0209 	add.w	r2, r1, r9
 8007a18:	9b00      	ldr	r3, [sp, #0]
 8007a1a:	4630      	mov	r0, r6
 8007a1c:	f7ff ff8b 	bl	8007936 <med3.isra.1>
 8007a20:	eb08 0209 	add.w	r2, r8, r9
 8007a24:	4641      	mov	r1, r8
 8007a26:	9001      	str	r0, [sp, #4]
 8007a28:	9b00      	ldr	r3, [sp, #0]
 8007a2a:	eba8 0009 	sub.w	r0, r8, r9
 8007a2e:	f7ff ff82 	bl	8007936 <med3.isra.1>
 8007a32:	4680      	mov	r8, r0
 8007a34:	eba5 0049 	sub.w	r0, r5, r9, lsl #1
 8007a38:	462a      	mov	r2, r5
 8007a3a:	9b00      	ldr	r3, [sp, #0]
 8007a3c:	eb00 0109 	add.w	r1, r0, r9
 8007a40:	f7ff ff79 	bl	8007936 <med3.isra.1>
 8007a44:	4602      	mov	r2, r0
 8007a46:	4641      	mov	r1, r8
 8007a48:	9b00      	ldr	r3, [sp, #0]
 8007a4a:	9801      	ldr	r0, [sp, #4]
 8007a4c:	f7ff ff73 	bl	8007936 <med3.isra.1>
 8007a50:	4680      	mov	r8, r0
 8007a52:	bb3f      	cbnz	r7, 8007aa4 <qsort+0x130>
 8007a54:	6833      	ldr	r3, [r6, #0]
 8007a56:	f8d8 2000 	ldr.w	r2, [r8]
 8007a5a:	6032      	str	r2, [r6, #0]
 8007a5c:	f8c8 3000 	str.w	r3, [r8]
 8007a60:	46d8      	mov	r8, fp
 8007a62:	46a9      	mov	r9, r5
 8007a64:	f8cd b004 	str.w	fp, [sp, #4]
 8007a68:	2300      	movs	r3, #0
 8007a6a:	45a8      	cmp	r8, r5
 8007a6c:	d857      	bhi.n	8007b1e <qsort+0x1aa>
 8007a6e:	9302      	str	r3, [sp, #8]
 8007a70:	4631      	mov	r1, r6
 8007a72:	9b00      	ldr	r3, [sp, #0]
 8007a74:	4640      	mov	r0, r8
 8007a76:	4798      	blx	r3
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	9b02      	ldr	r3, [sp, #8]
 8007a7c:	dc2e      	bgt.n	8007adc <qsort+0x168>
 8007a7e:	d10c      	bne.n	8007a9a <qsort+0x126>
 8007a80:	b9bf      	cbnz	r7, 8007ab2 <qsort+0x13e>
 8007a82:	9b01      	ldr	r3, [sp, #4]
 8007a84:	9901      	ldr	r1, [sp, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f8d8 2000 	ldr.w	r2, [r8]
 8007a8c:	600a      	str	r2, [r1, #0]
 8007a8e:	f8c8 3000 	str.w	r3, [r8]
 8007a92:	9b01      	ldr	r3, [sp, #4]
 8007a94:	4423      	add	r3, r4
 8007a96:	9301      	str	r3, [sp, #4]
 8007a98:	2301      	movs	r3, #1
 8007a9a:	44a0      	add	r8, r4
 8007a9c:	e7e5      	b.n	8007a6a <qsort+0xf6>
 8007a9e:	462a      	mov	r2, r5
 8007aa0:	9601      	str	r6, [sp, #4]
 8007aa2:	e7d0      	b.n	8007a46 <qsort+0xd2>
 8007aa4:	463b      	mov	r3, r7
 8007aa6:	4622      	mov	r2, r4
 8007aa8:	4641      	mov	r1, r8
 8007aaa:	4630      	mov	r0, r6
 8007aac:	f7ff ff2a 	bl	8007904 <swapfunc>
 8007ab0:	e7d6      	b.n	8007a60 <qsort+0xec>
 8007ab2:	463b      	mov	r3, r7
 8007ab4:	4622      	mov	r2, r4
 8007ab6:	4641      	mov	r1, r8
 8007ab8:	9801      	ldr	r0, [sp, #4]
 8007aba:	f7ff ff23 	bl	8007904 <swapfunc>
 8007abe:	e7e8      	b.n	8007a92 <qsort+0x11e>
 8007ac0:	d109      	bne.n	8007ad6 <qsort+0x162>
 8007ac2:	b9f7      	cbnz	r7, 8007b02 <qsort+0x18e>
 8007ac4:	682b      	ldr	r3, [r5, #0]
 8007ac6:	f8d9 2000 	ldr.w	r2, [r9]
 8007aca:	602a      	str	r2, [r5, #0]
 8007acc:	f8c9 3000 	str.w	r3, [r9]
 8007ad0:	eba9 0904 	sub.w	r9, r9, r4
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	9d02      	ldr	r5, [sp, #8]
 8007ad8:	45a8      	cmp	r8, r5
 8007ada:	d820      	bhi.n	8007b1e <qsort+0x1aa>
 8007adc:	9303      	str	r3, [sp, #12]
 8007ade:	4631      	mov	r1, r6
 8007ae0:	9b00      	ldr	r3, [sp, #0]
 8007ae2:	4628      	mov	r0, r5
 8007ae4:	4798      	blx	r3
 8007ae6:	1b2b      	subs	r3, r5, r4
 8007ae8:	2800      	cmp	r0, #0
 8007aea:	9302      	str	r3, [sp, #8]
 8007aec:	9b03      	ldr	r3, [sp, #12]
 8007aee:	dae7      	bge.n	8007ac0 <qsort+0x14c>
 8007af0:	b977      	cbnz	r7, 8007b10 <qsort+0x19c>
 8007af2:	f8d8 3000 	ldr.w	r3, [r8]
 8007af6:	682a      	ldr	r2, [r5, #0]
 8007af8:	f8c8 2000 	str.w	r2, [r8]
 8007afc:	602b      	str	r3, [r5, #0]
 8007afe:	9d02      	ldr	r5, [sp, #8]
 8007b00:	e7ca      	b.n	8007a98 <qsort+0x124>
 8007b02:	463b      	mov	r3, r7
 8007b04:	4622      	mov	r2, r4
 8007b06:	4649      	mov	r1, r9
 8007b08:	4628      	mov	r0, r5
 8007b0a:	f7ff fefb 	bl	8007904 <swapfunc>
 8007b0e:	e7df      	b.n	8007ad0 <qsort+0x15c>
 8007b10:	463b      	mov	r3, r7
 8007b12:	4622      	mov	r2, r4
 8007b14:	4629      	mov	r1, r5
 8007b16:	4640      	mov	r0, r8
 8007b18:	f7ff fef4 	bl	8007904 <swapfunc>
 8007b1c:	e7ef      	b.n	8007afe <qsort+0x18a>
 8007b1e:	fb04 6a0a 	mla	sl, r4, sl, r6
 8007b22:	bb03      	cbnz	r3, 8007b66 <qsort+0x1f2>
 8007b24:	45d3      	cmp	fp, sl
 8007b26:	f4bf af3c 	bcs.w	80079a2 <qsort+0x2e>
 8007b2a:	465d      	mov	r5, fp
 8007b2c:	e017      	b.n	8007b5e <qsort+0x1ea>
 8007b2e:	463b      	mov	r3, r7
 8007b30:	4622      	mov	r2, r4
 8007b32:	4641      	mov	r1, r8
 8007b34:	4628      	mov	r0, r5
 8007b36:	f7ff fee5 	bl	8007904 <swapfunc>
 8007b3a:	e00f      	b.n	8007b5c <qsort+0x1e8>
 8007b3c:	eba5 0804 	sub.w	r8, r5, r4
 8007b40:	4629      	mov	r1, r5
 8007b42:	4640      	mov	r0, r8
 8007b44:	9b00      	ldr	r3, [sp, #0]
 8007b46:	4798      	blx	r3
 8007b48:	2800      	cmp	r0, #0
 8007b4a:	dd0a      	ble.n	8007b62 <qsort+0x1ee>
 8007b4c:	2f00      	cmp	r7, #0
 8007b4e:	d1ee      	bne.n	8007b2e <qsort+0x1ba>
 8007b50:	682b      	ldr	r3, [r5, #0]
 8007b52:	f8d8 2000 	ldr.w	r2, [r8]
 8007b56:	602a      	str	r2, [r5, #0]
 8007b58:	f8c8 3000 	str.w	r3, [r8]
 8007b5c:	4645      	mov	r5, r8
 8007b5e:	42ae      	cmp	r6, r5
 8007b60:	d3ec      	bcc.n	8007b3c <qsort+0x1c8>
 8007b62:	44a3      	add	fp, r4
 8007b64:	e7de      	b.n	8007b24 <qsort+0x1b0>
 8007b66:	9b01      	ldr	r3, [sp, #4]
 8007b68:	eba8 0b03 	sub.w	fp, r8, r3
 8007b6c:	1b9a      	subs	r2, r3, r6
 8007b6e:	455a      	cmp	r2, fp
 8007b70:	bfa8      	it	ge
 8007b72:	465a      	movge	r2, fp
 8007b74:	b12a      	cbz	r2, 8007b82 <qsort+0x20e>
 8007b76:	463b      	mov	r3, r7
 8007b78:	eba8 0102 	sub.w	r1, r8, r2
 8007b7c:	4630      	mov	r0, r6
 8007b7e:	f7ff fec1 	bl	8007904 <swapfunc>
 8007b82:	ebaa 0209 	sub.w	r2, sl, r9
 8007b86:	eba9 0505 	sub.w	r5, r9, r5
 8007b8a:	1b12      	subs	r2, r2, r4
 8007b8c:	42aa      	cmp	r2, r5
 8007b8e:	bf28      	it	cs
 8007b90:	462a      	movcs	r2, r5
 8007b92:	b12a      	cbz	r2, 8007ba0 <qsort+0x22c>
 8007b94:	463b      	mov	r3, r7
 8007b96:	ebaa 0102 	sub.w	r1, sl, r2
 8007b9a:	4640      	mov	r0, r8
 8007b9c:	f7ff feb2 	bl	8007904 <swapfunc>
 8007ba0:	455c      	cmp	r4, fp
 8007ba2:	d206      	bcs.n	8007bb2 <qsort+0x23e>
 8007ba4:	fbbb f1f4 	udiv	r1, fp, r4
 8007ba8:	9b00      	ldr	r3, [sp, #0]
 8007baa:	4622      	mov	r2, r4
 8007bac:	4630      	mov	r0, r6
 8007bae:	f7ff fee1 	bl	8007974 <qsort>
 8007bb2:	42a5      	cmp	r5, r4
 8007bb4:	f67f aef5 	bls.w	80079a2 <qsort+0x2e>
 8007bb8:	ebaa 0605 	sub.w	r6, sl, r5
 8007bbc:	fbb5 faf4 	udiv	sl, r5, r4
 8007bc0:	e6df      	b.n	8007982 <qsort+0xe>

08007bc2 <setbuf>:
 8007bc2:	2900      	cmp	r1, #0
 8007bc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007bc8:	bf0c      	ite	eq
 8007bca:	2202      	moveq	r2, #2
 8007bcc:	2200      	movne	r2, #0
 8007bce:	f000 b801 	b.w	8007bd4 <setvbuf>
	...

08007bd4 <setvbuf>:
 8007bd4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007bd8:	461d      	mov	r5, r3
 8007bda:	4b51      	ldr	r3, [pc, #324]	; (8007d20 <setvbuf+0x14c>)
 8007bdc:	681e      	ldr	r6, [r3, #0]
 8007bde:	4604      	mov	r4, r0
 8007be0:	460f      	mov	r7, r1
 8007be2:	4690      	mov	r8, r2
 8007be4:	b126      	cbz	r6, 8007bf0 <setvbuf+0x1c>
 8007be6:	69b3      	ldr	r3, [r6, #24]
 8007be8:	b913      	cbnz	r3, 8007bf0 <setvbuf+0x1c>
 8007bea:	4630      	mov	r0, r6
 8007bec:	f001 f894 	bl	8008d18 <__sinit>
 8007bf0:	4b4c      	ldr	r3, [pc, #304]	; (8007d24 <setvbuf+0x150>)
 8007bf2:	429c      	cmp	r4, r3
 8007bf4:	d152      	bne.n	8007c9c <setvbuf+0xc8>
 8007bf6:	6874      	ldr	r4, [r6, #4]
 8007bf8:	f1b8 0f02 	cmp.w	r8, #2
 8007bfc:	d006      	beq.n	8007c0c <setvbuf+0x38>
 8007bfe:	f1b8 0f01 	cmp.w	r8, #1
 8007c02:	f200 8089 	bhi.w	8007d18 <setvbuf+0x144>
 8007c06:	2d00      	cmp	r5, #0
 8007c08:	f2c0 8086 	blt.w	8007d18 <setvbuf+0x144>
 8007c0c:	4621      	mov	r1, r4
 8007c0e:	4630      	mov	r0, r6
 8007c10:	f001 f818 	bl	8008c44 <_fflush_r>
 8007c14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c16:	b141      	cbz	r1, 8007c2a <setvbuf+0x56>
 8007c18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c1c:	4299      	cmp	r1, r3
 8007c1e:	d002      	beq.n	8007c26 <setvbuf+0x52>
 8007c20:	4630      	mov	r0, r6
 8007c22:	f001 fc71 	bl	8009508 <_free_r>
 8007c26:	2300      	movs	r3, #0
 8007c28:	6363      	str	r3, [r4, #52]	; 0x34
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	61a3      	str	r3, [r4, #24]
 8007c2e:	6063      	str	r3, [r4, #4]
 8007c30:	89a3      	ldrh	r3, [r4, #12]
 8007c32:	061b      	lsls	r3, r3, #24
 8007c34:	d503      	bpl.n	8007c3e <setvbuf+0x6a>
 8007c36:	6921      	ldr	r1, [r4, #16]
 8007c38:	4630      	mov	r0, r6
 8007c3a:	f001 fc65 	bl	8009508 <_free_r>
 8007c3e:	89a3      	ldrh	r3, [r4, #12]
 8007c40:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8007c44:	f023 0303 	bic.w	r3, r3, #3
 8007c48:	f1b8 0f02 	cmp.w	r8, #2
 8007c4c:	81a3      	strh	r3, [r4, #12]
 8007c4e:	d05d      	beq.n	8007d0c <setvbuf+0x138>
 8007c50:	ab01      	add	r3, sp, #4
 8007c52:	466a      	mov	r2, sp
 8007c54:	4621      	mov	r1, r4
 8007c56:	4630      	mov	r0, r6
 8007c58:	f001 f8f6 	bl	8008e48 <__swhatbuf_r>
 8007c5c:	89a3      	ldrh	r3, [r4, #12]
 8007c5e:	4318      	orrs	r0, r3
 8007c60:	81a0      	strh	r0, [r4, #12]
 8007c62:	bb2d      	cbnz	r5, 8007cb0 <setvbuf+0xdc>
 8007c64:	9d00      	ldr	r5, [sp, #0]
 8007c66:	4628      	mov	r0, r5
 8007c68:	f001 f952 	bl	8008f10 <malloc>
 8007c6c:	4607      	mov	r7, r0
 8007c6e:	2800      	cmp	r0, #0
 8007c70:	d14e      	bne.n	8007d10 <setvbuf+0x13c>
 8007c72:	f8dd 9000 	ldr.w	r9, [sp]
 8007c76:	45a9      	cmp	r9, r5
 8007c78:	d13c      	bne.n	8007cf4 <setvbuf+0x120>
 8007c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c7e:	89a3      	ldrh	r3, [r4, #12]
 8007c80:	f043 0302 	orr.w	r3, r3, #2
 8007c84:	81a3      	strh	r3, [r4, #12]
 8007c86:	2300      	movs	r3, #0
 8007c88:	60a3      	str	r3, [r4, #8]
 8007c8a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007c8e:	6023      	str	r3, [r4, #0]
 8007c90:	6123      	str	r3, [r4, #16]
 8007c92:	2301      	movs	r3, #1
 8007c94:	6163      	str	r3, [r4, #20]
 8007c96:	b003      	add	sp, #12
 8007c98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c9c:	4b22      	ldr	r3, [pc, #136]	; (8007d28 <setvbuf+0x154>)
 8007c9e:	429c      	cmp	r4, r3
 8007ca0:	d101      	bne.n	8007ca6 <setvbuf+0xd2>
 8007ca2:	68b4      	ldr	r4, [r6, #8]
 8007ca4:	e7a8      	b.n	8007bf8 <setvbuf+0x24>
 8007ca6:	4b21      	ldr	r3, [pc, #132]	; (8007d2c <setvbuf+0x158>)
 8007ca8:	429c      	cmp	r4, r3
 8007caa:	bf08      	it	eq
 8007cac:	68f4      	ldreq	r4, [r6, #12]
 8007cae:	e7a3      	b.n	8007bf8 <setvbuf+0x24>
 8007cb0:	2f00      	cmp	r7, #0
 8007cb2:	d0d8      	beq.n	8007c66 <setvbuf+0x92>
 8007cb4:	69b3      	ldr	r3, [r6, #24]
 8007cb6:	b913      	cbnz	r3, 8007cbe <setvbuf+0xea>
 8007cb8:	4630      	mov	r0, r6
 8007cba:	f001 f82d 	bl	8008d18 <__sinit>
 8007cbe:	f1b8 0f01 	cmp.w	r8, #1
 8007cc2:	bf08      	it	eq
 8007cc4:	89a3      	ldrheq	r3, [r4, #12]
 8007cc6:	6027      	str	r7, [r4, #0]
 8007cc8:	bf04      	itt	eq
 8007cca:	f043 0301 	orreq.w	r3, r3, #1
 8007cce:	81a3      	strheq	r3, [r4, #12]
 8007cd0:	89a3      	ldrh	r3, [r4, #12]
 8007cd2:	f013 0008 	ands.w	r0, r3, #8
 8007cd6:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8007cda:	d01b      	beq.n	8007d14 <setvbuf+0x140>
 8007cdc:	f013 0001 	ands.w	r0, r3, #1
 8007ce0:	bf18      	it	ne
 8007ce2:	426d      	negne	r5, r5
 8007ce4:	f04f 0300 	mov.w	r3, #0
 8007ce8:	bf1d      	ittte	ne
 8007cea:	60a3      	strne	r3, [r4, #8]
 8007cec:	61a5      	strne	r5, [r4, #24]
 8007cee:	4618      	movne	r0, r3
 8007cf0:	60a5      	streq	r5, [r4, #8]
 8007cf2:	e7d0      	b.n	8007c96 <setvbuf+0xc2>
 8007cf4:	4648      	mov	r0, r9
 8007cf6:	f001 f90b 	bl	8008f10 <malloc>
 8007cfa:	4607      	mov	r7, r0
 8007cfc:	2800      	cmp	r0, #0
 8007cfe:	d0bc      	beq.n	8007c7a <setvbuf+0xa6>
 8007d00:	89a3      	ldrh	r3, [r4, #12]
 8007d02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d06:	81a3      	strh	r3, [r4, #12]
 8007d08:	464d      	mov	r5, r9
 8007d0a:	e7d3      	b.n	8007cb4 <setvbuf+0xe0>
 8007d0c:	2000      	movs	r0, #0
 8007d0e:	e7b6      	b.n	8007c7e <setvbuf+0xaa>
 8007d10:	46a9      	mov	r9, r5
 8007d12:	e7f5      	b.n	8007d00 <setvbuf+0x12c>
 8007d14:	60a0      	str	r0, [r4, #8]
 8007d16:	e7be      	b.n	8007c96 <setvbuf+0xc2>
 8007d18:	f04f 30ff 	mov.w	r0, #4294967295
 8007d1c:	e7bb      	b.n	8007c96 <setvbuf+0xc2>
 8007d1e:	bf00      	nop
 8007d20:	2000000c 	.word	0x2000000c
 8007d24:	08009bb8 	.word	0x08009bb8
 8007d28:	08009bd8 	.word	0x08009bd8
 8007d2c:	08009b98 	.word	0x08009b98

08007d30 <__swbuf_r>:
 8007d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d32:	460e      	mov	r6, r1
 8007d34:	4614      	mov	r4, r2
 8007d36:	4605      	mov	r5, r0
 8007d38:	b118      	cbz	r0, 8007d42 <__swbuf_r+0x12>
 8007d3a:	6983      	ldr	r3, [r0, #24]
 8007d3c:	b90b      	cbnz	r3, 8007d42 <__swbuf_r+0x12>
 8007d3e:	f000 ffeb 	bl	8008d18 <__sinit>
 8007d42:	4b21      	ldr	r3, [pc, #132]	; (8007dc8 <__swbuf_r+0x98>)
 8007d44:	429c      	cmp	r4, r3
 8007d46:	d12a      	bne.n	8007d9e <__swbuf_r+0x6e>
 8007d48:	686c      	ldr	r4, [r5, #4]
 8007d4a:	69a3      	ldr	r3, [r4, #24]
 8007d4c:	60a3      	str	r3, [r4, #8]
 8007d4e:	89a3      	ldrh	r3, [r4, #12]
 8007d50:	071a      	lsls	r2, r3, #28
 8007d52:	d52e      	bpl.n	8007db2 <__swbuf_r+0x82>
 8007d54:	6923      	ldr	r3, [r4, #16]
 8007d56:	b363      	cbz	r3, 8007db2 <__swbuf_r+0x82>
 8007d58:	6923      	ldr	r3, [r4, #16]
 8007d5a:	6820      	ldr	r0, [r4, #0]
 8007d5c:	1ac0      	subs	r0, r0, r3
 8007d5e:	6963      	ldr	r3, [r4, #20]
 8007d60:	b2f6      	uxtb	r6, r6
 8007d62:	4283      	cmp	r3, r0
 8007d64:	4637      	mov	r7, r6
 8007d66:	dc04      	bgt.n	8007d72 <__swbuf_r+0x42>
 8007d68:	4621      	mov	r1, r4
 8007d6a:	4628      	mov	r0, r5
 8007d6c:	f000 ff6a 	bl	8008c44 <_fflush_r>
 8007d70:	bb28      	cbnz	r0, 8007dbe <__swbuf_r+0x8e>
 8007d72:	68a3      	ldr	r3, [r4, #8]
 8007d74:	3b01      	subs	r3, #1
 8007d76:	60a3      	str	r3, [r4, #8]
 8007d78:	6823      	ldr	r3, [r4, #0]
 8007d7a:	1c5a      	adds	r2, r3, #1
 8007d7c:	6022      	str	r2, [r4, #0]
 8007d7e:	701e      	strb	r6, [r3, #0]
 8007d80:	6963      	ldr	r3, [r4, #20]
 8007d82:	3001      	adds	r0, #1
 8007d84:	4283      	cmp	r3, r0
 8007d86:	d004      	beq.n	8007d92 <__swbuf_r+0x62>
 8007d88:	89a3      	ldrh	r3, [r4, #12]
 8007d8a:	07db      	lsls	r3, r3, #31
 8007d8c:	d519      	bpl.n	8007dc2 <__swbuf_r+0x92>
 8007d8e:	2e0a      	cmp	r6, #10
 8007d90:	d117      	bne.n	8007dc2 <__swbuf_r+0x92>
 8007d92:	4621      	mov	r1, r4
 8007d94:	4628      	mov	r0, r5
 8007d96:	f000 ff55 	bl	8008c44 <_fflush_r>
 8007d9a:	b190      	cbz	r0, 8007dc2 <__swbuf_r+0x92>
 8007d9c:	e00f      	b.n	8007dbe <__swbuf_r+0x8e>
 8007d9e:	4b0b      	ldr	r3, [pc, #44]	; (8007dcc <__swbuf_r+0x9c>)
 8007da0:	429c      	cmp	r4, r3
 8007da2:	d101      	bne.n	8007da8 <__swbuf_r+0x78>
 8007da4:	68ac      	ldr	r4, [r5, #8]
 8007da6:	e7d0      	b.n	8007d4a <__swbuf_r+0x1a>
 8007da8:	4b09      	ldr	r3, [pc, #36]	; (8007dd0 <__swbuf_r+0xa0>)
 8007daa:	429c      	cmp	r4, r3
 8007dac:	bf08      	it	eq
 8007dae:	68ec      	ldreq	r4, [r5, #12]
 8007db0:	e7cb      	b.n	8007d4a <__swbuf_r+0x1a>
 8007db2:	4621      	mov	r1, r4
 8007db4:	4628      	mov	r0, r5
 8007db6:	f000 f80d 	bl	8007dd4 <__swsetup_r>
 8007dba:	2800      	cmp	r0, #0
 8007dbc:	d0cc      	beq.n	8007d58 <__swbuf_r+0x28>
 8007dbe:	f04f 37ff 	mov.w	r7, #4294967295
 8007dc2:	4638      	mov	r0, r7
 8007dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	08009bb8 	.word	0x08009bb8
 8007dcc:	08009bd8 	.word	0x08009bd8
 8007dd0:	08009b98 	.word	0x08009b98

08007dd4 <__swsetup_r>:
 8007dd4:	4b32      	ldr	r3, [pc, #200]	; (8007ea0 <__swsetup_r+0xcc>)
 8007dd6:	b570      	push	{r4, r5, r6, lr}
 8007dd8:	681d      	ldr	r5, [r3, #0]
 8007dda:	4606      	mov	r6, r0
 8007ddc:	460c      	mov	r4, r1
 8007dde:	b125      	cbz	r5, 8007dea <__swsetup_r+0x16>
 8007de0:	69ab      	ldr	r3, [r5, #24]
 8007de2:	b913      	cbnz	r3, 8007dea <__swsetup_r+0x16>
 8007de4:	4628      	mov	r0, r5
 8007de6:	f000 ff97 	bl	8008d18 <__sinit>
 8007dea:	4b2e      	ldr	r3, [pc, #184]	; (8007ea4 <__swsetup_r+0xd0>)
 8007dec:	429c      	cmp	r4, r3
 8007dee:	d10f      	bne.n	8007e10 <__swsetup_r+0x3c>
 8007df0:	686c      	ldr	r4, [r5, #4]
 8007df2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007df6:	b29a      	uxth	r2, r3
 8007df8:	0715      	lsls	r5, r2, #28
 8007dfa:	d42c      	bmi.n	8007e56 <__swsetup_r+0x82>
 8007dfc:	06d0      	lsls	r0, r2, #27
 8007dfe:	d411      	bmi.n	8007e24 <__swsetup_r+0x50>
 8007e00:	2209      	movs	r2, #9
 8007e02:	6032      	str	r2, [r6, #0]
 8007e04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e08:	81a3      	strh	r3, [r4, #12]
 8007e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e0e:	e03e      	b.n	8007e8e <__swsetup_r+0xba>
 8007e10:	4b25      	ldr	r3, [pc, #148]	; (8007ea8 <__swsetup_r+0xd4>)
 8007e12:	429c      	cmp	r4, r3
 8007e14:	d101      	bne.n	8007e1a <__swsetup_r+0x46>
 8007e16:	68ac      	ldr	r4, [r5, #8]
 8007e18:	e7eb      	b.n	8007df2 <__swsetup_r+0x1e>
 8007e1a:	4b24      	ldr	r3, [pc, #144]	; (8007eac <__swsetup_r+0xd8>)
 8007e1c:	429c      	cmp	r4, r3
 8007e1e:	bf08      	it	eq
 8007e20:	68ec      	ldreq	r4, [r5, #12]
 8007e22:	e7e6      	b.n	8007df2 <__swsetup_r+0x1e>
 8007e24:	0751      	lsls	r1, r2, #29
 8007e26:	d512      	bpl.n	8007e4e <__swsetup_r+0x7a>
 8007e28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e2a:	b141      	cbz	r1, 8007e3e <__swsetup_r+0x6a>
 8007e2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e30:	4299      	cmp	r1, r3
 8007e32:	d002      	beq.n	8007e3a <__swsetup_r+0x66>
 8007e34:	4630      	mov	r0, r6
 8007e36:	f001 fb67 	bl	8009508 <_free_r>
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	6363      	str	r3, [r4, #52]	; 0x34
 8007e3e:	89a3      	ldrh	r3, [r4, #12]
 8007e40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007e44:	81a3      	strh	r3, [r4, #12]
 8007e46:	2300      	movs	r3, #0
 8007e48:	6063      	str	r3, [r4, #4]
 8007e4a:	6923      	ldr	r3, [r4, #16]
 8007e4c:	6023      	str	r3, [r4, #0]
 8007e4e:	89a3      	ldrh	r3, [r4, #12]
 8007e50:	f043 0308 	orr.w	r3, r3, #8
 8007e54:	81a3      	strh	r3, [r4, #12]
 8007e56:	6923      	ldr	r3, [r4, #16]
 8007e58:	b94b      	cbnz	r3, 8007e6e <__swsetup_r+0x9a>
 8007e5a:	89a3      	ldrh	r3, [r4, #12]
 8007e5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007e60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e64:	d003      	beq.n	8007e6e <__swsetup_r+0x9a>
 8007e66:	4621      	mov	r1, r4
 8007e68:	4630      	mov	r0, r6
 8007e6a:	f001 f811 	bl	8008e90 <__smakebuf_r>
 8007e6e:	89a2      	ldrh	r2, [r4, #12]
 8007e70:	f012 0301 	ands.w	r3, r2, #1
 8007e74:	d00c      	beq.n	8007e90 <__swsetup_r+0xbc>
 8007e76:	2300      	movs	r3, #0
 8007e78:	60a3      	str	r3, [r4, #8]
 8007e7a:	6963      	ldr	r3, [r4, #20]
 8007e7c:	425b      	negs	r3, r3
 8007e7e:	61a3      	str	r3, [r4, #24]
 8007e80:	6923      	ldr	r3, [r4, #16]
 8007e82:	b953      	cbnz	r3, 8007e9a <__swsetup_r+0xc6>
 8007e84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e88:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007e8c:	d1ba      	bne.n	8007e04 <__swsetup_r+0x30>
 8007e8e:	bd70      	pop	{r4, r5, r6, pc}
 8007e90:	0792      	lsls	r2, r2, #30
 8007e92:	bf58      	it	pl
 8007e94:	6963      	ldrpl	r3, [r4, #20]
 8007e96:	60a3      	str	r3, [r4, #8]
 8007e98:	e7f2      	b.n	8007e80 <__swsetup_r+0xac>
 8007e9a:	2000      	movs	r0, #0
 8007e9c:	e7f7      	b.n	8007e8e <__swsetup_r+0xba>
 8007e9e:	bf00      	nop
 8007ea0:	2000000c 	.word	0x2000000c
 8007ea4:	08009bb8 	.word	0x08009bb8
 8007ea8:	08009bd8 	.word	0x08009bd8
 8007eac:	08009b98 	.word	0x08009b98

08007eb0 <quorem>:
 8007eb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eb4:	6903      	ldr	r3, [r0, #16]
 8007eb6:	690c      	ldr	r4, [r1, #16]
 8007eb8:	42a3      	cmp	r3, r4
 8007eba:	4680      	mov	r8, r0
 8007ebc:	f2c0 8082 	blt.w	8007fc4 <quorem+0x114>
 8007ec0:	3c01      	subs	r4, #1
 8007ec2:	f101 0714 	add.w	r7, r1, #20
 8007ec6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007eca:	f100 0614 	add.w	r6, r0, #20
 8007ece:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007ed2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007ed6:	eb06 030c 	add.w	r3, r6, ip
 8007eda:	3501      	adds	r5, #1
 8007edc:	eb07 090c 	add.w	r9, r7, ip
 8007ee0:	9301      	str	r3, [sp, #4]
 8007ee2:	fbb0 f5f5 	udiv	r5, r0, r5
 8007ee6:	b395      	cbz	r5, 8007f4e <quorem+0x9e>
 8007ee8:	f04f 0a00 	mov.w	sl, #0
 8007eec:	4638      	mov	r0, r7
 8007eee:	46b6      	mov	lr, r6
 8007ef0:	46d3      	mov	fp, sl
 8007ef2:	f850 2b04 	ldr.w	r2, [r0], #4
 8007ef6:	b293      	uxth	r3, r2
 8007ef8:	fb05 a303 	mla	r3, r5, r3, sl
 8007efc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	ebab 0303 	sub.w	r3, fp, r3
 8007f06:	0c12      	lsrs	r2, r2, #16
 8007f08:	f8de b000 	ldr.w	fp, [lr]
 8007f0c:	fb05 a202 	mla	r2, r5, r2, sl
 8007f10:	fa13 f38b 	uxtah	r3, r3, fp
 8007f14:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007f18:	fa1f fb82 	uxth.w	fp, r2
 8007f1c:	f8de 2000 	ldr.w	r2, [lr]
 8007f20:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007f24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f2e:	4581      	cmp	r9, r0
 8007f30:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007f34:	f84e 3b04 	str.w	r3, [lr], #4
 8007f38:	d2db      	bcs.n	8007ef2 <quorem+0x42>
 8007f3a:	f856 300c 	ldr.w	r3, [r6, ip]
 8007f3e:	b933      	cbnz	r3, 8007f4e <quorem+0x9e>
 8007f40:	9b01      	ldr	r3, [sp, #4]
 8007f42:	3b04      	subs	r3, #4
 8007f44:	429e      	cmp	r6, r3
 8007f46:	461a      	mov	r2, r3
 8007f48:	d330      	bcc.n	8007fac <quorem+0xfc>
 8007f4a:	f8c8 4010 	str.w	r4, [r8, #16]
 8007f4e:	4640      	mov	r0, r8
 8007f50:	f001 fa06 	bl	8009360 <__mcmp>
 8007f54:	2800      	cmp	r0, #0
 8007f56:	db25      	blt.n	8007fa4 <quorem+0xf4>
 8007f58:	3501      	adds	r5, #1
 8007f5a:	4630      	mov	r0, r6
 8007f5c:	f04f 0c00 	mov.w	ip, #0
 8007f60:	f857 2b04 	ldr.w	r2, [r7], #4
 8007f64:	f8d0 e000 	ldr.w	lr, [r0]
 8007f68:	b293      	uxth	r3, r2
 8007f6a:	ebac 0303 	sub.w	r3, ip, r3
 8007f6e:	0c12      	lsrs	r2, r2, #16
 8007f70:	fa13 f38e 	uxtah	r3, r3, lr
 8007f74:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007f78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f82:	45b9      	cmp	r9, r7
 8007f84:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007f88:	f840 3b04 	str.w	r3, [r0], #4
 8007f8c:	d2e8      	bcs.n	8007f60 <quorem+0xb0>
 8007f8e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007f92:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007f96:	b92a      	cbnz	r2, 8007fa4 <quorem+0xf4>
 8007f98:	3b04      	subs	r3, #4
 8007f9a:	429e      	cmp	r6, r3
 8007f9c:	461a      	mov	r2, r3
 8007f9e:	d30b      	bcc.n	8007fb8 <quorem+0x108>
 8007fa0:	f8c8 4010 	str.w	r4, [r8, #16]
 8007fa4:	4628      	mov	r0, r5
 8007fa6:	b003      	add	sp, #12
 8007fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fac:	6812      	ldr	r2, [r2, #0]
 8007fae:	3b04      	subs	r3, #4
 8007fb0:	2a00      	cmp	r2, #0
 8007fb2:	d1ca      	bne.n	8007f4a <quorem+0x9a>
 8007fb4:	3c01      	subs	r4, #1
 8007fb6:	e7c5      	b.n	8007f44 <quorem+0x94>
 8007fb8:	6812      	ldr	r2, [r2, #0]
 8007fba:	3b04      	subs	r3, #4
 8007fbc:	2a00      	cmp	r2, #0
 8007fbe:	d1ef      	bne.n	8007fa0 <quorem+0xf0>
 8007fc0:	3c01      	subs	r4, #1
 8007fc2:	e7ea      	b.n	8007f9a <quorem+0xea>
 8007fc4:	2000      	movs	r0, #0
 8007fc6:	e7ee      	b.n	8007fa6 <quorem+0xf6>

08007fc8 <_dtoa_r>:
 8007fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fcc:	ec57 6b10 	vmov	r6, r7, d0
 8007fd0:	b097      	sub	sp, #92	; 0x5c
 8007fd2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007fd4:	9106      	str	r1, [sp, #24]
 8007fd6:	4604      	mov	r4, r0
 8007fd8:	920b      	str	r2, [sp, #44]	; 0x2c
 8007fda:	9312      	str	r3, [sp, #72]	; 0x48
 8007fdc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007fe0:	e9cd 6700 	strd	r6, r7, [sp]
 8007fe4:	b93d      	cbnz	r5, 8007ff6 <_dtoa_r+0x2e>
 8007fe6:	2010      	movs	r0, #16
 8007fe8:	f000 ff92 	bl	8008f10 <malloc>
 8007fec:	6260      	str	r0, [r4, #36]	; 0x24
 8007fee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007ff2:	6005      	str	r5, [r0, #0]
 8007ff4:	60c5      	str	r5, [r0, #12]
 8007ff6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ff8:	6819      	ldr	r1, [r3, #0]
 8007ffa:	b151      	cbz	r1, 8008012 <_dtoa_r+0x4a>
 8007ffc:	685a      	ldr	r2, [r3, #4]
 8007ffe:	604a      	str	r2, [r1, #4]
 8008000:	2301      	movs	r3, #1
 8008002:	4093      	lsls	r3, r2
 8008004:	608b      	str	r3, [r1, #8]
 8008006:	4620      	mov	r0, r4
 8008008:	f000 ffc9 	bl	8008f9e <_Bfree>
 800800c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800800e:	2200      	movs	r2, #0
 8008010:	601a      	str	r2, [r3, #0]
 8008012:	1e3b      	subs	r3, r7, #0
 8008014:	bfbb      	ittet	lt
 8008016:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800801a:	9301      	strlt	r3, [sp, #4]
 800801c:	2300      	movge	r3, #0
 800801e:	2201      	movlt	r2, #1
 8008020:	bfac      	ite	ge
 8008022:	f8c8 3000 	strge.w	r3, [r8]
 8008026:	f8c8 2000 	strlt.w	r2, [r8]
 800802a:	4baf      	ldr	r3, [pc, #700]	; (80082e8 <_dtoa_r+0x320>)
 800802c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008030:	ea33 0308 	bics.w	r3, r3, r8
 8008034:	d114      	bne.n	8008060 <_dtoa_r+0x98>
 8008036:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008038:	f242 730f 	movw	r3, #9999	; 0x270f
 800803c:	6013      	str	r3, [r2, #0]
 800803e:	9b00      	ldr	r3, [sp, #0]
 8008040:	b923      	cbnz	r3, 800804c <_dtoa_r+0x84>
 8008042:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008046:	2800      	cmp	r0, #0
 8008048:	f000 8542 	beq.w	8008ad0 <_dtoa_r+0xb08>
 800804c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800804e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80082fc <_dtoa_r+0x334>
 8008052:	2b00      	cmp	r3, #0
 8008054:	f000 8544 	beq.w	8008ae0 <_dtoa_r+0xb18>
 8008058:	f10b 0303 	add.w	r3, fp, #3
 800805c:	f000 bd3e 	b.w	8008adc <_dtoa_r+0xb14>
 8008060:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008064:	2200      	movs	r2, #0
 8008066:	2300      	movs	r3, #0
 8008068:	4630      	mov	r0, r6
 800806a:	4639      	mov	r1, r7
 800806c:	f7f8 fd2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008070:	4681      	mov	r9, r0
 8008072:	b168      	cbz	r0, 8008090 <_dtoa_r+0xc8>
 8008074:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008076:	2301      	movs	r3, #1
 8008078:	6013      	str	r3, [r2, #0]
 800807a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800807c:	2b00      	cmp	r3, #0
 800807e:	f000 8524 	beq.w	8008aca <_dtoa_r+0xb02>
 8008082:	4b9a      	ldr	r3, [pc, #616]	; (80082ec <_dtoa_r+0x324>)
 8008084:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008086:	f103 3bff 	add.w	fp, r3, #4294967295
 800808a:	6013      	str	r3, [r2, #0]
 800808c:	f000 bd28 	b.w	8008ae0 <_dtoa_r+0xb18>
 8008090:	aa14      	add	r2, sp, #80	; 0x50
 8008092:	a915      	add	r1, sp, #84	; 0x54
 8008094:	ec47 6b10 	vmov	d0, r6, r7
 8008098:	4620      	mov	r0, r4
 800809a:	f001 f9d8 	bl	800944e <__d2b>
 800809e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80080a2:	9004      	str	r0, [sp, #16]
 80080a4:	2d00      	cmp	r5, #0
 80080a6:	d07c      	beq.n	80081a2 <_dtoa_r+0x1da>
 80080a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80080ac:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80080b0:	46b2      	mov	sl, r6
 80080b2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80080b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80080ba:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80080be:	2200      	movs	r2, #0
 80080c0:	4b8b      	ldr	r3, [pc, #556]	; (80082f0 <_dtoa_r+0x328>)
 80080c2:	4650      	mov	r0, sl
 80080c4:	4659      	mov	r1, fp
 80080c6:	f7f8 f8df 	bl	8000288 <__aeabi_dsub>
 80080ca:	a381      	add	r3, pc, #516	; (adr r3, 80082d0 <_dtoa_r+0x308>)
 80080cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d0:	f7f8 fa92 	bl	80005f8 <__aeabi_dmul>
 80080d4:	a380      	add	r3, pc, #512	; (adr r3, 80082d8 <_dtoa_r+0x310>)
 80080d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080da:	f7f8 f8d7 	bl	800028c <__adddf3>
 80080de:	4606      	mov	r6, r0
 80080e0:	4628      	mov	r0, r5
 80080e2:	460f      	mov	r7, r1
 80080e4:	f7f8 fa1e 	bl	8000524 <__aeabi_i2d>
 80080e8:	a37d      	add	r3, pc, #500	; (adr r3, 80082e0 <_dtoa_r+0x318>)
 80080ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ee:	f7f8 fa83 	bl	80005f8 <__aeabi_dmul>
 80080f2:	4602      	mov	r2, r0
 80080f4:	460b      	mov	r3, r1
 80080f6:	4630      	mov	r0, r6
 80080f8:	4639      	mov	r1, r7
 80080fa:	f7f8 f8c7 	bl	800028c <__adddf3>
 80080fe:	4606      	mov	r6, r0
 8008100:	460f      	mov	r7, r1
 8008102:	f7f8 fd29 	bl	8000b58 <__aeabi_d2iz>
 8008106:	2200      	movs	r2, #0
 8008108:	4682      	mov	sl, r0
 800810a:	2300      	movs	r3, #0
 800810c:	4630      	mov	r0, r6
 800810e:	4639      	mov	r1, r7
 8008110:	f7f8 fce4 	bl	8000adc <__aeabi_dcmplt>
 8008114:	b148      	cbz	r0, 800812a <_dtoa_r+0x162>
 8008116:	4650      	mov	r0, sl
 8008118:	f7f8 fa04 	bl	8000524 <__aeabi_i2d>
 800811c:	4632      	mov	r2, r6
 800811e:	463b      	mov	r3, r7
 8008120:	f7f8 fcd2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008124:	b908      	cbnz	r0, 800812a <_dtoa_r+0x162>
 8008126:	f10a 3aff 	add.w	sl, sl, #4294967295
 800812a:	f1ba 0f16 	cmp.w	sl, #22
 800812e:	d859      	bhi.n	80081e4 <_dtoa_r+0x21c>
 8008130:	4970      	ldr	r1, [pc, #448]	; (80082f4 <_dtoa_r+0x32c>)
 8008132:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008136:	e9dd 2300 	ldrd	r2, r3, [sp]
 800813a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800813e:	f7f8 fceb 	bl	8000b18 <__aeabi_dcmpgt>
 8008142:	2800      	cmp	r0, #0
 8008144:	d050      	beq.n	80081e8 <_dtoa_r+0x220>
 8008146:	f10a 3aff 	add.w	sl, sl, #4294967295
 800814a:	2300      	movs	r3, #0
 800814c:	930f      	str	r3, [sp, #60]	; 0x3c
 800814e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008150:	1b5d      	subs	r5, r3, r5
 8008152:	f1b5 0801 	subs.w	r8, r5, #1
 8008156:	bf49      	itett	mi
 8008158:	f1c5 0301 	rsbmi	r3, r5, #1
 800815c:	2300      	movpl	r3, #0
 800815e:	9305      	strmi	r3, [sp, #20]
 8008160:	f04f 0800 	movmi.w	r8, #0
 8008164:	bf58      	it	pl
 8008166:	9305      	strpl	r3, [sp, #20]
 8008168:	f1ba 0f00 	cmp.w	sl, #0
 800816c:	db3e      	blt.n	80081ec <_dtoa_r+0x224>
 800816e:	2300      	movs	r3, #0
 8008170:	44d0      	add	r8, sl
 8008172:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008176:	9307      	str	r3, [sp, #28]
 8008178:	9b06      	ldr	r3, [sp, #24]
 800817a:	2b09      	cmp	r3, #9
 800817c:	f200 8090 	bhi.w	80082a0 <_dtoa_r+0x2d8>
 8008180:	2b05      	cmp	r3, #5
 8008182:	bfc4      	itt	gt
 8008184:	3b04      	subgt	r3, #4
 8008186:	9306      	strgt	r3, [sp, #24]
 8008188:	9b06      	ldr	r3, [sp, #24]
 800818a:	f1a3 0302 	sub.w	r3, r3, #2
 800818e:	bfcc      	ite	gt
 8008190:	2500      	movgt	r5, #0
 8008192:	2501      	movle	r5, #1
 8008194:	2b03      	cmp	r3, #3
 8008196:	f200 808f 	bhi.w	80082b8 <_dtoa_r+0x2f0>
 800819a:	e8df f003 	tbb	[pc, r3]
 800819e:	7f7d      	.short	0x7f7d
 80081a0:	7131      	.short	0x7131
 80081a2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80081a6:	441d      	add	r5, r3
 80081a8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80081ac:	2820      	cmp	r0, #32
 80081ae:	dd13      	ble.n	80081d8 <_dtoa_r+0x210>
 80081b0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80081b4:	9b00      	ldr	r3, [sp, #0]
 80081b6:	fa08 f800 	lsl.w	r8, r8, r0
 80081ba:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80081be:	fa23 f000 	lsr.w	r0, r3, r0
 80081c2:	ea48 0000 	orr.w	r0, r8, r0
 80081c6:	f7f8 f99d 	bl	8000504 <__aeabi_ui2d>
 80081ca:	2301      	movs	r3, #1
 80081cc:	4682      	mov	sl, r0
 80081ce:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80081d2:	3d01      	subs	r5, #1
 80081d4:	9313      	str	r3, [sp, #76]	; 0x4c
 80081d6:	e772      	b.n	80080be <_dtoa_r+0xf6>
 80081d8:	9b00      	ldr	r3, [sp, #0]
 80081da:	f1c0 0020 	rsb	r0, r0, #32
 80081de:	fa03 f000 	lsl.w	r0, r3, r0
 80081e2:	e7f0      	b.n	80081c6 <_dtoa_r+0x1fe>
 80081e4:	2301      	movs	r3, #1
 80081e6:	e7b1      	b.n	800814c <_dtoa_r+0x184>
 80081e8:	900f      	str	r0, [sp, #60]	; 0x3c
 80081ea:	e7b0      	b.n	800814e <_dtoa_r+0x186>
 80081ec:	9b05      	ldr	r3, [sp, #20]
 80081ee:	eba3 030a 	sub.w	r3, r3, sl
 80081f2:	9305      	str	r3, [sp, #20]
 80081f4:	f1ca 0300 	rsb	r3, sl, #0
 80081f8:	9307      	str	r3, [sp, #28]
 80081fa:	2300      	movs	r3, #0
 80081fc:	930e      	str	r3, [sp, #56]	; 0x38
 80081fe:	e7bb      	b.n	8008178 <_dtoa_r+0x1b0>
 8008200:	2301      	movs	r3, #1
 8008202:	930a      	str	r3, [sp, #40]	; 0x28
 8008204:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008206:	2b00      	cmp	r3, #0
 8008208:	dd59      	ble.n	80082be <_dtoa_r+0x2f6>
 800820a:	9302      	str	r3, [sp, #8]
 800820c:	4699      	mov	r9, r3
 800820e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008210:	2200      	movs	r2, #0
 8008212:	6072      	str	r2, [r6, #4]
 8008214:	2204      	movs	r2, #4
 8008216:	f102 0014 	add.w	r0, r2, #20
 800821a:	4298      	cmp	r0, r3
 800821c:	6871      	ldr	r1, [r6, #4]
 800821e:	d953      	bls.n	80082c8 <_dtoa_r+0x300>
 8008220:	4620      	mov	r0, r4
 8008222:	f000 fe88 	bl	8008f36 <_Balloc>
 8008226:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008228:	6030      	str	r0, [r6, #0]
 800822a:	f1b9 0f0e 	cmp.w	r9, #14
 800822e:	f8d3 b000 	ldr.w	fp, [r3]
 8008232:	f200 80e6 	bhi.w	8008402 <_dtoa_r+0x43a>
 8008236:	2d00      	cmp	r5, #0
 8008238:	f000 80e3 	beq.w	8008402 <_dtoa_r+0x43a>
 800823c:	ed9d 7b00 	vldr	d7, [sp]
 8008240:	f1ba 0f00 	cmp.w	sl, #0
 8008244:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008248:	dd74      	ble.n	8008334 <_dtoa_r+0x36c>
 800824a:	4a2a      	ldr	r2, [pc, #168]	; (80082f4 <_dtoa_r+0x32c>)
 800824c:	f00a 030f 	and.w	r3, sl, #15
 8008250:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008254:	ed93 7b00 	vldr	d7, [r3]
 8008258:	ea4f 162a 	mov.w	r6, sl, asr #4
 800825c:	06f0      	lsls	r0, r6, #27
 800825e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008262:	d565      	bpl.n	8008330 <_dtoa_r+0x368>
 8008264:	4b24      	ldr	r3, [pc, #144]	; (80082f8 <_dtoa_r+0x330>)
 8008266:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800826a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800826e:	f7f8 faed 	bl	800084c <__aeabi_ddiv>
 8008272:	e9cd 0100 	strd	r0, r1, [sp]
 8008276:	f006 060f 	and.w	r6, r6, #15
 800827a:	2503      	movs	r5, #3
 800827c:	4f1e      	ldr	r7, [pc, #120]	; (80082f8 <_dtoa_r+0x330>)
 800827e:	e04c      	b.n	800831a <_dtoa_r+0x352>
 8008280:	2301      	movs	r3, #1
 8008282:	930a      	str	r3, [sp, #40]	; 0x28
 8008284:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008286:	4453      	add	r3, sl
 8008288:	f103 0901 	add.w	r9, r3, #1
 800828c:	9302      	str	r3, [sp, #8]
 800828e:	464b      	mov	r3, r9
 8008290:	2b01      	cmp	r3, #1
 8008292:	bfb8      	it	lt
 8008294:	2301      	movlt	r3, #1
 8008296:	e7ba      	b.n	800820e <_dtoa_r+0x246>
 8008298:	2300      	movs	r3, #0
 800829a:	e7b2      	b.n	8008202 <_dtoa_r+0x23a>
 800829c:	2300      	movs	r3, #0
 800829e:	e7f0      	b.n	8008282 <_dtoa_r+0x2ba>
 80082a0:	2501      	movs	r5, #1
 80082a2:	2300      	movs	r3, #0
 80082a4:	9306      	str	r3, [sp, #24]
 80082a6:	950a      	str	r5, [sp, #40]	; 0x28
 80082a8:	f04f 33ff 	mov.w	r3, #4294967295
 80082ac:	9302      	str	r3, [sp, #8]
 80082ae:	4699      	mov	r9, r3
 80082b0:	2200      	movs	r2, #0
 80082b2:	2312      	movs	r3, #18
 80082b4:	920b      	str	r2, [sp, #44]	; 0x2c
 80082b6:	e7aa      	b.n	800820e <_dtoa_r+0x246>
 80082b8:	2301      	movs	r3, #1
 80082ba:	930a      	str	r3, [sp, #40]	; 0x28
 80082bc:	e7f4      	b.n	80082a8 <_dtoa_r+0x2e0>
 80082be:	2301      	movs	r3, #1
 80082c0:	9302      	str	r3, [sp, #8]
 80082c2:	4699      	mov	r9, r3
 80082c4:	461a      	mov	r2, r3
 80082c6:	e7f5      	b.n	80082b4 <_dtoa_r+0x2ec>
 80082c8:	3101      	adds	r1, #1
 80082ca:	6071      	str	r1, [r6, #4]
 80082cc:	0052      	lsls	r2, r2, #1
 80082ce:	e7a2      	b.n	8008216 <_dtoa_r+0x24e>
 80082d0:	636f4361 	.word	0x636f4361
 80082d4:	3fd287a7 	.word	0x3fd287a7
 80082d8:	8b60c8b3 	.word	0x8b60c8b3
 80082dc:	3fc68a28 	.word	0x3fc68a28
 80082e0:	509f79fb 	.word	0x509f79fb
 80082e4:	3fd34413 	.word	0x3fd34413
 80082e8:	7ff00000 	.word	0x7ff00000
 80082ec:	08009b65 	.word	0x08009b65
 80082f0:	3ff80000 	.word	0x3ff80000
 80082f4:	08009c20 	.word	0x08009c20
 80082f8:	08009bf8 	.word	0x08009bf8
 80082fc:	08009b91 	.word	0x08009b91
 8008300:	07f1      	lsls	r1, r6, #31
 8008302:	d508      	bpl.n	8008316 <_dtoa_r+0x34e>
 8008304:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008308:	e9d7 2300 	ldrd	r2, r3, [r7]
 800830c:	f7f8 f974 	bl	80005f8 <__aeabi_dmul>
 8008310:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008314:	3501      	adds	r5, #1
 8008316:	1076      	asrs	r6, r6, #1
 8008318:	3708      	adds	r7, #8
 800831a:	2e00      	cmp	r6, #0
 800831c:	d1f0      	bne.n	8008300 <_dtoa_r+0x338>
 800831e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008322:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008326:	f7f8 fa91 	bl	800084c <__aeabi_ddiv>
 800832a:	e9cd 0100 	strd	r0, r1, [sp]
 800832e:	e01a      	b.n	8008366 <_dtoa_r+0x39e>
 8008330:	2502      	movs	r5, #2
 8008332:	e7a3      	b.n	800827c <_dtoa_r+0x2b4>
 8008334:	f000 80a0 	beq.w	8008478 <_dtoa_r+0x4b0>
 8008338:	f1ca 0600 	rsb	r6, sl, #0
 800833c:	4b9f      	ldr	r3, [pc, #636]	; (80085bc <_dtoa_r+0x5f4>)
 800833e:	4fa0      	ldr	r7, [pc, #640]	; (80085c0 <_dtoa_r+0x5f8>)
 8008340:	f006 020f 	and.w	r2, r6, #15
 8008344:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800834c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008350:	f7f8 f952 	bl	80005f8 <__aeabi_dmul>
 8008354:	e9cd 0100 	strd	r0, r1, [sp]
 8008358:	1136      	asrs	r6, r6, #4
 800835a:	2300      	movs	r3, #0
 800835c:	2502      	movs	r5, #2
 800835e:	2e00      	cmp	r6, #0
 8008360:	d17f      	bne.n	8008462 <_dtoa_r+0x49a>
 8008362:	2b00      	cmp	r3, #0
 8008364:	d1e1      	bne.n	800832a <_dtoa_r+0x362>
 8008366:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008368:	2b00      	cmp	r3, #0
 800836a:	f000 8087 	beq.w	800847c <_dtoa_r+0x4b4>
 800836e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008372:	2200      	movs	r2, #0
 8008374:	4b93      	ldr	r3, [pc, #588]	; (80085c4 <_dtoa_r+0x5fc>)
 8008376:	4630      	mov	r0, r6
 8008378:	4639      	mov	r1, r7
 800837a:	f7f8 fbaf 	bl	8000adc <__aeabi_dcmplt>
 800837e:	2800      	cmp	r0, #0
 8008380:	d07c      	beq.n	800847c <_dtoa_r+0x4b4>
 8008382:	f1b9 0f00 	cmp.w	r9, #0
 8008386:	d079      	beq.n	800847c <_dtoa_r+0x4b4>
 8008388:	9b02      	ldr	r3, [sp, #8]
 800838a:	2b00      	cmp	r3, #0
 800838c:	dd35      	ble.n	80083fa <_dtoa_r+0x432>
 800838e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008392:	9308      	str	r3, [sp, #32]
 8008394:	4639      	mov	r1, r7
 8008396:	2200      	movs	r2, #0
 8008398:	4b8b      	ldr	r3, [pc, #556]	; (80085c8 <_dtoa_r+0x600>)
 800839a:	4630      	mov	r0, r6
 800839c:	f7f8 f92c 	bl	80005f8 <__aeabi_dmul>
 80083a0:	e9cd 0100 	strd	r0, r1, [sp]
 80083a4:	9f02      	ldr	r7, [sp, #8]
 80083a6:	3501      	adds	r5, #1
 80083a8:	4628      	mov	r0, r5
 80083aa:	f7f8 f8bb 	bl	8000524 <__aeabi_i2d>
 80083ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083b2:	f7f8 f921 	bl	80005f8 <__aeabi_dmul>
 80083b6:	2200      	movs	r2, #0
 80083b8:	4b84      	ldr	r3, [pc, #528]	; (80085cc <_dtoa_r+0x604>)
 80083ba:	f7f7 ff67 	bl	800028c <__adddf3>
 80083be:	4605      	mov	r5, r0
 80083c0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80083c4:	2f00      	cmp	r7, #0
 80083c6:	d15d      	bne.n	8008484 <_dtoa_r+0x4bc>
 80083c8:	2200      	movs	r2, #0
 80083ca:	4b81      	ldr	r3, [pc, #516]	; (80085d0 <_dtoa_r+0x608>)
 80083cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80083d0:	f7f7 ff5a 	bl	8000288 <__aeabi_dsub>
 80083d4:	462a      	mov	r2, r5
 80083d6:	4633      	mov	r3, r6
 80083d8:	e9cd 0100 	strd	r0, r1, [sp]
 80083dc:	f7f8 fb9c 	bl	8000b18 <__aeabi_dcmpgt>
 80083e0:	2800      	cmp	r0, #0
 80083e2:	f040 8288 	bne.w	80088f6 <_dtoa_r+0x92e>
 80083e6:	462a      	mov	r2, r5
 80083e8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80083ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80083f0:	f7f8 fb74 	bl	8000adc <__aeabi_dcmplt>
 80083f4:	2800      	cmp	r0, #0
 80083f6:	f040 827c 	bne.w	80088f2 <_dtoa_r+0x92a>
 80083fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80083fe:	e9cd 2300 	strd	r2, r3, [sp]
 8008402:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008404:	2b00      	cmp	r3, #0
 8008406:	f2c0 8150 	blt.w	80086aa <_dtoa_r+0x6e2>
 800840a:	f1ba 0f0e 	cmp.w	sl, #14
 800840e:	f300 814c 	bgt.w	80086aa <_dtoa_r+0x6e2>
 8008412:	4b6a      	ldr	r3, [pc, #424]	; (80085bc <_dtoa_r+0x5f4>)
 8008414:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008418:	ed93 7b00 	vldr	d7, [r3]
 800841c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800841e:	2b00      	cmp	r3, #0
 8008420:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008424:	f280 80d8 	bge.w	80085d8 <_dtoa_r+0x610>
 8008428:	f1b9 0f00 	cmp.w	r9, #0
 800842c:	f300 80d4 	bgt.w	80085d8 <_dtoa_r+0x610>
 8008430:	f040 825e 	bne.w	80088f0 <_dtoa_r+0x928>
 8008434:	2200      	movs	r2, #0
 8008436:	4b66      	ldr	r3, [pc, #408]	; (80085d0 <_dtoa_r+0x608>)
 8008438:	ec51 0b17 	vmov	r0, r1, d7
 800843c:	f7f8 f8dc 	bl	80005f8 <__aeabi_dmul>
 8008440:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008444:	f7f8 fb5e 	bl	8000b04 <__aeabi_dcmpge>
 8008448:	464f      	mov	r7, r9
 800844a:	464e      	mov	r6, r9
 800844c:	2800      	cmp	r0, #0
 800844e:	f040 8234 	bne.w	80088ba <_dtoa_r+0x8f2>
 8008452:	2331      	movs	r3, #49	; 0x31
 8008454:	f10b 0501 	add.w	r5, fp, #1
 8008458:	f88b 3000 	strb.w	r3, [fp]
 800845c:	f10a 0a01 	add.w	sl, sl, #1
 8008460:	e22f      	b.n	80088c2 <_dtoa_r+0x8fa>
 8008462:	07f2      	lsls	r2, r6, #31
 8008464:	d505      	bpl.n	8008472 <_dtoa_r+0x4aa>
 8008466:	e9d7 2300 	ldrd	r2, r3, [r7]
 800846a:	f7f8 f8c5 	bl	80005f8 <__aeabi_dmul>
 800846e:	3501      	adds	r5, #1
 8008470:	2301      	movs	r3, #1
 8008472:	1076      	asrs	r6, r6, #1
 8008474:	3708      	adds	r7, #8
 8008476:	e772      	b.n	800835e <_dtoa_r+0x396>
 8008478:	2502      	movs	r5, #2
 800847a:	e774      	b.n	8008366 <_dtoa_r+0x39e>
 800847c:	f8cd a020 	str.w	sl, [sp, #32]
 8008480:	464f      	mov	r7, r9
 8008482:	e791      	b.n	80083a8 <_dtoa_r+0x3e0>
 8008484:	4b4d      	ldr	r3, [pc, #308]	; (80085bc <_dtoa_r+0x5f4>)
 8008486:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800848a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800848e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008490:	2b00      	cmp	r3, #0
 8008492:	d047      	beq.n	8008524 <_dtoa_r+0x55c>
 8008494:	4602      	mov	r2, r0
 8008496:	460b      	mov	r3, r1
 8008498:	2000      	movs	r0, #0
 800849a:	494e      	ldr	r1, [pc, #312]	; (80085d4 <_dtoa_r+0x60c>)
 800849c:	f7f8 f9d6 	bl	800084c <__aeabi_ddiv>
 80084a0:	462a      	mov	r2, r5
 80084a2:	4633      	mov	r3, r6
 80084a4:	f7f7 fef0 	bl	8000288 <__aeabi_dsub>
 80084a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80084ac:	465d      	mov	r5, fp
 80084ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084b2:	f7f8 fb51 	bl	8000b58 <__aeabi_d2iz>
 80084b6:	4606      	mov	r6, r0
 80084b8:	f7f8 f834 	bl	8000524 <__aeabi_i2d>
 80084bc:	4602      	mov	r2, r0
 80084be:	460b      	mov	r3, r1
 80084c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084c4:	f7f7 fee0 	bl	8000288 <__aeabi_dsub>
 80084c8:	3630      	adds	r6, #48	; 0x30
 80084ca:	f805 6b01 	strb.w	r6, [r5], #1
 80084ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80084d2:	e9cd 0100 	strd	r0, r1, [sp]
 80084d6:	f7f8 fb01 	bl	8000adc <__aeabi_dcmplt>
 80084da:	2800      	cmp	r0, #0
 80084dc:	d163      	bne.n	80085a6 <_dtoa_r+0x5de>
 80084de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084e2:	2000      	movs	r0, #0
 80084e4:	4937      	ldr	r1, [pc, #220]	; (80085c4 <_dtoa_r+0x5fc>)
 80084e6:	f7f7 fecf 	bl	8000288 <__aeabi_dsub>
 80084ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80084ee:	f7f8 faf5 	bl	8000adc <__aeabi_dcmplt>
 80084f2:	2800      	cmp	r0, #0
 80084f4:	f040 80b7 	bne.w	8008666 <_dtoa_r+0x69e>
 80084f8:	eba5 030b 	sub.w	r3, r5, fp
 80084fc:	429f      	cmp	r7, r3
 80084fe:	f77f af7c 	ble.w	80083fa <_dtoa_r+0x432>
 8008502:	2200      	movs	r2, #0
 8008504:	4b30      	ldr	r3, [pc, #192]	; (80085c8 <_dtoa_r+0x600>)
 8008506:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800850a:	f7f8 f875 	bl	80005f8 <__aeabi_dmul>
 800850e:	2200      	movs	r2, #0
 8008510:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008514:	4b2c      	ldr	r3, [pc, #176]	; (80085c8 <_dtoa_r+0x600>)
 8008516:	e9dd 0100 	ldrd	r0, r1, [sp]
 800851a:	f7f8 f86d 	bl	80005f8 <__aeabi_dmul>
 800851e:	e9cd 0100 	strd	r0, r1, [sp]
 8008522:	e7c4      	b.n	80084ae <_dtoa_r+0x4e6>
 8008524:	462a      	mov	r2, r5
 8008526:	4633      	mov	r3, r6
 8008528:	f7f8 f866 	bl	80005f8 <__aeabi_dmul>
 800852c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008530:	eb0b 0507 	add.w	r5, fp, r7
 8008534:	465e      	mov	r6, fp
 8008536:	e9dd 0100 	ldrd	r0, r1, [sp]
 800853a:	f7f8 fb0d 	bl	8000b58 <__aeabi_d2iz>
 800853e:	4607      	mov	r7, r0
 8008540:	f7f7 fff0 	bl	8000524 <__aeabi_i2d>
 8008544:	3730      	adds	r7, #48	; 0x30
 8008546:	4602      	mov	r2, r0
 8008548:	460b      	mov	r3, r1
 800854a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800854e:	f7f7 fe9b 	bl	8000288 <__aeabi_dsub>
 8008552:	f806 7b01 	strb.w	r7, [r6], #1
 8008556:	42ae      	cmp	r6, r5
 8008558:	e9cd 0100 	strd	r0, r1, [sp]
 800855c:	f04f 0200 	mov.w	r2, #0
 8008560:	d126      	bne.n	80085b0 <_dtoa_r+0x5e8>
 8008562:	4b1c      	ldr	r3, [pc, #112]	; (80085d4 <_dtoa_r+0x60c>)
 8008564:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008568:	f7f7 fe90 	bl	800028c <__adddf3>
 800856c:	4602      	mov	r2, r0
 800856e:	460b      	mov	r3, r1
 8008570:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008574:	f7f8 fad0 	bl	8000b18 <__aeabi_dcmpgt>
 8008578:	2800      	cmp	r0, #0
 800857a:	d174      	bne.n	8008666 <_dtoa_r+0x69e>
 800857c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008580:	2000      	movs	r0, #0
 8008582:	4914      	ldr	r1, [pc, #80]	; (80085d4 <_dtoa_r+0x60c>)
 8008584:	f7f7 fe80 	bl	8000288 <__aeabi_dsub>
 8008588:	4602      	mov	r2, r0
 800858a:	460b      	mov	r3, r1
 800858c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008590:	f7f8 faa4 	bl	8000adc <__aeabi_dcmplt>
 8008594:	2800      	cmp	r0, #0
 8008596:	f43f af30 	beq.w	80083fa <_dtoa_r+0x432>
 800859a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800859e:	2b30      	cmp	r3, #48	; 0x30
 80085a0:	f105 32ff 	add.w	r2, r5, #4294967295
 80085a4:	d002      	beq.n	80085ac <_dtoa_r+0x5e4>
 80085a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80085aa:	e04a      	b.n	8008642 <_dtoa_r+0x67a>
 80085ac:	4615      	mov	r5, r2
 80085ae:	e7f4      	b.n	800859a <_dtoa_r+0x5d2>
 80085b0:	4b05      	ldr	r3, [pc, #20]	; (80085c8 <_dtoa_r+0x600>)
 80085b2:	f7f8 f821 	bl	80005f8 <__aeabi_dmul>
 80085b6:	e9cd 0100 	strd	r0, r1, [sp]
 80085ba:	e7bc      	b.n	8008536 <_dtoa_r+0x56e>
 80085bc:	08009c20 	.word	0x08009c20
 80085c0:	08009bf8 	.word	0x08009bf8
 80085c4:	3ff00000 	.word	0x3ff00000
 80085c8:	40240000 	.word	0x40240000
 80085cc:	401c0000 	.word	0x401c0000
 80085d0:	40140000 	.word	0x40140000
 80085d4:	3fe00000 	.word	0x3fe00000
 80085d8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80085dc:	465d      	mov	r5, fp
 80085de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80085e2:	4630      	mov	r0, r6
 80085e4:	4639      	mov	r1, r7
 80085e6:	f7f8 f931 	bl	800084c <__aeabi_ddiv>
 80085ea:	f7f8 fab5 	bl	8000b58 <__aeabi_d2iz>
 80085ee:	4680      	mov	r8, r0
 80085f0:	f7f7 ff98 	bl	8000524 <__aeabi_i2d>
 80085f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80085f8:	f7f7 fffe 	bl	80005f8 <__aeabi_dmul>
 80085fc:	4602      	mov	r2, r0
 80085fe:	460b      	mov	r3, r1
 8008600:	4630      	mov	r0, r6
 8008602:	4639      	mov	r1, r7
 8008604:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008608:	f7f7 fe3e 	bl	8000288 <__aeabi_dsub>
 800860c:	f805 6b01 	strb.w	r6, [r5], #1
 8008610:	eba5 060b 	sub.w	r6, r5, fp
 8008614:	45b1      	cmp	r9, r6
 8008616:	4602      	mov	r2, r0
 8008618:	460b      	mov	r3, r1
 800861a:	d139      	bne.n	8008690 <_dtoa_r+0x6c8>
 800861c:	f7f7 fe36 	bl	800028c <__adddf3>
 8008620:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008624:	4606      	mov	r6, r0
 8008626:	460f      	mov	r7, r1
 8008628:	f7f8 fa76 	bl	8000b18 <__aeabi_dcmpgt>
 800862c:	b9c8      	cbnz	r0, 8008662 <_dtoa_r+0x69a>
 800862e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008632:	4630      	mov	r0, r6
 8008634:	4639      	mov	r1, r7
 8008636:	f7f8 fa47 	bl	8000ac8 <__aeabi_dcmpeq>
 800863a:	b110      	cbz	r0, 8008642 <_dtoa_r+0x67a>
 800863c:	f018 0f01 	tst.w	r8, #1
 8008640:	d10f      	bne.n	8008662 <_dtoa_r+0x69a>
 8008642:	9904      	ldr	r1, [sp, #16]
 8008644:	4620      	mov	r0, r4
 8008646:	f000 fcaa 	bl	8008f9e <_Bfree>
 800864a:	2300      	movs	r3, #0
 800864c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800864e:	702b      	strb	r3, [r5, #0]
 8008650:	f10a 0301 	add.w	r3, sl, #1
 8008654:	6013      	str	r3, [r2, #0]
 8008656:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008658:	2b00      	cmp	r3, #0
 800865a:	f000 8241 	beq.w	8008ae0 <_dtoa_r+0xb18>
 800865e:	601d      	str	r5, [r3, #0]
 8008660:	e23e      	b.n	8008ae0 <_dtoa_r+0xb18>
 8008662:	f8cd a020 	str.w	sl, [sp, #32]
 8008666:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800866a:	2a39      	cmp	r2, #57	; 0x39
 800866c:	f105 33ff 	add.w	r3, r5, #4294967295
 8008670:	d108      	bne.n	8008684 <_dtoa_r+0x6bc>
 8008672:	459b      	cmp	fp, r3
 8008674:	d10a      	bne.n	800868c <_dtoa_r+0x6c4>
 8008676:	9b08      	ldr	r3, [sp, #32]
 8008678:	3301      	adds	r3, #1
 800867a:	9308      	str	r3, [sp, #32]
 800867c:	2330      	movs	r3, #48	; 0x30
 800867e:	f88b 3000 	strb.w	r3, [fp]
 8008682:	465b      	mov	r3, fp
 8008684:	781a      	ldrb	r2, [r3, #0]
 8008686:	3201      	adds	r2, #1
 8008688:	701a      	strb	r2, [r3, #0]
 800868a:	e78c      	b.n	80085a6 <_dtoa_r+0x5de>
 800868c:	461d      	mov	r5, r3
 800868e:	e7ea      	b.n	8008666 <_dtoa_r+0x69e>
 8008690:	2200      	movs	r2, #0
 8008692:	4b9b      	ldr	r3, [pc, #620]	; (8008900 <_dtoa_r+0x938>)
 8008694:	f7f7 ffb0 	bl	80005f8 <__aeabi_dmul>
 8008698:	2200      	movs	r2, #0
 800869a:	2300      	movs	r3, #0
 800869c:	4606      	mov	r6, r0
 800869e:	460f      	mov	r7, r1
 80086a0:	f7f8 fa12 	bl	8000ac8 <__aeabi_dcmpeq>
 80086a4:	2800      	cmp	r0, #0
 80086a6:	d09a      	beq.n	80085de <_dtoa_r+0x616>
 80086a8:	e7cb      	b.n	8008642 <_dtoa_r+0x67a>
 80086aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086ac:	2a00      	cmp	r2, #0
 80086ae:	f000 808b 	beq.w	80087c8 <_dtoa_r+0x800>
 80086b2:	9a06      	ldr	r2, [sp, #24]
 80086b4:	2a01      	cmp	r2, #1
 80086b6:	dc6e      	bgt.n	8008796 <_dtoa_r+0x7ce>
 80086b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80086ba:	2a00      	cmp	r2, #0
 80086bc:	d067      	beq.n	800878e <_dtoa_r+0x7c6>
 80086be:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80086c2:	9f07      	ldr	r7, [sp, #28]
 80086c4:	9d05      	ldr	r5, [sp, #20]
 80086c6:	9a05      	ldr	r2, [sp, #20]
 80086c8:	2101      	movs	r1, #1
 80086ca:	441a      	add	r2, r3
 80086cc:	4620      	mov	r0, r4
 80086ce:	9205      	str	r2, [sp, #20]
 80086d0:	4498      	add	r8, r3
 80086d2:	f000 fd04 	bl	80090de <__i2b>
 80086d6:	4606      	mov	r6, r0
 80086d8:	2d00      	cmp	r5, #0
 80086da:	dd0c      	ble.n	80086f6 <_dtoa_r+0x72e>
 80086dc:	f1b8 0f00 	cmp.w	r8, #0
 80086e0:	dd09      	ble.n	80086f6 <_dtoa_r+0x72e>
 80086e2:	4545      	cmp	r5, r8
 80086e4:	9a05      	ldr	r2, [sp, #20]
 80086e6:	462b      	mov	r3, r5
 80086e8:	bfa8      	it	ge
 80086ea:	4643      	movge	r3, r8
 80086ec:	1ad2      	subs	r2, r2, r3
 80086ee:	9205      	str	r2, [sp, #20]
 80086f0:	1aed      	subs	r5, r5, r3
 80086f2:	eba8 0803 	sub.w	r8, r8, r3
 80086f6:	9b07      	ldr	r3, [sp, #28]
 80086f8:	b1eb      	cbz	r3, 8008736 <_dtoa_r+0x76e>
 80086fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d067      	beq.n	80087d0 <_dtoa_r+0x808>
 8008700:	b18f      	cbz	r7, 8008726 <_dtoa_r+0x75e>
 8008702:	4631      	mov	r1, r6
 8008704:	463a      	mov	r2, r7
 8008706:	4620      	mov	r0, r4
 8008708:	f000 fd88 	bl	800921c <__pow5mult>
 800870c:	9a04      	ldr	r2, [sp, #16]
 800870e:	4601      	mov	r1, r0
 8008710:	4606      	mov	r6, r0
 8008712:	4620      	mov	r0, r4
 8008714:	f000 fcec 	bl	80090f0 <__multiply>
 8008718:	9904      	ldr	r1, [sp, #16]
 800871a:	9008      	str	r0, [sp, #32]
 800871c:	4620      	mov	r0, r4
 800871e:	f000 fc3e 	bl	8008f9e <_Bfree>
 8008722:	9b08      	ldr	r3, [sp, #32]
 8008724:	9304      	str	r3, [sp, #16]
 8008726:	9b07      	ldr	r3, [sp, #28]
 8008728:	1bda      	subs	r2, r3, r7
 800872a:	d004      	beq.n	8008736 <_dtoa_r+0x76e>
 800872c:	9904      	ldr	r1, [sp, #16]
 800872e:	4620      	mov	r0, r4
 8008730:	f000 fd74 	bl	800921c <__pow5mult>
 8008734:	9004      	str	r0, [sp, #16]
 8008736:	2101      	movs	r1, #1
 8008738:	4620      	mov	r0, r4
 800873a:	f000 fcd0 	bl	80090de <__i2b>
 800873e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008740:	4607      	mov	r7, r0
 8008742:	2b00      	cmp	r3, #0
 8008744:	f000 81d0 	beq.w	8008ae8 <_dtoa_r+0xb20>
 8008748:	461a      	mov	r2, r3
 800874a:	4601      	mov	r1, r0
 800874c:	4620      	mov	r0, r4
 800874e:	f000 fd65 	bl	800921c <__pow5mult>
 8008752:	9b06      	ldr	r3, [sp, #24]
 8008754:	2b01      	cmp	r3, #1
 8008756:	4607      	mov	r7, r0
 8008758:	dc40      	bgt.n	80087dc <_dtoa_r+0x814>
 800875a:	9b00      	ldr	r3, [sp, #0]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d139      	bne.n	80087d4 <_dtoa_r+0x80c>
 8008760:	9b01      	ldr	r3, [sp, #4]
 8008762:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008766:	2b00      	cmp	r3, #0
 8008768:	d136      	bne.n	80087d8 <_dtoa_r+0x810>
 800876a:	9b01      	ldr	r3, [sp, #4]
 800876c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008770:	0d1b      	lsrs	r3, r3, #20
 8008772:	051b      	lsls	r3, r3, #20
 8008774:	b12b      	cbz	r3, 8008782 <_dtoa_r+0x7ba>
 8008776:	9b05      	ldr	r3, [sp, #20]
 8008778:	3301      	adds	r3, #1
 800877a:	9305      	str	r3, [sp, #20]
 800877c:	f108 0801 	add.w	r8, r8, #1
 8008780:	2301      	movs	r3, #1
 8008782:	9307      	str	r3, [sp, #28]
 8008784:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008786:	2b00      	cmp	r3, #0
 8008788:	d12a      	bne.n	80087e0 <_dtoa_r+0x818>
 800878a:	2001      	movs	r0, #1
 800878c:	e030      	b.n	80087f0 <_dtoa_r+0x828>
 800878e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008790:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008794:	e795      	b.n	80086c2 <_dtoa_r+0x6fa>
 8008796:	9b07      	ldr	r3, [sp, #28]
 8008798:	f109 37ff 	add.w	r7, r9, #4294967295
 800879c:	42bb      	cmp	r3, r7
 800879e:	bfbf      	itttt	lt
 80087a0:	9b07      	ldrlt	r3, [sp, #28]
 80087a2:	9707      	strlt	r7, [sp, #28]
 80087a4:	1afa      	sublt	r2, r7, r3
 80087a6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80087a8:	bfbb      	ittet	lt
 80087aa:	189b      	addlt	r3, r3, r2
 80087ac:	930e      	strlt	r3, [sp, #56]	; 0x38
 80087ae:	1bdf      	subge	r7, r3, r7
 80087b0:	2700      	movlt	r7, #0
 80087b2:	f1b9 0f00 	cmp.w	r9, #0
 80087b6:	bfb5      	itete	lt
 80087b8:	9b05      	ldrlt	r3, [sp, #20]
 80087ba:	9d05      	ldrge	r5, [sp, #20]
 80087bc:	eba3 0509 	sublt.w	r5, r3, r9
 80087c0:	464b      	movge	r3, r9
 80087c2:	bfb8      	it	lt
 80087c4:	2300      	movlt	r3, #0
 80087c6:	e77e      	b.n	80086c6 <_dtoa_r+0x6fe>
 80087c8:	9f07      	ldr	r7, [sp, #28]
 80087ca:	9d05      	ldr	r5, [sp, #20]
 80087cc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80087ce:	e783      	b.n	80086d8 <_dtoa_r+0x710>
 80087d0:	9a07      	ldr	r2, [sp, #28]
 80087d2:	e7ab      	b.n	800872c <_dtoa_r+0x764>
 80087d4:	2300      	movs	r3, #0
 80087d6:	e7d4      	b.n	8008782 <_dtoa_r+0x7ba>
 80087d8:	9b00      	ldr	r3, [sp, #0]
 80087da:	e7d2      	b.n	8008782 <_dtoa_r+0x7ba>
 80087dc:	2300      	movs	r3, #0
 80087de:	9307      	str	r3, [sp, #28]
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80087e6:	6918      	ldr	r0, [r3, #16]
 80087e8:	f000 fc2b 	bl	8009042 <__hi0bits>
 80087ec:	f1c0 0020 	rsb	r0, r0, #32
 80087f0:	4440      	add	r0, r8
 80087f2:	f010 001f 	ands.w	r0, r0, #31
 80087f6:	d047      	beq.n	8008888 <_dtoa_r+0x8c0>
 80087f8:	f1c0 0320 	rsb	r3, r0, #32
 80087fc:	2b04      	cmp	r3, #4
 80087fe:	dd3b      	ble.n	8008878 <_dtoa_r+0x8b0>
 8008800:	9b05      	ldr	r3, [sp, #20]
 8008802:	f1c0 001c 	rsb	r0, r0, #28
 8008806:	4403      	add	r3, r0
 8008808:	9305      	str	r3, [sp, #20]
 800880a:	4405      	add	r5, r0
 800880c:	4480      	add	r8, r0
 800880e:	9b05      	ldr	r3, [sp, #20]
 8008810:	2b00      	cmp	r3, #0
 8008812:	dd05      	ble.n	8008820 <_dtoa_r+0x858>
 8008814:	461a      	mov	r2, r3
 8008816:	9904      	ldr	r1, [sp, #16]
 8008818:	4620      	mov	r0, r4
 800881a:	f000 fd4d 	bl	80092b8 <__lshift>
 800881e:	9004      	str	r0, [sp, #16]
 8008820:	f1b8 0f00 	cmp.w	r8, #0
 8008824:	dd05      	ble.n	8008832 <_dtoa_r+0x86a>
 8008826:	4639      	mov	r1, r7
 8008828:	4642      	mov	r2, r8
 800882a:	4620      	mov	r0, r4
 800882c:	f000 fd44 	bl	80092b8 <__lshift>
 8008830:	4607      	mov	r7, r0
 8008832:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008834:	b353      	cbz	r3, 800888c <_dtoa_r+0x8c4>
 8008836:	4639      	mov	r1, r7
 8008838:	9804      	ldr	r0, [sp, #16]
 800883a:	f000 fd91 	bl	8009360 <__mcmp>
 800883e:	2800      	cmp	r0, #0
 8008840:	da24      	bge.n	800888c <_dtoa_r+0x8c4>
 8008842:	2300      	movs	r3, #0
 8008844:	220a      	movs	r2, #10
 8008846:	9904      	ldr	r1, [sp, #16]
 8008848:	4620      	mov	r0, r4
 800884a:	f000 fbbf 	bl	8008fcc <__multadd>
 800884e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008850:	9004      	str	r0, [sp, #16]
 8008852:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008856:	2b00      	cmp	r3, #0
 8008858:	f000 814d 	beq.w	8008af6 <_dtoa_r+0xb2e>
 800885c:	2300      	movs	r3, #0
 800885e:	4631      	mov	r1, r6
 8008860:	220a      	movs	r2, #10
 8008862:	4620      	mov	r0, r4
 8008864:	f000 fbb2 	bl	8008fcc <__multadd>
 8008868:	9b02      	ldr	r3, [sp, #8]
 800886a:	2b00      	cmp	r3, #0
 800886c:	4606      	mov	r6, r0
 800886e:	dc4f      	bgt.n	8008910 <_dtoa_r+0x948>
 8008870:	9b06      	ldr	r3, [sp, #24]
 8008872:	2b02      	cmp	r3, #2
 8008874:	dd4c      	ble.n	8008910 <_dtoa_r+0x948>
 8008876:	e011      	b.n	800889c <_dtoa_r+0x8d4>
 8008878:	d0c9      	beq.n	800880e <_dtoa_r+0x846>
 800887a:	9a05      	ldr	r2, [sp, #20]
 800887c:	331c      	adds	r3, #28
 800887e:	441a      	add	r2, r3
 8008880:	9205      	str	r2, [sp, #20]
 8008882:	441d      	add	r5, r3
 8008884:	4498      	add	r8, r3
 8008886:	e7c2      	b.n	800880e <_dtoa_r+0x846>
 8008888:	4603      	mov	r3, r0
 800888a:	e7f6      	b.n	800887a <_dtoa_r+0x8b2>
 800888c:	f1b9 0f00 	cmp.w	r9, #0
 8008890:	dc38      	bgt.n	8008904 <_dtoa_r+0x93c>
 8008892:	9b06      	ldr	r3, [sp, #24]
 8008894:	2b02      	cmp	r3, #2
 8008896:	dd35      	ble.n	8008904 <_dtoa_r+0x93c>
 8008898:	f8cd 9008 	str.w	r9, [sp, #8]
 800889c:	9b02      	ldr	r3, [sp, #8]
 800889e:	b963      	cbnz	r3, 80088ba <_dtoa_r+0x8f2>
 80088a0:	4639      	mov	r1, r7
 80088a2:	2205      	movs	r2, #5
 80088a4:	4620      	mov	r0, r4
 80088a6:	f000 fb91 	bl	8008fcc <__multadd>
 80088aa:	4601      	mov	r1, r0
 80088ac:	4607      	mov	r7, r0
 80088ae:	9804      	ldr	r0, [sp, #16]
 80088b0:	f000 fd56 	bl	8009360 <__mcmp>
 80088b4:	2800      	cmp	r0, #0
 80088b6:	f73f adcc 	bgt.w	8008452 <_dtoa_r+0x48a>
 80088ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088bc:	465d      	mov	r5, fp
 80088be:	ea6f 0a03 	mvn.w	sl, r3
 80088c2:	f04f 0900 	mov.w	r9, #0
 80088c6:	4639      	mov	r1, r7
 80088c8:	4620      	mov	r0, r4
 80088ca:	f000 fb68 	bl	8008f9e <_Bfree>
 80088ce:	2e00      	cmp	r6, #0
 80088d0:	f43f aeb7 	beq.w	8008642 <_dtoa_r+0x67a>
 80088d4:	f1b9 0f00 	cmp.w	r9, #0
 80088d8:	d005      	beq.n	80088e6 <_dtoa_r+0x91e>
 80088da:	45b1      	cmp	r9, r6
 80088dc:	d003      	beq.n	80088e6 <_dtoa_r+0x91e>
 80088de:	4649      	mov	r1, r9
 80088e0:	4620      	mov	r0, r4
 80088e2:	f000 fb5c 	bl	8008f9e <_Bfree>
 80088e6:	4631      	mov	r1, r6
 80088e8:	4620      	mov	r0, r4
 80088ea:	f000 fb58 	bl	8008f9e <_Bfree>
 80088ee:	e6a8      	b.n	8008642 <_dtoa_r+0x67a>
 80088f0:	2700      	movs	r7, #0
 80088f2:	463e      	mov	r6, r7
 80088f4:	e7e1      	b.n	80088ba <_dtoa_r+0x8f2>
 80088f6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80088fa:	463e      	mov	r6, r7
 80088fc:	e5a9      	b.n	8008452 <_dtoa_r+0x48a>
 80088fe:	bf00      	nop
 8008900:	40240000 	.word	0x40240000
 8008904:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008906:	f8cd 9008 	str.w	r9, [sp, #8]
 800890a:	2b00      	cmp	r3, #0
 800890c:	f000 80fa 	beq.w	8008b04 <_dtoa_r+0xb3c>
 8008910:	2d00      	cmp	r5, #0
 8008912:	dd05      	ble.n	8008920 <_dtoa_r+0x958>
 8008914:	4631      	mov	r1, r6
 8008916:	462a      	mov	r2, r5
 8008918:	4620      	mov	r0, r4
 800891a:	f000 fccd 	bl	80092b8 <__lshift>
 800891e:	4606      	mov	r6, r0
 8008920:	9b07      	ldr	r3, [sp, #28]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d04c      	beq.n	80089c0 <_dtoa_r+0x9f8>
 8008926:	6871      	ldr	r1, [r6, #4]
 8008928:	4620      	mov	r0, r4
 800892a:	f000 fb04 	bl	8008f36 <_Balloc>
 800892e:	6932      	ldr	r2, [r6, #16]
 8008930:	3202      	adds	r2, #2
 8008932:	4605      	mov	r5, r0
 8008934:	0092      	lsls	r2, r2, #2
 8008936:	f106 010c 	add.w	r1, r6, #12
 800893a:	300c      	adds	r0, #12
 800893c:	f000 faf0 	bl	8008f20 <memcpy>
 8008940:	2201      	movs	r2, #1
 8008942:	4629      	mov	r1, r5
 8008944:	4620      	mov	r0, r4
 8008946:	f000 fcb7 	bl	80092b8 <__lshift>
 800894a:	9b00      	ldr	r3, [sp, #0]
 800894c:	f8cd b014 	str.w	fp, [sp, #20]
 8008950:	f003 0301 	and.w	r3, r3, #1
 8008954:	46b1      	mov	r9, r6
 8008956:	9307      	str	r3, [sp, #28]
 8008958:	4606      	mov	r6, r0
 800895a:	4639      	mov	r1, r7
 800895c:	9804      	ldr	r0, [sp, #16]
 800895e:	f7ff faa7 	bl	8007eb0 <quorem>
 8008962:	4649      	mov	r1, r9
 8008964:	4605      	mov	r5, r0
 8008966:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800896a:	9804      	ldr	r0, [sp, #16]
 800896c:	f000 fcf8 	bl	8009360 <__mcmp>
 8008970:	4632      	mov	r2, r6
 8008972:	9000      	str	r0, [sp, #0]
 8008974:	4639      	mov	r1, r7
 8008976:	4620      	mov	r0, r4
 8008978:	f000 fd0c 	bl	8009394 <__mdiff>
 800897c:	68c3      	ldr	r3, [r0, #12]
 800897e:	4602      	mov	r2, r0
 8008980:	bb03      	cbnz	r3, 80089c4 <_dtoa_r+0x9fc>
 8008982:	4601      	mov	r1, r0
 8008984:	9008      	str	r0, [sp, #32]
 8008986:	9804      	ldr	r0, [sp, #16]
 8008988:	f000 fcea 	bl	8009360 <__mcmp>
 800898c:	9a08      	ldr	r2, [sp, #32]
 800898e:	4603      	mov	r3, r0
 8008990:	4611      	mov	r1, r2
 8008992:	4620      	mov	r0, r4
 8008994:	9308      	str	r3, [sp, #32]
 8008996:	f000 fb02 	bl	8008f9e <_Bfree>
 800899a:	9b08      	ldr	r3, [sp, #32]
 800899c:	b9a3      	cbnz	r3, 80089c8 <_dtoa_r+0xa00>
 800899e:	9a06      	ldr	r2, [sp, #24]
 80089a0:	b992      	cbnz	r2, 80089c8 <_dtoa_r+0xa00>
 80089a2:	9a07      	ldr	r2, [sp, #28]
 80089a4:	b982      	cbnz	r2, 80089c8 <_dtoa_r+0xa00>
 80089a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80089aa:	d029      	beq.n	8008a00 <_dtoa_r+0xa38>
 80089ac:	9b00      	ldr	r3, [sp, #0]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	dd01      	ble.n	80089b6 <_dtoa_r+0x9ee>
 80089b2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80089b6:	9b05      	ldr	r3, [sp, #20]
 80089b8:	1c5d      	adds	r5, r3, #1
 80089ba:	f883 8000 	strb.w	r8, [r3]
 80089be:	e782      	b.n	80088c6 <_dtoa_r+0x8fe>
 80089c0:	4630      	mov	r0, r6
 80089c2:	e7c2      	b.n	800894a <_dtoa_r+0x982>
 80089c4:	2301      	movs	r3, #1
 80089c6:	e7e3      	b.n	8008990 <_dtoa_r+0x9c8>
 80089c8:	9a00      	ldr	r2, [sp, #0]
 80089ca:	2a00      	cmp	r2, #0
 80089cc:	db04      	blt.n	80089d8 <_dtoa_r+0xa10>
 80089ce:	d125      	bne.n	8008a1c <_dtoa_r+0xa54>
 80089d0:	9a06      	ldr	r2, [sp, #24]
 80089d2:	bb1a      	cbnz	r2, 8008a1c <_dtoa_r+0xa54>
 80089d4:	9a07      	ldr	r2, [sp, #28]
 80089d6:	bb0a      	cbnz	r2, 8008a1c <_dtoa_r+0xa54>
 80089d8:	2b00      	cmp	r3, #0
 80089da:	ddec      	ble.n	80089b6 <_dtoa_r+0x9ee>
 80089dc:	2201      	movs	r2, #1
 80089de:	9904      	ldr	r1, [sp, #16]
 80089e0:	4620      	mov	r0, r4
 80089e2:	f000 fc69 	bl	80092b8 <__lshift>
 80089e6:	4639      	mov	r1, r7
 80089e8:	9004      	str	r0, [sp, #16]
 80089ea:	f000 fcb9 	bl	8009360 <__mcmp>
 80089ee:	2800      	cmp	r0, #0
 80089f0:	dc03      	bgt.n	80089fa <_dtoa_r+0xa32>
 80089f2:	d1e0      	bne.n	80089b6 <_dtoa_r+0x9ee>
 80089f4:	f018 0f01 	tst.w	r8, #1
 80089f8:	d0dd      	beq.n	80089b6 <_dtoa_r+0x9ee>
 80089fa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80089fe:	d1d8      	bne.n	80089b2 <_dtoa_r+0x9ea>
 8008a00:	9b05      	ldr	r3, [sp, #20]
 8008a02:	9a05      	ldr	r2, [sp, #20]
 8008a04:	1c5d      	adds	r5, r3, #1
 8008a06:	2339      	movs	r3, #57	; 0x39
 8008a08:	7013      	strb	r3, [r2, #0]
 8008a0a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008a0e:	2b39      	cmp	r3, #57	; 0x39
 8008a10:	f105 32ff 	add.w	r2, r5, #4294967295
 8008a14:	d04f      	beq.n	8008ab6 <_dtoa_r+0xaee>
 8008a16:	3301      	adds	r3, #1
 8008a18:	7013      	strb	r3, [r2, #0]
 8008a1a:	e754      	b.n	80088c6 <_dtoa_r+0x8fe>
 8008a1c:	9a05      	ldr	r2, [sp, #20]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	f102 0501 	add.w	r5, r2, #1
 8008a24:	dd06      	ble.n	8008a34 <_dtoa_r+0xa6c>
 8008a26:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008a2a:	d0e9      	beq.n	8008a00 <_dtoa_r+0xa38>
 8008a2c:	f108 0801 	add.w	r8, r8, #1
 8008a30:	9b05      	ldr	r3, [sp, #20]
 8008a32:	e7c2      	b.n	80089ba <_dtoa_r+0x9f2>
 8008a34:	9a02      	ldr	r2, [sp, #8]
 8008a36:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008a3a:	eba5 030b 	sub.w	r3, r5, fp
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d021      	beq.n	8008a86 <_dtoa_r+0xabe>
 8008a42:	2300      	movs	r3, #0
 8008a44:	220a      	movs	r2, #10
 8008a46:	9904      	ldr	r1, [sp, #16]
 8008a48:	4620      	mov	r0, r4
 8008a4a:	f000 fabf 	bl	8008fcc <__multadd>
 8008a4e:	45b1      	cmp	r9, r6
 8008a50:	9004      	str	r0, [sp, #16]
 8008a52:	f04f 0300 	mov.w	r3, #0
 8008a56:	f04f 020a 	mov.w	r2, #10
 8008a5a:	4649      	mov	r1, r9
 8008a5c:	4620      	mov	r0, r4
 8008a5e:	d105      	bne.n	8008a6c <_dtoa_r+0xaa4>
 8008a60:	f000 fab4 	bl	8008fcc <__multadd>
 8008a64:	4681      	mov	r9, r0
 8008a66:	4606      	mov	r6, r0
 8008a68:	9505      	str	r5, [sp, #20]
 8008a6a:	e776      	b.n	800895a <_dtoa_r+0x992>
 8008a6c:	f000 faae 	bl	8008fcc <__multadd>
 8008a70:	4631      	mov	r1, r6
 8008a72:	4681      	mov	r9, r0
 8008a74:	2300      	movs	r3, #0
 8008a76:	220a      	movs	r2, #10
 8008a78:	4620      	mov	r0, r4
 8008a7a:	f000 faa7 	bl	8008fcc <__multadd>
 8008a7e:	4606      	mov	r6, r0
 8008a80:	e7f2      	b.n	8008a68 <_dtoa_r+0xaa0>
 8008a82:	f04f 0900 	mov.w	r9, #0
 8008a86:	2201      	movs	r2, #1
 8008a88:	9904      	ldr	r1, [sp, #16]
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	f000 fc14 	bl	80092b8 <__lshift>
 8008a90:	4639      	mov	r1, r7
 8008a92:	9004      	str	r0, [sp, #16]
 8008a94:	f000 fc64 	bl	8009360 <__mcmp>
 8008a98:	2800      	cmp	r0, #0
 8008a9a:	dcb6      	bgt.n	8008a0a <_dtoa_r+0xa42>
 8008a9c:	d102      	bne.n	8008aa4 <_dtoa_r+0xadc>
 8008a9e:	f018 0f01 	tst.w	r8, #1
 8008aa2:	d1b2      	bne.n	8008a0a <_dtoa_r+0xa42>
 8008aa4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008aa8:	2b30      	cmp	r3, #48	; 0x30
 8008aaa:	f105 32ff 	add.w	r2, r5, #4294967295
 8008aae:	f47f af0a 	bne.w	80088c6 <_dtoa_r+0x8fe>
 8008ab2:	4615      	mov	r5, r2
 8008ab4:	e7f6      	b.n	8008aa4 <_dtoa_r+0xadc>
 8008ab6:	4593      	cmp	fp, r2
 8008ab8:	d105      	bne.n	8008ac6 <_dtoa_r+0xafe>
 8008aba:	2331      	movs	r3, #49	; 0x31
 8008abc:	f10a 0a01 	add.w	sl, sl, #1
 8008ac0:	f88b 3000 	strb.w	r3, [fp]
 8008ac4:	e6ff      	b.n	80088c6 <_dtoa_r+0x8fe>
 8008ac6:	4615      	mov	r5, r2
 8008ac8:	e79f      	b.n	8008a0a <_dtoa_r+0xa42>
 8008aca:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008b30 <_dtoa_r+0xb68>
 8008ace:	e007      	b.n	8008ae0 <_dtoa_r+0xb18>
 8008ad0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ad2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008b34 <_dtoa_r+0xb6c>
 8008ad6:	b11b      	cbz	r3, 8008ae0 <_dtoa_r+0xb18>
 8008ad8:	f10b 0308 	add.w	r3, fp, #8
 8008adc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008ade:	6013      	str	r3, [r2, #0]
 8008ae0:	4658      	mov	r0, fp
 8008ae2:	b017      	add	sp, #92	; 0x5c
 8008ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ae8:	9b06      	ldr	r3, [sp, #24]
 8008aea:	2b01      	cmp	r3, #1
 8008aec:	f77f ae35 	ble.w	800875a <_dtoa_r+0x792>
 8008af0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008af2:	9307      	str	r3, [sp, #28]
 8008af4:	e649      	b.n	800878a <_dtoa_r+0x7c2>
 8008af6:	9b02      	ldr	r3, [sp, #8]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	dc03      	bgt.n	8008b04 <_dtoa_r+0xb3c>
 8008afc:	9b06      	ldr	r3, [sp, #24]
 8008afe:	2b02      	cmp	r3, #2
 8008b00:	f73f aecc 	bgt.w	800889c <_dtoa_r+0x8d4>
 8008b04:	465d      	mov	r5, fp
 8008b06:	4639      	mov	r1, r7
 8008b08:	9804      	ldr	r0, [sp, #16]
 8008b0a:	f7ff f9d1 	bl	8007eb0 <quorem>
 8008b0e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008b12:	f805 8b01 	strb.w	r8, [r5], #1
 8008b16:	9a02      	ldr	r2, [sp, #8]
 8008b18:	eba5 030b 	sub.w	r3, r5, fp
 8008b1c:	429a      	cmp	r2, r3
 8008b1e:	ddb0      	ble.n	8008a82 <_dtoa_r+0xaba>
 8008b20:	2300      	movs	r3, #0
 8008b22:	220a      	movs	r2, #10
 8008b24:	9904      	ldr	r1, [sp, #16]
 8008b26:	4620      	mov	r0, r4
 8008b28:	f000 fa50 	bl	8008fcc <__multadd>
 8008b2c:	9004      	str	r0, [sp, #16]
 8008b2e:	e7ea      	b.n	8008b06 <_dtoa_r+0xb3e>
 8008b30:	08009b64 	.word	0x08009b64
 8008b34:	08009b88 	.word	0x08009b88

08008b38 <__sflush_r>:
 8008b38:	898a      	ldrh	r2, [r1, #12]
 8008b3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b3e:	4605      	mov	r5, r0
 8008b40:	0710      	lsls	r0, r2, #28
 8008b42:	460c      	mov	r4, r1
 8008b44:	d458      	bmi.n	8008bf8 <__sflush_r+0xc0>
 8008b46:	684b      	ldr	r3, [r1, #4]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	dc05      	bgt.n	8008b58 <__sflush_r+0x20>
 8008b4c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	dc02      	bgt.n	8008b58 <__sflush_r+0x20>
 8008b52:	2000      	movs	r0, #0
 8008b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b5a:	2e00      	cmp	r6, #0
 8008b5c:	d0f9      	beq.n	8008b52 <__sflush_r+0x1a>
 8008b5e:	2300      	movs	r3, #0
 8008b60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008b64:	682f      	ldr	r7, [r5, #0]
 8008b66:	6a21      	ldr	r1, [r4, #32]
 8008b68:	602b      	str	r3, [r5, #0]
 8008b6a:	d032      	beq.n	8008bd2 <__sflush_r+0x9a>
 8008b6c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008b6e:	89a3      	ldrh	r3, [r4, #12]
 8008b70:	075a      	lsls	r2, r3, #29
 8008b72:	d505      	bpl.n	8008b80 <__sflush_r+0x48>
 8008b74:	6863      	ldr	r3, [r4, #4]
 8008b76:	1ac0      	subs	r0, r0, r3
 8008b78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008b7a:	b10b      	cbz	r3, 8008b80 <__sflush_r+0x48>
 8008b7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b7e:	1ac0      	subs	r0, r0, r3
 8008b80:	2300      	movs	r3, #0
 8008b82:	4602      	mov	r2, r0
 8008b84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b86:	6a21      	ldr	r1, [r4, #32]
 8008b88:	4628      	mov	r0, r5
 8008b8a:	47b0      	blx	r6
 8008b8c:	1c43      	adds	r3, r0, #1
 8008b8e:	89a3      	ldrh	r3, [r4, #12]
 8008b90:	d106      	bne.n	8008ba0 <__sflush_r+0x68>
 8008b92:	6829      	ldr	r1, [r5, #0]
 8008b94:	291d      	cmp	r1, #29
 8008b96:	d848      	bhi.n	8008c2a <__sflush_r+0xf2>
 8008b98:	4a29      	ldr	r2, [pc, #164]	; (8008c40 <__sflush_r+0x108>)
 8008b9a:	40ca      	lsrs	r2, r1
 8008b9c:	07d6      	lsls	r6, r2, #31
 8008b9e:	d544      	bpl.n	8008c2a <__sflush_r+0xf2>
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	6062      	str	r2, [r4, #4]
 8008ba4:	04d9      	lsls	r1, r3, #19
 8008ba6:	6922      	ldr	r2, [r4, #16]
 8008ba8:	6022      	str	r2, [r4, #0]
 8008baa:	d504      	bpl.n	8008bb6 <__sflush_r+0x7e>
 8008bac:	1c42      	adds	r2, r0, #1
 8008bae:	d101      	bne.n	8008bb4 <__sflush_r+0x7c>
 8008bb0:	682b      	ldr	r3, [r5, #0]
 8008bb2:	b903      	cbnz	r3, 8008bb6 <__sflush_r+0x7e>
 8008bb4:	6560      	str	r0, [r4, #84]	; 0x54
 8008bb6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008bb8:	602f      	str	r7, [r5, #0]
 8008bba:	2900      	cmp	r1, #0
 8008bbc:	d0c9      	beq.n	8008b52 <__sflush_r+0x1a>
 8008bbe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008bc2:	4299      	cmp	r1, r3
 8008bc4:	d002      	beq.n	8008bcc <__sflush_r+0x94>
 8008bc6:	4628      	mov	r0, r5
 8008bc8:	f000 fc9e 	bl	8009508 <_free_r>
 8008bcc:	2000      	movs	r0, #0
 8008bce:	6360      	str	r0, [r4, #52]	; 0x34
 8008bd0:	e7c0      	b.n	8008b54 <__sflush_r+0x1c>
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	4628      	mov	r0, r5
 8008bd6:	47b0      	blx	r6
 8008bd8:	1c41      	adds	r1, r0, #1
 8008bda:	d1c8      	bne.n	8008b6e <__sflush_r+0x36>
 8008bdc:	682b      	ldr	r3, [r5, #0]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d0c5      	beq.n	8008b6e <__sflush_r+0x36>
 8008be2:	2b1d      	cmp	r3, #29
 8008be4:	d001      	beq.n	8008bea <__sflush_r+0xb2>
 8008be6:	2b16      	cmp	r3, #22
 8008be8:	d101      	bne.n	8008bee <__sflush_r+0xb6>
 8008bea:	602f      	str	r7, [r5, #0]
 8008bec:	e7b1      	b.n	8008b52 <__sflush_r+0x1a>
 8008bee:	89a3      	ldrh	r3, [r4, #12]
 8008bf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bf4:	81a3      	strh	r3, [r4, #12]
 8008bf6:	e7ad      	b.n	8008b54 <__sflush_r+0x1c>
 8008bf8:	690f      	ldr	r7, [r1, #16]
 8008bfa:	2f00      	cmp	r7, #0
 8008bfc:	d0a9      	beq.n	8008b52 <__sflush_r+0x1a>
 8008bfe:	0793      	lsls	r3, r2, #30
 8008c00:	680e      	ldr	r6, [r1, #0]
 8008c02:	bf08      	it	eq
 8008c04:	694b      	ldreq	r3, [r1, #20]
 8008c06:	600f      	str	r7, [r1, #0]
 8008c08:	bf18      	it	ne
 8008c0a:	2300      	movne	r3, #0
 8008c0c:	eba6 0807 	sub.w	r8, r6, r7
 8008c10:	608b      	str	r3, [r1, #8]
 8008c12:	f1b8 0f00 	cmp.w	r8, #0
 8008c16:	dd9c      	ble.n	8008b52 <__sflush_r+0x1a>
 8008c18:	4643      	mov	r3, r8
 8008c1a:	463a      	mov	r2, r7
 8008c1c:	6a21      	ldr	r1, [r4, #32]
 8008c1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008c20:	4628      	mov	r0, r5
 8008c22:	47b0      	blx	r6
 8008c24:	2800      	cmp	r0, #0
 8008c26:	dc06      	bgt.n	8008c36 <__sflush_r+0xfe>
 8008c28:	89a3      	ldrh	r3, [r4, #12]
 8008c2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c2e:	81a3      	strh	r3, [r4, #12]
 8008c30:	f04f 30ff 	mov.w	r0, #4294967295
 8008c34:	e78e      	b.n	8008b54 <__sflush_r+0x1c>
 8008c36:	4407      	add	r7, r0
 8008c38:	eba8 0800 	sub.w	r8, r8, r0
 8008c3c:	e7e9      	b.n	8008c12 <__sflush_r+0xda>
 8008c3e:	bf00      	nop
 8008c40:	20400001 	.word	0x20400001

08008c44 <_fflush_r>:
 8008c44:	b538      	push	{r3, r4, r5, lr}
 8008c46:	690b      	ldr	r3, [r1, #16]
 8008c48:	4605      	mov	r5, r0
 8008c4a:	460c      	mov	r4, r1
 8008c4c:	b1db      	cbz	r3, 8008c86 <_fflush_r+0x42>
 8008c4e:	b118      	cbz	r0, 8008c58 <_fflush_r+0x14>
 8008c50:	6983      	ldr	r3, [r0, #24]
 8008c52:	b90b      	cbnz	r3, 8008c58 <_fflush_r+0x14>
 8008c54:	f000 f860 	bl	8008d18 <__sinit>
 8008c58:	4b0c      	ldr	r3, [pc, #48]	; (8008c8c <_fflush_r+0x48>)
 8008c5a:	429c      	cmp	r4, r3
 8008c5c:	d109      	bne.n	8008c72 <_fflush_r+0x2e>
 8008c5e:	686c      	ldr	r4, [r5, #4]
 8008c60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c64:	b17b      	cbz	r3, 8008c86 <_fflush_r+0x42>
 8008c66:	4621      	mov	r1, r4
 8008c68:	4628      	mov	r0, r5
 8008c6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c6e:	f7ff bf63 	b.w	8008b38 <__sflush_r>
 8008c72:	4b07      	ldr	r3, [pc, #28]	; (8008c90 <_fflush_r+0x4c>)
 8008c74:	429c      	cmp	r4, r3
 8008c76:	d101      	bne.n	8008c7c <_fflush_r+0x38>
 8008c78:	68ac      	ldr	r4, [r5, #8]
 8008c7a:	e7f1      	b.n	8008c60 <_fflush_r+0x1c>
 8008c7c:	4b05      	ldr	r3, [pc, #20]	; (8008c94 <_fflush_r+0x50>)
 8008c7e:	429c      	cmp	r4, r3
 8008c80:	bf08      	it	eq
 8008c82:	68ec      	ldreq	r4, [r5, #12]
 8008c84:	e7ec      	b.n	8008c60 <_fflush_r+0x1c>
 8008c86:	2000      	movs	r0, #0
 8008c88:	bd38      	pop	{r3, r4, r5, pc}
 8008c8a:	bf00      	nop
 8008c8c:	08009bb8 	.word	0x08009bb8
 8008c90:	08009bd8 	.word	0x08009bd8
 8008c94:	08009b98 	.word	0x08009b98

08008c98 <std>:
 8008c98:	2300      	movs	r3, #0
 8008c9a:	b510      	push	{r4, lr}
 8008c9c:	4604      	mov	r4, r0
 8008c9e:	e9c0 3300 	strd	r3, r3, [r0]
 8008ca2:	6083      	str	r3, [r0, #8]
 8008ca4:	8181      	strh	r1, [r0, #12]
 8008ca6:	6643      	str	r3, [r0, #100]	; 0x64
 8008ca8:	81c2      	strh	r2, [r0, #14]
 8008caa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008cae:	6183      	str	r3, [r0, #24]
 8008cb0:	4619      	mov	r1, r3
 8008cb2:	2208      	movs	r2, #8
 8008cb4:	305c      	adds	r0, #92	; 0x5c
 8008cb6:	f7fe f945 	bl	8006f44 <memset>
 8008cba:	4b05      	ldr	r3, [pc, #20]	; (8008cd0 <std+0x38>)
 8008cbc:	6263      	str	r3, [r4, #36]	; 0x24
 8008cbe:	4b05      	ldr	r3, [pc, #20]	; (8008cd4 <std+0x3c>)
 8008cc0:	62a3      	str	r3, [r4, #40]	; 0x28
 8008cc2:	4b05      	ldr	r3, [pc, #20]	; (8008cd8 <std+0x40>)
 8008cc4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008cc6:	4b05      	ldr	r3, [pc, #20]	; (8008cdc <std+0x44>)
 8008cc8:	6224      	str	r4, [r4, #32]
 8008cca:	6323      	str	r3, [r4, #48]	; 0x30
 8008ccc:	bd10      	pop	{r4, pc}
 8008cce:	bf00      	nop
 8008cd0:	080098f9 	.word	0x080098f9
 8008cd4:	0800991b 	.word	0x0800991b
 8008cd8:	08009953 	.word	0x08009953
 8008cdc:	08009977 	.word	0x08009977

08008ce0 <_cleanup_r>:
 8008ce0:	4901      	ldr	r1, [pc, #4]	; (8008ce8 <_cleanup_r+0x8>)
 8008ce2:	f000 b885 	b.w	8008df0 <_fwalk_reent>
 8008ce6:	bf00      	nop
 8008ce8:	08008c45 	.word	0x08008c45

08008cec <__sfmoreglue>:
 8008cec:	b570      	push	{r4, r5, r6, lr}
 8008cee:	1e4a      	subs	r2, r1, #1
 8008cf0:	2568      	movs	r5, #104	; 0x68
 8008cf2:	4355      	muls	r5, r2
 8008cf4:	460e      	mov	r6, r1
 8008cf6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008cfa:	f000 fc53 	bl	80095a4 <_malloc_r>
 8008cfe:	4604      	mov	r4, r0
 8008d00:	b140      	cbz	r0, 8008d14 <__sfmoreglue+0x28>
 8008d02:	2100      	movs	r1, #0
 8008d04:	e9c0 1600 	strd	r1, r6, [r0]
 8008d08:	300c      	adds	r0, #12
 8008d0a:	60a0      	str	r0, [r4, #8]
 8008d0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008d10:	f7fe f918 	bl	8006f44 <memset>
 8008d14:	4620      	mov	r0, r4
 8008d16:	bd70      	pop	{r4, r5, r6, pc}

08008d18 <__sinit>:
 8008d18:	6983      	ldr	r3, [r0, #24]
 8008d1a:	b510      	push	{r4, lr}
 8008d1c:	4604      	mov	r4, r0
 8008d1e:	bb33      	cbnz	r3, 8008d6e <__sinit+0x56>
 8008d20:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008d24:	6503      	str	r3, [r0, #80]	; 0x50
 8008d26:	4b12      	ldr	r3, [pc, #72]	; (8008d70 <__sinit+0x58>)
 8008d28:	4a12      	ldr	r2, [pc, #72]	; (8008d74 <__sinit+0x5c>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	6282      	str	r2, [r0, #40]	; 0x28
 8008d2e:	4298      	cmp	r0, r3
 8008d30:	bf04      	itt	eq
 8008d32:	2301      	moveq	r3, #1
 8008d34:	6183      	streq	r3, [r0, #24]
 8008d36:	f000 f81f 	bl	8008d78 <__sfp>
 8008d3a:	6060      	str	r0, [r4, #4]
 8008d3c:	4620      	mov	r0, r4
 8008d3e:	f000 f81b 	bl	8008d78 <__sfp>
 8008d42:	60a0      	str	r0, [r4, #8]
 8008d44:	4620      	mov	r0, r4
 8008d46:	f000 f817 	bl	8008d78 <__sfp>
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	60e0      	str	r0, [r4, #12]
 8008d4e:	2104      	movs	r1, #4
 8008d50:	6860      	ldr	r0, [r4, #4]
 8008d52:	f7ff ffa1 	bl	8008c98 <std>
 8008d56:	2201      	movs	r2, #1
 8008d58:	2109      	movs	r1, #9
 8008d5a:	68a0      	ldr	r0, [r4, #8]
 8008d5c:	f7ff ff9c 	bl	8008c98 <std>
 8008d60:	2202      	movs	r2, #2
 8008d62:	2112      	movs	r1, #18
 8008d64:	68e0      	ldr	r0, [r4, #12]
 8008d66:	f7ff ff97 	bl	8008c98 <std>
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	61a3      	str	r3, [r4, #24]
 8008d6e:	bd10      	pop	{r4, pc}
 8008d70:	08009b50 	.word	0x08009b50
 8008d74:	08008ce1 	.word	0x08008ce1

08008d78 <__sfp>:
 8008d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d7a:	4b1b      	ldr	r3, [pc, #108]	; (8008de8 <__sfp+0x70>)
 8008d7c:	681e      	ldr	r6, [r3, #0]
 8008d7e:	69b3      	ldr	r3, [r6, #24]
 8008d80:	4607      	mov	r7, r0
 8008d82:	b913      	cbnz	r3, 8008d8a <__sfp+0x12>
 8008d84:	4630      	mov	r0, r6
 8008d86:	f7ff ffc7 	bl	8008d18 <__sinit>
 8008d8a:	3648      	adds	r6, #72	; 0x48
 8008d8c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008d90:	3b01      	subs	r3, #1
 8008d92:	d503      	bpl.n	8008d9c <__sfp+0x24>
 8008d94:	6833      	ldr	r3, [r6, #0]
 8008d96:	b133      	cbz	r3, 8008da6 <__sfp+0x2e>
 8008d98:	6836      	ldr	r6, [r6, #0]
 8008d9a:	e7f7      	b.n	8008d8c <__sfp+0x14>
 8008d9c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008da0:	b16d      	cbz	r5, 8008dbe <__sfp+0x46>
 8008da2:	3468      	adds	r4, #104	; 0x68
 8008da4:	e7f4      	b.n	8008d90 <__sfp+0x18>
 8008da6:	2104      	movs	r1, #4
 8008da8:	4638      	mov	r0, r7
 8008daa:	f7ff ff9f 	bl	8008cec <__sfmoreglue>
 8008dae:	6030      	str	r0, [r6, #0]
 8008db0:	2800      	cmp	r0, #0
 8008db2:	d1f1      	bne.n	8008d98 <__sfp+0x20>
 8008db4:	230c      	movs	r3, #12
 8008db6:	603b      	str	r3, [r7, #0]
 8008db8:	4604      	mov	r4, r0
 8008dba:	4620      	mov	r0, r4
 8008dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008dbe:	4b0b      	ldr	r3, [pc, #44]	; (8008dec <__sfp+0x74>)
 8008dc0:	6665      	str	r5, [r4, #100]	; 0x64
 8008dc2:	e9c4 5500 	strd	r5, r5, [r4]
 8008dc6:	60a5      	str	r5, [r4, #8]
 8008dc8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8008dcc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008dd0:	2208      	movs	r2, #8
 8008dd2:	4629      	mov	r1, r5
 8008dd4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008dd8:	f7fe f8b4 	bl	8006f44 <memset>
 8008ddc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008de0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008de4:	e7e9      	b.n	8008dba <__sfp+0x42>
 8008de6:	bf00      	nop
 8008de8:	08009b50 	.word	0x08009b50
 8008dec:	ffff0001 	.word	0xffff0001

08008df0 <_fwalk_reent>:
 8008df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008df4:	4680      	mov	r8, r0
 8008df6:	4689      	mov	r9, r1
 8008df8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008dfc:	2600      	movs	r6, #0
 8008dfe:	b914      	cbnz	r4, 8008e06 <_fwalk_reent+0x16>
 8008e00:	4630      	mov	r0, r6
 8008e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e06:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008e0a:	3f01      	subs	r7, #1
 8008e0c:	d501      	bpl.n	8008e12 <_fwalk_reent+0x22>
 8008e0e:	6824      	ldr	r4, [r4, #0]
 8008e10:	e7f5      	b.n	8008dfe <_fwalk_reent+0xe>
 8008e12:	89ab      	ldrh	r3, [r5, #12]
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d907      	bls.n	8008e28 <_fwalk_reent+0x38>
 8008e18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e1c:	3301      	adds	r3, #1
 8008e1e:	d003      	beq.n	8008e28 <_fwalk_reent+0x38>
 8008e20:	4629      	mov	r1, r5
 8008e22:	4640      	mov	r0, r8
 8008e24:	47c8      	blx	r9
 8008e26:	4306      	orrs	r6, r0
 8008e28:	3568      	adds	r5, #104	; 0x68
 8008e2a:	e7ee      	b.n	8008e0a <_fwalk_reent+0x1a>

08008e2c <_localeconv_r>:
 8008e2c:	4b04      	ldr	r3, [pc, #16]	; (8008e40 <_localeconv_r+0x14>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	6a18      	ldr	r0, [r3, #32]
 8008e32:	4b04      	ldr	r3, [pc, #16]	; (8008e44 <_localeconv_r+0x18>)
 8008e34:	2800      	cmp	r0, #0
 8008e36:	bf08      	it	eq
 8008e38:	4618      	moveq	r0, r3
 8008e3a:	30f0      	adds	r0, #240	; 0xf0
 8008e3c:	4770      	bx	lr
 8008e3e:	bf00      	nop
 8008e40:	2000000c 	.word	0x2000000c
 8008e44:	20000070 	.word	0x20000070

08008e48 <__swhatbuf_r>:
 8008e48:	b570      	push	{r4, r5, r6, lr}
 8008e4a:	460e      	mov	r6, r1
 8008e4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e50:	2900      	cmp	r1, #0
 8008e52:	b096      	sub	sp, #88	; 0x58
 8008e54:	4614      	mov	r4, r2
 8008e56:	461d      	mov	r5, r3
 8008e58:	da07      	bge.n	8008e6a <__swhatbuf_r+0x22>
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	602b      	str	r3, [r5, #0]
 8008e5e:	89b3      	ldrh	r3, [r6, #12]
 8008e60:	061a      	lsls	r2, r3, #24
 8008e62:	d410      	bmi.n	8008e86 <__swhatbuf_r+0x3e>
 8008e64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e68:	e00e      	b.n	8008e88 <__swhatbuf_r+0x40>
 8008e6a:	466a      	mov	r2, sp
 8008e6c:	f000 fdaa 	bl	80099c4 <_fstat_r>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	dbf2      	blt.n	8008e5a <__swhatbuf_r+0x12>
 8008e74:	9a01      	ldr	r2, [sp, #4]
 8008e76:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008e7a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008e7e:	425a      	negs	r2, r3
 8008e80:	415a      	adcs	r2, r3
 8008e82:	602a      	str	r2, [r5, #0]
 8008e84:	e7ee      	b.n	8008e64 <__swhatbuf_r+0x1c>
 8008e86:	2340      	movs	r3, #64	; 0x40
 8008e88:	2000      	movs	r0, #0
 8008e8a:	6023      	str	r3, [r4, #0]
 8008e8c:	b016      	add	sp, #88	; 0x58
 8008e8e:	bd70      	pop	{r4, r5, r6, pc}

08008e90 <__smakebuf_r>:
 8008e90:	898b      	ldrh	r3, [r1, #12]
 8008e92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008e94:	079d      	lsls	r5, r3, #30
 8008e96:	4606      	mov	r6, r0
 8008e98:	460c      	mov	r4, r1
 8008e9a:	d507      	bpl.n	8008eac <__smakebuf_r+0x1c>
 8008e9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ea0:	6023      	str	r3, [r4, #0]
 8008ea2:	6123      	str	r3, [r4, #16]
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	6163      	str	r3, [r4, #20]
 8008ea8:	b002      	add	sp, #8
 8008eaa:	bd70      	pop	{r4, r5, r6, pc}
 8008eac:	ab01      	add	r3, sp, #4
 8008eae:	466a      	mov	r2, sp
 8008eb0:	f7ff ffca 	bl	8008e48 <__swhatbuf_r>
 8008eb4:	9900      	ldr	r1, [sp, #0]
 8008eb6:	4605      	mov	r5, r0
 8008eb8:	4630      	mov	r0, r6
 8008eba:	f000 fb73 	bl	80095a4 <_malloc_r>
 8008ebe:	b948      	cbnz	r0, 8008ed4 <__smakebuf_r+0x44>
 8008ec0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ec4:	059a      	lsls	r2, r3, #22
 8008ec6:	d4ef      	bmi.n	8008ea8 <__smakebuf_r+0x18>
 8008ec8:	f023 0303 	bic.w	r3, r3, #3
 8008ecc:	f043 0302 	orr.w	r3, r3, #2
 8008ed0:	81a3      	strh	r3, [r4, #12]
 8008ed2:	e7e3      	b.n	8008e9c <__smakebuf_r+0xc>
 8008ed4:	4b0d      	ldr	r3, [pc, #52]	; (8008f0c <__smakebuf_r+0x7c>)
 8008ed6:	62b3      	str	r3, [r6, #40]	; 0x28
 8008ed8:	89a3      	ldrh	r3, [r4, #12]
 8008eda:	6020      	str	r0, [r4, #0]
 8008edc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ee0:	81a3      	strh	r3, [r4, #12]
 8008ee2:	9b00      	ldr	r3, [sp, #0]
 8008ee4:	6163      	str	r3, [r4, #20]
 8008ee6:	9b01      	ldr	r3, [sp, #4]
 8008ee8:	6120      	str	r0, [r4, #16]
 8008eea:	b15b      	cbz	r3, 8008f04 <__smakebuf_r+0x74>
 8008eec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ef0:	4630      	mov	r0, r6
 8008ef2:	f000 fd79 	bl	80099e8 <_isatty_r>
 8008ef6:	b128      	cbz	r0, 8008f04 <__smakebuf_r+0x74>
 8008ef8:	89a3      	ldrh	r3, [r4, #12]
 8008efa:	f023 0303 	bic.w	r3, r3, #3
 8008efe:	f043 0301 	orr.w	r3, r3, #1
 8008f02:	81a3      	strh	r3, [r4, #12]
 8008f04:	89a3      	ldrh	r3, [r4, #12]
 8008f06:	431d      	orrs	r5, r3
 8008f08:	81a5      	strh	r5, [r4, #12]
 8008f0a:	e7cd      	b.n	8008ea8 <__smakebuf_r+0x18>
 8008f0c:	08008ce1 	.word	0x08008ce1

08008f10 <malloc>:
 8008f10:	4b02      	ldr	r3, [pc, #8]	; (8008f1c <malloc+0xc>)
 8008f12:	4601      	mov	r1, r0
 8008f14:	6818      	ldr	r0, [r3, #0]
 8008f16:	f000 bb45 	b.w	80095a4 <_malloc_r>
 8008f1a:	bf00      	nop
 8008f1c:	2000000c 	.word	0x2000000c

08008f20 <memcpy>:
 8008f20:	b510      	push	{r4, lr}
 8008f22:	1e43      	subs	r3, r0, #1
 8008f24:	440a      	add	r2, r1
 8008f26:	4291      	cmp	r1, r2
 8008f28:	d100      	bne.n	8008f2c <memcpy+0xc>
 8008f2a:	bd10      	pop	{r4, pc}
 8008f2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f34:	e7f7      	b.n	8008f26 <memcpy+0x6>

08008f36 <_Balloc>:
 8008f36:	b570      	push	{r4, r5, r6, lr}
 8008f38:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008f3a:	4604      	mov	r4, r0
 8008f3c:	460e      	mov	r6, r1
 8008f3e:	b93d      	cbnz	r5, 8008f50 <_Balloc+0x1a>
 8008f40:	2010      	movs	r0, #16
 8008f42:	f7ff ffe5 	bl	8008f10 <malloc>
 8008f46:	6260      	str	r0, [r4, #36]	; 0x24
 8008f48:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008f4c:	6005      	str	r5, [r0, #0]
 8008f4e:	60c5      	str	r5, [r0, #12]
 8008f50:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008f52:	68eb      	ldr	r3, [r5, #12]
 8008f54:	b183      	cbz	r3, 8008f78 <_Balloc+0x42>
 8008f56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008f5e:	b9b8      	cbnz	r0, 8008f90 <_Balloc+0x5a>
 8008f60:	2101      	movs	r1, #1
 8008f62:	fa01 f506 	lsl.w	r5, r1, r6
 8008f66:	1d6a      	adds	r2, r5, #5
 8008f68:	0092      	lsls	r2, r2, #2
 8008f6a:	4620      	mov	r0, r4
 8008f6c:	f000 fabe 	bl	80094ec <_calloc_r>
 8008f70:	b160      	cbz	r0, 8008f8c <_Balloc+0x56>
 8008f72:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008f76:	e00e      	b.n	8008f96 <_Balloc+0x60>
 8008f78:	2221      	movs	r2, #33	; 0x21
 8008f7a:	2104      	movs	r1, #4
 8008f7c:	4620      	mov	r0, r4
 8008f7e:	f000 fab5 	bl	80094ec <_calloc_r>
 8008f82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f84:	60e8      	str	r0, [r5, #12]
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d1e4      	bne.n	8008f56 <_Balloc+0x20>
 8008f8c:	2000      	movs	r0, #0
 8008f8e:	bd70      	pop	{r4, r5, r6, pc}
 8008f90:	6802      	ldr	r2, [r0, #0]
 8008f92:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008f96:	2300      	movs	r3, #0
 8008f98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f9c:	e7f7      	b.n	8008f8e <_Balloc+0x58>

08008f9e <_Bfree>:
 8008f9e:	b570      	push	{r4, r5, r6, lr}
 8008fa0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008fa2:	4606      	mov	r6, r0
 8008fa4:	460d      	mov	r5, r1
 8008fa6:	b93c      	cbnz	r4, 8008fb8 <_Bfree+0x1a>
 8008fa8:	2010      	movs	r0, #16
 8008faa:	f7ff ffb1 	bl	8008f10 <malloc>
 8008fae:	6270      	str	r0, [r6, #36]	; 0x24
 8008fb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fb4:	6004      	str	r4, [r0, #0]
 8008fb6:	60c4      	str	r4, [r0, #12]
 8008fb8:	b13d      	cbz	r5, 8008fca <_Bfree+0x2c>
 8008fba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008fbc:	686a      	ldr	r2, [r5, #4]
 8008fbe:	68db      	ldr	r3, [r3, #12]
 8008fc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fc4:	6029      	str	r1, [r5, #0]
 8008fc6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008fca:	bd70      	pop	{r4, r5, r6, pc}

08008fcc <__multadd>:
 8008fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd0:	690d      	ldr	r5, [r1, #16]
 8008fd2:	461f      	mov	r7, r3
 8008fd4:	4606      	mov	r6, r0
 8008fd6:	460c      	mov	r4, r1
 8008fd8:	f101 0c14 	add.w	ip, r1, #20
 8008fdc:	2300      	movs	r3, #0
 8008fde:	f8dc 0000 	ldr.w	r0, [ip]
 8008fe2:	b281      	uxth	r1, r0
 8008fe4:	fb02 7101 	mla	r1, r2, r1, r7
 8008fe8:	0c0f      	lsrs	r7, r1, #16
 8008fea:	0c00      	lsrs	r0, r0, #16
 8008fec:	fb02 7000 	mla	r0, r2, r0, r7
 8008ff0:	b289      	uxth	r1, r1
 8008ff2:	3301      	adds	r3, #1
 8008ff4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008ff8:	429d      	cmp	r5, r3
 8008ffa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008ffe:	f84c 1b04 	str.w	r1, [ip], #4
 8009002:	dcec      	bgt.n	8008fde <__multadd+0x12>
 8009004:	b1d7      	cbz	r7, 800903c <__multadd+0x70>
 8009006:	68a3      	ldr	r3, [r4, #8]
 8009008:	42ab      	cmp	r3, r5
 800900a:	dc12      	bgt.n	8009032 <__multadd+0x66>
 800900c:	6861      	ldr	r1, [r4, #4]
 800900e:	4630      	mov	r0, r6
 8009010:	3101      	adds	r1, #1
 8009012:	f7ff ff90 	bl	8008f36 <_Balloc>
 8009016:	6922      	ldr	r2, [r4, #16]
 8009018:	3202      	adds	r2, #2
 800901a:	f104 010c 	add.w	r1, r4, #12
 800901e:	4680      	mov	r8, r0
 8009020:	0092      	lsls	r2, r2, #2
 8009022:	300c      	adds	r0, #12
 8009024:	f7ff ff7c 	bl	8008f20 <memcpy>
 8009028:	4621      	mov	r1, r4
 800902a:	4630      	mov	r0, r6
 800902c:	f7ff ffb7 	bl	8008f9e <_Bfree>
 8009030:	4644      	mov	r4, r8
 8009032:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009036:	3501      	adds	r5, #1
 8009038:	615f      	str	r7, [r3, #20]
 800903a:	6125      	str	r5, [r4, #16]
 800903c:	4620      	mov	r0, r4
 800903e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009042 <__hi0bits>:
 8009042:	0c02      	lsrs	r2, r0, #16
 8009044:	0412      	lsls	r2, r2, #16
 8009046:	4603      	mov	r3, r0
 8009048:	b9b2      	cbnz	r2, 8009078 <__hi0bits+0x36>
 800904a:	0403      	lsls	r3, r0, #16
 800904c:	2010      	movs	r0, #16
 800904e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009052:	bf04      	itt	eq
 8009054:	021b      	lsleq	r3, r3, #8
 8009056:	3008      	addeq	r0, #8
 8009058:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800905c:	bf04      	itt	eq
 800905e:	011b      	lsleq	r3, r3, #4
 8009060:	3004      	addeq	r0, #4
 8009062:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009066:	bf04      	itt	eq
 8009068:	009b      	lsleq	r3, r3, #2
 800906a:	3002      	addeq	r0, #2
 800906c:	2b00      	cmp	r3, #0
 800906e:	db06      	blt.n	800907e <__hi0bits+0x3c>
 8009070:	005b      	lsls	r3, r3, #1
 8009072:	d503      	bpl.n	800907c <__hi0bits+0x3a>
 8009074:	3001      	adds	r0, #1
 8009076:	4770      	bx	lr
 8009078:	2000      	movs	r0, #0
 800907a:	e7e8      	b.n	800904e <__hi0bits+0xc>
 800907c:	2020      	movs	r0, #32
 800907e:	4770      	bx	lr

08009080 <__lo0bits>:
 8009080:	6803      	ldr	r3, [r0, #0]
 8009082:	f013 0207 	ands.w	r2, r3, #7
 8009086:	4601      	mov	r1, r0
 8009088:	d00b      	beq.n	80090a2 <__lo0bits+0x22>
 800908a:	07da      	lsls	r2, r3, #31
 800908c:	d423      	bmi.n	80090d6 <__lo0bits+0x56>
 800908e:	0798      	lsls	r0, r3, #30
 8009090:	bf49      	itett	mi
 8009092:	085b      	lsrmi	r3, r3, #1
 8009094:	089b      	lsrpl	r3, r3, #2
 8009096:	2001      	movmi	r0, #1
 8009098:	600b      	strmi	r3, [r1, #0]
 800909a:	bf5c      	itt	pl
 800909c:	600b      	strpl	r3, [r1, #0]
 800909e:	2002      	movpl	r0, #2
 80090a0:	4770      	bx	lr
 80090a2:	b298      	uxth	r0, r3
 80090a4:	b9a8      	cbnz	r0, 80090d2 <__lo0bits+0x52>
 80090a6:	0c1b      	lsrs	r3, r3, #16
 80090a8:	2010      	movs	r0, #16
 80090aa:	f013 0fff 	tst.w	r3, #255	; 0xff
 80090ae:	bf04      	itt	eq
 80090b0:	0a1b      	lsreq	r3, r3, #8
 80090b2:	3008      	addeq	r0, #8
 80090b4:	071a      	lsls	r2, r3, #28
 80090b6:	bf04      	itt	eq
 80090b8:	091b      	lsreq	r3, r3, #4
 80090ba:	3004      	addeq	r0, #4
 80090bc:	079a      	lsls	r2, r3, #30
 80090be:	bf04      	itt	eq
 80090c0:	089b      	lsreq	r3, r3, #2
 80090c2:	3002      	addeq	r0, #2
 80090c4:	07da      	lsls	r2, r3, #31
 80090c6:	d402      	bmi.n	80090ce <__lo0bits+0x4e>
 80090c8:	085b      	lsrs	r3, r3, #1
 80090ca:	d006      	beq.n	80090da <__lo0bits+0x5a>
 80090cc:	3001      	adds	r0, #1
 80090ce:	600b      	str	r3, [r1, #0]
 80090d0:	4770      	bx	lr
 80090d2:	4610      	mov	r0, r2
 80090d4:	e7e9      	b.n	80090aa <__lo0bits+0x2a>
 80090d6:	2000      	movs	r0, #0
 80090d8:	4770      	bx	lr
 80090da:	2020      	movs	r0, #32
 80090dc:	4770      	bx	lr

080090de <__i2b>:
 80090de:	b510      	push	{r4, lr}
 80090e0:	460c      	mov	r4, r1
 80090e2:	2101      	movs	r1, #1
 80090e4:	f7ff ff27 	bl	8008f36 <_Balloc>
 80090e8:	2201      	movs	r2, #1
 80090ea:	6144      	str	r4, [r0, #20]
 80090ec:	6102      	str	r2, [r0, #16]
 80090ee:	bd10      	pop	{r4, pc}

080090f0 <__multiply>:
 80090f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090f4:	4614      	mov	r4, r2
 80090f6:	690a      	ldr	r2, [r1, #16]
 80090f8:	6923      	ldr	r3, [r4, #16]
 80090fa:	429a      	cmp	r2, r3
 80090fc:	bfb8      	it	lt
 80090fe:	460b      	movlt	r3, r1
 8009100:	4688      	mov	r8, r1
 8009102:	bfbc      	itt	lt
 8009104:	46a0      	movlt	r8, r4
 8009106:	461c      	movlt	r4, r3
 8009108:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800910c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009110:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009114:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009118:	eb07 0609 	add.w	r6, r7, r9
 800911c:	42b3      	cmp	r3, r6
 800911e:	bfb8      	it	lt
 8009120:	3101      	addlt	r1, #1
 8009122:	f7ff ff08 	bl	8008f36 <_Balloc>
 8009126:	f100 0514 	add.w	r5, r0, #20
 800912a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800912e:	462b      	mov	r3, r5
 8009130:	2200      	movs	r2, #0
 8009132:	4573      	cmp	r3, lr
 8009134:	d316      	bcc.n	8009164 <__multiply+0x74>
 8009136:	f104 0214 	add.w	r2, r4, #20
 800913a:	f108 0114 	add.w	r1, r8, #20
 800913e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8009142:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009146:	9300      	str	r3, [sp, #0]
 8009148:	9b00      	ldr	r3, [sp, #0]
 800914a:	9201      	str	r2, [sp, #4]
 800914c:	4293      	cmp	r3, r2
 800914e:	d80c      	bhi.n	800916a <__multiply+0x7a>
 8009150:	2e00      	cmp	r6, #0
 8009152:	dd03      	ble.n	800915c <__multiply+0x6c>
 8009154:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009158:	2b00      	cmp	r3, #0
 800915a:	d05d      	beq.n	8009218 <__multiply+0x128>
 800915c:	6106      	str	r6, [r0, #16]
 800915e:	b003      	add	sp, #12
 8009160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009164:	f843 2b04 	str.w	r2, [r3], #4
 8009168:	e7e3      	b.n	8009132 <__multiply+0x42>
 800916a:	f8b2 b000 	ldrh.w	fp, [r2]
 800916e:	f1bb 0f00 	cmp.w	fp, #0
 8009172:	d023      	beq.n	80091bc <__multiply+0xcc>
 8009174:	4689      	mov	r9, r1
 8009176:	46ac      	mov	ip, r5
 8009178:	f04f 0800 	mov.w	r8, #0
 800917c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009180:	f8dc a000 	ldr.w	sl, [ip]
 8009184:	b2a3      	uxth	r3, r4
 8009186:	fa1f fa8a 	uxth.w	sl, sl
 800918a:	fb0b a303 	mla	r3, fp, r3, sl
 800918e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009192:	f8dc 4000 	ldr.w	r4, [ip]
 8009196:	4443      	add	r3, r8
 8009198:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800919c:	fb0b 840a 	mla	r4, fp, sl, r8
 80091a0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80091a4:	46e2      	mov	sl, ip
 80091a6:	b29b      	uxth	r3, r3
 80091a8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80091ac:	454f      	cmp	r7, r9
 80091ae:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80091b2:	f84a 3b04 	str.w	r3, [sl], #4
 80091b6:	d82b      	bhi.n	8009210 <__multiply+0x120>
 80091b8:	f8cc 8004 	str.w	r8, [ip, #4]
 80091bc:	9b01      	ldr	r3, [sp, #4]
 80091be:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80091c2:	3204      	adds	r2, #4
 80091c4:	f1ba 0f00 	cmp.w	sl, #0
 80091c8:	d020      	beq.n	800920c <__multiply+0x11c>
 80091ca:	682b      	ldr	r3, [r5, #0]
 80091cc:	4689      	mov	r9, r1
 80091ce:	46a8      	mov	r8, r5
 80091d0:	f04f 0b00 	mov.w	fp, #0
 80091d4:	f8b9 c000 	ldrh.w	ip, [r9]
 80091d8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80091dc:	fb0a 440c 	mla	r4, sl, ip, r4
 80091e0:	445c      	add	r4, fp
 80091e2:	46c4      	mov	ip, r8
 80091e4:	b29b      	uxth	r3, r3
 80091e6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80091ea:	f84c 3b04 	str.w	r3, [ip], #4
 80091ee:	f859 3b04 	ldr.w	r3, [r9], #4
 80091f2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80091f6:	0c1b      	lsrs	r3, r3, #16
 80091f8:	fb0a b303 	mla	r3, sl, r3, fp
 80091fc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009200:	454f      	cmp	r7, r9
 8009202:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009206:	d805      	bhi.n	8009214 <__multiply+0x124>
 8009208:	f8c8 3004 	str.w	r3, [r8, #4]
 800920c:	3504      	adds	r5, #4
 800920e:	e79b      	b.n	8009148 <__multiply+0x58>
 8009210:	46d4      	mov	ip, sl
 8009212:	e7b3      	b.n	800917c <__multiply+0x8c>
 8009214:	46e0      	mov	r8, ip
 8009216:	e7dd      	b.n	80091d4 <__multiply+0xe4>
 8009218:	3e01      	subs	r6, #1
 800921a:	e799      	b.n	8009150 <__multiply+0x60>

0800921c <__pow5mult>:
 800921c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009220:	4615      	mov	r5, r2
 8009222:	f012 0203 	ands.w	r2, r2, #3
 8009226:	4606      	mov	r6, r0
 8009228:	460f      	mov	r7, r1
 800922a:	d007      	beq.n	800923c <__pow5mult+0x20>
 800922c:	3a01      	subs	r2, #1
 800922e:	4c21      	ldr	r4, [pc, #132]	; (80092b4 <__pow5mult+0x98>)
 8009230:	2300      	movs	r3, #0
 8009232:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009236:	f7ff fec9 	bl	8008fcc <__multadd>
 800923a:	4607      	mov	r7, r0
 800923c:	10ad      	asrs	r5, r5, #2
 800923e:	d035      	beq.n	80092ac <__pow5mult+0x90>
 8009240:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009242:	b93c      	cbnz	r4, 8009254 <__pow5mult+0x38>
 8009244:	2010      	movs	r0, #16
 8009246:	f7ff fe63 	bl	8008f10 <malloc>
 800924a:	6270      	str	r0, [r6, #36]	; 0x24
 800924c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009250:	6004      	str	r4, [r0, #0]
 8009252:	60c4      	str	r4, [r0, #12]
 8009254:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009258:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800925c:	b94c      	cbnz	r4, 8009272 <__pow5mult+0x56>
 800925e:	f240 2171 	movw	r1, #625	; 0x271
 8009262:	4630      	mov	r0, r6
 8009264:	f7ff ff3b 	bl	80090de <__i2b>
 8009268:	2300      	movs	r3, #0
 800926a:	f8c8 0008 	str.w	r0, [r8, #8]
 800926e:	4604      	mov	r4, r0
 8009270:	6003      	str	r3, [r0, #0]
 8009272:	f04f 0800 	mov.w	r8, #0
 8009276:	07eb      	lsls	r3, r5, #31
 8009278:	d50a      	bpl.n	8009290 <__pow5mult+0x74>
 800927a:	4639      	mov	r1, r7
 800927c:	4622      	mov	r2, r4
 800927e:	4630      	mov	r0, r6
 8009280:	f7ff ff36 	bl	80090f0 <__multiply>
 8009284:	4639      	mov	r1, r7
 8009286:	4681      	mov	r9, r0
 8009288:	4630      	mov	r0, r6
 800928a:	f7ff fe88 	bl	8008f9e <_Bfree>
 800928e:	464f      	mov	r7, r9
 8009290:	106d      	asrs	r5, r5, #1
 8009292:	d00b      	beq.n	80092ac <__pow5mult+0x90>
 8009294:	6820      	ldr	r0, [r4, #0]
 8009296:	b938      	cbnz	r0, 80092a8 <__pow5mult+0x8c>
 8009298:	4622      	mov	r2, r4
 800929a:	4621      	mov	r1, r4
 800929c:	4630      	mov	r0, r6
 800929e:	f7ff ff27 	bl	80090f0 <__multiply>
 80092a2:	6020      	str	r0, [r4, #0]
 80092a4:	f8c0 8000 	str.w	r8, [r0]
 80092a8:	4604      	mov	r4, r0
 80092aa:	e7e4      	b.n	8009276 <__pow5mult+0x5a>
 80092ac:	4638      	mov	r0, r7
 80092ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092b2:	bf00      	nop
 80092b4:	08009ce8 	.word	0x08009ce8

080092b8 <__lshift>:
 80092b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092bc:	460c      	mov	r4, r1
 80092be:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80092c2:	6923      	ldr	r3, [r4, #16]
 80092c4:	6849      	ldr	r1, [r1, #4]
 80092c6:	eb0a 0903 	add.w	r9, sl, r3
 80092ca:	68a3      	ldr	r3, [r4, #8]
 80092cc:	4607      	mov	r7, r0
 80092ce:	4616      	mov	r6, r2
 80092d0:	f109 0501 	add.w	r5, r9, #1
 80092d4:	42ab      	cmp	r3, r5
 80092d6:	db32      	blt.n	800933e <__lshift+0x86>
 80092d8:	4638      	mov	r0, r7
 80092da:	f7ff fe2c 	bl	8008f36 <_Balloc>
 80092de:	2300      	movs	r3, #0
 80092e0:	4680      	mov	r8, r0
 80092e2:	f100 0114 	add.w	r1, r0, #20
 80092e6:	461a      	mov	r2, r3
 80092e8:	4553      	cmp	r3, sl
 80092ea:	db2b      	blt.n	8009344 <__lshift+0x8c>
 80092ec:	6920      	ldr	r0, [r4, #16]
 80092ee:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80092f2:	f104 0314 	add.w	r3, r4, #20
 80092f6:	f016 021f 	ands.w	r2, r6, #31
 80092fa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80092fe:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009302:	d025      	beq.n	8009350 <__lshift+0x98>
 8009304:	f1c2 0e20 	rsb	lr, r2, #32
 8009308:	2000      	movs	r0, #0
 800930a:	681e      	ldr	r6, [r3, #0]
 800930c:	468a      	mov	sl, r1
 800930e:	4096      	lsls	r6, r2
 8009310:	4330      	orrs	r0, r6
 8009312:	f84a 0b04 	str.w	r0, [sl], #4
 8009316:	f853 0b04 	ldr.w	r0, [r3], #4
 800931a:	459c      	cmp	ip, r3
 800931c:	fa20 f00e 	lsr.w	r0, r0, lr
 8009320:	d814      	bhi.n	800934c <__lshift+0x94>
 8009322:	6048      	str	r0, [r1, #4]
 8009324:	b108      	cbz	r0, 800932a <__lshift+0x72>
 8009326:	f109 0502 	add.w	r5, r9, #2
 800932a:	3d01      	subs	r5, #1
 800932c:	4638      	mov	r0, r7
 800932e:	f8c8 5010 	str.w	r5, [r8, #16]
 8009332:	4621      	mov	r1, r4
 8009334:	f7ff fe33 	bl	8008f9e <_Bfree>
 8009338:	4640      	mov	r0, r8
 800933a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800933e:	3101      	adds	r1, #1
 8009340:	005b      	lsls	r3, r3, #1
 8009342:	e7c7      	b.n	80092d4 <__lshift+0x1c>
 8009344:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009348:	3301      	adds	r3, #1
 800934a:	e7cd      	b.n	80092e8 <__lshift+0x30>
 800934c:	4651      	mov	r1, sl
 800934e:	e7dc      	b.n	800930a <__lshift+0x52>
 8009350:	3904      	subs	r1, #4
 8009352:	f853 2b04 	ldr.w	r2, [r3], #4
 8009356:	f841 2f04 	str.w	r2, [r1, #4]!
 800935a:	459c      	cmp	ip, r3
 800935c:	d8f9      	bhi.n	8009352 <__lshift+0x9a>
 800935e:	e7e4      	b.n	800932a <__lshift+0x72>

08009360 <__mcmp>:
 8009360:	6903      	ldr	r3, [r0, #16]
 8009362:	690a      	ldr	r2, [r1, #16]
 8009364:	1a9b      	subs	r3, r3, r2
 8009366:	b530      	push	{r4, r5, lr}
 8009368:	d10c      	bne.n	8009384 <__mcmp+0x24>
 800936a:	0092      	lsls	r2, r2, #2
 800936c:	3014      	adds	r0, #20
 800936e:	3114      	adds	r1, #20
 8009370:	1884      	adds	r4, r0, r2
 8009372:	4411      	add	r1, r2
 8009374:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009378:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800937c:	4295      	cmp	r5, r2
 800937e:	d003      	beq.n	8009388 <__mcmp+0x28>
 8009380:	d305      	bcc.n	800938e <__mcmp+0x2e>
 8009382:	2301      	movs	r3, #1
 8009384:	4618      	mov	r0, r3
 8009386:	bd30      	pop	{r4, r5, pc}
 8009388:	42a0      	cmp	r0, r4
 800938a:	d3f3      	bcc.n	8009374 <__mcmp+0x14>
 800938c:	e7fa      	b.n	8009384 <__mcmp+0x24>
 800938e:	f04f 33ff 	mov.w	r3, #4294967295
 8009392:	e7f7      	b.n	8009384 <__mcmp+0x24>

08009394 <__mdiff>:
 8009394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009398:	460d      	mov	r5, r1
 800939a:	4607      	mov	r7, r0
 800939c:	4611      	mov	r1, r2
 800939e:	4628      	mov	r0, r5
 80093a0:	4614      	mov	r4, r2
 80093a2:	f7ff ffdd 	bl	8009360 <__mcmp>
 80093a6:	1e06      	subs	r6, r0, #0
 80093a8:	d108      	bne.n	80093bc <__mdiff+0x28>
 80093aa:	4631      	mov	r1, r6
 80093ac:	4638      	mov	r0, r7
 80093ae:	f7ff fdc2 	bl	8008f36 <_Balloc>
 80093b2:	2301      	movs	r3, #1
 80093b4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80093b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093bc:	bfa4      	itt	ge
 80093be:	4623      	movge	r3, r4
 80093c0:	462c      	movge	r4, r5
 80093c2:	4638      	mov	r0, r7
 80093c4:	6861      	ldr	r1, [r4, #4]
 80093c6:	bfa6      	itte	ge
 80093c8:	461d      	movge	r5, r3
 80093ca:	2600      	movge	r6, #0
 80093cc:	2601      	movlt	r6, #1
 80093ce:	f7ff fdb2 	bl	8008f36 <_Balloc>
 80093d2:	692b      	ldr	r3, [r5, #16]
 80093d4:	60c6      	str	r6, [r0, #12]
 80093d6:	6926      	ldr	r6, [r4, #16]
 80093d8:	f105 0914 	add.w	r9, r5, #20
 80093dc:	f104 0214 	add.w	r2, r4, #20
 80093e0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80093e4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80093e8:	f100 0514 	add.w	r5, r0, #20
 80093ec:	f04f 0e00 	mov.w	lr, #0
 80093f0:	f852 ab04 	ldr.w	sl, [r2], #4
 80093f4:	f859 4b04 	ldr.w	r4, [r9], #4
 80093f8:	fa1e f18a 	uxtah	r1, lr, sl
 80093fc:	b2a3      	uxth	r3, r4
 80093fe:	1ac9      	subs	r1, r1, r3
 8009400:	0c23      	lsrs	r3, r4, #16
 8009402:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009406:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800940a:	b289      	uxth	r1, r1
 800940c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009410:	45c8      	cmp	r8, r9
 8009412:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009416:	4694      	mov	ip, r2
 8009418:	f845 3b04 	str.w	r3, [r5], #4
 800941c:	d8e8      	bhi.n	80093f0 <__mdiff+0x5c>
 800941e:	45bc      	cmp	ip, r7
 8009420:	d304      	bcc.n	800942c <__mdiff+0x98>
 8009422:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009426:	b183      	cbz	r3, 800944a <__mdiff+0xb6>
 8009428:	6106      	str	r6, [r0, #16]
 800942a:	e7c5      	b.n	80093b8 <__mdiff+0x24>
 800942c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009430:	fa1e f381 	uxtah	r3, lr, r1
 8009434:	141a      	asrs	r2, r3, #16
 8009436:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800943a:	b29b      	uxth	r3, r3
 800943c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009440:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009444:	f845 3b04 	str.w	r3, [r5], #4
 8009448:	e7e9      	b.n	800941e <__mdiff+0x8a>
 800944a:	3e01      	subs	r6, #1
 800944c:	e7e9      	b.n	8009422 <__mdiff+0x8e>

0800944e <__d2b>:
 800944e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009452:	460e      	mov	r6, r1
 8009454:	2101      	movs	r1, #1
 8009456:	ec59 8b10 	vmov	r8, r9, d0
 800945a:	4615      	mov	r5, r2
 800945c:	f7ff fd6b 	bl	8008f36 <_Balloc>
 8009460:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009464:	4607      	mov	r7, r0
 8009466:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800946a:	bb34      	cbnz	r4, 80094ba <__d2b+0x6c>
 800946c:	9301      	str	r3, [sp, #4]
 800946e:	f1b8 0300 	subs.w	r3, r8, #0
 8009472:	d027      	beq.n	80094c4 <__d2b+0x76>
 8009474:	a802      	add	r0, sp, #8
 8009476:	f840 3d08 	str.w	r3, [r0, #-8]!
 800947a:	f7ff fe01 	bl	8009080 <__lo0bits>
 800947e:	9900      	ldr	r1, [sp, #0]
 8009480:	b1f0      	cbz	r0, 80094c0 <__d2b+0x72>
 8009482:	9a01      	ldr	r2, [sp, #4]
 8009484:	f1c0 0320 	rsb	r3, r0, #32
 8009488:	fa02 f303 	lsl.w	r3, r2, r3
 800948c:	430b      	orrs	r3, r1
 800948e:	40c2      	lsrs	r2, r0
 8009490:	617b      	str	r3, [r7, #20]
 8009492:	9201      	str	r2, [sp, #4]
 8009494:	9b01      	ldr	r3, [sp, #4]
 8009496:	61bb      	str	r3, [r7, #24]
 8009498:	2b00      	cmp	r3, #0
 800949a:	bf14      	ite	ne
 800949c:	2102      	movne	r1, #2
 800949e:	2101      	moveq	r1, #1
 80094a0:	6139      	str	r1, [r7, #16]
 80094a2:	b1c4      	cbz	r4, 80094d6 <__d2b+0x88>
 80094a4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80094a8:	4404      	add	r4, r0
 80094aa:	6034      	str	r4, [r6, #0]
 80094ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80094b0:	6028      	str	r0, [r5, #0]
 80094b2:	4638      	mov	r0, r7
 80094b4:	b003      	add	sp, #12
 80094b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80094be:	e7d5      	b.n	800946c <__d2b+0x1e>
 80094c0:	6179      	str	r1, [r7, #20]
 80094c2:	e7e7      	b.n	8009494 <__d2b+0x46>
 80094c4:	a801      	add	r0, sp, #4
 80094c6:	f7ff fddb 	bl	8009080 <__lo0bits>
 80094ca:	9b01      	ldr	r3, [sp, #4]
 80094cc:	617b      	str	r3, [r7, #20]
 80094ce:	2101      	movs	r1, #1
 80094d0:	6139      	str	r1, [r7, #16]
 80094d2:	3020      	adds	r0, #32
 80094d4:	e7e5      	b.n	80094a2 <__d2b+0x54>
 80094d6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80094da:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80094de:	6030      	str	r0, [r6, #0]
 80094e0:	6918      	ldr	r0, [r3, #16]
 80094e2:	f7ff fdae 	bl	8009042 <__hi0bits>
 80094e6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80094ea:	e7e1      	b.n	80094b0 <__d2b+0x62>

080094ec <_calloc_r>:
 80094ec:	b538      	push	{r3, r4, r5, lr}
 80094ee:	fb02 f401 	mul.w	r4, r2, r1
 80094f2:	4621      	mov	r1, r4
 80094f4:	f000 f856 	bl	80095a4 <_malloc_r>
 80094f8:	4605      	mov	r5, r0
 80094fa:	b118      	cbz	r0, 8009504 <_calloc_r+0x18>
 80094fc:	4622      	mov	r2, r4
 80094fe:	2100      	movs	r1, #0
 8009500:	f7fd fd20 	bl	8006f44 <memset>
 8009504:	4628      	mov	r0, r5
 8009506:	bd38      	pop	{r3, r4, r5, pc}

08009508 <_free_r>:
 8009508:	b538      	push	{r3, r4, r5, lr}
 800950a:	4605      	mov	r5, r0
 800950c:	2900      	cmp	r1, #0
 800950e:	d045      	beq.n	800959c <_free_r+0x94>
 8009510:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009514:	1f0c      	subs	r4, r1, #4
 8009516:	2b00      	cmp	r3, #0
 8009518:	bfb8      	it	lt
 800951a:	18e4      	addlt	r4, r4, r3
 800951c:	f000 fa98 	bl	8009a50 <__malloc_lock>
 8009520:	4a1f      	ldr	r2, [pc, #124]	; (80095a0 <_free_r+0x98>)
 8009522:	6813      	ldr	r3, [r2, #0]
 8009524:	4610      	mov	r0, r2
 8009526:	b933      	cbnz	r3, 8009536 <_free_r+0x2e>
 8009528:	6063      	str	r3, [r4, #4]
 800952a:	6014      	str	r4, [r2, #0]
 800952c:	4628      	mov	r0, r5
 800952e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009532:	f000 ba8e 	b.w	8009a52 <__malloc_unlock>
 8009536:	42a3      	cmp	r3, r4
 8009538:	d90c      	bls.n	8009554 <_free_r+0x4c>
 800953a:	6821      	ldr	r1, [r4, #0]
 800953c:	1862      	adds	r2, r4, r1
 800953e:	4293      	cmp	r3, r2
 8009540:	bf04      	itt	eq
 8009542:	681a      	ldreq	r2, [r3, #0]
 8009544:	685b      	ldreq	r3, [r3, #4]
 8009546:	6063      	str	r3, [r4, #4]
 8009548:	bf04      	itt	eq
 800954a:	1852      	addeq	r2, r2, r1
 800954c:	6022      	streq	r2, [r4, #0]
 800954e:	6004      	str	r4, [r0, #0]
 8009550:	e7ec      	b.n	800952c <_free_r+0x24>
 8009552:	4613      	mov	r3, r2
 8009554:	685a      	ldr	r2, [r3, #4]
 8009556:	b10a      	cbz	r2, 800955c <_free_r+0x54>
 8009558:	42a2      	cmp	r2, r4
 800955a:	d9fa      	bls.n	8009552 <_free_r+0x4a>
 800955c:	6819      	ldr	r1, [r3, #0]
 800955e:	1858      	adds	r0, r3, r1
 8009560:	42a0      	cmp	r0, r4
 8009562:	d10b      	bne.n	800957c <_free_r+0x74>
 8009564:	6820      	ldr	r0, [r4, #0]
 8009566:	4401      	add	r1, r0
 8009568:	1858      	adds	r0, r3, r1
 800956a:	4282      	cmp	r2, r0
 800956c:	6019      	str	r1, [r3, #0]
 800956e:	d1dd      	bne.n	800952c <_free_r+0x24>
 8009570:	6810      	ldr	r0, [r2, #0]
 8009572:	6852      	ldr	r2, [r2, #4]
 8009574:	605a      	str	r2, [r3, #4]
 8009576:	4401      	add	r1, r0
 8009578:	6019      	str	r1, [r3, #0]
 800957a:	e7d7      	b.n	800952c <_free_r+0x24>
 800957c:	d902      	bls.n	8009584 <_free_r+0x7c>
 800957e:	230c      	movs	r3, #12
 8009580:	602b      	str	r3, [r5, #0]
 8009582:	e7d3      	b.n	800952c <_free_r+0x24>
 8009584:	6820      	ldr	r0, [r4, #0]
 8009586:	1821      	adds	r1, r4, r0
 8009588:	428a      	cmp	r2, r1
 800958a:	bf04      	itt	eq
 800958c:	6811      	ldreq	r1, [r2, #0]
 800958e:	6852      	ldreq	r2, [r2, #4]
 8009590:	6062      	str	r2, [r4, #4]
 8009592:	bf04      	itt	eq
 8009594:	1809      	addeq	r1, r1, r0
 8009596:	6021      	streq	r1, [r4, #0]
 8009598:	605c      	str	r4, [r3, #4]
 800959a:	e7c7      	b.n	800952c <_free_r+0x24>
 800959c:	bd38      	pop	{r3, r4, r5, pc}
 800959e:	bf00      	nop
 80095a0:	200001fc 	.word	0x200001fc

080095a4 <_malloc_r>:
 80095a4:	b570      	push	{r4, r5, r6, lr}
 80095a6:	1ccd      	adds	r5, r1, #3
 80095a8:	f025 0503 	bic.w	r5, r5, #3
 80095ac:	3508      	adds	r5, #8
 80095ae:	2d0c      	cmp	r5, #12
 80095b0:	bf38      	it	cc
 80095b2:	250c      	movcc	r5, #12
 80095b4:	2d00      	cmp	r5, #0
 80095b6:	4606      	mov	r6, r0
 80095b8:	db01      	blt.n	80095be <_malloc_r+0x1a>
 80095ba:	42a9      	cmp	r1, r5
 80095bc:	d903      	bls.n	80095c6 <_malloc_r+0x22>
 80095be:	230c      	movs	r3, #12
 80095c0:	6033      	str	r3, [r6, #0]
 80095c2:	2000      	movs	r0, #0
 80095c4:	bd70      	pop	{r4, r5, r6, pc}
 80095c6:	f000 fa43 	bl	8009a50 <__malloc_lock>
 80095ca:	4a21      	ldr	r2, [pc, #132]	; (8009650 <_malloc_r+0xac>)
 80095cc:	6814      	ldr	r4, [r2, #0]
 80095ce:	4621      	mov	r1, r4
 80095d0:	b991      	cbnz	r1, 80095f8 <_malloc_r+0x54>
 80095d2:	4c20      	ldr	r4, [pc, #128]	; (8009654 <_malloc_r+0xb0>)
 80095d4:	6823      	ldr	r3, [r4, #0]
 80095d6:	b91b      	cbnz	r3, 80095e0 <_malloc_r+0x3c>
 80095d8:	4630      	mov	r0, r6
 80095da:	f000 f97d 	bl	80098d8 <_sbrk_r>
 80095de:	6020      	str	r0, [r4, #0]
 80095e0:	4629      	mov	r1, r5
 80095e2:	4630      	mov	r0, r6
 80095e4:	f000 f978 	bl	80098d8 <_sbrk_r>
 80095e8:	1c43      	adds	r3, r0, #1
 80095ea:	d124      	bne.n	8009636 <_malloc_r+0x92>
 80095ec:	230c      	movs	r3, #12
 80095ee:	6033      	str	r3, [r6, #0]
 80095f0:	4630      	mov	r0, r6
 80095f2:	f000 fa2e 	bl	8009a52 <__malloc_unlock>
 80095f6:	e7e4      	b.n	80095c2 <_malloc_r+0x1e>
 80095f8:	680b      	ldr	r3, [r1, #0]
 80095fa:	1b5b      	subs	r3, r3, r5
 80095fc:	d418      	bmi.n	8009630 <_malloc_r+0x8c>
 80095fe:	2b0b      	cmp	r3, #11
 8009600:	d90f      	bls.n	8009622 <_malloc_r+0x7e>
 8009602:	600b      	str	r3, [r1, #0]
 8009604:	50cd      	str	r5, [r1, r3]
 8009606:	18cc      	adds	r4, r1, r3
 8009608:	4630      	mov	r0, r6
 800960a:	f000 fa22 	bl	8009a52 <__malloc_unlock>
 800960e:	f104 000b 	add.w	r0, r4, #11
 8009612:	1d23      	adds	r3, r4, #4
 8009614:	f020 0007 	bic.w	r0, r0, #7
 8009618:	1ac3      	subs	r3, r0, r3
 800961a:	d0d3      	beq.n	80095c4 <_malloc_r+0x20>
 800961c:	425a      	negs	r2, r3
 800961e:	50e2      	str	r2, [r4, r3]
 8009620:	e7d0      	b.n	80095c4 <_malloc_r+0x20>
 8009622:	428c      	cmp	r4, r1
 8009624:	684b      	ldr	r3, [r1, #4]
 8009626:	bf16      	itet	ne
 8009628:	6063      	strne	r3, [r4, #4]
 800962a:	6013      	streq	r3, [r2, #0]
 800962c:	460c      	movne	r4, r1
 800962e:	e7eb      	b.n	8009608 <_malloc_r+0x64>
 8009630:	460c      	mov	r4, r1
 8009632:	6849      	ldr	r1, [r1, #4]
 8009634:	e7cc      	b.n	80095d0 <_malloc_r+0x2c>
 8009636:	1cc4      	adds	r4, r0, #3
 8009638:	f024 0403 	bic.w	r4, r4, #3
 800963c:	42a0      	cmp	r0, r4
 800963e:	d005      	beq.n	800964c <_malloc_r+0xa8>
 8009640:	1a21      	subs	r1, r4, r0
 8009642:	4630      	mov	r0, r6
 8009644:	f000 f948 	bl	80098d8 <_sbrk_r>
 8009648:	3001      	adds	r0, #1
 800964a:	d0cf      	beq.n	80095ec <_malloc_r+0x48>
 800964c:	6025      	str	r5, [r4, #0]
 800964e:	e7db      	b.n	8009608 <_malloc_r+0x64>
 8009650:	200001fc 	.word	0x200001fc
 8009654:	20000200 	.word	0x20000200

08009658 <__sfputc_r>:
 8009658:	6893      	ldr	r3, [r2, #8]
 800965a:	3b01      	subs	r3, #1
 800965c:	2b00      	cmp	r3, #0
 800965e:	b410      	push	{r4}
 8009660:	6093      	str	r3, [r2, #8]
 8009662:	da08      	bge.n	8009676 <__sfputc_r+0x1e>
 8009664:	6994      	ldr	r4, [r2, #24]
 8009666:	42a3      	cmp	r3, r4
 8009668:	db01      	blt.n	800966e <__sfputc_r+0x16>
 800966a:	290a      	cmp	r1, #10
 800966c:	d103      	bne.n	8009676 <__sfputc_r+0x1e>
 800966e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009672:	f7fe bb5d 	b.w	8007d30 <__swbuf_r>
 8009676:	6813      	ldr	r3, [r2, #0]
 8009678:	1c58      	adds	r0, r3, #1
 800967a:	6010      	str	r0, [r2, #0]
 800967c:	7019      	strb	r1, [r3, #0]
 800967e:	4608      	mov	r0, r1
 8009680:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009684:	4770      	bx	lr

08009686 <__sfputs_r>:
 8009686:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009688:	4606      	mov	r6, r0
 800968a:	460f      	mov	r7, r1
 800968c:	4614      	mov	r4, r2
 800968e:	18d5      	adds	r5, r2, r3
 8009690:	42ac      	cmp	r4, r5
 8009692:	d101      	bne.n	8009698 <__sfputs_r+0x12>
 8009694:	2000      	movs	r0, #0
 8009696:	e007      	b.n	80096a8 <__sfputs_r+0x22>
 8009698:	463a      	mov	r2, r7
 800969a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800969e:	4630      	mov	r0, r6
 80096a0:	f7ff ffda 	bl	8009658 <__sfputc_r>
 80096a4:	1c43      	adds	r3, r0, #1
 80096a6:	d1f3      	bne.n	8009690 <__sfputs_r+0xa>
 80096a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080096ac <_vfiprintf_r>:
 80096ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096b0:	460c      	mov	r4, r1
 80096b2:	b09d      	sub	sp, #116	; 0x74
 80096b4:	4617      	mov	r7, r2
 80096b6:	461d      	mov	r5, r3
 80096b8:	4606      	mov	r6, r0
 80096ba:	b118      	cbz	r0, 80096c4 <_vfiprintf_r+0x18>
 80096bc:	6983      	ldr	r3, [r0, #24]
 80096be:	b90b      	cbnz	r3, 80096c4 <_vfiprintf_r+0x18>
 80096c0:	f7ff fb2a 	bl	8008d18 <__sinit>
 80096c4:	4b7c      	ldr	r3, [pc, #496]	; (80098b8 <_vfiprintf_r+0x20c>)
 80096c6:	429c      	cmp	r4, r3
 80096c8:	d158      	bne.n	800977c <_vfiprintf_r+0xd0>
 80096ca:	6874      	ldr	r4, [r6, #4]
 80096cc:	89a3      	ldrh	r3, [r4, #12]
 80096ce:	0718      	lsls	r0, r3, #28
 80096d0:	d55e      	bpl.n	8009790 <_vfiprintf_r+0xe4>
 80096d2:	6923      	ldr	r3, [r4, #16]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d05b      	beq.n	8009790 <_vfiprintf_r+0xe4>
 80096d8:	2300      	movs	r3, #0
 80096da:	9309      	str	r3, [sp, #36]	; 0x24
 80096dc:	2320      	movs	r3, #32
 80096de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096e2:	2330      	movs	r3, #48	; 0x30
 80096e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80096e8:	9503      	str	r5, [sp, #12]
 80096ea:	f04f 0b01 	mov.w	fp, #1
 80096ee:	46b8      	mov	r8, r7
 80096f0:	4645      	mov	r5, r8
 80096f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80096f6:	b10b      	cbz	r3, 80096fc <_vfiprintf_r+0x50>
 80096f8:	2b25      	cmp	r3, #37	; 0x25
 80096fa:	d154      	bne.n	80097a6 <_vfiprintf_r+0xfa>
 80096fc:	ebb8 0a07 	subs.w	sl, r8, r7
 8009700:	d00b      	beq.n	800971a <_vfiprintf_r+0x6e>
 8009702:	4653      	mov	r3, sl
 8009704:	463a      	mov	r2, r7
 8009706:	4621      	mov	r1, r4
 8009708:	4630      	mov	r0, r6
 800970a:	f7ff ffbc 	bl	8009686 <__sfputs_r>
 800970e:	3001      	adds	r0, #1
 8009710:	f000 80c2 	beq.w	8009898 <_vfiprintf_r+0x1ec>
 8009714:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009716:	4453      	add	r3, sl
 8009718:	9309      	str	r3, [sp, #36]	; 0x24
 800971a:	f898 3000 	ldrb.w	r3, [r8]
 800971e:	2b00      	cmp	r3, #0
 8009720:	f000 80ba 	beq.w	8009898 <_vfiprintf_r+0x1ec>
 8009724:	2300      	movs	r3, #0
 8009726:	f04f 32ff 	mov.w	r2, #4294967295
 800972a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800972e:	9304      	str	r3, [sp, #16]
 8009730:	9307      	str	r3, [sp, #28]
 8009732:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009736:	931a      	str	r3, [sp, #104]	; 0x68
 8009738:	46a8      	mov	r8, r5
 800973a:	2205      	movs	r2, #5
 800973c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8009740:	485e      	ldr	r0, [pc, #376]	; (80098bc <_vfiprintf_r+0x210>)
 8009742:	f7f6 fd4d 	bl	80001e0 <memchr>
 8009746:	9b04      	ldr	r3, [sp, #16]
 8009748:	bb78      	cbnz	r0, 80097aa <_vfiprintf_r+0xfe>
 800974a:	06d9      	lsls	r1, r3, #27
 800974c:	bf44      	itt	mi
 800974e:	2220      	movmi	r2, #32
 8009750:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009754:	071a      	lsls	r2, r3, #28
 8009756:	bf44      	itt	mi
 8009758:	222b      	movmi	r2, #43	; 0x2b
 800975a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800975e:	782a      	ldrb	r2, [r5, #0]
 8009760:	2a2a      	cmp	r2, #42	; 0x2a
 8009762:	d02a      	beq.n	80097ba <_vfiprintf_r+0x10e>
 8009764:	9a07      	ldr	r2, [sp, #28]
 8009766:	46a8      	mov	r8, r5
 8009768:	2000      	movs	r0, #0
 800976a:	250a      	movs	r5, #10
 800976c:	4641      	mov	r1, r8
 800976e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009772:	3b30      	subs	r3, #48	; 0x30
 8009774:	2b09      	cmp	r3, #9
 8009776:	d969      	bls.n	800984c <_vfiprintf_r+0x1a0>
 8009778:	b360      	cbz	r0, 80097d4 <_vfiprintf_r+0x128>
 800977a:	e024      	b.n	80097c6 <_vfiprintf_r+0x11a>
 800977c:	4b50      	ldr	r3, [pc, #320]	; (80098c0 <_vfiprintf_r+0x214>)
 800977e:	429c      	cmp	r4, r3
 8009780:	d101      	bne.n	8009786 <_vfiprintf_r+0xda>
 8009782:	68b4      	ldr	r4, [r6, #8]
 8009784:	e7a2      	b.n	80096cc <_vfiprintf_r+0x20>
 8009786:	4b4f      	ldr	r3, [pc, #316]	; (80098c4 <_vfiprintf_r+0x218>)
 8009788:	429c      	cmp	r4, r3
 800978a:	bf08      	it	eq
 800978c:	68f4      	ldreq	r4, [r6, #12]
 800978e:	e79d      	b.n	80096cc <_vfiprintf_r+0x20>
 8009790:	4621      	mov	r1, r4
 8009792:	4630      	mov	r0, r6
 8009794:	f7fe fb1e 	bl	8007dd4 <__swsetup_r>
 8009798:	2800      	cmp	r0, #0
 800979a:	d09d      	beq.n	80096d8 <_vfiprintf_r+0x2c>
 800979c:	f04f 30ff 	mov.w	r0, #4294967295
 80097a0:	b01d      	add	sp, #116	; 0x74
 80097a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097a6:	46a8      	mov	r8, r5
 80097a8:	e7a2      	b.n	80096f0 <_vfiprintf_r+0x44>
 80097aa:	4a44      	ldr	r2, [pc, #272]	; (80098bc <_vfiprintf_r+0x210>)
 80097ac:	1a80      	subs	r0, r0, r2
 80097ae:	fa0b f000 	lsl.w	r0, fp, r0
 80097b2:	4318      	orrs	r0, r3
 80097b4:	9004      	str	r0, [sp, #16]
 80097b6:	4645      	mov	r5, r8
 80097b8:	e7be      	b.n	8009738 <_vfiprintf_r+0x8c>
 80097ba:	9a03      	ldr	r2, [sp, #12]
 80097bc:	1d11      	adds	r1, r2, #4
 80097be:	6812      	ldr	r2, [r2, #0]
 80097c0:	9103      	str	r1, [sp, #12]
 80097c2:	2a00      	cmp	r2, #0
 80097c4:	db01      	blt.n	80097ca <_vfiprintf_r+0x11e>
 80097c6:	9207      	str	r2, [sp, #28]
 80097c8:	e004      	b.n	80097d4 <_vfiprintf_r+0x128>
 80097ca:	4252      	negs	r2, r2
 80097cc:	f043 0302 	orr.w	r3, r3, #2
 80097d0:	9207      	str	r2, [sp, #28]
 80097d2:	9304      	str	r3, [sp, #16]
 80097d4:	f898 3000 	ldrb.w	r3, [r8]
 80097d8:	2b2e      	cmp	r3, #46	; 0x2e
 80097da:	d10e      	bne.n	80097fa <_vfiprintf_r+0x14e>
 80097dc:	f898 3001 	ldrb.w	r3, [r8, #1]
 80097e0:	2b2a      	cmp	r3, #42	; 0x2a
 80097e2:	d138      	bne.n	8009856 <_vfiprintf_r+0x1aa>
 80097e4:	9b03      	ldr	r3, [sp, #12]
 80097e6:	1d1a      	adds	r2, r3, #4
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	9203      	str	r2, [sp, #12]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	bfb8      	it	lt
 80097f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80097f4:	f108 0802 	add.w	r8, r8, #2
 80097f8:	9305      	str	r3, [sp, #20]
 80097fa:	4d33      	ldr	r5, [pc, #204]	; (80098c8 <_vfiprintf_r+0x21c>)
 80097fc:	f898 1000 	ldrb.w	r1, [r8]
 8009800:	2203      	movs	r2, #3
 8009802:	4628      	mov	r0, r5
 8009804:	f7f6 fcec 	bl	80001e0 <memchr>
 8009808:	b140      	cbz	r0, 800981c <_vfiprintf_r+0x170>
 800980a:	2340      	movs	r3, #64	; 0x40
 800980c:	1b40      	subs	r0, r0, r5
 800980e:	fa03 f000 	lsl.w	r0, r3, r0
 8009812:	9b04      	ldr	r3, [sp, #16]
 8009814:	4303      	orrs	r3, r0
 8009816:	f108 0801 	add.w	r8, r8, #1
 800981a:	9304      	str	r3, [sp, #16]
 800981c:	f898 1000 	ldrb.w	r1, [r8]
 8009820:	482a      	ldr	r0, [pc, #168]	; (80098cc <_vfiprintf_r+0x220>)
 8009822:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009826:	2206      	movs	r2, #6
 8009828:	f108 0701 	add.w	r7, r8, #1
 800982c:	f7f6 fcd8 	bl	80001e0 <memchr>
 8009830:	2800      	cmp	r0, #0
 8009832:	d037      	beq.n	80098a4 <_vfiprintf_r+0x1f8>
 8009834:	4b26      	ldr	r3, [pc, #152]	; (80098d0 <_vfiprintf_r+0x224>)
 8009836:	bb1b      	cbnz	r3, 8009880 <_vfiprintf_r+0x1d4>
 8009838:	9b03      	ldr	r3, [sp, #12]
 800983a:	3307      	adds	r3, #7
 800983c:	f023 0307 	bic.w	r3, r3, #7
 8009840:	3308      	adds	r3, #8
 8009842:	9303      	str	r3, [sp, #12]
 8009844:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009846:	444b      	add	r3, r9
 8009848:	9309      	str	r3, [sp, #36]	; 0x24
 800984a:	e750      	b.n	80096ee <_vfiprintf_r+0x42>
 800984c:	fb05 3202 	mla	r2, r5, r2, r3
 8009850:	2001      	movs	r0, #1
 8009852:	4688      	mov	r8, r1
 8009854:	e78a      	b.n	800976c <_vfiprintf_r+0xc0>
 8009856:	2300      	movs	r3, #0
 8009858:	f108 0801 	add.w	r8, r8, #1
 800985c:	9305      	str	r3, [sp, #20]
 800985e:	4619      	mov	r1, r3
 8009860:	250a      	movs	r5, #10
 8009862:	4640      	mov	r0, r8
 8009864:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009868:	3a30      	subs	r2, #48	; 0x30
 800986a:	2a09      	cmp	r2, #9
 800986c:	d903      	bls.n	8009876 <_vfiprintf_r+0x1ca>
 800986e:	2b00      	cmp	r3, #0
 8009870:	d0c3      	beq.n	80097fa <_vfiprintf_r+0x14e>
 8009872:	9105      	str	r1, [sp, #20]
 8009874:	e7c1      	b.n	80097fa <_vfiprintf_r+0x14e>
 8009876:	fb05 2101 	mla	r1, r5, r1, r2
 800987a:	2301      	movs	r3, #1
 800987c:	4680      	mov	r8, r0
 800987e:	e7f0      	b.n	8009862 <_vfiprintf_r+0x1b6>
 8009880:	ab03      	add	r3, sp, #12
 8009882:	9300      	str	r3, [sp, #0]
 8009884:	4622      	mov	r2, r4
 8009886:	4b13      	ldr	r3, [pc, #76]	; (80098d4 <_vfiprintf_r+0x228>)
 8009888:	a904      	add	r1, sp, #16
 800988a:	4630      	mov	r0, r6
 800988c:	f7fd fbf6 	bl	800707c <_printf_float>
 8009890:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009894:	4681      	mov	r9, r0
 8009896:	d1d5      	bne.n	8009844 <_vfiprintf_r+0x198>
 8009898:	89a3      	ldrh	r3, [r4, #12]
 800989a:	065b      	lsls	r3, r3, #25
 800989c:	f53f af7e 	bmi.w	800979c <_vfiprintf_r+0xf0>
 80098a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098a2:	e77d      	b.n	80097a0 <_vfiprintf_r+0xf4>
 80098a4:	ab03      	add	r3, sp, #12
 80098a6:	9300      	str	r3, [sp, #0]
 80098a8:	4622      	mov	r2, r4
 80098aa:	4b0a      	ldr	r3, [pc, #40]	; (80098d4 <_vfiprintf_r+0x228>)
 80098ac:	a904      	add	r1, sp, #16
 80098ae:	4630      	mov	r0, r6
 80098b0:	f7fd fe9a 	bl	80075e8 <_printf_i>
 80098b4:	e7ec      	b.n	8009890 <_vfiprintf_r+0x1e4>
 80098b6:	bf00      	nop
 80098b8:	08009bb8 	.word	0x08009bb8
 80098bc:	08009cf4 	.word	0x08009cf4
 80098c0:	08009bd8 	.word	0x08009bd8
 80098c4:	08009b98 	.word	0x08009b98
 80098c8:	08009cfa 	.word	0x08009cfa
 80098cc:	08009cfe 	.word	0x08009cfe
 80098d0:	0800707d 	.word	0x0800707d
 80098d4:	08009687 	.word	0x08009687

080098d8 <_sbrk_r>:
 80098d8:	b538      	push	{r3, r4, r5, lr}
 80098da:	4c06      	ldr	r4, [pc, #24]	; (80098f4 <_sbrk_r+0x1c>)
 80098dc:	2300      	movs	r3, #0
 80098de:	4605      	mov	r5, r0
 80098e0:	4608      	mov	r0, r1
 80098e2:	6023      	str	r3, [r4, #0]
 80098e4:	f7f8 f916 	bl	8001b14 <_sbrk>
 80098e8:	1c43      	adds	r3, r0, #1
 80098ea:	d102      	bne.n	80098f2 <_sbrk_r+0x1a>
 80098ec:	6823      	ldr	r3, [r4, #0]
 80098ee:	b103      	cbz	r3, 80098f2 <_sbrk_r+0x1a>
 80098f0:	602b      	str	r3, [r5, #0]
 80098f2:	bd38      	pop	{r3, r4, r5, pc}
 80098f4:	2000050c 	.word	0x2000050c

080098f8 <__sread>:
 80098f8:	b510      	push	{r4, lr}
 80098fa:	460c      	mov	r4, r1
 80098fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009900:	f000 f8a8 	bl	8009a54 <_read_r>
 8009904:	2800      	cmp	r0, #0
 8009906:	bfab      	itete	ge
 8009908:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800990a:	89a3      	ldrhlt	r3, [r4, #12]
 800990c:	181b      	addge	r3, r3, r0
 800990e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009912:	bfac      	ite	ge
 8009914:	6563      	strge	r3, [r4, #84]	; 0x54
 8009916:	81a3      	strhlt	r3, [r4, #12]
 8009918:	bd10      	pop	{r4, pc}

0800991a <__swrite>:
 800991a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800991e:	461f      	mov	r7, r3
 8009920:	898b      	ldrh	r3, [r1, #12]
 8009922:	05db      	lsls	r3, r3, #23
 8009924:	4605      	mov	r5, r0
 8009926:	460c      	mov	r4, r1
 8009928:	4616      	mov	r6, r2
 800992a:	d505      	bpl.n	8009938 <__swrite+0x1e>
 800992c:	2302      	movs	r3, #2
 800992e:	2200      	movs	r2, #0
 8009930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009934:	f000 f868 	bl	8009a08 <_lseek_r>
 8009938:	89a3      	ldrh	r3, [r4, #12]
 800993a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800993e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009942:	81a3      	strh	r3, [r4, #12]
 8009944:	4632      	mov	r2, r6
 8009946:	463b      	mov	r3, r7
 8009948:	4628      	mov	r0, r5
 800994a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800994e:	f000 b817 	b.w	8009980 <_write_r>

08009952 <__sseek>:
 8009952:	b510      	push	{r4, lr}
 8009954:	460c      	mov	r4, r1
 8009956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800995a:	f000 f855 	bl	8009a08 <_lseek_r>
 800995e:	1c43      	adds	r3, r0, #1
 8009960:	89a3      	ldrh	r3, [r4, #12]
 8009962:	bf15      	itete	ne
 8009964:	6560      	strne	r0, [r4, #84]	; 0x54
 8009966:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800996a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800996e:	81a3      	strheq	r3, [r4, #12]
 8009970:	bf18      	it	ne
 8009972:	81a3      	strhne	r3, [r4, #12]
 8009974:	bd10      	pop	{r4, pc}

08009976 <__sclose>:
 8009976:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800997a:	f000 b813 	b.w	80099a4 <_close_r>
	...

08009980 <_write_r>:
 8009980:	b538      	push	{r3, r4, r5, lr}
 8009982:	4c07      	ldr	r4, [pc, #28]	; (80099a0 <_write_r+0x20>)
 8009984:	4605      	mov	r5, r0
 8009986:	4608      	mov	r0, r1
 8009988:	4611      	mov	r1, r2
 800998a:	2200      	movs	r2, #0
 800998c:	6022      	str	r2, [r4, #0]
 800998e:	461a      	mov	r2, r3
 8009990:	f7f8 f86f 	bl	8001a72 <_write>
 8009994:	1c43      	adds	r3, r0, #1
 8009996:	d102      	bne.n	800999e <_write_r+0x1e>
 8009998:	6823      	ldr	r3, [r4, #0]
 800999a:	b103      	cbz	r3, 800999e <_write_r+0x1e>
 800999c:	602b      	str	r3, [r5, #0]
 800999e:	bd38      	pop	{r3, r4, r5, pc}
 80099a0:	2000050c 	.word	0x2000050c

080099a4 <_close_r>:
 80099a4:	b538      	push	{r3, r4, r5, lr}
 80099a6:	4c06      	ldr	r4, [pc, #24]	; (80099c0 <_close_r+0x1c>)
 80099a8:	2300      	movs	r3, #0
 80099aa:	4605      	mov	r5, r0
 80099ac:	4608      	mov	r0, r1
 80099ae:	6023      	str	r3, [r4, #0]
 80099b0:	f7f8 f87b 	bl	8001aaa <_close>
 80099b4:	1c43      	adds	r3, r0, #1
 80099b6:	d102      	bne.n	80099be <_close_r+0x1a>
 80099b8:	6823      	ldr	r3, [r4, #0]
 80099ba:	b103      	cbz	r3, 80099be <_close_r+0x1a>
 80099bc:	602b      	str	r3, [r5, #0]
 80099be:	bd38      	pop	{r3, r4, r5, pc}
 80099c0:	2000050c 	.word	0x2000050c

080099c4 <_fstat_r>:
 80099c4:	b538      	push	{r3, r4, r5, lr}
 80099c6:	4c07      	ldr	r4, [pc, #28]	; (80099e4 <_fstat_r+0x20>)
 80099c8:	2300      	movs	r3, #0
 80099ca:	4605      	mov	r5, r0
 80099cc:	4608      	mov	r0, r1
 80099ce:	4611      	mov	r1, r2
 80099d0:	6023      	str	r3, [r4, #0]
 80099d2:	f7f8 f876 	bl	8001ac2 <_fstat>
 80099d6:	1c43      	adds	r3, r0, #1
 80099d8:	d102      	bne.n	80099e0 <_fstat_r+0x1c>
 80099da:	6823      	ldr	r3, [r4, #0]
 80099dc:	b103      	cbz	r3, 80099e0 <_fstat_r+0x1c>
 80099de:	602b      	str	r3, [r5, #0]
 80099e0:	bd38      	pop	{r3, r4, r5, pc}
 80099e2:	bf00      	nop
 80099e4:	2000050c 	.word	0x2000050c

080099e8 <_isatty_r>:
 80099e8:	b538      	push	{r3, r4, r5, lr}
 80099ea:	4c06      	ldr	r4, [pc, #24]	; (8009a04 <_isatty_r+0x1c>)
 80099ec:	2300      	movs	r3, #0
 80099ee:	4605      	mov	r5, r0
 80099f0:	4608      	mov	r0, r1
 80099f2:	6023      	str	r3, [r4, #0]
 80099f4:	f7f8 f875 	bl	8001ae2 <_isatty>
 80099f8:	1c43      	adds	r3, r0, #1
 80099fa:	d102      	bne.n	8009a02 <_isatty_r+0x1a>
 80099fc:	6823      	ldr	r3, [r4, #0]
 80099fe:	b103      	cbz	r3, 8009a02 <_isatty_r+0x1a>
 8009a00:	602b      	str	r3, [r5, #0]
 8009a02:	bd38      	pop	{r3, r4, r5, pc}
 8009a04:	2000050c 	.word	0x2000050c

08009a08 <_lseek_r>:
 8009a08:	b538      	push	{r3, r4, r5, lr}
 8009a0a:	4c07      	ldr	r4, [pc, #28]	; (8009a28 <_lseek_r+0x20>)
 8009a0c:	4605      	mov	r5, r0
 8009a0e:	4608      	mov	r0, r1
 8009a10:	4611      	mov	r1, r2
 8009a12:	2200      	movs	r2, #0
 8009a14:	6022      	str	r2, [r4, #0]
 8009a16:	461a      	mov	r2, r3
 8009a18:	f7f8 f86e 	bl	8001af8 <_lseek>
 8009a1c:	1c43      	adds	r3, r0, #1
 8009a1e:	d102      	bne.n	8009a26 <_lseek_r+0x1e>
 8009a20:	6823      	ldr	r3, [r4, #0]
 8009a22:	b103      	cbz	r3, 8009a26 <_lseek_r+0x1e>
 8009a24:	602b      	str	r3, [r5, #0]
 8009a26:	bd38      	pop	{r3, r4, r5, pc}
 8009a28:	2000050c 	.word	0x2000050c

08009a2c <__ascii_mbtowc>:
 8009a2c:	b082      	sub	sp, #8
 8009a2e:	b901      	cbnz	r1, 8009a32 <__ascii_mbtowc+0x6>
 8009a30:	a901      	add	r1, sp, #4
 8009a32:	b142      	cbz	r2, 8009a46 <__ascii_mbtowc+0x1a>
 8009a34:	b14b      	cbz	r3, 8009a4a <__ascii_mbtowc+0x1e>
 8009a36:	7813      	ldrb	r3, [r2, #0]
 8009a38:	600b      	str	r3, [r1, #0]
 8009a3a:	7812      	ldrb	r2, [r2, #0]
 8009a3c:	1c10      	adds	r0, r2, #0
 8009a3e:	bf18      	it	ne
 8009a40:	2001      	movne	r0, #1
 8009a42:	b002      	add	sp, #8
 8009a44:	4770      	bx	lr
 8009a46:	4610      	mov	r0, r2
 8009a48:	e7fb      	b.n	8009a42 <__ascii_mbtowc+0x16>
 8009a4a:	f06f 0001 	mvn.w	r0, #1
 8009a4e:	e7f8      	b.n	8009a42 <__ascii_mbtowc+0x16>

08009a50 <__malloc_lock>:
 8009a50:	4770      	bx	lr

08009a52 <__malloc_unlock>:
 8009a52:	4770      	bx	lr

08009a54 <_read_r>:
 8009a54:	b538      	push	{r3, r4, r5, lr}
 8009a56:	4c07      	ldr	r4, [pc, #28]	; (8009a74 <_read_r+0x20>)
 8009a58:	4605      	mov	r5, r0
 8009a5a:	4608      	mov	r0, r1
 8009a5c:	4611      	mov	r1, r2
 8009a5e:	2200      	movs	r2, #0
 8009a60:	6022      	str	r2, [r4, #0]
 8009a62:	461a      	mov	r2, r3
 8009a64:	f7f7 ffe8 	bl	8001a38 <_read>
 8009a68:	1c43      	adds	r3, r0, #1
 8009a6a:	d102      	bne.n	8009a72 <_read_r+0x1e>
 8009a6c:	6823      	ldr	r3, [r4, #0]
 8009a6e:	b103      	cbz	r3, 8009a72 <_read_r+0x1e>
 8009a70:	602b      	str	r3, [r5, #0]
 8009a72:	bd38      	pop	{r3, r4, r5, pc}
 8009a74:	2000050c 	.word	0x2000050c

08009a78 <__ascii_wctomb>:
 8009a78:	b149      	cbz	r1, 8009a8e <__ascii_wctomb+0x16>
 8009a7a:	2aff      	cmp	r2, #255	; 0xff
 8009a7c:	bf85      	ittet	hi
 8009a7e:	238a      	movhi	r3, #138	; 0x8a
 8009a80:	6003      	strhi	r3, [r0, #0]
 8009a82:	700a      	strbls	r2, [r1, #0]
 8009a84:	f04f 30ff 	movhi.w	r0, #4294967295
 8009a88:	bf98      	it	ls
 8009a8a:	2001      	movls	r0, #1
 8009a8c:	4770      	bx	lr
 8009a8e:	4608      	mov	r0, r1
 8009a90:	4770      	bx	lr
	...

08009a94 <_init>:
 8009a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a96:	bf00      	nop
 8009a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a9a:	bc08      	pop	{r3}
 8009a9c:	469e      	mov	lr, r3
 8009a9e:	4770      	bx	lr

08009aa0 <_fini>:
 8009aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aa2:	bf00      	nop
 8009aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aa6:	bc08      	pop	{r3}
 8009aa8:	469e      	mov	lr, r3
 8009aaa:	4770      	bx	lr
