#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug  4 22:25:06 2019
# Process ID: 6304
# Current directory: D:/FPGA/LAB02_HW/p2/block1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2788 D:\FPGA\LAB02_HW\p2\block1\block1.xpr
# Log file: D:/FPGA/LAB02_HW/p2/block1/vivado.log
# Journal file: D:/FPGA/LAB02_HW/p2/block1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/LAB02_HW/p2/block1/block1.xpr
update_compile_order -fileset sources_1
ipx::package_project -root_dir d:/fpga/lab02_hw/p2/block1/block1.srcs -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/FPGA/LAB02_HW/p2/block1/block1.srcs
close_project
create_project block_top D:/FPGA/LAB02_HW/p2/block_top -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
set_property  ip_repo_paths  D:/FPGA/LAB02_HW/p2 [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:divider:1.0 divider_0
create_bd_cell -type ip -vlnv xilinx.com:user:main:1.0 main_0
create_bd_cell -type ip -vlnv xilinx.com:user:RGB_LED:1.0 RGB_LED_0
endgroup
set_property location {0.5 -81 -133} [get_bd_cells main_0]
set_property location {0.5 -278 -126} [get_bd_cells divider_0]
connect_bd_net [get_bd_pins divider_0/clk_div] [get_bd_pins main_0/clk_div]
connect_bd_net [get_bd_pins main_0/c_count] [get_bd_pins RGB_LED_0/R_time_in]
create_bd_port -dir I -type rst rst
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports rst]
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_ports clk] [get_bd_pins divider_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins RGB_LED_0/clk]
connect_bd_net [get_bd_ports rst] [get_bd_pins divider_0/rst]
connect_bd_net [get_bd_ports rst] [get_bd_pins main_0/rst]
connect_bd_net [get_bd_ports rst] [get_bd_pins RGB_LED_0/rst]
create_bd_port -dir O -type data led4_r
startgroup
connect_bd_net [get_bd_ports led4_r] [get_bd_pins RGB_LED_0/R_out]
endgroup
regenerate_bd_layout
validate_bd_design
file mkdir D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/constrs_1
file mkdir D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/constrs_1/new
close [ open D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/constrs_1/new/pynq-z2_v1.0.xdc w ]
add_files -fileset constrs_1 D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/constrs_1/new/pynq-z2_v1.0.xdc
make_wrapper -files [get_files D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/FPGA/LAB02_HW/p2/block_top/block_top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 12
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA/LAB02_HW/p2/block_top/block_top.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA/LAB02_HW/p2/block_top/block_top.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
