ins_size: 16

fields:
  - name: Rd_0
    arg: reg
    desc: Destination register
    value: !Struct
      reg: !Bits 0..3
      deref: !Bool false
      writeback: !Bool false

  - name: Rd_0_ual
    arg: reg
    desc: Destination register
    value: !Struct
      reg: !Bits 0..3
      deref: !Bool false
      writeback: !Bool false
    allow_collide: true
    flags: [!Ual true]

  - name: Rd_8
    arg: reg
    desc: Destination register
    value: !Struct
      reg: !Bits 8..11
      deref: !Bool false
      writeback: !Bool false
    allow_collide: true

  - name: Rd_H1
    arg: reg
    desc: Destination register
    value: !Struct
      reg: !Expr self.code.bits(0,3) | self.code.bits(7,8) << 3
      deref: !Bool false
      writeback: !Bool false
    allow_collide: true

  - name: Rd_H1_ual
    arg: reg
    desc: Destination register
    value: !Struct
      reg: !Expr self.code.bits(0,3) | self.code.bits(7,8) << 3
      deref: !Bool false
      writeback: !Bool false
    allow_collide: true
    flags: [!Ual true]

  - name: Rn_0
    arg: reg
    desc: First source operand register
    value: !Struct
      reg: !Bits 0..3
      deref: !Bool false
      writeback: !Bool false

  - name: Rn_3
    arg: reg
    desc: First source operand register
    value: !Struct
      reg: !Bits 3..6
      deref: !Bool false
      writeback: !Bool false

  - name: Rn_3_deref
    arg: reg
    desc: Base register
    value: !Struct
      reg: !Bits 3..6
      deref: !Bool true
      writeback: !Bool false

  - name: Rn_8
    arg: reg
    desc: First source operand register
    value: !Struct
      reg: !Bits 8..11
      deref: !Bool false
      writeback: !Bool false

  - name: Rn_8_wb
    arg: reg
    desc: First source operand register
    value: !Struct
      reg: !Bits 8..11
      deref: !Bool false
      writeback: !Bool true

  - name: Rn_8_ldm
    arg: reg
    desc: First source operand register
    value: !Struct
      reg: !Bits 8..11
      deref: !Bool false
      writeback: !Expr "!self.code.bits(0,8) & (1 << self.code.bits(8,11))"

  - name: Rn_H1
    arg: reg
    desc: First source operand register
    value: !Struct
      reg: !Expr self.code.bits(0,3) | self.code.bits(7,8) << 3
      deref: !Bool false
      writeback: !Bool false

  - name: Rm_3
    arg: reg
    desc: Second source operand register
    value: !Struct
      reg: !Bits 3..6
      deref: !Bool false
      writeback: !Bool false

  - name: Rm_6
    arg: reg
    desc: Second source operand register
    value: !Struct
      reg: !Bits 6..9
      deref: !Bool false
      writeback: !Bool false

  - name: Rm_6_offset
    arg: offset_reg
    desc: Offset register
    value: !Struct
      reg: !Bits 6..9
      post_indexed: !Bool false
      add: !Bool true

  - name: Rm_H2
    arg: reg
    desc: Second source operand register
    value: !Struct
      reg: !Bits 3..7
      deref: !Bool false
      writeback: !Bool false

  - name: Rs
    arg: reg
    desc: Register containing shift offset
    value: !Struct
      reg: !Bits 3..6
      deref: !Bool false
      writeback: !Bool false

  - name: pc
    arg: reg
    desc: Program counter
    no_bitmask: true
    value: !Struct
      reg: !U32 15
      deref: !Bool false
      writeback: !Bool false

  - name: pc_deref
    arg: reg
    desc: Program counter as base register
    no_bitmask: true
    value: !Struct
      reg: !U32 15
      deref: !Bool true
      writeback: !Bool false

  - name: sp
    arg: reg
    desc: Stack pointer
    no_bitmask: true
    value: !Struct
      reg: !U32 13
      deref: !Bool false
      writeback: !Bool false

  - name: sp_ual
    arg: reg
    desc: Stack pointer
    no_bitmask: true
    value: !Struct
      reg: !U32 13
      deref: !Bool false
      writeback: !Bool false
    flags: [!Ual true]

  - name: sp_deref
    arg: reg
    desc: Stack pointer as base register
    no_bitmask: true
    value: !Struct
      reg: !U32 13
      deref: !Bool true
      writeback: !Bool false

  - name: registers
    arg: reg_list
    desc: List of general-purpose registers
    value: !Struct
      regs: !Bits 0..8
      user_mode: !Bool false
    allow_collide: true

  - name: registers_pc
    arg: reg_list
    desc: List of general-purpose registers, including PC
    value: !Struct
      regs: !Expr self.code.bits(0,8) | self.code.bits(8,9) << 15
      user_mode: !Bool false

  - name: registers_lr
    arg: reg_list
    desc: List of general-purpose registers, including LR
    value: !Struct
      regs: !Expr self.code.bits(0,8) | self.code.bits(8,9) << 14
      user_mode: !Bool false

  - name: zero
    arg: u_imm
    desc: Zero
    value: !U32 0
    no_bitmask: true

  - name: immed_3
    arg: u_imm
    desc: 3-bit immediate
    value: !Bits 6..9

  - name: immed_8
    arg: u_imm
    desc: 8-bit immediate
    value: !Bits 0..8

  - name: rel_immed_7
    arg: u_imm
    desc: Address-relative 7-bit immediate
    value: !Expr self.code.bits(0,7) << 2

  - name: rel_immed_8
    arg: u_imm
    desc: Address-relative 8-bit immediate
    value: !Expr self.code.bits(0,8) << 2

  - name: left_shift_imm
    arg: u_imm
    desc: 5-bit left shift offset
    value: !Bits 6..11

  - name: right_shift_imm
    arg: u_imm
    desc: 5-bit right shift offset
    value: !Expr self.code.bits(6,11).arm_shift(1)

  - name: branch_offset_8
    arg: branch_dest
    desc: 9-bit signed B target offset
    value: !Expr (self.code.bits(0,8) << 1) + 4

  - name: branch_offset_11
    arg: s_imm
    desc: 12-bit signed B target offset
    value: !Expr (self.code.bits(0,11) << 1) + 4

  - name: high_branch_offset_11
    arg: s_imm
    desc: 23-bit signed BL/BLX target offset (high part)
    value: !Expr (self.code.bits(0,11) << 12) + 4

  - name: low_branch_offset_11
    arg: u_imm
    desc: 23-bit signed BL target offset (low part)
    value: !Expr self.code.bits(0,11) << 1

  - name: low_blx_offset_11
    arg: u_imm
    desc: 23-bit signed BLX target offset (low part)
    value: !Expr self.code.bits(0,11) << 1 & !3

  - name: offset_5
    arg: offset_imm
    desc: 7-bit immediate offset
    value: !Struct
      value: !Expr self.code.bits(6,11) << 2
      post_indexed: !Bool false

  - name: cpsr_flags
    arg: cpsr_flags
    desc: CPSR flags
    value: !Struct
      f: !Bits 0..1
      i: !Bits 1..2
      a: !Bits 2..3
      enable: !Bits 4..5

  - name: endian
    arg: endian
    desc: Endian specifier
    value: !Bits 3..4

modifiers:
  - name: imod
    desc: Modify interrupt flags
    bitmask: 0x0010
    cases:
      - name: ie
        suffix: ie
        desc: Interrupt Enable
        pattern: 0x0000
        args: [cpsr_flags]
      - name: id
        suffix: id
        desc: Interrupt Disable
        pattern: 0x0010
        args: [cpsr_flags]

  - name: cond
    desc: Condition code
    bitmask: 0x0f00
    cases:
      - name: eq
        suffix: eq
        desc: Equal
        pattern: 0x0000
      - name: ne
        suffix: ne
        desc: Not equal
        pattern: 0x0100
      - name: hs
        suffix: hs
        desc: Unsigned higher or same
        pattern: 0x0200
      - name: lo
        suffix: lo
        desc: Unsigned lower
        pattern: 0x0300
      - name: mi
        suffix: mi
        desc: Minus/negative
        pattern: 0x0400
      - name: pl
        suffix: pl
        desc: Plus/positive or zero
        pattern: 0x0500
      - name: vs
        suffix: vs
        desc: Overflow
        pattern: 0x0600
      - name: vc
        suffix: vc
        desc: No overflow
        pattern: 0x0700
      - name: hi
        suffix: hi
        desc: Unsigned higher
        pattern: 0x0800
      - name: ls
        suffix: ls
        desc: Unsigned lower or same
        pattern: 0x0900
      - name: ge
        suffix: ge
        desc: Signed greater than or equal
        pattern: 0x0a00
      - name: lt
        suffix: lt
        desc: Signed less than
        pattern: 0x0b00
      - name: gt
        suffix: gt
        desc: Signed greater than
        pattern: 0x0c00
      - name: le
        suffix: le
        desc: Signed less than or equal
        pattern: 0x0d00
      - name: al
        desc: Always
        pattern: 0x0e00

opcodes:
  - name: adc
    desc: Add with Carry
    suffix: !Unified s
    bitmask: 0xffc0
    pattern: 0x4140
    args: [Rd_0, Rd_0_ual, Rm_3]
    defs: [Rd_0]
    uses: [Rd_0, Rm_3]

  - name: add$3
    desc: Add 3-bit immediate
    suffix: !Unified s
    bitmask: 0xfe00
    pattern: 0x1c00
    args: [Rd_0, Rn_3, immed_3]
    defs: [Rd_0]
    uses: [Rn_3]

  - name: add$8
    desc: Add 8-bit immediate
    suffix: !Unified s
    bitmask: 0xf800
    pattern: 0x3000
    args: [Rd_8, immed_8]
    defs: [Rd_8]
    uses: [Rd_8]

  - name: add$r
    desc: Add register
    suffix: !Unified s
    bitmask: 0xfe00
    pattern: 0x1800
    args: [Rd_0, Rn_3, Rm_6]
    defs: [Rd_0]

  - name: add$hr
    desc: Add high register
    bitmask: 0xff00
    pattern: 0x4400
    args: [Rd_H1, Rd_H1_ual, Rm_H2]
    defs: [Rd_H1]
    uses: [Rd_H1, Rm_H2]

  - name: add$sp
    desc: Add SP-relative address
    bitmask: 0xf800
    pattern: 0xa800
    args: [Rd_8, sp, rel_immed_8]
    defs: [Rd_8]
    uses: [sp]

  - name: add$sp7
    desc: Add 7-bit immediate multiple of 4 to SP
    bitmask: 0xff80
    pattern: 0xb000
    args: [sp, sp_ual, rel_immed_7]
    defs: [sp]
    uses: [sp]

  - name: add$reg$sp
    desc: Add SP to register
    bitmask: 0xff78
    pattern: 0x4468
    args: [Rd_H1, sp, Rd_H1]
    defs: [Rd_H1]
    uses: [sp, Rd_H1]

  - name: add$sp$reg
    desc: Add register to SP
    bitmask: 0xff87
    pattern: 0x4485
    args: [sp, sp_ual, Rm_H2]
    defs: [sp]
    uses: [sp, Rm_H2]

  - name: add$pc
    desc: Add 8-bit immediate multiple of 4 to PC
    bitmask: 0xf800
    pattern: 0xa000
    flags: [!Ual false]
    args: [Rd_8, pc, rel_immed_8]
    defs: [Rd_8]
    uses: [pc]

  - name: adr
    desc: Add PC-relative address
    bitmask: 0xf800
    pattern: 0xa000
    flags: [!Ual true]
    args: [Rd_8, rel_immed_8]
    defs: [Rd_8]

  - name: and
    desc: Bitwise AND
    suffix: !Unified s
    bitmask: 0xffc0
    pattern: 0x4000
    args: [Rd_0, Rd_0_ual, Rm_3]
    defs: [Rd_0]
    uses: [Rd_0, Rm_3]

  - name: asr$i
    desc: Arithmetic Shift Right by 5-bit immediate
    suffix: !Unified s
    bitmask: 0xf800
    pattern: 0x1000
    args: [Rd_0, Rm_3, right_shift_imm]
    defs: [Rd_0]
    uses: [Rm_3]

  - name: asr$r
    desc: Arithmetic Shift Right by register
    suffix: !Unified s
    bitmask: 0xffc0
    pattern: 0x4100
    args: [Rd_0, Rd_0_ual, Rs]
    defs: [Rd_0]
    uses: [Rd_0, Rs]

  - name: b
    desc: Branch
    bitmask: 0xf000
    pattern: 0xd000
    modifiers: [cond]
    args: [branch_offset_8]

  - name: b$long
    desc: Branch (unconditional, long)
    bitmask: 0xf800
    pattern: 0xe000
    args: [branch_offset_11]

  - name: bic
    desc: Bit Clear
    suffix: !Unified s
    bitmask: 0xffc0
    pattern: 0x4380
    args: [Rd_0, Rd_0_ual, Rm_3]
    defs: [Rd_0]
    uses: [Rd_0, Rm_3]

  - name: bkpt
    desc: Breakpoint
    bitmask: 0xff00
    pattern: 0xde00
    flags: [!Version V5Te]
    args: [immed_8]

  - name: bl$h
    desc: Branch and Link (high part)
    bitmask: 0xf800
    pattern: 0xf000
    args: [high_branch_offset_11]

  - name: bl
    desc: Branch and Link (low part)
    bitmask: 0xf800
    pattern: 0xf800
    args: [low_branch_offset_11]

  - name: blx$i
    desc: Branch and Link and Exchange to ARM (low part, immediate target)
    bitmask: 0xf800
    pattern: 0xe800
    flags: [!Version V5Te]
    args: [low_blx_offset_11]

  - name: blx$r
    desc: Branch and Link and Exchange to ARM (register target)
    bitmask: 0xff87
    pattern: 0x4780
    flags: [!Version V5Te]
    args: [Rm_H2]
    uses: [Rm_H2]

  - name: bx$r
    desc: Branch and Exchange
    bitmask: 0xff87
    pattern: 0x4700
    args: [Rm_H2]
    uses: [Rm_H2]

  - name: cmn
    desc: Compare Negative
    bitmask: 0xffc0
    pattern: 0x42c0
    args: [Rn_0, Rm_3]
    uses: [Rn_0, Rm_3]

  - name: cmp$i
    desc: Compare with immediate
    bitmask: 0xf800
    pattern: 0x2800
    args: [Rn_8, immed_8]
    uses: [Rn_8]

  - name: cmp$r
    desc: Compare with register
    bitmask: 0xffc0
    pattern: 0x4280
    args: [Rn_0, Rm_3]
    uses: [Rn_0, Rm_3]

  - name: cmp$hr
    desc: Compare with high register
    bitmask: 0xff00
    pattern: 0x4500
    args: [Rn_H1, Rm_H2]
    uses: [Rn_H1, Rm_H2]

  - name: cps
    desc: Change Processor State
    bitmask: 0xffe8
    pattern: 0xb660
    flags: [!Version V6K]
    modifiers: [imod]

  - name: eor
    desc: Exclusive OR
    suffix: !Unified s
    bitmask: 0xffc0
    pattern: 0x4040
    args: [Rd_0, Rd_0_ual, Rm_3]
    defs: [Rd_0]
    uses: [Rd_0, Rm_3]

  - name: ldm
    desc: Load Multiple
    bitmask: 0xf800
    pattern: 0xc800
    flags: [!Ual true]
    args: [Rn_8_ldm, registers]
    defs: [Rn_8_ldm]
    uses: [Rn_8_ldm, registers]

  - name: ldmia
    desc: Load Multiple
    bitmask: 0xf800
    pattern: 0xc800
    flags: [!Ual false]
    args: [Rn_8_wb, registers]
    defs: [Rn_8_wb]
    uses: [Rn_8_wb, registers]

  - name: ldr$i
    desc: Load Register with immediate offset
    bitmask: 0xf800
    pattern: 0x6800
    args: [Rd_0, Rn_3_deref, offset_5]
    defs: [Rd_0]
    uses: [Rn_3_deref]

  - name: ldr$r
    desc: Load Register with register offset
    bitmask: 0xfe00
    pattern: 0x5800
    args: [Rd_0, Rn_3_deref, Rm_6_offset]
    defs: [Rd_0]
    uses: [Rn_3_deref, Rm_6_offset]

  - name: ldr$pc
    desc: Load Register with PC-relative address
    bitmask: 0xf800
    pattern: 0x4800
    args: [Rd_8, pc_deref, rel_immed_8]
    defs: [Rd_8]
    uses: [pc_deref]

  - name: ldr$sp
    desc: Load Register with SP-relative address
    bitmask: 0xf800
    pattern: 0x9800
    args: [Rd_8, sp_deref, rel_immed_8]
    defs: [Rd_8]
    uses: [sp_deref]

  - name: ldrb$i
    desc: Load Register Byte with immediate offset
    bitmask: 0xf800
    pattern: 0x7800
    args: [Rd_0, Rn_3_deref, offset_5]
    defs: [Rd_0]
    uses: [Rn_3_deref]

  - name: ldrb$r
    desc: Load Register Byte with register offset
    bitmask: 0xfe00
    pattern: 0x5c00
    args: [Rd_0, Rn_3_deref, Rm_6_offset]
    defs: [Rd_0]
    uses: [Rn_3_deref, Rm_6_offset]

  - name: ldrh$i
    desc: Load Register Halfword with immediate offset
    bitmask: 0xf800
    pattern: 0x8800
    args: [Rd_0, Rn_3_deref, offset_5]
    defs: [Rd_0]
    uses: [Rn_3_deref]

  - name: ldrh$r
    desc: Load Register Halfword with register offset
    bitmask: 0xfe00
    pattern: 0x5a00
    args: [Rd_0, Rn_3_deref, Rm_6_offset]
    defs: [Rd_0]
    uses: [Rn_3_deref, Rm_6_offset]

  - name: ldrsb
    desc: Load Register Signed Byte
    bitmask: 0xfe00
    pattern: 0x5600
    args: [Rd_0, Rn_3_deref, Rm_6_offset]
    defs: [Rd_0]
    uses: [Rn_3_deref, Rm_6_offset]

  - name: ldrsh
    desc: Load Register Signed Halfword
    bitmask: 0xfe00
    pattern: 0x5e00
    args: [Rd_0, Rn_3_deref, Rm_6_offset]
    defs: [Rd_0]
    uses: [Rn_3_deref, Rm_6_offset]

  - name: lsl$i
    desc: Logical Shift Left by 5-bit immediate
    suffix: !Unified s
    bitmask: 0xf800
    pattern: 0x0000
    args: [Rd_0, Rm_3, left_shift_imm]
    defs: [Rd_0]
    uses: [Rm_3]

  - name: lsl$r
    desc: Logical Shift Left by register
    suffix: !Unified s
    bitmask: 0xffc0
    pattern: 0x4080
    args: [Rd_0, Rd_0_ual, Rs]
    defs: [Rd_0]
    uses: [Rd_0, Rs]

  - name: lsr$i
    desc: Logical Shift Right by 5-bit immediate
    suffix: !Unified s
    bitmask: 0xf800
    pattern: 0x0800
    args: [Rd_0, Rm_3, right_shift_imm]
    defs: [Rd_0]
    uses: [Rm_3]

  - name: lsr$r
    desc: Logical Shift Right by register
    suffix: !Unified s
    bitmask: 0xffc0
    pattern: 0x40c0
    args: [Rd_0, Rd_0_ual, Rs]
    defs: [Rd_0]
    uses: [Rd_0, Rs]

  - name: mov$i
    desc: Move immediate
    suffix: !Unified s
    bitmask: 0xf800
    pattern: 0x2000
    args: [Rd_8, immed_8]
    defs: [Rd_8]

  - name: mov$r
    desc: Move register
    bitmask: 0xffc0
    pattern: 0x1c00
    flags: [!Ual false]
    args: [Rd_0, Rn_3]
    defs: [Rd_0]
    uses: [Rn_3]

  - name: movs$r
    desc: Move register
    bitmask: 0xffc0
    pattern: 0x0000
    flags: [!Ual true]
    args: [Rd_0, Rn_3]
    defs: [Rd_0]
    uses: [Rn_3]

  - name: mov$hr
    desc: Move high register
    bitmask: 0xff00
    pattern: 0x4600
    args: [Rd_H1, Rm_H2]
    defs: [Rd_H1]
    uses: [Rm_H2]

  - name: mul
    desc: Multiply
    suffix: !Unified s
    bitmask: 0xffc0
    pattern: 0x4340
    args: [Rd_0, Rd_0_ual, Rm_3]
    defs: [Rd_0]
    uses: [Rd_0, Rm_3]

  - name: mvn
    desc: Move Negative
    suffix: !Unified s
    bitmask: 0xffc0
    pattern: 0x43c0
    args: [Rd_0, Rm_3]
    defs: [Rd_0]
    uses: [Rm_3]

  - name: neg
    desc: Negate
    bitmask: 0xffc0
    pattern: 0x4240
    flags: [!Ual false]
    args: [Rd_0, Rm_3]
    defs: [Rd_0]
    uses: [Rm_3]

  - name: rsbs
    desc: Negate
    bitmask: 0xffc0
    pattern: 0x4240
    flags: [!Ual true]
    args: [Rd_0, Rm_3, zero]
    defs: [Rd_0]
    uses: [Rm_3]

  - name: orr
    desc: Bitwise OR
    suffix: !Unified s
    bitmask: 0xffc0
    pattern: 0x4300
    args: [Rd_0, Rd_0_ual, Rm_3]
    defs: [Rd_0]
    uses: [Rd_0, Rm_3]

  - name: pop
    desc: Pop multiple registers
    bitmask: 0xfe00
    pattern: 0xbc00
    args: [registers_pc]
    defs: [registers_pc]

  - name: push
    desc: Push multiple registers
    bitmask: 0xfe00
    pattern: 0xb400
    args: [registers_lr]
    uses: [registers_lr]

  - name: rev
    desc: Byte-Reverse Word
    bitmask: 0xffc0
    pattern: 0xba00
    flags: [!Version V6K]
    args: [Rd_0, Rn_3]
    defs: [Rd_0]
    uses: [Rn_3]

  - name: rev16
    desc: Byte-Reverse Packed Halfword
    bitmask: 0xffc0
    pattern: 0xba40
    flags: [!Version V6K]
    args: [Rd_0, Rn_3]
    defs: [Rd_0]
    uses: [Rn_3]

  - name: revsh
    desc: Byte-Reverse Signed Halfword
    bitmask: 0xffc0
    pattern: 0xbac0
    flags: [!Version V6K]
    args: [Rd_0, Rn_3]
    defs: [Rd_0]
    uses: [Rn_3]

  - name: ror
    desc: Rotate Right
    suffix: !Unified s
    bitmask: 0xffc0
    pattern: 0x41c0
    args: [Rd_0, Rd_0_ual, Rs]
    defs: [Rd_0]
    uses: [Rd_0, Rs]

  - name: sbc
    desc: Subtract with Carry
    suffix: !Unified s
    bitmask: 0xffc0
    pattern: 0x4180
    args: [Rd_0, Rd_0_ual, Rm_3]
    defs: [Rd_0]
    uses: [Rd_0, Rm_3]

  - name: setend
    desc: Set Endian
    bitmask: 0xfff7
    pattern: 0xb650
    flags: [!Version V6K]
    args: [endian]

  - name: stm
    desc: Store Multiple
    suffix: !Divided ia
    bitmask: 0xf800
    pattern: 0xc000
    args: [Rn_8_wb, registers]
    defs: [Rn_8_wb, registers]
    uses: [Rn_8_wb]

  - name: str$i
    desc: Store Register with immediate offset
    bitmask: 0xf800
    pattern: 0x6000
    args: [Rd_0, Rn_3_deref, offset_5]
    defs: [Rn_3_deref]
    uses: [Rd_0]

  - name: str$r
    desc: Store Register with register offset
    bitmask: 0xfe00
    pattern: 0x5000
    args: [Rd_0, Rn_3_deref, Rm_6_offset]
    defs: [Rn_3_deref]
    uses: [Rd_0, Rm_6_offset]

  - name: str$sp
    desc: Store Register with SP-relative address
    bitmask: 0xf800
    pattern: 0x9000
    args: [Rd_8, sp_deref, rel_immed_8]
    defs: [sp_deref]
    uses: [Rd_8]

  - name: strb$i
    desc: Store Register Byte with immediate offset
    bitmask: 0xf800
    pattern: 0x7000
    args: [Rd_0, Rn_3_deref, offset_5]
    defs: [Rn_3_deref]
    uses: [Rd_0]

  - name: strb$r
    desc: Store Register Byte with register offset
    bitmask: 0xfe00
    pattern: 0x5400
    args: [Rd_0, Rn_3_deref, Rm_6_offset]
    defs: [Rn_3_deref]
    uses: [Rd_0, Rm_6_offset]

  - name: strh$i
    desc: Store Register Halfword with immediate offset
    bitmask: 0xf800
    pattern: 0x8000
    args: [Rd_0, Rn_3_deref, offset_5]
    defs: [Rn_3_deref]
    uses: [Rd_0]

  - name: strh$r
    desc: Store Register Halfword with register offset
    bitmask: 0xfe00
    pattern: 0x5200
    args: [Rd_0, Rn_3_deref, Rm_6_offset]
    defs: [Rn_3_deref]
    uses: [Rd_0, Rm_6_offset]

  - name: subs$3
    desc: Subtract 3-bit immediate
    bitmask: 0xfe00
    pattern: 0x1e00
    args: [Rd_0, Rn_3, immed_3]
    defs: [Rd_0]
    uses: [Rn_3]

  - name: sub$8
    desc: Subtract 8-bit immediate
    suffix: !Unified s
    bitmask: 0xf800
    pattern: 0x3800
    args: [Rd_8, immed_8]
    defs: [Rd_8]
    uses: [Rd_8]

  - name: sub$r
    desc: Subtract register
    suffix: !Unified s
    bitmask: 0xfe00
    pattern: 0x1a00
    args: [Rd_0, Rn_3, Rm_6]
    defs: [Rd_0]

  - name: sub$sp7
    desc: Subtract 7-bit immediate multiple of 4 from SP
    bitmask: 0xff80
    pattern: 0xb080
    args: [sp, sp, rel_immed_7]
    defs: [sp]
    uses: [sp]

  - name: svc
    desc: Supervisor Call
    bitmask: 0xff00
    pattern: 0xdf00
    flags: [!Ual true]
    args: [immed_8]

  - name: swi
    desc: Software Interrupt
    bitmask: 0xff00
    pattern: 0xdf00
    flags: [!Ual false]
    args: [immed_8]

  - name: sxtb
    desc: Sign Extend Byte to 32 bits
    bitmask: 0xffc0
    pattern: 0xb240
    flags: [!Version V6K]
    args: [Rd_0, Rm_3]
    defs: [Rd_0]
    uses: [Rm_3]

  - name: sxth
    desc: Sign Extend Halfword to 32 bits
    bitmask: 0xffc0
    pattern: 0xb200
    flags: [!Version V6K]
    args: [Rd_0, Rm_3]
    defs: [Rd_0]
    uses: [Rm_3]

  - name: tst
    desc: Test
    bitmask: 0xffc0
    pattern: 0x4200
    args: [Rn_0, Rm_3]
    uses: [Rn_0, Rm_3]

  - name: uxtb
    desc: Zero Extend Byte to 32 bits
    bitmask: 0xffc0
    pattern: 0xb2c0
    flags: [!Version V6K]
    args: [Rd_0, Rm_3]
    defs: [Rd_0]
    uses: [Rm_3]

  - name: uxth
    desc: Zero Extend Halfword to 32 bits
    bitmask: 0xffc0
    pattern: 0xb280
    flags: [!Version V6K]
    args: [Rd_0, Rm_3]
    defs: [Rd_0]
    uses: [Rm_3]
