#
5:icache0:tol2bus:ReadClean:Req
8:dcache0:tol2bus:ReadShared:Req
13:dcache0:tol2bus:ReadEx:Req
20:dcache0:tol2bus:WritebackDirty:Req
21:dcache0:tol2bus:CleanEvict:Req
27:icache0:tol2bus:WritebackClean:Req
29:dcache0:tol2bus:Write:Req
35:dcache0:tol2bus:Read:Req
41:dcache0:tol2bus:Upgrade:Req
47:membus:l2:ReadShared:Req
51:membus:l2:Invalidate:Req
#
0:tol2bus:l2:ReadShared:Req
1:l2:membus:ReadShared:Req
2:membus:l2:Read:Resp
3:l2:tol2bus:Read:Resp
4:tol2bus:l2:WritebackDirty:Req
6:tol2bus:l2:ReadClean:Req
10:tol2bus:dcache0:ReadShared:Req
11:dcache0:tol2bus:Read:Resp
12:tol2bus:l2:CleanEvict:Req
14:tol2bus:l2:ReadEx:Req
15:l2:membus:ReadEx:Req
16:membus:l2:ReadEx:Resp
17:l2:tol2bus:ReadEx:Resp
19:tol2bus:dcache0:ReadClean:Req
22:l2:tol2bus:WritebackDirty:Req
23:l2:membus:WritebackDirty:Req
25:l2:tol2bus:CleanEvict:Req
26:l2:membus:CleanEvict:Req
28:tol2bus:l2:WritebackClean:Req
30:tol2bus:l2:Write:Req
31:l2:membus:Write:Req
32:membus:l2:Write:Resp
33:l2:tol2bus:Write:Resp
36:tol2bus:l2:Read:Req
37:l2:membus:Read:Req
39:l2:tol2bus:Upgrade:Resp
40:tol2bus:dcache0:CleanEvict:Req
42:tol2bus:l2:Upgrade:Req
43:membus:l2:Upgrade:Resp
46:l2:tol2bus:ReadShared:Req
48:tol2bus:l2:Read:Resp
50:l2:tol2bus:Invalidate:Req
53:tol2bus:dcache0:Invalidate:Req
54:tol2bus:l2:Invalidate:Resp
55:dcache0:tol2bus:Invalidate:Resp
56:l2:membus:Upgrade:Req
58:tol2bus:dcache0:WritebackDirty:Req
#
7:tol2bus:icache0:Read:Resp
9:tol2bus:dcache0:Read:Resp
18:tol2bus:dcache0:ReadEx:Resp
24:tol2bus:icache0:CleanEvict:Req
34:tol2bus:dcache0:Write:Resp
38:tol2bus:dcache0:Upgrade:Resp
44:tol2bus:icache0:ReadEx:Req
45:tol2bus:icache0:WritebackDirty:Req
49:l2:membus:Read:Resp
52:l2:membus:Invalidate:Resp
57:tol2bus:icache0:ReadShared:Req
#