$date
	Wed Mar 26 14:52:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " in_1 $end
$var reg 1 # in_2 $end
$var reg 1 $ in_3 $end
$var reg 1 % in_4 $end
$var reg 1 & in_5 $end
$var integer 32 ' seed [31:0] $end
$scope module m1 $end
$var wire 1 " in_1 $end
$var wire 1 # in_2 $end
$var wire 1 $ in_3 $end
$var wire 1 % in_4 $end
$var wire 1 & in_5 $end
$var wire 1 ! out $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b11000011110100100110000111010101 '
0&
0%
0$
0#
0"
0!
$end
#10000
1&
1%
0!
1$
1#
1"
b1 (
#20000
1!
0&
0#
b10 (
#30000
0$
1!
1#
b11 (
#40000
1$
1!
0#
b100 (
#50000
1&
0%
0!
0$
b101 (
#60000
1%
0!
1$
1#
0"
b110 (
#70000
0%
0$
0!
0#
b111 (
#80000
1%
0!
1$
1#
b1000 (
#90000
1!
0$
0#
1"
b1001 (
#100000
0&
0!
0%
b1010 (
#110000
b1011 (
