
STM32G0_USBPD_Sink_1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001cc08  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018bc  0801ccc8  0801ccc8  0002ccc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e584  0801e584  000301bc  2**0
                  CONTENTS
  4 .ARM          00000008  0801e584  0801e584  0002e584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e58c  0801e58c  000301bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e58c  0801e58c  0002e58c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e590  0801e590  0002e590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001bc  20000000  0801e594  00030000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00003498  200001bc  0801e750  000301bc  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20003654  0801e750  00033654  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000301bc  2**0
                  CONTENTS, READONLY
 12 .comment      000041e7  00000000  00000000  000301ea  2**0
                  CONTENTS, READONLY
 13 .iar.rtmodel  0000033c  00000000  00000000  000343d1  2**0
                  CONTENTS, READONLY
 14 .iar_vfe_header 00000024  00000000  00000000  00034710  2**2
                  CONTENTS, READONLY
 15 .debug_info   0003547e  00000000  00000000  00034734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000084e8  00000000  00000000  00069bb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002f30  00000000  00000000  000720a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002533  00000000  00000000  00074fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002afff  00000000  00000000  00077503  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00036a95  00000000  00000000  000a2502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000eeb5e  00000000  00000000  000d8f97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  0000beec  00000000  00000000  001c7af8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006c  00000000  00000000  001d39e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001bc 	.word	0x200001bc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0801cc9c 	.word	0x0801cc9c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001c0 	.word	0x200001c0
 8000104:	0801cc9c 	.word	0x0801cc9c

08000108 <USBPD_CAD_Init>:
 8000108:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	0015      	movs	r5, r2
 800010e:	001e      	movs	r6, r3
 8000110:	2400      	movs	r4, #0
 8000112:	4668      	mov	r0, sp
 8000114:	7a00      	ldrb	r0, [r0, #8]
 8000116:	2803      	cmp	r0, #3
 8000118:	d301      	bcc.n	800011e <USBPD_CAD_Init+0x16>
 800011a:	2401      	movs	r4, #1
 800011c:	e01f      	b.n	800015e <USBPD_CAD_Init+0x56>
 800011e:	9100      	str	r1, [sp, #0]
 8000120:	2900      	cmp	r1, #0
 8000122:	d101      	bne.n	8000128 <USBPD_CAD_Init+0x20>
 8000124:	2402      	movs	r4, #2
 8000126:	e01a      	b.n	800015e <USBPD_CAD_Init+0x56>
 8000128:	200c      	movs	r0, #12
 800012a:	f01c f865 	bl	801c1f8 <malloc>
 800012e:	0007      	movs	r7, r0
 8000130:	d101      	bne.n	8000136 <USBPD_CAD_Init+0x2e>
 8000132:	2403      	movs	r4, #3
 8000134:	e013      	b.n	800015e <USBPD_CAD_Init+0x56>
 8000136:	210c      	movs	r1, #12
 8000138:	f01c fa1f 	bl	801c57a <__aeabi_memclr>
 800013c:	603e      	str	r6, [r7, #0]
 800013e:	723c      	strb	r4, [r7, #8]
 8000140:	9800      	ldr	r0, [sp, #0]
 8000142:	6078      	str	r0, [r7, #4]
 8000144:	484a      	ldr	r0, [pc, #296]	; (8000270 <.text_6>)
 8000146:	4669      	mov	r1, sp
 8000148:	7a09      	ldrb	r1, [r1, #8]
 800014a:	0089      	lsls	r1, r1, #2
 800014c:	5047      	str	r7, [r0, r1]
 800014e:	9800      	ldr	r0, [sp, #0]
 8000150:	6843      	ldr	r3, [r0, #4]
 8000152:	0032      	movs	r2, r6
 8000154:	0029      	movs	r1, r5
 8000156:	4668      	mov	r0, sp
 8000158:	7a00      	ldrb	r0, [r0, #8]
 800015a:	f00e fd67 	bl	800ec2c <CAD_Init>
 800015e:	0020      	movs	r0, r4
 8000160:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08000162 <USBPD_CAD_PortEnable>:
 8000162:	2803      	cmp	r0, #3
 8000164:	d203      	bcs.n	800016e <USBPD_CAD_PortEnable+0xc>
 8000166:	4a42      	ldr	r2, [pc, #264]	; (8000270 <.text_6>)
 8000168:	0080      	lsls	r0, r0, #2
 800016a:	5810      	ldr	r0, [r2, r0]
 800016c:	7201      	strb	r1, [r0, #8]
 800016e:	4770      	bx	lr

08000170 <USBPD_CAD_Process>:
 8000170:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8000172:	2400      	movs	r4, #0
 8000174:	4669      	mov	r1, sp
 8000176:	700c      	strb	r4, [r1, #0]
 8000178:	9401      	str	r4, [sp, #4]
 800017a:	2500      	movs	r5, #0
 800017c:	43ed      	mvns	r5, r5
 800017e:	4f3d      	ldr	r7, [pc, #244]	; (8000274 <.text_7>)
 8000180:	483b      	ldr	r0, [pc, #236]	; (8000270 <.text_6>)
 8000182:	00a1      	lsls	r1, r4, #2
 8000184:	1846      	adds	r6, r0, r1
 8000186:	6830      	ldr	r0, [r6, #0]
 8000188:	2800      	cmp	r0, #0
 800018a:	d06c      	beq.n	8000266 <USBPD_CAD_Process+0xf6>
 800018c:	7a00      	ldrb	r0, [r0, #8]
 800018e:	2801      	cmp	r0, #1
 8000190:	d169      	bne.n	8000266 <USBPD_CAD_Process+0xf6>
 8000192:	aa01      	add	r2, sp, #4
 8000194:	4669      	mov	r1, sp
 8000196:	b2e0      	uxtb	r0, r4
 8000198:	f00e fef0 	bl	800ef7c <CAD_StateMachine>
 800019c:	42a8      	cmp	r0, r5
 800019e:	d800      	bhi.n	80001a2 <USBPD_CAD_Process+0x32>
 80001a0:	0005      	movs	r5, r0
 80001a2:	4668      	mov	r0, sp
 80001a4:	7800      	ldrb	r0, [r0, #0]
 80001a6:	2801      	cmp	r0, #1
 80001a8:	d004      	beq.n	80001b4 <USBPD_CAD_Process+0x44>
 80001aa:	2802      	cmp	r0, #2
 80001ac:	d012      	beq.n	80001d4 <USBPD_CAD_Process+0x64>
 80001ae:	2804      	cmp	r0, #4
 80001b0:	d010      	beq.n	80001d4 <USBPD_CAD_Process+0x64>
 80001b2:	e040      	b.n	8000236 <USBPD_CAD_Process+0xc6>
 80001b4:	6830      	ldr	r0, [r6, #0]
 80001b6:	6801      	ldr	r1, [r0, #0]
 80001b8:	680a      	ldr	r2, [r1, #0]
 80001ba:	4b2f      	ldr	r3, [pc, #188]	; (8000278 <.text_8>)
 80001bc:	4013      	ands	r3, r2
 80001be:	600b      	str	r3, [r1, #0]
 80001c0:	6801      	ldr	r1, [r0, #0]
 80001c2:	680a      	ldr	r2, [r1, #0]
 80001c4:	23c0      	movs	r3, #192	; 0xc0
 80001c6:	439a      	bics	r2, r3
 80001c8:	600a      	str	r2, [r1, #0]
 80001ca:	6800      	ldr	r0, [r0, #0]
 80001cc:	6801      	ldr	r1, [r0, #0]
 80001ce:	4039      	ands	r1, r7
 80001d0:	6001      	str	r1, [r0, #0]
 80001d2:	e034      	b.n	800023e <USBPD_CAD_Process+0xce>
 80001d4:	6830      	ldr	r0, [r6, #0]
 80001d6:	9901      	ldr	r1, [sp, #4]
 80001d8:	2901      	cmp	r1, #1
 80001da:	6801      	ldr	r1, [r0, #0]
 80001dc:	680a      	ldr	r2, [r1, #0]
 80001de:	d103      	bne.n	80001e8 <USBPD_CAD_Process+0x78>
 80001e0:	403a      	ands	r2, r7
 80001e2:	2380      	movs	r3, #128	; 0x80
 80001e4:	01db      	lsls	r3, r3, #7
 80001e6:	e002      	b.n	80001ee <USBPD_CAD_Process+0x7e>
 80001e8:	403a      	ands	r2, r7
 80001ea:	2380      	movs	r3, #128	; 0x80
 80001ec:	019b      	lsls	r3, r3, #6
 80001ee:	4313      	orrs	r3, r2
 80001f0:	600b      	str	r3, [r1, #0]
 80001f2:	6801      	ldr	r1, [r0, #0]
 80001f4:	680b      	ldr	r3, [r1, #0]
 80001f6:	22c0      	movs	r2, #192	; 0xc0
 80001f8:	4393      	bics	r3, r2
 80001fa:	469c      	mov	ip, r3
 80001fc:	9a01      	ldr	r2, [sp, #4]
 80001fe:	0193      	lsls	r3, r2, #6
 8000200:	22c0      	movs	r2, #192	; 0xc0
 8000202:	401a      	ands	r2, r3
 8000204:	4663      	mov	r3, ip
 8000206:	431a      	orrs	r2, r3
 8000208:	600a      	str	r2, [r1, #0]
 800020a:	6801      	ldr	r1, [r0, #0]
 800020c:	680a      	ldr	r2, [r1, #0]
 800020e:	2380      	movs	r3, #128	; 0x80
 8000210:	015b      	lsls	r3, r3, #5
 8000212:	4313      	orrs	r3, r2
 8000214:	600b      	str	r3, [r1, #0]
 8000216:	6800      	ldr	r0, [r0, #0]
 8000218:	6801      	ldr	r1, [r0, #0]
 800021a:	074a      	lsls	r2, r1, #29
 800021c:	0fd2      	lsrs	r2, r2, #31
 800021e:	d103      	bne.n	8000228 <USBPD_CAD_Process+0xb8>
 8000220:	2208      	movs	r2, #8
 8000222:	4391      	bics	r1, r2
 8000224:	6001      	str	r1, [r0, #0]
 8000226:	e002      	b.n	800022e <USBPD_CAD_Process+0xbe>
 8000228:	2208      	movs	r2, #8
 800022a:	430a      	orrs	r2, r1
 800022c:	6002      	str	r2, [r0, #0]
 800022e:	2168      	movs	r1, #104	; 0x68
 8000230:	b2e0      	uxtb	r0, r4
 8000232:	f000 f925 	bl	8000480 <USBPD_PE_Notification>
 8000236:	4668      	mov	r0, sp
 8000238:	7800      	ldrb	r0, [r0, #0]
 800023a:	2800      	cmp	r0, #0
 800023c:	d013      	beq.n	8000266 <USBPD_CAD_Process+0xf6>
 800023e:	9a01      	ldr	r2, [sp, #4]
 8000240:	4668      	mov	r0, sp
 8000242:	7801      	ldrb	r1, [r0, #0]
 8000244:	b2e0      	uxtb	r0, r4
 8000246:	6833      	ldr	r3, [r6, #0]
 8000248:	685b      	ldr	r3, [r3, #4]
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4798      	blx	r3
 800024e:	4668      	mov	r0, sp
 8000250:	7800      	ldrb	r0, [r0, #0]
 8000252:	2801      	cmp	r0, #1
 8000254:	d003      	beq.n	800025e <USBPD_CAD_Process+0xee>
 8000256:	4668      	mov	r0, sp
 8000258:	7800      	ldrb	r0, [r0, #0]
 800025a:	2803      	cmp	r0, #3
 800025c:	d103      	bne.n	8000266 <USBPD_CAD_Process+0xf6>
 800025e:	2169      	movs	r1, #105	; 0x69
 8000260:	b2e0      	uxtb	r0, r4
 8000262:	f000 f90d 	bl	8000480 <USBPD_PE_Notification>
 8000266:	1c64      	adds	r4, r4, #1
 8000268:	2c03      	cmp	r4, #3
 800026a:	d389      	bcc.n	8000180 <USBPD_CAD_Process+0x10>
 800026c:	0028      	movs	r0, r5
 800026e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08000270 <.text_6>:
 8000270:	200001d8 	.word	0x200001d8

08000274 <.text_7>:
 8000274:	ffff9fff 	.word	0xffff9fff

08000278 <.text_8>:
 8000278:	ffffefff 	.word	0xffffefff

0800027c <USBPD_CAD_AssertRd>:
 800027c:	b510      	push	{r4, lr}
 800027e:	0004      	movs	r4, r0
 8000280:	f010 fb48 	bl	8010914 <USBPDM1_DeAssertRp>
 8000284:	0020      	movs	r0, r4
 8000286:	f010 fb4f 	bl	8010928 <USBPDM1_AssertRd>
 800028a:	bd10      	pop	{r4, pc}

0800028c <USBPD_CAD_AssertRp>:
 800028c:	b510      	push	{r4, lr}
 800028e:	0004      	movs	r4, r0
 8000290:	f010 fbf0 	bl	8010a74 <USBPDM1_DeAssertRd>
 8000294:	0020      	movs	r0, r4
 8000296:	f010 fa85 	bl	80107a4 <USBPDM1_AssertRp>
 800029a:	bd10      	pop	{r4, pc}

0800029c <USBPD_CAD_EnterErrorRecovery>:
 800029c:	b580      	push	{r7, lr}
 800029e:	f00e fda7 	bl	800edf0 <CAD_Enter_ErrorRecovery>
 80002a2:	bd01      	pop	{r0, pc}

080002a4 <USBPD_CAD_SRC_SetRpResistor>:
 80002a4:	b510      	push	{r4, lr}
 80002a6:	2404      	movs	r4, #4
 80002a8:	f00e fe0c 	bl	800eec4 <CAD_Set_ResistorRp>
 80002ac:	2800      	cmp	r0, #0
 80002ae:	d100      	bne.n	80002b2 <USBPD_CAD_SRC_SetRpResistor+0xe>
 80002b0:	2400      	movs	r4, #0
 80002b2:	0020      	movs	r0, r4
 80002b4:	bd10      	pop	{r4, pc}

080002b6 <USBPD_CAD_SetRpResistor>:
 80002b6:	b580      	push	{r7, lr}
 80002b8:	f7ff fff4 	bl	80002a4 <USBPD_CAD_SRC_SetRpResistor>
 80002bc:	bd02      	pop	{r1, pc}

080002be <USBPD_CAD_GetMemoryConsumption>:
 80002be:	2024      	movs	r0, #36	; 0x24
 80002c0:	4770      	bx	lr
	...

080002c4 <USBPD_PE_Init>:
 80002c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002c6:	000e      	movs	r6, r1
 80002c8:	0017      	movs	r7, r2
 80002ca:	001c      	movs	r4, r3
 80002cc:	6871      	ldr	r1, [r6, #4]
 80002ce:	070a      	lsls	r2, r1, #28
 80002d0:	0fd2      	lsrs	r2, r2, #31
 80002d2:	d002      	beq.n	80002da <USBPD_PE_Init+0x16>
 80002d4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d002      	beq.n	80002e0 <USBPD_PE_Init+0x1c>
 80002da:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80002dc:	2900      	cmp	r1, #0
 80002de:	d101      	bne.n	80002e4 <USBPD_PE_Init+0x20>
 80002e0:	241b      	movs	r4, #27
 80002e2:	e04a      	b.n	800037a <USBPD_PE_Init+0xb6>
 80002e4:	4669      	mov	r1, sp
 80002e6:	7008      	strb	r0, [r1, #0]
 80002e8:	4668      	mov	r0, sp
 80002ea:	7800      	ldrb	r0, [r0, #0]
 80002ec:	2803      	cmp	r0, #3
 80002ee:	d301      	bcc.n	80002f4 <USBPD_PE_Init+0x30>
 80002f0:	2417      	movs	r4, #23
 80002f2:	e042      	b.n	800037a <USBPD_PE_Init+0xb6>
 80002f4:	2096      	movs	r0, #150	; 0x96
 80002f6:	00c0      	lsls	r0, r0, #3
 80002f8:	f01b ff7e 	bl	801c1f8 <malloc>
 80002fc:	0005      	movs	r5, r0
 80002fe:	d101      	bne.n	8000304 <USBPD_PE_Init+0x40>
 8000300:	2416      	movs	r4, #22
 8000302:	e03a      	b.n	800037a <USBPD_PE_Init+0xb6>
 8000304:	2196      	movs	r1, #150	; 0x96
 8000306:	00c9      	lsls	r1, r1, #3
 8000308:	f01c f937 	bl	801c57a <__aeabi_memclr>
 800030c:	487a      	ldr	r0, [pc, #488]	; (80004f8 <.text_16>)
 800030e:	4669      	mov	r1, sp
 8000310:	7809      	ldrb	r1, [r1, #0]
 8000312:	0089      	lsls	r1, r1, #2
 8000314:	5045      	str	r5, [r0, r1]
 8000316:	602e      	str	r6, [r5, #0]
 8000318:	606f      	str	r7, [r5, #4]
 800031a:	4668      	mov	r0, sp
 800031c:	7800      	ldrb	r0, [r0, #0]
 800031e:	7428      	strb	r0, [r5, #16]
 8000320:	60ac      	str	r4, [r5, #8]
 8000322:	4876      	ldr	r0, [pc, #472]	; (80004fc <.text_17>)
 8000324:	182b      	adds	r3, r5, r0
 8000326:	4876      	ldr	r0, [pc, #472]	; (8000500 <.text_18>)
 8000328:	182a      	adds	r2, r5, r0
 800032a:	0031      	movs	r1, r6
 800032c:	4668      	mov	r0, sp
 800032e:	7800      	ldrb	r0, [r0, #0]
 8000330:	f005 f98c 	bl	800564c <USBPD_PRL_Init>
 8000334:	0004      	movs	r4, r0
 8000336:	d120      	bne.n	800037a <USBPD_PE_Init+0xb6>
 8000338:	6868      	ldr	r0, [r5, #4]
 800033a:	6801      	ldr	r1, [r0, #0]
 800033c:	2703      	movs	r7, #3
 800033e:	682a      	ldr	r2, [r5, #0]
 8000340:	6852      	ldr	r2, [r2, #4]
 8000342:	0753      	lsls	r3, r2, #29
 8000344:	0fdb      	lsrs	r3, r3, #31
 8000346:	d006      	beq.n	8000356 <USBPD_PE_Init+0x92>
 8000348:	2208      	movs	r2, #8
 800034a:	430a      	orrs	r2, r1
 800034c:	6002      	str	r2, [r0, #0]
 800034e:	6873      	ldr	r3, [r6, #4]
 8000350:	403b      	ands	r3, r7
 8000352:	2201      	movs	r2, #1
 8000354:	e005      	b.n	8000362 <USBPD_PE_Init+0x9e>
 8000356:	2208      	movs	r2, #8
 8000358:	4391      	bics	r1, r2
 800035a:	6001      	str	r1, [r0, #0]
 800035c:	6873      	ldr	r3, [r6, #4]
 800035e:	403b      	ands	r3, r7
 8000360:	2200      	movs	r2, #0
 8000362:	4611      	mov	r1, r2
 8000364:	4668      	mov	r0, sp
 8000366:	7800      	ldrb	r0, [r0, #0]
 8000368:	f005 f9ab 	bl	80056c2 <USBPD_PRL_SetHeader>
 800036c:	6870      	ldr	r0, [r6, #4]
 800036e:	4007      	ands	r7, r0
 8000370:	0039      	movs	r1, r7
 8000372:	4668      	mov	r0, sp
 8000374:	7800      	ldrb	r0, [r0, #0]
 8000376:	f005 f9e2 	bl	800573e <USBPD_PRL_CBL_SetHeaderSpecification>
 800037a:	0020      	movs	r0, r4
 800037c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800037e <USBPD_PE_TimerCounter>:
 800037e:	495e      	ldr	r1, [pc, #376]	; (80004f8 <.text_16>)
 8000380:	0080      	lsls	r0, r0, #2
 8000382:	5808      	ldr	r0, [r1, r0]
 8000384:	49b4      	ldr	r1, [pc, #720]	; (8000658 <.text_20>)
 8000386:	084a      	lsrs	r2, r1, #1
 8000388:	8bc3      	ldrh	r3, [r0, #30]
 800038a:	4213      	tst	r3, r2
 800038c:	d002      	beq.n	8000394 <USBPD_PE_TimerCounter+0x16>
 800038e:	8bc3      	ldrh	r3, [r0, #30]
 8000390:	185b      	adds	r3, r3, r1
 8000392:	83c3      	strh	r3, [r0, #30]
 8000394:	8c03      	ldrh	r3, [r0, #32]
 8000396:	4213      	tst	r3, r2
 8000398:	d002      	beq.n	80003a0 <USBPD_PE_TimerCounter+0x22>
 800039a:	8c03      	ldrh	r3, [r0, #32]
 800039c:	185b      	adds	r3, r3, r1
 800039e:	8403      	strh	r3, [r0, #32]
 80003a0:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 80003a2:	4213      	tst	r3, r2
 80003a4:	d002      	beq.n	80003ac <USBPD_PE_TimerCounter+0x2e>
 80003a6:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 80003a8:	185b      	adds	r3, r3, r1
 80003aa:	84c3      	strh	r3, [r0, #38]	; 0x26
 80003ac:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80003ae:	4213      	tst	r3, r2
 80003b0:	d002      	beq.n	80003b8 <USBPD_PE_TimerCounter+0x3a>
 80003b2:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80003b4:	185b      	adds	r3, r3, r1
 80003b6:	8443      	strh	r3, [r0, #34]	; 0x22
 80003b8:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 80003ba:	4213      	tst	r3, r2
 80003bc:	d002      	beq.n	80003c4 <USBPD_PE_TimerCounter+0x46>
 80003be:	8c82      	ldrh	r2, [r0, #36]	; 0x24
 80003c0:	1851      	adds	r1, r2, r1
 80003c2:	8481      	strh	r1, [r0, #36]	; 0x24
 80003c4:	4770      	bx	lr

080003c6 <USBPD_PE_TimerCounteUpdate>:
 80003c6:	b570      	push	{r4, r5, r6, lr}
 80003c8:	000e      	movs	r6, r1
 80003ca:	494b      	ldr	r1, [pc, #300]	; (80004f8 <.text_16>)
 80003cc:	0080      	lsls	r0, r0, #2
 80003ce:	580c      	ldr	r4, [r1, r0]
 80003d0:	2180      	movs	r1, #128	; 0x80
 80003d2:	0209      	lsls	r1, r1, #8
 80003d4:	428e      	cmp	r6, r1
 80003d6:	da28      	bge.n	800042a <USBPD_PE_TimerCounteUpdate+0x64>
 80003d8:	1e4d      	subs	r5, r1, #1
 80003da:	8be0      	ldrh	r0, [r4, #30]
 80003dc:	4228      	tst	r0, r5
 80003de:	d004      	beq.n	80003ea <USBPD_PE_TimerCounteUpdate+0x24>
 80003e0:	0031      	movs	r1, r6
 80003e2:	8be0      	ldrh	r0, [r4, #30]
 80003e4:	f000 ffcb 	bl	800137e <PE_UpdateTimer>
 80003e8:	83e0      	strh	r0, [r4, #30]
 80003ea:	8c20      	ldrh	r0, [r4, #32]
 80003ec:	4228      	tst	r0, r5
 80003ee:	d004      	beq.n	80003fa <USBPD_PE_TimerCounteUpdate+0x34>
 80003f0:	0031      	movs	r1, r6
 80003f2:	8c20      	ldrh	r0, [r4, #32]
 80003f4:	f000 ffc3 	bl	800137e <PE_UpdateTimer>
 80003f8:	8420      	strh	r0, [r4, #32]
 80003fa:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
 80003fc:	4228      	tst	r0, r5
 80003fe:	d004      	beq.n	800040a <USBPD_PE_TimerCounteUpdate+0x44>
 8000400:	0031      	movs	r1, r6
 8000402:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
 8000404:	f000 ffbb 	bl	800137e <PE_UpdateTimer>
 8000408:	84e0      	strh	r0, [r4, #38]	; 0x26
 800040a:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 800040c:	4228      	tst	r0, r5
 800040e:	d004      	beq.n	800041a <USBPD_PE_TimerCounteUpdate+0x54>
 8000410:	0031      	movs	r1, r6
 8000412:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 8000414:	f000 ffb3 	bl	800137e <PE_UpdateTimer>
 8000418:	8460      	strh	r0, [r4, #34]	; 0x22
 800041a:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 800041c:	4228      	tst	r0, r5
 800041e:	d004      	beq.n	800042a <USBPD_PE_TimerCounteUpdate+0x64>
 8000420:	0031      	movs	r1, r6
 8000422:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 8000424:	f000 ffab 	bl	800137e <PE_UpdateTimer>
 8000428:	84a0      	strh	r0, [r4, #36]	; 0x24
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <USBPD_PE_IsCableConnected>:
 800042c:	b510      	push	{r4, lr}
 800042e:	4a32      	ldr	r2, [pc, #200]	; (80004f8 <.text_16>)
 8000430:	0080      	lsls	r0, r0, #2
 8000432:	5810      	ldr	r0, [r2, r0]
 8000434:	6842      	ldr	r2, [r0, #4]
 8000436:	6813      	ldr	r3, [r2, #0]
 8000438:	4cb2      	ldr	r4, [pc, #712]	; (8000704 <.text_22>)
 800043a:	401c      	ands	r4, r3
 800043c:	0309      	lsls	r1, r1, #12
 800043e:	2380      	movs	r3, #128	; 0x80
 8000440:	015b      	lsls	r3, r3, #5
 8000442:	4019      	ands	r1, r3
 8000444:	4321      	orrs	r1, r4
 8000446:	6011      	str	r1, [r2, #0]
 8000448:	2148      	movs	r1, #72	; 0x48
 800044a:	7441      	strb	r1, [r0, #17]
 800044c:	bd10      	pop	{r4, pc}

0800044e <USBPD_PE_StateMachine_Reset>:
 800044e:	2148      	movs	r1, #72	; 0x48
 8000450:	4a29      	ldr	r2, [pc, #164]	; (80004f8 <.text_16>)
 8000452:	0080      	lsls	r0, r0, #2
 8000454:	5810      	ldr	r0, [r2, r0]
 8000456:	7441      	strb	r1, [r0, #17]
 8000458:	4770      	bx	lr

0800045a <USBPD_PE_StateMachine_Stop>:
 800045a:	b580      	push	{r7, lr}
 800045c:	f005 fc34 	bl	8005cc8 <USBPD_PRL_Stop>
 8000460:	bd01      	pop	{r0, pc}

08000462 <USBPD_PE_StateMachine_DRP>:
 8000462:	b580      	push	{r7, lr}
 8000464:	4924      	ldr	r1, [pc, #144]	; (80004f8 <.text_16>)
 8000466:	0082      	lsls	r2, r0, #2
 8000468:	5889      	ldr	r1, [r1, r2]
 800046a:	6849      	ldr	r1, [r1, #4]
 800046c:	6809      	ldr	r1, [r1, #0]
 800046e:	074a      	lsls	r2, r1, #29
 8000470:	0fd2      	lsrs	r2, r2, #31
 8000472:	d002      	beq.n	800047a <USBPD_PE_StateMachine_DRP+0x18>
 8000474:	f002 fb8a 	bl	8002b8c <USBPD_PE_StateMachine_SRC>
 8000478:	bd02      	pop	{r1, pc}
 800047a:	f001 fcd5 	bl	8001e28 <USBPD_PE_StateMachine_SNK>
 800047e:	bd02      	pop	{r1, pc}

08000480 <USBPD_PE_Notification>:
 8000480:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8000482:	0004      	movs	r4, r0
 8000484:	2803      	cmp	r0, #3
 8000486:	d211      	bcs.n	80004ac <USBPD_PE_Notification+0x2c>
 8000488:	000d      	movs	r5, r1
 800048a:	2000      	movs	r0, #0
 800048c:	9000      	str	r0, [sp, #0]
 800048e:	2300      	movs	r3, #0
 8000490:	002a      	movs	r2, r5
 8000492:	0021      	movs	r1, r4
 8000494:	2009      	movs	r0, #9
 8000496:	4eb2      	ldr	r6, [pc, #712]	; (8000760 <.text_24>)
 8000498:	6836      	ldr	r6, [r6, #0]
 800049a:	47b0      	blx	r6
 800049c:	0029      	movs	r1, r5
 800049e:	0020      	movs	r0, r4
 80004a0:	4ab0      	ldr	r2, [pc, #704]	; (8000764 <.text_25>)
 80004a2:	00a3      	lsls	r3, r4, #2
 80004a4:	58d2      	ldr	r2, [r2, r3]
 80004a6:	6892      	ldr	r2, [r2, #8]
 80004a8:	68d2      	ldr	r2, [r2, #12]
 80004aa:	4790      	blx	r2
 80004ac:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

080004ae <USBPD_PE_InitVDM_Callback>:
 80004ae:	4aad      	ldr	r2, [pc, #692]	; (8000764 <.text_25>)
 80004b0:	0080      	lsls	r0, r0, #2
 80004b2:	5810      	ldr	r0, [r2, r0]
 80004b4:	60c1      	str	r1, [r0, #12]
 80004b6:	4770      	bx	lr

080004b8 <USBPD_PE_Request_HardReset>:
 80004b8:	b580      	push	{r7, lr}
 80004ba:	49aa      	ldr	r1, [pc, #680]	; (8000764 <.text_25>)
 80004bc:	0082      	lsls	r2, r0, #2
 80004be:	5889      	ldr	r1, [r1, r2]
 80004c0:	220f      	movs	r2, #15
 80004c2:	2332      	movs	r3, #50	; 0x32
 80004c4:	54ca      	strb	r2, [r1, r3]
 80004c6:	6889      	ldr	r1, [r1, #8]
 80004c8:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80004ca:	4788      	blx	r1
 80004cc:	2000      	movs	r0, #0
 80004ce:	bd02      	pop	{r1, pc}

080004d0 <USBPD_PE_Request_CableReset>:
 80004d0:	b580      	push	{r7, lr}
 80004d2:	4909      	ldr	r1, [pc, #36]	; (80004f8 <.text_16>)
 80004d4:	0082      	lsls	r2, r0, #2
 80004d6:	5889      	ldr	r1, [r1, r2]
 80004d8:	684a      	ldr	r2, [r1, #4]
 80004da:	6812      	ldr	r2, [r2, #0]
 80004dc:	4ba2      	ldr	r3, [pc, #648]	; (8000768 <.text_26>)
 80004de:	4013      	ands	r3, r2
 80004e0:	4aa2      	ldr	r2, [pc, #648]	; (800076c <.text_27>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d105      	bne.n	80004f2 <USBPD_PE_Request_CableReset+0x22>
 80004e6:	2299      	movs	r2, #153	; 0x99
 80004e8:	2332      	movs	r3, #50	; 0x32
 80004ea:	54ca      	strb	r2, [r1, r3]
 80004ec:	6889      	ldr	r1, [r1, #8]
 80004ee:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80004f0:	4788      	blx	r1
 80004f2:	2010      	movs	r0, #16
 80004f4:	bd02      	pop	{r1, pc}
	...

080004f8 <.text_16>:
 80004f8:	200001e4 	.word	0x200001e4

080004fc <.text_17>:
 80004fc:	0000048e 	.word	0x0000048e

08000500 <.text_18>:
 8000500:	00000281 	.word	0x00000281

08000504 <USBPD_PE_Request_CtrlMessage>:
 8000504:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000506:	b096      	sub	sp, #88	; 0x58
 8000508:	4896      	ldr	r0, [pc, #600]	; (8000764 <.text_25>)
 800050a:	a916      	add	r1, sp, #88	; 0x58
 800050c:	7809      	ldrb	r1, [r1, #0]
 800050e:	0089      	lsls	r1, r1, #2
 8000510:	5840      	ldr	r0, [r0, r1]
 8000512:	9001      	str	r0, [sp, #4]
 8000514:	2400      	movs	r4, #0
 8000516:	a802      	add	r0, sp, #8
 8000518:	4995      	ldr	r1, [pc, #596]	; (8000770 <.text_28>)
 800051a:	224c      	movs	r2, #76	; 0x4c
 800051c:	f01c f822 	bl	801c564 <__aeabi_memcpy>
 8000520:	2303      	movs	r3, #3
 8000522:	9801      	ldr	r0, [sp, #4]
 8000524:	2132      	movs	r1, #50	; 0x32
 8000526:	5c40      	ldrb	r0, [r0, r1]
 8000528:	2800      	cmp	r0, #0
 800052a:	d105      	bne.n	8000538 <USBPD_PE_Request_CtrlMessage+0x34>
 800052c:	9801      	ldr	r0, [sp, #4]
 800052e:	6840      	ldr	r0, [r0, #4]
 8000530:	6800      	ldr	r0, [r0, #0]
 8000532:	04c1      	lsls	r1, r0, #19
 8000534:	0fc9      	lsrs	r1, r1, #31
 8000536:	d101      	bne.n	800053c <USBPD_PE_Request_CtrlMessage+0x38>
 8000538:	2403      	movs	r4, #3
 800053a:	e089      	b.n	8000650 <USBPD_PE_Request_CtrlMessage+0x14c>
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	6809      	ldr	r1, [r1, #0]
 8000540:	684a      	ldr	r2, [r1, #4]
 8000542:	0712      	lsls	r2, r2, #28
 8000544:	0fd5      	lsrs	r5, r2, #31
 8000546:	466a      	mov	r2, sp
 8000548:	7055      	strb	r5, [r2, #1]
 800054a:	2201      	movs	r2, #1
 800054c:	0885      	lsrs	r5, r0, #2
 800054e:	4015      	ands	r5, r2
 8000550:	d103      	bne.n	800055a <USBPD_PE_Request_CtrlMessage+0x56>
 8000552:	2502      	movs	r5, #2
 8000554:	466f      	mov	r7, sp
 8000556:	703c      	strb	r4, [r7, #0]
 8000558:	e003      	b.n	8000562 <USBPD_PE_Request_CtrlMessage+0x5e>
 800055a:	2500      	movs	r5, #0
 800055c:	2604      	movs	r6, #4
 800055e:	466f      	mov	r7, sp
 8000560:	703e      	strb	r6, [r7, #0]
 8000562:	0546      	lsls	r6, r0, #21
 8000564:	0f76      	lsrs	r6, r6, #29
 8000566:	2e03      	cmp	r6, #3
 8000568:	d101      	bne.n	800056e <USBPD_PE_Request_CtrlMessage+0x6a>
 800056a:	2608      	movs	r6, #8
 800056c:	e000      	b.n	8000570 <USBPD_PE_Request_CtrlMessage+0x6c>
 800056e:	2600      	movs	r6, #0
 8000570:	4018      	ands	r0, r3
 8000572:	2802      	cmp	r0, #2
 8000574:	d101      	bne.n	800057a <USBPD_PE_Request_CtrlMessage+0x76>
 8000576:	2040      	movs	r0, #64	; 0x40
 8000578:	e000      	b.n	800057c <USBPD_PE_Request_CtrlMessage+0x78>
 800057a:	2000      	movs	r0, #0
 800057c:	787f      	ldrb	r7, [r7, #1]
 800057e:	433d      	orrs	r5, r7
 8000580:	466f      	mov	r7, sp
 8000582:	783f      	ldrb	r7, [r7, #0]
 8000584:	432f      	orrs	r7, r5
 8000586:	433e      	orrs	r6, r7
 8000588:	4330      	orrs	r0, r6
 800058a:	4003      	ands	r3, r0
 800058c:	d002      	beq.n	8000594 <USBPD_PE_Request_CtrlMessage+0x90>
 800058e:	0003      	movs	r3, r0
 8000590:	2010      	movs	r0, #16
 8000592:	4318      	orrs	r0, r3
 8000594:	2505      	movs	r5, #5
 8000596:	4228      	tst	r0, r5
 8000598:	d002      	beq.n	80005a0 <USBPD_PE_Request_CtrlMessage+0x9c>
 800059a:	0003      	movs	r3, r0
 800059c:	2020      	movs	r0, #32
 800059e:	4318      	orrs	r0, r3
 80005a0:	ab17      	add	r3, sp, #92	; 0x5c
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	005e      	lsls	r6, r3, #1
 80005a6:	18f3      	adds	r3, r6, r3
 80005a8:	9300      	str	r3, [sp, #0]
 80005aa:	ab02      	add	r3, sp, #8
 80005ac:	9e00      	ldr	r6, [sp, #0]
 80005ae:	5d9e      	ldrb	r6, [r3, r6]
 80005b0:	4030      	ands	r0, r6
 80005b2:	42b0      	cmp	r0, r6
 80005b4:	d11f      	bne.n	80005f6 <USBPD_PE_Request_CtrlMessage+0xf2>
 80005b6:	9e01      	ldr	r6, [sp, #4]
 80005b8:	2733      	movs	r7, #51	; 0x33
 80005ba:	55f4      	strb	r4, [r6, r7]
 80005bc:	9801      	ldr	r0, [sp, #4]
 80005be:	4eb2      	ldr	r6, [pc, #712]	; (8000888 <.text_30>)
 80005c0:	1980      	adds	r0, r0, r6
 80005c2:	ae17      	add	r6, sp, #92	; 0x5c
 80005c4:	7836      	ldrb	r6, [r6, #0]
 80005c6:	2e05      	cmp	r6, #5
 80005c8:	d031      	beq.n	800062e <USBPD_PE_Request_CtrlMessage+0x12a>
 80005ca:	2e0b      	cmp	r6, #11
 80005cc:	d00e      	beq.n	80005ec <USBPD_PE_Request_CtrlMessage+0xe8>
 80005ce:	2e0d      	cmp	r6, #13
 80005d0:	d028      	beq.n	8000624 <USBPD_PE_Request_CtrlMessage+0x120>
 80005d2:	2e11      	cmp	r6, #17
 80005d4:	d011      	beq.n	80005fa <USBPD_PE_Request_CtrlMessage+0xf6>
 80005d6:	2e12      	cmp	r6, #18
 80005d8:	d013      	beq.n	8000602 <USBPD_PE_Request_CtrlMessage+0xfe>
 80005da:	2e14      	cmp	r6, #20
 80005dc:	d013      	beq.n	8000606 <USBPD_PE_Request_CtrlMessage+0x102>
 80005de:	2e15      	cmp	r6, #21
 80005e0:	d017      	beq.n	8000612 <USBPD_PE_Request_CtrlMessage+0x10e>
 80005e2:	2e16      	cmp	r6, #22
 80005e4:	d00b      	beq.n	80005fe <USBPD_PE_Request_CtrlMessage+0xfa>
 80005e6:	2e18      	cmp	r6, #24
 80005e8:	d01c      	beq.n	8000624 <USBPD_PE_Request_CtrlMessage+0x120>
 80005ea:	e021      	b.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 80005ec:	9901      	ldr	r1, [sp, #4]
 80005ee:	6889      	ldr	r1, [r1, #8]
 80005f0:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80005f2:	2900      	cmp	r1, #0
 80005f4:	d11c      	bne.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 80005f6:	2402      	movs	r4, #2
 80005f8:	e02a      	b.n	8000650 <USBPD_PE_Request_CtrlMessage+0x14c>
 80005fa:	2111      	movs	r1, #17
 80005fc:	e010      	b.n	8000620 <USBPD_PE_Request_CtrlMessage+0x11c>
 80005fe:	2116      	movs	r1, #22
 8000600:	e00e      	b.n	8000620 <USBPD_PE_Request_CtrlMessage+0x11c>
 8000602:	2112      	movs	r1, #18
 8000604:	e00c      	b.n	8000620 <USBPD_PE_Request_CtrlMessage+0x11c>
 8000606:	8909      	ldrh	r1, [r1, #8]
 8000608:	0889      	lsrs	r1, r1, #2
 800060a:	4211      	tst	r1, r2
 800060c:	d110      	bne.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 800060e:	2410      	movs	r4, #16
 8000610:	e01e      	b.n	8000650 <USBPD_PE_Request_CtrlMessage+0x14c>
 8000612:	8909      	ldrh	r1, [r1, #8]
 8000614:	09c9      	lsrs	r1, r1, #7
 8000616:	4211      	tst	r1, r2
 8000618:	d101      	bne.n	800061e <USBPD_PE_Request_CtrlMessage+0x11a>
 800061a:	2010      	movs	r0, #16
 800061c:	e019      	b.n	8000652 <USBPD_PE_Request_CtrlMessage+0x14e>
 800061e:	2115      	movs	r1, #21
 8000620:	7001      	strb	r1, [r0, #0]
 8000622:	e005      	b.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000624:	a918      	add	r1, sp, #96	; 0x60
 8000626:	7809      	ldrb	r1, [r1, #0]
 8000628:	9a01      	ldr	r2, [sp, #4]
 800062a:	55d1      	strb	r1, [r2, r7]
 800062c:	e000      	b.n	8000630 <USBPD_PE_Request_CtrlMessage+0x12c>
 800062e:	7005      	strb	r5, [r0, #0]
 8000630:	9900      	ldr	r1, [sp, #0]
 8000632:	1859      	adds	r1, r3, r1
 8000634:	7849      	ldrb	r1, [r1, #1]
 8000636:	7041      	strb	r1, [r0, #1]
 8000638:	9800      	ldr	r0, [sp, #0]
 800063a:	1818      	adds	r0, r3, r0
 800063c:	7880      	ldrb	r0, [r0, #2]
 800063e:	9901      	ldr	r1, [sp, #4]
 8000640:	2232      	movs	r2, #50	; 0x32
 8000642:	5488      	strb	r0, [r1, r2]
 8000644:	a816      	add	r0, sp, #88	; 0x58
 8000646:	7800      	ldrb	r0, [r0, #0]
 8000648:	9901      	ldr	r1, [sp, #4]
 800064a:	6889      	ldr	r1, [r1, #8]
 800064c:	6a89      	ldr	r1, [r1, #40]	; 0x28
 800064e:	4788      	blx	r1
 8000650:	0020      	movs	r0, r4
 8000652:	b019      	add	sp, #100	; 0x64
 8000654:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000658 <.text_20>:
 8000658:	0000ffff 	.word	0x0000ffff

0800065c <USBPD_PE_Request_DataMessage>:
 800065c:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	000b      	movs	r3, r1
 8000662:	0017      	movs	r7, r2
 8000664:	483f      	ldr	r0, [pc, #252]	; (8000764 <.text_25>)
 8000666:	4669      	mov	r1, sp
 8000668:	7a09      	ldrb	r1, [r1, #8]
 800066a:	0089      	lsls	r1, r1, #2
 800066c:	5841      	ldr	r1, [r0, r1]
 800066e:	2402      	movs	r4, #2
 8000670:	2032      	movs	r0, #50	; 0x32
 8000672:	5c08      	ldrb	r0, [r1, r0]
 8000674:	2800      	cmp	r0, #0
 8000676:	d105      	bne.n	8000684 <USBPD_PE_Request_DataMessage+0x28>
 8000678:	2001      	movs	r0, #1
 800067a:	684a      	ldr	r2, [r1, #4]
 800067c:	6812      	ldr	r2, [r2, #0]
 800067e:	0b12      	lsrs	r2, r2, #12
 8000680:	4002      	ands	r2, r0
 8000682:	d101      	bne.n	8000688 <USBPD_PE_Request_DataMessage+0x2c>
 8000684:	2403      	movs	r4, #3
 8000686:	e021      	b.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
 8000688:	466a      	mov	r2, sp
 800068a:	7013      	strb	r3, [r2, #0]
 800068c:	2200      	movs	r2, #0
 800068e:	2533      	movs	r5, #51	; 0x33
 8000690:	554a      	strb	r2, [r1, r5]
 8000692:	000b      	movs	r3, r1
 8000694:	3332      	adds	r3, #50	; 0x32
 8000696:	4dc0      	ldr	r5, [pc, #768]	; (8000998 <.text_36>)
 8000698:	4ec0      	ldr	r6, [pc, #768]	; (800099c <.text_37>)
 800069a:	9701      	str	r7, [sp, #4]
 800069c:	466f      	mov	r7, sp
 800069e:	783f      	ldrb	r7, [r7, #0]
 80006a0:	2f01      	cmp	r7, #1
 80006a2:	d004      	beq.n	80006ae <USBPD_PE_Request_DataMessage+0x52>
 80006a4:	2f06      	cmp	r7, #6
 80006a6:	d013      	beq.n	80006d0 <USBPD_PE_Request_DataMessage+0x74>
 80006a8:	2f07      	cmp	r7, #7
 80006aa:	d01b      	beq.n	80006e4 <USBPD_PE_Request_DataMessage+0x88>
 80006ac:	e027      	b.n	80006fe <USBPD_PE_Request_DataMessage+0xa2>
 80006ae:	684d      	ldr	r5, [r1, #4]
 80006b0:	682d      	ldr	r5, [r5, #0]
 80006b2:	08ad      	lsrs	r5, r5, #2
 80006b4:	4005      	ands	r5, r0
 80006b6:	d009      	beq.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
 80006b8:	4cc1      	ldr	r4, [pc, #772]	; (80009c0 <.text_39>)
 80006ba:	5508      	strb	r0, [r1, r4]
 80006bc:	2007      	movs	r0, #7
 80006be:	7018      	strb	r0, [r3, #0]
 80006c0:	2400      	movs	r4, #0
 80006c2:	4668      	mov	r0, sp
 80006c4:	7a00      	ldrb	r0, [r0, #8]
 80006c6:	6889      	ldr	r1, [r1, #8]
 80006c8:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80006ca:	4788      	blx	r1
 80006cc:	0020      	movs	r0, r4
 80006ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80006d0:	6848      	ldr	r0, [r1, #4]
 80006d2:	6800      	ldr	r0, [r0, #0]
 80006d4:	4006      	ands	r6, r0
 80006d6:	42ae      	cmp	r6, r5
 80006d8:	d1f8      	bne.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
 80006da:	9801      	ldr	r0, [sp, #4]
 80006dc:	6800      	ldr	r0, [r0, #0]
 80006de:	6288      	str	r0, [r1, #40]	; 0x28
 80006e0:	202b      	movs	r0, #43	; 0x2b
 80006e2:	e7ec      	b.n	80006be <USBPD_PE_Request_DataMessage+0x62>
 80006e4:	6848      	ldr	r0, [r1, #4]
 80006e6:	6800      	ldr	r0, [r0, #0]
 80006e8:	4006      	ands	r6, r0
 80006ea:	42ae      	cmp	r6, r5
 80006ec:	d1ee      	bne.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
 80006ee:	9801      	ldr	r0, [sp, #4]
 80006f0:	6800      	ldr	r0, [r0, #0]
 80006f2:	6288      	str	r0, [r1, #40]	; 0x28
 80006f4:	205d      	movs	r0, #93	; 0x5d
 80006f6:	4cb2      	ldr	r4, [pc, #712]	; (80009c0 <.text_39>)
 80006f8:	5508      	strb	r0, [r1, r4]
 80006fa:	2062      	movs	r0, #98	; 0x62
 80006fc:	e7df      	b.n	80006be <USBPD_PE_Request_DataMessage+0x62>
 80006fe:	2410      	movs	r4, #16
 8000700:	e7e4      	b.n	80006cc <USBPD_PE_Request_DataMessage+0x70>
	...

08000704 <.text_22>:
 8000704:	ffffefff 	.word	0xffffefff

08000708 <USBPD_PE_Send_Request>:
 8000708:	b570      	push	{r4, r5, r6, lr}
 800070a:	000b      	movs	r3, r1
 800070c:	4915      	ldr	r1, [pc, #84]	; (8000764 <.text_25>)
 800070e:	0084      	lsls	r4, r0, #2
 8000710:	590d      	ldr	r5, [r1, r4]
 8000712:	2102      	movs	r1, #2
 8000714:	2432      	movs	r4, #50	; 0x32
 8000716:	5d2c      	ldrb	r4, [r5, r4]
 8000718:	2c00      	cmp	r4, #0
 800071a:	d104      	bne.n	8000726 <USBPD_PE_Send_Request+0x1e>
 800071c:	686c      	ldr	r4, [r5, #4]
 800071e:	6824      	ldr	r4, [r4, #0]
 8000720:	04e6      	lsls	r6, r4, #19
 8000722:	0ff6      	lsrs	r6, r6, #31
 8000724:	d101      	bne.n	800072a <USBPD_PE_Send_Request+0x22>
 8000726:	2103      	movs	r1, #3
 8000728:	e017      	b.n	800075a <USBPD_PE_Send_Request+0x52>
 800072a:	4ea6      	ldr	r6, [pc, #664]	; (80009c4 <.text_40>)
 800072c:	4026      	ands	r6, r4
 800072e:	24c0      	movs	r4, #192	; 0xc0
 8000730:	00a4      	lsls	r4, r4, #2
 8000732:	42a6      	cmp	r6, r4
 8000734:	d111      	bne.n	800075a <USBPD_PE_Send_Request+0x52>
 8000736:	2145      	movs	r1, #69	; 0x45
 8000738:	2432      	movs	r4, #50	; 0x32
 800073a:	5529      	strb	r1, [r5, r4]
 800073c:	61ab      	str	r3, [r5, #24]
 800073e:	6969      	ldr	r1, [r5, #20]
 8000740:	2318      	movs	r3, #24
 8000742:	4399      	bics	r1, r3
 8000744:	00d2      	lsls	r2, r2, #3
 8000746:	4013      	ands	r3, r2
 8000748:	430b      	orrs	r3, r1
 800074a:	616b      	str	r3, [r5, #20]
 800074c:	2400      	movs	r4, #0
 800074e:	2233      	movs	r2, #51	; 0x33
 8000750:	54ac      	strb	r4, [r5, r2]
 8000752:	68a9      	ldr	r1, [r5, #8]
 8000754:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8000756:	4788      	blx	r1
 8000758:	2100      	movs	r1, #0
 800075a:	0008      	movs	r0, r1
 800075c:	bd70      	pop	{r4, r5, r6, pc}
	...

08000760 <.text_24>:
 8000760:	20000000 	.word	0x20000000

08000764 <.text_25>:
 8000764:	200001e4 	.word	0x200001e4

08000768 <.text_26>:
 8000768:	00008708 	.word	0x00008708

0800076c <.text_27>:
 800076c:	00008308 	.word	0x00008308

08000770 <.text_28>:
 8000770:	0801dbcc 	.word	0x0801dbcc

08000774 <USBPD_PE_SendExtendedMessage>:
 8000774:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8000776:	b083      	sub	sp, #12
 8000778:	001f      	movs	r7, r3
 800077a:	2400      	movs	r4, #0
 800077c:	2500      	movs	r5, #0
 800077e:	48b5      	ldr	r0, [pc, #724]	; (8000a54 <.text_43>)
 8000780:	4669      	mov	r1, sp
 8000782:	7b09      	ldrb	r1, [r1, #12]
 8000784:	0089      	lsls	r1, r1, #2
 8000786:	5846      	ldr	r6, [r0, r1]
 8000788:	2003      	movs	r0, #3
 800078a:	2132      	movs	r1, #50	; 0x32
 800078c:	5c71      	ldrb	r1, [r6, r1]
 800078e:	2900      	cmp	r1, #0
 8000790:	d107      	bne.n	80007a2 <USBPD_PE_SendExtendedMessage+0x2e>
 8000792:	6871      	ldr	r1, [r6, #4]
 8000794:	6809      	ldr	r1, [r1, #0]
 8000796:	9100      	str	r1, [sp, #0]
 8000798:	2101      	movs	r1, #1
 800079a:	9b00      	ldr	r3, [sp, #0]
 800079c:	0b1b      	lsrs	r3, r3, #12
 800079e:	400b      	ands	r3, r1
 80007a0:	d101      	bne.n	80007a6 <USBPD_PE_SendExtendedMessage+0x32>
 80007a2:	2503      	movs	r5, #3
 80007a4:	e06c      	b.n	8000880 <USBPD_PE_SendExtendedMessage+0x10c>
 80007a6:	9b00      	ldr	r3, [sp, #0]
 80007a8:	055b      	lsls	r3, r3, #21
 80007aa:	0f5b      	lsrs	r3, r3, #29
 80007ac:	2b03      	cmp	r3, #3
 80007ae:	d10b      	bne.n	80007c8 <USBPD_PE_SendExtendedMessage+0x54>
 80007b0:	9b00      	ldr	r3, [sp, #0]
 80007b2:	4018      	ands	r0, r3
 80007b4:	2801      	cmp	r0, #1
 80007b6:	d801      	bhi.n	80007bc <USBPD_PE_SendExtendedMessage+0x48>
 80007b8:	2501      	movs	r5, #1
 80007ba:	e061      	b.n	8000880 <USBPD_PE_SendExtendedMessage+0x10c>
 80007bc:	4668      	mov	r0, sp
 80007be:	8d00      	ldrh	r0, [r0, #40]	; 0x28
 80007c0:	21ff      	movs	r1, #255	; 0xff
 80007c2:	1d89      	adds	r1, r1, #6
 80007c4:	4288      	cmp	r0, r1
 80007c6:	d301      	bcc.n	80007cc <USBPD_PE_SendExtendedMessage+0x58>
 80007c8:	2502      	movs	r5, #2
 80007ca:	e059      	b.n	8000880 <USBPD_PE_SendExtendedMessage+0x10c>
 80007cc:	4668      	mov	r0, sp
 80007ce:	7002      	strb	r2, [r0, #0]
 80007d0:	6970      	ldr	r0, [r6, #20]
 80007d2:	2120      	movs	r1, #32
 80007d4:	4388      	bics	r0, r1
 80007d6:	6170      	str	r0, [r6, #20]
 80007d8:	2020      	movs	r0, #32
 80007da:	4669      	mov	r1, sp
 80007dc:	7809      	ldrb	r1, [r1, #0]
 80007de:	2903      	cmp	r1, #3
 80007e0:	d008      	beq.n	80007f4 <USBPD_PE_SendExtendedMessage+0x80>
 80007e2:	2904      	cmp	r1, #4
 80007e4:	d020      	beq.n	8000828 <USBPD_PE_SendExtendedMessage+0xb4>
 80007e6:	2906      	cmp	r1, #6
 80007e8:	d020      	beq.n	800082c <USBPD_PE_SendExtendedMessage+0xb8>
 80007ea:	2908      	cmp	r1, #8
 80007ec:	d020      	beq.n	8000830 <USBPD_PE_SendExtendedMessage+0xbc>
 80007ee:	290a      	cmp	r1, #10
 80007f0:	d023      	beq.n	800083a <USBPD_PE_SendExtendedMessage+0xc6>
 80007f2:	e024      	b.n	800083e <USBPD_PE_SendExtendedMessage+0xca>
 80007f4:	210c      	movs	r1, #12
 80007f6:	4aac      	ldr	r2, [pc, #688]	; (8000aa8 <.text_45>)
 80007f8:	18b2      	adds	r2, r6, r2
 80007fa:	7091      	strb	r1, [r2, #2]
 80007fc:	6971      	ldr	r1, [r6, #20]
 80007fe:	4308      	orrs	r0, r1
 8000800:	6170      	str	r0, [r6, #20]
 8000802:	4668      	mov	r0, sp
 8000804:	8d00      	ldrh	r0, [r0, #40]	; 0x28
 8000806:	2800      	cmp	r0, #0
 8000808:	d027      	beq.n	800085a <USBPD_PE_SendExtendedMessage+0xe6>
 800080a:	9401      	str	r4, [sp, #4]
 800080c:	4668      	mov	r0, sp
 800080e:	7b00      	ldrb	r0, [r0, #12]
 8000810:	f000 fa98 	bl	8000d44 <PE_Get_UnchunkedSupport>
 8000814:	2801      	cmp	r0, #1
 8000816:	d101      	bne.n	800081c <USBPD_PE_SendExtendedMessage+0xa8>
 8000818:	2004      	movs	r0, #4
 800081a:	9001      	str	r0, [sp, #4]
 800081c:	9702      	str	r7, [sp, #8]
 800081e:	9801      	ldr	r0, [sp, #4]
 8000820:	4669      	mov	r1, sp
 8000822:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8000824:	4fa1      	ldr	r7, [pc, #644]	; (8000aac <.text_46>)
 8000826:	e012      	b.n	800084e <USBPD_PE_SendExtendedMessage+0xda>
 8000828:	210d      	movs	r1, #13
 800082a:	e7e4      	b.n	80007f6 <USBPD_PE_SendExtendedMessage+0x82>
 800082c:	210e      	movs	r1, #14
 800082e:	e7e2      	b.n	80007f6 <USBPD_PE_SendExtendedMessage+0x82>
 8000830:	205b      	movs	r0, #91	; 0x5b
 8000832:	499d      	ldr	r1, [pc, #628]	; (8000aa8 <.text_45>)
 8000834:	1871      	adds	r1, r6, r1
 8000836:	7088      	strb	r0, [r1, #2]
 8000838:	e7e3      	b.n	8000802 <USBPD_PE_SendExtendedMessage+0x8e>
 800083a:	205c      	movs	r0, #92	; 0x5c
 800083c:	e7f9      	b.n	8000832 <USBPD_PE_SendExtendedMessage+0xbe>
 800083e:	2510      	movs	r5, #16
 8000840:	e01e      	b.n	8000880 <USBPD_PE_SendExtendedMessage+0x10c>
 8000842:	9a02      	ldr	r2, [sp, #8]
 8000844:	5d12      	ldrb	r2, [r2, r4]
 8000846:	1823      	adds	r3, r4, r0
 8000848:	18f3      	adds	r3, r6, r3
 800084a:	55da      	strb	r2, [r3, r7]
 800084c:	1c64      	adds	r4, r4, #1
 800084e:	428c      	cmp	r4, r1
 8000850:	d3f7      	bcc.n	8000842 <USBPD_PE_SendExtendedMessage+0xce>
 8000852:	2092      	movs	r0, #146	; 0x92
 8000854:	00c0      	lsls	r0, r0, #3
 8000856:	5231      	strh	r1, [r6, r0]
 8000858:	e002      	b.n	8000860 <USBPD_PE_SendExtendedMessage+0xec>
 800085a:	2092      	movs	r0, #146	; 0x92
 800085c:	00c0      	lsls	r0, r0, #3
 800085e:	5234      	strh	r4, [r6, r0]
 8000860:	4668      	mov	r0, sp
 8000862:	7c00      	ldrb	r0, [r0, #16]
 8000864:	2133      	movs	r1, #51	; 0x33
 8000866:	5470      	strb	r0, [r6, r1]
 8000868:	4668      	mov	r0, sp
 800086a:	7800      	ldrb	r0, [r0, #0]
 800086c:	498e      	ldr	r1, [pc, #568]	; (8000aa8 <.text_45>)
 800086e:	5470      	strb	r0, [r6, r1]
 8000870:	2031      	movs	r0, #49	; 0x31
 8000872:	2132      	movs	r1, #50	; 0x32
 8000874:	5470      	strb	r0, [r6, r1]
 8000876:	4668      	mov	r0, sp
 8000878:	7b00      	ldrb	r0, [r0, #12]
 800087a:	68b1      	ldr	r1, [r6, #8]
 800087c:	6a89      	ldr	r1, [r1, #40]	; 0x28
 800087e:	4788      	blx	r1
 8000880:	0028      	movs	r0, r5
 8000882:	b005      	add	sp, #20
 8000884:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000888 <.text_30>:
 8000888:	0000025e 	.word	0x0000025e

0800088c <PE_Send_RESET>:
 800088c:	b538      	push	{r3, r4, r5, lr}
 800088e:	0005      	movs	r5, r0
 8000890:	000c      	movs	r4, r1
 8000892:	2c05      	cmp	r4, #5
 8000894:	d101      	bne.n	800089a <PE_Send_RESET+0xe>
 8000896:	211f      	movs	r1, #31
 8000898:	e000      	b.n	800089c <PE_Send_RESET+0x10>
 800089a:	215e      	movs	r1, #94	; 0x5e
 800089c:	7c28      	ldrb	r0, [r5, #16]
 800089e:	f7ff fdef 	bl	8000480 <USBPD_PE_Notification>
 80008a2:	0021      	movs	r1, r4
 80008a4:	7c28      	ldrb	r0, [r5, #16]
 80008a6:	f005 f9ab 	bl	8005c00 <USBPD_PRL_ResetRequestProcess>
 80008aa:	f3ef 8010 	mrs	r0, PRIMASK
 80008ae:	b672      	cpsid	i
 80008b0:	2100      	movs	r1, #0
 80008b2:	223c      	movs	r2, #60	; 0x3c
 80008b4:	54a9      	strb	r1, [r5, r2]
 80008b6:	f380 8810 	msr	PRIMASK, r0
 80008ba:	bd31      	pop	{r0, r4, r5, pc}

080008bc <PE_Get_SpecRevision>:
 80008bc:	4965      	ldr	r1, [pc, #404]	; (8000a54 <.text_43>)
 80008be:	0080      	lsls	r0, r0, #2
 80008c0:	5808      	ldr	r0, [r1, r0]
 80008c2:	6840      	ldr	r0, [r0, #4]
 80008c4:	7800      	ldrb	r0, [r0, #0]
 80008c6:	0780      	lsls	r0, r0, #30
 80008c8:	0f80      	lsrs	r0, r0, #30
 80008ca:	4770      	bx	lr

080008cc <PE_ChangePowerRole>:
 80008cc:	b538      	push	{r3, r4, r5, lr}
 80008ce:	6842      	ldr	r2, [r0, #4]
 80008d0:	6813      	ldr	r3, [r2, #0]
 80008d2:	2404      	movs	r4, #4
 80008d4:	43a3      	bics	r3, r4
 80008d6:	008c      	lsls	r4, r1, #2
 80008d8:	2504      	movs	r5, #4
 80008da:	402c      	ands	r4, r5
 80008dc:	431c      	orrs	r4, r3
 80008de:	6014      	str	r4, [r2, #0]
 80008e0:	7c00      	ldrb	r0, [r0, #16]
 80008e2:	f004 ff0a 	bl	80056fa <USBPD_PRL_SetHeaderPowerRole>
 80008e6:	bd31      	pop	{r0, r4, r5, pc}

080008e8 <PE_Get_RxEvent>:
 80008e8:	b530      	push	{r4, r5, lr}
 80008ea:	0001      	movs	r1, r0
 80008ec:	2014      	movs	r0, #20
 80008ee:	f3ef 8210 	mrs	r2, PRIMASK
 80008f2:	b672      	cpsid	i
 80008f4:	233c      	movs	r3, #60	; 0x3c
 80008f6:	5ccc      	ldrb	r4, [r1, r3]
 80008f8:	2c00      	cmp	r4, #0
 80008fa:	d029      	beq.n	8000950 <PE_Get_RxEvent+0x68>
 80008fc:	2393      	movs	r3, #147	; 0x93
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	18cb      	adds	r3, r1, r3
 8000902:	5d1d      	ldrb	r5, [r3, r4]
 8000904:	066d      	lsls	r5, r5, #25
 8000906:	d401      	bmi.n	800090c <PE_Get_RxEvent+0x24>
 8000908:	2003      	movs	r0, #3
 800090a:	e021      	b.n	8000950 <PE_Get_RxEvent+0x68>
 800090c:	2584      	movs	r5, #132	; 0x84
 800090e:	006d      	lsls	r5, r5, #1
 8000910:	436c      	muls	r4, r5
 8000912:	190c      	adds	r4, r1, r4
 8000914:	3ccb      	subs	r4, #203	; 0xcb
 8000916:	638c      	str	r4, [r1, #56]	; 0x38
 8000918:	7825      	ldrb	r5, [r4, #0]
 800091a:	7864      	ldrb	r4, [r4, #1]
 800091c:	0224      	lsls	r4, r4, #8
 800091e:	192c      	adds	r4, r5, r4
 8000920:	868c      	strh	r4, [r1, #52]	; 0x34
 8000922:	000c      	movs	r4, r1
 8000924:	3430      	adds	r4, #48	; 0x30
 8000926:	253c      	movs	r5, #60	; 0x3c
 8000928:	5d49      	ldrb	r1, [r1, r5]
 800092a:	5c59      	ldrb	r1, [r3, r1]
 800092c:	06c9      	lsls	r1, r1, #27
 800092e:	0ec9      	lsrs	r1, r1, #27
 8000930:	2901      	cmp	r1, #1
 8000932:	d004      	beq.n	800093e <PE_Get_RxEvent+0x56>
 8000934:	2902      	cmp	r1, #2
 8000936:	d005      	beq.n	8000944 <PE_Get_RxEvent+0x5c>
 8000938:	2904      	cmp	r1, #4
 800093a:	d006      	beq.n	800094a <PE_Get_RxEvent+0x62>
 800093c:	e008      	b.n	8000950 <PE_Get_RxEvent+0x68>
 800093e:	2011      	movs	r0, #17
 8000940:	2100      	movs	r1, #0
 8000942:	e004      	b.n	800094e <PE_Get_RxEvent+0x66>
 8000944:	2012      	movs	r0, #18
 8000946:	2101      	movs	r1, #1
 8000948:	e001      	b.n	800094e <PE_Get_RxEvent+0x66>
 800094a:	2013      	movs	r0, #19
 800094c:	2102      	movs	r1, #2
 800094e:	7021      	strb	r1, [r4, #0]
 8000950:	f382 8810 	msr	PRIMASK, r2
 8000954:	bd30      	pop	{r4, r5, pc}

08000956 <PE_Clear_RxEvent>:
 8000956:	b510      	push	{r4, lr}
 8000958:	0001      	movs	r1, r0
 800095a:	f3ef 8010 	mrs	r0, PRIMASK
 800095e:	b672      	cpsid	i
 8000960:	223c      	movs	r2, #60	; 0x3c
 8000962:	5c8a      	ldrb	r2, [r1, r2]
 8000964:	2a00      	cmp	r2, #0
 8000966:	d014      	beq.n	8000992 <PE_Clear_RxEvent+0x3c>
 8000968:	1e53      	subs	r3, r2, #1
 800096a:	b2db      	uxtb	r3, r3
 800096c:	4acb      	ldr	r2, [pc, #812]	; (8000c9c <.text_56>)
 800096e:	188c      	adds	r4, r1, r2
 8000970:	2200      	movs	r2, #0
 8000972:	54e2      	strb	r2, [r4, r3]
 8000974:	1e5b      	subs	r3, r3, #1
 8000976:	419b      	sbcs	r3, r3
 8000978:	0fdb      	lsrs	r3, r3, #31
 800097a:	5ce4      	ldrb	r4, [r4, r3]
 800097c:	0664      	lsls	r4, r4, #25
 800097e:	d506      	bpl.n	800098e <PE_Clear_RxEvent+0x38>
 8000980:	1c5b      	adds	r3, r3, #1
 8000982:	223c      	movs	r2, #60	; 0x3c
 8000984:	548b      	strb	r3, [r1, r2]
 8000986:	f380 8810 	msr	PRIMASK, r0
 800098a:	7c08      	ldrb	r0, [r1, #16]
 800098c:	e168      	b.n	8000c60 <.text_54>
 800098e:	233c      	movs	r3, #60	; 0x3c
 8000990:	54ca      	strb	r2, [r1, r3]
 8000992:	f380 8810 	msr	PRIMASK, r0
 8000996:	bd10      	pop	{r4, pc}

08000998 <.text_36>:
 8000998:	00000302 	.word	0x00000302

0800099c <.text_37>:
 800099c:	00000703 	.word	0x00000703

080009a0 <PE_PRL_Control_RxEvent>:
 80009a0:	492c      	ldr	r1, [pc, #176]	; (8000a54 <.text_43>)
 80009a2:	0080      	lsls	r0, r0, #2
 80009a4:	580a      	ldr	r2, [r1, r0]
 80009a6:	2000      	movs	r0, #0
 80009a8:	f3ef 8110 	mrs	r1, PRIMASK
 80009ac:	b672      	cpsid	i
 80009ae:	233c      	movs	r3, #60	; 0x3c
 80009b0:	5cd2      	ldrb	r2, [r2, r3]
 80009b2:	2a00      	cmp	r2, #0
 80009b4:	d000      	beq.n	80009b8 <PE_PRL_Control_RxEvent+0x18>
 80009b6:	2001      	movs	r0, #1
 80009b8:	f381 8810 	msr	PRIMASK, r1
 80009bc:	4770      	bx	lr
	...

080009c0 <.text_39>:
 80009c0:	0000025f 	.word	0x0000025f

080009c4 <.text_40>:
 80009c4:	00000704 	.word	0x00000704

080009c8 <PE_Convert_SOPRxEvent>:
 80009c8:	2800      	cmp	r0, #0
 80009ca:	d003      	beq.n	80009d4 <PE_Convert_SOPRxEvent+0xc>
 80009cc:	2802      	cmp	r0, #2
 80009ce:	d005      	beq.n	80009dc <PE_Convert_SOPRxEvent+0x14>
 80009d0:	d302      	bcc.n	80009d8 <PE_Convert_SOPRxEvent+0x10>
 80009d2:	e005      	b.n	80009e0 <PE_Convert_SOPRxEvent+0x18>
 80009d4:	2011      	movs	r0, #17
 80009d6:	4770      	bx	lr
 80009d8:	2012      	movs	r0, #18
 80009da:	4770      	bx	lr
 80009dc:	2013      	movs	r0, #19
 80009de:	4770      	bx	lr
 80009e0:	2014      	movs	r0, #20
 80009e2:	4770      	bx	lr

080009e4 <PE_Check_AMSConflict>:
 80009e4:	b570      	push	{r4, r5, r6, lr}
 80009e6:	0005      	movs	r5, r0
 80009e8:	2400      	movs	r4, #0
 80009ea:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80009ec:	49b7      	ldr	r1, [pc, #732]	; (8000ccc <.text_58>)
 80009ee:	4001      	ands	r1, r0
 80009f0:	290d      	cmp	r1, #13
 80009f2:	d101      	bne.n	80009f8 <PE_Check_AMSConflict+0x14>
 80009f4:	2010      	movs	r0, #16
 80009f6:	e01b      	b.n	8000a30 <PE_Check_AMSConflict+0x4c>
 80009f8:	2603      	movs	r6, #3
 80009fa:	200f      	movs	r0, #15
 80009fc:	7f29      	ldrb	r1, [r5, #28]
 80009fe:	2900      	cmp	r1, #0
 8000a00:	d011      	beq.n	8000a26 <PE_Check_AMSConflict+0x42>
 8000a02:	1e49      	subs	r1, r1, #1
 8000a04:	2901      	cmp	r1, #1
 8000a06:	d912      	bls.n	8000a2e <PE_Check_AMSConflict+0x4a>
 8000a08:	1e89      	subs	r1, r1, #2
 8000a0a:	d011      	beq.n	8000a30 <PE_Check_AMSConflict+0x4c>
 8000a0c:	1e49      	subs	r1, r1, #1
 8000a0e:	d01d      	beq.n	8000a4c <PE_Check_AMSConflict+0x68>
 8000a10:	1e49      	subs	r1, r1, #1
 8000a12:	2909      	cmp	r1, #9
 8000a14:	d90b      	bls.n	8000a2e <PE_Check_AMSConflict+0x4a>
 8000a16:	390b      	subs	r1, #11
 8000a18:	2901      	cmp	r1, #1
 8000a1a:	d908      	bls.n	8000a2e <PE_Check_AMSConflict+0x4a>
 8000a1c:	1e89      	subs	r1, r1, #2
 8000a1e:	d004      	beq.n	8000a2a <PE_Check_AMSConflict+0x46>
 8000a20:	394d      	subs	r1, #77	; 0x4d
 8000a22:	d004      	beq.n	8000a2e <PE_Check_AMSConflict+0x4a>
 8000a24:	e006      	b.n	8000a34 <PE_Check_AMSConflict+0x50>
 8000a26:	746e      	strb	r6, [r5, #17]
 8000a28:	e011      	b.n	8000a4e <PE_Check_AMSConflict+0x6a>
 8000a2a:	7468      	strb	r0, [r5, #17]
 8000a2c:	e00f      	b.n	8000a4e <PE_Check_AMSConflict+0x6a>
 8000a2e:	2011      	movs	r0, #17
 8000a30:	7468      	strb	r0, [r5, #17]
 8000a32:	e00b      	b.n	8000a4c <PE_Check_AMSConflict+0x68>
 8000a34:	215c      	movs	r1, #92	; 0x5c
 8000a36:	7c28      	ldrb	r0, [r5, #16]
 8000a38:	f7ff fd22 	bl	8000480 <USBPD_PE_Notification>
 8000a3c:	746e      	strb	r6, [r5, #17]
 8000a3e:	6868      	ldr	r0, [r5, #4]
 8000a40:	6800      	ldr	r0, [r0, #0]
 8000a42:	49c4      	ldr	r1, [pc, #784]	; (8000d54 <.text_62>)
 8000a44:	4001      	ands	r1, r0
 8000a46:	0230      	lsls	r0, r6, #8
 8000a48:	4281      	cmp	r1, r0
 8000a4a:	d000      	beq.n	8000a4e <PE_Check_AMSConflict+0x6a>
 8000a4c:	2415      	movs	r4, #21
 8000a4e:	0020      	movs	r0, r4
 8000a50:	bd70      	pop	{r4, r5, r6, pc}
	...

08000a54 <.text_43>:
 8000a54:	200001e4 	.word	0x200001e4

08000a58 <PE_PRL_ResetReceived>:
 8000a58:	b538      	push	{r3, r4, r5, lr}
 8000a5a:	0004      	movs	r4, r0
 8000a5c:	48be      	ldr	r0, [pc, #760]	; (8000d58 <.text_63>)
 8000a5e:	00a2      	lsls	r2, r4, #2
 8000a60:	5885      	ldr	r5, [r0, r2]
 8000a62:	2905      	cmp	r1, #5
 8000a64:	d115      	bne.n	8000a92 <PE_PRL_ResetReceived+0x3a>
 8000a66:	6868      	ldr	r0, [r5, #4]
 8000a68:	6801      	ldr	r1, [r0, #0]
 8000a6a:	2210      	movs	r2, #16
 8000a6c:	4391      	bics	r1, r2
 8000a6e:	6001      	str	r1, [r0, #0]
 8000a70:	6968      	ldr	r0, [r5, #20]
 8000a72:	49ba      	ldr	r1, [pc, #744]	; (8000d5c <.text_64>)
 8000a74:	4001      	ands	r1, r0
 8000a76:	0150      	lsls	r0, r2, #5
 8000a78:	4308      	orrs	r0, r1
 8000a7a:	6168      	str	r0, [r5, #20]
 8000a7c:	2014      	movs	r0, #20
 8000a7e:	2132      	movs	r1, #50	; 0x32
 8000a80:	5468      	strb	r0, [r5, r1]
 8000a82:	2000      	movs	r0, #0
 8000a84:	213c      	movs	r1, #60	; 0x3c
 8000a86:	5468      	strb	r0, [r5, r1]
 8000a88:	211e      	movs	r1, #30
 8000a8a:	7c28      	ldrb	r0, [r5, #16]
 8000a8c:	f7ff fcf8 	bl	8000480 <USBPD_PE_Notification>
 8000a90:	e004      	b.n	8000a9c <PE_PRL_ResetReceived+0x44>
 8000a92:	6968      	ldr	r0, [r5, #20]
 8000a94:	2180      	movs	r1, #128	; 0x80
 8000a96:	02c9      	lsls	r1, r1, #11
 8000a98:	4301      	orrs	r1, r0
 8000a9a:	6169      	str	r1, [r5, #20]
 8000a9c:	0020      	movs	r0, r4
 8000a9e:	68a9      	ldr	r1, [r5, #8]
 8000aa0:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8000aa2:	4788      	blx	r1
 8000aa4:	bd31      	pop	{r0, r4, r5, pc}
	...

08000aa8 <.text_45>:
 8000aa8:	0000025d 	.word	0x0000025d

08000aac <.text_46>:
 8000aac:	00000385 	.word	0x00000385

08000ab0 <PE_PRL_BistCompleted>:
 8000ab0:	4770      	bx	lr

08000ab2 <PE_Reset_HardReset>:
 8000ab2:	b538      	push	{r3, r4, r5, lr}
 8000ab4:	0004      	movs	r4, r0
 8000ab6:	2032      	movs	r0, #50	; 0x32
 8000ab8:	5c20      	ldrb	r0, [r4, r0]
 8000aba:	2800      	cmp	r0, #0
 8000abc:	d003      	beq.n	8000ac6 <PE_Reset_HardReset+0x14>
 8000abe:	215b      	movs	r1, #91	; 0x5b
 8000ac0:	7c20      	ldrb	r0, [r4, #16]
 8000ac2:	f7ff fcdd 	bl	8000480 <USBPD_PE_Notification>
 8000ac6:	0020      	movs	r0, r4
 8000ac8:	f000 f82c 	bl	8000b24 <PE_Reset_ZI>
 8000acc:	2503      	movs	r5, #3
 8000ace:	6820      	ldr	r0, [r4, #0]
 8000ad0:	6843      	ldr	r3, [r0, #4]
 8000ad2:	402b      	ands	r3, r5
 8000ad4:	7c20      	ldrb	r0, [r4, #16]
 8000ad6:	6861      	ldr	r1, [r4, #4]
 8000ad8:	6809      	ldr	r1, [r1, #0]
 8000ada:	074a      	lsls	r2, r1, #29
 8000adc:	0fd2      	lsrs	r2, r2, #31
 8000ade:	d008      	beq.n	8000af2 <PE_Reset_HardReset+0x40>
 8000ae0:	2101      	movs	r1, #1
 8000ae2:	f004 fdee 	bl	80056c2 <USBPD_PRL_SetHeader>
 8000ae6:	6860      	ldr	r0, [r4, #4]
 8000ae8:	6801      	ldr	r1, [r0, #0]
 8000aea:	2208      	movs	r2, #8
 8000aec:	430a      	orrs	r2, r1
 8000aee:	6002      	str	r2, [r0, #0]
 8000af0:	e007      	b.n	8000b02 <PE_Reset_HardReset+0x50>
 8000af2:	2100      	movs	r1, #0
 8000af4:	f004 fde5 	bl	80056c2 <USBPD_PRL_SetHeader>
 8000af8:	6860      	ldr	r0, [r4, #4]
 8000afa:	6801      	ldr	r1, [r0, #0]
 8000afc:	2208      	movs	r2, #8
 8000afe:	4391      	bics	r1, r2
 8000b00:	6001      	str	r1, [r0, #0]
 8000b02:	6820      	ldr	r0, [r4, #0]
 8000b04:	6840      	ldr	r0, [r0, #4]
 8000b06:	4005      	ands	r5, r0
 8000b08:	6860      	ldr	r0, [r4, #4]
 8000b0a:	6801      	ldr	r1, [r0, #0]
 8000b0c:	2203      	movs	r2, #3
 8000b0e:	4391      	bics	r1, r2
 8000b10:	430d      	orrs	r5, r1
 8000b12:	6005      	str	r5, [r0, #0]
 8000b14:	2101      	movs	r1, #1
 8000b16:	7c20      	ldrb	r0, [r4, #16]
 8000b18:	f004 fe44 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8000b1c:	7c20      	ldrb	r0, [r4, #16]
 8000b1e:	f005 f8ad 	bl	8005c7c <USBPD_PRL_Reset>
 8000b22:	bd31      	pop	{r0, r4, r5, pc}

08000b24 <PE_Reset_ZI>:
 8000b24:	b53e      	push	{r1, r2, r3, r4, r5, lr}
 8000b26:	0004      	movs	r4, r0
 8000b28:	2000      	movs	r0, #0
 8000b2a:	9001      	str	r0, [sp, #4]
 8000b2c:	6860      	ldr	r0, [r4, #4]
 8000b2e:	6801      	ldr	r1, [r0, #0]
 8000b30:	2210      	movs	r2, #16
 8000b32:	4391      	bics	r1, r2
 8000b34:	6001      	str	r1, [r0, #0]
 8000b36:	2100      	movs	r1, #0
 8000b38:	0020      	movs	r0, r4
 8000b3a:	f000 fc34 	bl	80013a6 <PE_SetPowerNegotiation>
 8000b3e:	2193      	movs	r1, #147	; 0x93
 8000b40:	0089      	lsls	r1, r1, #2
 8000b42:	0020      	movs	r0, r4
 8000b44:	3014      	adds	r0, #20
 8000b46:	f01b fd18 	bl	801c57a <__aeabi_memclr>
 8000b4a:	2304      	movs	r3, #4
 8000b4c:	aa01      	add	r2, sp, #4
 8000b4e:	2102      	movs	r1, #2
 8000b50:	7c20      	ldrb	r0, [r4, #16]
 8000b52:	68a5      	ldr	r5, [r4, #8]
 8000b54:	69ad      	ldr	r5, [r5, #24]
 8000b56:	47a8      	blx	r5
 8000b58:	2080      	movs	r0, #128	; 0x80
 8000b5a:	0440      	lsls	r0, r0, #17
 8000b5c:	9000      	str	r0, [sp, #0]
 8000b5e:	2304      	movs	r3, #4
 8000b60:	466a      	mov	r2, sp
 8000b62:	2106      	movs	r1, #6
 8000b64:	7c20      	ldrb	r0, [r4, #16]
 8000b66:	68a5      	ldr	r5, [r4, #8]
 8000b68:	69ad      	ldr	r5, [r5, #24]
 8000b6a:	47a8      	blx	r5
 8000b6c:	2503      	movs	r5, #3
 8000b6e:	6820      	ldr	r0, [r4, #0]
 8000b70:	6841      	ldr	r1, [r0, #4]
 8000b72:	4029      	ands	r1, r5
 8000b74:	7c20      	ldrb	r0, [r4, #16]
 8000b76:	f004 fde2 	bl	800573e <USBPD_PRL_CBL_SetHeaderSpecification>
 8000b7a:	6820      	ldr	r0, [r4, #0]
 8000b7c:	6840      	ldr	r0, [r0, #4]
 8000b7e:	4005      	ands	r5, r0
 8000b80:	6860      	ldr	r0, [r4, #4]
 8000b82:	6801      	ldr	r1, [r0, #0]
 8000b84:	4a76      	ldr	r2, [pc, #472]	; (8000d60 <.text_65>)
 8000b86:	400a      	ands	r2, r1
 8000b88:	06a9      	lsls	r1, r5, #26
 8000b8a:	4311      	orrs	r1, r2
 8000b8c:	6001      	str	r1, [r0, #0]
 8000b8e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000b90 <PE_Reset_Counter>:
 8000b90:	b580      	push	{r7, lr}
 8000b92:	2103      	movs	r1, #3
 8000b94:	2298      	movs	r2, #152	; 0x98
 8000b96:	0092      	lsls	r2, r2, #2
 8000b98:	1880      	adds	r0, r0, r2
 8000b9a:	f01b fcee 	bl	801c57a <__aeabi_memclr>
 8000b9e:	bd01      	pop	{r0, pc}

08000ba0 <PE_Reset_StateMachine>:
 8000ba0:	b538      	push	{r3, r4, r5, lr}
 8000ba2:	0004      	movs	r4, r0
 8000ba4:	2032      	movs	r0, #50	; 0x32
 8000ba6:	5c20      	ldrb	r0, [r4, r0]
 8000ba8:	2800      	cmp	r0, #0
 8000baa:	d003      	beq.n	8000bb4 <PE_Reset_StateMachine+0x14>
 8000bac:	215b      	movs	r1, #91	; 0x5b
 8000bae:	7c20      	ldrb	r0, [r4, #16]
 8000bb0:	f7ff fc66 	bl	8000480 <USBPD_PE_Notification>
 8000bb4:	0020      	movs	r0, r4
 8000bb6:	f7ff ffb5 	bl	8000b24 <PE_Reset_ZI>
 8000bba:	2101      	movs	r1, #1
 8000bbc:	0020      	movs	r0, r4
 8000bbe:	f000 fbf2 	bl	80013a6 <PE_SetPowerNegotiation>
 8000bc2:	7c20      	ldrb	r0, [r4, #16]
 8000bc4:	f005 f85a 	bl	8005c7c <USBPD_PRL_Reset>
 8000bc8:	6860      	ldr	r0, [r4, #4]
 8000bca:	6801      	ldr	r1, [r0, #0]
 8000bcc:	2501      	movs	r5, #1
 8000bce:	08ca      	lsrs	r2, r1, #3
 8000bd0:	402a      	ands	r2, r5
 8000bd2:	078b      	lsls	r3, r1, #30
 8000bd4:	0f9b      	lsrs	r3, r3, #30
 8000bd6:	7c20      	ldrb	r0, [r4, #16]
 8000bd8:	0889      	lsrs	r1, r1, #2
 8000bda:	400d      	ands	r5, r1
 8000bdc:	d004      	beq.n	8000be8 <PE_Reset_StateMachine+0x48>
 8000bde:	2101      	movs	r1, #1
 8000be0:	f004 fd6f 	bl	80056c2 <USBPD_PRL_SetHeader>
 8000be4:	2002      	movs	r0, #2
 8000be6:	e003      	b.n	8000bf0 <PE_Reset_StateMachine+0x50>
 8000be8:	2100      	movs	r1, #0
 8000bea:	f004 fd6a 	bl	80056c2 <USBPD_PRL_SetHeader>
 8000bee:	203e      	movs	r0, #62	; 0x3e
 8000bf0:	7460      	strb	r0, [r4, #17]
 8000bf2:	bd31      	pop	{r0, r4, r5, pc}

08000bf4 <PE_ExtRevisionInteroperability>:
 8000bf4:	b570      	push	{r4, r5, r6, lr}
 8000bf6:	000a      	movs	r2, r1
 8000bf8:	4957      	ldr	r1, [pc, #348]	; (8000d58 <.text_63>)
 8000bfa:	0083      	lsls	r3, r0, #2
 8000bfc:	58cb      	ldr	r3, [r1, r3]
 8000bfe:	685c      	ldr	r4, [r3, #4]
 8000c00:	6825      	ldr	r5, [r4, #0]
 8000c02:	2103      	movs	r1, #3
 8000c04:	2603      	movs	r6, #3
 8000c06:	402e      	ands	r6, r5
 8000c08:	42b2      	cmp	r2, r6
 8000c0a:	db00      	blt.n	8000c0e <PE_ExtRevisionInteroperability+0x1a>
 8000c0c:	0032      	movs	r2, r6
 8000c0e:	438d      	bics	r5, r1
 8000c10:	400a      	ands	r2, r1
 8000c12:	432a      	orrs	r2, r5
 8000c14:	6022      	str	r2, [r4, #0]
 8000c16:	685a      	ldr	r2, [r3, #4]
 8000c18:	6814      	ldr	r4, [r2, #0]
 8000c1a:	2503      	movs	r5, #3
 8000c1c:	4025      	ands	r5, r4
 8000c1e:	2d01      	cmp	r5, #1
 8000c20:	d101      	bne.n	8000c26 <PE_ExtRevisionInteroperability+0x32>
 8000c22:	2500      	movs	r5, #0
 8000c24:	e000      	b.n	8000c28 <PE_ExtRevisionInteroperability+0x34>
 8000c26:	2520      	movs	r5, #32
 8000c28:	2620      	movs	r6, #32
 8000c2a:	43b4      	bics	r4, r6
 8000c2c:	4325      	orrs	r5, r4
 8000c2e:	6015      	str	r5, [r2, #0]
 8000c30:	685a      	ldr	r2, [r3, #4]
 8000c32:	6812      	ldr	r2, [r2, #0]
 8000c34:	4011      	ands	r1, r2
 8000c36:	f004 fd76 	bl	8005726 <USBPD_PRL_SetHeaderSpecification>
 8000c3a:	bd70      	pop	{r4, r5, r6, pc}

08000c3c <PE_PRL_FastRoleSwapReception>:
 8000c3c:	4946      	ldr	r1, [pc, #280]	; (8000d58 <.text_63>)
 8000c3e:	0082      	lsls	r2, r0, #2
 8000c40:	5889      	ldr	r1, [r1, r2]
 8000c42:	7f0a      	ldrb	r2, [r1, #28]
 8000c44:	2a09      	cmp	r2, #9
 8000c46:	d100      	bne.n	8000c4a <PE_PRL_FastRoleSwapReception+0xe>
 8000c48:	4770      	bx	lr
 8000c4a:	b510      	push	{r4, lr}
 8000c4c:	684a      	ldr	r2, [r1, #4]
 8000c4e:	6813      	ldr	r3, [r2, #0]
 8000c50:	2410      	movs	r4, #16
 8000c52:	431c      	orrs	r4, r3
 8000c54:	6014      	str	r4, [r2, #0]
 8000c56:	694a      	ldr	r2, [r1, #20]
 8000c58:	2380      	movs	r3, #128	; 0x80
 8000c5a:	029b      	lsls	r3, r3, #10
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	614b      	str	r3, [r1, #20]

08000c60 <.text_54>:
 8000c60:	6889      	ldr	r1, [r1, #8]
 8000c62:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8000c64:	4788      	blx	r1
 8000c66:	bd10      	pop	{r4, pc}

08000c68 <PE_PRL_PostReceiveEvent>:
 8000c68:	b530      	push	{r4, r5, lr}
 8000c6a:	4a3b      	ldr	r2, [pc, #236]	; (8000d58 <.text_63>)
 8000c6c:	0080      	lsls	r0, r0, #2
 8000c6e:	5813      	ldr	r3, [r2, r0]
 8000c70:	2400      	movs	r4, #0
 8000c72:	2000      	movs	r0, #0
 8000c74:	191a      	adds	r2, r3, r4
 8000c76:	4d09      	ldr	r5, [pc, #36]	; (8000c9c <.text_56>)
 8000c78:	1952      	adds	r2, r2, r5
 8000c7a:	7815      	ldrb	r5, [r2, #0]
 8000c7c:	2d00      	cmp	r5, #0
 8000c7e:	d004      	beq.n	8000c8a <PE_PRL_PostReceiveEvent+0x22>
 8000c80:	1c64      	adds	r4, r4, #1
 8000c82:	b2e4      	uxtb	r4, r4
 8000c84:	2c01      	cmp	r4, #1
 8000c86:	d9f5      	bls.n	8000c74 <PE_PRL_PostReceiveEvent+0xc>
 8000c88:	bd30      	pop	{r4, r5, pc}
 8000c8a:	2020      	movs	r0, #32
 8000c8c:	7010      	strb	r0, [r2, #0]
 8000c8e:	2001      	movs	r0, #1
 8000c90:	7813      	ldrb	r3, [r2, #0]
 8000c92:	2401      	movs	r4, #1
 8000c94:	408c      	lsls	r4, r1
 8000c96:	431c      	orrs	r4, r3
 8000c98:	7014      	strb	r4, [r2, #0]
 8000c9a:	bd30      	pop	{r4, r5, pc}

08000c9c <.text_56>:
 8000c9c:	0000024d 	.word	0x0000024d

08000ca0 <PE_PRL_PostReceiveEventError>:
 8000ca0:	b530      	push	{r4, r5, lr}
 8000ca2:	492d      	ldr	r1, [pc, #180]	; (8000d58 <.text_63>)
 8000ca4:	0080      	lsls	r0, r0, #2
 8000ca6:	5809      	ldr	r1, [r1, r0]
 8000ca8:	2000      	movs	r0, #0
 8000caa:	2200      	movs	r2, #0
 8000cac:	b2d3      	uxtb	r3, r2
 8000cae:	18cb      	adds	r3, r1, r3
 8000cb0:	4c2c      	ldr	r4, [pc, #176]	; (8000d64 <.text_66>)
 8000cb2:	191b      	adds	r3, r3, r4
 8000cb4:	781c      	ldrb	r4, [r3, #0]
 8000cb6:	2560      	movs	r5, #96	; 0x60
 8000cb8:	4025      	ands	r5, r4
 8000cba:	2d20      	cmp	r5, #32
 8000cbc:	d004      	beq.n	8000cc8 <PE_PRL_PostReceiveEventError+0x28>
 8000cbe:	1c52      	adds	r2, r2, #1
 8000cc0:	b2d3      	uxtb	r3, r2
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d3f2      	bcc.n	8000cac <PE_PRL_PostReceiveEventError+0xc>
 8000cc6:	bd30      	pop	{r4, r5, pc}
 8000cc8:	7018      	strb	r0, [r3, #0]
 8000cca:	bd30      	pop	{r4, r5, pc}

08000ccc <.text_58>:
 8000ccc:	0000f01f 	.word	0x0000f01f

08000cd0 <PE_PRL_PostReceiveEventCopy>:
 8000cd0:	b538      	push	{r3, r4, r5, lr}
 8000cd2:	4a21      	ldr	r2, [pc, #132]	; (8000d58 <.text_63>)
 8000cd4:	0080      	lsls	r0, r0, #2
 8000cd6:	5813      	ldr	r3, [r2, r0]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	b2d0      	uxtb	r0, r2
 8000cdc:	181c      	adds	r4, r3, r0
 8000cde:	4d21      	ldr	r5, [pc, #132]	; (8000d64 <.text_66>)
 8000ce0:	5d64      	ldrb	r4, [r4, r5]
 8000ce2:	2560      	movs	r5, #96	; 0x60
 8000ce4:	4025      	ands	r5, r4
 8000ce6:	2d20      	cmp	r5, #32
 8000ce8:	d004      	beq.n	8000cf4 <PE_PRL_PostReceiveEventCopy+0x24>
 8000cea:	1c52      	adds	r2, r2, #1
 8000cec:	b2d0      	uxtb	r0, r2
 8000cee:	2802      	cmp	r0, #2
 8000cf0:	d3f3      	bcc.n	8000cda <PE_PRL_PostReceiveEventCopy+0xa>
 8000cf2:	bd31      	pop	{r0, r4, r5, pc}
 8000cf4:	2284      	movs	r2, #132	; 0x84
 8000cf6:	0052      	lsls	r2, r2, #1
 8000cf8:	4350      	muls	r0, r2
 8000cfa:	1818      	adds	r0, r3, r0
 8000cfc:	303d      	adds	r0, #61	; 0x3d
 8000cfe:	f01b fc31 	bl	801c564 <__aeabi_memcpy>
 8000d02:	bd31      	pop	{r0, r4, r5, pc}

08000d04 <PE_PRL_PostReceiveEventComplete>:
 8000d04:	b538      	push	{r3, r4, r5, lr}
 8000d06:	4914      	ldr	r1, [pc, #80]	; (8000d58 <.text_63>)
 8000d08:	0082      	lsls	r2, r0, #2
 8000d0a:	5889      	ldr	r1, [r1, r2]
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	1c5a      	adds	r2, r3, #1
 8000d10:	18cb      	adds	r3, r1, r3
 8000d12:	4c14      	ldr	r4, [pc, #80]	; (8000d64 <.text_66>)
 8000d14:	191b      	adds	r3, r3, r4
 8000d16:	781c      	ldrb	r4, [r3, #0]
 8000d18:	2560      	movs	r5, #96	; 0x60
 8000d1a:	4025      	ands	r5, r4
 8000d1c:	2d20      	cmp	r5, #32
 8000d1e:	d003      	beq.n	8000d28 <PE_PRL_PostReceiveEventComplete+0x24>
 8000d20:	b2d3      	uxtb	r3, r2
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	d3f3      	bcc.n	8000d0e <PE_PRL_PostReceiveEventComplete+0xa>
 8000d26:	bd31      	pop	{r0, r4, r5, pc}
 8000d28:	781c      	ldrb	r4, [r3, #0]
 8000d2a:	2540      	movs	r5, #64	; 0x40
 8000d2c:	4325      	orrs	r5, r4
 8000d2e:	701d      	strb	r5, [r3, #0]
 8000d30:	233c      	movs	r3, #60	; 0x3c
 8000d32:	5ccb      	ldrb	r3, [r1, r3]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d101      	bne.n	8000d3c <PE_PRL_PostReceiveEventComplete+0x38>
 8000d38:	233c      	movs	r3, #60	; 0x3c
 8000d3a:	54ca      	strb	r2, [r1, r3]
 8000d3c:	6889      	ldr	r1, [r1, #8]
 8000d3e:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8000d40:	4788      	blx	r1
 8000d42:	bd31      	pop	{r0, r4, r5, pc}

08000d44 <PE_Get_UnchunkedSupport>:
 8000d44:	4904      	ldr	r1, [pc, #16]	; (8000d58 <.text_63>)
 8000d46:	0080      	lsls	r0, r0, #2
 8000d48:	5808      	ldr	r0, [r1, r0]
 8000d4a:	6840      	ldr	r0, [r0, #4]
 8000d4c:	6800      	ldr	r0, [r0, #0]
 8000d4e:	0181      	lsls	r1, r0, #6
 8000d50:	0fc8      	lsrs	r0, r1, #31
 8000d52:	4770      	bx	lr

08000d54 <.text_62>:
 8000d54:	00000704 	.word	0x00000704

08000d58 <.text_63>:
 8000d58:	200001e4 	.word	0x200001e4

08000d5c <.text_64>:
 8000d5c:	fffff9ff 	.word	0xfffff9ff

08000d60 <.text_65>:
 8000d60:	f3ffffff 	.word	0xf3ffffff

08000d64 <.text_66>:
 8000d64:	0000024d 	.word	0x0000024d

08000d68 <PE_SubStateMachine_Generic>:
 8000d68:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8000d6a:	b08d      	sub	sp, #52	; 0x34
 8000d6c:	0004      	movs	r4, r0
 8000d6e:	2002      	movs	r0, #2
 8000d70:	9004      	str	r0, [sp, #16]
 8000d72:	2500      	movs	r5, #0
 8000d74:	9503      	str	r5, [sp, #12]
 8000d76:	2601      	movs	r6, #1
 8000d78:	2714      	movs	r7, #20
 8000d7a:	7c61      	ldrb	r1, [r4, #17]
 8000d7c:	2901      	cmp	r1, #1
 8000d7e:	d100      	bne.n	8000d82 <PE_SubStateMachine_Generic+0x1a>
 8000d80:	e195      	b.n	80010ae <PE_SubStateMachine_Generic+0x346>
 8000d82:	2918      	cmp	r1, #24
 8000d84:	d03f      	beq.n	8000e06 <PE_SubStateMachine_Generic+0x9e>
 8000d86:	2919      	cmp	r1, #25
 8000d88:	d050      	beq.n	8000e2c <PE_SubStateMachine_Generic+0xc4>
 8000d8a:	291d      	cmp	r1, #29
 8000d8c:	d100      	bne.n	8000d90 <PE_SubStateMachine_Generic+0x28>
 8000d8e:	e092      	b.n	8000eb6 <PE_SubStateMachine_Generic+0x14e>
 8000d90:	2927      	cmp	r1, #39	; 0x27
 8000d92:	d100      	bne.n	8000d96 <PE_SubStateMachine_Generic+0x2e>
 8000d94:	e0b0      	b.n	8000ef8 <PE_SubStateMachine_Generic+0x190>
 8000d96:	2928      	cmp	r1, #40	; 0x28
 8000d98:	d100      	bne.n	8000d9c <PE_SubStateMachine_Generic+0x34>
 8000d9a:	e0b9      	b.n	8000f10 <PE_SubStateMachine_Generic+0x1a8>
 8000d9c:	2929      	cmp	r1, #41	; 0x29
 8000d9e:	d100      	bne.n	8000da2 <PE_SubStateMachine_Generic+0x3a>
 8000da0:	e0c0      	b.n	8000f24 <PE_SubStateMachine_Generic+0x1bc>
 8000da2:	292c      	cmp	r1, #44	; 0x2c
 8000da4:	d100      	bne.n	8000da8 <PE_SubStateMachine_Generic+0x40>
 8000da6:	e2bc      	b.n	8001322 <PE_SubStateMachine_Generic+0x5ba>
 8000da8:	2930      	cmp	r1, #48	; 0x30
 8000daa:	d100      	bne.n	8000dae <PE_SubStateMachine_Generic+0x46>
 8000dac:	e1de      	b.n	800116c <PE_SubStateMachine_Generic+0x404>
 8000dae:	293a      	cmp	r1, #58	; 0x3a
 8000db0:	d100      	bne.n	8000db4 <PE_SubStateMachine_Generic+0x4c>
 8000db2:	e28c      	b.n	80012ce <PE_SubStateMachine_Generic+0x566>
 8000db4:	293b      	cmp	r1, #59	; 0x3b
 8000db6:	d100      	bne.n	8000dba <PE_SubStateMachine_Generic+0x52>
 8000db8:	e270      	b.n	800129c <PE_SubStateMachine_Generic+0x534>
 8000dba:	293c      	cmp	r1, #60	; 0x3c
 8000dbc:	d100      	bne.n	8000dc0 <PE_SubStateMachine_Generic+0x58>
 8000dbe:	e247      	b.n	8001250 <PE_SubStateMachine_Generic+0x4e8>
 8000dc0:	294b      	cmp	r1, #75	; 0x4b
 8000dc2:	d100      	bne.n	8000dc6 <PE_SubStateMachine_Generic+0x5e>
 8000dc4:	e114      	b.n	8000ff0 <PE_SubStateMachine_Generic+0x288>
 8000dc6:	2963      	cmp	r1, #99	; 0x63
 8000dc8:	d100      	bne.n	8000dcc <PE_SubStateMachine_Generic+0x64>
 8000dca:	e178      	b.n	80010be <PE_SubStateMachine_Generic+0x356>
 8000dcc:	2964      	cmp	r1, #100	; 0x64
 8000dce:	d100      	bne.n	8000dd2 <PE_SubStateMachine_Generic+0x6a>
 8000dd0:	e1a0      	b.n	8001114 <PE_SubStateMachine_Generic+0x3ac>
 8000dd2:	2967      	cmp	r1, #103	; 0x67
 8000dd4:	d100      	bne.n	8000dd8 <PE_SubStateMachine_Generic+0x70>
 8000dd6:	e120      	b.n	800101a <PE_SubStateMachine_Generic+0x2b2>
 8000dd8:	2968      	cmp	r1, #104	; 0x68
 8000dda:	d100      	bne.n	8000dde <PE_SubStateMachine_Generic+0x76>
 8000ddc:	e138      	b.n	8001050 <PE_SubStateMachine_Generic+0x2e8>
 8000dde:	2974      	cmp	r1, #116	; 0x74
 8000de0:	d100      	bne.n	8000de4 <PE_SubStateMachine_Generic+0x7c>
 8000de2:	e1f3      	b.n	80011cc <PE_SubStateMachine_Generic+0x464>
 8000de4:	2993      	cmp	r1, #147	; 0x93
 8000de6:	d100      	bne.n	8000dea <PE_SubStateMachine_Generic+0x82>
 8000de8:	e0a6      	b.n	8000f38 <PE_SubStateMachine_Generic+0x1d0>
 8000dea:	2994      	cmp	r1, #148	; 0x94
 8000dec:	d100      	bne.n	8000df0 <PE_SubStateMachine_Generic+0x88>
 8000dee:	e0a7      	b.n	8000f40 <PE_SubStateMachine_Generic+0x1d8>
 8000df0:	2995      	cmp	r1, #149	; 0x95
 8000df2:	d100      	bne.n	8000df6 <PE_SubStateMachine_Generic+0x8e>
 8000df4:	e0bd      	b.n	8000f72 <PE_SubStateMachine_Generic+0x20a>
 8000df6:	2999      	cmp	r1, #153	; 0x99
 8000df8:	d000      	beq.n	8000dfc <PE_SubStateMachine_Generic+0x94>
 8000dfa:	e297      	b.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 8000dfc:	2106      	movs	r1, #6
 8000dfe:	0020      	movs	r0, r4
 8000e00:	f7ff fd44 	bl	800088c <PE_Send_RESET>
 8000e04:	e220      	b.n	8001248 <PE_SubStateMachine_Generic+0x4e0>
 8000e06:	6861      	ldr	r1, [r4, #4]
 8000e08:	6809      	ldr	r1, [r1, #0]
 8000e0a:	0889      	lsrs	r1, r1, #2
 8000e0c:	400e      	ands	r6, r1
 8000e0e:	d002      	beq.n	8000e16 <PE_SubStateMachine_Generic+0xae>
 8000e10:	6960      	ldr	r0, [r4, #20]
 8000e12:	0741      	lsls	r1, r0, #29
 8000e14:	0fc8      	lsrs	r0, r1, #31
 8000e16:	9000      	str	r0, [sp, #0]
 8000e18:	2319      	movs	r3, #25
 8000e1a:	2208      	movs	r2, #8
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	0020      	movs	r0, r4
 8000e20:	f000 fb76 	bl	8001510 <PE_Send_CtrlMessage>
 8000e24:	2800      	cmp	r0, #0
 8000e26:	d156      	bne.n	8000ed6 <PE_SubStateMachine_Generic+0x16e>
 8000e28:	2007      	movs	r0, #7
 8000e2a:	e107      	b.n	800103c <PE_SubStateMachine_Generic+0x2d4>
 8000e2c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000e2e:	7800      	ldrb	r0, [r0, #0]
 8000e30:	2811      	cmp	r0, #17
 8000e32:	d13c      	bne.n	8000eae <PE_SubStateMachine_Generic+0x146>
 8000e34:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8000e36:	0bc1      	lsrs	r1, r0, #15
 8000e38:	d11e      	bne.n	8000e78 <PE_SubStateMachine_Generic+0x110>
 8000e3a:	0441      	lsls	r1, r0, #17
 8000e3c:	0f49      	lsrs	r1, r1, #29
 8000e3e:	d01b      	beq.n	8000e78 <PE_SubStateMachine_Generic+0x110>
 8000e40:	06c0      	lsls	r0, r0, #27
 8000e42:	0ec0      	lsrs	r0, r0, #27
 8000e44:	2804      	cmp	r0, #4
 8000e46:	d117      	bne.n	8000e78 <PE_SubStateMachine_Generic+0x110>
 8000e48:	008b      	lsls	r3, r1, #2
 8000e4a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000e4c:	1c82      	adds	r2, r0, #2
 8000e4e:	2105      	movs	r1, #5
 8000e50:	7c20      	ldrb	r0, [r4, #16]
 8000e52:	68a6      	ldr	r6, [r4, #8]
 8000e54:	69b6      	ldr	r6, [r6, #24]
 8000e56:	47b0      	blx	r6
 8000e58:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000e5a:	7800      	ldrb	r0, [r0, #0]
 8000e5c:	2814      	cmp	r0, #20
 8000e5e:	d004      	beq.n	8000e6a <PE_SubStateMachine_Generic+0x102>
 8000e60:	990e      	ldr	r1, [sp, #56]	; 0x38
 8000e62:	700f      	strb	r7, [r1, #0]
 8000e64:	0020      	movs	r0, r4
 8000e66:	f7ff fd76 	bl	8000956 <PE_Clear_RxEvent>
 8000e6a:	2003      	movs	r0, #3
 8000e6c:	7460      	strb	r0, [r4, #17]
 8000e6e:	9504      	str	r5, [sp, #16]
 8000e70:	2107      	movs	r1, #7
 8000e72:	7c20      	ldrb	r0, [r4, #16]
 8000e74:	f7ff fb04 	bl	8000480 <USBPD_PE_Notification>
 8000e78:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8000e7a:	21f0      	movs	r1, #240	; 0xf0
 8000e7c:	0209      	lsls	r1, r1, #8
 8000e7e:	4001      	ands	r1, r0
 8000e80:	d115      	bne.n	8000eae <PE_SubStateMachine_Generic+0x146>
 8000e82:	06c0      	lsls	r0, r0, #27
 8000e84:	0ec0      	lsrs	r0, r0, #27
 8000e86:	2804      	cmp	r0, #4
 8000e88:	d001      	beq.n	8000e8e <PE_SubStateMachine_Generic+0x126>
 8000e8a:	2810      	cmp	r0, #16
 8000e8c:	d10f      	bne.n	8000eae <PE_SubStateMachine_Generic+0x146>
 8000e8e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000e90:	7800      	ldrb	r0, [r0, #0]
 8000e92:	2814      	cmp	r0, #20
 8000e94:	d004      	beq.n	8000ea0 <PE_SubStateMachine_Generic+0x138>
 8000e96:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000e98:	7007      	strb	r7, [r0, #0]
 8000e9a:	0020      	movs	r0, r4
 8000e9c:	f7ff fd5b 	bl	8000956 <PE_Clear_RxEvent>
 8000ea0:	2003      	movs	r0, #3
 8000ea2:	7460      	strb	r0, [r4, #17]
 8000ea4:	9504      	str	r5, [sp, #16]
 8000ea6:	2108      	movs	r1, #8
 8000ea8:	7c20      	ldrb	r0, [r4, #16]
 8000eaa:	f7ff fae9 	bl	8000480 <USBPD_PE_Notification>
 8000eae:	8be0      	ldrh	r0, [r4, #30]
 8000eb0:	2180      	movs	r1, #128	; 0x80
 8000eb2:	0209      	lsls	r1, r1, #8
 8000eb4:	e099      	b.n	8000fea <PE_SubStateMachine_Generic+0x282>
 8000eb6:	9505      	str	r5, [sp, #20]
 8000eb8:	ab05      	add	r3, sp, #20
 8000eba:	aa06      	add	r2, sp, #24
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	7c20      	ldrb	r0, [r4, #16]
 8000ec0:	68a5      	ldr	r5, [r4, #8]
 8000ec2:	696d      	ldr	r5, [r5, #20]
 8000ec4:	47a8      	blx	r5
 8000ec6:	2104      	movs	r1, #4
 8000ec8:	9805      	ldr	r0, [sp, #20]
 8000eca:	f000 fabf 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8000ece:	2800      	cmp	r0, #0
 8000ed0:	d002      	beq.n	8000ed8 <PE_SubStateMachine_Generic+0x170>
 8000ed2:	2003      	movs	r0, #3
 8000ed4:	7460      	strb	r0, [r4, #17]
 8000ed6:	e22a      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8000ed8:	9002      	str	r0, [sp, #8]
 8000eda:	2003      	movs	r0, #3
 8000edc:	9001      	str	r0, [sp, #4]
 8000ede:	9805      	ldr	r0, [sp, #20]
 8000ee0:	0880      	lsrs	r0, r0, #2
 8000ee2:	9000      	str	r0, [sp, #0]
 8000ee4:	ab06      	add	r3, sp, #24
 8000ee6:	2204      	movs	r2, #4
 8000ee8:	2100      	movs	r1, #0
 8000eea:	0020      	movs	r0, r4
 8000eec:	f000 fb3b 	bl	8001566 <PE_Send_DataMessage>
 8000ef0:	2800      	cmp	r0, #0
 8000ef2:	d1f0      	bne.n	8000ed6 <PE_SubStateMachine_Generic+0x16e>
 8000ef4:	210a      	movs	r1, #10
 8000ef6:	e165      	b.n	80011c4 <PE_SubStateMachine_Generic+0x45c>
 8000ef8:	2012      	movs	r0, #18
 8000efa:	7720      	strb	r0, [r4, #28]
 8000efc:	2105      	movs	r1, #5
 8000efe:	7c20      	ldrb	r0, [r4, #16]
 8000f00:	f004 feab 	bl	8005c5a <USBDPD_PRL_BistCarrierEyeMode>
 8000f04:	2028      	movs	r0, #40	; 0x28
 8000f06:	7460      	strb	r0, [r4, #17]
 8000f08:	484f      	ldr	r0, [pc, #316]	; (8001048 <PE_SubStateMachine_Generic+0x2e0>)
 8000f0a:	83e0      	strh	r0, [r4, #30]
 8000f0c:	202d      	movs	r0, #45	; 0x2d
 8000f0e:	e099      	b.n	8001044 <PE_SubStateMachine_Generic+0x2dc>
 8000f10:	8be0      	ldrh	r0, [r4, #30]
 8000f12:	03f1      	lsls	r1, r6, #15
 8000f14:	4288      	cmp	r0, r1
 8000f16:	d10e      	bne.n	8000f36 <PE_SubStateMachine_Generic+0x1ce>
 8000f18:	2105      	movs	r1, #5
 8000f1a:	7c20      	ldrb	r0, [r4, #16]
 8000f1c:	f004 fea5 	bl	8005c6a <USBDPD_PRL_BistCarrierEyeModeExit>
 8000f20:	83e5      	strh	r5, [r4, #30]
 8000f22:	e191      	b.n	8001248 <PE_SubStateMachine_Generic+0x4e0>
 8000f24:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000f26:	7800      	ldrb	r0, [r0, #0]
 8000f28:	2814      	cmp	r0, #20
 8000f2a:	d004      	beq.n	8000f36 <PE_SubStateMachine_Generic+0x1ce>
 8000f2c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000f2e:	7007      	strb	r7, [r0, #0]
 8000f30:	0020      	movs	r0, r4
 8000f32:	f7ff fd10 	bl	8000956 <PE_Clear_RxEvent>
 8000f36:	e1fa      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8000f38:	0020      	movs	r0, r4
 8000f3a:	f000 f9fb 	bl	8001334 <PE_SubStateMachine_ReceiveDRS>
 8000f3e:	e1f6      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8000f40:	6861      	ldr	r1, [r4, #4]
 8000f42:	6809      	ldr	r1, [r1, #0]
 8000f44:	0889      	lsrs	r1, r1, #2
 8000f46:	400e      	ands	r6, r1
 8000f48:	d002      	beq.n	8000f50 <PE_SubStateMachine_Generic+0x1e8>
 8000f4a:	6960      	ldr	r0, [r4, #20]
 8000f4c:	0741      	lsls	r1, r0, #29
 8000f4e:	0fc8      	lsrs	r0, r1, #31
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	2395      	movs	r3, #149	; 0x95
 8000f54:	2209      	movs	r2, #9
 8000f56:	2100      	movs	r1, #0
 8000f58:	0020      	movs	r0, r4
 8000f5a:	f000 fad9 	bl	8001510 <PE_Send_CtrlMessage>
 8000f5e:	2800      	cmp	r0, #0
 8000f60:	d1ed      	bne.n	8000f3e <PE_SubStateMachine_Generic+0x1d6>
 8000f62:	2010      	movs	r0, #16
 8000f64:	7720      	strb	r0, [r4, #28]
 8000f66:	4839      	ldr	r0, [pc, #228]	; (800104c <PE_SubStateMachine_Generic+0x2e4>)
 8000f68:	83e0      	strh	r0, [r4, #30]
 8000f6a:	201b      	movs	r0, #27
 8000f6c:	9004      	str	r0, [sp, #16]
 8000f6e:	2122      	movs	r1, #34	; 0x22
 8000f70:	e128      	b.n	80011c4 <PE_SubStateMachine_Generic+0x45c>
 8000f72:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000f74:	7800      	ldrb	r0, [r0, #0]
 8000f76:	2814      	cmp	r0, #20
 8000f78:	d035      	beq.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000f7a:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8000f7c:	21f0      	movs	r1, #240	; 0xf0
 8000f7e:	0209      	lsls	r1, r1, #8
 8000f80:	4001      	ands	r1, r0
 8000f82:	d130      	bne.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000f84:	211f      	movs	r1, #31
 8000f86:	231f      	movs	r3, #31
 8000f88:	4003      	ands	r3, r0
 8000f8a:	2b03      	cmp	r3, #3
 8000f8c:	d006      	beq.n	8000f9c <PE_SubStateMachine_Generic+0x234>
 8000f8e:	2b04      	cmp	r3, #4
 8000f90:	d008      	beq.n	8000fa4 <PE_SubStateMachine_Generic+0x23c>
 8000f92:	2b0c      	cmp	r3, #12
 8000f94:	d006      	beq.n	8000fa4 <PE_SubStateMachine_Generic+0x23c>
 8000f96:	2b10      	cmp	r3, #16
 8000f98:	d015      	beq.n	8000fc6 <PE_SubStateMachine_Generic+0x25e>
 8000f9a:	e024      	b.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000f9c:	0020      	movs	r0, r4
 8000f9e:	f000 fa6d 	bl	800147c <PE_SwitchDataRole>
 8000fa2:	e008      	b.n	8000fb6 <PE_SubStateMachine_Generic+0x24e>
 8000fa4:	4001      	ands	r1, r0
 8000fa6:	290c      	cmp	r1, #12
 8000fa8:	d101      	bne.n	8000fae <PE_SubStateMachine_Generic+0x246>
 8000faa:	2126      	movs	r1, #38	; 0x26
 8000fac:	e000      	b.n	8000fb0 <PE_SubStateMachine_Generic+0x248>
 8000fae:	2127      	movs	r1, #39	; 0x27
 8000fb0:	7c20      	ldrb	r0, [r4, #16]
 8000fb2:	f7ff fa65 	bl	8000480 <USBPD_PE_Notification>
 8000fb6:	2003      	movs	r0, #3
 8000fb8:	7460      	strb	r0, [r4, #17]
 8000fba:	9504      	str	r5, [sp, #16]
 8000fbc:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000fbe:	7800      	ldrb	r0, [r0, #0]
 8000fc0:	2814      	cmp	r0, #20
 8000fc2:	d10b      	bne.n	8000fdc <PE_SubStateMachine_Generic+0x274>
 8000fc4:	e00f      	b.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000fc6:	2128      	movs	r1, #40	; 0x28
 8000fc8:	7c20      	ldrb	r0, [r4, #16]
 8000fca:	f7ff fa59 	bl	8000480 <USBPD_PE_Notification>
 8000fce:	2003      	movs	r0, #3
 8000fd0:	7460      	strb	r0, [r4, #17]
 8000fd2:	9504      	str	r5, [sp, #16]
 8000fd4:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000fd6:	7800      	ldrb	r0, [r0, #0]
 8000fd8:	2814      	cmp	r0, #20
 8000fda:	d004      	beq.n	8000fe6 <PE_SubStateMachine_Generic+0x27e>
 8000fdc:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000fde:	7007      	strb	r7, [r0, #0]
 8000fe0:	0020      	movs	r0, r4
 8000fe2:	f7ff fcb8 	bl	8000956 <PE_Clear_RxEvent>
 8000fe6:	8be0      	ldrh	r0, [r4, #30]
 8000fe8:	03f1      	lsls	r1, r6, #15
 8000fea:	4288      	cmp	r0, r1
 8000fec:	d12b      	bne.n	8001046 <PE_SubStateMachine_Generic+0x2de>
 8000fee:	e12b      	b.n	8001248 <PE_SubStateMachine_Generic+0x4e0>
 8000ff0:	ab03      	add	r3, sp, #12
 8000ff2:	aa05      	add	r2, sp, #20
 8000ff4:	2114      	movs	r1, #20
 8000ff6:	7c20      	ldrb	r0, [r4, #16]
 8000ff8:	68a5      	ldr	r5, [r4, #8]
 8000ffa:	696d      	ldr	r5, [r5, #20]
 8000ffc:	47a8      	blx	r5
 8000ffe:	9803      	ldr	r0, [sp, #12]
 8001000:	2800      	cmp	r0, #0
 8001002:	d100      	bne.n	8001006 <PE_SubStateMachine_Generic+0x29e>
 8001004:	e192      	b.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 8001006:	2000      	movs	r0, #0
 8001008:	9002      	str	r0, [sp, #8]
 800100a:	2003      	movs	r0, #3
 800100c:	9001      	str	r0, [sp, #4]
 800100e:	9803      	ldr	r0, [sp, #12]
 8001010:	0880      	lsrs	r0, r0, #2
 8001012:	9000      	str	r0, [sp, #0]
 8001014:	ab05      	add	r3, sp, #20
 8001016:	220c      	movs	r2, #12
 8001018:	e154      	b.n	80012c4 <PE_SubStateMachine_Generic+0x55c>
 800101a:	6861      	ldr	r1, [r4, #4]
 800101c:	6809      	ldr	r1, [r1, #0]
 800101e:	0889      	lsrs	r1, r1, #2
 8001020:	4031      	ands	r1, r6
 8001022:	d000      	beq.n	8001026 <PE_SubStateMachine_Generic+0x2be>
 8001024:	2001      	movs	r0, #1
 8001026:	9000      	str	r0, [sp, #0]
 8001028:	2368      	movs	r3, #104	; 0x68
 800102a:	2218      	movs	r2, #24
 800102c:	2031      	movs	r0, #49	; 0x31
 800102e:	5c21      	ldrb	r1, [r4, r0]
 8001030:	0020      	movs	r0, r4
 8001032:	f000 fa6d 	bl	8001510 <PE_Send_CtrlMessage>
 8001036:	2800      	cmp	r0, #0
 8001038:	d105      	bne.n	8001046 <PE_SubStateMachine_Generic+0x2de>
 800103a:	200f      	movs	r0, #15
 800103c:	7720      	strb	r0, [r4, #28]
 800103e:	4803      	ldr	r0, [pc, #12]	; (800104c <PE_SubStateMachine_Generic+0x2e4>)
 8001040:	83e0      	strh	r0, [r4, #30]
 8001042:	201b      	movs	r0, #27
 8001044:	9004      	str	r0, [sp, #16]
 8001046:	e172      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8001048:	0000802d 	.word	0x0000802d
 800104c:	0000801b 	.word	0x0000801b
 8001050:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001052:	7800      	ldrb	r0, [r0, #0]
 8001054:	2814      	cmp	r0, #20
 8001056:	d023      	beq.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001058:	2030      	movs	r0, #48	; 0x30
 800105a:	5c20      	ldrb	r0, [r4, r0]
 800105c:	2131      	movs	r1, #49	; 0x31
 800105e:	5c61      	ldrb	r1, [r4, r1]
 8001060:	4288      	cmp	r0, r1
 8001062:	d11d      	bne.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001064:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8001066:	0bc1      	lsrs	r1, r0, #15
 8001068:	d11a      	bne.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 800106a:	0b01      	lsrs	r1, r0, #12
 800106c:	0749      	lsls	r1, r1, #29
 800106e:	d017      	beq.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001070:	06c0      	lsls	r0, r0, #27
 8001072:	0ec0      	lsrs	r0, r0, #27
 8001074:	280c      	cmp	r0, #12
 8001076:	d113      	bne.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001078:	2304      	movs	r3, #4
 800107a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800107c:	1c82      	adds	r2, r0, #2
 800107e:	2114      	movs	r1, #20
 8001080:	7c20      	ldrb	r0, [r4, #16]
 8001082:	68a6      	ldr	r6, [r4, #8]
 8001084:	69b6      	ldr	r6, [r6, #24]
 8001086:	47b0      	blx	r6
 8001088:	2003      	movs	r0, #3
 800108a:	7460      	strb	r0, [r4, #17]
 800108c:	9504      	str	r5, [sp, #16]
 800108e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001090:	7800      	ldrb	r0, [r0, #0]
 8001092:	2814      	cmp	r0, #20
 8001094:	d004      	beq.n	80010a0 <PE_SubStateMachine_Generic+0x338>
 8001096:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001098:	7007      	strb	r7, [r0, #0]
 800109a:	0020      	movs	r0, r4
 800109c:	f7ff fc5b 	bl	8000956 <PE_Clear_RxEvent>
 80010a0:	8be0      	ldrh	r0, [r4, #30]
 80010a2:	2180      	movs	r1, #128	; 0x80
 80010a4:	0209      	lsls	r1, r1, #8
 80010a6:	4288      	cmp	r0, r1
 80010a8:	d108      	bne.n	80010bc <PE_SubStateMachine_Generic+0x354>
 80010aa:	2011      	movs	r0, #17
 80010ac:	e0cd      	b.n	800124a <PE_SubStateMachine_Generic+0x4e2>
 80010ae:	9500      	str	r5, [sp, #0]
 80010b0:	2303      	movs	r3, #3
 80010b2:	2210      	movs	r2, #16
 80010b4:	2100      	movs	r1, #0
 80010b6:	0020      	movs	r0, r4
 80010b8:	f000 fa2a 	bl	8001510 <PE_Send_CtrlMessage>
 80010bc:	e137      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 80010be:	ab03      	add	r3, sp, #12
 80010c0:	48c9      	ldr	r0, [pc, #804]	; (80013e8 <.text_73>)
 80010c2:	1822      	adds	r2, r4, r0
 80010c4:	2108      	movs	r1, #8
 80010c6:	7c20      	ldrb	r0, [r4, #16]
 80010c8:	68a7      	ldr	r7, [r4, #8]
 80010ca:	697f      	ldr	r7, [r7, #20]
 80010cc:	47b8      	blx	r7
 80010ce:	2119      	movs	r1, #25
 80010d0:	9803      	ldr	r0, [sp, #12]
 80010d2:	f000 f9bb 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 80010d6:	2800      	cmp	r0, #0
 80010d8:	d129      	bne.n	800112e <PE_SubStateMachine_Generic+0x3c6>
 80010da:	48c4      	ldr	r0, [pc, #784]	; (80013ec <.text_74>)
 80010dc:	1826      	adds	r6, r4, r0
 80010de:	7035      	strb	r5, [r6, #0]
 80010e0:	7075      	strb	r5, [r6, #1]
 80010e2:	7c20      	ldrb	r0, [r4, #16]
 80010e4:	f7ff fe2e 	bl	8000d44 <PE_Get_UnchunkedSupport>
 80010e8:	2800      	cmp	r0, #0
 80010ea:	d103      	bne.n	80010f4 <PE_SubStateMachine_Generic+0x38c>
 80010ec:	7870      	ldrb	r0, [r6, #1]
 80010ee:	2180      	movs	r1, #128	; 0x80
 80010f0:	4301      	orrs	r1, r0
 80010f2:	7071      	strb	r1, [r6, #1]
 80010f4:	9502      	str	r5, [sp, #8]
 80010f6:	2003      	movs	r0, #3
 80010f8:	9001      	str	r0, [sp, #4]
 80010fa:	9803      	ldr	r0, [sp, #12]
 80010fc:	1d00      	adds	r0, r0, #4
 80010fe:	b280      	uxth	r0, r0
 8001100:	9000      	str	r0, [sp, #0]
 8001102:	48bb      	ldr	r0, [pc, #748]	; (80013f0 <.text_75>)
 8001104:	1823      	adds	r3, r4, r0
 8001106:	2201      	movs	r2, #1
 8001108:	2100      	movs	r1, #0
 800110a:	0020      	movs	r0, r4
 800110c:	f000 fb5e 	bl	80017cc <PE_Send_ExtendedMessage>
 8001110:	2148      	movs	r1, #72	; 0x48
 8001112:	e057      	b.n	80011c4 <PE_SubStateMachine_Generic+0x45c>
 8001114:	ab03      	add	r3, sp, #12
 8001116:	48b4      	ldr	r0, [pc, #720]	; (80013e8 <.text_73>)
 8001118:	1822      	adds	r2, r4, r0
 800111a:	2113      	movs	r1, #19
 800111c:	7c20      	ldrb	r0, [r4, #16]
 800111e:	68a7      	ldr	r7, [r4, #8]
 8001120:	697f      	ldr	r7, [r7, #20]
 8001122:	47b8      	blx	r7
 8001124:	2118      	movs	r1, #24
 8001126:	9803      	ldr	r0, [sp, #12]
 8001128:	f000 f990 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 800112c:	2800      	cmp	r0, #0
 800112e:	d000      	beq.n	8001132 <PE_SubStateMachine_Generic+0x3ca>
 8001130:	e0fc      	b.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 8001132:	48ae      	ldr	r0, [pc, #696]	; (80013ec <.text_74>)
 8001134:	1826      	adds	r6, r4, r0
 8001136:	7035      	strb	r5, [r6, #0]
 8001138:	7075      	strb	r5, [r6, #1]
 800113a:	7c20      	ldrb	r0, [r4, #16]
 800113c:	f7ff fe02 	bl	8000d44 <PE_Get_UnchunkedSupport>
 8001140:	2800      	cmp	r0, #0
 8001142:	d103      	bne.n	800114c <PE_SubStateMachine_Generic+0x3e4>
 8001144:	7870      	ldrb	r0, [r6, #1]
 8001146:	2180      	movs	r1, #128	; 0x80
 8001148:	4301      	orrs	r1, r0
 800114a:	7071      	strb	r1, [r6, #1]
 800114c:	9502      	str	r5, [sp, #8]
 800114e:	2003      	movs	r0, #3
 8001150:	9001      	str	r0, [sp, #4]
 8001152:	9803      	ldr	r0, [sp, #12]
 8001154:	1d00      	adds	r0, r0, #4
 8001156:	b280      	uxth	r0, r0
 8001158:	9000      	str	r0, [sp, #0]
 800115a:	48a5      	ldr	r0, [pc, #660]	; (80013f0 <.text_75>)
 800115c:	1823      	adds	r3, r4, r0
 800115e:	220f      	movs	r2, #15
 8001160:	2100      	movs	r1, #0
 8001162:	0020      	movs	r0, r4
 8001164:	f000 fb32 	bl	80017cc <PE_Send_ExtendedMessage>
 8001168:	2161      	movs	r1, #97	; 0x61
 800116a:	e02b      	b.n	80011c4 <PE_SubStateMachine_Generic+0x45c>
 800116c:	ab03      	add	r3, sp, #12
 800116e:	489e      	ldr	r0, [pc, #632]	; (80013e8 <.text_73>)
 8001170:	1822      	adds	r2, r4, r0
 8001172:	2109      	movs	r1, #9
 8001174:	7c20      	ldrb	r0, [r4, #16]
 8001176:	68a7      	ldr	r7, [r4, #8]
 8001178:	697f      	ldr	r7, [r7, #20]
 800117a:	47b8      	blx	r7
 800117c:	2107      	movs	r1, #7
 800117e:	9803      	ldr	r0, [sp, #12]
 8001180:	f000 f964 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8001184:	2800      	cmp	r0, #0
 8001186:	d170      	bne.n	800126a <PE_SubStateMachine_Generic+0x502>
 8001188:	4998      	ldr	r1, [pc, #608]	; (80013ec <.text_74>)
 800118a:	5465      	strb	r5, [r4, r1]
 800118c:	1860      	adds	r0, r4, r1
 800118e:	7045      	strb	r5, [r0, #1]
 8001190:	7c20      	ldrb	r0, [r4, #16]
 8001192:	f7ff fdd7 	bl	8000d44 <PE_Get_UnchunkedSupport>
 8001196:	2800      	cmp	r0, #0
 8001198:	d105      	bne.n	80011a6 <PE_SubStateMachine_Generic+0x43e>
 800119a:	4894      	ldr	r0, [pc, #592]	; (80013ec <.text_74>)
 800119c:	1820      	adds	r0, r4, r0
 800119e:	7841      	ldrb	r1, [r0, #1]
 80011a0:	2280      	movs	r2, #128	; 0x80
 80011a2:	430a      	orrs	r2, r1
 80011a4:	7042      	strb	r2, [r0, #1]
 80011a6:	9502      	str	r5, [sp, #8]
 80011a8:	2003      	movs	r0, #3
 80011aa:	9001      	str	r0, [sp, #4]
 80011ac:	9803      	ldr	r0, [sp, #12]
 80011ae:	1d00      	adds	r0, r0, #4
 80011b0:	b280      	uxth	r0, r0
 80011b2:	9000      	str	r0, [sp, #0]
 80011b4:	488e      	ldr	r0, [pc, #568]	; (80013f0 <.text_75>)
 80011b6:	1823      	adds	r3, r4, r0
 80011b8:	2202      	movs	r2, #2
 80011ba:	2100      	movs	r1, #0
 80011bc:	0020      	movs	r0, r4
 80011be:	f000 fb05 	bl	80017cc <PE_Send_ExtendedMessage>
 80011c2:	214f      	movs	r1, #79	; 0x4f
 80011c4:	7c20      	ldrb	r0, [r4, #16]
 80011c6:	f7ff f95b 	bl	8000480 <USBPD_PE_Notification>
 80011ca:	e0b0      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 80011cc:	980e      	ldr	r0, [sp, #56]	; 0x38
 80011ce:	7800      	ldrb	r0, [r0, #0]
 80011d0:	2814      	cmp	r0, #20
 80011d2:	d034      	beq.n	800123e <PE_SubStateMachine_Generic+0x4d6>
 80011d4:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80011d6:	0bc1      	lsrs	r1, r0, #15
 80011d8:	d11a      	bne.n	8001210 <PE_SubStateMachine_Generic+0x4a8>
 80011da:	0b01      	lsrs	r1, r0, #12
 80011dc:	0749      	lsls	r1, r1, #29
 80011de:	d017      	beq.n	8001210 <PE_SubStateMachine_Generic+0x4a8>
 80011e0:	06c0      	lsls	r0, r0, #27
 80011e2:	0ec0      	lsrs	r0, r0, #27
 80011e4:	2805      	cmp	r0, #5
 80011e6:	d113      	bne.n	8001210 <PE_SubStateMachine_Generic+0x4a8>
 80011e8:	2304      	movs	r3, #4
 80011ea:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80011ec:	1d02      	adds	r2, r0, #4
 80011ee:	210f      	movs	r1, #15
 80011f0:	7c20      	ldrb	r0, [r4, #16]
 80011f2:	68a6      	ldr	r6, [r4, #8]
 80011f4:	69b6      	ldr	r6, [r6, #24]
 80011f6:	47b0      	blx	r6
 80011f8:	2003      	movs	r0, #3
 80011fa:	7460      	strb	r0, [r4, #17]
 80011fc:	9504      	str	r5, [sp, #16]
 80011fe:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001200:	7800      	ldrb	r0, [r0, #0]
 8001202:	2814      	cmp	r0, #20
 8001204:	d004      	beq.n	8001210 <PE_SubStateMachine_Generic+0x4a8>
 8001206:	990e      	ldr	r1, [sp, #56]	; 0x38
 8001208:	700f      	strb	r7, [r1, #0]
 800120a:	0020      	movs	r0, r4
 800120c:	f7ff fba3 	bl	8000956 <PE_Clear_RxEvent>
 8001210:	2034      	movs	r0, #52	; 0x34
 8001212:	5c20      	ldrb	r0, [r4, r0]
 8001214:	06c0      	lsls	r0, r0, #27
 8001216:	0ec0      	lsrs	r0, r0, #27
 8001218:	2810      	cmp	r0, #16
 800121a:	d110      	bne.n	800123e <PE_SubStateMachine_Generic+0x4d6>
 800121c:	2159      	movs	r1, #89	; 0x59
 800121e:	7c20      	ldrb	r0, [r4, #16]
 8001220:	f7ff f92e 	bl	8000480 <USBPD_PE_Notification>
 8001224:	83e5      	strh	r5, [r4, #30]
 8001226:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001228:	7800      	ldrb	r0, [r0, #0]
 800122a:	2814      	cmp	r0, #20
 800122c:	d004      	beq.n	8001238 <PE_SubStateMachine_Generic+0x4d0>
 800122e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001230:	7007      	strb	r7, [r0, #0]
 8001232:	0020      	movs	r0, r4
 8001234:	f7ff fb8f 	bl	8000956 <PE_Clear_RxEvent>
 8001238:	2003      	movs	r0, #3
 800123a:	7460      	strb	r0, [r4, #17]
 800123c:	9504      	str	r5, [sp, #16]
 800123e:	8be0      	ldrh	r0, [r4, #30]
 8001240:	2180      	movs	r1, #128	; 0x80
 8001242:	0209      	lsls	r1, r1, #8
 8001244:	4288      	cmp	r0, r1
 8001246:	d172      	bne.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8001248:	2003      	movs	r0, #3
 800124a:	7460      	strb	r0, [r4, #17]
 800124c:	9504      	str	r5, [sp, #16]
 800124e:	e06e      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8001250:	ab03      	add	r3, sp, #12
 8001252:	4865      	ldr	r0, [pc, #404]	; (80013e8 <.text_73>)
 8001254:	1822      	adds	r2, r4, r0
 8001256:	210d      	movs	r1, #13
 8001258:	7c20      	ldrb	r0, [r4, #16]
 800125a:	68a7      	ldr	r7, [r4, #8]
 800125c:	697f      	ldr	r7, [r7, #20]
 800125e:	47b8      	blx	r7
 8001260:	2104      	movs	r1, #4
 8001262:	9803      	ldr	r0, [sp, #12]
 8001264:	f000 f8f2 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8001268:	2800      	cmp	r0, #0
 800126a:	d15f      	bne.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 800126c:	485f      	ldr	r0, [pc, #380]	; (80013ec <.text_74>)
 800126e:	1826      	adds	r6, r4, r0
 8001270:	7035      	strb	r5, [r6, #0]
 8001272:	7075      	strb	r5, [r6, #1]
 8001274:	7c20      	ldrb	r0, [r4, #16]
 8001276:	f7ff fd65 	bl	8000d44 <PE_Get_UnchunkedSupport>
 800127a:	2800      	cmp	r0, #0
 800127c:	d103      	bne.n	8001286 <PE_SubStateMachine_Generic+0x51e>
 800127e:	7870      	ldrb	r0, [r6, #1]
 8001280:	2180      	movs	r1, #128	; 0x80
 8001282:	4301      	orrs	r1, r0
 8001284:	7071      	strb	r1, [r6, #1]
 8001286:	9502      	str	r5, [sp, #8]
 8001288:	2003      	movs	r0, #3
 800128a:	9001      	str	r0, [sp, #4]
 800128c:	9803      	ldr	r0, [sp, #12]
 800128e:	1d00      	adds	r0, r0, #4
 8001290:	b280      	uxth	r0, r0
 8001292:	9000      	str	r0, [sp, #0]
 8001294:	4856      	ldr	r0, [pc, #344]	; (80013f0 <.text_75>)
 8001296:	1823      	adds	r3, r4, r0
 8001298:	2207      	movs	r2, #7
 800129a:	e03d      	b.n	8001318 <PE_SubStateMachine_Generic+0x5b0>
 800129c:	9505      	str	r5, [sp, #20]
 800129e:	ab03      	add	r3, sp, #12
 80012a0:	aa05      	add	r2, sp, #20
 80012a2:	210f      	movs	r1, #15
 80012a4:	7c20      	ldrb	r0, [r4, #16]
 80012a6:	68a5      	ldr	r5, [r4, #8]
 80012a8:	696d      	ldr	r5, [r5, #20]
 80012aa:	47a8      	blx	r5
 80012ac:	2104      	movs	r1, #4
 80012ae:	9803      	ldr	r0, [sp, #12]
 80012b0:	f000 f8cc 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 80012b4:	2800      	cmp	r0, #0
 80012b6:	d139      	bne.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 80012b8:	9002      	str	r0, [sp, #8]
 80012ba:	2003      	movs	r0, #3
 80012bc:	9001      	str	r0, [sp, #4]
 80012be:	9600      	str	r6, [sp, #0]
 80012c0:	ab05      	add	r3, sp, #20
 80012c2:	2205      	movs	r2, #5
 80012c4:	2100      	movs	r1, #0
 80012c6:	0020      	movs	r0, r4
 80012c8:	f000 f94d 	bl	8001566 <PE_Send_DataMessage>
 80012cc:	e02f      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 80012ce:	ab03      	add	r3, sp, #12
 80012d0:	4845      	ldr	r0, [pc, #276]	; (80013e8 <.text_73>)
 80012d2:	1822      	adds	r2, r4, r0
 80012d4:	2111      	movs	r1, #17
 80012d6:	7c20      	ldrb	r0, [r4, #16]
 80012d8:	68a7      	ldr	r7, [r4, #8]
 80012da:	697f      	ldr	r7, [r7, #20]
 80012dc:	47b8      	blx	r7
 80012de:	2109      	movs	r1, #9
 80012e0:	9803      	ldr	r0, [sp, #12]
 80012e2:	f000 f8b3 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 80012e6:	2800      	cmp	r0, #0
 80012e8:	d120      	bne.n	800132c <PE_SubStateMachine_Generic+0x5c4>
 80012ea:	4840      	ldr	r0, [pc, #256]	; (80013ec <.text_74>)
 80012ec:	1826      	adds	r6, r4, r0
 80012ee:	7035      	strb	r5, [r6, #0]
 80012f0:	7075      	strb	r5, [r6, #1]
 80012f2:	7c20      	ldrb	r0, [r4, #16]
 80012f4:	f7ff fd26 	bl	8000d44 <PE_Get_UnchunkedSupport>
 80012f8:	2800      	cmp	r0, #0
 80012fa:	d103      	bne.n	8001304 <PE_SubStateMachine_Generic+0x59c>
 80012fc:	7870      	ldrb	r0, [r6, #1]
 80012fe:	2180      	movs	r1, #128	; 0x80
 8001300:	4301      	orrs	r1, r0
 8001302:	7071      	strb	r1, [r6, #1]
 8001304:	9502      	str	r5, [sp, #8]
 8001306:	2003      	movs	r0, #3
 8001308:	9001      	str	r0, [sp, #4]
 800130a:	9803      	ldr	r0, [sp, #12]
 800130c:	1d00      	adds	r0, r0, #4
 800130e:	b280      	uxth	r0, r0
 8001310:	9000      	str	r0, [sp, #0]
 8001312:	4837      	ldr	r0, [pc, #220]	; (80013f0 <.text_75>)
 8001314:	1823      	adds	r3, r4, r0
 8001316:	2205      	movs	r2, #5
 8001318:	2100      	movs	r1, #0
 800131a:	0020      	movs	r0, r4
 800131c:	f000 fa56 	bl	80017cc <PE_Send_ExtendedMessage>
 8001320:	e005      	b.n	800132e <PE_SubStateMachine_Generic+0x5c6>
 8001322:	2150      	movs	r1, #80	; 0x50
 8001324:	7c20      	ldrb	r0, [r4, #16]
 8001326:	f7ff f8ab 	bl	8000480 <USBPD_PE_Notification>
 800132a:	e78d      	b.n	8001248 <PE_SubStateMachine_Generic+0x4e0>
 800132c:	7466      	strb	r6, [r4, #17]
 800132e:	9804      	ldr	r0, [sp, #16]
 8001330:	b00f      	add	sp, #60	; 0x3c
 8001332:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001334 <PE_SubStateMachine_ReceiveDRS>:
 8001334:	b538      	push	{r3, r4, r5, lr}
 8001336:	0004      	movs	r4, r0
 8001338:	252a      	movs	r5, #42	; 0x2a
 800133a:	7c20      	ldrb	r0, [r4, #16]
 800133c:	68a1      	ldr	r1, [r4, #8]
 800133e:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8001340:	4788      	blx	r1
 8001342:	280a      	cmp	r0, #10
 8001344:	d002      	beq.n	800134c <PE_SubStateMachine_ReceiveDRS+0x18>
 8001346:	280c      	cmp	r0, #12
 8001348:	d017      	beq.n	800137a <PE_SubStateMachine_ReceiveDRS+0x46>
 800134a:	e00d      	b.n	8001368 <PE_SubStateMachine_ReceiveDRS+0x34>
 800134c:	2000      	movs	r0, #0
 800134e:	9000      	str	r0, [sp, #0]
 8001350:	2303      	movs	r3, #3
 8001352:	2203      	movs	r2, #3
 8001354:	2100      	movs	r1, #0
 8001356:	0020      	movs	r0, r4
 8001358:	f000 f8da 	bl	8001510 <PE_Send_CtrlMessage>
 800135c:	2800      	cmp	r0, #0
 800135e:	d10d      	bne.n	800137c <PE_SubStateMachine_ReceiveDRS+0x48>
 8001360:	0020      	movs	r0, r4
 8001362:	f000 f88b 	bl	800147c <PE_SwitchDataRole>
 8001366:	bd31      	pop	{r0, r4, r5, pc}
 8001368:	6860      	ldr	r0, [r4, #4]
 800136a:	7800      	ldrb	r0, [r0, #0]
 800136c:	0780      	lsls	r0, r0, #30
 800136e:	0f80      	lsrs	r0, r0, #30
 8001370:	2802      	cmp	r0, #2
 8001372:	d102      	bne.n	800137a <PE_SubStateMachine_ReceiveDRS+0x46>
 8001374:	2001      	movs	r0, #1
 8001376:	7460      	strb	r0, [r4, #17]
 8001378:	bd31      	pop	{r0, r4, r5, pc}
 800137a:	7465      	strb	r5, [r4, #17]
 800137c:	bd31      	pop	{r0, r4, r5, pc}

0800137e <PE_UpdateTimer>:
 800137e:	b510      	push	{r4, lr}
 8001380:	0002      	movs	r2, r0
 8001382:	2080      	movs	r0, #128	; 0x80
 8001384:	0200      	lsls	r0, r0, #8
 8001386:	0454      	lsls	r4, r2, #17
 8001388:	0c64      	lsrs	r4, r4, #17
 800138a:	42a1      	cmp	r1, r4
 800138c:	da00      	bge.n	8001390 <PE_UpdateTimer+0x12>
 800138e:	1a50      	subs	r0, r2, r1
 8001390:	b280      	uxth	r0, r0
 8001392:	bd10      	pop	{r4, pc}

08001394 <PE_CallHardResetCallback>:
 8001394:	6883      	ldr	r3, [r0, #8]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d100      	bne.n	800139e <PE_CallHardResetCallback+0xa>
 800139c:	4770      	bx	lr
 800139e:	b580      	push	{r7, lr}
 80013a0:	7c00      	ldrb	r0, [r0, #16]
 80013a2:	4798      	blx	r3
 80013a4:	bd01      	pop	{r0, pc}

080013a6 <PE_SetPowerNegotiation>:
 80013a6:	b510      	push	{r4, lr}
 80013a8:	6842      	ldr	r2, [r0, #4]
 80013aa:	6813      	ldr	r3, [r2, #0]
 80013ac:	055c      	lsls	r4, r3, #21
 80013ae:	0f64      	lsrs	r4, r4, #29
 80013b0:	42a1      	cmp	r1, r4
 80013b2:	d00b      	beq.n	80013cc <PE_SetPowerNegotiation+0x26>
 80013b4:	4c2e      	ldr	r4, [pc, #184]	; (8001470 <.text_79>)
 80013b6:	401c      	ands	r4, r3
 80013b8:	0209      	lsls	r1, r1, #8
 80013ba:	23e0      	movs	r3, #224	; 0xe0
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	400b      	ands	r3, r1
 80013c0:	4323      	orrs	r3, r4
 80013c2:	6013      	str	r3, [r2, #0]
 80013c4:	215a      	movs	r1, #90	; 0x5a
 80013c6:	7c00      	ldrb	r0, [r0, #16]
 80013c8:	f7ff f85a 	bl	8000480 <USBPD_PE_Notification>
 80013cc:	bd10      	pop	{r4, pc}

080013ce <USBPD_PE_ExecFastRoleSwapSignalling>:
 80013ce:	b580      	push	{r7, lr}
 80013d0:	4928      	ldr	r1, [pc, #160]	; (8001474 <.text_80>)
 80013d2:	0082      	lsls	r2, r0, #2
 80013d4:	5889      	ldr	r1, [r1, r2]
 80013d6:	694a      	ldr	r2, [r1, #20]
 80013d8:	2380      	movs	r3, #128	; 0x80
 80013da:	029b      	lsls	r3, r3, #10
 80013dc:	4313      	orrs	r3, r2
 80013de:	614b      	str	r3, [r1, #20]
 80013e0:	6889      	ldr	r1, [r1, #8]
 80013e2:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80013e4:	4788      	blx	r1
 80013e6:	bd01      	pop	{r0, pc}

080013e8 <.text_73>:
 80013e8:	00000267 	.word	0x00000267

080013ec <.text_74>:
 80013ec:	00000265 	.word	0x00000265

080013f0 <.text_75>:
 80013f0:	00000263 	.word	0x00000263

080013f4 <PE_CalculateMinTiming>:
 80013f4:	0001      	movs	r1, r0
 80013f6:	2000      	movs	r0, #0
 80013f8:	43c0      	mvns	r0, r0
 80013fa:	0c42      	lsrs	r2, r0, #17
 80013fc:	8c8b      	ldrh	r3, [r1, #36]	; 0x24
 80013fe:	4213      	tst	r3, r2
 8001400:	d001      	beq.n	8001406 <PE_CalculateMinTiming+0x12>
 8001402:	8c88      	ldrh	r0, [r1, #36]	; 0x24
 8001404:	4010      	ands	r0, r2
 8001406:	8c4b      	ldrh	r3, [r1, #34]	; 0x22
 8001408:	4213      	tst	r3, r2
 800140a:	d006      	beq.n	800141a <PE_CalculateMinTiming+0x26>
 800140c:	8c4b      	ldrh	r3, [r1, #34]	; 0x22
 800140e:	4013      	ands	r3, r2
 8001410:	4298      	cmp	r0, r3
 8001412:	d302      	bcc.n	800141a <PE_CalculateMinTiming+0x26>
 8001414:	8c49      	ldrh	r1, [r1, #34]	; 0x22
 8001416:	0010      	movs	r0, r2
 8001418:	4008      	ands	r0, r1
 800141a:	4770      	bx	lr

0800141c <PE_SetPowerNegociation>:
 800141c:	b538      	push	{r3, r4, r5, lr}
 800141e:	0005      	movs	r5, r0
 8001420:	000c      	movs	r4, r1
 8001422:	6868      	ldr	r0, [r5, #4]
 8001424:	6800      	ldr	r0, [r0, #0]
 8001426:	0540      	lsls	r0, r0, #21
 8001428:	0f40      	lsrs	r0, r0, #29
 800142a:	4284      	cmp	r4, r0
 800142c:	d003      	beq.n	8001436 <PE_SetPowerNegociation+0x1a>
 800142e:	215a      	movs	r1, #90	; 0x5a
 8001430:	7c28      	ldrb	r0, [r5, #16]
 8001432:	f7ff f825 	bl	8000480 <USBPD_PE_Notification>
 8001436:	6868      	ldr	r0, [r5, #4]
 8001438:	6801      	ldr	r1, [r0, #0]
 800143a:	4a0d      	ldr	r2, [pc, #52]	; (8001470 <.text_79>)
 800143c:	400a      	ands	r2, r1
 800143e:	0221      	lsls	r1, r4, #8
 8001440:	23e0      	movs	r3, #224	; 0xe0
 8001442:	00db      	lsls	r3, r3, #3
 8001444:	400b      	ands	r3, r1
 8001446:	4313      	orrs	r3, r2
 8001448:	6003      	str	r3, [r0, #0]
 800144a:	bd31      	pop	{r0, r4, r5, pc}

0800144c <PE_CheckDataSizeFromGetDataInfo>:
 800144c:	b51c      	push	{r2, r3, r4, lr}
 800144e:	0002      	movs	r2, r0
 8001450:	2000      	movs	r0, #0
 8001452:	428a      	cmp	r2, r1
 8001454:	d20a      	bcs.n	800146c <PE_CheckDataSizeFromGetDataInfo+0x20>
 8001456:	2018      	movs	r0, #24
 8001458:	9000      	str	r0, [sp, #0]
 800145a:	bf00      	nop
 800145c:	a315      	add	r3, pc, #84	; (adr r3, 80014b4 <.text_83>)
 800145e:	2200      	movs	r2, #0
 8001460:	2100      	movs	r1, #0
 8001462:	2006      	movs	r0, #6
 8001464:	4c04      	ldr	r4, [pc, #16]	; (8001478 <.text_81>)
 8001466:	6824      	ldr	r4, [r4, #0]
 8001468:	47a0      	blx	r4
 800146a:	2002      	movs	r0, #2
 800146c:	bd16      	pop	{r1, r2, r4, pc}
	...

08001470 <.text_79>:
 8001470:	fffff8ff 	.word	0xfffff8ff

08001474 <.text_80>:
 8001474:	200001e4 	.word	0x200001e4

08001478 <.text_81>:
 8001478:	20000000 	.word	0x20000000

0800147c <PE_SwitchDataRole>:
 800147c:	b510      	push	{r4, lr}
 800147e:	0004      	movs	r4, r0
 8001480:	6860      	ldr	r0, [r4, #4]
 8001482:	6802      	ldr	r2, [r0, #0]
 8001484:	2101      	movs	r1, #1
 8001486:	08d3      	lsrs	r3, r2, #3
 8001488:	400b      	ands	r3, r1
 800148a:	d107      	bne.n	800149c <PE_SwitchDataRole+0x20>
 800148c:	2308      	movs	r3, #8
 800148e:	4313      	orrs	r3, r2
 8001490:	6003      	str	r3, [r0, #0]
 8001492:	7c20      	ldrb	r0, [r4, #16]
 8001494:	f004 f93b 	bl	800570e <USBPD_PRL_SetHeaderDataRole>
 8001498:	2125      	movs	r1, #37	; 0x25
 800149a:	e007      	b.n	80014ac <PE_SwitchDataRole+0x30>
 800149c:	2108      	movs	r1, #8
 800149e:	438a      	bics	r2, r1
 80014a0:	6002      	str	r2, [r0, #0]
 80014a2:	2100      	movs	r1, #0
 80014a4:	7c20      	ldrb	r0, [r4, #16]
 80014a6:	f004 f932 	bl	800570e <USBPD_PRL_SetHeaderDataRole>
 80014aa:	2124      	movs	r1, #36	; 0x24
 80014ac:	7c20      	ldrb	r0, [r4, #16]
 80014ae:	f7fe ffe7 	bl	8000480 <USBPD_PE_Notification>
 80014b2:	bd10      	pop	{r4, pc}

080014b4 <.text_83>:
 80014b4:	61746144 	.word	0x61746144
 80014b8:	7a695320 	.word	0x7a695320
 80014bc:	73692065 	.word	0x73692065
 80014c0:	746f6e20 	.word	0x746f6e20
 80014c4:	726f6320 	.word	0x726f6320
 80014c8:	74636572 	.word	0x74636572
 80014cc:	00          	.byte	0x00
 80014cd:	00          	.byte	0x00
	...

080014d0 <USBPD_PE_SetTrace>:
 80014d0:	0001      	movs	r1, r0
 80014d2:	d100      	bne.n	80014d6 <USBPD_PE_SetTrace+0x6>
 80014d4:	4805      	ldr	r0, [pc, #20]	; (80014ec <.text_5>)
 80014d6:	4906      	ldr	r1, [pc, #24]	; (80014f0 <.text_6>)
 80014d8:	6008      	str	r0, [r1, #0]
 80014da:	4770      	bx	lr

080014dc <USBPD_PE_CheckLIB>:
 80014dc:	0001      	movs	r1, r0
 80014de:	2000      	movs	r0, #0
 80014e0:	4a04      	ldr	r2, [pc, #16]	; (80014f4 <.text_7>)
 80014e2:	4291      	cmp	r1, r2
 80014e4:	d100      	bne.n	80014e8 <USBPD_PE_CheckLIB+0xc>
 80014e6:	2001      	movs	r0, #1
 80014e8:	4770      	bx	lr
	...

080014ec <.text_5>:
 80014ec:	0800150f 	.word	0x0800150f

080014f0 <.text_6>:
 80014f0:	20000000 	.word	0x20000000

080014f4 <.text_7>:
 80014f4:	30410000 	.word	0x30410000

080014f8 <USBPD_PE_GetMemoryConsumption>:
 80014f8:	b510      	push	{r4, lr}
 80014fa:	f004 f8df 	bl	80056bc <USBPD_PRL_GetMemoryConsumption>
 80014fe:	0004      	movs	r4, r0
 8001500:	f7fe fedd 	bl	80002be <USBPD_CAD_GetMemoryConsumption>
 8001504:	1820      	adds	r0, r4, r0
 8001506:	21e1      	movs	r1, #225	; 0xe1
 8001508:	0109      	lsls	r1, r1, #4
 800150a:	1840      	adds	r0, r0, r1
 800150c:	bd10      	pop	{r4, pc}

0800150e <PE_Trace_Empty>:
 800150e:	4770      	bx	lr

08001510 <PE_Send_CtrlMessage>:
 8001510:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001512:	2501      	movs	r5, #1
 8001514:	0004      	movs	r4, r0
 8001516:	000f      	movs	r7, r1
 8001518:	0016      	movs	r6, r2
 800151a:	6860      	ldr	r0, [r4, #4]
 800151c:	6800      	ldr	r0, [r0, #0]
 800151e:	0b00      	lsrs	r0, r0, #12
 8001520:	4028      	ands	r0, r5
 8001522:	d014      	beq.n	800154e <PE_Send_CtrlMessage+0x3e>
 8001524:	a808      	add	r0, sp, #32
 8001526:	7800      	ldrb	r0, [r0, #0]
 8001528:	9001      	str	r0, [sp, #4]
 800152a:	2002      	movs	r0, #2
 800152c:	9000      	str	r0, [sp, #0]
 800152e:	48a2      	ldr	r0, [pc, #648]	; (80017b8 <.text_5>)
 8001530:	1823      	adds	r3, r4, r0
 8001532:	0032      	movs	r2, r6
 8001534:	0039      	movs	r1, r7
 8001536:	7c20      	ldrb	r0, [r4, #16]
 8001538:	f004 f938 	bl	80057ac <USBPD_PRL_SendMessage>
 800153c:	2803      	cmp	r0, #3
 800153e:	d0ec      	beq.n	800151a <PE_Send_CtrlMessage+0xa>
 8001540:	0039      	movs	r1, r7
 8001542:	2810      	cmp	r0, #16
 8001544:	d00e      	beq.n	8001564 <PE_Send_CtrlMessage+0x54>
 8001546:	2e0d      	cmp	r6, #13
 8001548:	d104      	bne.n	8001554 <PE_Send_CtrlMessage+0x44>
 800154a:	2201      	movs	r2, #1
 800154c:	e003      	b.n	8001556 <PE_Send_CtrlMessage+0x46>
 800154e:	7460      	strb	r0, [r4, #17]
 8001550:	2010      	movs	r0, #16
 8001552:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001554:	2200      	movs	r2, #0
 8001556:	466b      	mov	r3, sp
 8001558:	7a1b      	ldrb	r3, [r3, #8]
 800155a:	9300      	str	r3, [sp, #0]
 800155c:	0003      	movs	r3, r0
 800155e:	0020      	movs	r0, r4
 8001560:	f000 fc24 	bl	8001dac <PE_CheckSendMessageStatus>
 8001564:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08001566 <PE_Send_DataMessage>:
 8001566:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001568:	b082      	sub	sp, #8
 800156a:	0004      	movs	r4, r0
 800156c:	2000      	movs	r0, #0
 800156e:	4e93      	ldr	r6, [pc, #588]	; (80017bc <.text_6>)
 8001570:	e00c      	b.n	800158c <PE_Send_DataMessage+0x26>
 8001572:	2100      	movs	r1, #0
 8001574:	0082      	lsls	r2, r0, #2
 8001576:	18a2      	adds	r2, r4, r2
 8001578:	1855      	adds	r5, r2, r1
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	00cf      	lsls	r7, r1, #3
 800157e:	40fa      	lsrs	r2, r7
 8001580:	55aa      	strb	r2, [r5, r6]
 8001582:	1c49      	adds	r1, r1, #1
 8001584:	2904      	cmp	r1, #4
 8001586:	d3f5      	bcc.n	8001574 <PE_Send_DataMessage+0xe>
 8001588:	1d1b      	adds	r3, r3, #4
 800158a:	1c40      	adds	r0, r0, #1
 800158c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800158e:	4288      	cmp	r0, r1
 8001590:	d3ef      	bcc.n	8001572 <PE_Send_DataMessage+0xc>
 8001592:	6860      	ldr	r0, [r4, #4]
 8001594:	6800      	ldr	r0, [r0, #0]
 8001596:	04c1      	lsls	r1, r0, #19
 8001598:	0fc9      	lsrs	r1, r1, #31
 800159a:	d01f      	beq.n	80015dc <PE_Send_DataMessage+0x76>
 800159c:	a80c      	add	r0, sp, #48	; 0x30
 800159e:	7800      	ldrb	r0, [r0, #0]
 80015a0:	9001      	str	r0, [sp, #4]
 80015a2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80015a4:	0080      	lsls	r0, r0, #2
 80015a6:	1c80      	adds	r0, r0, #2
 80015a8:	b280      	uxth	r0, r0
 80015aa:	9000      	str	r0, [sp, #0]
 80015ac:	1eb0      	subs	r0, r6, #2
 80015ae:	1823      	adds	r3, r4, r0
 80015b0:	4668      	mov	r0, sp
 80015b2:	7c02      	ldrb	r2, [r0, #16]
 80015b4:	7b01      	ldrb	r1, [r0, #12]
 80015b6:	7c20      	ldrb	r0, [r4, #16]
 80015b8:	f004 f8f8 	bl	80057ac <USBPD_PRL_SendMessage>
 80015bc:	2803      	cmp	r0, #3
 80015be:	d0e8      	beq.n	8001592 <PE_Send_DataMessage+0x2c>
 80015c0:	4669      	mov	r1, sp
 80015c2:	7b09      	ldrb	r1, [r1, #12]
 80015c4:	2810      	cmp	r0, #16
 80015c6:	d007      	beq.n	80015d8 <PE_Send_DataMessage+0x72>
 80015c8:	aa0b      	add	r2, sp, #44	; 0x2c
 80015ca:	7812      	ldrb	r2, [r2, #0]
 80015cc:	9200      	str	r2, [sp, #0]
 80015ce:	0003      	movs	r3, r0
 80015d0:	2200      	movs	r2, #0
 80015d2:	0020      	movs	r0, r4
 80015d4:	f000 fbea 	bl	8001dac <PE_CheckSendMessageStatus>
 80015d8:	b005      	add	sp, #20
 80015da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015dc:	2010      	movs	r0, #16
 80015de:	e7fb      	b.n	80015d8 <PE_Send_DataMessage+0x72>

080015e0 <PE_Check_ExtendedMessage>:
 80015e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015e2:	0004      	movs	r4, r0
 80015e4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80015e6:	7881      	ldrb	r1, [r0, #2]
 80015e8:	78c0      	ldrb	r0, [r0, #3]
 80015ea:	0200      	lsls	r0, r0, #8
 80015ec:	1808      	adds	r0, r1, r0
 80015ee:	4974      	ldr	r1, [pc, #464]	; (80017c0 <.text_7>)
 80015f0:	1861      	adds	r1, r4, r1
 80015f2:	8008      	strh	r0, [r1, #0]
 80015f4:	2234      	movs	r2, #52	; 0x34
 80015f6:	5ca2      	ldrb	r2, [r4, r2]
 80015f8:	06d2      	lsls	r2, r2, #27
 80015fa:	0ed2      	lsrs	r2, r2, #27
 80015fc:	708a      	strb	r2, [r1, #2]
 80015fe:	2501      	movs	r5, #1
 8001600:	0403      	lsls	r3, r0, #16
 8001602:	0e9b      	lsrs	r3, r3, #26
 8001604:	2201      	movs	r2, #1
 8001606:	401a      	ands	r2, r3
 8001608:	0403      	lsls	r3, r0, #16
 800160a:	0edb      	lsrs	r3, r3, #27
 800160c:	071b      	lsls	r3, r3, #28
 800160e:	d003      	beq.n	8001618 <PE_Check_ExtendedMessage+0x38>
 8001610:	0013      	movs	r3, r2
 8001612:	d001      	beq.n	8001618 <PE_Check_ExtendedMessage+0x38>
 8001614:	2034      	movs	r0, #52	; 0x34
 8001616:	e09e      	b.n	8001756 <PE_Check_ExtendedMessage+0x176>
 8001618:	05c6      	lsls	r6, r0, #23
 800161a:	0df6      	lsrs	r6, r6, #23
 800161c:	2300      	movs	r3, #0
 800161e:	0407      	lsls	r7, r0, #16
 8001620:	0fff      	lsrs	r7, r7, #31
 8001622:	d10d      	bne.n	8001640 <PE_Check_ExtendedMessage+0x60>
 8001624:	4867      	ldr	r0, [pc, #412]	; (80017c4 <.text_8>)
 8001626:	5226      	strh	r6, [r4, r0]
 8001628:	4866      	ldr	r0, [pc, #408]	; (80017c4 <.text_8>)
 800162a:	5a20      	ldrh	r0, [r4, r0]
 800162c:	4283      	cmp	r3, r0
 800162e:	d21b      	bcs.n	8001668 <PE_Check_ExtendedMessage+0x88>
 8001630:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001632:	1d00      	adds	r0, r0, #4
 8001634:	5cc0      	ldrb	r0, [r0, r3]
 8001636:	4a64      	ldr	r2, [pc, #400]	; (80017c8 <.text_9>)
 8001638:	18a2      	adds	r2, r4, r2
 800163a:	54d0      	strb	r0, [r2, r3]
 800163c:	1c5b      	adds	r3, r3, #1
 800163e:	e7f3      	b.n	8001628 <PE_Check_ExtendedMessage+0x48>
 8001640:	27f8      	movs	r7, #248	; 0xf8
 8001642:	01ff      	lsls	r7, r7, #7
 8001644:	4007      	ands	r7, r0
 8001646:	d106      	bne.n	8001656 <PE_Check_ExtendedMessage+0x76>
 8001648:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 800164a:	0440      	lsls	r0, r0, #17
 800164c:	0f40      	lsrs	r0, r0, #29
 800164e:	2807      	cmp	r0, #7
 8001650:	d30a      	bcc.n	8001668 <PE_Check_ExtendedMessage+0x88>
 8001652:	2e1a      	cmp	r6, #26
 8001654:	d908      	bls.n	8001668 <PE_Check_ExtendedMessage+0x88>
 8001656:	2a00      	cmp	r2, #0
 8001658:	d106      	bne.n	8001668 <PE_Check_ExtendedMessage+0x88>
 800165a:	485a      	ldr	r0, [pc, #360]	; (80017c4 <.text_8>)
 800165c:	5a20      	ldrh	r0, [r4, r0]
 800165e:	42b0      	cmp	r0, r6
 8001660:	d202      	bcs.n	8001668 <PE_Check_ExtendedMessage+0x88>
 8001662:	83e3      	strh	r3, [r4, #30]
 8001664:	2037      	movs	r0, #55	; 0x37
 8001666:	e076      	b.n	8001756 <PE_Check_ExtendedMessage+0x176>
 8001668:	7889      	ldrb	r1, [r1, #2]
 800166a:	2603      	movs	r6, #3
 800166c:	7f22      	ldrb	r2, [r4, #28]
 800166e:	2a00      	cmp	r2, #0
 8001670:	d039      	beq.n	80016e6 <PE_Check_ExtendedMessage+0x106>
 8001672:	2901      	cmp	r1, #1
 8001674:	d008      	beq.n	8001688 <PE_Check_ExtendedMessage+0xa8>
 8001676:	2902      	cmp	r1, #2
 8001678:	d01c      	beq.n	80016b4 <PE_Check_ExtendedMessage+0xd4>
 800167a:	2905      	cmp	r1, #5
 800167c:	d02a      	beq.n	80016d4 <PE_Check_ExtendedMessage+0xf4>
 800167e:	2907      	cmp	r1, #7
 8001680:	d023      	beq.n	80016ca <PE_Check_ExtendedMessage+0xea>
 8001682:	290f      	cmp	r1, #15
 8001684:	d00b      	beq.n	800169e <PE_Check_ExtendedMessage+0xbe>
 8001686:	e094      	b.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001688:	2319      	movs	r3, #25
 800168a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800168c:	1d02      	adds	r2, r0, #4
 800168e:	2108      	movs	r1, #8
 8001690:	7c20      	ldrb	r0, [r4, #16]
 8001692:	68a7      	ldr	r7, [r4, #8]
 8001694:	69bf      	ldr	r7, [r7, #24]
 8001696:	47b8      	blx	r7
 8001698:	7466      	strb	r6, [r4, #17]
 800169a:	2147      	movs	r1, #71	; 0x47
 800169c:	e014      	b.n	80016c8 <PE_Check_ExtendedMessage+0xe8>
 800169e:	2318      	movs	r3, #24
 80016a0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80016a2:	1d02      	adds	r2, r0, #4
 80016a4:	2113      	movs	r1, #19
 80016a6:	7c20      	ldrb	r0, [r4, #16]
 80016a8:	68a7      	ldr	r7, [r4, #8]
 80016aa:	69bf      	ldr	r7, [r7, #24]
 80016ac:	47b8      	blx	r7
 80016ae:	7466      	strb	r6, [r4, #17]
 80016b0:	2162      	movs	r1, #98	; 0x62
 80016b2:	e009      	b.n	80016c8 <PE_Check_ExtendedMessage+0xe8>
 80016b4:	2307      	movs	r3, #7
 80016b6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80016b8:	1d02      	adds	r2, r0, #4
 80016ba:	2109      	movs	r1, #9
 80016bc:	7c20      	ldrb	r0, [r4, #16]
 80016be:	68a7      	ldr	r7, [r4, #8]
 80016c0:	69bf      	ldr	r7, [r7, #24]
 80016c2:	47b8      	blx	r7
 80016c4:	7466      	strb	r6, [r4, #17]
 80016c6:	214e      	movs	r1, #78	; 0x4e
 80016c8:	e2c7      	b.n	8001c5a <.text_21>
 80016ca:	231a      	movs	r3, #26
 80016cc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80016ce:	1d02      	adds	r2, r0, #4
 80016d0:	210d      	movs	r1, #13
 80016d2:	e003      	b.n	80016dc <PE_Check_ExtendedMessage+0xfc>
 80016d4:	2309      	movs	r3, #9
 80016d6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80016d8:	1d02      	adds	r2, r0, #4
 80016da:	2111      	movs	r1, #17
 80016dc:	7c20      	ldrb	r0, [r4, #16]
 80016de:	68a7      	ldr	r7, [r4, #8]
 80016e0:	69bf      	ldr	r7, [r7, #24]
 80016e2:	47b8      	blx	r7
 80016e4:	e063      	b.n	80017ae <PE_Check_ExtendedMessage+0x1ce>
 80016e6:	1ec8      	subs	r0, r1, #3
 80016e8:	2808      	cmp	r0, #8
 80016ea:	d862      	bhi.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 80016ec:	a201      	add	r2, pc, #4	; (adr r2, 80016f4 <PE_Check_ExtendedMessage+0x114>)
 80016ee:	5c12      	ldrb	r2, [r2, r0]
 80016f0:	4497      	add	pc, r2
 80016f2:	bf00      	nop
 80016f4:	46be280a 	.word	0x46be280a
 80016f8:	669884be 	.word	0x669884be
 80016fc:	006e      	.short	0x006e
 80016fe:	6820      	ldr	r0, [r4, #0]
 8001700:	8900      	ldrh	r0, [r0, #8]
 8001702:	0b00      	lsrs	r0, r0, #12
 8001704:	4228      	tst	r0, r5
 8001706:	d054      	beq.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001708:	2301      	movs	r3, #1
 800170a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800170c:	1d02      	adds	r2, r0, #4
 800170e:	2110      	movs	r1, #16
 8001710:	7c20      	ldrb	r0, [r4, #16]
 8001712:	68a5      	ldr	r5, [r4, #8]
 8001714:	69ad      	ldr	r5, [r5, #24]
 8001716:	47a8      	blx	r5
 8001718:	203a      	movs	r0, #58	; 0x3a
 800171a:	e01c      	b.n	8001756 <PE_Check_ExtendedMessage+0x176>
 800171c:	6820      	ldr	r0, [r4, #0]
 800171e:	8900      	ldrh	r0, [r0, #8]
 8001720:	0b00      	lsrs	r0, r0, #12
 8001722:	4228      	tst	r0, r5
 8001724:	d045      	beq.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001726:	2301      	movs	r3, #1
 8001728:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800172a:	1d02      	adds	r2, r0, #4
 800172c:	210e      	movs	r1, #14
 800172e:	7c20      	ldrb	r0, [r4, #16]
 8001730:	68a5      	ldr	r5, [r4, #8]
 8001732:	69ad      	ldr	r5, [r5, #24]
 8001734:	47a8      	blx	r5
 8001736:	203b      	movs	r0, #59	; 0x3b
 8001738:	e00d      	b.n	8001756 <PE_Check_ExtendedMessage+0x176>
 800173a:	6820      	ldr	r0, [r4, #0]
 800173c:	8900      	ldrh	r0, [r0, #8]
 800173e:	0980      	lsrs	r0, r0, #6
 8001740:	4228      	tst	r0, r5
 8001742:	d036      	beq.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001744:	2302      	movs	r3, #2
 8001746:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001748:	1d02      	adds	r2, r0, #4
 800174a:	210c      	movs	r1, #12
 800174c:	7c20      	ldrb	r0, [r4, #16]
 800174e:	68a5      	ldr	r5, [r4, #8]
 8001750:	69ad      	ldr	r5, [r5, #24]
 8001752:	47a8      	blx	r5
 8001754:	203c      	movs	r0, #60	; 0x3c
 8001756:	7460      	strb	r0, [r4, #17]
 8001758:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 800175a:	6820      	ldr	r0, [r4, #0]
 800175c:	8900      	ldrh	r0, [r0, #8]
 800175e:	0a80      	lsrs	r0, r0, #10
 8001760:	e00d      	b.n	800177e <PE_Check_ExtendedMessage+0x19e>
 8001762:	68a0      	ldr	r0, [r4, #8]
 8001764:	6905      	ldr	r5, [r0, #16]
 8001766:	2d00      	cmp	r5, #0
 8001768:	d024      	beq.n	80017b4 <PE_Check_ExtendedMessage+0x1d4>
 800176a:	4816      	ldr	r0, [pc, #88]	; (80017c4 <.text_8>)
 800176c:	5a23      	ldrh	r3, [r4, r0]
 800176e:	4816      	ldr	r0, [pc, #88]	; (80017c8 <.text_9>)
 8001770:	1822      	adds	r2, r4, r0
 8001772:	7c20      	ldrb	r0, [r4, #16]
 8001774:	47a8      	blx	r5
 8001776:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001778:	6820      	ldr	r0, [r4, #0]
 800177a:	8900      	ldrh	r0, [r0, #8]
 800177c:	0a40      	lsrs	r0, r0, #9
 800177e:	4228      	tst	r0, r5
 8001780:	d017      	beq.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 8001782:	68a0      	ldr	r0, [r4, #8]
 8001784:	6900      	ldr	r0, [r0, #16]
 8001786:	2800      	cmp	r0, #0
 8001788:	d109      	bne.n	800179e <PE_Check_ExtendedMessage+0x1be>
 800178a:	e012      	b.n	80017b2 <PE_Check_ExtendedMessage+0x1d2>
 800178c:	6820      	ldr	r0, [r4, #0]
 800178e:	8900      	ldrh	r0, [r0, #8]
 8001790:	0a40      	lsrs	r0, r0, #9
 8001792:	4228      	tst	r0, r5
 8001794:	d00e      	beq.n	80017b4 <PE_Check_ExtendedMessage+0x1d4>
 8001796:	68a0      	ldr	r0, [r4, #8]
 8001798:	6900      	ldr	r0, [r0, #16]
 800179a:	2800      	cmp	r0, #0
 800179c:	d00a      	beq.n	80017b4 <PE_Check_ExtendedMessage+0x1d4>
 800179e:	4809      	ldr	r0, [pc, #36]	; (80017c4 <.text_8>)
 80017a0:	5a23      	ldrh	r3, [r4, r0]
 80017a2:	4809      	ldr	r0, [pc, #36]	; (80017c8 <.text_9>)
 80017a4:	1822      	adds	r2, r4, r0
 80017a6:	7c20      	ldrb	r0, [r4, #16]
 80017a8:	68a5      	ldr	r5, [r4, #8]
 80017aa:	692d      	ldr	r5, [r5, #16]
 80017ac:	47a8      	blx	r5
 80017ae:	7466      	strb	r6, [r4, #17]
 80017b0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80017b2:	7465      	strb	r5, [r4, #17]
 80017b4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

080017b8 <.text_5>:
 80017b8:	00000263 	.word	0x00000263

080017bc <.text_6>:
 80017bc:	00000265 	.word	0x00000265

080017c0 <.text_7>:
 80017c0:	0000025a 	.word	0x0000025a

080017c4 <.text_8>:
 80017c4:	0000048e 	.word	0x0000048e

080017c8 <.text_9>:
 80017c8:	00000281 	.word	0x00000281

080017cc <PE_Send_ExtendedMessage>:
 80017cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80017d2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80017d4:	0004      	movs	r4, r0
 80017d6:	000d      	movs	r5, r1
 80017d8:	4668      	mov	r0, sp
 80017da:	7202      	strb	r2, [r0, #8]
 80017dc:	9303      	str	r3, [sp, #12]
 80017de:	6860      	ldr	r0, [r4, #4]
 80017e0:	6800      	ldr	r0, [r0, #0]
 80017e2:	04c1      	lsls	r1, r0, #19
 80017e4:	0fc9      	lsrs	r1, r1, #31
 80017e6:	d019      	beq.n	800181c <PE_Send_ExtendedMessage+0x50>
 80017e8:	9601      	str	r6, [sp, #4]
 80017ea:	9700      	str	r7, [sp, #0]
 80017ec:	9b03      	ldr	r3, [sp, #12]
 80017ee:	4668      	mov	r0, sp
 80017f0:	7a00      	ldrb	r0, [r0, #8]
 80017f2:	2280      	movs	r2, #128	; 0x80
 80017f4:	4302      	orrs	r2, r0
 80017f6:	0029      	movs	r1, r5
 80017f8:	7c20      	ldrb	r0, [r4, #16]
 80017fa:	f003 ffd7 	bl	80057ac <USBPD_PRL_SendMessage>
 80017fe:	2803      	cmp	r0, #3
 8001800:	d0ed      	beq.n	80017de <PE_Send_ExtendedMessage+0x12>
 8001802:	0029      	movs	r1, r5
 8001804:	2810      	cmp	r0, #16
 8001806:	d007      	beq.n	8001818 <PE_Send_ExtendedMessage+0x4c>
 8001808:	aa0b      	add	r2, sp, #44	; 0x2c
 800180a:	7812      	ldrb	r2, [r2, #0]
 800180c:	9200      	str	r2, [sp, #0]
 800180e:	0003      	movs	r3, r0
 8001810:	2200      	movs	r2, #0
 8001812:	0020      	movs	r0, r4
 8001814:	f000 faca 	bl	8001dac <PE_CheckSendMessageStatus>
 8001818:	b005      	add	sp, #20
 800181a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800181c:	2011      	movs	r0, #17
 800181e:	7460      	strb	r0, [r4, #17]
 8001820:	2010      	movs	r0, #16
 8001822:	e7f9      	b.n	8001818 <PE_Send_ExtendedMessage+0x4c>

08001824 <PE_SubStateMachine_ExtendedMessages>:
 8001824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001826:	b085      	sub	sp, #20
 8001828:	0004      	movs	r4, r0
 800182a:	2702      	movs	r7, #2
 800182c:	4889      	ldr	r0, [pc, #548]	; (8001a54 <.text_12>)
 800182e:	1820      	adds	r0, r4, r0
 8001830:	9000      	str	r0, [sp, #0]
 8001832:	2039      	movs	r0, #57	; 0x39
 8001834:	2180      	movs	r1, #128	; 0x80
 8001836:	466a      	mov	r2, sp
 8001838:	7211      	strb	r1, [r2, #8]
 800183a:	4a87      	ldr	r2, [pc, #540]	; (8001a58 <.text_13>)
 800183c:	2500      	movs	r5, #0
 800183e:	2603      	movs	r6, #3
 8001840:	7c63      	ldrb	r3, [r4, #17]
 8001842:	2b31      	cmp	r3, #49	; 0x31
 8001844:	d010      	beq.n	8001868 <PE_SubStateMachine_ExtendedMessages+0x44>
 8001846:	2b33      	cmp	r3, #51	; 0x33
 8001848:	d075      	beq.n	8001936 <PE_SubStateMachine_ExtendedMessages+0x112>
 800184a:	2b34      	cmp	r3, #52	; 0x34
 800184c:	d07c      	beq.n	8001948 <PE_SubStateMachine_ExtendedMessages+0x124>
 800184e:	2b35      	cmp	r3, #53	; 0x35
 8001850:	d100      	bne.n	8001854 <PE_SubStateMachine_ExtendedMessages+0x30>
 8001852:	e0a8      	b.n	80019a6 <PE_SubStateMachine_ExtendedMessages+0x182>
 8001854:	2b36      	cmp	r3, #54	; 0x36
 8001856:	d100      	bne.n	800185a <PE_SubStateMachine_ExtendedMessages+0x36>
 8001858:	e0be      	b.n	80019d8 <PE_SubStateMachine_ExtendedMessages+0x1b4>
 800185a:	2b37      	cmp	r3, #55	; 0x37
 800185c:	d100      	bne.n	8001860 <PE_SubStateMachine_ExtendedMessages+0x3c>
 800185e:	e0be      	b.n	80019de <PE_SubStateMachine_ExtendedMessages+0x1ba>
 8001860:	2b38      	cmp	r3, #56	; 0x38
 8001862:	d100      	bne.n	8001866 <PE_SubStateMachine_ExtendedMessages+0x42>
 8001864:	e0ef      	b.n	8001a46 <PE_SubStateMachine_ExtendedMessages+0x222>
 8001866:	e0f2      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001868:	487c      	ldr	r0, [pc, #496]	; (8001a5c <.text_14>)
 800186a:	1820      	adds	r0, r4, r0
 800186c:	9004      	str	r0, [sp, #16]
 800186e:	4669      	mov	r1, sp
 8001870:	730d      	strb	r5, [r1, #12]
 8001872:	497b      	ldr	r1, [pc, #492]	; (8001a60 <.text_15>)
 8001874:	5265      	strh	r5, [r4, r1]
 8001876:	7c20      	ldrb	r0, [r4, #16]
 8001878:	f7ff fa64 	bl	8000d44 <PE_Get_UnchunkedSupport>
 800187c:	2801      	cmp	r0, #1
 800187e:	d107      	bne.n	8001890 <PE_SubStateMachine_ExtendedMessages+0x6c>
 8001880:	4878      	ldr	r0, [pc, #480]	; (8001a64 <.text_16>)
 8001882:	1820      	adds	r0, r4, r0
 8001884:	7005      	strb	r5, [r0, #0]
 8001886:	7045      	strb	r5, [r0, #1]
 8001888:	4877      	ldr	r0, [pc, #476]	; (8001a68 <.text_17>)
 800188a:	1820      	adds	r0, r4, r0
 800188c:	9004      	str	r0, [sp, #16]
 800188e:	e028      	b.n	80018e2 <PE_SubStateMachine_ExtendedMessages+0xbe>
 8001890:	4976      	ldr	r1, [pc, #472]	; (8001a6c <.text_18>)
 8001892:	1861      	adds	r1, r4, r1
 8001894:	72cd      	strb	r5, [r1, #11]
 8001896:	4975      	ldr	r1, [pc, #468]	; (8001a6c <.text_18>)
 8001898:	1861      	adds	r1, r4, r1
 800189a:	730d      	strb	r5, [r1, #12]
 800189c:	7c20      	ldrb	r0, [r4, #16]
 800189e:	f7ff fa51 	bl	8000d44 <PE_Get_UnchunkedSupport>
 80018a2:	2800      	cmp	r0, #0
 80018a4:	d106      	bne.n	80018b4 <PE_SubStateMachine_ExtendedMessages+0x90>
 80018a6:	4871      	ldr	r0, [pc, #452]	; (8001a6c <.text_18>)
 80018a8:	1820      	adds	r0, r4, r0
 80018aa:	7b01      	ldrb	r1, [r0, #12]
 80018ac:	466a      	mov	r2, sp
 80018ae:	7a12      	ldrb	r2, [r2, #8]
 80018b0:	430a      	orrs	r2, r1
 80018b2:	7302      	strb	r2, [r0, #12]
 80018b4:	486a      	ldr	r0, [pc, #424]	; (8001a60 <.text_15>)
 80018b6:	1820      	adds	r0, r4, r0
 80018b8:	8841      	ldrh	r1, [r0, #2]
 80018ba:	291b      	cmp	r1, #27
 80018bc:	d30e      	bcc.n	80018dc <PE_SubStateMachine_ExtendedMessages+0xb8>
 80018be:	486a      	ldr	r0, [pc, #424]	; (8001a68 <.text_17>)
 80018c0:	1820      	adds	r0, r4, r0
 80018c2:	5d40      	ldrb	r0, [r0, r5]
 80018c4:	9900      	ldr	r1, [sp, #0]
 80018c6:	5548      	strb	r0, [r1, r5]
 80018c8:	1c6d      	adds	r5, r5, #1
 80018ca:	2d1a      	cmp	r5, #26
 80018cc:	d209      	bcs.n	80018e2 <PE_SubStateMachine_ExtendedMessages+0xbe>
 80018ce:	e7f6      	b.n	80018be <PE_SubStateMachine_ExtendedMessages+0x9a>
 80018d0:	4965      	ldr	r1, [pc, #404]	; (8001a68 <.text_17>)
 80018d2:	1861      	adds	r1, r4, r1
 80018d4:	5d49      	ldrb	r1, [r1, r5]
 80018d6:	9a00      	ldr	r2, [sp, #0]
 80018d8:	5551      	strb	r1, [r2, r5]
 80018da:	1c6d      	adds	r5, r5, #1
 80018dc:	8841      	ldrh	r1, [r0, #2]
 80018de:	428d      	cmp	r5, r1
 80018e0:	d3f6      	bcc.n	80018d0 <PE_SubStateMachine_ExtendedMessages+0xac>
 80018e2:	2001      	movs	r0, #1
 80018e4:	6961      	ldr	r1, [r4, #20]
 80018e6:	0949      	lsrs	r1, r1, #5
 80018e8:	4001      	ands	r1, r0
 80018ea:	d00a      	beq.n	8001902 <PE_SubStateMachine_ExtendedMessages+0xde>
 80018ec:	6861      	ldr	r1, [r4, #4]
 80018ee:	6809      	ldr	r1, [r1, #0]
 80018f0:	0889      	lsrs	r1, r1, #2
 80018f2:	4001      	ands	r1, r0
 80018f4:	d002      	beq.n	80018fc <PE_SubStateMachine_ExtendedMessages+0xd8>
 80018f6:	4669      	mov	r1, sp
 80018f8:	7308      	strb	r0, [r1, #12]
 80018fa:	e001      	b.n	8001900 <PE_SubStateMachine_ExtendedMessages+0xdc>
 80018fc:	4669      	mov	r1, sp
 80018fe:	730f      	strb	r7, [r1, #12]
 8001900:	2633      	movs	r6, #51	; 0x33
 8001902:	4668      	mov	r0, sp
 8001904:	7b00      	ldrb	r0, [r0, #12]
 8001906:	9002      	str	r0, [sp, #8]
 8001908:	9601      	str	r6, [sp, #4]
 800190a:	4855      	ldr	r0, [pc, #340]	; (8001a60 <.text_15>)
 800190c:	1820      	adds	r0, r4, r0
 800190e:	8840      	ldrh	r0, [r0, #2]
 8001910:	1d00      	adds	r0, r0, #4
 8001912:	b280      	uxth	r0, r0
 8001914:	9000      	str	r0, [sp, #0]
 8001916:	9b04      	ldr	r3, [sp, #16]
 8001918:	4854      	ldr	r0, [pc, #336]	; (8001a6c <.text_18>)
 800191a:	1820      	adds	r0, r4, r0
 800191c:	78c2      	ldrb	r2, [r0, #3]
 800191e:	2033      	movs	r0, #51	; 0x33
 8001920:	5c21      	ldrb	r1, [r4, r0]
 8001922:	0020      	movs	r0, r4
 8001924:	f7ff ff52 	bl	80017cc <PE_Send_ExtendedMessage>
 8001928:	2800      	cmp	r0, #0
 800192a:	d103      	bne.n	8001934 <PE_SubStateMachine_ExtendedMessages+0x110>
 800192c:	484f      	ldr	r0, [pc, #316]	; (8001a6c <.text_18>)
 800192e:	1820      	adds	r0, r4, r0
 8001930:	7940      	ldrb	r0, [r0, #5]
 8001932:	7720      	strb	r0, [r4, #28]
 8001934:	e08b      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001936:	83e2      	strh	r2, [r4, #30]
 8001938:	271b      	movs	r7, #27
 800193a:	494c      	ldr	r1, [pc, #304]	; (8001a6c <.text_18>)
 800193c:	1861      	adds	r1, r4, r1
 800193e:	78c9      	ldrb	r1, [r1, #3]
 8001940:	2904      	cmp	r1, #4
 8001942:	d151      	bne.n	80019e8 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001944:	2074      	movs	r0, #116	; 0x74
 8001946:	e04f      	b.n	80019e8 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001948:	4848      	ldr	r0, [pc, #288]	; (8001a6c <.text_18>)
 800194a:	5a20      	ldrh	r0, [r4, r0]
 800194c:	0440      	lsls	r0, r0, #17
 800194e:	0f02      	lsrs	r2, r0, #28
 8001950:	211a      	movs	r1, #26
 8001952:	4351      	muls	r1, r2
 8001954:	4842      	ldr	r0, [pc, #264]	; (8001a60 <.text_15>)
 8001956:	1820      	adds	r0, r4, r0
 8001958:	8843      	ldrh	r3, [r0, #2]
 800195a:	4299      	cmp	r1, r3
 800195c:	da01      	bge.n	8001962 <PE_SubStateMachine_ExtendedMessages+0x13e>
 800195e:	2a0a      	cmp	r2, #10
 8001960:	d301      	bcc.n	8001966 <PE_SubStateMachine_ExtendedMessages+0x142>
 8001962:	7466      	strb	r6, [r4, #17]
 8001964:	e01d      	b.n	80019a2 <PE_SubStateMachine_ExtendedMessages+0x17e>
 8001966:	1a5a      	subs	r2, r3, r1
 8001968:	2a1a      	cmp	r2, #26
 800196a:	d202      	bcs.n	8001972 <PE_SubStateMachine_ExtendedMessages+0x14e>
 800196c:	1a5b      	subs	r3, r3, r1
 800196e:	b2db      	uxtb	r3, r3
 8001970:	e000      	b.n	8001974 <PE_SubStateMachine_ExtendedMessages+0x150>
 8001972:	231a      	movs	r3, #26
 8001974:	2200      	movs	r2, #0
 8001976:	e006      	b.n	8001986 <PE_SubStateMachine_ExtendedMessages+0x162>
 8001978:	4e3b      	ldr	r6, [pc, #236]	; (8001a68 <.text_17>)
 800197a:	19a6      	adds	r6, r4, r6
 800197c:	188f      	adds	r7, r1, r2
 800197e:	5df6      	ldrb	r6, [r6, r7]
 8001980:	9f00      	ldr	r7, [sp, #0]
 8001982:	54be      	strb	r6, [r7, r2]
 8001984:	1c52      	adds	r2, r2, #1
 8001986:	429a      	cmp	r2, r3
 8001988:	d3f6      	bcc.n	8001978 <PE_SubStateMachine_ExtendedMessages+0x154>
 800198a:	4934      	ldr	r1, [pc, #208]	; (8001a5c <.text_14>)
 800198c:	1863      	adds	r3, r4, r1
 800198e:	8842      	ldrh	r2, [r0, #2]
 8001990:	4836      	ldr	r0, [pc, #216]	; (8001a6c <.text_18>)
 8001992:	5a20      	ldrh	r0, [r4, r0]
 8001994:	0440      	lsls	r0, r0, #17
 8001996:	0f01      	lsrs	r1, r0, #28
 8001998:	7c20      	ldrb	r0, [r4, #16]
 800199a:	f004 fba8 	bl	80060ee <USBPD_PRL_PrepareExtendedTxChunkSending>
 800199e:	2035      	movs	r0, #53	; 0x35
 80019a0:	7460      	strb	r0, [r4, #17]
 80019a2:	2700      	movs	r7, #0
 80019a4:	e053      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 80019a6:	6960      	ldr	r0, [r4, #20]
 80019a8:	0681      	lsls	r1, r0, #26
 80019aa:	0fc9      	lsrs	r1, r1, #31
 80019ac:	d001      	beq.n	80019b2 <PE_SubStateMachine_ExtendedMessages+0x18e>
 80019ae:	2036      	movs	r0, #54	; 0x36
 80019b0:	e000      	b.n	80019b4 <PE_SubStateMachine_ExtendedMessages+0x190>
 80019b2:	2003      	movs	r0, #3
 80019b4:	492a      	ldr	r1, [pc, #168]	; (8001a60 <.text_15>)
 80019b6:	1866      	adds	r6, r4, r1
 80019b8:	9502      	str	r5, [sp, #8]
 80019ba:	9001      	str	r0, [sp, #4]
 80019bc:	8870      	ldrh	r0, [r6, #2]
 80019be:	9000      	str	r0, [sp, #0]
 80019c0:	4826      	ldr	r0, [pc, #152]	; (8001a5c <.text_14>)
 80019c2:	1823      	adds	r3, r4, r0
 80019c4:	3809      	subs	r0, #9
 80019c6:	1820      	adds	r0, r4, r0
 80019c8:	78c2      	ldrb	r2, [r0, #3]
 80019ca:	2030      	movs	r0, #48	; 0x30
 80019cc:	5c21      	ldrb	r1, [r4, r0]
 80019ce:	0020      	movs	r0, r4
 80019d0:	f7ff fefc 	bl	80017cc <PE_Send_ExtendedMessage>
 80019d4:	8035      	strh	r5, [r6, #0]
 80019d6:	e03a      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 80019d8:	83e2      	strh	r2, [r4, #30]
 80019da:	271b      	movs	r7, #27
 80019dc:	e004      	b.n	80019e8 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 80019de:	8be0      	ldrh	r0, [r4, #30]
 80019e0:	020b      	lsls	r3, r1, #8
 80019e2:	4298      	cmp	r0, r3
 80019e4:	d102      	bne.n	80019ec <PE_SubStateMachine_ExtendedMessages+0x1c8>
 80019e6:	200f      	movs	r0, #15
 80019e8:	7460      	strb	r0, [r4, #17]
 80019ea:	e030      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 80019ec:	83e2      	strh	r2, [r4, #30]
 80019ee:	271b      	movs	r7, #27
 80019f0:	481a      	ldr	r0, [pc, #104]	; (8001a5c <.text_14>)
 80019f2:	1825      	adds	r5, r4, r0
 80019f4:	0029      	movs	r1, r5
 80019f6:	7c20      	ldrb	r0, [r4, #16]
 80019f8:	f004 fba1 	bl	800613e <USBPD_PRL_PrepareChunkRequest>
 80019fc:	6860      	ldr	r0, [r4, #4]
 80019fe:	6800      	ldr	r0, [r0, #0]
 8001a00:	04c1      	lsls	r1, r0, #19
 8001a02:	0fc9      	lsrs	r1, r1, #31
 8001a04:	d012      	beq.n	8001a2c <PE_SubStateMachine_ExtendedMessages+0x208>
 8001a06:	2000      	movs	r0, #0
 8001a08:	9001      	str	r0, [sp, #4]
 8001a0a:	2006      	movs	r0, #6
 8001a0c:	9000      	str	r0, [sp, #0]
 8001a0e:	002b      	movs	r3, r5
 8001a10:	4816      	ldr	r0, [pc, #88]	; (8001a6c <.text_18>)
 8001a12:	1820      	adds	r0, r4, r0
 8001a14:	7880      	ldrb	r0, [r0, #2]
 8001a16:	4669      	mov	r1, sp
 8001a18:	7a0a      	ldrb	r2, [r1, #8]
 8001a1a:	4302      	orrs	r2, r0
 8001a1c:	2030      	movs	r0, #48	; 0x30
 8001a1e:	5c21      	ldrb	r1, [r4, r0]
 8001a20:	7c20      	ldrb	r0, [r4, #16]
 8001a22:	f003 fec3 	bl	80057ac <USBPD_PRL_SendMessage>
 8001a26:	2803      	cmp	r0, #3
 8001a28:	d0e8      	beq.n	80019fc <PE_SubStateMachine_ExtendedMessages+0x1d8>
 8001a2a:	e002      	b.n	8001a32 <PE_SubStateMachine_ExtendedMessages+0x20e>
 8001a2c:	2011      	movs	r0, #17
 8001a2e:	7460      	strb	r0, [r4, #17]
 8001a30:	2010      	movs	r0, #16
 8001a32:	2139      	movs	r1, #57	; 0x39
 8001a34:	9100      	str	r1, [sp, #0]
 8001a36:	0003      	movs	r3, r0
 8001a38:	2200      	movs	r2, #0
 8001a3a:	2030      	movs	r0, #48	; 0x30
 8001a3c:	5c21      	ldrb	r1, [r4, r0]
 8001a3e:	0020      	movs	r0, r4
 8001a40:	f000 f9b4 	bl	8001dac <PE_CheckSendMessageStatus>
 8001a44:	e003      	b.n	8001a4e <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001a46:	7466      	strb	r6, [r4, #17]
 8001a48:	2700      	movs	r7, #0
 8001a4a:	4805      	ldr	r0, [pc, #20]	; (8001a60 <.text_15>)
 8001a4c:	5225      	strh	r5, [r4, r0]
 8001a4e:	0038      	movs	r0, r7
 8001a50:	b005      	add	sp, #20
 8001a52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a54 <.text_12>:
 8001a54:	00000267 	.word	0x00000267

08001a58 <.text_13>:
 8001a58:	0000801b 	.word	0x0000801b

08001a5c <.text_14>:
 8001a5c:	00000263 	.word	0x00000263

08001a60 <.text_15>:
 8001a60:	0000048e 	.word	0x0000048e

08001a64 <.text_16>:
 8001a64:	00000387 	.word	0x00000387

08001a68 <.text_17>:
 8001a68:	00000385 	.word	0x00000385

08001a6c <.text_18>:
 8001a6c:	0000025a 	.word	0x0000025a

08001a70 <PE_ManageRXEvent>:
 8001a70:	b580      	push	{r7, lr}
 8001a72:	2130      	movs	r1, #48	; 0x30
 8001a74:	5c41      	ldrb	r1, [r0, r1]
 8001a76:	2231      	movs	r2, #49	; 0x31
 8001a78:	5481      	strb	r1, [r0, r2]
 8001a7a:	8e81      	ldrh	r1, [r0, #52]	; 0x34
 8001a7c:	0bca      	lsrs	r2, r1, #15
 8001a7e:	d002      	beq.n	8001a86 <PE_ManageRXEvent+0x16>
 8001a80:	f7ff fdae 	bl	80015e0 <PE_Check_ExtendedMessage>
 8001a84:	bd01      	pop	{r0, pc}
 8001a86:	22f0      	movs	r2, #240	; 0xf0
 8001a88:	0212      	lsls	r2, r2, #8
 8001a8a:	400a      	ands	r2, r1
 8001a8c:	d102      	bne.n	8001a94 <PE_ManageRXEvent+0x24>
 8001a8e:	f000 f805 	bl	8001a9c <PE_Check_ControlMessage>
 8001a92:	bd01      	pop	{r0, pc}
 8001a94:	f000 f8e5 	bl	8001c62 <PE_Check_DataMessage>
 8001a98:	bd01      	pop	{r0, pc}
	...

08001a9c <PE_Check_ControlMessage>:
 8001a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a9e:	0004      	movs	r4, r0
 8001aa0:	272a      	movs	r7, #42	; 0x2a
 8001aa2:	2603      	movs	r6, #3
 8001aa4:	2501      	movs	r5, #1
 8001aa6:	200b      	movs	r0, #11
 8001aa8:	2134      	movs	r1, #52	; 0x34
 8001aaa:	5c61      	ldrb	r1, [r4, r1]
 8001aac:	06c9      	lsls	r1, r1, #27
 8001aae:	0ec9      	lsrs	r1, r1, #27
 8001ab0:	1e49      	subs	r1, r1, #1
 8001ab2:	2917      	cmp	r1, #23
 8001ab4:	d900      	bls.n	8001ab8 <PE_Check_ControlMessage+0x1c>
 8001ab6:	e0c7      	b.n	8001c48 <PE_Check_ControlMessage+0x1ac>
 8001ab8:	a201      	add	r2, pc, #4	; (adr r2, 8001ac0 <PE_Check_ControlMessage+0x24>)
 8001aba:	5c52      	ldrb	r2, [r2, r1]
 8001abc:	0052      	lsls	r2, r2, #1
 8001abe:	4497      	add	pc, r2
 8001ac0:	c0c00bcb 	.word	0xc0c00bcb
 8001ac4:	5b22c020 	.word	0x5b22c020
 8001ac8:	c0413449 	.word	0xc0413449
 8001acc:	bec3c319 	.word	0xbec3c319
 8001ad0:	9fb7936f 	.word	0x9fb7936f
 8001ad4:	bac383b0 	.word	0xbac383b0
 8001ad8:	6860      	ldr	r0, [r4, #4]
 8001ada:	6800      	ldr	r0, [r0, #0]
 8001adc:	0880      	lsrs	r0, r0, #2
 8001ade:	4005      	ands	r5, r0
 8001ae0:	d000      	beq.n	8001ae4 <PE_Check_ControlMessage+0x48>
 8001ae2:	e0b9      	b.n	8001c58 <PE_Check_ControlMessage+0x1bc>
 8001ae4:	2002      	movs	r0, #2
 8001ae6:	7720      	strb	r0, [r4, #28]
 8001ae8:	212b      	movs	r1, #43	; 0x2b
 8001aea:	7c20      	ldrb	r0, [r4, #16]
 8001aec:	f7fe fcc8 	bl	8000480 <USBPD_PE_Notification>
 8001af0:	2098      	movs	r0, #152	; 0x98
 8001af2:	e0a7      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001af4:	7726      	strb	r6, [r4, #28]
 8001af6:	2132      	movs	r1, #50	; 0x32
 8001af8:	7c20      	ldrb	r0, [r4, #16]
 8001afa:	f7fe fcc1 	bl	8000480 <USBPD_PE_Notification>
 8001afe:	2010      	movs	r0, #16
 8001b00:	e0a0      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b02:	2133      	movs	r1, #51	; 0x33
 8001b04:	e09c      	b.n	8001c40 <PE_Check_ControlMessage+0x1a4>
 8001b06:	2006      	movs	r0, #6
 8001b08:	7720      	strb	r0, [r4, #28]
 8001b0a:	6860      	ldr	r0, [r4, #4]
 8001b0c:	6800      	ldr	r0, [r0, #0]
 8001b0e:	0881      	lsrs	r1, r0, #2
 8001b10:	4029      	ands	r1, r5
 8001b12:	d104      	bne.n	8001b1e <PE_Check_ControlMessage+0x82>
 8001b14:	6821      	ldr	r1, [r4, #0]
 8001b16:	6849      	ldr	r1, [r1, #4]
 8001b18:	08c9      	lsrs	r1, r1, #3
 8001b1a:	4029      	ands	r1, r5
 8001b1c:	d039      	beq.n	8001b92 <PE_Check_ControlMessage+0xf6>
 8001b1e:	210c      	movs	r1, #12
 8001b20:	7c20      	ldrb	r0, [r4, #16]
 8001b22:	f7fe fcad 	bl	8000480 <USBPD_PE_Notification>
 8001b26:	204c      	movs	r0, #76	; 0x4c
 8001b28:	e08c      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b2a:	6820      	ldr	r0, [r4, #0]
 8001b2c:	6840      	ldr	r0, [r0, #4]
 8001b2e:	08c0      	lsrs	r0, r0, #3
 8001b30:	4028      	ands	r0, r5
 8001b32:	d00a      	beq.n	8001b4a <PE_Check_ControlMessage+0xae>
 8001b34:	2008      	movs	r0, #8
 8001b36:	7720      	strb	r0, [r4, #28]
 8001b38:	213c      	movs	r1, #60	; 0x3c
 8001b3a:	7c20      	ldrb	r0, [r4, #16]
 8001b3c:	f7fe fca0 	bl	8000480 <USBPD_PE_Notification>
 8001b40:	2022      	movs	r0, #34	; 0x22
 8001b42:	e07f      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b44:	68a0      	ldr	r0, [r4, #8]
 8001b46:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8001b48:	2800      	cmp	r0, #0
 8001b4a:	d07d      	beq.n	8001c48 <PE_Check_ControlMessage+0x1ac>
 8001b4c:	2011      	movs	r0, #17
 8001b4e:	7720      	strb	r0, [r4, #28]
 8001b50:	209d      	movs	r0, #157	; 0x9d
 8001b52:	e077      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b54:	2123      	movs	r1, #35	; 0x23
 8001b56:	7c20      	ldrb	r0, [r4, #16]
 8001b58:	f7fe fc92 	bl	8000480 <USBPD_PE_Notification>
 8001b5c:	6960      	ldr	r0, [r4, #20]
 8001b5e:	05c0      	lsls	r0, r0, #23
 8001b60:	0f40      	lsrs	r0, r0, #29
 8001b62:	d001      	beq.n	8001b68 <PE_Check_ControlMessage+0xcc>
 8001b64:	200f      	movs	r0, #15
 8001b66:	e06d      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b68:	68a0      	ldr	r0, [r4, #8]
 8001b6a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001b6c:	2800      	cmp	r0, #0
 8001b6e:	d06b      	beq.n	8001c48 <PE_Check_ControlMessage+0x1ac>
 8001b70:	2010      	movs	r0, #16
 8001b72:	7720      	strb	r0, [r4, #28]
 8001b74:	2093      	movs	r0, #147	; 0x93
 8001b76:	e065      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001b78:	6860      	ldr	r0, [r4, #4]
 8001b7a:	6800      	ldr	r0, [r0, #0]
 8001b7c:	0541      	lsls	r1, r0, #21
 8001b7e:	0f49      	lsrs	r1, r1, #29
 8001b80:	2903      	cmp	r1, #3
 8001b82:	d163      	bne.n	8001c4c <PE_Check_ControlMessage+0x1b0>
 8001b84:	0881      	lsrs	r1, r0, #2
 8001b86:	4029      	ands	r1, r5
 8001b88:	d004      	beq.n	8001b94 <PE_Check_ControlMessage+0xf8>
 8001b8a:	6821      	ldr	r1, [r4, #0]
 8001b8c:	6849      	ldr	r1, [r1, #4]
 8001b8e:	08c9      	lsrs	r1, r1, #3
 8001b90:	4029      	ands	r1, r5
 8001b92:	d05b      	beq.n	8001c4c <PE_Check_ControlMessage+0x1b0>
 8001b94:	2007      	movs	r0, #7
 8001b96:	7720      	strb	r0, [r4, #28]
 8001b98:	201d      	movs	r0, #29
 8001b9a:	7460      	strb	r0, [r4, #17]
 8001b9c:	2106      	movs	r1, #6
 8001b9e:	e04f      	b.n	8001c40 <PE_Check_ControlMessage+0x1a4>
 8001ba0:	6820      	ldr	r0, [r4, #0]
 8001ba2:	8901      	ldrh	r1, [r0, #8]
 8001ba4:	08c9      	lsrs	r1, r1, #3
 8001ba6:	4229      	tst	r1, r5
 8001ba8:	d053      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001baa:	6861      	ldr	r1, [r4, #4]
 8001bac:	6809      	ldr	r1, [r1, #0]
 8001bae:	0889      	lsrs	r1, r1, #2
 8001bb0:	4029      	ands	r1, r5
 8001bb2:	d103      	bne.n	8001bbc <PE_Check_ControlMessage+0x120>
 8001bb4:	6840      	ldr	r0, [r0, #4]
 8001bb6:	08c0      	lsrs	r0, r0, #3
 8001bb8:	4028      	ands	r0, r5
 8001bba:	d04a      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001bbc:	200a      	movs	r0, #10
 8001bbe:	7720      	strb	r0, [r4, #28]
 8001bc0:	2063      	movs	r0, #99	; 0x63
 8001bc2:	7460      	strb	r0, [r4, #17]
 8001bc4:	2146      	movs	r1, #70	; 0x46
 8001bc6:	e03b      	b.n	8001c40 <PE_Check_ControlMessage+0x1a4>
 8001bc8:	6860      	ldr	r0, [r4, #4]
 8001bca:	6800      	ldr	r0, [r0, #0]
 8001bcc:	0880      	lsrs	r0, r0, #2
 8001bce:	4028      	ands	r0, r5
 8001bd0:	d004      	beq.n	8001bdc <PE_Check_ControlMessage+0x140>
 8001bd2:	6820      	ldr	r0, [r4, #0]
 8001bd4:	6840      	ldr	r0, [r0, #4]
 8001bd6:	08c0      	lsrs	r0, r0, #3
 8001bd8:	4028      	ands	r0, r5
 8001bda:	d03a      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001bdc:	205f      	movs	r0, #95	; 0x5f
 8001bde:	7720      	strb	r0, [r4, #28]
 8001be0:	2064      	movs	r0, #100	; 0x64
 8001be2:	7460      	strb	r0, [r4, #17]
 8001be4:	2160      	movs	r1, #96	; 0x60
 8001be6:	e02b      	b.n	8001c40 <PE_Check_ControlMessage+0x1a4>
 8001be8:	6821      	ldr	r1, [r4, #0]
 8001bea:	8909      	ldrh	r1, [r1, #8]
 8001bec:	0949      	lsrs	r1, r1, #5
 8001bee:	4229      	tst	r1, r5
 8001bf0:	d02f      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001bf2:	7720      	strb	r0, [r4, #28]
 8001bf4:	214d      	movs	r1, #77	; 0x4d
 8001bf6:	7c20      	ldrb	r0, [r4, #16]
 8001bf8:	f7fe fc42 	bl	8000480 <USBPD_PE_Notification>
 8001bfc:	2030      	movs	r0, #48	; 0x30
 8001bfe:	e021      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001c00:	6821      	ldr	r1, [r4, #0]
 8001c02:	8909      	ldrh	r1, [r1, #8]
 8001c04:	0889      	lsrs	r1, r1, #2
 8001c06:	4229      	tst	r1, r5
 8001c08:	d023      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001c0a:	7720      	strb	r0, [r4, #28]
 8001c0c:	2149      	movs	r1, #73	; 0x49
 8001c0e:	7c20      	ldrb	r0, [r4, #16]
 8001c10:	f7fe fc36 	bl	8000480 <USBPD_PE_Notification>
 8001c14:	6860      	ldr	r0, [r4, #4]
 8001c16:	6800      	ldr	r0, [r0, #0]
 8001c18:	0880      	lsrs	r0, r0, #2
 8001c1a:	4005      	ands	r5, r0
 8001c1c:	d011      	beq.n	8001c42 <PE_Check_ControlMessage+0x1a6>
 8001c1e:	202d      	movs	r0, #45	; 0x2d
 8001c20:	e010      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001c22:	6820      	ldr	r0, [r4, #0]
 8001c24:	8900      	ldrh	r0, [r0, #8]
 8001c26:	09c0      	lsrs	r0, r0, #7
 8001c28:	4228      	tst	r0, r5
 8001c2a:	d012      	beq.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001c2c:	202f      	movs	r0, #47	; 0x2f
 8001c2e:	e009      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001c30:	2009      	movs	r0, #9
 8001c32:	7720      	strb	r0, [r4, #28]
 8001c34:	e00d      	b.n	8001c52 <PE_Check_ControlMessage+0x1b6>
 8001c36:	200f      	movs	r0, #15
 8001c38:	7720      	strb	r0, [r4, #28]
 8001c3a:	204b      	movs	r0, #75	; 0x4b
 8001c3c:	e002      	b.n	8001c44 <PE_Check_ControlMessage+0x1a8>
 8001c3e:	2159      	movs	r1, #89	; 0x59
 8001c40:	e00b      	b.n	8001c5a <.text_21>
 8001c42:	2011      	movs	r0, #17
 8001c44:	7460      	strb	r0, [r4, #17]
 8001c46:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001c48:	6860      	ldr	r0, [r4, #4]
 8001c4a:	6800      	ldr	r0, [r0, #0]
 8001c4c:	4006      	ands	r6, r0
 8001c4e:	2e02      	cmp	r6, #2
 8001c50:	d101      	bne.n	8001c56 <PE_Check_ControlMessage+0x1ba>
 8001c52:	7465      	strb	r5, [r4, #17]
 8001c54:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001c56:	7467      	strb	r7, [r4, #17]
 8001c58:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001c5a <.text_21>:
 8001c5a:	7c20      	ldrb	r0, [r4, #16]
 8001c5c:	f7fe fc10 	bl	8000480 <USBPD_PE_Notification>
 8001c60:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001c62 <PE_Check_DataMessage>:
 8001c62:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001c64:	0004      	movs	r4, r0
 8001c66:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8001c68:	2501      	movs	r5, #1
 8001c6a:	2603      	movs	r6, #3
 8001c6c:	2700      	movs	r7, #0
 8001c6e:	06c1      	lsls	r1, r0, #27
 8001c70:	0ec9      	lsrs	r1, r1, #27
 8001c72:	2901      	cmp	r1, #1
 8001c74:	d029      	beq.n	8001cca <PE_Check_DataMessage+0x68>
 8001c76:	2902      	cmp	r1, #2
 8001c78:	d00b      	beq.n	8001c92 <PE_Check_DataMessage+0x30>
 8001c7a:	2903      	cmp	r1, #3
 8001c7c:	d03d      	beq.n	8001cfa <PE_Check_DataMessage+0x98>
 8001c7e:	2906      	cmp	r1, #6
 8001c80:	d079      	beq.n	8001d76 <PE_Check_DataMessage+0x114>
 8001c82:	2907      	cmp	r1, #7
 8001c84:	d100      	bne.n	8001c88 <PE_Check_DataMessage+0x26>
 8001c86:	e085      	b.n	8001d94 <PE_Check_DataMessage+0x132>
 8001c88:	290a      	cmp	r1, #10
 8001c8a:	d078      	beq.n	8001d7e <PE_Check_DataMessage+0x11c>
 8001c8c:	290f      	cmp	r1, #15
 8001c8e:	d06e      	beq.n	8001d6e <PE_Check_DataMessage+0x10c>
 8001c90:	e089      	b.n	8001da6 <PE_Check_DataMessage+0x144>
 8001c92:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001c94:	7881      	ldrb	r1, [r0, #2]
 8001c96:	78c2      	ldrb	r2, [r0, #3]
 8001c98:	0212      	lsls	r2, r2, #8
 8001c9a:	1889      	adds	r1, r1, r2
 8001c9c:	7902      	ldrb	r2, [r0, #4]
 8001c9e:	0412      	lsls	r2, r2, #16
 8001ca0:	1889      	adds	r1, r1, r2
 8001ca2:	7940      	ldrb	r0, [r0, #5]
 8001ca4:	0600      	lsls	r0, r0, #24
 8001ca6:	1808      	adds	r0, r1, r0
 8001ca8:	9000      	str	r0, [sp, #0]
 8001caa:	6860      	ldr	r0, [r4, #4]
 8001cac:	6800      	ldr	r0, [r0, #0]
 8001cae:	0880      	lsrs	r0, r0, #2
 8001cb0:	4028      	ands	r0, r5
 8001cb2:	d07a      	beq.n	8001daa <PE_Check_DataMessage+0x148>
 8001cb4:	2304      	movs	r3, #4
 8001cb6:	466a      	mov	r2, sp
 8001cb8:	2106      	movs	r1, #6
 8001cba:	7c20      	ldrb	r0, [r4, #16]
 8001cbc:	68a6      	ldr	r6, [r4, #8]
 8001cbe:	69b6      	ldr	r6, [r6, #24]
 8001cc0:	47b0      	blx	r6
 8001cc2:	7725      	strb	r5, [r4, #28]
 8001cc4:	84a7      	strh	r7, [r4, #36]	; 0x24
 8001cc6:	2009      	movs	r0, #9
 8001cc8:	e06e      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001cca:	6861      	ldr	r1, [r4, #4]
 8001ccc:	6809      	ldr	r1, [r1, #0]
 8001cce:	0889      	lsrs	r1, r1, #2
 8001cd0:	400d      	ands	r5, r1
 8001cd2:	d16a      	bne.n	8001daa <PE_Check_DataMessage+0x148>
 8001cd4:	0980      	lsrs	r0, r0, #6
 8001cd6:	4006      	ands	r6, r0
 8001cd8:	0031      	movs	r1, r6
 8001cda:	7c20      	ldrb	r0, [r4, #16]
 8001cdc:	f7fe ff8a 	bl	8000bf4 <PE_ExtRevisionInteroperability>
 8001ce0:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8001ce2:	0440      	lsls	r0, r0, #17
 8001ce4:	0f40      	lsrs	r0, r0, #29
 8001ce6:	0083      	lsls	r3, r0, #2
 8001ce8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001cea:	1c82      	adds	r2, r0, #2
 8001cec:	2104      	movs	r1, #4
 8001cee:	7c20      	ldrb	r0, [r4, #16]
 8001cf0:	68a5      	ldr	r5, [r4, #8]
 8001cf2:	69ad      	ldr	r5, [r5, #24]
 8001cf4:	47a8      	blx	r5
 8001cf6:	2044      	movs	r0, #68	; 0x44
 8001cf8:	e056      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001cfa:	9701      	str	r7, [sp, #4]
 8001cfc:	9700      	str	r7, [sp, #0]
 8001cfe:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001d00:	7881      	ldrb	r1, [r0, #2]
 8001d02:	78c2      	ldrb	r2, [r0, #3]
 8001d04:	0212      	lsls	r2, r2, #8
 8001d06:	1889      	adds	r1, r1, r2
 8001d08:	7902      	ldrb	r2, [r0, #4]
 8001d0a:	0412      	lsls	r2, r2, #16
 8001d0c:	1889      	adds	r1, r1, r2
 8001d0e:	7940      	ldrb	r0, [r0, #5]
 8001d10:	0600      	lsls	r0, r0, #24
 8001d12:	180d      	adds	r5, r1, r0
 8001d14:	466b      	mov	r3, sp
 8001d16:	aa01      	add	r2, sp, #4
 8001d18:	2103      	movs	r1, #3
 8001d1a:	7c20      	ldrb	r0, [r4, #16]
 8001d1c:	68a7      	ldr	r7, [r4, #8]
 8001d1e:	697f      	ldr	r7, [r7, #20]
 8001d20:	47b8      	blx	r7
 8001d22:	2104      	movs	r1, #4
 8001d24:	9800      	ldr	r0, [sp, #0]
 8001d26:	f7ff fb91 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8001d2a:	2800      	cmp	r0, #0
 8001d2c:	d11d      	bne.n	8001d6a <PE_Check_DataMessage+0x108>
 8001d2e:	6860      	ldr	r0, [r4, #4]
 8001d30:	6800      	ldr	r0, [r0, #0]
 8001d32:	0540      	lsls	r0, r0, #21
 8001d34:	0f40      	lsrs	r0, r0, #29
 8001d36:	2803      	cmp	r0, #3
 8001d38:	d117      	bne.n	8001d6a <PE_Check_DataMessage+0x108>
 8001d3a:	9801      	ldr	r0, [sp, #4]
 8001d3c:	4938      	ldr	r1, [pc, #224]	; (8001e20 <.text_24>)
 8001d3e:	4288      	cmp	r0, r1
 8001d40:	d113      	bne.n	8001d6a <PE_Check_DataMessage+0x108>
 8001d42:	0f28      	lsrs	r0, r5, #28
 8001d44:	2805      	cmp	r0, #5
 8001d46:	d00e      	beq.n	8001d66 <PE_Check_DataMessage+0x104>
 8001d48:	2808      	cmp	r0, #8
 8001d4a:	d00a      	beq.n	8001d62 <PE_Check_DataMessage+0x100>
 8001d4c:	2809      	cmp	r0, #9
 8001d4e:	d003      	beq.n	8001d58 <PE_Check_DataMessage+0xf6>
 8001d50:	280a      	cmp	r0, #10
 8001d52:	d12a      	bne.n	8001daa <PE_Check_DataMessage+0x148>
 8001d54:	2166      	movs	r1, #102	; 0x66
 8001d56:	e000      	b.n	8001d5a <PE_Check_DataMessage+0xf8>
 8001d58:	2165      	movs	r1, #101	; 0x65
 8001d5a:	7c20      	ldrb	r0, [r4, #16]
 8001d5c:	f7fe fb90 	bl	8000480 <USBPD_PE_Notification>
 8001d60:	e003      	b.n	8001d6a <PE_Check_DataMessage+0x108>
 8001d62:	2029      	movs	r0, #41	; 0x29
 8001d64:	e020      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001d66:	2027      	movs	r0, #39	; 0x27
 8001d68:	e01e      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001d6a:	7466      	strb	r6, [r4, #17]
 8001d6c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001d6e:	0020      	movs	r0, r4
 8001d70:	f003 fabe 	bl	80052f0 <PE_Check_DataMessageVDM>
 8001d74:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001d76:	6820      	ldr	r0, [r4, #0]
 8001d78:	8900      	ldrh	r0, [r0, #8]
 8001d7a:	0900      	lsrs	r0, r0, #4
 8001d7c:	4228      	tst	r0, r5
 8001d7e:	d010      	beq.n	8001da2 <PE_Check_DataMessage+0x140>
 8001d80:	2304      	movs	r3, #4
 8001d82:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001d84:	1c82      	adds	r2, r0, #2
 8001d86:	210b      	movs	r1, #11
 8001d88:	7c20      	ldrb	r0, [r4, #16]
 8001d8a:	68a5      	ldr	r5, [r4, #8]
 8001d8c:	69ad      	ldr	r5, [r5, #24]
 8001d8e:	47a8      	blx	r5
 8001d90:	202c      	movs	r0, #44	; 0x2c
 8001d92:	e009      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001d94:	6820      	ldr	r0, [r4, #0]
 8001d96:	8900      	ldrh	r0, [r0, #8]
 8001d98:	0a00      	lsrs	r0, r0, #8
 8001d9a:	4228      	tst	r0, r5
 8001d9c:	d001      	beq.n	8001da2 <PE_Check_DataMessage+0x140>
 8001d9e:	203d      	movs	r0, #61	; 0x3d
 8001da0:	e002      	b.n	8001da8 <PE_Check_DataMessage+0x146>
 8001da2:	7465      	strb	r5, [r4, #17]
 8001da4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001da6:	2011      	movs	r0, #17
 8001da8:	7460      	strb	r0, [r4, #17]
 8001daa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08001dac <PE_CheckSendMessageStatus>:
 8001dac:	b510      	push	{r4, lr}
 8001dae:	000c      	movs	r4, r1
 8001db0:	2110      	movs	r1, #16
 8001db2:	2b05      	cmp	r3, #5
 8001db4:	d006      	beq.n	8001dc4 <PE_CheckSendMessageStatus+0x18>
 8001db6:	2b06      	cmp	r3, #6
 8001db8:	d00e      	beq.n	8001dd8 <PE_CheckSendMessageStatus+0x2c>
 8001dba:	2b07      	cmp	r3, #7
 8001dbc:	d011      	beq.n	8001de2 <PE_CheckSendMessageStatus+0x36>
 8001dbe:	2b09      	cmp	r3, #9
 8001dc0:	d008      	beq.n	8001dd4 <PE_CheckSendMessageStatus+0x28>
 8001dc2:	e02a      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001dc4:	9902      	ldr	r1, [sp, #8]
 8001dc6:	7441      	strb	r1, [r0, #17]
 8001dc8:	6941      	ldr	r1, [r0, #20]
 8001dca:	4a16      	ldr	r2, [pc, #88]	; (8001e24 <.text_25>)
 8001dcc:	400a      	ands	r2, r1
 8001dce:	6142      	str	r2, [r0, #20]
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	e022      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001dd4:	2109      	movs	r1, #9
 8001dd6:	e020      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001dd8:	6942      	ldr	r2, [r0, #20]
 8001dda:	024b      	lsls	r3, r1, #9
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	6143      	str	r3, [r0, #20]
 8001de0:	e01b      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001de2:	2c00      	cmp	r4, #0
 8001de4:	d005      	beq.n	8001df2 <PE_CheckSendMessageStatus+0x46>
 8001de6:	2a01      	cmp	r2, #1
 8001de8:	d101      	bne.n	8001dee <PE_CheckSendMessageStatus+0x42>
 8001dea:	2299      	movs	r2, #153	; 0x99
 8001dec:	e014      	b.n	8001e18 <PE_CheckSendMessageStatus+0x6c>
 8001dee:	2107      	movs	r1, #7
 8001df0:	e013      	b.n	8001e1a <PE_CheckSendMessageStatus+0x6e>
 8001df2:	6844      	ldr	r4, [r0, #4]
 8001df4:	6824      	ldr	r4, [r4, #0]
 8001df6:	0a24      	lsrs	r4, r4, #8
 8001df8:	4023      	ands	r3, r4
 8001dfa:	2b04      	cmp	r3, #4
 8001dfc:	d003      	beq.n	8001e06 <PE_CheckSendMessageStatus+0x5a>
 8001dfe:	2a01      	cmp	r2, #1
 8001e00:	d109      	bne.n	8001e16 <PE_CheckSendMessageStatus+0x6a>
 8001e02:	220f      	movs	r2, #15
 8001e04:	e008      	b.n	8001e18 <PE_CheckSendMessageStatus+0x6c>
 8001e06:	2a00      	cmp	r2, #0
 8001e08:	d1fb      	bne.n	8001e02 <PE_CheckSendMessageStatus+0x56>
 8001e0a:	6882      	ldr	r2, [r0, #8]
 8001e0c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001e0e:	2a00      	cmp	r2, #0
 8001e10:	d0f7      	beq.n	8001e02 <PE_CheckSendMessageStatus+0x56>
 8001e12:	2292      	movs	r2, #146	; 0x92
 8001e14:	e000      	b.n	8001e18 <PE_CheckSendMessageStatus+0x6c>
 8001e16:	2211      	movs	r2, #17
 8001e18:	7442      	strb	r2, [r0, #17]
 8001e1a:	0008      	movs	r0, r1
 8001e1c:	bd10      	pop	{r4, pc}
	...

08001e20 <.text_24>:
 8001e20:	00001388 	.word	0x00001388

08001e24 <.text_25>:
 8001e24:	ffffbfff 	.word	0xffffbfff

08001e28 <USBPD_PE_StateMachine_SNK>:
 8001e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e2a:	b08c      	sub	sp, #48	; 0x30
 8001e2c:	0004      	movs	r4, r0
 8001e2e:	4828      	ldr	r0, [pc, #160]	; (8001ed0 <USBPD_PE_StateMachine_SNK+0xa8>)
 8001e30:	00a1      	lsls	r1, r4, #2
 8001e32:	5845      	ldr	r5, [r0, r1]
 8001e34:	7c68      	ldrb	r0, [r5, #17]
 8001e36:	2848      	cmp	r0, #72	; 0x48
 8001e38:	d133      	bne.n	8001ea2 <USBPD_PE_StateMachine_SNK+0x7a>
 8001e3a:	0028      	movs	r0, r5
 8001e3c:	f7fe fe72 	bl	8000b24 <PE_Reset_ZI>
 8001e40:	0028      	movs	r0, r5
 8001e42:	f7fe fea5 	bl	8000b90 <PE_Reset_Counter>
 8001e46:	6828      	ldr	r0, [r5, #0]
 8001e48:	7900      	ldrb	r0, [r0, #4]
 8001e4a:	0783      	lsls	r3, r0, #30
 8001e4c:	0f9b      	lsrs	r3, r3, #30
 8001e4e:	2200      	movs	r2, #0
 8001e50:	2100      	movs	r1, #0
 8001e52:	7c28      	ldrb	r0, [r5, #16]
 8001e54:	f003 fc35 	bl	80056c2 <USBPD_PRL_SetHeader>
 8001e58:	6868      	ldr	r0, [r5, #4]
 8001e5a:	6801      	ldr	r1, [r0, #0]
 8001e5c:	2208      	movs	r2, #8
 8001e5e:	4391      	bics	r1, r2
 8001e60:	6001      	str	r1, [r0, #0]
 8001e62:	6868      	ldr	r0, [r5, #4]
 8001e64:	6801      	ldr	r1, [r0, #0]
 8001e66:	2203      	movs	r2, #3
 8001e68:	4391      	bics	r1, r2
 8001e6a:	682a      	ldr	r2, [r5, #0]
 8001e6c:	7912      	ldrb	r2, [r2, #4]
 8001e6e:	0792      	lsls	r2, r2, #30
 8001e70:	0f92      	lsrs	r2, r2, #30
 8001e72:	430a      	orrs	r2, r1
 8001e74:	6002      	str	r2, [r0, #0]
 8001e76:	2101      	movs	r1, #1
 8001e78:	7c28      	ldrb	r0, [r5, #16]
 8001e7a:	f003 fc93 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8001e7e:	7c28      	ldrb	r0, [r5, #16]
 8001e80:	f003 fefc 	bl	8005c7c <USBPD_PRL_Reset>
 8001e84:	203e      	movs	r0, #62	; 0x3e
 8001e86:	7468      	strb	r0, [r5, #17]
 8001e88:	7ca9      	ldrb	r1, [r5, #18]
 8001e8a:	293e      	cmp	r1, #62	; 0x3e
 8001e8c:	d009      	beq.n	8001ea2 <USBPD_PE_StateMachine_SNK+0x7a>
 8001e8e:	74a8      	strb	r0, [r5, #18]
 8001e90:	2000      	movs	r0, #0
 8001e92:	9000      	str	r0, [sp, #0]
 8001e94:	2300      	movs	r3, #0
 8001e96:	223e      	movs	r2, #62	; 0x3e
 8001e98:	7c29      	ldrb	r1, [r5, #16]
 8001e9a:	2004      	movs	r0, #4
 8001e9c:	4eb1      	ldr	r6, [pc, #708]	; (8002164 <__iar_annotation$$branch+0x4>)
 8001e9e:	6836      	ldr	r6, [r6, #0]
 8001ea0:	47b0      	blx	r6
 8001ea2:	6968      	ldr	r0, [r5, #20]
 8001ea4:	0341      	lsls	r1, r0, #13
 8001ea6:	0fc9      	lsrs	r1, r1, #31
 8001ea8:	d006      	beq.n	8001eb8 <USBPD_PE_StateMachine_SNK+0x90>
 8001eaa:	49af      	ldr	r1, [pc, #700]	; (8002168 <__iar_annotation$$branch+0x8>)
 8001eac:	4001      	ands	r1, r0
 8001eae:	6169      	str	r1, [r5, #20]
 8001eb0:	2164      	movs	r1, #100	; 0x64
 8001eb2:	7c28      	ldrb	r0, [r5, #16]
 8001eb4:	f7fe fae4 	bl	8000480 <USBPD_PE_Notification>
 8001eb8:	0028      	movs	r0, r5
 8001eba:	f7fe fd15 	bl	80008e8 <PE_Get_RxEvent>
 8001ebe:	4669      	mov	r1, sp
 8001ec0:	7308      	strb	r0, [r1, #12]
 8001ec2:	4668      	mov	r0, sp
 8001ec4:	7b00      	ldrb	r0, [r0, #12]
 8001ec6:	2803      	cmp	r0, #3
 8001ec8:	d104      	bne.n	8001ed4 <USBPD_PE_StateMachine_SNK+0xac>
 8001eca:	2001      	movs	r0, #1
 8001ecc:	b00d      	add	sp, #52	; 0x34
 8001ece:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ed0:	200001e4 	.word	0x200001e4
 8001ed4:	4668      	mov	r0, sp
 8001ed6:	7344      	strb	r4, [r0, #13]
 8001ed8:	2402      	movs	r4, #2
 8001eda:	6868      	ldr	r0, [r5, #4]
 8001edc:	6800      	ldr	r0, [r0, #0]
 8001ede:	04c1      	lsls	r1, r0, #19
 8001ee0:	0fc9      	lsrs	r1, r1, #31
 8001ee2:	d100      	bne.n	8001ee6 <USBPD_PE_StateMachine_SNK+0xbe>
 8001ee4:	e148      	b.n	8002178 <__iar_annotation$$branch+0x18>
 8001ee6:	6968      	ldr	r0, [r5, #20]
 8001ee8:	0381      	lsls	r1, r0, #14
 8001eea:	0fc9      	lsrs	r1, r1, #31
 8001eec:	d014      	beq.n	8001f18 <USBPD_PE_StateMachine_SNK+0xf0>
 8001eee:	21a7      	movs	r1, #167	; 0xa7
 8001ef0:	7469      	strb	r1, [r5, #17]
 8001ef2:	4a9e      	ldr	r2, [pc, #632]	; (800216c <__iar_annotation$$branch+0xc>)
 8001ef4:	4002      	ands	r2, r0
 8001ef6:	616a      	str	r2, [r5, #20]
 8001ef8:	2000      	movs	r0, #0
 8001efa:	2232      	movs	r2, #50	; 0x32
 8001efc:	54a8      	strb	r0, [r5, r2]
 8001efe:	7ca8      	ldrb	r0, [r5, #18]
 8001f00:	28a7      	cmp	r0, #167	; 0xa7
 8001f02:	d02b      	beq.n	8001f5c <USBPD_PE_StateMachine_SNK+0x134>
 8001f04:	74a9      	strb	r1, [r5, #18]
 8001f06:	2000      	movs	r0, #0
 8001f08:	9000      	str	r0, [sp, #0]
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	22a7      	movs	r2, #167	; 0xa7
 8001f0e:	7c29      	ldrb	r1, [r5, #16]
 8001f10:	2004      	movs	r0, #4
 8001f12:	4e94      	ldr	r6, [pc, #592]	; (8002164 <__iar_annotation$$branch+0x4>)
 8001f14:	6836      	ldr	r6, [r6, #0]
 8001f16:	47b0      	blx	r6
 8001f18:	2032      	movs	r0, #50	; 0x32
 8001f1a:	5c28      	ldrb	r0, [r5, r0]
 8001f1c:	280f      	cmp	r0, #15
 8001f1e:	d001      	beq.n	8001f24 <USBPD_PE_StateMachine_SNK+0xfc>
 8001f20:	2814      	cmp	r0, #20
 8001f22:	d11b      	bne.n	8001f5c <USBPD_PE_StateMachine_SNK+0x134>
 8001f24:	4668      	mov	r0, sp
 8001f26:	7b00      	ldrb	r0, [r0, #12]
 8001f28:	2814      	cmp	r0, #20
 8001f2a:	d005      	beq.n	8001f38 <USBPD_PE_StateMachine_SNK+0x110>
 8001f2c:	2014      	movs	r0, #20
 8001f2e:	4669      	mov	r1, sp
 8001f30:	7308      	strb	r0, [r1, #12]
 8001f32:	0028      	movs	r0, r5
 8001f34:	f7fe fd0f 	bl	8000956 <PE_Clear_RxEvent>
 8001f38:	2032      	movs	r0, #50	; 0x32
 8001f3a:	5c2a      	ldrb	r2, [r5, r0]
 8001f3c:	746a      	strb	r2, [r5, #17]
 8001f3e:	2000      	movs	r0, #0
 8001f40:	2132      	movs	r1, #50	; 0x32
 8001f42:	5468      	strb	r0, [r5, r1]
 8001f44:	7ca8      	ldrb	r0, [r5, #18]
 8001f46:	4290      	cmp	r0, r2
 8001f48:	d008      	beq.n	8001f5c <USBPD_PE_StateMachine_SNK+0x134>
 8001f4a:	74aa      	strb	r2, [r5, #18]
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	9000      	str	r0, [sp, #0]
 8001f50:	2300      	movs	r3, #0
 8001f52:	7c29      	ldrb	r1, [r5, #16]
 8001f54:	2004      	movs	r0, #4
 8001f56:	4e83      	ldr	r6, [pc, #524]	; (8002164 <__iar_annotation$$branch+0x4>)
 8001f58:	6836      	ldr	r6, [r6, #0]
 8001f5a:	47b0      	blx	r6
 8001f5c:	4668      	mov	r0, sp
 8001f5e:	7b00      	ldrb	r0, [r0, #12]
 8001f60:	2811      	cmp	r0, #17
 8001f62:	d11f      	bne.n	8001fa4 <USBPD_PE_StateMachine_SNK+0x17c>
 8001f64:	6868      	ldr	r0, [r5, #4]
 8001f66:	6800      	ldr	r0, [r0, #0]
 8001f68:	0701      	lsls	r1, r0, #28
 8001f6a:	0fc9      	lsrs	r1, r1, #31
 8001f6c:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8001f6e:	0680      	lsls	r0, r0, #26
 8001f70:	0fc2      	lsrs	r2, r0, #31
 8001f72:	4291      	cmp	r1, r2
 8001f74:	d116      	bne.n	8001fa4 <USBPD_PE_StateMachine_SNK+0x17c>
 8001f76:	2014      	movs	r0, #20
 8001f78:	4669      	mov	r1, sp
 8001f7a:	7308      	strb	r0, [r1, #12]
 8001f7c:	0028      	movs	r0, r5
 8001f7e:	f7fe fcea 	bl	8000956 <PE_Clear_RxEvent>
 8001f82:	2092      	movs	r0, #146	; 0x92
 8001f84:	7468      	strb	r0, [r5, #17]
 8001f86:	7ca8      	ldrb	r0, [r5, #18]
 8001f88:	2892      	cmp	r0, #146	; 0x92
 8001f8a:	d100      	bne.n	8001f8e <USBPD_PE_StateMachine_SNK+0x166>
 8001f8c:	e104      	b.n	8002198 <__iar_annotation$$branch+0x38>
 8001f8e:	2092      	movs	r0, #146	; 0x92
 8001f90:	74a8      	strb	r0, [r5, #18]
 8001f92:	2000      	movs	r0, #0
 8001f94:	9000      	str	r0, [sp, #0]
 8001f96:	2300      	movs	r3, #0
 8001f98:	2292      	movs	r2, #146	; 0x92
 8001f9a:	7c29      	ldrb	r1, [r5, #16]
 8001f9c:	2004      	movs	r0, #4
 8001f9e:	4e71      	ldr	r6, [pc, #452]	; (8002164 <__iar_annotation$$branch+0x4>)
 8001fa0:	6836      	ldr	r6, [r6, #0]
 8001fa2:	47b0      	blx	r6
 8001fa4:	7c68      	ldrb	r0, [r5, #17]
 8001fa6:	4669      	mov	r1, sp
 8001fa8:	7008      	strb	r0, [r1, #0]
 8001faa:	4f71      	ldr	r7, [pc, #452]	; (8002170 <__iar_annotation$$branch+0x10>)
 8001fac:	20f0      	movs	r0, #240	; 0xf0
 8001fae:	0200      	lsls	r0, r0, #8
 8001fb0:	4e70      	ldr	r6, [pc, #448]	; (8002174 <__iar_annotation$$branch+0x14>)
 8001fb2:	2104      	movs	r1, #4
 8001fb4:	466a      	mov	r2, sp
 8001fb6:	7812      	ldrb	r2, [r2, #0]
 8001fb8:	2a00      	cmp	r2, #0
 8001fba:	d100      	bne.n	8001fbe <USBPD_PE_StateMachine_SNK+0x196>
 8001fbc:	e0e0      	b.n	8002180 <__iar_annotation$$branch+0x20>
 8001fbe:	1e52      	subs	r2, r2, #1
 8001fc0:	d040      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 8001fc2:	1e92      	subs	r2, r2, #2
 8001fc4:	2a01      	cmp	r2, #1
 8001fc6:	d800      	bhi.n	8001fca <USBPD_PE_StateMachine_SNK+0x1a2>
 8001fc8:	e323      	b.n	8002612 <__iar_annotation$$branch+0x4b2>
 8001fca:	1e92      	subs	r2, r2, #2
 8001fcc:	d100      	bne.n	8001fd0 <USBPD_PE_StateMachine_SNK+0x1a8>
 8001fce:	e1fb      	b.n	80023c8 <__iar_annotation$$branch+0x268>
 8001fd0:	3a0a      	subs	r2, #10
 8001fd2:	d100      	bne.n	8001fd6 <USBPD_PE_StateMachine_SNK+0x1ae>
 8001fd4:	e1fd      	b.n	80023d2 <__iar_annotation$$branch+0x272>
 8001fd6:	1e52      	subs	r2, r2, #1
 8001fd8:	d100      	bne.n	8001fdc <USBPD_PE_StateMachine_SNK+0x1b4>
 8001fda:	e299      	b.n	8002510 <__iar_annotation$$branch+0x3b0>
 8001fdc:	1e52      	subs	r2, r2, #1
 8001fde:	d100      	bne.n	8001fe2 <USBPD_PE_StateMachine_SNK+0x1ba>
 8001fe0:	e2a3      	b.n	800252a <__iar_annotation$$branch+0x3ca>
 8001fe2:	1ed2      	subs	r2, r2, #3
 8001fe4:	d100      	bne.n	8001fe8 <USBPD_PE_StateMachine_SNK+0x1c0>
 8001fe6:	e228      	b.n	800243a <__iar_annotation$$branch+0x2da>
 8001fe8:	1f12      	subs	r2, r2, #4
 8001fea:	2a01      	cmp	r2, #1
 8001fec:	d92a      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 8001fee:	1e92      	subs	r2, r2, #2
 8001ff0:	d100      	bne.n	8001ff4 <USBPD_PE_StateMachine_SNK+0x1cc>
 8001ff2:	e2d2      	b.n	800259a <__iar_annotation$$branch+0x43a>
 8001ff4:	1ed2      	subs	r2, r2, #3
 8001ff6:	d025      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 8001ff8:	1e52      	subs	r2, r2, #1
 8001ffa:	d100      	bne.n	8001ffe <USBPD_PE_StateMachine_SNK+0x1d6>
 8001ffc:	e3c3      	b.n	8002786 <__iar_annotation$$branch+0x626>
 8001ffe:	1f12      	subs	r2, r2, #4
 8002000:	d100      	bne.n	8002004 <USBPD_PE_StateMachine_SNK+0x1dc>
 8002002:	e316      	b.n	8002632 <__iar_annotation$$branch+0x4d2>
 8002004:	1f52      	subs	r2, r2, #5
 8002006:	2a02      	cmp	r2, #2
 8002008:	d91c      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 800200a:	1ed2      	subs	r2, r2, #3
 800200c:	d100      	bne.n	8002010 <USBPD_PE_StateMachine_SNK+0x1e8>
 800200e:	e2f7      	b.n	8002600 <__iar_annotation$$branch+0x4a0>
 8002010:	1e52      	subs	r2, r2, #1
 8002012:	d101      	bne.n	8002018 <__iar_annotation$$branch+0x4>

08002014 <__iar_annotation$$branch>:
 8002014:	f000 fc39 	bl	800288a <__iar_annotation$$branch+0x72a>
 8002018:	1e52      	subs	r2, r2, #1
 800201a:	d013      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 800201c:	1e92      	subs	r2, r2, #2
 800201e:	d101      	bne.n	8002024 <__iar_annotation$$branch+0x4>

08002020 <__iar_annotation$$branch>:
 8002020:	f000 fc80 	bl	8002924 <__iar_annotation$$branch+0x7c4>
 8002024:	1e52      	subs	r2, r2, #1
 8002026:	2a01      	cmp	r2, #1
 8002028:	d90c      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 800202a:	1e92      	subs	r2, r2, #2
 800202c:	d001      	beq.n	8002032 <__iar_annotation$$branch+0x12>
 800202e:	1e92      	subs	r2, r2, #2
 8002030:	2a05      	cmp	r2, #5
 8002032:	d801      	bhi.n	8002038 <__iar_annotation$$branch+0x4>

08002034 <__iar_annotation$$branch>:
 8002034:	f000 fcbc 	bl	80029b0 <__iar_annotation$$branch+0x850>
 8002038:	1f92      	subs	r2, r2, #6
 800203a:	d101      	bne.n	8002040 <__iar_annotation$$branch+0x4>

0800203c <__iar_annotation$$branch>:
 800203c:	f000 fc86 	bl	800294c <__iar_annotation$$branch+0x7ec>
 8002040:	1e52      	subs	r2, r2, #1
 8002042:	2a03      	cmp	r2, #3
 8002044:	d801      	bhi.n	800204a <__iar_annotation$$branch+0x4>

08002046 <__iar_annotation$$branch>:
 8002046:	f000 fcb7 	bl	80029b8 <__iar_annotation$$branch+0x858>
 800204a:	1f12      	subs	r2, r2, #4
 800204c:	d100      	bne.n	8002050 <__iar_annotation$$branch+0xa>
 800204e:	e0af      	b.n	80021b0 <__iar_annotation$$branch+0x50>
 8002050:	1e92      	subs	r2, r2, #2
 8002052:	d100      	bne.n	8002056 <__iar_annotation$$branch+0x10>
 8002054:	e221      	b.n	800249a <__iar_annotation$$branch+0x33a>
 8002056:	1ed2      	subs	r2, r2, #3
 8002058:	d100      	bne.n	800205c <__iar_annotation$$branch+0x16>
 800205a:	e0c1      	b.n	80021e0 <__iar_annotation$$branch+0x80>
 800205c:	1e52      	subs	r2, r2, #1
 800205e:	d100      	bne.n	8002062 <__iar_annotation$$branch+0x1c>
 8002060:	e100      	b.n	8002264 <__iar_annotation$$branch+0x104>
 8002062:	1e52      	subs	r2, r2, #1
 8002064:	d100      	bne.n	8002068 <__iar_annotation$$branch+0x22>
 8002066:	e10f      	b.n	8002288 <__iar_annotation$$branch+0x128>
 8002068:	1e52      	subs	r2, r2, #1
 800206a:	d100      	bne.n	800206e <__iar_annotation$$branch+0x28>
 800206c:	e128      	b.n	80022c0 <__iar_annotation$$branch+0x160>
 800206e:	1e52      	subs	r2, r2, #1
 8002070:	d100      	bne.n	8002074 <__iar_annotation$$branch+0x2e>
 8002072:	e178      	b.n	8002366 <__iar_annotation$$branch+0x206>
 8002074:	1e92      	subs	r2, r2, #2
 8002076:	d0a6      	beq.n	8001fc6 <USBPD_PE_StateMachine_SNK+0x19e>
 8002078:	1e92      	subs	r2, r2, #2
 800207a:	d0e3      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 800207c:	1e52      	subs	r2, r2, #1
 800207e:	d101      	bne.n	8002084 <__iar_annotation$$branch+0x4>

08002080 <__iar_annotation$$branch>:
 8002080:	f000 fbe5 	bl	800284e <__iar_annotation$$branch+0x6ee>
 8002084:	1f12      	subs	r2, r2, #4
 8002086:	d100      	bne.n	800208a <__iar_annotation$$branch+0xa>
 8002088:	e26a      	b.n	8002560 <__iar_annotation$$branch+0x400>
 800208a:	1ed2      	subs	r2, r2, #3
 800208c:	d100      	bne.n	8002090 <__iar_annotation$$branch+0x10>
 800208e:	e334      	b.n	80026fa <__iar_annotation$$branch+0x59a>
 8002090:	1f52      	subs	r2, r2, #5
 8002092:	d100      	bne.n	8002096 <__iar_annotation$$branch+0x16>
 8002094:	e388      	b.n	80027a8 <__iar_annotation$$branch+0x648>
 8002096:	1e52      	subs	r2, r2, #1
 8002098:	d100      	bne.n	800209c <__iar_annotation$$branch+0x1c>
 800209a:	e2ff      	b.n	800269c <__iar_annotation$$branch+0x53c>
 800209c:	3a09      	subs	r2, #9
 800209e:	2a02      	cmp	r2, #2
 80020a0:	d9d0      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 80020a2:	1ed2      	subs	r2, r2, #3
 80020a4:	d101      	bne.n	80020aa <__iar_annotation$$branch+0x4>

080020a6 <__iar_annotation$$branch>:
 80020a6:	f000 fc01 	bl	80028ac <__iar_annotation$$branch+0x74c>
 80020aa:	1e52      	subs	r2, r2, #1
 80020ac:	d101      	bne.n	80020b2 <__iar_annotation$$branch+0x4>

080020ae <__iar_annotation$$branch>:
 80020ae:	f000 fc0f 	bl	80028d0 <__iar_annotation$$branch+0x770>
 80020b2:	1e52      	subs	r2, r2, #1
 80020b4:	2a01      	cmp	r2, #1
 80020b6:	d9c5      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 80020b8:	3a0d      	subs	r2, #13
 80020ba:	d0c3      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 80020bc:	3a12      	subs	r2, #18
 80020be:	d101      	bne.n	80020c4 <__iar_annotation$$branch+0x4>

080020c0 <__iar_annotation$$branch>:
 80020c0:	f000 fc92 	bl	80029e8 <__iar_annotation$$branch+0x888>
 80020c4:	3a0c      	subs	r2, #12
 80020c6:	d067      	beq.n	8002198 <__iar_annotation$$branch+0x38>
 80020c8:	1e52      	subs	r2, r2, #1
 80020ca:	2a02      	cmp	r2, #2
 80020cc:	d9ba      	bls.n	8002044 <__iar_annotation$$branch+0x8>
 80020ce:	1f52      	subs	r2, r2, #5
 80020d0:	d100      	bne.n	80020d4 <__iar_annotation$$branch+0x14>
 80020d2:	e271      	b.n	80025b8 <__iar_annotation$$branch+0x458>
 80020d4:	1e52      	subs	r2, r2, #1
 80020d6:	d0b5      	beq.n	8002044 <__iar_annotation$$branch+0x8>
 80020d8:	1e52      	subs	r2, r2, #1
 80020da:	d100      	bne.n	80020de <__iar_annotation$$branch+0x1e>
 80020dc:	e174      	b.n	80023c8 <__iar_annotation$$branch+0x268>
 80020de:	1e52      	subs	r2, r2, #1
 80020e0:	d100      	bne.n	80020e4 <__iar_annotation$$branch+0x24>
 80020e2:	e1be      	b.n	8002462 <__iar_annotation$$branch+0x302>
 80020e4:	1e52      	subs	r2, r2, #1
 80020e6:	2a08      	cmp	r2, #8
 80020e8:	d801      	bhi.n	80020ee <__iar_annotation$$branch+0x4>

080020ea <__iar_annotation$$branch>:
 80020ea:	f000 fc6a 	bl	80029c2 <__iar_annotation$$branch+0x862>
 80020ee:	3a0b      	subs	r2, #11
 80020f0:	d101      	bne.n	80020f6 <__iar_annotation$$branch+0x4>

080020f2 <__iar_annotation$$branch>:
 80020f2:	f000 fc7f 	bl	80029f4 <__iar_annotation$$branch+0x894>
 80020f6:	a903      	add	r1, sp, #12
 80020f8:	0028      	movs	r0, r5
 80020fa:	f002 f9e3 	bl	80044c4 <PE_StateMachine_VDM>
 80020fe:	0004      	movs	r4, r0
 8002100:	7c6a      	ldrb	r2, [r5, #17]
 8002102:	7ca8      	ldrb	r0, [r5, #18]
 8002104:	4290      	cmp	r0, r2
 8002106:	d008      	beq.n	800211a <__iar_annotation$$branch+0x28>
 8002108:	74aa      	strb	r2, [r5, #18]
 800210a:	2000      	movs	r0, #0
 800210c:	9000      	str	r0, [sp, #0]
 800210e:	2300      	movs	r3, #0
 8002110:	7c29      	ldrb	r1, [r5, #16]
 8002112:	2004      	movs	r0, #4
 8002114:	4e13      	ldr	r6, [pc, #76]	; (8002164 <__iar_annotation$$branch+0x4>)
 8002116:	6836      	ldr	r6, [r6, #0]
 8002118:	47b0      	blx	r6
 800211a:	4e12      	ldr	r6, [pc, #72]	; (8002164 <__iar_annotation$$branch+0x4>)
 800211c:	4668      	mov	r0, sp
 800211e:	7b00      	ldrb	r0, [r0, #12]
 8002120:	2814      	cmp	r0, #20
 8002122:	d101      	bne.n	8002128 <__iar_annotation$$branch+0x4>

08002124 <__iar_annotation$$branch>:
 8002124:	f000 fc73 	bl	8002a0e <__iar_annotation$$branch+0x8ae>
 8002128:	0028      	movs	r0, r5
 800212a:	f7fe fc5b 	bl	80009e4 <PE_Check_AMSConflict>
 800212e:	2815      	cmp	r0, #21
 8002130:	d109      	bne.n	8002146 <__iar_annotation$$branch+0x22>
 8002132:	4668      	mov	r0, sp
 8002134:	7b00      	ldrb	r0, [r0, #12]
 8002136:	2814      	cmp	r0, #20
 8002138:	d005      	beq.n	8002146 <__iar_annotation$$branch+0x22>
 800213a:	2014      	movs	r0, #20
 800213c:	4669      	mov	r1, sp
 800213e:	7308      	strb	r0, [r1, #12]
 8002140:	0028      	movs	r0, r5
 8002142:	f7fe fc08 	bl	8000956 <PE_Clear_RxEvent>
 8002146:	7c6a      	ldrb	r2, [r5, #17]
 8002148:	7ca8      	ldrb	r0, [r5, #18]
 800214a:	4290      	cmp	r0, r2
 800214c:	d007      	beq.n	800215e <__iar_annotation$$branch+0x3a>
 800214e:	74aa      	strb	r2, [r5, #18]
 8002150:	2000      	movs	r0, #0
 8002152:	9000      	str	r0, [sp, #0]
 8002154:	2300      	movs	r3, #0
 8002156:	7c29      	ldrb	r1, [r5, #16]
 8002158:	2004      	movs	r0, #4
 800215a:	6834      	ldr	r4, [r6, #0]
 800215c:	47a0      	blx	r4
 800215e:	2400      	movs	r4, #0

08002160 <__iar_annotation$$branch>:
 8002160:	f000 fc74 	bl	8002a4c <__iar_annotation$$branch+0x8ec>
 8002164:	20000000 	.word	0x20000000
 8002168:	fffbffff 	.word	0xfffbffff
 800216c:	fffdffff 	.word	0xfffdffff
 8002170:	000081f4 	.word	0x000081f4
 8002174:	0000801b 	.word	0x0000801b
 8002178:	2400      	movs	r4, #0
 800217a:	43e4      	mvns	r4, r4
 800217c:	0020      	movs	r0, r4
 800217e:	e6a5      	b.n	8001ecc <USBPD_PE_StateMachine_SNK+0xa4>
 8002180:	6868      	ldr	r0, [r5, #4]
 8002182:	6801      	ldr	r1, [r0, #0]
 8002184:	2210      	movs	r2, #16
 8002186:	4391      	bics	r1, r2
 8002188:	6001      	str	r1, [r0, #0]
 800218a:	215f      	movs	r1, #95	; 0x5f
 800218c:	7c28      	ldrb	r0, [r5, #16]
 800218e:	f7fe f977 	bl	8000480 <USBPD_PE_Notification>
 8002192:	2400      	movs	r4, #0
 8002194:	43e4      	mvns	r4, r4
 8002196:	e7b3      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002198:	6868      	ldr	r0, [r5, #4]
 800219a:	6801      	ldr	r1, [r0, #0]
 800219c:	2210      	movs	r2, #16
 800219e:	4391      	bics	r1, r2
 80021a0:	6001      	str	r1, [r0, #0]
 80021a2:	68a8      	ldr	r0, [r5, #8]
 80021a4:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80021a6:	2900      	cmp	r1, #0
 80021a8:	d0f3      	beq.n	8002192 <__iar_annotation$$branch+0x32>
 80021aa:	7c28      	ldrb	r0, [r5, #16]
 80021ac:	4788      	blx	r1
 80021ae:	e7f0      	b.n	8002192 <__iar_annotation$$branch+0x32>
 80021b0:	6868      	ldr	r0, [r5, #4]
 80021b2:	6801      	ldr	r1, [r0, #0]
 80021b4:	2201      	movs	r2, #1
 80021b6:	0b0b      	lsrs	r3, r1, #12
 80021b8:	4013      	ands	r3, r2
 80021ba:	d0a1      	beq.n	8002100 <__iar_annotation$$branch+0xe>
 80021bc:	078b      	lsls	r3, r1, #30
 80021be:	0f9b      	lsrs	r3, r3, #30
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d101      	bne.n	80021c8 <__iar_annotation$$branch+0x68>
 80021c4:	2300      	movs	r3, #0
 80021c6:	e000      	b.n	80021ca <__iar_annotation$$branch+0x6a>
 80021c8:	2320      	movs	r3, #32
 80021ca:	2420      	movs	r4, #32
 80021cc:	43a1      	bics	r1, r4
 80021ce:	430b      	orrs	r3, r1
 80021d0:	6003      	str	r3, [r0, #0]
 80021d2:	772a      	strb	r2, [r5, #28]
 80021d4:	83ef      	strh	r7, [r5, #30]
 80021d6:	24fa      	movs	r4, #250	; 0xfa
 80021d8:	0064      	lsls	r4, r4, #1
 80021da:	2043      	movs	r0, #67	; 0x43
 80021dc:	7468      	strb	r0, [r5, #17]
 80021de:	e78f      	b.n	8002100 <__iar_annotation$$branch+0xe>
 80021e0:	4668      	mov	r0, sp
 80021e2:	7b00      	ldrb	r0, [r0, #12]
 80021e4:	2811      	cmp	r0, #17
 80021e6:	d135      	bne.n	8002254 <__iar_annotation$$branch+0xf4>
 80021e8:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80021ea:	0bc2      	lsrs	r2, r0, #15
 80021ec:	d12c      	bne.n	8002248 <__iar_annotation$$branch+0xe8>
 80021ee:	2607      	movs	r6, #7
 80021f0:	0b02      	lsrs	r2, r0, #12
 80021f2:	4232      	tst	r2, r6
 80021f4:	d028      	beq.n	8002248 <__iar_annotation$$branch+0xe8>
 80021f6:	06c2      	lsls	r2, r0, #27
 80021f8:	0ed2      	lsrs	r2, r2, #27
 80021fa:	2a01      	cmp	r2, #1
 80021fc:	d124      	bne.n	8002248 <__iar_annotation$$branch+0xe8>
 80021fe:	2200      	movs	r2, #0
 8002200:	4bc1      	ldr	r3, [pc, #772]	; (8002508 <__iar_annotation$$branch+0x3a8>)
 8002202:	18eb      	adds	r3, r5, r3
 8002204:	709a      	strb	r2, [r3, #2]
 8002206:	696a      	ldr	r2, [r5, #20]
 8002208:	4311      	orrs	r1, r2
 800220a:	6169      	str	r1, [r5, #20]
 800220c:	0600      	lsls	r0, r0, #24
 800220e:	0f81      	lsrs	r1, r0, #30
 8002210:	4668      	mov	r0, sp
 8002212:	7b40      	ldrb	r0, [r0, #13]
 8002214:	f7fe fcee 	bl	8000bf4 <PE_ExtRevisionInteroperability>
 8002218:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 800221a:	0b00      	lsrs	r0, r0, #12
 800221c:	4006      	ands	r6, r0
 800221e:	00b3      	lsls	r3, r6, #2
 8002220:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8002222:	1c82      	adds	r2, r0, #2
 8002224:	2104      	movs	r1, #4
 8002226:	7c28      	ldrb	r0, [r5, #16]
 8002228:	68ae      	ldr	r6, [r5, #8]
 800222a:	69b6      	ldr	r6, [r6, #24]
 800222c:	47b0      	blx	r6
 800222e:	2001      	movs	r0, #1
 8002230:	7728      	strb	r0, [r5, #28]
 8002232:	6868      	ldr	r0, [r5, #4]
 8002234:	6801      	ldr	r1, [r0, #0]
 8002236:	2210      	movs	r2, #16
 8002238:	4391      	bics	r1, r2
 800223a:	6001      	str	r1, [r0, #0]
 800223c:	2044      	movs	r0, #68	; 0x44
 800223e:	7468      	strb	r0, [r5, #17]
 8002240:	4668      	mov	r0, sp
 8002242:	7b00      	ldrb	r0, [r0, #12]
 8002244:	2814      	cmp	r0, #20
 8002246:	d005      	beq.n	8002254 <__iar_annotation$$branch+0xf4>
 8002248:	2014      	movs	r0, #20
 800224a:	4669      	mov	r1, sp
 800224c:	7308      	strb	r0, [r1, #12]
 800224e:	0028      	movs	r0, r5
 8002250:	f7fe fb81 	bl	8000956 <PE_Clear_RxEvent>
 8002254:	8be8      	ldrh	r0, [r5, #30]
 8002256:	03a1      	lsls	r1, r4, #14
 8002258:	4288      	cmp	r0, r1
 800225a:	d102      	bne.n	8002262 <__iar_annotation$$branch+0x102>
 800225c:	200f      	movs	r0, #15
 800225e:	7468      	strb	r0, [r5, #17]
 8002260:	2400      	movs	r4, #0
 8002262:	e74d      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002264:	466a      	mov	r2, sp
 8002266:	0029      	movs	r1, r5
 8002268:	3118      	adds	r1, #24
 800226a:	7c28      	ldrb	r0, [r5, #16]
 800226c:	68ab      	ldr	r3, [r5, #8]
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	4798      	blx	r3
 8002272:	6968      	ldr	r0, [r5, #20]
 8002274:	2118      	movs	r1, #24
 8002276:	4388      	bics	r0, r1
 8002278:	9900      	ldr	r1, [sp, #0]
 800227a:	00c9      	lsls	r1, r1, #3
 800227c:	2218      	movs	r2, #24
 800227e:	400a      	ands	r2, r1
 8002280:	4302      	orrs	r2, r0
 8002282:	616a      	str	r2, [r5, #20]
 8002284:	2045      	movs	r0, #69	; 0x45
 8002286:	e7ea      	b.n	800225e <__iar_annotation$$branch+0xfe>
 8002288:	6968      	ldr	r0, [r5, #20]
 800228a:	0401      	lsls	r1, r0, #16
 800228c:	0fc9      	lsrs	r1, r1, #31
 800228e:	d001      	beq.n	8002294 <__iar_annotation$$branch+0x134>
 8002290:	2002      	movs	r0, #2
 8002292:	e000      	b.n	8002296 <__iar_annotation$$branch+0x136>
 8002294:	2000      	movs	r0, #0
 8002296:	9002      	str	r0, [sp, #8]
 8002298:	2046      	movs	r0, #70	; 0x46
 800229a:	9001      	str	r0, [sp, #4]
 800229c:	2001      	movs	r0, #1
 800229e:	9000      	str	r0, [sp, #0]
 80022a0:	002b      	movs	r3, r5
 80022a2:	3318      	adds	r3, #24
 80022a4:	2202      	movs	r2, #2
 80022a6:	2100      	movs	r1, #0
 80022a8:	0028      	movs	r0, r5
 80022aa:	f7ff f95c 	bl	8001566 <PE_Send_DataMessage>
 80022ae:	2800      	cmp	r0, #0
 80022b0:	d105      	bne.n	80022be <__iar_annotation$$branch+0x15e>
 80022b2:	6968      	ldr	r0, [r5, #20]
 80022b4:	4995      	ldr	r1, [pc, #596]	; (800250c <__iar_annotation$$branch+0x3ac>)
 80022b6:	4001      	ands	r1, r0
 80022b8:	6169      	str	r1, [r5, #20]
 80022ba:	83ee      	strh	r6, [r5, #30]
 80022bc:	241b      	movs	r4, #27
 80022be:	e71f      	b.n	8002100 <__iar_annotation$$branch+0xe>
 80022c0:	4669      	mov	r1, sp
 80022c2:	7b09      	ldrb	r1, [r1, #12]
 80022c4:	2911      	cmp	r1, #17
 80022c6:	d148      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 80022c8:	8ea9      	ldrh	r1, [r5, #52]	; 0x34
 80022ca:	4201      	tst	r1, r0
 80022cc:	d145      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 80022ce:	20fa      	movs	r0, #250	; 0xfa
 80022d0:	0040      	lsls	r0, r0, #1
 80022d2:	261f      	movs	r6, #31
 80022d4:	221f      	movs	r2, #31
 80022d6:	400a      	ands	r2, r1
 80022d8:	1e92      	subs	r2, r2, #2
 80022da:	2a01      	cmp	r2, #1
 80022dc:	d917      	bls.n	800230e <__iar_annotation$$branch+0x1ae>
 80022de:	1e92      	subs	r2, r2, #2
 80022e0:	d001      	beq.n	80022e6 <__iar_annotation$$branch+0x186>
 80022e2:	3a08      	subs	r2, #8
 80022e4:	d125      	bne.n	8002332 <__iar_annotation$$branch+0x1d2>
 80022e6:	686a      	ldr	r2, [r5, #4]
 80022e8:	6812      	ldr	r2, [r2, #0]
 80022ea:	0552      	lsls	r2, r2, #21
 80022ec:	0f52      	lsrs	r2, r2, #29
 80022ee:	2a03      	cmp	r2, #3
 80022f0:	d004      	beq.n	80022fc <__iar_annotation$$branch+0x19c>
 80022f2:	2143      	movs	r1, #67	; 0x43
 80022f4:	7469      	strb	r1, [r5, #17]
 80022f6:	83ef      	strh	r7, [r5, #30]
 80022f8:	0004      	movs	r4, r0
 80022fa:	e014      	b.n	8002326 <__iar_annotation$$branch+0x1c6>
 80022fc:	4031      	ands	r1, r6
 80022fe:	290c      	cmp	r1, #12
 8002300:	d101      	bne.n	8002306 <__iar_annotation$$branch+0x1a6>
 8002302:	2049      	movs	r0, #73	; 0x49
 8002304:	e000      	b.n	8002308 <__iar_annotation$$branch+0x1a8>
 8002306:	2003      	movs	r0, #3
 8002308:	7468      	strb	r0, [r5, #17]
 800230a:	2400      	movs	r4, #0
 800230c:	e00b      	b.n	8002326 <__iar_annotation$$branch+0x1c6>
 800230e:	83ef      	strh	r7, [r5, #30]
 8002310:	0004      	movs	r4, r0
 8002312:	2104      	movs	r1, #4
 8002314:	0028      	movs	r0, r5
 8002316:	f7ff f846 	bl	80013a6 <PE_SetPowerNegotiation>
 800231a:	2047      	movs	r0, #71	; 0x47
 800231c:	7468      	strb	r0, [r5, #17]
 800231e:	4668      	mov	r0, sp
 8002320:	7b00      	ldrb	r0, [r0, #12]
 8002322:	2814      	cmp	r0, #20
 8002324:	d005      	beq.n	8002332 <__iar_annotation$$branch+0x1d2>
 8002326:	2014      	movs	r0, #20
 8002328:	4669      	mov	r1, sp
 800232a:	7308      	strb	r0, [r1, #12]
 800232c:	0028      	movs	r0, r5
 800232e:	f7fe fb12 	bl	8000956 <PE_Clear_RxEvent>
 8002332:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8002334:	4006      	ands	r6, r0
 8002336:	2e02      	cmp	r6, #2
 8002338:	d009      	beq.n	800234e <__iar_annotation$$branch+0x1ee>
 800233a:	2e03      	cmp	r6, #3
 800233c:	d009      	beq.n	8002352 <__iar_annotation$$branch+0x1f2>
 800233e:	2e04      	cmp	r6, #4
 8002340:	d003      	beq.n	800234a <__iar_annotation$$branch+0x1ea>
 8002342:	2e0c      	cmp	r6, #12
 8002344:	d109      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 8002346:	2103      	movs	r1, #3
 8002348:	e004      	b.n	8002354 <__iar_annotation$$branch+0x1f4>
 800234a:	2102      	movs	r1, #2
 800234c:	e002      	b.n	8002354 <__iar_annotation$$branch+0x1f4>
 800234e:	2104      	movs	r1, #4
 8002350:	e000      	b.n	8002354 <__iar_annotation$$branch+0x1f4>
 8002352:	2101      	movs	r1, #1
 8002354:	7c28      	ldrb	r0, [r5, #16]
 8002356:	f7fe f893 	bl	8000480 <USBPD_PE_Notification>
 800235a:	8be8      	ldrh	r0, [r5, #30]
 800235c:	2180      	movs	r1, #128	; 0x80
 800235e:	0209      	lsls	r1, r1, #8
 8002360:	4288      	cmp	r0, r1
 8002362:	d1ac      	bne.n	80022be <__iar_annotation$$branch+0x15e>
 8002364:	e77a      	b.n	800225c <__iar_annotation$$branch+0xfc>
 8002366:	4668      	mov	r0, sp
 8002368:	7b00      	ldrb	r0, [r0, #12]
 800236a:	2811      	cmp	r0, #17
 800236c:	d1f5      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 800236e:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8002370:	499f      	ldr	r1, [pc, #636]	; (80025f0 <__iar_annotation$$branch+0x490>)
 8002372:	4001      	ands	r1, r0
 8002374:	2906      	cmp	r1, #6
 8002376:	d1f0      	bne.n	800235a <__iar_annotation$$branch+0x1fa>
 8002378:	2014      	movs	r0, #20
 800237a:	4669      	mov	r1, sp
 800237c:	7308      	strb	r0, [r1, #12]
 800237e:	0028      	movs	r0, r5
 8002380:	f7fe fae9 	bl	8000956 <PE_Clear_RxEvent>
 8002384:	2103      	movs	r1, #3
 8002386:	0028      	movs	r0, r5
 8002388:	f7ff f80d 	bl	80013a6 <PE_SetPowerNegotiation>
 800238c:	2110      	movs	r1, #16
 800238e:	7c28      	ldrb	r0, [r5, #16]
 8002390:	f7fe f876 	bl	8000480 <USBPD_PE_Notification>
 8002394:	6868      	ldr	r0, [r5, #4]
 8002396:	6800      	ldr	r0, [r0, #0]
 8002398:	0401      	lsls	r1, r0, #16
 800239a:	0fc9      	lsrs	r1, r1, #31
 800239c:	d002      	beq.n	80023a4 <__iar_annotation$$branch+0x244>
 800239e:	6828      	ldr	r0, [r5, #0]
 80023a0:	6801      	ldr	r1, [r0, #0]
 80023a2:	e000      	b.n	80023a6 <__iar_annotation$$branch+0x246>
 80023a4:	2101      	movs	r1, #1
 80023a6:	4668      	mov	r0, sp
 80023a8:	7b40      	ldrb	r0, [r0, #13]
 80023aa:	f003 f9fb 	bl	80057a4 <USBPD_PRL_SOPCapability>
 80023ae:	2000      	movs	r0, #0
 80023b0:	84a8      	strh	r0, [r5, #36]	; 0x24
 80023b2:	2003      	movs	r0, #3
 80023b4:	6969      	ldr	r1, [r5, #20]
 80023b6:	08c9      	lsrs	r1, r1, #3
 80023b8:	4001      	ands	r1, r0
 80023ba:	2903      	cmp	r1, #3
 80023bc:	d101      	bne.n	80023c2 <__iar_annotation$$branch+0x262>
 80023be:	498d      	ldr	r1, [pc, #564]	; (80025f4 <__iar_annotation$$branch+0x494>)
 80023c0:	84a9      	strh	r1, [r5, #36]	; 0x24
 80023c2:	7468      	strb	r0, [r5, #17]
 80023c4:	2400      	movs	r4, #0
 80023c6:	e7c8      	b.n	800235a <__iar_annotation$$branch+0x1fa>
 80023c8:	a903      	add	r1, sp, #12
 80023ca:	0028      	movs	r0, r5
 80023cc:	f001 fbac 	bl	8003b28 <PE_StateMachine_VDMCable>
 80023d0:	e695      	b.n	80020fe <__iar_annotation$$branch+0xc>
 80023d2:	2601      	movs	r6, #1
 80023d4:	6868      	ldr	r0, [r5, #4]
 80023d6:	6800      	ldr	r0, [r0, #0]
 80023d8:	0bc0      	lsrs	r0, r0, #15
 80023da:	4030      	ands	r0, r6
 80023dc:	d006      	beq.n	80023ec <__iar_annotation$$branch+0x28c>
 80023de:	68a8      	ldr	r0, [r5, #8]
 80023e0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80023e2:	2a00      	cmp	r2, #0
 80023e4:	d002      	beq.n	80023ec <__iar_annotation$$branch+0x28c>
 80023e6:	2100      	movs	r1, #0
 80023e8:	7c28      	ldrb	r0, [r5, #16]
 80023ea:	4790      	blx	r2
 80023ec:	6868      	ldr	r0, [r5, #4]
 80023ee:	6801      	ldr	r1, [r0, #0]
 80023f0:	2210      	movs	r2, #16
 80023f2:	4391      	bics	r1, r2
 80023f4:	6001      	str	r1, [r0, #0]
 80023f6:	2101      	movs	r1, #1
 80023f8:	0028      	movs	r0, r5
 80023fa:	f7fe ffd4 	bl	80013a6 <PE_SetPowerNegotiation>
 80023fe:	4842      	ldr	r0, [pc, #264]	; (8002508 <__iar_annotation$$branch+0x3a8>)
 8002400:	1829      	adds	r1, r5, r0
 8002402:	7888      	ldrb	r0, [r1, #2]
 8002404:	2803      	cmp	r0, #3
 8002406:	d309      	bcc.n	800241c <__iar_annotation$$branch+0x2bc>
 8002408:	6968      	ldr	r0, [r5, #20]
 800240a:	0880      	lsrs	r0, r0, #2
 800240c:	4006      	ands	r6, r0
 800240e:	d003      	beq.n	8002418 <__iar_annotation$$branch+0x2b8>
 8002410:	68a8      	ldr	r0, [r5, #8]
 8002412:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8002414:	2800      	cmp	r0, #0
 8002416:	d171      	bne.n	80024fc <__iar_annotation$$branch+0x39c>
 8002418:	2000      	movs	r0, #0
 800241a:	e6df      	b.n	80021dc <__iar_annotation$$branch+0x7c>
 800241c:	1c40      	adds	r0, r0, #1
 800241e:	7088      	strb	r0, [r1, #2]
 8002420:	2105      	movs	r1, #5
 8002422:	0028      	movs	r0, r5
 8002424:	f7fe fa32 	bl	800088c <PE_Send_RESET>
 8002428:	4873      	ldr	r0, [pc, #460]	; (80025f8 <__iar_annotation$$branch+0x498>)
 800242a:	83e8      	strh	r0, [r5, #30]
 800242c:	2201      	movs	r2, #1
 800242e:	2101      	movs	r1, #1
 8002430:	0028      	movs	r0, r5
 8002432:	f7fe ffaf 	bl	8001394 <PE_CallHardResetCallback>
 8002436:	209b      	movs	r0, #155	; 0x9b
 8002438:	e711      	b.n	800225e <__iar_annotation$$branch+0xfe>
 800243a:	6868      	ldr	r0, [r5, #4]
 800243c:	6800      	ldr	r0, [r0, #0]
 800243e:	0401      	lsls	r1, r0, #16
 8002440:	0fc9      	lsrs	r1, r1, #31
 8002442:	d006      	beq.n	8002452 <__iar_annotation$$branch+0x2f2>
 8002444:	68a8      	ldr	r0, [r5, #8]
 8002446:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8002448:	2a00      	cmp	r2, #0
 800244a:	d002      	beq.n	8002452 <__iar_annotation$$branch+0x2f2>
 800244c:	2100      	movs	r1, #0
 800244e:	7c28      	ldrb	r0, [r5, #16]
 8002450:	4790      	blx	r2
 8002452:	2200      	movs	r2, #0
 8002454:	2101      	movs	r1, #1
 8002456:	0028      	movs	r0, r5
 8002458:	f7fe ff9c 	bl	8001394 <PE_CallHardResetCallback>
 800245c:	4866      	ldr	r0, [pc, #408]	; (80025f8 <__iar_annotation$$branch+0x498>)
 800245e:	83e8      	strh	r0, [r5, #30]
 8002460:	e7e9      	b.n	8002436 <__iar_annotation$$branch+0x2d6>
 8002462:	2100      	movs	r1, #0
 8002464:	4668      	mov	r0, sp
 8002466:	7b40      	ldrb	r0, [r0, #13]
 8002468:	68aa      	ldr	r2, [r5, #8]
 800246a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800246c:	4790      	blx	r2
 800246e:	2801      	cmp	r0, #1
 8002470:	d10d      	bne.n	800248e <__iar_annotation$$branch+0x32e>
 8002472:	4862      	ldr	r0, [pc, #392]	; (80025fc <__iar_annotation$$branch+0x49c>)
 8002474:	83e8      	strh	r0, [r5, #30]
 8002476:	2169      	movs	r1, #105	; 0x69
 8002478:	4668      	mov	r0, sp
 800247a:	7b40      	ldrb	r0, [r0, #13]
 800247c:	f7fe f800 	bl	8000480 <USBPD_PE_Notification>
 8002480:	2040      	movs	r0, #64	; 0x40
 8002482:	7468      	strb	r0, [r5, #17]
 8002484:	2400      	movs	r4, #0
 8002486:	2113      	movs	r1, #19
 8002488:	7c28      	ldrb	r0, [r5, #16]
 800248a:	f7fd fff9 	bl	8000480 <USBPD_PE_Notification>
 800248e:	8be8      	ldrh	r0, [r5, #30]
 8002490:	2180      	movs	r1, #128	; 0x80
 8002492:	0209      	lsls	r1, r1, #8
 8002494:	4288      	cmp	r0, r1
 8002496:	d135      	bne.n	8002504 <__iar_annotation$$branch+0x3a4>
 8002498:	e01e      	b.n	80024d8 <__iar_annotation$$branch+0x378>
 800249a:	2101      	movs	r1, #1
 800249c:	4668      	mov	r0, sp
 800249e:	7b40      	ldrb	r0, [r0, #13]
 80024a0:	68aa      	ldr	r2, [r5, #8]
 80024a2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80024a4:	4790      	blx	r2
 80024a6:	2801      	cmp	r0, #1
 80024a8:	d111      	bne.n	80024ce <__iar_annotation$$branch+0x36e>
 80024aa:	0028      	movs	r0, r5
 80024ac:	f7fe fb01 	bl	8000ab2 <PE_Reset_HardReset>
 80024b0:	2205      	movs	r2, #5
 80024b2:	2100      	movs	r1, #0
 80024b4:	0028      	movs	r0, r5
 80024b6:	f7fe ff6d 	bl	8001394 <PE_CallHardResetCallback>
 80024ba:	2168      	movs	r1, #104	; 0x68
 80024bc:	4668      	mov	r0, sp
 80024be:	7b40      	ldrb	r0, [r0, #13]
 80024c0:	f7fd ffde 	bl	8000480 <USBPD_PE_Notification>
 80024c4:	83ef      	strh	r7, [r5, #30]
 80024c6:	24fa      	movs	r4, #250	; 0xfa
 80024c8:	0064      	lsls	r4, r4, #1
 80024ca:	2043      	movs	r0, #67	; 0x43
 80024cc:	7468      	strb	r0, [r5, #17]
 80024ce:	8be8      	ldrh	r0, [r5, #30]
 80024d0:	2180      	movs	r1, #128	; 0x80
 80024d2:	0209      	lsls	r1, r1, #8
 80024d4:	4288      	cmp	r0, r1
 80024d6:	d115      	bne.n	8002504 <__iar_annotation$$branch+0x3a4>
 80024d8:	2206      	movs	r2, #6
 80024da:	2100      	movs	r1, #0
 80024dc:	0028      	movs	r0, r5
 80024de:	f7fe ff59 	bl	8001394 <PE_CallHardResetCallback>
 80024e2:	4809      	ldr	r0, [pc, #36]	; (8002508 <__iar_annotation$$branch+0x3a8>)
 80024e4:	1828      	adds	r0, r5, r0
 80024e6:	7880      	ldrb	r0, [r0, #2]
 80024e8:	2803      	cmp	r0, #3
 80024ea:	d200      	bcs.n	80024ee <__iar_annotation$$branch+0x38e>
 80024ec:	e6b6      	b.n	800225c <__iar_annotation$$branch+0xfc>
 80024ee:	6968      	ldr	r0, [r5, #20]
 80024f0:	0741      	lsls	r1, r0, #29
 80024f2:	0fc9      	lsrs	r1, r1, #31
 80024f4:	d004      	beq.n	8002500 <__iar_annotation$$branch+0x3a0>
 80024f6:	68a8      	ldr	r0, [r5, #8]
 80024f8:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80024fa:	2800      	cmp	r0, #0
 80024fc:	d000      	beq.n	8002500 <__iar_annotation$$branch+0x3a0>
 80024fe:	e0fa      	b.n	80026f6 <__iar_annotation$$branch+0x596>
 8002500:	2400      	movs	r4, #0
 8002502:	746c      	strb	r4, [r5, #17]
 8002504:	e5fc      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002506:	bf00      	nop
 8002508:	0000025e 	.word	0x0000025e
 800250c:	ffff7fff 	.word	0xffff7fff
 8002510:	2000      	movs	r0, #0
 8002512:	9000      	str	r0, [sp, #0]
 8002514:	2303      	movs	r3, #3
 8002516:	2203      	movs	r2, #3
 8002518:	2100      	movs	r1, #0
 800251a:	0028      	movs	r0, r5
 800251c:	f7fe fff8 	bl	8001510 <PE_Send_CtrlMessage>
 8002520:	2800      	cmp	r0, #0
 8002522:	d1ef      	bne.n	8002504 <__iar_annotation$$branch+0x3a4>
 8002524:	2001      	movs	r0, #1
 8002526:	7728      	strb	r0, [r5, #28]
 8002528:	e654      	b.n	80021d4 <__iar_annotation$$branch+0x74>
 800252a:	6868      	ldr	r0, [r5, #4]
 800252c:	6800      	ldr	r0, [r0, #0]
 800252e:	0540      	lsls	r0, r0, #21
 8002530:	0f40      	lsrs	r0, r0, #29
 8002532:	2804      	cmp	r0, #4
 8002534:	d100      	bne.n	8002538 <__iar_annotation$$branch+0x3d8>
 8002536:	e691      	b.n	800225c <__iar_annotation$$branch+0xfc>
 8002538:	2000      	movs	r0, #0
 800253a:	9000      	str	r0, [sp, #0]
 800253c:	2350      	movs	r3, #80	; 0x50
 800253e:	220d      	movs	r2, #13
 8002540:	2031      	movs	r0, #49	; 0x31
 8002542:	5c29      	ldrb	r1, [r5, r0]
 8002544:	0028      	movs	r0, r5
 8002546:	f7fe ffe3 	bl	8001510 <PE_Send_CtrlMessage>
 800254a:	2800      	cmp	r0, #0
 800254c:	d107      	bne.n	800255e <__iar_annotation$$branch+0x3fe>
 800254e:	2003      	movs	r0, #3
 8002550:	7728      	strb	r0, [r5, #28]
 8002552:	83ee      	strh	r6, [r5, #30]
 8002554:	241b      	movs	r4, #27
 8002556:	2130      	movs	r1, #48	; 0x30
 8002558:	7c28      	ldrb	r0, [r5, #16]
 800255a:	f7fd ff91 	bl	8000480 <USBPD_PE_Notification>
 800255e:	e5cf      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002560:	4668      	mov	r0, sp
 8002562:	7b00      	ldrb	r0, [r0, #12]
 8002564:	2814      	cmp	r0, #20
 8002566:	d017      	beq.n	8002598 <__iar_annotation$$branch+0x438>
 8002568:	2030      	movs	r0, #48	; 0x30
 800256a:	5c28      	ldrb	r0, [r5, r0]
 800256c:	2131      	movs	r1, #49	; 0x31
 800256e:	5c69      	ldrb	r1, [r5, r1]
 8002570:	4288      	cmp	r0, r1
 8002572:	d111      	bne.n	8002598 <__iar_annotation$$branch+0x438>
 8002574:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8002576:	491e      	ldr	r1, [pc, #120]	; (80025f0 <__iar_annotation$$branch+0x490>)
 8002578:	4001      	ands	r1, r0
 800257a:	2903      	cmp	r1, #3
 800257c:	d10c      	bne.n	8002598 <__iar_annotation$$branch+0x438>
 800257e:	2001      	movs	r0, #1
 8002580:	7728      	strb	r0, [r5, #28]
 8002582:	83ef      	strh	r7, [r5, #30]
 8002584:	24fa      	movs	r4, #250	; 0xfa
 8002586:	0064      	lsls	r4, r4, #1
 8002588:	2043      	movs	r0, #67	; 0x43
 800258a:	7468      	strb	r0, [r5, #17]
 800258c:	2014      	movs	r0, #20
 800258e:	4669      	mov	r1, sp
 8002590:	7308      	strb	r0, [r1, #12]
 8002592:	0028      	movs	r0, r5
 8002594:	f7fe f9df 	bl	8000956 <PE_Clear_RxEvent>
 8002598:	e6df      	b.n	800235a <__iar_annotation$$branch+0x1fa>
 800259a:	9400      	str	r4, [sp, #0]
 800259c:	2343      	movs	r3, #67	; 0x43
 800259e:	2207      	movs	r2, #7
 80025a0:	2100      	movs	r1, #0
 80025a2:	0028      	movs	r0, r5
 80025a4:	f7fe ffb4 	bl	8001510 <PE_Send_CtrlMessage>
 80025a8:	2800      	cmp	r0, #0
 80025aa:	d11f      	bne.n	80025ec <__iar_annotation$$branch+0x48c>
 80025ac:	2006      	movs	r0, #6
 80025ae:	7728      	strb	r0, [r5, #28]
 80025b0:	83ee      	strh	r6, [r5, #30]
 80025b2:	241b      	movs	r4, #27
 80025b4:	210b      	movs	r1, #11
 80025b6:	e7cf      	b.n	8002558 <__iar_annotation$$branch+0x3f8>
 80025b8:	4668      	mov	r0, sp
 80025ba:	7b00      	ldrb	r0, [r0, #12]
 80025bc:	2811      	cmp	r0, #17
 80025be:	d115      	bne.n	80025ec <__iar_annotation$$branch+0x48c>
 80025c0:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80025c2:	490b      	ldr	r1, [pc, #44]	; (80025f0 <__iar_annotation$$branch+0x490>)
 80025c4:	4001      	ands	r1, r0
 80025c6:	2906      	cmp	r1, #6
 80025c8:	d110      	bne.n	80025ec <__iar_annotation$$branch+0x48c>
 80025ca:	212c      	movs	r1, #44	; 0x2c
 80025cc:	7c28      	ldrb	r0, [r5, #16]
 80025ce:	f7fd ff57 	bl	8000480 <USBPD_PE_Notification>
 80025d2:	2003      	movs	r0, #3
 80025d4:	7468      	strb	r0, [r5, #17]
 80025d6:	2400      	movs	r4, #0
 80025d8:	4668      	mov	r0, sp
 80025da:	7b00      	ldrb	r0, [r0, #12]
 80025dc:	2814      	cmp	r0, #20
 80025de:	d005      	beq.n	80025ec <__iar_annotation$$branch+0x48c>
 80025e0:	2014      	movs	r0, #20
 80025e2:	4669      	mov	r1, sp
 80025e4:	7308      	strb	r0, [r1, #12]
 80025e6:	0028      	movs	r0, r5
 80025e8:	f7fe f9b5 	bl	8000956 <PE_Clear_RxEvent>
 80025ec:	e588      	b.n	8002100 <__iar_annotation$$branch+0xe>
 80025ee:	bf00      	nop
 80025f0:	0000f01f 	.word	0x0000f01f
 80025f4:	0000a328 	.word	0x0000a328
 80025f8:	000083e8 	.word	0x000083e8
 80025fc:	000088e3 	.word	0x000088e3
 8002600:	2000      	movs	r0, #0
 8002602:	9000      	str	r0, [sp, #0]
 8002604:	2303      	movs	r3, #3
 8002606:	2204      	movs	r2, #4
 8002608:	2100      	movs	r1, #0
 800260a:	0028      	movs	r0, r5
 800260c:	f7fe ff80 	bl	8001510 <PE_Send_CtrlMessage>
 8002610:	e576      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002612:	4668      	mov	r0, sp
 8002614:	7800      	ldrb	r0, [r0, #0]
 8002616:	2804      	cmp	r0, #4
 8002618:	d006      	beq.n	8002628 <__iar_annotation$$branch+0x4c8>
 800261a:	2000      	movs	r0, #0
 800261c:	7728      	strb	r0, [r5, #28]
 800261e:	7469      	strb	r1, [r5, #17]
 8002620:	2120      	movs	r1, #32
 8002622:	7c28      	ldrb	r0, [r5, #16]
 8002624:	f7fd ff2c 	bl	8000480 <USBPD_PE_Notification>
 8002628:	a903      	add	r1, sp, #12
 800262a:	0028      	movs	r0, r5
 800262c:	f000 fa1a 	bl	8002a64 <PE_StateMachine_SNK_ReadyWait>
 8002630:	e565      	b.n	80020fe <__iar_annotation$$branch+0xc>
 8002632:	68a8      	ldr	r0, [r5, #8]
 8002634:	6881      	ldr	r1, [r0, #8]
 8002636:	2900      	cmp	r1, #0
 8002638:	d02e      	beq.n	8002698 <__iar_annotation$$branch+0x538>
 800263a:	4668      	mov	r0, sp
 800263c:	7b40      	ldrb	r0, [r0, #13]
 800263e:	4788      	blx	r1
 8002640:	280a      	cmp	r0, #10
 8002642:	d002      	beq.n	800264a <__iar_annotation$$branch+0x4ea>
 8002644:	280d      	cmp	r0, #13
 8002646:	d022      	beq.n	800268e <__iar_annotation$$branch+0x52e>
 8002648:	e026      	b.n	8002698 <__iar_annotation$$branch+0x538>
 800264a:	2201      	movs	r2, #1
 800264c:	2100      	movs	r1, #0
 800264e:	7c28      	ldrb	r0, [r5, #16]
 8002650:	68ab      	ldr	r3, [r5, #8]
 8002652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002654:	4798      	blx	r3
 8002656:	2000      	movs	r0, #0
 8002658:	9000      	str	r0, [sp, #0]
 800265a:	2359      	movs	r3, #89	; 0x59
 800265c:	2203      	movs	r2, #3
 800265e:	2100      	movs	r1, #0
 8002660:	0028      	movs	r0, r5
 8002662:	f7fe ff55 	bl	8001510 <PE_Send_CtrlMessage>
 8002666:	2800      	cmp	r0, #0
 8002668:	d110      	bne.n	800268c <__iar_annotation$$branch+0x52c>
 800266a:	2008      	movs	r0, #8
 800266c:	7728      	strb	r0, [r5, #28]
 800266e:	6868      	ldr	r0, [r5, #4]
 8002670:	6801      	ldr	r1, [r0, #0]
 8002672:	2210      	movs	r2, #16
 8002674:	430a      	orrs	r2, r1
 8002676:	6002      	str	r2, [r0, #0]
 8002678:	2206      	movs	r2, #6
 800267a:	2100      	movs	r1, #0
 800267c:	7c28      	ldrb	r0, [r5, #16]
 800267e:	68ab      	ldr	r3, [r5, #8]
 8002680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002682:	4798      	blx	r3
 8002684:	48b0      	ldr	r0, [pc, #704]	; (8002948 <__iar_annotation$$branch+0x7e8>)
 8002686:	83e8      	strh	r0, [r5, #30]
 8002688:	24e1      	movs	r4, #225	; 0xe1
 800268a:	00a4      	lsls	r4, r4, #2
 800268c:	e538      	b.n	8002100 <__iar_annotation$$branch+0xe>
 800268e:	2000      	movs	r0, #0
 8002690:	9000      	str	r0, [sp, #0]
 8002692:	2303      	movs	r3, #3
 8002694:	220c      	movs	r2, #12
 8002696:	e7b7      	b.n	8002608 <__iar_annotation$$branch+0x4a8>
 8002698:	202a      	movs	r0, #42	; 0x2a
 800269a:	e5e0      	b.n	800225e <__iar_annotation$$branch+0xfe>
 800269c:	4668      	mov	r0, sp
 800269e:	7b00      	ldrb	r0, [r0, #12]
 80026a0:	2811      	cmp	r0, #17
 80026a2:	d119      	bne.n	80026d8 <__iar_annotation$$branch+0x578>
 80026a4:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80026a6:	49c1      	ldr	r1, [pc, #772]	; (80029ac <__iar_annotation$$branch+0x84c>)
 80026a8:	4001      	ands	r1, r0
 80026aa:	2906      	cmp	r1, #6
 80026ac:	d114      	bne.n	80026d8 <__iar_annotation$$branch+0x578>
 80026ae:	7f28      	ldrb	r0, [r5, #28]
 80026b0:	2809      	cmp	r0, #9
 80026b2:	d005      	beq.n	80026c0 <__iar_annotation$$branch+0x560>
 80026b4:	2209      	movs	r2, #9
 80026b6:	2100      	movs	r1, #0
 80026b8:	7c28      	ldrb	r0, [r5, #16]
 80026ba:	68ab      	ldr	r3, [r5, #8]
 80026bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026be:	4798      	blx	r3
 80026c0:	2053      	movs	r0, #83	; 0x53
 80026c2:	7468      	strb	r0, [r5, #17]
 80026c4:	4668      	mov	r0, sp
 80026c6:	7b00      	ldrb	r0, [r0, #12]
 80026c8:	2814      	cmp	r0, #20
 80026ca:	d005      	beq.n	80026d8 <__iar_annotation$$branch+0x578>
 80026cc:	2014      	movs	r0, #20
 80026ce:	4669      	mov	r1, sp
 80026d0:	7308      	strb	r0, [r1, #12]
 80026d2:	0028      	movs	r0, r5
 80026d4:	f7fe f93f 	bl	8000956 <PE_Clear_RxEvent>
 80026d8:	8be8      	ldrh	r0, [r5, #30]
 80026da:	03a1      	lsls	r1, r4, #14
 80026dc:	4288      	cmp	r0, r1
 80026de:	d1d5      	bne.n	800268c <__iar_annotation$$branch+0x52c>
 80026e0:	220f      	movs	r2, #15
 80026e2:	2100      	movs	r1, #0
 80026e4:	7c28      	ldrb	r0, [r5, #16]
 80026e6:	68ab      	ldr	r3, [r5, #8]
 80026e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ea:	4798      	blx	r3
 80026ec:	68a8      	ldr	r0, [r5, #8]
 80026ee:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80026f0:	2800      	cmp	r0, #0
 80026f2:	d100      	bne.n	80026f6 <__iar_annotation$$branch+0x596>
 80026f4:	e5b2      	b.n	800225c <__iar_annotation$$branch+0xfc>
 80026f6:	2092      	movs	r0, #146	; 0x92
 80026f8:	e5b1      	b.n	800225e <__iar_annotation$$branch+0xfe>
 80026fa:	0028      	movs	r0, r5
 80026fc:	f7fe fe53 	bl	80013a6 <PE_SetPowerNegotiation>
 8002700:	220a      	movs	r2, #10
 8002702:	2100      	movs	r1, #0
 8002704:	7c28      	ldrb	r0, [r5, #16]
 8002706:	68ab      	ldr	r3, [r5, #8]
 8002708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270a:	4798      	blx	r3
 800270c:	6868      	ldr	r0, [r5, #4]
 800270e:	7800      	ldrb	r0, [r0, #0]
 8002710:	0780      	lsls	r0, r0, #30
 8002712:	0f80      	lsrs	r0, r0, #30
 8002714:	2802      	cmp	r0, #2
 8002716:	d102      	bne.n	800271e <__iar_annotation$$branch+0x5be>
 8002718:	7c28      	ldrb	r0, [r5, #16]
 800271a:	f003 f820 	bl	800575e <USBPD_PRL_SRCSetSinkNG>
 800271e:	2101      	movs	r1, #1
 8002720:	0028      	movs	r0, r5
 8002722:	f7fe f8d3 	bl	80008cc <PE_ChangePowerRole>
 8002726:	7f28      	ldrb	r0, [r5, #28]
 8002728:	2809      	cmp	r0, #9
 800272a:	d005      	beq.n	8002738 <__iar_annotation$$branch+0x5d8>
 800272c:	220b      	movs	r2, #11
 800272e:	2101      	movs	r1, #1
 8002730:	7c28      	ldrb	r0, [r5, #16]
 8002732:	68ab      	ldr	r3, [r5, #8]
 8002734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002736:	4798      	blx	r3
 8002738:	2000      	movs	r0, #0
 800273a:	9000      	str	r0, [sp, #0]
 800273c:	235b      	movs	r3, #91	; 0x5b
 800273e:	2206      	movs	r2, #6
 8002740:	2100      	movs	r1, #0
 8002742:	0028      	movs	r0, r5
 8002744:	f7fe fee4 	bl	8001510 <PE_Send_CtrlMessage>
 8002748:	2800      	cmp	r0, #0
 800274a:	d108      	bne.n	800275e <__iar_annotation$$branch+0x5fe>
 800274c:	220c      	movs	r2, #12
 800274e:	2100      	movs	r1, #0
 8002750:	7c28      	ldrb	r0, [r5, #16]
 8002752:	68ab      	ldr	r3, [r5, #8]
 8002754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002756:	4798      	blx	r3
 8002758:	48c1      	ldr	r0, [pc, #772]	; (8002a60 <.text_3>)
 800275a:	83e8      	strh	r0, [r5, #30]
 800275c:	2414      	movs	r4, #20
 800275e:	7c68      	ldrb	r0, [r5, #17]
 8002760:	285b      	cmp	r0, #91	; 0x5b
 8002762:	d00f      	beq.n	8002784 <__iar_annotation$$branch+0x624>
 8002764:	2100      	movs	r1, #0
 8002766:	0028      	movs	r0, r5
 8002768:	f7fe f8b0 	bl	80008cc <PE_ChangePowerRole>
 800276c:	2206      	movs	r2, #6
 800276e:	2101      	movs	r1, #1
 8002770:	7c28      	ldrb	r0, [r5, #16]
 8002772:	68ab      	ldr	r3, [r5, #8]
 8002774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002776:	4798      	blx	r3
 8002778:	2207      	movs	r2, #7
 800277a:	2100      	movs	r1, #0
 800277c:	7c28      	ldrb	r0, [r5, #16]
 800277e:	68ab      	ldr	r3, [r5, #8]
 8002780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002782:	4798      	blx	r3
 8002784:	e4bc      	b.n	8002100 <__iar_annotation$$branch+0xe>
 8002786:	9400      	str	r4, [sp, #0]
 8002788:	2358      	movs	r3, #88	; 0x58
 800278a:	220a      	movs	r2, #10
 800278c:	2100      	movs	r1, #0
 800278e:	0028      	movs	r0, r5
 8002790:	f7fe febe 	bl	8001510 <PE_Send_CtrlMessage>
 8002794:	2800      	cmp	r0, #0
 8002796:	d105      	bne.n	80027a4 <__iar_annotation$$branch+0x644>
 8002798:	2008      	movs	r0, #8
 800279a:	7728      	strb	r0, [r5, #28]
 800279c:	83ee      	strh	r6, [r5, #30]
 800279e:	241b      	movs	r4, #27
 80027a0:	2202      	movs	r2, #2
 80027a2:	e7ea      	b.n	800277a <__iar_annotation$$branch+0x61a>
 80027a4:	220f      	movs	r2, #15
 80027a6:	e7e8      	b.n	800277a <__iar_annotation$$branch+0x61a>
 80027a8:	4669      	mov	r1, sp
 80027aa:	7b09      	ldrb	r1, [r1, #12]
 80027ac:	2911      	cmp	r1, #17
 80027ae:	d10c      	bne.n	80027ca <__iar_annotation$$branch+0x66a>
 80027b0:	8ea9      	ldrh	r1, [r5, #52]	; 0x34
 80027b2:	4201      	tst	r1, r0
 80027b4:	d109      	bne.n	80027ca <__iar_annotation$$branch+0x66a>
 80027b6:	06c8      	lsls	r0, r1, #27
 80027b8:	0ec0      	lsrs	r0, r0, #27
 80027ba:	2803      	cmp	r0, #3
 80027bc:	d006      	beq.n	80027cc <__iar_annotation$$branch+0x66c>
 80027be:	2804      	cmp	r0, #4
 80027c0:	d02d      	beq.n	800281e <__iar_annotation$$branch+0x6be>
 80027c2:	280c      	cmp	r0, #12
 80027c4:	d029      	beq.n	800281a <__iar_annotation$$branch+0x6ba>
 80027c6:	2810      	cmp	r0, #16
 80027c8:	d032      	beq.n	8002830 <__iar_annotation$$branch+0x6d0>
 80027ca:	e0a5      	b.n	8002918 <__iar_annotation$$branch+0x7b8>
 80027cc:	6868      	ldr	r0, [r5, #4]
 80027ce:	6801      	ldr	r1, [r0, #0]
 80027d0:	2210      	movs	r2, #16
 80027d2:	430a      	orrs	r2, r1
 80027d4:	6002      	str	r2, [r0, #0]
 80027d6:	485c      	ldr	r0, [pc, #368]	; (8002948 <__iar_annotation$$branch+0x7e8>)
 80027d8:	83e8      	strh	r0, [r5, #30]
 80027da:	24e1      	movs	r4, #225	; 0xe1
 80027dc:	00a4      	lsls	r4, r4, #2
 80027de:	7f28      	ldrb	r0, [r5, #28]
 80027e0:	2809      	cmp	r0, #9
 80027e2:	d005      	beq.n	80027f0 <__iar_annotation$$branch+0x690>
 80027e4:	2206      	movs	r2, #6
 80027e6:	2100      	movs	r1, #0
 80027e8:	7c28      	ldrb	r0, [r5, #16]
 80027ea:	68ab      	ldr	r3, [r5, #8]
 80027ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ee:	4798      	blx	r3
 80027f0:	2104      	movs	r1, #4
 80027f2:	0028      	movs	r0, r5
 80027f4:	f7fe fdd7 	bl	80013a6 <PE_SetPowerNegotiation>
 80027f8:	213a      	movs	r1, #58	; 0x3a
 80027fa:	7c28      	ldrb	r0, [r5, #16]
 80027fc:	f7fd fe40 	bl	8000480 <USBPD_PE_Notification>
 8002800:	4668      	mov	r0, sp
 8002802:	7b00      	ldrb	r0, [r0, #12]
 8002804:	2814      	cmp	r0, #20
 8002806:	d005      	beq.n	8002814 <__iar_annotation$$branch+0x6b4>
 8002808:	2014      	movs	r0, #20
 800280a:	4669      	mov	r1, sp
 800280c:	7308      	strb	r0, [r1, #12]
 800280e:	0028      	movs	r0, r5
 8002810:	f7fe f8a1 	bl	8000956 <PE_Clear_RxEvent>
 8002814:	2059      	movs	r0, #89	; 0x59
 8002816:	7468      	strb	r0, [r5, #17]
 8002818:	e07e      	b.n	8002918 <__iar_annotation$$branch+0x7b8>
 800281a:	213b      	movs	r1, #59	; 0x3b
 800281c:	e000      	b.n	8002820 <__iar_annotation$$branch+0x6c0>
 800281e:	2116      	movs	r1, #22
 8002820:	7c28      	ldrb	r0, [r5, #16]
 8002822:	f7fd fe2d 	bl	8000480 <USBPD_PE_Notification>
 8002826:	4668      	mov	r0, sp
 8002828:	7b00      	ldrb	r0, [r0, #12]
 800282a:	2814      	cmp	r0, #20
 800282c:	d108      	bne.n	8002840 <__iar_annotation$$branch+0x6e0>
 800282e:	e070      	b.n	8002912 <__iar_annotation$$branch+0x7b2>
 8002830:	2117      	movs	r1, #23
 8002832:	7c28      	ldrb	r0, [r5, #16]
 8002834:	f7fd fe24 	bl	8000480 <USBPD_PE_Notification>
 8002838:	4668      	mov	r0, sp
 800283a:	7b00      	ldrb	r0, [r0, #12]
 800283c:	2814      	cmp	r0, #20
 800283e:	d068      	beq.n	8002912 <__iar_annotation$$branch+0x7b2>
 8002840:	2014      	movs	r0, #20
 8002842:	4669      	mov	r1, sp
 8002844:	7308      	strb	r0, [r1, #12]
 8002846:	0028      	movs	r0, r5
 8002848:	f7fe f885 	bl	8000956 <PE_Clear_RxEvent>
 800284c:	e061      	b.n	8002912 <__iar_annotation$$branch+0x7b2>
 800284e:	2000      	movs	r0, #0
 8002850:	9004      	str	r0, [sp, #16]
 8002852:	ab04      	add	r3, sp, #16
 8002854:	aa05      	add	r2, sp, #20
 8002856:	2100      	movs	r1, #0
 8002858:	7c28      	ldrb	r0, [r5, #16]
 800285a:	68ae      	ldr	r6, [r5, #8]
 800285c:	6976      	ldr	r6, [r6, #20]
 800285e:	47b0      	blx	r6
 8002860:	2104      	movs	r1, #4
 8002862:	9804      	ldr	r0, [sp, #16]
 8002864:	f7fe fdf2 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8002868:	2800      	cmp	r0, #0
 800286a:	d001      	beq.n	8002870 <__iar_annotation$$branch+0x710>
 800286c:	2003      	movs	r0, #3
 800286e:	e4b5      	b.n	80021dc <__iar_annotation$$branch+0x7c>
 8002870:	9002      	str	r0, [sp, #8]
 8002872:	2003      	movs	r0, #3
 8002874:	9001      	str	r0, [sp, #4]
 8002876:	9804      	ldr	r0, [sp, #16]
 8002878:	0880      	lsrs	r0, r0, #2
 800287a:	9000      	str	r0, [sp, #0]
 800287c:	ab05      	add	r3, sp, #20
 800287e:	2201      	movs	r2, #1
 8002880:	2100      	movs	r1, #0
 8002882:	0028      	movs	r0, r5
 8002884:	f7fe fe6f 	bl	8001566 <PE_Send_DataMessage>
 8002888:	e43a      	b.n	8002100 <__iar_annotation$$branch+0xe>
 800288a:	2000      	movs	r0, #0
 800288c:	9002      	str	r0, [sp, #8]
 800288e:	2003      	movs	r0, #3
 8002890:	9001      	str	r0, [sp, #4]
 8002892:	2001      	movs	r0, #1
 8002894:	9000      	str	r0, [sp, #0]
 8002896:	002b      	movs	r3, r5
 8002898:	332c      	adds	r3, #44	; 0x2c
 800289a:	2206      	movs	r2, #6
 800289c:	2100      	movs	r1, #0
 800289e:	0028      	movs	r0, r5
 80028a0:	f7fe fe61 	bl	8001566 <PE_Send_DataMessage>
 80028a4:	2800      	cmp	r0, #0
 80028a6:	d1ef      	bne.n	8002888 <__iar_annotation$$branch+0x728>
 80028a8:	215d      	movs	r1, #93	; 0x5d
 80028aa:	e655      	b.n	8002558 <__iar_annotation$$branch+0x3f8>
 80028ac:	9400      	str	r4, [sp, #0]
 80028ae:	2366      	movs	r3, #102	; 0x66
 80028b0:	2214      	movs	r2, #20
 80028b2:	2100      	movs	r1, #0
 80028b4:	0028      	movs	r0, r5
 80028b6:	f7fe fe2b 	bl	8001510 <PE_Send_CtrlMessage>
 80028ba:	2800      	cmp	r0, #0
 80028bc:	d1e4      	bne.n	8002888 <__iar_annotation$$branch+0x728>
 80028be:	83ee      	strh	r6, [r5, #30]
 80028c0:	241b      	movs	r4, #27
 80028c2:	214a      	movs	r1, #74	; 0x4a
 80028c4:	7c28      	ldrb	r0, [r5, #16]
 80028c6:	f7fd fddb 	bl	8000480 <USBPD_PE_Notification>
 80028ca:	200b      	movs	r0, #11
 80028cc:	7728      	strb	r0, [r5, #28]
 80028ce:	e7db      	b.n	8002888 <__iar_annotation$$branch+0x728>
 80028d0:	4668      	mov	r0, sp
 80028d2:	7b00      	ldrb	r0, [r0, #12]
 80028d4:	2811      	cmp	r0, #17
 80028d6:	d11f      	bne.n	8002918 <__iar_annotation$$branch+0x7b8>
 80028d8:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80028da:	0bc1      	lsrs	r1, r0, #15
 80028dc:	d01c      	beq.n	8002918 <__iar_annotation$$branch+0x7b8>
 80028de:	06c0      	lsls	r0, r0, #27
 80028e0:	0ec0      	lsrs	r0, r0, #27
 80028e2:	280c      	cmp	r0, #12
 80028e4:	d118      	bne.n	8002918 <__iar_annotation$$branch+0x7b8>
 80028e6:	2304      	movs	r3, #4
 80028e8:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 80028ea:	1d02      	adds	r2, r0, #4
 80028ec:	210a      	movs	r1, #10
 80028ee:	7c28      	ldrb	r0, [r5, #16]
 80028f0:	68ac      	ldr	r4, [r5, #8]
 80028f2:	69a4      	ldr	r4, [r4, #24]
 80028f4:	47a0      	blx	r4
 80028f6:	4668      	mov	r0, sp
 80028f8:	7b00      	ldrb	r0, [r0, #12]
 80028fa:	2814      	cmp	r0, #20
 80028fc:	d005      	beq.n	800290a <__iar_annotation$$branch+0x7aa>
 80028fe:	2014      	movs	r0, #20
 8002900:	4669      	mov	r1, sp
 8002902:	7308      	strb	r0, [r1, #12]
 8002904:	0028      	movs	r0, r5
 8002906:	f7fe f826 	bl	8000956 <PE_Clear_RxEvent>
 800290a:	214b      	movs	r1, #75	; 0x4b
 800290c:	7c28      	ldrb	r0, [r5, #16]
 800290e:	f7fd fdb7 	bl	8000480 <USBPD_PE_Notification>
 8002912:	2003      	movs	r0, #3
 8002914:	7468      	strb	r0, [r5, #17]
 8002916:	2400      	movs	r4, #0
 8002918:	8be8      	ldrh	r0, [r5, #30]
 800291a:	2180      	movs	r1, #128	; 0x80
 800291c:	0209      	lsls	r1, r1, #8
 800291e:	4288      	cmp	r0, r1
 8002920:	d1b2      	bne.n	8002888 <__iar_annotation$$branch+0x728>
 8002922:	e041      	b.n	80029a8 <__iar_annotation$$branch+0x848>
 8002924:	4895      	ldr	r0, [pc, #596]	; (8002b7c <.text_5>)
 8002926:	182f      	adds	r7, r5, r0
 8002928:	9400      	str	r4, [sp, #0]
 800292a:	2339      	movs	r3, #57	; 0x39
 800292c:	783a      	ldrb	r2, [r7, #0]
 800292e:	2100      	movs	r1, #0
 8002930:	0028      	movs	r0, r5
 8002932:	f7fe fded 	bl	8001510 <PE_Send_CtrlMessage>
 8002936:	2800      	cmp	r0, #0
 8002938:	d1a6      	bne.n	8002888 <__iar_annotation$$branch+0x728>
 800293a:	7878      	ldrb	r0, [r7, #1]
 800293c:	7728      	strb	r0, [r5, #28]
 800293e:	2144      	movs	r1, #68	; 0x44
 8002940:	7c28      	ldrb	r0, [r5, #16]
 8002942:	f7fd fd9d 	bl	8000480 <USBPD_PE_Notification>
 8002946:	e4b8      	b.n	80022ba <__iar_annotation$$branch+0x15a>
 8002948:	00008384 	.word	0x00008384
 800294c:	4668      	mov	r0, sp
 800294e:	7b00      	ldrb	r0, [r0, #12]
 8002950:	2814      	cmp	r0, #20
 8002952:	d024      	beq.n	800299e <__iar_annotation$$branch+0x83e>
 8002954:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8002956:	0bc0      	lsrs	r0, r0, #15
 8002958:	d00e      	beq.n	8002978 <__iar_annotation$$branch+0x818>
 800295a:	0028      	movs	r0, r5
 800295c:	f7fe fe40 	bl	80015e0 <PE_Check_ExtendedMessage>
 8002960:	4668      	mov	r0, sp
 8002962:	7b00      	ldrb	r0, [r0, #12]
 8002964:	2814      	cmp	r0, #20
 8002966:	d005      	beq.n	8002974 <__iar_annotation$$branch+0x814>
 8002968:	2014      	movs	r0, #20
 800296a:	4669      	mov	r1, sp
 800296c:	7308      	strb	r0, [r1, #12]
 800296e:	0028      	movs	r0, r5
 8002970:	f7fd fff1 	bl	8000956 <PE_Clear_RxEvent>
 8002974:	2000      	movs	r0, #0
 8002976:	83e8      	strh	r0, [r5, #30]
 8002978:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 800297a:	490c      	ldr	r1, [pc, #48]	; (80029ac <__iar_annotation$$branch+0x84c>)
 800297c:	4001      	ands	r1, r0
 800297e:	2910      	cmp	r1, #16
 8002980:	d10d      	bne.n	800299e <__iar_annotation$$branch+0x83e>
 8002982:	2003      	movs	r0, #3
 8002984:	7468      	strb	r0, [r5, #17]
 8002986:	2400      	movs	r4, #0
 8002988:	4668      	mov	r0, sp
 800298a:	7b00      	ldrb	r0, [r0, #12]
 800298c:	2814      	cmp	r0, #20
 800298e:	d005      	beq.n	800299c <__iar_annotation$$branch+0x83c>
 8002990:	2014      	movs	r0, #20
 8002992:	4669      	mov	r1, sp
 8002994:	7308      	strb	r0, [r1, #12]
 8002996:	0028      	movs	r0, r5
 8002998:	f7fd ffdd 	bl	8000956 <PE_Clear_RxEvent>
 800299c:	83ec      	strh	r4, [r5, #30]
 800299e:	8be8      	ldrh	r0, [r5, #30]
 80029a0:	2180      	movs	r1, #128	; 0x80
 80029a2:	0209      	lsls	r1, r1, #8
 80029a4:	4288      	cmp	r0, r1
 80029a6:	d11c      	bne.n	80029e2 <__iar_annotation$$branch+0x882>
 80029a8:	2003      	movs	r0, #3
 80029aa:	e458      	b.n	800225e <__iar_annotation$$branch+0xfe>
 80029ac:	0000f01f 	.word	0x0000f01f
 80029b0:	0028      	movs	r0, r5
 80029b2:	f7fe ff37 	bl	8001824 <PE_SubStateMachine_ExtendedMessages>
 80029b6:	e63b      	b.n	8002630 <__iar_annotation$$branch+0x4d0>
 80029b8:	a903      	add	r1, sp, #12
 80029ba:	0028      	movs	r0, r5
 80029bc:	f7fe f9d4 	bl	8000d68 <PE_SubStateMachine_Generic>
 80029c0:	e636      	b.n	8002630 <__iar_annotation$$branch+0x4d0>
 80029c2:	a903      	add	r1, sp, #12
 80029c4:	0028      	movs	r0, r5
 80029c6:	f001 f9ef 	bl	8003da8 <PE_SubStateMachine_VconnSwap>
 80029ca:	0004      	movs	r4, r0
 80029cc:	6868      	ldr	r0, [r5, #4]
 80029ce:	6800      	ldr	r0, [r0, #0]
 80029d0:	0401      	lsls	r1, r0, #16
 80029d2:	0fc9      	lsrs	r1, r1, #31
 80029d4:	d006      	beq.n	80029e4 <__iar_annotation$$branch+0x884>
 80029d6:	6828      	ldr	r0, [r5, #0]
 80029d8:	6801      	ldr	r1, [r0, #0]
 80029da:	4668      	mov	r0, sp
 80029dc:	7b40      	ldrb	r0, [r0, #13]
 80029de:	f002 fee1 	bl	80057a4 <USBPD_PRL_SOPCapability>
 80029e2:	e751      	b.n	8002888 <__iar_annotation$$branch+0x728>
 80029e4:	2101      	movs	r1, #1
 80029e6:	e7f8      	b.n	80029da <__iar_annotation$$branch+0x87a>
 80029e8:	4668      	mov	r0, sp
 80029ea:	7b01      	ldrb	r1, [r0, #12]
 80029ec:	0028      	movs	r0, r5
 80029ee:	f002 fc3b 	bl	8005268 <PE_StateMachine_UVDM>
 80029f2:	e749      	b.n	8002888 <__iar_annotation$$branch+0x728>
 80029f4:	2000      	movs	r0, #0
 80029f6:	9000      	str	r0, [sp, #0]
 80029f8:	2358      	movs	r3, #88	; 0x58
 80029fa:	2213      	movs	r2, #19
 80029fc:	2100      	movs	r1, #0
 80029fe:	0028      	movs	r0, r5
 8002a00:	f7fe fd86 	bl	8001510 <PE_Send_CtrlMessage>
 8002a04:	2800      	cmp	r0, #0
 8002a06:	d1f4      	bne.n	80029f2 <__iar_annotation$$branch+0x892>
 8002a08:	2009      	movs	r0, #9
 8002a0a:	7728      	strb	r0, [r5, #28]
 8002a0c:	e455      	b.n	80022ba <__iar_annotation$$branch+0x15a>
 8002a0e:	6968      	ldr	r0, [r5, #20]
 8002a10:	2701      	movs	r7, #1
 8002a12:	0b41      	lsrs	r1, r0, #13
 8002a14:	4039      	ands	r1, r7
 8002a16:	d019      	beq.n	8002a4c <__iar_annotation$$branch+0x8ec>
 8002a18:	0b80      	lsrs	r0, r0, #14
 8002a1a:	4038      	ands	r0, r7
 8002a1c:	d007      	beq.n	8002a2e <__iar_annotation$$branch+0x8ce>
 8002a1e:	215b      	movs	r1, #91	; 0x5b
 8002a20:	7c28      	ldrb	r0, [r5, #16]
 8002a22:	f7fd fd2d 	bl	8000480 <USBPD_PE_Notification>
 8002a26:	6968      	ldr	r0, [r5, #20]
 8002a28:	4955      	ldr	r1, [pc, #340]	; (8002b80 <.text_6>)
 8002a2a:	4001      	ands	r1, r0
 8002a2c:	6169      	str	r1, [r5, #20]
 8002a2e:	2003      	movs	r0, #3
 8002a30:	7468      	strb	r0, [r5, #17]
 8002a32:	7ca9      	ldrb	r1, [r5, #18]
 8002a34:	2903      	cmp	r1, #3
 8002a36:	d008      	beq.n	8002a4a <__iar_annotation$$branch+0x8ea>
 8002a38:	74a8      	strb	r0, [r5, #18]
 8002a3a:	2000      	movs	r0, #0
 8002a3c:	9000      	str	r0, [sp, #0]
 8002a3e:	2300      	movs	r3, #0
 8002a40:	2203      	movs	r2, #3
 8002a42:	7c29      	ldrb	r1, [r5, #16]
 8002a44:	2004      	movs	r0, #4
 8002a46:	6834      	ldr	r4, [r6, #0]
 8002a48:	47a0      	blx	r4
 8002a4a:	2401      	movs	r4, #1
 8002a4c:	6968      	ldr	r0, [r5, #20]
 8002a4e:	494d      	ldr	r1, [pc, #308]	; (8002b84 <.text_7>)
 8002a50:	4001      	ands	r1, r0
 8002a52:	6169      	str	r1, [r5, #20]
 8002a54:	2c00      	cmp	r4, #0
 8002a56:	d101      	bne.n	8002a5c <__iar_annotation$$branch>

08002a58 <__iar_annotation$$branch>:
 8002a58:	f7ff fa3e 	bl	8001ed8 <USBPD_PE_StateMachine_SNK+0xb0>

08002a5c <__iar_annotation$$branch>:
 8002a5c:	f7ff fb8e 	bl	800217c <__iar_annotation$$branch+0x1c>

08002a60 <.text_3>:
 8002a60:	00008014 	.word	0x00008014

08002a64 <PE_StateMachine_SNK_ReadyWait>:
 8002a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a66:	0004      	movs	r4, r0
 8002a68:	000e      	movs	r6, r1
 8002a6a:	2702      	movs	r7, #2
 8002a6c:	7830      	ldrb	r0, [r6, #0]
 8002a6e:	2814      	cmp	r0, #20
 8002a70:	d00b      	beq.n	8002a8a <PE_StateMachine_SNK_ReadyWait+0x26>
 8002a72:	0020      	movs	r0, r4
 8002a74:	f7fe fffc 	bl	8001a70 <PE_ManageRXEvent>
 8002a78:	7830      	ldrb	r0, [r6, #0]
 8002a7a:	2814      	cmp	r0, #20
 8002a7c:	d07b      	beq.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002a7e:	2014      	movs	r0, #20
 8002a80:	7030      	strb	r0, [r6, #0]
 8002a82:	0020      	movs	r0, r4
 8002a84:	f7fd ff67 	bl	8000956 <PE_Clear_RxEvent>
 8002a88:	e075      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002a8a:	6961      	ldr	r1, [r4, #20]
 8002a8c:	0cc8      	lsrs	r0, r1, #19
 8002a8e:	03be      	lsls	r6, r7, #14
 8002a90:	2700      	movs	r7, #0
 8002a92:	2800      	cmp	r0, #0
 8002a94:	d021      	beq.n	8002ada <PE_StateMachine_SNK_ReadyWait+0x76>
 8002a96:	8c21      	ldrh	r1, [r4, #32]
 8002a98:	42b1      	cmp	r1, r6
 8002a9a:	d111      	bne.n	8002ac0 <PE_StateMachine_SNK_ReadyWait+0x5c>
 8002a9c:	200f      	movs	r0, #15
 8002a9e:	7460      	strb	r0, [r4, #17]
 8002aa0:	9700      	str	r7, [sp, #0]
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	2270      	movs	r2, #112	; 0x70
 8002aa6:	7c21      	ldrb	r1, [r4, #16]
 8002aa8:	2009      	movs	r0, #9
 8002aaa:	4d37      	ldr	r5, [pc, #220]	; (8002b88 <.text_8>)
 8002aac:	682d      	ldr	r5, [r5, #0]
 8002aae:	47a8      	blx	r5
 8002ab0:	2098      	movs	r0, #152	; 0x98
 8002ab2:	0080      	lsls	r0, r0, #2
 8002ab4:	5c20      	ldrb	r0, [r4, r0]
 8002ab6:	1c40      	adds	r0, r0, #1
 8002ab8:	2198      	movs	r1, #152	; 0x98
 8002aba:	0089      	lsls	r1, r1, #2
 8002abc:	5460      	strb	r0, [r4, r1]
 8002abe:	e05a      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002ac0:	8ea1      	ldrh	r1, [r4, #52]	; 0x34
 8002ac2:	0509      	lsls	r1, r1, #20
 8002ac4:	0f49      	lsrs	r1, r1, #29
 8002ac6:	180a      	adds	r2, r1, r0
 8002ac8:	2333      	movs	r3, #51	; 0x33
 8002aca:	435a      	muls	r2, r3
 8002acc:	4316      	orrs	r6, r2
 8002ace:	8426      	strh	r6, [r4, #32]
 8002ad0:	180f      	adds	r7, r1, r0
 8002ad2:	2033      	movs	r0, #51	; 0x33
 8002ad4:	4347      	muls	r7, r0
 8002ad6:	b2bf      	uxth	r7, r7
 8002ad8:	e04d      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002ada:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 8002adc:	42b0      	cmp	r0, r6
 8002ade:	d104      	bne.n	8002aea <PE_StateMachine_SNK_ReadyWait+0x86>
 8002ae0:	2045      	movs	r0, #69	; 0x45
 8002ae2:	7460      	strb	r0, [r4, #17]
 8002ae4:	430e      	orrs	r6, r1
 8002ae6:	6166      	str	r6, [r4, #20]
 8002ae8:	e045      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002aea:	7c20      	ldrb	r0, [r4, #16]
 8002aec:	f7fd ff58 	bl	80009a0 <PE_PRL_Control_RxEvent>
 8002af0:	2800      	cmp	r0, #0
 8002af2:	d128      	bne.n	8002b46 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002af4:	2032      	movs	r0, #50	; 0x32
 8002af6:	5c20      	ldrb	r0, [r4, r0]
 8002af8:	2800      	cmp	r0, #0
 8002afa:	d024      	beq.n	8002b46 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002afc:	6860      	ldr	r0, [r4, #4]
 8002afe:	6800      	ldr	r0, [r0, #0]
 8002b00:	2103      	movs	r1, #3
 8002b02:	2203      	movs	r2, #3
 8002b04:	4002      	ands	r2, r0
 8002b06:	2a01      	cmp	r2, #1
 8002b08:	d007      	beq.n	8002b1a <PE_StateMachine_SNK_ReadyWait+0xb6>
 8002b0a:	4001      	ands	r1, r0
 8002b0c:	2902      	cmp	r1, #2
 8002b0e:	d11a      	bne.n	8002b46 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002b10:	7c20      	ldrb	r0, [r4, #16]
 8002b12:	f002 fe3b 	bl	800578c <USBPD_PRL_IsResistor_SinkTxOK>
 8002b16:	2801      	cmp	r0, #1
 8002b18:	d115      	bne.n	8002b46 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002b1a:	2033      	movs	r0, #51	; 0x33
 8002b1c:	5c20      	ldrb	r0, [r4, r0]
 8002b1e:	2131      	movs	r1, #49	; 0x31
 8002b20:	5460      	strb	r0, [r4, r1]
 8002b22:	2032      	movs	r0, #50	; 0x32
 8002b24:	5c20      	ldrb	r0, [r4, r0]
 8002b26:	7460      	strb	r0, [r4, #17]
 8002b28:	2845      	cmp	r0, #69	; 0x45
 8002b2a:	d102      	bne.n	8002b32 <PE_StateMachine_SNK_ReadyWait+0xce>
 8002b2c:	6960      	ldr	r0, [r4, #20]
 8002b2e:	4306      	orrs	r6, r0
 8002b30:	6166      	str	r6, [r4, #20]
 8002b32:	2132      	movs	r1, #50	; 0x32
 8002b34:	5467      	strb	r7, [r4, r1]
 8002b36:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002b38:	62e0      	str	r0, [r4, #44]	; 0x2c
 8002b3a:	6960      	ldr	r0, [r4, #20]
 8002b3c:	2180      	movs	r1, #128	; 0x80
 8002b3e:	01c9      	lsls	r1, r1, #7
 8002b40:	4301      	orrs	r1, r0
 8002b42:	6161      	str	r1, [r4, #20]
 8002b44:	e017      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002b46:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 8002b48:	42b0      	cmp	r0, r6
 8002b4a:	d109      	bne.n	8002b60 <PE_StateMachine_SNK_ReadyWait+0xfc>
 8002b4c:	8467      	strh	r7, [r4, #34]	; 0x22
 8002b4e:	2098      	movs	r0, #152	; 0x98
 8002b50:	0080      	lsls	r0, r0, #2
 8002b52:	1820      	adds	r0, r4, r0
 8002b54:	7881      	ldrb	r1, [r0, #2]
 8002b56:	1c49      	adds	r1, r1, #1
 8002b58:	7081      	strb	r1, [r0, #2]
 8002b5a:	2005      	movs	r0, #5
 8002b5c:	7460      	strb	r0, [r4, #17]
 8002b5e:	e00a      	b.n	8002b76 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002b60:	0020      	movs	r0, r4
 8002b62:	f7fe fc47 	bl	80013f4 <PE_CalculateMinTiming>
 8002b66:	2132      	movs	r1, #50	; 0x32
 8002b68:	5c61      	ldrb	r1, [r4, r1]
 8002b6a:	2900      	cmp	r1, #0
 8002b6c:	d002      	beq.n	8002b74 <PE_StateMachine_SNK_ReadyWait+0x110>
 8002b6e:	2802      	cmp	r0, #2
 8002b70:	d300      	bcc.n	8002b74 <PE_StateMachine_SNK_ReadyWait+0x110>
 8002b72:	2002      	movs	r0, #2
 8002b74:	0007      	movs	r7, r0
 8002b76:	0038      	movs	r0, r7
 8002b78:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

08002b7c <.text_5>:
 8002b7c:	0000025e 	.word	0x0000025e

08002b80 <.text_6>:
 8002b80:	ffffbfff 	.word	0xffffbfff

08002b84 <.text_7>:
 8002b84:	ffffdfff 	.word	0xffffdfff

08002b88 <.text_8>:
 8002b88:	20000000 	.word	0x20000000

08002b8c <USBPD_PE_StateMachine_SRC>:
 8002b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	0005      	movs	r5, r0
 8002b92:	4829      	ldr	r0, [pc, #164]	; (8002c38 <USBPD_PE_StateMachine_SRC+0xac>)
 8002b94:	00a9      	lsls	r1, r5, #2
 8002b96:	5844      	ldr	r4, [r0, r1]
 8002b98:	7c60      	ldrb	r0, [r4, #17]
 8002b9a:	2848      	cmp	r0, #72	; 0x48
 8002b9c:	d134      	bne.n	8002c08 <USBPD_PE_StateMachine_SRC+0x7c>
 8002b9e:	0020      	movs	r0, r4
 8002ba0:	f7fd ffc0 	bl	8000b24 <PE_Reset_ZI>
 8002ba4:	0020      	movs	r0, r4
 8002ba6:	f7fd fff3 	bl	8000b90 <PE_Reset_Counter>
 8002baa:	6820      	ldr	r0, [r4, #0]
 8002bac:	7900      	ldrb	r0, [r0, #4]
 8002bae:	0783      	lsls	r3, r0, #30
 8002bb0:	0f9b      	lsrs	r3, r3, #30
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	2101      	movs	r1, #1
 8002bb6:	7c20      	ldrb	r0, [r4, #16]
 8002bb8:	f002 fd83 	bl	80056c2 <USBPD_PRL_SetHeader>
 8002bbc:	6860      	ldr	r0, [r4, #4]
 8002bbe:	6801      	ldr	r1, [r0, #0]
 8002bc0:	2208      	movs	r2, #8
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	6002      	str	r2, [r0, #0]
 8002bc6:	6860      	ldr	r0, [r4, #4]
 8002bc8:	6801      	ldr	r1, [r0, #0]
 8002bca:	2203      	movs	r2, #3
 8002bcc:	4391      	bics	r1, r2
 8002bce:	6822      	ldr	r2, [r4, #0]
 8002bd0:	7912      	ldrb	r2, [r2, #4]
 8002bd2:	0792      	lsls	r2, r2, #30
 8002bd4:	0f92      	lsrs	r2, r2, #30
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	6002      	str	r2, [r0, #0]
 8002bda:	2101      	movs	r1, #1
 8002bdc:	7c20      	ldrb	r0, [r4, #16]
 8002bde:	f002 fde1 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8002be2:	7c20      	ldrb	r0, [r4, #16]
 8002be4:	f003 f84a 	bl	8005c7c <USBPD_PRL_Reset>
 8002be8:	2002      	movs	r0, #2
 8002bea:	7460      	strb	r0, [r4, #17]
 8002bec:	7ca0      	ldrb	r0, [r4, #18]
 8002bee:	2802      	cmp	r0, #2
 8002bf0:	d00a      	beq.n	8002c08 <USBPD_PE_StateMachine_SRC+0x7c>
 8002bf2:	2002      	movs	r0, #2
 8002bf4:	74a0      	strb	r0, [r4, #18]
 8002bf6:	2000      	movs	r0, #0
 8002bf8:	9000      	str	r0, [sp, #0]
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	2202      	movs	r2, #2
 8002bfe:	7c21      	ldrb	r1, [r4, #16]
 8002c00:	2004      	movs	r0, #4
 8002c02:	4eca      	ldr	r6, [pc, #808]	; (8002f2c <__iar_annotation$$branch+0x6c>)
 8002c04:	6836      	ldr	r6, [r6, #0]
 8002c06:	47b0      	blx	r6
 8002c08:	6960      	ldr	r0, [r4, #20]
 8002c0a:	0341      	lsls	r1, r0, #13
 8002c0c:	0fc9      	lsrs	r1, r1, #31
 8002c0e:	d006      	beq.n	8002c1e <USBPD_PE_StateMachine_SRC+0x92>
 8002c10:	49c7      	ldr	r1, [pc, #796]	; (8002f30 <__iar_annotation$$branch+0x70>)
 8002c12:	4001      	ands	r1, r0
 8002c14:	6161      	str	r1, [r4, #20]
 8002c16:	2164      	movs	r1, #100	; 0x64
 8002c18:	7c20      	ldrb	r0, [r4, #16]
 8002c1a:	f7fd fc31 	bl	8000480 <USBPD_PE_Notification>
 8002c1e:	0020      	movs	r0, r4
 8002c20:	f7fd fe62 	bl	80008e8 <PE_Get_RxEvent>
 8002c24:	4669      	mov	r1, sp
 8002c26:	7308      	strb	r0, [r1, #12]
 8002c28:	4668      	mov	r0, sp
 8002c2a:	7b00      	ldrb	r0, [r0, #12]
 8002c2c:	2803      	cmp	r0, #3
 8002c2e:	d105      	bne.n	8002c3c <USBPD_PE_StateMachine_SRC+0xb0>
 8002c30:	2001      	movs	r0, #1
 8002c32:	b007      	add	sp, #28
 8002c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c36:	bf00      	nop
 8002c38:	200001e4 	.word	0x200001e4
 8002c3c:	4668      	mov	r0, sp
 8002c3e:	7345      	strb	r5, [r0, #13]
 8002c40:	6860      	ldr	r0, [r4, #4]
 8002c42:	6800      	ldr	r0, [r0, #0]
 8002c44:	04c1      	lsls	r1, r0, #19
 8002c46:	0fc9      	lsrs	r1, r1, #31
 8002c48:	d100      	bne.n	8002c4c <USBPD_PE_StateMachine_SRC+0xc0>
 8002c4a:	e13b      	b.n	8002ec4 <__iar_annotation$$branch+0x4>
 8002c4c:	6960      	ldr	r0, [r4, #20]
 8002c4e:	0381      	lsls	r1, r0, #14
 8002c50:	0fc9      	lsrs	r1, r1, #31
 8002c52:	d100      	bne.n	8002c56 <USBPD_PE_StateMachine_SRC+0xca>
 8002c54:	e144      	b.n	8002ee0 <__iar_annotation$$branch+0x20>
 8002c56:	4668      	mov	r0, sp
 8002c58:	7b40      	ldrb	r0, [r0, #13]
 8002c5a:	f002 fd9b 	bl	8005794 <USBPD_PRL_FastRoleSwapSignalling>
 8002c5e:	20a6      	movs	r0, #166	; 0xa6
 8002c60:	7460      	strb	r0, [r4, #17]
 8002c62:	2109      	movs	r1, #9
 8002c64:	7721      	strb	r1, [r4, #28]
 8002c66:	2100      	movs	r1, #0
 8002c68:	2232      	movs	r2, #50	; 0x32
 8002c6a:	54a1      	strb	r1, [r4, r2]
 8002c6c:	6961      	ldr	r1, [r4, #20]
 8002c6e:	4ab1      	ldr	r2, [pc, #708]	; (8002f34 <__iar_annotation$$branch+0x74>)
 8002c70:	400a      	ands	r2, r1
 8002c72:	6162      	str	r2, [r4, #20]
 8002c74:	49b0      	ldr	r1, [pc, #704]	; (8002f38 <__iar_annotation$$branch+0x78>)
 8002c76:	84e1      	strh	r1, [r4, #38]	; 0x26
 8002c78:	7ca1      	ldrb	r1, [r4, #18]
 8002c7a:	29a6      	cmp	r1, #166	; 0xa6
 8002c7c:	d000      	beq.n	8002c80 <USBPD_PE_StateMachine_SRC+0xf4>
 8002c7e:	e125      	b.n	8002ecc <__iar_annotation$$branch+0xc>
 8002c80:	2502      	movs	r5, #2
 8002c82:	4668      	mov	r0, sp
 8002c84:	7b00      	ldrb	r0, [r0, #12]
 8002c86:	2811      	cmp	r0, #17
 8002c88:	d11f      	bne.n	8002cca <USBPD_PE_StateMachine_SRC+0x13e>
 8002c8a:	6860      	ldr	r0, [r4, #4]
 8002c8c:	6800      	ldr	r0, [r0, #0]
 8002c8e:	0701      	lsls	r1, r0, #28
 8002c90:	0fc9      	lsrs	r1, r1, #31
 8002c92:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8002c94:	0680      	lsls	r0, r0, #26
 8002c96:	0fc2      	lsrs	r2, r0, #31
 8002c98:	4291      	cmp	r1, r2
 8002c9a:	d116      	bne.n	8002cca <USBPD_PE_StateMachine_SRC+0x13e>
 8002c9c:	2014      	movs	r0, #20
 8002c9e:	4669      	mov	r1, sp
 8002ca0:	7308      	strb	r0, [r1, #12]
 8002ca2:	0020      	movs	r0, r4
 8002ca4:	f7fd fe57 	bl	8000956 <PE_Clear_RxEvent>
 8002ca8:	2092      	movs	r0, #146	; 0x92
 8002caa:	7460      	strb	r0, [r4, #17]
 8002cac:	7ca0      	ldrb	r0, [r4, #18]
 8002cae:	2892      	cmp	r0, #146	; 0x92
 8002cb0:	d100      	bne.n	8002cb4 <USBPD_PE_StateMachine_SRC+0x128>
 8002cb2:	e155      	b.n	8002f60 <__iar_annotation$$branch+0xa0>
 8002cb4:	2092      	movs	r0, #146	; 0x92
 8002cb6:	74a0      	strb	r0, [r4, #18]
 8002cb8:	2000      	movs	r0, #0
 8002cba:	9000      	str	r0, [sp, #0]
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	2292      	movs	r2, #146	; 0x92
 8002cc0:	7c21      	ldrb	r1, [r4, #16]
 8002cc2:	2004      	movs	r0, #4
 8002cc4:	4e99      	ldr	r6, [pc, #612]	; (8002f2c <__iar_annotation$$branch+0x6c>)
 8002cc6:	6836      	ldr	r6, [r6, #0]
 8002cc8:	47b0      	blx	r6
 8002cca:	7c60      	ldrb	r0, [r4, #17]
 8002ccc:	499b      	ldr	r1, [pc, #620]	; (8002f3c <__iar_annotation$$branch+0x7c>)
 8002cce:	1866      	adds	r6, r4, r1
 8002cd0:	4f9b      	ldr	r7, [pc, #620]	; (8002f40 <__iar_annotation$$branch+0x80>)
 8002cd2:	499c      	ldr	r1, [pc, #624]	; (8002f44 <__iar_annotation$$branch+0x84>)
 8002cd4:	0002      	movs	r2, r0
 8002cd6:	d100      	bne.n	8002cda <USBPD_PE_StateMachine_SRC+0x14e>
 8002cd8:	e136      	b.n	8002f48 <__iar_annotation$$branch+0x88>
 8002cda:	1e42      	subs	r2, r0, #1
 8002cdc:	d067      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002cde:	1e52      	subs	r2, r2, #1
 8002ce0:	d100      	bne.n	8002ce4 <USBPD_PE_StateMachine_SRC+0x158>
 8002ce2:	e149      	b.n	8002f78 <__iar_annotation$$branch+0xb8>
 8002ce4:	1e52      	subs	r2, r2, #1
 8002ce6:	2a01      	cmp	r2, #1
 8002ce8:	d801      	bhi.n	8002cee <__iar_annotation$$branch+0x4>

08002cea <__iar_annotation$$branch>:
 8002cea:	f000 fd90 	bl	800380e <__iar_annotation$$branch+0x94e>
 8002cee:	1e92      	subs	r2, r2, #2
 8002cf0:	d100      	bne.n	8002cf4 <__iar_annotation$$branch+0xa>
 8002cf2:	e189      	b.n	8003008 <__iar_annotation$$branch+0x148>
 8002cf4:	1e52      	subs	r2, r2, #1
 8002cf6:	d100      	bne.n	8002cfa <__iar_annotation$$branch+0x10>
 8002cf8:	e18b      	b.n	8003012 <__iar_annotation$$branch+0x152>
 8002cfa:	1e52      	subs	r2, r2, #1
 8002cfc:	d100      	bne.n	8002d00 <__iar_annotation$$branch+0x16>
 8002cfe:	e190      	b.n	8003022 <__iar_annotation$$branch+0x162>
 8002d00:	1e52      	subs	r2, r2, #1
 8002d02:	d100      	bne.n	8002d06 <__iar_annotation$$branch+0x1c>
 8002d04:	e1e1      	b.n	80030ca <__iar_annotation$$branch+0x20a>
 8002d06:	1e52      	subs	r2, r2, #1
 8002d08:	d100      	bne.n	8002d0c <__iar_annotation$$branch+0x22>
 8002d0a:	e223      	b.n	8003154 <__iar_annotation$$branch+0x294>
 8002d0c:	1ed2      	subs	r2, r2, #3
 8002d0e:	d100      	bne.n	8002d12 <__iar_annotation$$branch+0x28>
 8002d10:	e276      	b.n	8003200 <__iar_annotation$$branch+0x340>
 8002d12:	1e52      	subs	r2, r2, #1
 8002d14:	d100      	bne.n	8002d18 <__iar_annotation$$branch+0x2e>
 8002d16:	e286      	b.n	8003226 <__iar_annotation$$branch+0x366>
 8002d18:	1e52      	subs	r2, r2, #1
 8002d1a:	d100      	bne.n	8002d1e <__iar_annotation$$branch+0x34>
 8002d1c:	e11d      	b.n	8002f5a <__iar_annotation$$branch+0x9a>
 8002d1e:	1e52      	subs	r2, r2, #1
 8002d20:	d100      	bne.n	8002d24 <__iar_annotation$$branch+0x3a>
 8002d22:	e30d      	b.n	8003340 <__iar_annotation$$branch+0x480>
 8002d24:	1e52      	subs	r2, r2, #1
 8002d26:	d100      	bne.n	8002d2a <__iar_annotation$$branch+0x40>
 8002d28:	e2c6      	b.n	80032b8 <__iar_annotation$$branch+0x3f8>
 8002d2a:	1e52      	subs	r2, r2, #1
 8002d2c:	d100      	bne.n	8002d30 <__iar_annotation$$branch+0x46>
 8002d2e:	e2cc      	b.n	80032ca <__iar_annotation$$branch+0x40a>
 8002d30:	1e52      	subs	r2, r2, #1
 8002d32:	d100      	bne.n	8002d36 <__iar_annotation$$branch+0x4c>
 8002d34:	e2d8      	b.n	80032e8 <__iar_annotation$$branch+0x428>
 8002d36:	1e52      	subs	r2, r2, #1
 8002d38:	d100      	bne.n	8002d3c <__iar_annotation$$branch+0x52>
 8002d3a:	e389      	b.n	8003450 <__iar_annotation$$branch+0x590>
 8002d3c:	1e52      	subs	r2, r2, #1
 8002d3e:	d100      	bne.n	8002d42 <__iar_annotation$$branch+0x58>
 8002d40:	e32b      	b.n	800339a <__iar_annotation$$branch+0x4da>
 8002d42:	1e52      	subs	r2, r2, #1
 8002d44:	d100      	bne.n	8002d48 <__iar_annotation$$branch+0x5e>
 8002d46:	e332      	b.n	80033ae <__iar_annotation$$branch+0x4ee>
 8002d48:	1e52      	subs	r2, r2, #1
 8002d4a:	d100      	bne.n	8002d4e <__iar_annotation$$branch+0x64>
 8002d4c:	e1d5      	b.n	80030fa <__iar_annotation$$branch+0x23a>
 8002d4e:	1e52      	subs	r2, r2, #1
 8002d50:	d100      	bne.n	8002d54 <__iar_annotation$$branch+0x6a>
 8002d52:	e34c      	b.n	80033ee <__iar_annotation$$branch+0x52e>
 8002d54:	1e52      	subs	r2, r2, #1
 8002d56:	2a01      	cmp	r2, #1
 8002d58:	d929      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002d5a:	1e92      	subs	r2, r2, #2
 8002d5c:	d100      	bne.n	8002d60 <__iar_annotation$$branch+0x76>
 8002d5e:	e3a3      	b.n	80034a8 <__iar_annotation$$branch+0x5e8>
 8002d60:	1e52      	subs	r2, r2, #1
 8002d62:	d100      	bne.n	8002d66 <__iar_annotation$$branch+0x7c>
 8002d64:	e3b0      	b.n	80034c8 <__iar_annotation$$branch+0x608>
 8002d66:	1e92      	subs	r2, r2, #2
 8002d68:	d021      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002d6a:	1e52      	subs	r2, r2, #1
 8002d6c:	d101      	bne.n	8002d72 <__iar_annotation$$branch+0x4>

08002d6e <__iar_annotation$$branch>:
 8002d6e:	f000 fc88 	bl	8003682 <__iar_annotation$$branch+0x7c2>
 8002d72:	1e52      	subs	r2, r2, #1
 8002d74:	d101      	bne.n	8002d7a <__iar_annotation$$branch+0x4>

08002d76 <__iar_annotation$$branch>:
 8002d76:	f000 fc9a 	bl	80036ae <__iar_annotation$$branch+0x7ee>
 8002d7a:	1e52      	subs	r2, r2, #1
 8002d7c:	d101      	bne.n	8002d82 <__iar_annotation$$branch+0x4>

08002d7e <__iar_annotation$$branch>:
 8002d7e:	f000 fce6 	bl	800374e <__iar_annotation$$branch+0x88e>
 8002d82:	1e52      	subs	r2, r2, #1
 8002d84:	d101      	bne.n	8002d8a <__iar_annotation$$branch+0x4>

08002d86 <__iar_annotation$$branch>:
 8002d86:	f000 fd0f 	bl	80037a8 <__iar_annotation$$branch+0x8e8>
 8002d8a:	1e52      	subs	r2, r2, #1
 8002d8c:	d101      	bne.n	8002d92 <__iar_annotation$$branch+0x4>

08002d8e <__iar_annotation$$branch>:
 8002d8e:	f000 fbe5 	bl	800355c <__iar_annotation$$branch+0x69c>
 8002d92:	1e92      	subs	r2, r2, #2
 8002d94:	d101      	bne.n	8002d9a <__iar_annotation$$branch+0x4>

08002d96 <__iar_annotation$$branch>:
 8002d96:	f000 fc0a 	bl	80035ae <__iar_annotation$$branch+0x6ee>
 8002d9a:	1e52      	subs	r2, r2, #1
 8002d9c:	d101      	bne.n	8002da2 <__iar_annotation$$branch+0x4>

08002d9e <__iar_annotation$$branch>:
 8002d9e:	f000 fc2e 	bl	80035fe <__iar_annotation$$branch+0x73e>
 8002da2:	1e52      	subs	r2, r2, #1
 8002da4:	d101      	bne.n	8002daa <__iar_annotation$$branch+0x4>

08002da6 <__iar_annotation$$branch>:
 8002da6:	f000 fc49 	bl	800363c <__iar_annotation$$branch+0x77c>
 8002daa:	1e52      	subs	r2, r2, #1
 8002dac:	2a02      	cmp	r2, #2
 8002dae:	d801      	bhi.n	8002db4 <__iar_annotation$$branch+0x4>

08002db0 <__iar_annotation$$branch>:
 8002db0:	f000 fe1b 	bl	80039ea <__iar_annotation$$branch+0x106>
 8002db4:	1ed2      	subs	r2, r2, #3
 8002db6:	d101      	bne.n	8002dbc <__iar_annotation$$branch+0x4>

08002db8 <__iar_annotation$$branch>:
 8002db8:	f000 fbf4 	bl	80035a4 <__iar_annotation$$branch+0x6e4>
 8002dbc:	1e52      	subs	r2, r2, #1
 8002dbe:	d101      	bne.n	8002dc4 <__iar_annotation$$branch+0x4>

08002dc0 <__iar_annotation$$branch>:
 8002dc0:	f000 fd96 	bl	80038f0 <__iar_annotation$$branch+0xc>
 8002dc4:	1e52      	subs	r2, r2, #1
 8002dc6:	d0f2      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002dc8:	1e52      	subs	r2, r2, #1
 8002dca:	d101      	bne.n	8002dd0 <__iar_annotation$$branch+0x4>

08002dcc <__iar_annotation$$branch>:
 8002dcc:	f000 fda1 	bl	8003912 <__iar_annotation$$branch+0x2e>
 8002dd0:	1e52      	subs	r2, r2, #1
 8002dd2:	d101      	bne.n	8002dd8 <__iar_annotation$$branch+0x4>

08002dd4 <__iar_annotation$$branch>:
 8002dd4:	f000 fdcf 	bl	8003976 <__iar_annotation$$branch+0x92>
 8002dd8:	1e52      	subs	r2, r2, #1
 8002dda:	2a01      	cmp	r2, #1
 8002ddc:	d9e7      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002dde:	1e92      	subs	r2, r2, #2
 8002de0:	d001      	beq.n	8002de6 <__iar_annotation$$branch+0x12>
 8002de2:	1e92      	subs	r2, r2, #2
 8002de4:	2a05      	cmp	r2, #5
 8002de6:	d801      	bhi.n	8002dec <__iar_annotation$$branch+0x4>

08002de8 <__iar_annotation$$branch>:
 8002de8:	f000 fdfb 	bl	80039e2 <__iar_annotation$$branch+0xfe>
 8002dec:	1f92      	subs	r2, r2, #6
 8002dee:	d101      	bne.n	8002df4 <__iar_annotation$$branch+0x4>

08002df0 <__iar_annotation$$branch>:
 8002df0:	f000 fdd2 	bl	8003998 <__iar_annotation$$branch+0xb4>
 8002df4:	1e52      	subs	r2, r2, #1
 8002df6:	2a03      	cmp	r2, #3
 8002df8:	d9d9      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002dfa:	3a11      	subs	r2, #17
 8002dfc:	d0d7      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002dfe:	1e52      	subs	r2, r2, #1
 8002e00:	d100      	bne.n	8002e04 <__iar_annotation$$branch+0x14>
 8002e02:	e150      	b.n	80030a6 <__iar_annotation$$branch+0x1e6>
 8002e04:	3a0f      	subs	r2, #15
 8002e06:	d101      	bne.n	8002e0c <__iar_annotation$$branch+0x4>

08002e08 <__iar_annotation$$branch>:
 8002e08:	f000 fce9 	bl	80037de <__iar_annotation$$branch+0x91e>
 8002e0c:	1fd2      	subs	r2, r2, #7
 8002e0e:	2a01      	cmp	r2, #1
 8002e10:	d9cd      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002e12:	1f52      	subs	r2, r2, #5
 8002e14:	2a01      	cmp	r2, #1
 8002e16:	d9ca      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002e18:	3a0d      	subs	r2, #13
 8002e1a:	d0c8      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002e1c:	3a12      	subs	r2, #18
 8002e1e:	d101      	bne.n	8002e24 <__iar_annotation$$branch+0x4>

08002e20 <__iar_annotation$$branch>:
 8002e20:	f000 fe18 	bl	8003a54 <__iar_annotation$$branch+0x62>
 8002e24:	3a0c      	subs	r2, #12
 8002e26:	d100      	bne.n	8002e2a <__iar_annotation$$branch+0xa>
 8002e28:	e09a      	b.n	8002f60 <__iar_annotation$$branch+0xa0>
 8002e2a:	1e52      	subs	r2, r2, #1
 8002e2c:	2a02      	cmp	r2, #2
 8002e2e:	d9be      	bls.n	8002dae <__iar_annotation$$branch+0x8>
 8002e30:	1ed2      	subs	r2, r2, #3
 8002e32:	d100      	bne.n	8002e36 <__iar_annotation$$branch+0x16>
 8002e34:	e213      	b.n	800325e <__iar_annotation$$branch+0x39e>
 8002e36:	1e52      	subs	r2, r2, #1
 8002e38:	d100      	bne.n	8002e3c <__iar_annotation$$branch+0x1c>
 8002e3a:	e229      	b.n	8003290 <__iar_annotation$$branch+0x3d0>
 8002e3c:	1e92      	subs	r2, r2, #2
 8002e3e:	d0b6      	beq.n	8002dae <__iar_annotation$$branch+0x8>
 8002e40:	1e52      	subs	r2, r2, #1
 8002e42:	d100      	bne.n	8002e46 <__iar_annotation$$branch+0x26>
 8002e44:	e0e0      	b.n	8003008 <__iar_annotation$$branch+0x148>
 8002e46:	1e92      	subs	r2, r2, #2
 8002e48:	2a08      	cmp	r2, #8
 8002e4a:	d801      	bhi.n	8002e50 <__iar_annotation$$branch+0x4>

08002e4c <__iar_annotation$$branch>:
 8002e4c:	f000 fdd3 	bl	80039f6 <__iar_annotation$$branch+0x4>
 8002e50:	3a0a      	subs	r2, #10
 8002e52:	d101      	bne.n	8002e58 <__iar_annotation$$branch+0x4>

08002e54 <__iar_annotation$$branch>:
 8002e54:	f000 fde2 	bl	8003a1c <__iar_annotation$$branch+0x2a>
 8002e58:	a903      	add	r1, sp, #12
 8002e5a:	0020      	movs	r0, r4
 8002e5c:	f001 fb32 	bl	80044c4 <PE_StateMachine_VDM>
 8002e60:	0005      	movs	r5, r0
 8002e62:	7c62      	ldrb	r2, [r4, #17]
 8002e64:	4e31      	ldr	r6, [pc, #196]	; (8002f2c <__iar_annotation$$branch+0x6c>)
 8002e66:	7ca0      	ldrb	r0, [r4, #18]
 8002e68:	4290      	cmp	r0, r2
 8002e6a:	d007      	beq.n	8002e7c <__iar_annotation$$branch+0x28>
 8002e6c:	74a2      	strb	r2, [r4, #18]
 8002e6e:	2000      	movs	r0, #0
 8002e70:	9000      	str	r0, [sp, #0]
 8002e72:	2300      	movs	r3, #0
 8002e74:	7c21      	ldrb	r1, [r4, #16]
 8002e76:	2004      	movs	r0, #4
 8002e78:	6837      	ldr	r7, [r6, #0]
 8002e7a:	47b8      	blx	r7
 8002e7c:	4668      	mov	r0, sp
 8002e7e:	7b00      	ldrb	r0, [r0, #12]
 8002e80:	2814      	cmp	r0, #20
 8002e82:	d101      	bne.n	8002e88 <__iar_annotation$$branch+0x4>

08002e84 <__iar_annotation$$branch>:
 8002e84:	f000 fdec 	bl	8003a60 <__iar_annotation$$branch+0x6e>
 8002e88:	0020      	movs	r0, r4
 8002e8a:	f7fd fdab 	bl	80009e4 <PE_Check_AMSConflict>
 8002e8e:	2815      	cmp	r0, #21
 8002e90:	d109      	bne.n	8002ea6 <__iar_annotation$$branch+0x22>
 8002e92:	4668      	mov	r0, sp
 8002e94:	7b00      	ldrb	r0, [r0, #12]
 8002e96:	2814      	cmp	r0, #20
 8002e98:	d005      	beq.n	8002ea6 <__iar_annotation$$branch+0x22>
 8002e9a:	2014      	movs	r0, #20
 8002e9c:	4669      	mov	r1, sp
 8002e9e:	7308      	strb	r0, [r1, #12]
 8002ea0:	0020      	movs	r0, r4
 8002ea2:	f7fd fd58 	bl	8000956 <PE_Clear_RxEvent>
 8002ea6:	7c62      	ldrb	r2, [r4, #17]
 8002ea8:	7ca0      	ldrb	r0, [r4, #18]
 8002eaa:	4290      	cmp	r0, r2
 8002eac:	d007      	beq.n	8002ebe <__iar_annotation$$branch+0x3a>
 8002eae:	74a2      	strb	r2, [r4, #18]
 8002eb0:	2000      	movs	r0, #0
 8002eb2:	9000      	str	r0, [sp, #0]
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	7c21      	ldrb	r1, [r4, #16]
 8002eb8:	2004      	movs	r0, #4
 8002eba:	6835      	ldr	r5, [r6, #0]
 8002ebc:	47a8      	blx	r5
 8002ebe:	2500      	movs	r5, #0

08002ec0 <__iar_annotation$$branch>:
 8002ec0:	f000 fded 	bl	8003a9e <__iar_annotation$$branch+0xac>
 8002ec4:	2500      	movs	r5, #0
 8002ec6:	43ed      	mvns	r5, r5
 8002ec8:	0028      	movs	r0, r5
 8002eca:	e6b2      	b.n	8002c32 <USBPD_PE_StateMachine_SRC+0xa6>
 8002ecc:	74a0      	strb	r0, [r4, #18]
 8002ece:	2000      	movs	r0, #0
 8002ed0:	9000      	str	r0, [sp, #0]
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	22a6      	movs	r2, #166	; 0xa6
 8002ed6:	7c21      	ldrb	r1, [r4, #16]
 8002ed8:	2004      	movs	r0, #4
 8002eda:	4d14      	ldr	r5, [pc, #80]	; (8002f2c <__iar_annotation$$branch+0x6c>)
 8002edc:	682d      	ldr	r5, [r5, #0]
 8002ede:	47a8      	blx	r5
 8002ee0:	2502      	movs	r5, #2
 8002ee2:	2032      	movs	r0, #50	; 0x32
 8002ee4:	5c20      	ldrb	r0, [r4, r0]
 8002ee6:	280f      	cmp	r0, #15
 8002ee8:	d001      	beq.n	8002eee <__iar_annotation$$branch+0x2e>
 8002eea:	2814      	cmp	r0, #20
 8002eec:	d11c      	bne.n	8002f28 <__iar_annotation$$branch+0x68>
 8002eee:	4668      	mov	r0, sp
 8002ef0:	7b00      	ldrb	r0, [r0, #12]
 8002ef2:	2814      	cmp	r0, #20
 8002ef4:	d005      	beq.n	8002f02 <__iar_annotation$$branch+0x42>
 8002ef6:	2014      	movs	r0, #20
 8002ef8:	4669      	mov	r1, sp
 8002efa:	7308      	strb	r0, [r1, #12]
 8002efc:	0020      	movs	r0, r4
 8002efe:	f7fd fd2a 	bl	8000956 <PE_Clear_RxEvent>
 8002f02:	2032      	movs	r0, #50	; 0x32
 8002f04:	5c22      	ldrb	r2, [r4, r0]
 8002f06:	7462      	strb	r2, [r4, #17]
 8002f08:	2000      	movs	r0, #0
 8002f0a:	2332      	movs	r3, #50	; 0x32
 8002f0c:	54e0      	strb	r0, [r4, r3]
 8002f0e:	62e0      	str	r0, [r4, #44]	; 0x2c
 8002f10:	7ca0      	ldrb	r0, [r4, #18]
 8002f12:	4290      	cmp	r0, r2
 8002f14:	d008      	beq.n	8002f28 <__iar_annotation$$branch+0x68>
 8002f16:	74a2      	strb	r2, [r4, #18]
 8002f18:	2000      	movs	r0, #0
 8002f1a:	9000      	str	r0, [sp, #0]
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	7c21      	ldrb	r1, [r4, #16]
 8002f20:	2004      	movs	r0, #4
 8002f22:	4e02      	ldr	r6, [pc, #8]	; (8002f2c <__iar_annotation$$branch+0x6c>)
 8002f24:	6836      	ldr	r6, [r6, #0]
 8002f26:	47b0      	blx	r6
 8002f28:	e6ab      	b.n	8002c82 <USBPD_PE_StateMachine_SRC+0xf6>
 8002f2a:	bf00      	nop
 8002f2c:	20000000 	.word	0x20000000
 8002f30:	fffbffff 	.word	0xfffbffff
 8002f34:	fffdffff 	.word	0xfffdffff
 8002f38:	00008011 	.word	0x00008011
 8002f3c:	0000025e 	.word	0x0000025e
 8002f40:	0000801b 	.word	0x0000801b
 8002f44:	0000f01f 	.word	0x0000f01f
 8002f48:	6860      	ldr	r0, [r4, #4]
 8002f4a:	6801      	ldr	r1, [r0, #0]
 8002f4c:	2210      	movs	r2, #16
 8002f4e:	4391      	bics	r1, r2
 8002f50:	6001      	str	r1, [r0, #0]
 8002f52:	215f      	movs	r1, #95	; 0x5f
 8002f54:	7c20      	ldrb	r0, [r4, #16]
 8002f56:	f7fd fa93 	bl	8000480 <USBPD_PE_Notification>
 8002f5a:	2500      	movs	r5, #0
 8002f5c:	43ed      	mvns	r5, r5
 8002f5e:	e780      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8002f60:	6860      	ldr	r0, [r4, #4]
 8002f62:	6801      	ldr	r1, [r0, #0]
 8002f64:	2210      	movs	r2, #16
 8002f66:	4391      	bics	r1, r2
 8002f68:	6001      	str	r1, [r0, #0]
 8002f6a:	68a0      	ldr	r0, [r4, #8]
 8002f6c:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8002f6e:	2900      	cmp	r1, #0
 8002f70:	d0f3      	beq.n	8002f5a <__iar_annotation$$branch+0x9a>
 8002f72:	7c20      	ldrb	r0, [r4, #16]
 8002f74:	4788      	blx	r1
 8002f76:	e7f0      	b.n	8002f5a <__iar_annotation$$branch+0x9a>
 8002f78:	2701      	movs	r7, #1
 8002f7a:	6860      	ldr	r0, [r4, #4]
 8002f7c:	6800      	ldr	r0, [r0, #0]
 8002f7e:	0bc0      	lsrs	r0, r0, #15
 8002f80:	4038      	ands	r0, r7
 8002f82:	d002      	beq.n	8002f8a <__iar_annotation$$branch+0xca>
 8002f84:	6820      	ldr	r0, [r4, #0]
 8002f86:	6801      	ldr	r1, [r0, #0]
 8002f88:	e000      	b.n	8002f8c <__iar_annotation$$branch+0xcc>
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	4668      	mov	r0, sp
 8002f8e:	7b40      	ldrb	r0, [r0, #13]
 8002f90:	f002 fc08 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8002f94:	6860      	ldr	r0, [r4, #4]
 8002f96:	6801      	ldr	r1, [r0, #0]
 8002f98:	0b0a      	lsrs	r2, r1, #12
 8002f9a:	403a      	ands	r2, r7
 8002f9c:	d02f      	beq.n	8002ffe <__iar_annotation$$branch+0x13e>
 8002f9e:	078a      	lsls	r2, r1, #30
 8002fa0:	0f92      	lsrs	r2, r2, #30
 8002fa2:	2a01      	cmp	r2, #1
 8002fa4:	d101      	bne.n	8002faa <__iar_annotation$$branch+0xea>
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	e000      	b.n	8002fac <__iar_annotation$$branch+0xec>
 8002faa:	2220      	movs	r2, #32
 8002fac:	2320      	movs	r3, #32
 8002fae:	4399      	bics	r1, r3
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	6002      	str	r2, [r0, #0]
 8002fb4:	2000      	movs	r0, #0
 8002fb6:	70f0      	strb	r0, [r6, #3]
 8002fb8:	2101      	movs	r1, #1
 8002fba:	0020      	movs	r0, r4
 8002fbc:	f7fe f9f3 	bl	80013a6 <PE_SetPowerNegotiation>
 8002fc0:	6860      	ldr	r0, [r4, #4]
 8002fc2:	6800      	ldr	r0, [r0, #0]
 8002fc4:	0901      	lsrs	r1, r0, #4
 8002fc6:	4039      	ands	r1, r7
 8002fc8:	d005      	beq.n	8002fd6 <__iar_annotation$$branch+0x116>
 8002fca:	48ae      	ldr	r0, [pc, #696]	; (8003284 <__iar_annotation$$branch+0x3c4>)
 8002fcc:	83e0      	strh	r0, [r4, #30]
 8002fce:	2514      	movs	r5, #20
 8002fd0:	2006      	movs	r0, #6
 8002fd2:	7460      	strb	r0, [r4, #17]
 8002fd4:	e745      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8002fd6:	0bc0      	lsrs	r0, r0, #15
 8002fd8:	4007      	ands	r7, r0
 8002fda:	d00a      	beq.n	8002ff2 <__iar_annotation$$branch+0x132>
 8002fdc:	6820      	ldr	r0, [r4, #0]
 8002fde:	7800      	ldrb	r0, [r0, #0]
 8002fe0:	0780      	lsls	r0, r0, #30
 8002fe2:	d400      	bmi.n	8002fe6 <__iar_annotation$$branch+0x126>
 8002fe4:	e087      	b.n	80030f6 <__iar_annotation$$branch+0x236>
 8002fe6:	7930      	ldrb	r0, [r6, #4]
 8002fe8:	2814      	cmp	r0, #20
 8002fea:	d300      	bcc.n	8002fee <__iar_annotation$$branch+0x12e>
 8002fec:	e083      	b.n	80030f6 <__iar_annotation$$branch+0x236>
 8002fee:	68e1      	ldr	r1, [r4, #12]
 8002ff0:	2900      	cmp	r1, #0
 8002ff2:	d100      	bne.n	8002ff6 <__iar_annotation$$branch+0x136>
 8002ff4:	e07f      	b.n	80030f6 <__iar_annotation$$branch+0x236>
 8002ff6:	1c40      	adds	r0, r0, #1
 8002ff8:	7130      	strb	r0, [r6, #4]
 8002ffa:	2005      	movs	r0, #5
 8002ffc:	e7e9      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 8002ffe:	2121      	movs	r1, #33	; 0x21
 8003000:	7c20      	ldrb	r0, [r4, #16]
 8003002:	f7fd fa3d 	bl	8000480 <USBPD_PE_Notification>
 8003006:	e04c      	b.n	80030a2 <__iar_annotation$$branch+0x1e2>
 8003008:	a903      	add	r1, sp, #12
 800300a:	0020      	movs	r0, r4
 800300c:	f000 fd8c 	bl	8003b28 <PE_StateMachine_VDMCable>
 8003010:	e726      	b.n	8002e60 <__iar_annotation$$branch+0xc>
 8003012:	8be0      	ldrh	r0, [r4, #30]
 8003014:	03a9      	lsls	r1, r5, #14
 8003016:	4288      	cmp	r0, r1
 8003018:	d102      	bne.n	8003020 <__iar_annotation$$branch+0x160>
 800301a:	2007      	movs	r0, #7
 800301c:	7460      	strb	r0, [r4, #17]
 800301e:	2500      	movs	r5, #0
 8003020:	e71f      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8003022:	6960      	ldr	r0, [r4, #20]
 8003024:	0740      	lsls	r0, r0, #29
 8003026:	0fc1      	lsrs	r1, r0, #31
 8003028:	0020      	movs	r0, r4
 800302a:	f000 fd45 	bl	8003ab8 <PE_Send_SRCCapabilities>
 800302e:	2805      	cmp	r0, #5
 8003030:	d002      	beq.n	8003038 <__iar_annotation$$branch+0x178>
 8003032:	2809      	cmp	r0, #9
 8003034:	d0f4      	beq.n	8003020 <__iar_annotation$$branch+0x160>
 8003036:	e011      	b.n	800305c <__iar_annotation$$branch+0x19c>
 8003038:	2001      	movs	r0, #1
 800303a:	7720      	strb	r0, [r4, #28]
 800303c:	6960      	ldr	r0, [r4, #20]
 800303e:	2104      	movs	r1, #4
 8003040:	4301      	orrs	r1, r0
 8003042:	6161      	str	r1, [r4, #20]
 8003044:	2000      	movs	r0, #0
 8003046:	70f0      	strb	r0, [r6, #3]
 8003048:	70b0      	strb	r0, [r6, #2]
 800304a:	83e7      	strh	r7, [r4, #30]
 800304c:	251b      	movs	r5, #27
 800304e:	2016      	movs	r0, #22
 8003050:	7460      	strb	r0, [r4, #17]
 8003052:	210f      	movs	r1, #15
 8003054:	7c20      	ldrb	r0, [r4, #16]
 8003056:	f7fd fa13 	bl	8000480 <USBPD_PE_Notification>
 800305a:	e702      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 800305c:	6960      	ldr	r0, [r4, #20]
 800305e:	0741      	lsls	r1, r0, #29
 8003060:	0fc9      	lsrs	r1, r1, #31
 8003062:	d10f      	bne.n	8003084 <__iar_annotation$$branch+0x1c4>
 8003064:	78f0      	ldrb	r0, [r6, #3]
 8003066:	2833      	cmp	r0, #51	; 0x33
 8003068:	d217      	bcs.n	800309a <__iar_annotation$$branch+0x1da>
 800306a:	4887      	ldr	r0, [pc, #540]	; (8003288 <__iar_annotation$$branch+0x3c8>)
 800306c:	83e0      	strh	r0, [r4, #30]
 800306e:	2596      	movs	r5, #150	; 0x96
 8003070:	2008      	movs	r0, #8
 8003072:	7460      	strb	r0, [r4, #17]
 8003074:	4885      	ldr	r0, [pc, #532]	; (800328c <__iar_annotation$$branch+0x3cc>)
 8003076:	8c61      	ldrh	r1, [r4, #34]	; 0x22
 8003078:	4201      	tst	r1, r0
 800307a:	d002      	beq.n	8003082 <__iar_annotation$$branch+0x1c2>
 800307c:	8c61      	ldrh	r1, [r4, #34]	; 0x22
 800307e:	0005      	movs	r5, r0
 8003080:	400d      	ands	r5, r1
 8003082:	e6ee      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8003084:	6860      	ldr	r0, [r4, #4]
 8003086:	7800      	ldrb	r0, [r0, #0]
 8003088:	0780      	lsls	r0, r0, #30
 800308a:	0f80      	lsrs	r0, r0, #30
 800308c:	2802      	cmp	r0, #2
 800308e:	d102      	bne.n	8003096 <__iar_annotation$$branch+0x1d6>
 8003090:	7c20      	ldrb	r0, [r4, #16]
 8003092:	f002 fb68 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 8003096:	2011      	movs	r0, #17
 8003098:	e7c0      	b.n	800301c <__iar_annotation$$branch+0x15c>
 800309a:	2121      	movs	r1, #33	; 0x21
 800309c:	7c20      	ldrb	r0, [r4, #16]
 800309e:	f7fd f9ef 	bl	8000480 <USBPD_PE_Notification>
 80030a2:	2000      	movs	r0, #0
 80030a4:	e795      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 80030a6:	2100      	movs	r1, #0
 80030a8:	0020      	movs	r0, r4
 80030aa:	f000 fd05 	bl	8003ab8 <PE_Send_SRCCapabilities>
 80030ae:	2805      	cmp	r0, #5
 80030b0:	d107      	bne.n	80030c2 <__iar_annotation$$branch+0x202>
 80030b2:	2104      	movs	r1, #4
 80030b4:	0020      	movs	r0, r4
 80030b6:	f7fe f976 	bl	80013a6 <PE_SetPowerNegotiation>
 80030ba:	2001      	movs	r0, #1
 80030bc:	7720      	strb	r0, [r4, #28]
 80030be:	83e7      	strh	r7, [r4, #30]
 80030c0:	e7c5      	b.n	800304e <__iar_annotation$$branch+0x18e>
 80030c2:	2000      	movs	r0, #0
 80030c4:	7720      	strb	r0, [r4, #28]
 80030c6:	2011      	movs	r0, #17
 80030c8:	e783      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 80030ca:	03a8      	lsls	r0, r5, #14
 80030cc:	8c61      	ldrh	r1, [r4, #34]	; 0x22
 80030ce:	4281      	cmp	r1, r0
 80030d0:	d106      	bne.n	80030e0 <__iar_annotation$$branch+0x220>
 80030d2:	2100      	movs	r1, #0
 80030d4:	8461      	strh	r1, [r4, #34]	; 0x22
 80030d6:	7931      	ldrb	r1, [r6, #4]
 80030d8:	1c49      	adds	r1, r1, #1
 80030da:	7131      	strb	r1, [r6, #4]
 80030dc:	2105      	movs	r1, #5
 80030de:	7461      	strb	r1, [r4, #17]
 80030e0:	8be1      	ldrh	r1, [r4, #30]
 80030e2:	4281      	cmp	r1, r0
 80030e4:	d1cd      	bne.n	8003082 <__iar_annotation$$branch+0x1c2>
 80030e6:	6820      	ldr	r0, [r4, #0]
 80030e8:	6840      	ldr	r0, [r0, #4]
 80030ea:	0601      	lsls	r1, r0, #24
 80030ec:	0fc9      	lsrs	r1, r1, #31
 80030ee:	d002      	beq.n	80030f6 <__iar_annotation$$branch+0x236>
 80030f0:	78f0      	ldrb	r0, [r6, #3]
 80030f2:	1c40      	adds	r0, r0, #1
 80030f4:	70f0      	strb	r0, [r6, #3]
 80030f6:	2007      	movs	r0, #7
 80030f8:	e76b      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 80030fa:	4668      	mov	r0, sp
 80030fc:	7b00      	ldrb	r0, [r0, #12]
 80030fe:	2811      	cmp	r0, #17
 8003100:	d109      	bne.n	8003116 <__iar_annotation$$branch+0x256>
 8003102:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8003104:	0bc1      	lsrs	r1, r0, #15
 8003106:	d106      	bne.n	8003116 <__iar_annotation$$branch+0x256>
 8003108:	0b01      	lsrs	r1, r0, #12
 800310a:	0749      	lsls	r1, r1, #29
 800310c:	d100      	bne.n	8003110 <__iar_annotation$$branch+0x250>
 800310e:	e111      	b.n	8003334 <__iar_annotation$$branch+0x474>
 8003110:	06c0      	lsls	r0, r0, #27
 8003112:	0ec0      	lsrs	r0, r0, #27
 8003114:	2802      	cmp	r0, #2
 8003116:	d000      	beq.n	800311a <__iar_annotation$$branch+0x25a>
 8003118:	e10c      	b.n	8003334 <__iar_annotation$$branch+0x474>
 800311a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800311c:	7881      	ldrb	r1, [r0, #2]
 800311e:	78c2      	ldrb	r2, [r0, #3]
 8003120:	0212      	lsls	r2, r2, #8
 8003122:	1889      	adds	r1, r1, r2
 8003124:	7902      	ldrb	r2, [r0, #4]
 8003126:	0412      	lsls	r2, r2, #16
 8003128:	1889      	adds	r1, r1, r2
 800312a:	7940      	ldrb	r0, [r0, #5]
 800312c:	0600      	lsls	r0, r0, #24
 800312e:	1808      	adds	r0, r1, r0
 8003130:	9000      	str	r0, [sp, #0]
 8003132:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8003134:	0600      	lsls	r0, r0, #24
 8003136:	0f81      	lsrs	r1, r0, #30
 8003138:	7c20      	ldrb	r0, [r4, #16]
 800313a:	f7fd fd5b 	bl	8000bf4 <PE_ExtRevisionInteroperability>
 800313e:	2304      	movs	r3, #4
 8003140:	466a      	mov	r2, sp
 8003142:	2106      	movs	r1, #6
 8003144:	7c20      	ldrb	r0, [r4, #16]
 8003146:	68a5      	ldr	r5, [r4, #8]
 8003148:	69ad      	ldr	r5, [r5, #24]
 800314a:	47a8      	blx	r5
 800314c:	2009      	movs	r0, #9
 800314e:	7460      	strb	r0, [r4, #17]
 8003150:	2500      	movs	r5, #0
 8003152:	e0e5      	b.n	8003320 <__iar_annotation$$branch+0x460>
 8003154:	2702      	movs	r7, #2
 8003156:	2507      	movs	r5, #7
 8003158:	a901      	add	r1, sp, #4
 800315a:	7c20      	ldrb	r0, [r4, #16]
 800315c:	68a2      	ldr	r2, [r4, #8]
 800315e:	69d2      	ldr	r2, [r2, #28]
 8003160:	4790      	blx	r2
 8003162:	280a      	cmp	r0, #10
 8003164:	d010      	beq.n	8003188 <__iar_annotation$$branch+0x2c8>
 8003166:	280b      	cmp	r0, #11
 8003168:	d035      	beq.n	80031d6 <__iar_annotation$$branch+0x316>
 800316a:	280d      	cmp	r0, #13
 800316c:	6860      	ldr	r0, [r4, #4]
 800316e:	6800      	ldr	r0, [r0, #0]
 8003170:	d136      	bne.n	80031e0 <__iar_annotation$$branch+0x320>
 8003172:	0a00      	lsrs	r0, r0, #8
 8003174:	4005      	ands	r5, r0
 8003176:	2d03      	cmp	r5, #3
 8003178:	d101      	bne.n	800317e <__iar_annotation$$branch+0x2be>
 800317a:	2303      	movs	r3, #3
 800317c:	e000      	b.n	8003180 <__iar_annotation$$branch+0x2c0>
 800317e:	230e      	movs	r3, #14
 8003180:	2000      	movs	r0, #0
 8003182:	9000      	str	r0, [sp, #0]
 8003184:	220c      	movs	r2, #12
 8003186:	e035      	b.n	80031f4 <__iar_annotation$$branch+0x334>
 8003188:	48a9      	ldr	r0, [pc, #676]	; (8003430 <__iar_annotation$$branch+0x570>)
 800318a:	83e0      	strh	r0, [r4, #30]
 800318c:	271e      	movs	r7, #30
 800318e:	6860      	ldr	r0, [r4, #4]
 8003190:	6800      	ldr	r0, [r0, #0]
 8003192:	0a00      	lsrs	r0, r0, #8
 8003194:	4005      	ands	r5, r0
 8003196:	2d01      	cmp	r5, #1
 8003198:	d00b      	beq.n	80031b2 <__iar_annotation$$branch+0x2f2>
 800319a:	9801      	ldr	r0, [sp, #4]
 800319c:	2803      	cmp	r0, #3
 800319e:	d108      	bne.n	80031b2 <__iar_annotation$$branch+0x2f2>
 80031a0:	6960      	ldr	r0, [r4, #20]
 80031a2:	06c0      	lsls	r0, r0, #27
 80031a4:	0f80      	lsrs	r0, r0, #30
 80031a6:	2803      	cmp	r0, #3
 80031a8:	d103      	bne.n	80031b2 <__iar_annotation$$branch+0x2f2>
 80031aa:	2080      	movs	r0, #128	; 0x80
 80031ac:	0200      	lsls	r0, r0, #8
 80031ae:	83e0      	strh	r0, [r4, #30]
 80031b0:	2700      	movs	r7, #0
 80031b2:	2000      	movs	r0, #0
 80031b4:	9000      	str	r0, [sp, #0]
 80031b6:	230c      	movs	r3, #12
 80031b8:	2203      	movs	r2, #3
 80031ba:	2100      	movs	r1, #0
 80031bc:	0020      	movs	r0, r4
 80031be:	f7fe f9a7 	bl	8001510 <PE_Send_CtrlMessage>
 80031c2:	6960      	ldr	r0, [r4, #20]
 80031c4:	2118      	movs	r1, #24
 80031c6:	4388      	bics	r0, r1
 80031c8:	9901      	ldr	r1, [sp, #4]
 80031ca:	00c9      	lsls	r1, r1, #3
 80031cc:	2218      	movs	r2, #24
 80031ce:	400a      	ands	r2, r1
 80031d0:	4302      	orrs	r2, r0
 80031d2:	6162      	str	r2, [r4, #20]
 80031d4:	e012      	b.n	80031fc <__iar_annotation$$branch+0x33c>
 80031d6:	2000      	movs	r0, #0
 80031d8:	9000      	str	r0, [sp, #0]
 80031da:	230c      	movs	r3, #12
 80031dc:	2202      	movs	r2, #2
 80031de:	e009      	b.n	80031f4 <__iar_annotation$$branch+0x334>
 80031e0:	0a00      	lsrs	r0, r0, #8
 80031e2:	4005      	ands	r5, r0
 80031e4:	2d03      	cmp	r5, #3
 80031e6:	d101      	bne.n	80031ec <__iar_annotation$$branch+0x32c>
 80031e8:	2303      	movs	r3, #3
 80031ea:	e000      	b.n	80031ee <__iar_annotation$$branch+0x32e>
 80031ec:	230e      	movs	r3, #14
 80031ee:	2000      	movs	r0, #0
 80031f0:	9000      	str	r0, [sp, #0]
 80031f2:	2204      	movs	r2, #4
 80031f4:	2100      	movs	r1, #0
 80031f6:	0020      	movs	r0, r4
 80031f8:	f7fe f98a 	bl	8001510 <PE_Send_CtrlMessage>
 80031fc:	003d      	movs	r5, r7
 80031fe:	e630      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8003200:	8be0      	ldrh	r0, [r4, #30]
 8003202:	03a9      	lsls	r1, r5, #14
 8003204:	4288      	cmp	r0, r1
 8003206:	d1fa      	bne.n	80031fe <__iar_annotation$$branch+0x33e>
 8003208:	2104      	movs	r1, #4
 800320a:	0020      	movs	r0, r4
 800320c:	f7fe f8cb 	bl	80013a6 <PE_SetPowerNegotiation>
 8003210:	68a0      	ldr	r0, [r4, #8]
 8003212:	6801      	ldr	r1, [r0, #0]
 8003214:	2900      	cmp	r1, #0
 8003216:	d0f2      	beq.n	80031fe <__iar_annotation$$branch+0x33e>
 8003218:	7c20      	ldrb	r0, [r4, #16]
 800321a:	4788      	blx	r1
 800321c:	2800      	cmp	r0, #0
 800321e:	d000      	beq.n	8003222 <__iar_annotation$$branch+0x362>
 8003220:	e2db      	b.n	80037da <__iar_annotation$$branch+0x91a>
 8003222:	200d      	movs	r0, #13
 8003224:	e6d5      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 8003226:	2000      	movs	r0, #0
 8003228:	9000      	str	r0, [sp, #0]
 800322a:	2303      	movs	r3, #3
 800322c:	2206      	movs	r2, #6
 800322e:	2100      	movs	r1, #0
 8003230:	0020      	movs	r0, r4
 8003232:	f7fe f96d 	bl	8001510 <PE_Send_CtrlMessage>
 8003236:	2800      	cmp	r0, #0
 8003238:	d110      	bne.n	800325c <__iar_annotation$$branch+0x39c>
 800323a:	2103      	movs	r1, #3
 800323c:	0020      	movs	r0, r4
 800323e:	f7fe f8b2 	bl	80013a6 <PE_SetPowerNegotiation>
 8003242:	2110      	movs	r1, #16
 8003244:	7c20      	ldrb	r0, [r4, #16]
 8003246:	f7fd f91b 	bl	8000480 <USBPD_PE_Notification>
 800324a:	2000      	movs	r0, #0
 800324c:	84a0      	strh	r0, [r4, #36]	; 0x24
 800324e:	6960      	ldr	r0, [r4, #20]
 8003250:	06c0      	lsls	r0, r0, #27
 8003252:	0f80      	lsrs	r0, r0, #30
 8003254:	2803      	cmp	r0, #3
 8003256:	d101      	bne.n	800325c <__iar_annotation$$branch+0x39c>
 8003258:	4876      	ldr	r0, [pc, #472]	; (8003434 <__iar_annotation$$branch+0x574>)
 800325a:	84a0      	strh	r0, [r4, #36]	; 0x24
 800325c:	e601      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 800325e:	2001      	movs	r0, #1
 8003260:	9000      	str	r0, [sp, #0]
 8003262:	2397      	movs	r3, #151	; 0x97
 8003264:	2202      	movs	r2, #2
 8003266:	2100      	movs	r1, #0
 8003268:	0020      	movs	r0, r4
 800326a:	f7fe f951 	bl	8001510 <PE_Send_CtrlMessage>
 800326e:	2800      	cmp	r0, #0
 8003270:	d1f4      	bne.n	800325c <__iar_annotation$$branch+0x39c>
 8003272:	7725      	strb	r5, [r4, #28]
 8003274:	2129      	movs	r1, #41	; 0x29
 8003276:	7c20      	ldrb	r0, [r4, #16]
 8003278:	f7fd f902 	bl	8000480 <USBPD_PE_Notification>
 800327c:	486e      	ldr	r0, [pc, #440]	; (8003438 <__iar_annotation$$branch+0x578>)
 800327e:	83e0      	strh	r0, [r4, #30]
 8003280:	4d6e      	ldr	r5, [pc, #440]	; (800343c <__iar_annotation$$branch+0x57c>)
 8003282:	e5ee      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 8003284:	00008014 	.word	0x00008014
 8003288:	00008096 	.word	0x00008096
 800328c:	00007fff 	.word	0x00007fff
 8003290:	8be0      	ldrh	r0, [r4, #30]
 8003292:	03a9      	lsls	r1, r5, #14
 8003294:	4288      	cmp	r0, r1
 8003296:	d1f4      	bne.n	8003282 <__iar_annotation$$branch+0x3c2>
 8003298:	212a      	movs	r1, #42	; 0x2a
 800329a:	7c20      	ldrb	r0, [r4, #16]
 800329c:	f7fd f8f0 	bl	8000480 <USBPD_PE_Notification>
 80032a0:	2000      	movs	r0, #0
 80032a2:	9000      	str	r0, [sp, #0]
 80032a4:	2303      	movs	r3, #3
 80032a6:	2206      	movs	r2, #6
 80032a8:	2100      	movs	r1, #0
 80032aa:	0020      	movs	r0, r4
 80032ac:	f7fe f930 	bl	8001510 <PE_Send_CtrlMessage>
 80032b0:	2800      	cmp	r0, #0
 80032b2:	d109      	bne.n	80032c8 <__iar_annotation$$branch+0x408>
 80032b4:	212e      	movs	r1, #46	; 0x2e
 80032b6:	e6cd      	b.n	8003054 <__iar_annotation$$branch+0x194>
 80032b8:	2000      	movs	r0, #0
 80032ba:	9000      	str	r0, [sp, #0]
 80032bc:	2307      	movs	r3, #7
 80032be:	2203      	movs	r2, #3
 80032c0:	2100      	movs	r1, #0
 80032c2:	0020      	movs	r0, r4
 80032c4:	f7fe f924 	bl	8001510 <PE_Send_CtrlMessage>
 80032c8:	e5cb      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 80032ca:	2000      	movs	r0, #0
 80032cc:	9000      	str	r0, [sp, #0]
 80032ce:	2312      	movs	r3, #18
 80032d0:	220d      	movs	r2, #13
 80032d2:	2031      	movs	r0, #49	; 0x31
 80032d4:	5c21      	ldrb	r1, [r4, r0]
 80032d6:	0020      	movs	r0, r4
 80032d8:	f7fe f91a 	bl	8001510 <PE_Send_CtrlMessage>
 80032dc:	2800      	cmp	r0, #0
 80032de:	d1f3      	bne.n	80032c8 <__iar_annotation$$branch+0x408>
 80032e0:	83e7      	strh	r7, [r4, #30]
 80032e2:	251b      	movs	r5, #27
 80032e4:	2130      	movs	r1, #48	; 0x30
 80032e6:	e6b5      	b.n	8003054 <__iar_annotation$$branch+0x194>
 80032e8:	4668      	mov	r0, sp
 80032ea:	7b00      	ldrb	r0, [r0, #12]
 80032ec:	2814      	cmp	r0, #20
 80032ee:	d021      	beq.n	8003334 <__iar_annotation$$branch+0x474>
 80032f0:	2030      	movs	r0, #48	; 0x30
 80032f2:	5c20      	ldrb	r0, [r4, r0]
 80032f4:	2231      	movs	r2, #49	; 0x31
 80032f6:	5ca2      	ldrb	r2, [r4, r2]
 80032f8:	4290      	cmp	r0, r2
 80032fa:	d11b      	bne.n	8003334 <__iar_annotation$$branch+0x474>
 80032fc:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80032fe:	4001      	ands	r1, r0
 8003300:	2903      	cmp	r1, #3
 8003302:	d117      	bne.n	8003334 <__iar_annotation$$branch+0x474>
 8003304:	2131      	movs	r1, #49	; 0x31
 8003306:	7c20      	ldrb	r0, [r4, #16]
 8003308:	f7fd f8ba 	bl	8000480 <USBPD_PE_Notification>
 800330c:	2030      	movs	r0, #48	; 0x30
 800330e:	5c20      	ldrb	r0, [r4, r0]
 8003310:	2800      	cmp	r0, #0
 8003312:	d102      	bne.n	800331a <__iar_annotation$$branch+0x45a>
 8003314:	2007      	movs	r0, #7
 8003316:	7460      	strb	r0, [r4, #17]
 8003318:	e002      	b.n	8003320 <__iar_annotation$$branch+0x460>
 800331a:	2003      	movs	r0, #3
 800331c:	7460      	strb	r0, [r4, #17]
 800331e:	2500      	movs	r5, #0
 8003320:	4668      	mov	r0, sp
 8003322:	7b00      	ldrb	r0, [r0, #12]
 8003324:	2814      	cmp	r0, #20
 8003326:	d005      	beq.n	8003334 <__iar_annotation$$branch+0x474>
 8003328:	2014      	movs	r0, #20
 800332a:	4669      	mov	r1, sp
 800332c:	7308      	strb	r0, [r1, #12]
 800332e:	0020      	movs	r0, r4
 8003330:	f7fd fb11 	bl	8000956 <PE_Clear_RxEvent>
 8003334:	8be0      	ldrh	r0, [r4, #30]
 8003336:	2180      	movs	r1, #128	; 0x80
 8003338:	0209      	lsls	r1, r1, #8
 800333a:	4288      	cmp	r0, r1
 800333c:	d1c4      	bne.n	80032c8 <__iar_annotation$$branch+0x408>
 800333e:	e24c      	b.n	80037da <__iar_annotation$$branch+0x91a>
 8003340:	6860      	ldr	r0, [r4, #4]
 8003342:	7800      	ldrb	r0, [r0, #0]
 8003344:	0780      	lsls	r0, r0, #30
 8003346:	0f80      	lsrs	r0, r0, #30
 8003348:	2802      	cmp	r0, #2
 800334a:	d102      	bne.n	8003352 <__iar_annotation$$branch+0x492>
 800334c:	7c20      	ldrb	r0, [r4, #16]
 800334e:	f002 fa0a 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 8003352:	2105      	movs	r1, #5
 8003354:	0020      	movs	r0, r4
 8003356:	f7fd fa99 	bl	800088c <PE_Send_RESET>
 800335a:	6860      	ldr	r0, [r4, #4]
 800335c:	6801      	ldr	r1, [r0, #0]
 800335e:	2210      	movs	r2, #16
 8003360:	4391      	bics	r1, r2
 8003362:	6001      	str	r1, [r0, #0]
 8003364:	78b0      	ldrb	r0, [r6, #2]
 8003366:	1c40      	adds	r0, r0, #1
 8003368:	70b0      	strb	r0, [r6, #2]
 800336a:	6961      	ldr	r1, [r4, #20]
 800336c:	4834      	ldr	r0, [pc, #208]	; (8003440 <__iar_annotation$$branch+0x580>)
 800336e:	4008      	ands	r0, r1
 8003370:	6160      	str	r0, [r4, #20]
 8003372:	2100      	movs	r1, #0
 8003374:	2232      	movs	r2, #50	; 0x32
 8003376:	54a1      	strb	r1, [r4, r2]
 8003378:	4932      	ldr	r1, [pc, #200]	; (8003444 <__iar_annotation$$branch+0x584>)
 800337a:	4001      	ands	r1, r0
 800337c:	6161      	str	r1, [r4, #20]
 800337e:	2202      	movs	r2, #2
 8003380:	2101      	movs	r1, #1
 8003382:	0020      	movs	r0, r4
 8003384:	f7fe f806 	bl	8001394 <PE_CallHardResetCallback>
 8003388:	2169      	movs	r1, #105	; 0x69
 800338a:	4668      	mov	r0, sp
 800338c:	7b40      	ldrb	r0, [r0, #13]
 800338e:	f7fd f877 	bl	8000480 <USBPD_PE_Notification>
 8003392:	83e7      	strh	r7, [r4, #30]
 8003394:	251b      	movs	r5, #27
 8003396:	2015      	movs	r0, #21
 8003398:	e61b      	b.n	8002fd2 <__iar_annotation$$branch+0x112>
 800339a:	6860      	ldr	r0, [r4, #4]
 800339c:	7800      	ldrb	r0, [r0, #0]
 800339e:	0780      	lsls	r0, r0, #30
 80033a0:	0f80      	lsrs	r0, r0, #30
 80033a2:	2802      	cmp	r0, #2
 80033a4:	d1f0      	bne.n	8003388 <__iar_annotation$$branch+0x4c8>
 80033a6:	7c20      	ldrb	r0, [r4, #16]
 80033a8:	f002 f9dd 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 80033ac:	e7ec      	b.n	8003388 <__iar_annotation$$branch+0x4c8>
 80033ae:	8be0      	ldrh	r0, [r4, #30]
 80033b0:	03a9      	lsls	r1, r5, #14
 80033b2:	4288      	cmp	r0, r1
 80033b4:	d11a      	bne.n	80033ec <__iar_annotation$$branch+0x52c>
 80033b6:	6960      	ldr	r0, [r4, #20]
 80033b8:	78b1      	ldrb	r1, [r6, #2]
 80033ba:	2903      	cmp	r1, #3
 80033bc:	d303      	bcc.n	80033c6 <__iar_annotation$$branch+0x506>
 80033be:	0741      	lsls	r1, r0, #29
 80033c0:	0fc9      	lsrs	r1, r1, #31
 80033c2:	d130      	bne.n	8003426 <__iar_annotation$$branch+0x566>
 80033c4:	e66d      	b.n	80030a2 <__iar_annotation$$branch+0x1e2>
 80033c6:	4920      	ldr	r1, [pc, #128]	; (8003448 <__iar_annotation$$branch+0x588>)
 80033c8:	83e1      	strh	r1, [r4, #30]
 80033ca:	2117      	movs	r1, #23
 80033cc:	7461      	strb	r1, [r4, #17]
 80033ce:	2500      	movs	r5, #0
 80033d0:	0540      	lsls	r0, r0, #21
 80033d2:	0f80      	lsrs	r0, r0, #30
 80033d4:	1e42      	subs	r2, r0, #1
 80033d6:	4192      	sbcs	r2, r2
 80033d8:	0fd2      	lsrs	r2, r2, #31
 80033da:	2101      	movs	r1, #1
 80033dc:	0020      	movs	r0, r4
 80033de:	f7fd ffd9 	bl	8001394 <PE_CallHardResetCallback>
 80033e2:	2203      	movs	r2, #3
 80033e4:	2101      	movs	r1, #1
 80033e6:	0020      	movs	r0, r4
 80033e8:	f7fd ffd4 	bl	8001394 <PE_CallHardResetCallback>
 80033ec:	e539      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 80033ee:	2100      	movs	r1, #0
 80033f0:	4668      	mov	r0, sp
 80033f2:	7b40      	ldrb	r0, [r0, #13]
 80033f4:	68a2      	ldr	r2, [r4, #8]
 80033f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80033f8:	4790      	blx	r2
 80033fa:	2801      	cmp	r0, #1
 80033fc:	d105      	bne.n	800340a <__iar_annotation$$branch+0x54a>
 80033fe:	4813      	ldr	r0, [pc, #76]	; (800344c <__iar_annotation$$branch+0x58c>)
 8003400:	83e0      	strh	r0, [r4, #30]
 8003402:	25c8      	movs	r5, #200	; 0xc8
 8003404:	00ad      	lsls	r5, r5, #2
 8003406:	2013      	movs	r0, #19
 8003408:	7460      	strb	r0, [r4, #17]
 800340a:	8be0      	ldrh	r0, [r4, #30]
 800340c:	2180      	movs	r1, #128	; 0x80
 800340e:	0209      	lsls	r1, r1, #8
 8003410:	4288      	cmp	r0, r1
 8003412:	d1eb      	bne.n	80033ec <__iar_annotation$$branch+0x52c>
 8003414:	2206      	movs	r2, #6
 8003416:	2101      	movs	r1, #1
 8003418:	0020      	movs	r0, r4
 800341a:	f7fd ffbb 	bl	8001394 <PE_CallHardResetCallback>
 800341e:	6960      	ldr	r0, [r4, #20]
 8003420:	0741      	lsls	r1, r0, #29
 8003422:	0fc9      	lsrs	r1, r1, #31
 8003424:	d003      	beq.n	800342e <__iar_annotation$$branch+0x56e>
 8003426:	68a0      	ldr	r0, [r4, #8]
 8003428:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800342a:	2800      	cmp	r0, #0
 800342c:	d137      	bne.n	800349e <__iar_annotation$$branch+0x5de>
 800342e:	e638      	b.n	80030a2 <__iar_annotation$$branch+0x1e2>
 8003430:	0000801e 	.word	0x0000801e
 8003434:	0000b6b0 	.word	0x0000b6b0
 8003438:	00008226 	.word	0x00008226
 800343c:	00000226 	.word	0x00000226
 8003440:	fffff9ff 	.word	0xfffff9ff
 8003444:	fffffe3f 	.word	0xfffffe3f
 8003448:	0000828a 	.word	0x0000828a
 800344c:	00008320 	.word	0x00008320
 8003450:	8be0      	ldrh	r0, [r4, #30]
 8003452:	03a9      	lsls	r1, r5, #14
 8003454:	4288      	cmp	r0, r1
 8003456:	d126      	bne.n	80034a6 <__iar_annotation$$branch+0x5e6>
 8003458:	2204      	movs	r2, #4
 800345a:	2101      	movs	r1, #1
 800345c:	0020      	movs	r0, r4
 800345e:	f7fd ff99 	bl	8001394 <PE_CallHardResetCallback>
 8003462:	2101      	movs	r1, #1
 8003464:	4668      	mov	r0, sp
 8003466:	7b40      	ldrb	r0, [r0, #13]
 8003468:	68a2      	ldr	r2, [r4, #8]
 800346a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800346c:	4790      	blx	r2
 800346e:	2801      	cmp	r0, #1
 8003470:	d10d      	bne.n	800348e <__iar_annotation$$branch+0x5ce>
 8003472:	0020      	movs	r0, r4
 8003474:	f7fd fb1d 	bl	8000ab2 <PE_Reset_HardReset>
 8003478:	2168      	movs	r1, #104	; 0x68
 800347a:	4668      	mov	r0, sp
 800347c:	7b40      	ldrb	r0, [r0, #13]
 800347e:	f7fc ffff 	bl	8000480 <USBPD_PE_Notification>
 8003482:	2205      	movs	r2, #5
 8003484:	2101      	movs	r1, #1
 8003486:	0020      	movs	r0, r4
 8003488:	f7fd ff84 	bl	8001394 <PE_CallHardResetCallback>
 800348c:	e633      	b.n	80030f6 <__iar_annotation$$branch+0x236>
 800348e:	2206      	movs	r2, #6
 8003490:	2101      	movs	r1, #1
 8003492:	0020      	movs	r0, r4
 8003494:	f7fd ff7e 	bl	8001394 <PE_CallHardResetCallback>
 8003498:	68a0      	ldr	r0, [r4, #8]
 800349a:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800349c:	2800      	cmp	r0, #0
 800349e:	d000      	beq.n	80034a2 <__iar_annotation$$branch+0x5e2>
 80034a0:	e2d6      	b.n	8003a50 <__iar_annotation$$branch+0x5e>
 80034a2:	2500      	movs	r5, #0
 80034a4:	7465      	strb	r5, [r4, #17]
 80034a6:	e4dc      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 80034a8:	2001      	movs	r0, #1
 80034aa:	9000      	str	r0, [sp, #0]
 80034ac:	231b      	movs	r3, #27
 80034ae:	2207      	movs	r2, #7
 80034b0:	2100      	movs	r1, #0
 80034b2:	0020      	movs	r0, r4
 80034b4:	f7fe f82c 	bl	8001510 <PE_Send_CtrlMessage>
 80034b8:	2800      	cmp	r0, #0
 80034ba:	d1f4      	bne.n	80034a6 <__iar_annotation$$branch+0x5e6>
 80034bc:	2006      	movs	r0, #6
 80034be:	7720      	strb	r0, [r4, #28]
 80034c0:	83e7      	strh	r7, [r4, #30]
 80034c2:	251b      	movs	r5, #27
 80034c4:	210b      	movs	r1, #11
 80034c6:	e5c5      	b.n	8003054 <__iar_annotation$$branch+0x194>
 80034c8:	4668      	mov	r0, sp
 80034ca:	7b00      	ldrb	r0, [r0, #12]
 80034cc:	2811      	cmp	r0, #17
 80034ce:	d13e      	bne.n	800354e <__iar_annotation$$branch+0x68e>
 80034d0:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80034d2:	0bc1      	lsrs	r1, r0, #15
 80034d4:	d11f      	bne.n	8003516 <__iar_annotation$$branch+0x656>
 80034d6:	0441      	lsls	r1, r0, #17
 80034d8:	0f49      	lsrs	r1, r1, #29
 80034da:	d01c      	beq.n	8003516 <__iar_annotation$$branch+0x656>
 80034dc:	06c0      	lsls	r0, r0, #27
 80034de:	0ec0      	lsrs	r0, r0, #27
 80034e0:	2801      	cmp	r0, #1
 80034e2:	d118      	bne.n	8003516 <__iar_annotation$$branch+0x656>
 80034e4:	008b      	lsls	r3, r1, #2
 80034e6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80034e8:	1c82      	adds	r2, r0, #2
 80034ea:	2104      	movs	r1, #4
 80034ec:	7c20      	ldrb	r0, [r4, #16]
 80034ee:	68a5      	ldr	r5, [r4, #8]
 80034f0:	69ad      	ldr	r5, [r5, #24]
 80034f2:	47a8      	blx	r5
 80034f4:	2003      	movs	r0, #3
 80034f6:	7460      	strb	r0, [r4, #17]
 80034f8:	2500      	movs	r5, #0
 80034fa:	4668      	mov	r0, sp
 80034fc:	7b00      	ldrb	r0, [r0, #12]
 80034fe:	2814      	cmp	r0, #20
 8003500:	d005      	beq.n	800350e <__iar_annotation$$branch+0x64e>
 8003502:	2014      	movs	r0, #20
 8003504:	4669      	mov	r1, sp
 8003506:	7308      	strb	r0, [r1, #12]
 8003508:	0020      	movs	r0, r4
 800350a:	f7fd fa24 	bl	8000956 <PE_Clear_RxEvent>
 800350e:	210d      	movs	r1, #13
 8003510:	7c20      	ldrb	r0, [r4, #16]
 8003512:	f7fc ffb5 	bl	8000480 <USBPD_PE_Notification>
 8003516:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8003518:	21f0      	movs	r1, #240	; 0xf0
 800351a:	0209      	lsls	r1, r1, #8
 800351c:	4001      	ands	r1, r0
 800351e:	d116      	bne.n	800354e <__iar_annotation$$branch+0x68e>
 8003520:	06c0      	lsls	r0, r0, #27
 8003522:	0ec0      	lsrs	r0, r0, #27
 8003524:	2804      	cmp	r0, #4
 8003526:	d001      	beq.n	800352c <__iar_annotation$$branch+0x66c>
 8003528:	2810      	cmp	r0, #16
 800352a:	d110      	bne.n	800354e <__iar_annotation$$branch+0x68e>
 800352c:	2003      	movs	r0, #3
 800352e:	7460      	strb	r0, [r4, #17]
 8003530:	2500      	movs	r5, #0
 8003532:	4668      	mov	r0, sp
 8003534:	7b00      	ldrb	r0, [r0, #12]
 8003536:	2814      	cmp	r0, #20
 8003538:	d005      	beq.n	8003546 <__iar_annotation$$branch+0x686>
 800353a:	2014      	movs	r0, #20
 800353c:	4669      	mov	r1, sp
 800353e:	7308      	strb	r0, [r1, #12]
 8003540:	0020      	movs	r0, r4
 8003542:	f7fd fa08 	bl	8000956 <PE_Clear_RxEvent>
 8003546:	210e      	movs	r1, #14
 8003548:	7c20      	ldrb	r0, [r4, #16]
 800354a:	f7fc ff99 	bl	8000480 <USBPD_PE_Notification>
 800354e:	8be0      	ldrh	r0, [r4, #30]
 8003550:	2180      	movs	r1, #128	; 0x80
 8003552:	0209      	lsls	r1, r1, #8
 8003554:	4288      	cmp	r0, r1
 8003556:	d11f      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003558:	2003      	movs	r0, #3
 800355a:	e55f      	b.n	800301c <__iar_annotation$$branch+0x15c>
 800355c:	68a0      	ldr	r0, [r4, #8]
 800355e:	6881      	ldr	r1, [r0, #8]
 8003560:	2900      	cmp	r1, #0
 8003562:	d01f      	beq.n	80035a4 <__iar_annotation$$branch+0x6e4>
 8003564:	7c20      	ldrb	r0, [r4, #16]
 8003566:	4788      	blx	r1
 8003568:	280a      	cmp	r0, #10
 800356a:	d002      	beq.n	8003572 <__iar_annotation$$branch+0x6b2>
 800356c:	280d      	cmp	r0, #13
 800356e:	d014      	beq.n	800359a <__iar_annotation$$branch+0x6da>
 8003570:	e018      	b.n	80035a4 <__iar_annotation$$branch+0x6e4>
 8003572:	1cf8      	adds	r0, r7, #3
 8003574:	83e0      	strh	r0, [r4, #30]
 8003576:	251e      	movs	r5, #30
 8003578:	2000      	movs	r0, #0
 800357a:	9000      	str	r0, [sp, #0]
 800357c:	2324      	movs	r3, #36	; 0x24
 800357e:	2203      	movs	r2, #3
 8003580:	2100      	movs	r1, #0
 8003582:	0020      	movs	r0, r4
 8003584:	f7fd ffc4 	bl	8001510 <PE_Send_CtrlMessage>
 8003588:	2800      	cmp	r0, #0
 800358a:	d105      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 800358c:	2201      	movs	r2, #1
 800358e:	2101      	movs	r1, #1
 8003590:	7c20      	ldrb	r0, [r4, #16]
 8003592:	68a3      	ldr	r3, [r4, #8]
 8003594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003596:	4798      	blx	r3
 8003598:	e463      	b.n	8002e62 <__iar_annotation$$branch+0xe>
 800359a:	2000      	movs	r0, #0
 800359c:	9000      	str	r0, [sp, #0]
 800359e:	2303      	movs	r3, #3
 80035a0:	220c      	movs	r2, #12
 80035a2:	e68d      	b.n	80032c0 <__iar_annotation$$branch+0x400>
 80035a4:	2000      	movs	r0, #0
 80035a6:	9000      	str	r0, [sp, #0]
 80035a8:	2303      	movs	r3, #3
 80035aa:	2204      	movs	r2, #4
 80035ac:	e688      	b.n	80032c0 <__iar_annotation$$branch+0x400>
 80035ae:	8be0      	ldrh	r0, [r4, #30]
 80035b0:	03a9      	lsls	r1, r5, #14
 80035b2:	4288      	cmp	r0, r1
 80035b4:	d1f0      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 80035b6:	2104      	movs	r1, #4
 80035b8:	0020      	movs	r0, r4
 80035ba:	f7fd fef4 	bl	80013a6 <PE_SetPowerNegotiation>
 80035be:	6860      	ldr	r0, [r4, #4]
 80035c0:	6801      	ldr	r1, [r0, #0]
 80035c2:	2210      	movs	r2, #16
 80035c4:	430a      	orrs	r2, r1
 80035c6:	6002      	str	r2, [r0, #0]
 80035c8:	2206      	movs	r2, #6
 80035ca:	2101      	movs	r1, #1
 80035cc:	7c20      	ldrb	r0, [r4, #16]
 80035ce:	68a3      	ldr	r3, [r4, #8]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	4798      	blx	r3
 80035d4:	2207      	movs	r2, #7
 80035d6:	2101      	movs	r1, #1
 80035d8:	7c20      	ldrb	r0, [r4, #16]
 80035da:	68a3      	ldr	r3, [r4, #8]
 80035dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035de:	4798      	blx	r3
 80035e0:	2100      	movs	r1, #0
 80035e2:	7c20      	ldrb	r0, [r4, #16]
 80035e4:	f002 f889 	bl	80056fa <USBPD_PRL_SetHeaderPowerRole>
 80035e8:	2000      	movs	r0, #0
 80035ea:	9000      	str	r0, [sp, #0]
 80035ec:	2325      	movs	r3, #37	; 0x25
 80035ee:	2206      	movs	r2, #6
 80035f0:	2100      	movs	r1, #0
 80035f2:	0020      	movs	r0, r4
 80035f4:	f7fd ff8c 	bl	8001510 <PE_Send_CtrlMessage>
 80035f8:	2800      	cmp	r0, #0
 80035fa:	d1cd      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 80035fc:	e0c9      	b.n	8003792 <__iar_annotation$$branch+0x8d2>
 80035fe:	4668      	mov	r0, sp
 8003600:	7b00      	ldrb	r0, [r0, #12]
 8003602:	2811      	cmp	r0, #17
 8003604:	d10b      	bne.n	800361e <__iar_annotation$$branch+0x75e>
 8003606:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8003608:	4001      	ands	r1, r0
 800360a:	2906      	cmp	r1, #6
 800360c:	d107      	bne.n	800361e <__iar_annotation$$branch+0x75e>
 800360e:	2014      	movs	r0, #20
 8003610:	4669      	mov	r1, sp
 8003612:	7308      	strb	r0, [r1, #12]
 8003614:	0020      	movs	r0, r4
 8003616:	f7fd f99e 	bl	8000956 <PE_Clear_RxEvent>
 800361a:	2026      	movs	r0, #38	; 0x26
 800361c:	7460      	strb	r0, [r4, #17]
 800361e:	8be0      	ldrh	r0, [r4, #30]
 8003620:	03a9      	lsls	r1, r5, #14
 8003622:	4288      	cmp	r0, r1
 8003624:	d1b8      	bne.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003626:	68a3      	ldr	r3, [r4, #8]
 8003628:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800362a:	2800      	cmp	r0, #0
 800362c:	d000      	beq.n	8003630 <__iar_annotation$$branch+0x770>
 800362e:	e20f      	b.n	8003a50 <__iar_annotation$$branch+0x5e>
 8003630:	220a      	movs	r2, #10
 8003632:	2101      	movs	r1, #1
 8003634:	7c20      	ldrb	r0, [r4, #16]
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	4798      	blx	r3
 800363a:	e0ce      	b.n	80037da <__iar_annotation$$branch+0x91a>
 800363c:	2100      	movs	r1, #0
 800363e:	0020      	movs	r0, r4
 8003640:	f7fd f944 	bl	80008cc <PE_ChangePowerRole>
 8003644:	220d      	movs	r2, #13
 8003646:	2100      	movs	r1, #0
 8003648:	7c20      	ldrb	r0, [r4, #16]
 800364a:	68a3      	ldr	r3, [r4, #8]
 800364c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364e:	4798      	blx	r3
 8003650:	2114      	movs	r1, #20
 8003652:	7c20      	ldrb	r0, [r4, #16]
 8003654:	f7fc ff14 	bl	8000480 <USBPD_PE_Notification>
 8003658:	220e      	movs	r2, #14
 800365a:	2100      	movs	r1, #0
 800365c:	7c20      	ldrb	r0, [r4, #16]
 800365e:	68a3      	ldr	r3, [r4, #8]
 8003660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003662:	4798      	blx	r3
 8003664:	6860      	ldr	r0, [r4, #4]
 8003666:	7800      	ldrb	r0, [r0, #0]
 8003668:	0780      	lsls	r0, r0, #30
 800366a:	0f80      	lsrs	r0, r0, #30
 800366c:	2801      	cmp	r0, #1
 800366e:	d104      	bne.n	800367a <__iar_annotation$$branch+0x7ba>
 8003670:	2101      	movs	r1, #1
 8003672:	4668      	mov	r0, sp
 8003674:	7b40      	ldrb	r0, [r0, #13]
 8003676:	f002 f895 	bl	80057a4 <USBPD_PRL_SOPCapability>
 800367a:	0020      	movs	r0, r4
 800367c:	f7fd fa90 	bl	8000ba0 <PE_Reset_StateMachine>
 8003680:	e4cd      	b.n	800301e <__iar_annotation$$branch+0x15e>
 8003682:	2001      	movs	r0, #1
 8003684:	9000      	str	r0, [sp, #0]
 8003686:	231f      	movs	r3, #31
 8003688:	220a      	movs	r2, #10
 800368a:	2100      	movs	r1, #0
 800368c:	0020      	movs	r0, r4
 800368e:	f7fd ff3f 	bl	8001510 <PE_Send_CtrlMessage>
 8003692:	2800      	cmp	r0, #0
 8003694:	d1c6      	bne.n	8003624 <__iar_annotation$$branch+0x764>
 8003696:	2008      	movs	r0, #8
 8003698:	7720      	strb	r0, [r4, #28]
 800369a:	83e7      	strh	r7, [r4, #30]
 800369c:	251b      	movs	r5, #27
 800369e:	2202      	movs	r2, #2
 80036a0:	2101      	movs	r1, #1
 80036a2:	7c20      	ldrb	r0, [r4, #16]
 80036a4:	68a3      	ldr	r3, [r4, #8]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a8:	4798      	blx	r3
 80036aa:	2139      	movs	r1, #57	; 0x39
 80036ac:	e4d2      	b.n	8003054 <__iar_annotation$$branch+0x194>
 80036ae:	4668      	mov	r0, sp
 80036b0:	7b00      	ldrb	r0, [r0, #12]
 80036b2:	2811      	cmp	r0, #17
 80036b4:	d145      	bne.n	8003742 <__iar_annotation$$branch+0x882>
 80036b6:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80036b8:	391f      	subs	r1, #31
 80036ba:	4001      	ands	r1, r0
 80036bc:	d141      	bne.n	8003742 <__iar_annotation$$branch+0x882>
 80036be:	06c0      	lsls	r0, r0, #27
 80036c0:	0ec0      	lsrs	r0, r0, #27
 80036c2:	2803      	cmp	r0, #3
 80036c4:	d006      	beq.n	80036d4 <__iar_annotation$$branch+0x814>
 80036c6:	2804      	cmp	r0, #4
 80036c8:	d012      	beq.n	80036f0 <__iar_annotation$$branch+0x830>
 80036ca:	280c      	cmp	r0, #12
 80036cc:	d008      	beq.n	80036e0 <__iar_annotation$$branch+0x820>
 80036ce:	2810      	cmp	r0, #16
 80036d0:	d020      	beq.n	8003714 <__iar_annotation$$branch+0x854>
 80036d2:	e036      	b.n	8003742 <__iar_annotation$$branch+0x882>
 80036d4:	213a      	movs	r1, #58	; 0x3a
 80036d6:	7c20      	ldrb	r0, [r4, #16]
 80036d8:	f7fc fed2 	bl	8000480 <USBPD_PE_Notification>
 80036dc:	2020      	movs	r0, #32
 80036de:	e012      	b.n	8003706 <__iar_annotation$$branch+0x846>
 80036e0:	2205      	movs	r2, #5
 80036e2:	2101      	movs	r1, #1
 80036e4:	7c20      	ldrb	r0, [r4, #16]
 80036e6:	68a3      	ldr	r3, [r4, #8]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ea:	4798      	blx	r3
 80036ec:	213b      	movs	r1, #59	; 0x3b
 80036ee:	e006      	b.n	80036fe <__iar_annotation$$branch+0x83e>
 80036f0:	2204      	movs	r2, #4
 80036f2:	2101      	movs	r1, #1
 80036f4:	7c20      	ldrb	r0, [r4, #16]
 80036f6:	68a3      	ldr	r3, [r4, #8]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fa:	4798      	blx	r3
 80036fc:	2116      	movs	r1, #22
 80036fe:	7c20      	ldrb	r0, [r4, #16]
 8003700:	f7fc febe 	bl	8000480 <USBPD_PE_Notification>
 8003704:	2003      	movs	r0, #3
 8003706:	7460      	strb	r0, [r4, #17]
 8003708:	2500      	movs	r5, #0
 800370a:	4668      	mov	r0, sp
 800370c:	7b00      	ldrb	r0, [r0, #12]
 800370e:	2814      	cmp	r0, #20
 8003710:	d111      	bne.n	8003736 <__iar_annotation$$branch+0x876>
 8003712:	e016      	b.n	8003742 <__iar_annotation$$branch+0x882>
 8003714:	2204      	movs	r2, #4
 8003716:	2101      	movs	r1, #1
 8003718:	7c20      	ldrb	r0, [r4, #16]
 800371a:	68a3      	ldr	r3, [r4, #8]
 800371c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371e:	4798      	blx	r3
 8003720:	2117      	movs	r1, #23
 8003722:	7c20      	ldrb	r0, [r4, #16]
 8003724:	f7fc feac 	bl	8000480 <USBPD_PE_Notification>
 8003728:	2003      	movs	r0, #3
 800372a:	7460      	strb	r0, [r4, #17]
 800372c:	2500      	movs	r5, #0
 800372e:	4668      	mov	r0, sp
 8003730:	7b00      	ldrb	r0, [r0, #12]
 8003732:	2814      	cmp	r0, #20
 8003734:	d005      	beq.n	8003742 <__iar_annotation$$branch+0x882>
 8003736:	2014      	movs	r0, #20
 8003738:	4669      	mov	r1, sp
 800373a:	7308      	strb	r0, [r1, #12]
 800373c:	0020      	movs	r0, r4
 800373e:	f7fd f90a 	bl	8000956 <PE_Clear_RxEvent>
 8003742:	8be0      	ldrh	r0, [r4, #30]
 8003744:	2180      	movs	r1, #128	; 0x80
 8003746:	0209      	lsls	r1, r1, #8
 8003748:	4288      	cmp	r0, r1
 800374a:	d12c      	bne.n	80037a6 <__iar_annotation$$branch+0x8e6>
 800374c:	e704      	b.n	8003558 <__iar_annotation$$branch+0x698>
 800374e:	6860      	ldr	r0, [r4, #4]
 8003750:	6801      	ldr	r1, [r0, #0]
 8003752:	2210      	movs	r2, #16
 8003754:	430a      	orrs	r2, r1
 8003756:	6002      	str	r2, [r0, #0]
 8003758:	7f20      	ldrb	r0, [r4, #28]
 800375a:	2809      	cmp	r0, #9
 800375c:	d005      	beq.n	800376a <__iar_annotation$$branch+0x8aa>
 800375e:	2206      	movs	r2, #6
 8003760:	2101      	movs	r1, #1
 8003762:	7c20      	ldrb	r0, [r4, #16]
 8003764:	68a3      	ldr	r3, [r4, #8]
 8003766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003768:	4798      	blx	r3
 800376a:	2207      	movs	r2, #7
 800376c:	2101      	movs	r1, #1
 800376e:	7c20      	ldrb	r0, [r4, #16]
 8003770:	68a3      	ldr	r3, [r4, #8]
 8003772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003774:	4798      	blx	r3
 8003776:	2100      	movs	r1, #0
 8003778:	7c20      	ldrb	r0, [r4, #16]
 800377a:	f001 ffbe 	bl	80056fa <USBPD_PRL_SetHeaderPowerRole>
 800377e:	2000      	movs	r0, #0
 8003780:	9000      	str	r0, [sp, #0]
 8003782:	2321      	movs	r3, #33	; 0x21
 8003784:	2206      	movs	r2, #6
 8003786:	2100      	movs	r1, #0
 8003788:	0020      	movs	r0, r4
 800378a:	f7fd fec1 	bl	8001510 <PE_Send_CtrlMessage>
 800378e:	2800      	cmp	r0, #0
 8003790:	d109      	bne.n	80037a6 <__iar_annotation$$branch+0x8e6>
 8003792:	2208      	movs	r2, #8
 8003794:	2101      	movs	r1, #1
 8003796:	7c20      	ldrb	r0, [r4, #16]
 8003798:	68a3      	ldr	r3, [r4, #8]
 800379a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379c:	4798      	blx	r3
 800379e:	48c5      	ldr	r0, [pc, #788]	; (8003ab4 <.text_3>)
 80037a0:	83e0      	strh	r0, [r4, #30]
 80037a2:	25eb      	movs	r5, #235	; 0xeb
 80037a4:	006d      	lsls	r5, r5, #1
 80037a6:	e6f7      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 80037a8:	4668      	mov	r0, sp
 80037aa:	7b00      	ldrb	r0, [r0, #12]
 80037ac:	2811      	cmp	r0, #17
 80037ae:	d10b      	bne.n	80037c8 <__iar_annotation$$branch+0x908>
 80037b0:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80037b2:	4001      	ands	r1, r0
 80037b4:	2906      	cmp	r1, #6
 80037b6:	d107      	bne.n	80037c8 <__iar_annotation$$branch+0x908>
 80037b8:	2026      	movs	r0, #38	; 0x26
 80037ba:	7460      	strb	r0, [r4, #17]
 80037bc:	2014      	movs	r0, #20
 80037be:	4669      	mov	r1, sp
 80037c0:	7308      	strb	r0, [r1, #12]
 80037c2:	0020      	movs	r0, r4
 80037c4:	f7fd f8c7 	bl	8000956 <PE_Clear_RxEvent>
 80037c8:	8be0      	ldrh	r0, [r4, #30]
 80037ca:	03a9      	lsls	r1, r5, #14
 80037cc:	4288      	cmp	r0, r1
 80037ce:	d1ea      	bne.n	80037a6 <__iar_annotation$$branch+0x8e6>
 80037d0:	68a0      	ldr	r0, [r4, #8]
 80037d2:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80037d4:	2800      	cmp	r0, #0
 80037d6:	d000      	beq.n	80037da <__iar_annotation$$branch+0x91a>
 80037d8:	e13a      	b.n	8003a50 <__iar_annotation$$branch+0x5e>
 80037da:	200f      	movs	r0, #15
 80037dc:	e6bd      	b.n	800355a <__iar_annotation$$branch+0x69a>
 80037de:	8be0      	ldrh	r0, [r4, #30]
 80037e0:	03a9      	lsls	r1, r5, #14
 80037e2:	4288      	cmp	r0, r1
 80037e4:	d1df      	bne.n	80037a6 <__iar_annotation$$branch+0x8e6>
 80037e6:	220e      	movs	r2, #14
 80037e8:	2101      	movs	r1, #1
 80037ea:	7c20      	ldrb	r0, [r4, #16]
 80037ec:	68a3      	ldr	r3, [r4, #8]
 80037ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f0:	4798      	blx	r3
 80037f2:	6860      	ldr	r0, [r4, #4]
 80037f4:	7800      	ldrb	r0, [r0, #0]
 80037f6:	0780      	lsls	r0, r0, #30
 80037f8:	0f80      	lsrs	r0, r0, #30
 80037fa:	2802      	cmp	r0, #2
 80037fc:	d102      	bne.n	8003804 <__iar_annotation$$branch+0x944>
 80037fe:	7c20      	ldrb	r0, [r4, #16]
 8003800:	f001 ffb1 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 8003804:	0020      	movs	r0, r4
 8003806:	f7fd f9cb 	bl	8000ba0 <PE_Reset_StateMachine>
 800380a:	2115      	movs	r1, #21
 800380c:	e74e      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 800380e:	2803      	cmp	r0, #3
 8003810:	d110      	bne.n	8003834 <__iar_annotation$$branch+0x974>
 8003812:	2000      	movs	r0, #0
 8003814:	7720      	strb	r0, [r4, #28]
 8003816:	6860      	ldr	r0, [r4, #4]
 8003818:	7800      	ldrb	r0, [r0, #0]
 800381a:	0780      	lsls	r0, r0, #30
 800381c:	0f80      	lsrs	r0, r0, #30
 800381e:	2802      	cmp	r0, #2
 8003820:	d102      	bne.n	8003828 <__iar_annotation$$branch+0x968>
 8003822:	7c20      	ldrb	r0, [r4, #16]
 8003824:	f001 ff9f 	bl	8005766 <USBPD_PRL_SRCReleaseSinkNG>
 8003828:	2004      	movs	r0, #4
 800382a:	7460      	strb	r0, [r4, #17]
 800382c:	2167      	movs	r1, #103	; 0x67
 800382e:	7c20      	ldrb	r0, [r4, #16]
 8003830:	f7fc fe26 	bl	8000480 <USBPD_PE_Notification>
 8003834:	4668      	mov	r0, sp
 8003836:	7b00      	ldrb	r0, [r0, #12]
 8003838:	2814      	cmp	r0, #20
 800383a:	d00d      	beq.n	8003858 <__iar_annotation$$branch+0x998>
 800383c:	0020      	movs	r0, r4
 800383e:	f7fe f917 	bl	8001a70 <PE_ManageRXEvent>
 8003842:	4668      	mov	r0, sp
 8003844:	7b00      	ldrb	r0, [r0, #12]
 8003846:	2814      	cmp	r0, #20
 8003848:	d005      	beq.n	8003856 <__iar_annotation$$branch+0x996>
 800384a:	2014      	movs	r0, #20
 800384c:	4669      	mov	r1, sp
 800384e:	7308      	strb	r0, [r1, #12]
 8003850:	0020      	movs	r0, r4
 8003852:	f7fd f880 	bl	8000956 <PE_Clear_RxEvent>
 8003856:	e69f      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003858:	6960      	ldr	r0, [r4, #20]
 800385a:	0cc0      	lsrs	r0, r0, #19
 800385c:	03ad      	lsls	r5, r5, #14
 800385e:	2800      	cmp	r0, #0
 8003860:	d01e      	beq.n	80038a0 <__iar_annotation$$branch+0x9e0>
 8003862:	8c21      	ldrh	r1, [r4, #32]
 8003864:	42a9      	cmp	r1, r5
 8003866:	d10e      	bne.n	8003886 <__iar_annotation$$branch+0x9c6>
 8003868:	200f      	movs	r0, #15
 800386a:	7460      	strb	r0, [r4, #17]
 800386c:	2000      	movs	r0, #0
 800386e:	9000      	str	r0, [sp, #0]
 8003870:	2300      	movs	r3, #0
 8003872:	2270      	movs	r2, #112	; 0x70
 8003874:	7c21      	ldrb	r1, [r4, #16]
 8003876:	2009      	movs	r0, #9
 8003878:	4da5      	ldr	r5, [pc, #660]	; (8003b10 <.text_5>)
 800387a:	682d      	ldr	r5, [r5, #0]
 800387c:	47a8      	blx	r5
 800387e:	78b0      	ldrb	r0, [r6, #2]
 8003880:	1c40      	adds	r0, r0, #1
 8003882:	70b0      	strb	r0, [r6, #2]
 8003884:	e6fc      	b.n	8003680 <__iar_annotation$$branch+0x7c0>
 8003886:	8ea1      	ldrh	r1, [r4, #52]	; 0x34
 8003888:	0509      	lsls	r1, r1, #20
 800388a:	0f49      	lsrs	r1, r1, #29
 800388c:	180a      	adds	r2, r1, r0
 800388e:	2333      	movs	r3, #51	; 0x33
 8003890:	435a      	muls	r2, r3
 8003892:	4315      	orrs	r5, r2
 8003894:	8425      	strh	r5, [r4, #32]
 8003896:	180d      	adds	r5, r1, r0
 8003898:	2033      	movs	r0, #51	; 0x33
 800389a:	4345      	muls	r5, r0
 800389c:	b2ad      	uxth	r5, r5
 800389e:	e67b      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 80038a0:	8ca0      	ldrh	r0, [r4, #36]	; 0x24
 80038a2:	42a8      	cmp	r0, r5
 80038a4:	d099      	beq.n	80037da <__iar_annotation$$branch+0x91a>
 80038a6:	7c20      	ldrb	r0, [r4, #16]
 80038a8:	f7fd f87a 	bl	80009a0 <PE_PRL_Control_RxEvent>
 80038ac:	2800      	cmp	r0, #0
 80038ae:	d113      	bne.n	80038d8 <__iar_annotation$$branch+0xa18>
 80038b0:	2032      	movs	r0, #50	; 0x32
 80038b2:	5c20      	ldrb	r0, [r4, r0]
 80038b4:	2800      	cmp	r0, #0
 80038b6:	d00f      	beq.n	80038d8 <__iar_annotation$$branch+0xa18>
 80038b8:	2133      	movs	r1, #51	; 0x33
 80038ba:	5c61      	ldrb	r1, [r4, r1]
 80038bc:	2231      	movs	r2, #49	; 0x31
 80038be:	54a1      	strb	r1, [r4, r2]
 80038c0:	7460      	strb	r0, [r4, #17]
 80038c2:	2500      	movs	r5, #0
 80038c4:	2132      	movs	r1, #50	; 0x32
 80038c6:	5465      	strb	r5, [r4, r1]
 80038c8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80038ca:	62e0      	str	r0, [r4, #44]	; 0x2c
 80038cc:	6960      	ldr	r0, [r4, #20]
 80038ce:	2180      	movs	r1, #128	; 0x80
 80038d0:	01c9      	lsls	r1, r1, #7
 80038d2:	4301      	orrs	r1, r0
 80038d4:	6161      	str	r1, [r4, #20]
 80038d6:	e65f      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 80038d8:	8c60      	ldrh	r0, [r4, #34]	; 0x22
 80038da:	42a8      	cmp	r0, r5
 80038dc:	d104      	bne.n	80038e8 <__iar_annotation$$branch+0x4>
 80038de:	2500      	movs	r5, #0
 80038e0:	8465      	strh	r5, [r4, #34]	; 0x22
 80038e2:	7930      	ldrb	r0, [r6, #4]

080038e4 <__iar_annotation$$branch>:
 80038e4:	f7ff fb87 	bl	8002ff6 <__iar_annotation$$branch+0x136>
 80038e8:	0020      	movs	r0, r4
 80038ea:	f7fd fd83 	bl	80013f4 <PE_CalculateMinTiming>
 80038ee:	e080      	b.n	80039f2 <__iar_annotation$$branch>
 80038f0:	2000      	movs	r0, #0
 80038f2:	9002      	str	r0, [sp, #8]
 80038f4:	2003      	movs	r0, #3
 80038f6:	9001      	str	r0, [sp, #4]
 80038f8:	2001      	movs	r0, #1
 80038fa:	9000      	str	r0, [sp, #0]
 80038fc:	0023      	movs	r3, r4
 80038fe:	332c      	adds	r3, #44	; 0x2c
 8003900:	2206      	movs	r2, #6
 8003902:	2100      	movs	r1, #0
 8003904:	0020      	movs	r0, r4
 8003906:	f7fd fe2e 	bl	8001566 <PE_Send_DataMessage>
 800390a:	2800      	cmp	r0, #0
 800390c:	d1e3      	bne.n	80038d6 <__iar_annotation$$branch+0xa16>
 800390e:	215d      	movs	r1, #93	; 0x5d
 8003910:	e6cc      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 8003912:	2000      	movs	r0, #0
 8003914:	9004      	str	r0, [sp, #16]
 8003916:	ab04      	add	r3, sp, #16
 8003918:	aa05      	add	r2, sp, #20
 800391a:	210a      	movs	r1, #10
 800391c:	4668      	mov	r0, sp
 800391e:	7b40      	ldrb	r0, [r0, #13]
 8003920:	68a7      	ldr	r7, [r4, #8]
 8003922:	697f      	ldr	r7, [r7, #20]
 8003924:	47b8      	blx	r7
 8003926:	2104      	movs	r1, #4
 8003928:	9804      	ldr	r0, [sp, #16]
 800392a:	f7fd fd8f 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 800392e:	2800      	cmp	r0, #0
 8003930:	d11f      	bne.n	8003972 <__iar_annotation$$branch+0x8e>
 8003932:	71f0      	strb	r0, [r6, #7]
 8003934:	7230      	strb	r0, [r6, #8]
 8003936:	7c20      	ldrb	r0, [r4, #16]
 8003938:	f7fd fa04 	bl	8000d44 <PE_Get_UnchunkedSupport>
 800393c:	2800      	cmp	r0, #0
 800393e:	d103      	bne.n	8003948 <__iar_annotation$$branch+0x64>
 8003940:	7a30      	ldrb	r0, [r6, #8]
 8003942:	2180      	movs	r1, #128	; 0x80
 8003944:	4301      	orrs	r1, r0
 8003946:	7231      	strb	r1, [r6, #8]
 8003948:	9a04      	ldr	r2, [sp, #16]
 800394a:	a905      	add	r1, sp, #20
 800394c:	4871      	ldr	r0, [pc, #452]	; (8003b14 <.text_6>)
 800394e:	1820      	adds	r0, r4, r0
 8003950:	f018 fe08 	bl	801c564 <__aeabi_memcpy>
 8003954:	2000      	movs	r0, #0
 8003956:	9002      	str	r0, [sp, #8]
 8003958:	2003      	movs	r0, #3
 800395a:	9001      	str	r0, [sp, #4]
 800395c:	2008      	movs	r0, #8
 800395e:	9000      	str	r0, [sp, #0]
 8003960:	486d      	ldr	r0, [pc, #436]	; (8003b18 <.text_7>)
 8003962:	1823      	adds	r3, r4, r0
 8003964:	220c      	movs	r2, #12
 8003966:	2100      	movs	r1, #0
 8003968:	0020      	movs	r0, r4
 800396a:	f7fd ff2f 	bl	80017cc <PE_Send_ExtendedMessage>
 800396e:	214c      	movs	r1, #76	; 0x4c
 8003970:	e69c      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 8003972:	2001      	movs	r0, #1
 8003974:	e510      	b.n	8003398 <__iar_annotation$$branch+0x4d8>
 8003976:	2001      	movs	r0, #1
 8003978:	9000      	str	r0, [sp, #0]
 800397a:	2339      	movs	r3, #57	; 0x39
 800397c:	7832      	ldrb	r2, [r6, #0]
 800397e:	2033      	movs	r0, #51	; 0x33
 8003980:	5c21      	ldrb	r1, [r4, r0]
 8003982:	0020      	movs	r0, r4
 8003984:	f7fd fdc4 	bl	8001510 <PE_Send_CtrlMessage>
 8003988:	2800      	cmp	r0, #0
 800398a:	d144      	bne.n	8003a16 <__iar_annotation$$branch+0x24>
 800398c:	7870      	ldrb	r0, [r6, #1]
 800398e:	7720      	strb	r0, [r4, #28]
 8003990:	83e7      	strh	r7, [r4, #30]
 8003992:	251b      	movs	r5, #27
 8003994:	2144      	movs	r1, #68	; 0x44
 8003996:	e689      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 8003998:	8be0      	ldrh	r0, [r4, #30]
 800399a:	03a9      	lsls	r1, r5, #14
 800399c:	4288      	cmp	r0, r1
 800399e:	d104      	bne.n	80039aa <__iar_annotation$$branch+0xc6>
 80039a0:	4668      	mov	r0, sp
 80039a2:	7b00      	ldrb	r0, [r0, #12]
 80039a4:	2814      	cmp	r0, #20
 80039a6:	d100      	bne.n	80039aa <__iar_annotation$$branch+0xc6>
 80039a8:	e5d6      	b.n	8003558 <__iar_annotation$$branch+0x698>
 80039aa:	4668      	mov	r0, sp
 80039ac:	7b00      	ldrb	r0, [r0, #12]
 80039ae:	2814      	cmp	r0, #20
 80039b0:	d031      	beq.n	8003a16 <__iar_annotation$$branch+0x24>
 80039b2:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 80039b4:	0bc1      	lsrs	r1, r0, #15
 80039b6:	d003      	beq.n	80039c0 <__iar_annotation$$branch+0xdc>
 80039b8:	0020      	movs	r0, r4
 80039ba:	f7fd fe11 	bl	80015e0 <PE_Check_ExtendedMessage>
 80039be:	e740      	b.n	8003842 <__iar_annotation$$branch+0x982>
 80039c0:	06c0      	lsls	r0, r0, #27
 80039c2:	0ec0      	lsrs	r0, r0, #27
 80039c4:	2810      	cmp	r0, #16
 80039c6:	d000      	beq.n	80039ca <__iar_annotation$$branch+0xe6>
 80039c8:	e5c6      	b.n	8003558 <__iar_annotation$$branch+0x698>
 80039ca:	2014      	movs	r0, #20
 80039cc:	4669      	mov	r1, sp
 80039ce:	7308      	strb	r0, [r1, #12]
 80039d0:	0020      	movs	r0, r4
 80039d2:	f7fc ffc0 	bl	8000956 <PE_Clear_RxEvent>
 80039d6:	2500      	movs	r5, #0
 80039d8:	83e5      	strh	r5, [r4, #30]
 80039da:	2003      	movs	r0, #3
 80039dc:	7460      	strb	r0, [r4, #17]
 80039de:	2159      	movs	r1, #89	; 0x59
 80039e0:	e664      	b.n	80036ac <__iar_annotation$$branch+0x7ec>
 80039e2:	0020      	movs	r0, r4
 80039e4:	f7fd ff1e 	bl	8001824 <PE_SubStateMachine_ExtendedMessages>
 80039e8:	e003      	b.n	80039f2 <__iar_annotation$$branch>
 80039ea:	a903      	add	r1, sp, #12
 80039ec:	0020      	movs	r0, r4
 80039ee:	f7fd f9bb 	bl	8000d68 <PE_SubStateMachine_Generic>

080039f2 <__iar_annotation$$branch>:
 80039f2:	f7ff fa35 	bl	8002e60 <__iar_annotation$$branch+0xc>
 80039f6:	a903      	add	r1, sp, #12
 80039f8:	0020      	movs	r0, r4
 80039fa:	f000 f9d5 	bl	8003da8 <PE_SubStateMachine_VconnSwap>
 80039fe:	0005      	movs	r5, r0
 8003a00:	6860      	ldr	r0, [r4, #4]
 8003a02:	6800      	ldr	r0, [r0, #0]
 8003a04:	0401      	lsls	r1, r0, #16
 8003a06:	0fc9      	lsrs	r1, r1, #31
 8003a08:	d006      	beq.n	8003a18 <__iar_annotation$$branch+0x26>
 8003a0a:	6820      	ldr	r0, [r4, #0]
 8003a0c:	6801      	ldr	r1, [r0, #0]
 8003a0e:	4668      	mov	r0, sp
 8003a10:	7b40      	ldrb	r0, [r0, #13]
 8003a12:	f001 fec7 	bl	80057a4 <USBPD_PRL_SOPCapability>
 8003a16:	e5bf      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003a18:	2101      	movs	r1, #1
 8003a1a:	e7f8      	b.n	8003a0e <__iar_annotation$$branch+0x1c>
 8003a1c:	4668      	mov	r0, sp
 8003a1e:	7b00      	ldrb	r0, [r0, #12]
 8003a20:	2811      	cmp	r0, #17
 8003a22:	d111      	bne.n	8003a48 <__iar_annotation$$branch+0x56>
 8003a24:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8003a26:	4001      	ands	r1, r0
 8003a28:	2913      	cmp	r1, #19
 8003a2a:	d10d      	bne.n	8003a48 <__iar_annotation$$branch+0x56>
 8003a2c:	2014      	movs	r0, #20
 8003a2e:	4669      	mov	r1, sp
 8003a30:	7308      	strb	r0, [r1, #12]
 8003a32:	0020      	movs	r0, r4
 8003a34:	f7fc ff8f 	bl	8000956 <PE_Clear_RxEvent>
 8003a38:	2000      	movs	r0, #0
 8003a3a:	9000      	str	r0, [sp, #0]
 8003a3c:	2320      	movs	r3, #32
 8003a3e:	2203      	movs	r2, #3
 8003a40:	2100      	movs	r1, #0
 8003a42:	0020      	movs	r0, r4
 8003a44:	f7fd fd64 	bl	8001510 <PE_Send_CtrlMessage>
 8003a48:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
 8003a4a:	03a9      	lsls	r1, r5, #14
 8003a4c:	4288      	cmp	r0, r1
 8003a4e:	d106      	bne.n	8003a5e <__iar_annotation$$branch+0x6c>
 8003a50:	2092      	movs	r0, #146	; 0x92
 8003a52:	e582      	b.n	800355a <__iar_annotation$$branch+0x69a>
 8003a54:	4668      	mov	r0, sp
 8003a56:	7b01      	ldrb	r1, [r0, #12]
 8003a58:	0020      	movs	r0, r4
 8003a5a:	f001 fc05 	bl	8005268 <PE_StateMachine_UVDM>
 8003a5e:	e59b      	b.n	8003598 <__iar_annotation$$branch+0x6d8>
 8003a60:	6960      	ldr	r0, [r4, #20]
 8003a62:	2701      	movs	r7, #1
 8003a64:	0b41      	lsrs	r1, r0, #13
 8003a66:	4039      	ands	r1, r7
 8003a68:	d019      	beq.n	8003a9e <__iar_annotation$$branch+0xac>
 8003a6a:	0b80      	lsrs	r0, r0, #14
 8003a6c:	4038      	ands	r0, r7
 8003a6e:	d007      	beq.n	8003a80 <__iar_annotation$$branch+0x8e>
 8003a70:	215b      	movs	r1, #91	; 0x5b
 8003a72:	7c20      	ldrb	r0, [r4, #16]
 8003a74:	f7fc fd04 	bl	8000480 <USBPD_PE_Notification>
 8003a78:	6960      	ldr	r0, [r4, #20]
 8003a7a:	4928      	ldr	r1, [pc, #160]	; (8003b1c <.text_8>)
 8003a7c:	4001      	ands	r1, r0
 8003a7e:	6161      	str	r1, [r4, #20]
 8003a80:	2003      	movs	r0, #3
 8003a82:	7460      	strb	r0, [r4, #17]
 8003a84:	7ca1      	ldrb	r1, [r4, #18]
 8003a86:	2903      	cmp	r1, #3
 8003a88:	d008      	beq.n	8003a9c <__iar_annotation$$branch+0xaa>
 8003a8a:	74a0      	strb	r0, [r4, #18]
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	9000      	str	r0, [sp, #0]
 8003a90:	2300      	movs	r3, #0
 8003a92:	2203      	movs	r2, #3
 8003a94:	7c21      	ldrb	r1, [r4, #16]
 8003a96:	2004      	movs	r0, #4
 8003a98:	6835      	ldr	r5, [r6, #0]
 8003a9a:	47a8      	blx	r5
 8003a9c:	2501      	movs	r5, #1
 8003a9e:	6960      	ldr	r0, [r4, #20]
 8003aa0:	491f      	ldr	r1, [pc, #124]	; (8003b20 <.text_9>)
 8003aa2:	4001      	ands	r1, r0
 8003aa4:	6161      	str	r1, [r4, #20]
 8003aa6:	2d00      	cmp	r5, #0
 8003aa8:	d101      	bne.n	8003aae <__iar_annotation$$branch>

08003aaa <__iar_annotation$$branch>:
 8003aaa:	f7ff f8c9 	bl	8002c40 <USBPD_PE_StateMachine_SRC+0xb4>

08003aae <__iar_annotation$$branch>:
 8003aae:	f7ff fa0b 	bl	8002ec8 <__iar_annotation$$branch+0x8>
	...

08003ab4 <.text_3>:
 8003ab4:	000081d6 	.word	0x000081d6

08003ab8 <PE_Send_SRCCapabilities>:
 8003ab8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003aba:	0004      	movs	r4, r0
 8003abc:	000d      	movs	r5, r1
 8003abe:	2000      	movs	r0, #0
 8003ac0:	9002      	str	r0, [sp, #8]
 8003ac2:	ab02      	add	r3, sp, #8
 8003ac4:	4817      	ldr	r0, [pc, #92]	; (8003b24 <.text_10>)
 8003ac6:	1822      	adds	r2, r4, r0
 8003ac8:	2100      	movs	r1, #0
 8003aca:	7c20      	ldrb	r0, [r4, #16]
 8003acc:	68a6      	ldr	r6, [r4, #8]
 8003ace:	6976      	ldr	r6, [r6, #20]
 8003ad0:	47b0      	blx	r6
 8003ad2:	9802      	ldr	r0, [sp, #8]
 8003ad4:	1c80      	adds	r0, r0, #2
 8003ad6:	9002      	str	r0, [sp, #8]
 8003ad8:	2104      	movs	r1, #4
 8003ada:	9802      	ldr	r0, [sp, #8]
 8003adc:	f7fd fcb6 	bl	800144c <PE_CheckDataSizeFromGetDataInfo>
 8003ae0:	2800      	cmp	r0, #0
 8003ae2:	d113      	bne.n	8003b0c <PE_Send_SRCCapabilities+0x54>
 8003ae4:	6860      	ldr	r0, [r4, #4]
 8003ae6:	6800      	ldr	r0, [r0, #0]
 8003ae8:	04c1      	lsls	r1, r0, #19
 8003aea:	0fc9      	lsrs	r1, r1, #31
 8003aec:	d00e      	beq.n	8003b0c <PE_Send_SRCCapabilities+0x54>
 8003aee:	9501      	str	r5, [sp, #4]
 8003af0:	9802      	ldr	r0, [sp, #8]
 8003af2:	b280      	uxth	r0, r0
 8003af4:	9000      	str	r0, [sp, #0]
 8003af6:	4808      	ldr	r0, [pc, #32]	; (8003b18 <.text_7>)
 8003af8:	1823      	adds	r3, r4, r0
 8003afa:	2201      	movs	r2, #1
 8003afc:	2100      	movs	r1, #0
 8003afe:	7c20      	ldrb	r0, [r4, #16]
 8003b00:	f001 fe54 	bl	80057ac <USBPD_PRL_SendMessage>
 8003b04:	2803      	cmp	r0, #3
 8003b06:	d0e7      	beq.n	8003ad8 <PE_Send_SRCCapabilities+0x20>
 8003b08:	b004      	add	sp, #16
 8003b0a:	bd70      	pop	{r4, r5, r6, pc}
 8003b0c:	2010      	movs	r0, #16
 8003b0e:	e7fb      	b.n	8003b08 <PE_Send_SRCCapabilities+0x50>

08003b10 <.text_5>:
 8003b10:	20000000 	.word	0x20000000

08003b14 <.text_6>:
 8003b14:	00000267 	.word	0x00000267

08003b18 <.text_7>:
 8003b18:	00000263 	.word	0x00000263

08003b1c <.text_8>:
 8003b1c:	ffffbfff 	.word	0xffffbfff

08003b20 <.text_9>:
 8003b20:	ffffdfff 	.word	0xffffdfff

08003b24 <.text_10>:
 8003b24:	00000265 	.word	0x00000265

08003b28 <PE_StateMachine_VDMCable>:
 8003b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b2a:	b08c      	sub	sp, #48	; 0x30
 8003b2c:	0004      	movs	r4, r0
 8003b2e:	2502      	movs	r5, #2
 8003b30:	2607      	movs	r6, #7
 8003b32:	7c60      	ldrb	r0, [r4, #17]
 8003b34:	2805      	cmp	r0, #5
 8003b36:	d002      	beq.n	8003b3e <PE_StateMachine_VDMCable+0x16>
 8003b38:	289a      	cmp	r0, #154	; 0x9a
 8003b3a:	d072      	beq.n	8003c22 <PE_StateMachine_VDMCable+0xfa>
 8003b3c:	e127      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003b3e:	6860      	ldr	r0, [r4, #4]
 8003b40:	7800      	ldrb	r0, [r0, #0]
 8003b42:	0781      	lsls	r1, r0, #30
 8003b44:	0f89      	lsrs	r1, r1, #30
 8003b46:	0020      	movs	r0, r4
 8003b48:	f000 fa5e 	bl	8004008 <PE_ExtRevisionInteroperability_Cable>
 8003b4c:	2094      	movs	r0, #148	; 0x94
 8003b4e:	0080      	lsls	r0, r0, #2
 8003b50:	5821      	ldr	r1, [r4, r0]
 8003b52:	201f      	movs	r0, #31
 8003b54:	4381      	bics	r1, r0
 8003b56:	488f      	ldr	r0, [pc, #572]	; (8003d94 <.text_3>)
 8003b58:	4308      	orrs	r0, r1
 8003b5a:	2194      	movs	r1, #148	; 0x94
 8003b5c:	0089      	lsls	r1, r1, #2
 8003b5e:	5060      	str	r0, [r4, r1]
 8003b60:	6861      	ldr	r1, [r4, #4]
 8003b62:	9100      	str	r1, [sp, #0]
 8003b64:	2101      	movs	r1, #1
 8003b66:	9a00      	ldr	r2, [sp, #0]
 8003b68:	6812      	ldr	r2, [r2, #0]
 8003b6a:	0953      	lsrs	r3, r2, #5
 8003b6c:	400b      	ands	r3, r1
 8003b6e:	4a8a      	ldr	r2, [pc, #552]	; (8003d98 <.text_4>)
 8003b70:	4002      	ands	r2, r0
 8003b72:	0358      	lsls	r0, r3, #13
 8003b74:	4310      	orrs	r0, r2
 8003b76:	22ff      	movs	r2, #255	; 0xff
 8003b78:	0612      	lsls	r2, r2, #24
 8003b7a:	4302      	orrs	r2, r0
 8003b7c:	2094      	movs	r0, #148	; 0x94
 8003b7e:	0080      	lsls	r0, r0, #2
 8003b80:	5022      	str	r2, [r4, r0]
 8003b82:	9800      	ldr	r0, [sp, #0]
 8003b84:	6800      	ldr	r0, [r0, #0]
 8003b86:	0880      	lsrs	r0, r0, #2
 8003b88:	4001      	ands	r1, r0
 8003b8a:	d003      	beq.n	8003b94 <PE_StateMachine_VDMCable+0x6c>
 8003b8c:	6960      	ldr	r0, [r4, #20]
 8003b8e:	0741      	lsls	r1, r0, #29
 8003b90:	0fc8      	lsrs	r0, r1, #31
 8003b92:	e000      	b.n	8003b96 <PE_StateMachine_VDMCable+0x6e>
 8003b94:	2002      	movs	r0, #2
 8003b96:	2194      	movs	r1, #148	; 0x94
 8003b98:	0089      	lsls	r1, r1, #2
 8003b9a:	1867      	adds	r7, r4, r1
 8003b9c:	9002      	str	r0, [sp, #8]
 8003b9e:	209a      	movs	r0, #154	; 0x9a
 8003ba0:	9001      	str	r0, [sp, #4]
 8003ba2:	2001      	movs	r0, #1
 8003ba4:	9000      	str	r0, [sp, #0]
 8003ba6:	003b      	movs	r3, r7
 8003ba8:	220f      	movs	r2, #15
 8003baa:	2101      	movs	r1, #1
 8003bac:	0020      	movs	r0, r4
 8003bae:	f7fd fcda 	bl	8001566 <PE_Send_DataMessage>
 8003bb2:	2800      	cmp	r0, #0
 8003bb4:	d109      	bne.n	8003bca <PE_StateMachine_VDMCable+0xa2>
 8003bb6:	6960      	ldr	r0, [r4, #20]
 8003bb8:	03e9      	lsls	r1, r5, #15
 8003bba:	4301      	orrs	r1, r0
 8003bbc:	6161      	str	r1, [r4, #20]
 8003bbe:	2051      	movs	r0, #81	; 0x51
 8003bc0:	7720      	strb	r0, [r4, #28]
 8003bc2:	4876      	ldr	r0, [pc, #472]	; (8003d9c <.text_5>)
 8003bc4:	8460      	strh	r0, [r4, #34]	; 0x22
 8003bc6:	251e      	movs	r5, #30
 8003bc8:	e0e1      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003bca:	2809      	cmp	r0, #9
 8003bcc:	d0fc      	beq.n	8003bc8 <PE_StateMachine_VDMCable+0xa0>
 8003bce:	7cb8      	ldrb	r0, [r7, #18]
 8003bd0:	2815      	cmp	r0, #21
 8003bd2:	d202      	bcs.n	8003bda <PE_StateMachine_VDMCable+0xb2>
 8003bd4:	4872      	ldr	r0, [pc, #456]	; (8003da0 <.text_6>)
 8003bd6:	8460      	strh	r0, [r4, #34]	; 0x22
 8003bd8:	e00a      	b.n	8003bf0 <PE_StateMachine_VDMCable+0xc8>
 8003bda:	68e0      	ldr	r0, [r4, #12]
 8003bdc:	6940      	ldr	r0, [r0, #20]
 8003bde:	9000      	str	r0, [sp, #0]
 8003be0:	2800      	cmp	r0, #0
 8003be2:	d005      	beq.n	8003bf0 <PE_StateMachine_VDMCable+0xc8>
 8003be4:	2300      	movs	r3, #0
 8003be6:	2205      	movs	r2, #5
 8003be8:	2101      	movs	r1, #1
 8003bea:	7c20      	ldrb	r0, [r4, #16]
 8003bec:	9f00      	ldr	r7, [sp, #0]
 8003bee:	47b8      	blx	r7
 8003bf0:	6860      	ldr	r0, [r4, #4]
 8003bf2:	6800      	ldr	r0, [r0, #0]
 8003bf4:	0a00      	lsrs	r0, r0, #8
 8003bf6:	4030      	ands	r0, r6
 8003bf8:	2803      	cmp	r0, #3
 8003bfa:	d100      	bne.n	8003bfe <PE_StateMachine_VDMCable+0xd6>
 8003bfc:	e0a4      	b.n	8003d48 <PE_StateMachine_VDMCable+0x220>
 8003bfe:	4869      	ldr	r0, [pc, #420]	; (8003da4 <.text_7>)
 8003c00:	8be1      	ldrh	r1, [r4, #30]
 8003c02:	4201      	tst	r1, r0
 8003c04:	d00b      	beq.n	8003c1e <PE_StateMachine_VDMCable+0xf6>
 8003c06:	2108      	movs	r1, #8
 8003c08:	7461      	strb	r1, [r4, #17]
 8003c0a:	8be1      	ldrh	r1, [r4, #30]
 8003c0c:	4001      	ands	r1, r0
 8003c0e:	292d      	cmp	r1, #45	; 0x2d
 8003c10:	d203      	bcs.n	8003c1a <PE_StateMachine_VDMCable+0xf2>
 8003c12:	8be1      	ldrh	r1, [r4, #30]
 8003c14:	0005      	movs	r5, r0
 8003c16:	400d      	ands	r5, r1
 8003c18:	e0b9      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003c1a:	252d      	movs	r5, #45	; 0x2d
 8003c1c:	e0b7      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003c1e:	7466      	strb	r6, [r4, #17]
 8003c20:	e0b5      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003c22:	9101      	str	r1, [sp, #4]
 8003c24:	2001      	movs	r0, #1
 8003c26:	f7fc fecf 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8003c2a:	4669      	mov	r1, sp
 8003c2c:	7008      	strb	r0, [r1, #0]
 8003c2e:	8ea1      	ldrh	r1, [r4, #52]	; 0x34
 8003c30:	2700      	movs	r7, #0
 8003c32:	221f      	movs	r2, #31
 8003c34:	9801      	ldr	r0, [sp, #4]
 8003c36:	7800      	ldrb	r0, [r0, #0]
 8003c38:	466b      	mov	r3, sp
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	4298      	cmp	r0, r3
 8003c3e:	d14f      	bne.n	8003ce0 <PE_StateMachine_VDMCable+0x1b8>
 8003c40:	0bc8      	lsrs	r0, r1, #15
 8003c42:	d14d      	bne.n	8003ce0 <PE_StateMachine_VDMCable+0x1b8>
 8003c44:	0b08      	lsrs	r0, r1, #12
 8003c46:	4230      	tst	r0, r6
 8003c48:	d04a      	beq.n	8003ce0 <PE_StateMachine_VDMCable+0x1b8>
 8003c4a:	201f      	movs	r0, #31
 8003c4c:	4008      	ands	r0, r1
 8003c4e:	280f      	cmp	r0, #15
 8003c50:	d146      	bne.n	8003ce0 <PE_StateMachine_VDMCable+0x1b8>
 8003c52:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003c54:	7880      	ldrb	r0, [r0, #2]
 8003c56:	9000      	str	r0, [sp, #0]
 8003c58:	4002      	ands	r2, r0
 8003c5a:	2a01      	cmp	r2, #1
 8003c5c:	d13b      	bne.n	8003cd6 <PE_StateMachine_VDMCable+0x1ae>
 8003c5e:	0980      	lsrs	r0, r0, #6
 8003c60:	d039      	beq.n	8003cd6 <PE_StateMachine_VDMCable+0x1ae>
 8003c62:	0608      	lsls	r0, r1, #24
 8003c64:	0f81      	lsrs	r1, r0, #30
 8003c66:	0020      	movs	r0, r4
 8003c68:	f000 f9ce 	bl	8004008 <PE_ExtRevisionInteroperability_Cable>
 8003c6c:	68e0      	ldr	r0, [r4, #12]
 8003c6e:	6940      	ldr	r0, [r0, #20]
 8003c70:	2800      	cmp	r0, #0
 8003c72:	d023      	beq.n	8003cbc <PE_StateMachine_VDMCable+0x194>
 8003c74:	9800      	ldr	r0, [sp, #0]
 8003c76:	0985      	lsrs	r5, r0, #6
 8003c78:	07a8      	lsls	r0, r5, #30
 8003c7a:	0f80      	lsrs	r0, r0, #30
 8003c7c:	2801      	cmp	r0, #1
 8003c7e:	d11d      	bne.n	8003cbc <PE_StateMachine_VDMCable+0x194>
 8003c80:	aa03      	add	r2, sp, #12
 8003c82:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003c84:	1d81      	adds	r1, r0, #6
 8003c86:	7c20      	ldrb	r0, [r4, #16]
 8003c88:	f001 fb9a 	bl	80053c0 <PE_SVDM_CheckIdentity>
 8003c8c:	2800      	cmp	r0, #0
 8003c8e:	d111      	bne.n	8003cb4 <PE_StateMachine_VDMCable+0x18c>
 8003c90:	ab03      	add	r3, sp, #12
 8003c92:	07aa      	lsls	r2, r5, #30
 8003c94:	0f92      	lsrs	r2, r2, #30
 8003c96:	2101      	movs	r1, #1
 8003c98:	7c20      	ldrb	r0, [r4, #16]
 8003c9a:	68e5      	ldr	r5, [r4, #12]
 8003c9c:	696d      	ldr	r5, [r5, #20]
 8003c9e:	47a8      	blx	r5
 8003ca0:	2152      	movs	r1, #82	; 0x52
 8003ca2:	7c20      	ldrb	r0, [r4, #16]
 8003ca4:	f7fc fbec 	bl	8000480 <USBPD_PE_Notification>
 8003ca8:	2014      	movs	r0, #20
 8003caa:	2194      	movs	r1, #148	; 0x94
 8003cac:	0089      	lsls	r1, r1, #2
 8003cae:	1861      	adds	r1, r4, r1
 8003cb0:	7488      	strb	r0, [r1, #18]
 8003cb2:	e003      	b.n	8003cbc <PE_StateMachine_VDMCable+0x194>
 8003cb4:	211b      	movs	r1, #27
 8003cb6:	7c20      	ldrb	r0, [r4, #16]
 8003cb8:	f7fc fbe2 	bl	8000480 <USBPD_PE_Notification>
 8003cbc:	8467      	strh	r7, [r4, #34]	; 0x22
 8003cbe:	6860      	ldr	r0, [r4, #4]
 8003cc0:	6800      	ldr	r0, [r0, #0]
 8003cc2:	0a00      	lsrs	r0, r0, #8
 8003cc4:	4030      	ands	r0, r6
 8003cc6:	2803      	cmp	r0, #3
 8003cc8:	d102      	bne.n	8003cd0 <PE_StateMachine_VDMCable+0x1a8>
 8003cca:	7460      	strb	r0, [r4, #17]
 8003ccc:	2500      	movs	r5, #0
 8003cce:	e002      	b.n	8003cd6 <PE_StateMachine_VDMCable+0x1ae>
 8003cd0:	7466      	strb	r6, [r4, #17]
 8003cd2:	2500      	movs	r5, #0
 8003cd4:	7727      	strb	r7, [r4, #28]
 8003cd6:	9801      	ldr	r0, [sp, #4]
 8003cd8:	7800      	ldrb	r0, [r0, #0]
 8003cda:	2814      	cmp	r0, #20
 8003cdc:	d119      	bne.n	8003d12 <PE_StateMachine_VDMCable+0x1ea>
 8003cde:	e056      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003ce0:	2003      	movs	r0, #3
 8003ce2:	400a      	ands	r2, r1
 8003ce4:	2a10      	cmp	r2, #16
 8003ce6:	d11b      	bne.n	8003d20 <PE_StateMachine_VDMCable+0x1f8>
 8003ce8:	8467      	strh	r7, [r4, #34]	; 0x22
 8003cea:	6861      	ldr	r1, [r4, #4]
 8003cec:	6809      	ldr	r1, [r1, #0]
 8003cee:	0a09      	lsrs	r1, r1, #8
 8003cf0:	4031      	ands	r1, r6
 8003cf2:	2903      	cmp	r1, #3
 8003cf4:	d102      	bne.n	8003cfc <PE_StateMachine_VDMCable+0x1d4>
 8003cf6:	7460      	strb	r0, [r4, #17]
 8003cf8:	2500      	movs	r5, #0
 8003cfa:	e002      	b.n	8003d02 <PE_StateMachine_VDMCable+0x1da>
 8003cfc:	7466      	strb	r6, [r4, #17]
 8003cfe:	2500      	movs	r5, #0
 8003d00:	7727      	strb	r7, [r4, #28]
 8003d02:	2159      	movs	r1, #89	; 0x59
 8003d04:	7c20      	ldrb	r0, [r4, #16]
 8003d06:	f7fc fbbb 	bl	8000480 <USBPD_PE_Notification>
 8003d0a:	9801      	ldr	r0, [sp, #4]
 8003d0c:	7800      	ldrb	r0, [r0, #0]
 8003d0e:	2814      	cmp	r0, #20
 8003d10:	d03d      	beq.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003d12:	2014      	movs	r0, #20
 8003d14:	9901      	ldr	r1, [sp, #4]
 8003d16:	7008      	strb	r0, [r1, #0]
 8003d18:	0020      	movs	r0, r4
 8003d1a:	f7fc fe1c 	bl	8000956 <PE_Clear_RxEvent>
 8003d1e:	e036      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003d20:	8c61      	ldrh	r1, [r4, #34]	; 0x22
 8003d22:	03aa      	lsls	r2, r5, #14
 8003d24:	4291      	cmp	r1, r2
 8003d26:	d132      	bne.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003d28:	8467      	strh	r7, [r4, #34]	; 0x22
 8003d2a:	6861      	ldr	r1, [r4, #4]
 8003d2c:	680a      	ldr	r2, [r1, #0]
 8003d2e:	0a13      	lsrs	r3, r2, #8
 8003d30:	4033      	ands	r3, r6
 8003d32:	2b03      	cmp	r3, #3
 8003d34:	d10c      	bne.n	8003d50 <PE_StateMachine_VDMCable+0x228>
 8003d36:	68e0      	ldr	r0, [r4, #12]
 8003d38:	6945      	ldr	r5, [r0, #20]
 8003d3a:	2d00      	cmp	r5, #0
 8003d3c:	d004      	beq.n	8003d48 <PE_StateMachine_VDMCable+0x220>
 8003d3e:	2300      	movs	r3, #0
 8003d40:	2204      	movs	r2, #4
 8003d42:	2101      	movs	r1, #1
 8003d44:	7c20      	ldrb	r0, [r4, #16]
 8003d46:	47a8      	blx	r5
 8003d48:	2003      	movs	r0, #3
 8003d4a:	7460      	strb	r0, [r4, #17]
 8003d4c:	2500      	movs	r5, #0
 8003d4e:	e01e      	b.n	8003d8e <PE_StateMachine_VDMCable+0x266>
 8003d50:	0e93      	lsrs	r3, r2, #26
 8003d52:	4018      	ands	r0, r3
 8003d54:	2802      	cmp	r0, #2
 8003d56:	d10e      	bne.n	8003d76 <PE_StateMachine_VDMCable+0x24e>
 8003d58:	48b7      	ldr	r0, [pc, #732]	; (8004038 <.text_10>)
 8003d5a:	4010      	ands	r0, r2
 8003d5c:	066a      	lsls	r2, r5, #25
 8003d5e:	4302      	orrs	r2, r0
 8003d60:	600a      	str	r2, [r1, #0]
 8003d62:	2101      	movs	r1, #1
 8003d64:	7c20      	ldrb	r0, [r4, #16]
 8003d66:	f001 fcea 	bl	800573e <USBPD_PRL_CBL_SetHeaderSpecification>
 8003d6a:	480d      	ldr	r0, [pc, #52]	; (8003da0 <.text_6>)
 8003d6c:	8460      	strh	r0, [r4, #34]	; 0x22
 8003d6e:	252d      	movs	r5, #45	; 0x2d
 8003d70:	2008      	movs	r0, #8
 8003d72:	7460      	strb	r0, [r4, #17]
 8003d74:	e00a      	b.n	8003d8c <PE_StateMachine_VDMCable+0x264>
 8003d76:	68e0      	ldr	r0, [r4, #12]
 8003d78:	6945      	ldr	r5, [r0, #20]
 8003d7a:	2d00      	cmp	r5, #0
 8003d7c:	d004      	beq.n	8003d88 <PE_StateMachine_VDMCable+0x260>
 8003d7e:	2300      	movs	r3, #0
 8003d80:	2204      	movs	r2, #4
 8003d82:	2101      	movs	r1, #1
 8003d84:	7c20      	ldrb	r0, [r4, #16]
 8003d86:	47a8      	blx	r5
 8003d88:	7466      	strb	r6, [r4, #17]
 8003d8a:	2500      	movs	r5, #0
 8003d8c:	7727      	strb	r7, [r4, #28]
 8003d8e:	0028      	movs	r0, r5
 8003d90:	b00d      	add	sp, #52	; 0x34
 8003d92:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003d94 <.text_3>:
 8003d94:	00008001 	.word	0x00008001

08003d98 <.text_4>:
 8003d98:	0000983f 	.word	0x0000983f

08003d9c <.text_5>:
 8003d9c:	0000801e 	.word	0x0000801e

08003da0 <.text_6>:
 8003da0:	0000802d 	.word	0x0000802d

08003da4 <.text_7>:
 8003da4:	00007fff 	.word	0x00007fff

08003da8 <PE_SubStateMachine_VconnSwap>:
 8003da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003daa:	0004      	movs	r4, r0
 8003dac:	2502      	movs	r5, #2
 8003dae:	2703      	movs	r7, #3
 8003db0:	4ea2      	ldr	r6, [pc, #648]	; (800403c <.text_11>)
 8003db2:	2014      	movs	r0, #20
 8003db4:	7c62      	ldrb	r2, [r4, #17]
 8003db6:	2a9d      	cmp	r2, #157	; 0x9d
 8003db8:	d010      	beq.n	8003ddc <PE_SubStateMachine_VconnSwap+0x34>
 8003dba:	d30e      	bcc.n	8003dda <PE_SubStateMachine_VconnSwap+0x32>
 8003dbc:	2a9f      	cmp	r2, #159	; 0x9f
 8003dbe:	d057      	beq.n	8003e70 <PE_SubStateMachine_VconnSwap+0xc8>
 8003dc0:	d33d      	bcc.n	8003e3e <PE_SubStateMachine_VconnSwap+0x96>
 8003dc2:	2aa1      	cmp	r2, #161	; 0xa1
 8003dc4:	d100      	bne.n	8003dc8 <PE_SubStateMachine_VconnSwap+0x20>
 8003dc6:	e085      	b.n	8003ed4 <PE_SubStateMachine_VconnSwap+0x12c>
 8003dc8:	d377      	bcc.n	8003eba <PE_SubStateMachine_VconnSwap+0x112>
 8003dca:	2aa3      	cmp	r2, #163	; 0xa3
 8003dcc:	d100      	bne.n	8003dd0 <PE_SubStateMachine_VconnSwap+0x28>
 8003dce:	e0a3      	b.n	8003f18 <PE_SubStateMachine_VconnSwap+0x170>
 8003dd0:	d200      	bcs.n	8003dd4 <PE_SubStateMachine_VconnSwap+0x2c>
 8003dd2:	e08e      	b.n	8003ef2 <PE_SubStateMachine_VconnSwap+0x14a>
 8003dd4:	2aa4      	cmp	r2, #164	; 0xa4
 8003dd6:	d100      	bne.n	8003dda <PE_SubStateMachine_VconnSwap+0x32>
 8003dd8:	e106      	b.n	8003fe8 <PE_SubStateMachine_VconnSwap+0x240>
 8003dda:	e113      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003ddc:	6860      	ldr	r0, [r4, #4]
 8003dde:	6800      	ldr	r0, [r0, #0]
 8003de0:	21b8      	movs	r1, #184	; 0xb8
 8003de2:	0149      	lsls	r1, r1, #5
 8003de4:	4001      	ands	r1, r0
 8003de6:	2098      	movs	r0, #152	; 0x98
 8003de8:	0140      	lsls	r0, r0, #5
 8003dea:	4281      	cmp	r1, r0
 8003dec:	d121      	bne.n	8003e32 <PE_SubStateMachine_VconnSwap+0x8a>
 8003dee:	7c20      	ldrb	r0, [r4, #16]
 8003df0:	68a1      	ldr	r1, [r4, #8]
 8003df2:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8003df4:	4788      	blx	r1
 8003df6:	280a      	cmp	r0, #10
 8003df8:	d002      	beq.n	8003e00 <PE_SubStateMachine_VconnSwap+0x58>
 8003dfa:	280d      	cmp	r0, #13
 8003dfc:	d007      	beq.n	8003e0e <PE_SubStateMachine_VconnSwap+0x66>
 8003dfe:	e00f      	b.n	8003e20 <PE_SubStateMachine_VconnSwap+0x78>
 8003e00:	209e      	movs	r0, #158	; 0x9e
 8003e02:	7460      	strb	r0, [r4, #17]
 8003e04:	6960      	ldr	r0, [r4, #20]
 8003e06:	02e9      	lsls	r1, r5, #11
 8003e08:	4301      	orrs	r1, r0
 8003e0a:	6161      	str	r1, [r4, #20]
 8003e0c:	e0fa      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003e0e:	2000      	movs	r0, #0
 8003e10:	9000      	str	r0, [sp, #0]
 8003e12:	2303      	movs	r3, #3
 8003e14:	220c      	movs	r2, #12
 8003e16:	2100      	movs	r1, #0
 8003e18:	0020      	movs	r0, r4
 8003e1a:	f7fd fb79 	bl	8001510 <PE_Send_CtrlMessage>
 8003e1e:	e0f1      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003e20:	2000      	movs	r0, #0
 8003e22:	9000      	str	r0, [sp, #0]
 8003e24:	2303      	movs	r3, #3
 8003e26:	2204      	movs	r2, #4
 8003e28:	2100      	movs	r1, #0
 8003e2a:	0020      	movs	r0, r4
 8003e2c:	f7fd fb70 	bl	8001510 <PE_Send_CtrlMessage>
 8003e30:	e002      	b.n	8003e38 <PE_SubStateMachine_VconnSwap+0x90>
 8003e32:	6960      	ldr	r0, [r4, #20]
 8003e34:	4006      	ands	r6, r0
 8003e36:	6166      	str	r6, [r4, #20]
 8003e38:	7467      	strb	r7, [r4, #17]
 8003e3a:	2500      	movs	r5, #0
 8003e3c:	e0e2      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003e3e:	2000      	movs	r0, #0
 8003e40:	9000      	str	r0, [sp, #0]
 8003e42:	239e      	movs	r3, #158	; 0x9e
 8003e44:	2203      	movs	r2, #3
 8003e46:	2100      	movs	r1, #0
 8003e48:	0020      	movs	r0, r4
 8003e4a:	f7fd fb61 	bl	8001510 <PE_Send_CtrlMessage>
 8003e4e:	2800      	cmp	r0, #0
 8003e50:	d1f4      	bne.n	8003e3c <PE_SubStateMachine_VconnSwap+0x94>
 8003e52:	6860      	ldr	r0, [r4, #4]
 8003e54:	6800      	ldr	r0, [r0, #0]
 8003e56:	0401      	lsls	r1, r0, #16
 8003e58:	0fc9      	lsrs	r1, r1, #31
 8003e5a:	d005      	beq.n	8003e68 <PE_SubStateMachine_VconnSwap+0xc0>
 8003e5c:	209f      	movs	r0, #159	; 0x9f
 8003e5e:	7460      	strb	r0, [r4, #17]
 8003e60:	4877      	ldr	r0, [pc, #476]	; (8004040 <.text_12>)
 8003e62:	83e0      	strh	r0, [r4, #30]
 8003e64:	2596      	movs	r5, #150	; 0x96
 8003e66:	e001      	b.n	8003e6c <PE_SubStateMachine_VconnSwap+0xc4>
 8003e68:	20a0      	movs	r0, #160	; 0xa0
 8003e6a:	7460      	strb	r0, [r4, #17]
 8003e6c:	213f      	movs	r1, #63	; 0x3f
 8003e6e:	e0b7      	b.n	8003fe0 <PE_SubStateMachine_VconnSwap+0x238>
 8003e70:	8be2      	ldrh	r2, [r4, #30]
 8003e72:	03ab      	lsls	r3, r5, #14
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d100      	bne.n	8003e7a <PE_SubStateMachine_VconnSwap+0xd2>
 8003e78:	e0ac      	b.n	8003fd4 <PE_SubStateMachine_VconnSwap+0x22c>
 8003e7a:	780a      	ldrb	r2, [r1, #0]
 8003e7c:	2a11      	cmp	r2, #17
 8003e7e:	d11b      	bne.n	8003eb8 <PE_SubStateMachine_VconnSwap+0x110>
 8003e80:	8ea2      	ldrh	r2, [r4, #52]	; 0x34
 8003e82:	4b70      	ldr	r3, [pc, #448]	; (8004044 <.text_13>)
 8003e84:	4013      	ands	r3, r2
 8003e86:	2b06      	cmp	r3, #6
 8003e88:	d116      	bne.n	8003eb8 <PE_SubStateMachine_VconnSwap+0x110>
 8003e8a:	7008      	strb	r0, [r1, #0]
 8003e8c:	0020      	movs	r0, r4
 8003e8e:	f7fc fd62 	bl	8000956 <PE_Clear_RxEvent>
 8003e92:	68a0      	ldr	r0, [r4, #8]
 8003e94:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003e96:	2a00      	cmp	r2, #0
 8003e98:	d002      	beq.n	8003ea0 <PE_SubStateMachine_VconnSwap+0xf8>
 8003e9a:	2100      	movs	r1, #0
 8003e9c:	7c20      	ldrb	r0, [r4, #16]
 8003e9e:	4790      	blx	r2
 8003ea0:	6960      	ldr	r0, [r4, #20]
 8003ea2:	4006      	ands	r6, r0
 8003ea4:	6166      	str	r6, [r4, #20]
 8003ea6:	7467      	strb	r7, [r4, #17]
 8003ea8:	2500      	movs	r5, #0
 8003eaa:	2142      	movs	r1, #66	; 0x42
 8003eac:	7c20      	ldrb	r0, [r4, #16]
 8003eae:	f7fc fae7 	bl	8000480 <USBPD_PE_Notification>
 8003eb2:	8465      	strh	r5, [r4, #34]	; 0x22
 8003eb4:	4964      	ldr	r1, [pc, #400]	; (8004048 <.text_14>)
 8003eb6:	5465      	strb	r5, [r4, r1]
 8003eb8:	e0a4      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003eba:	68a0      	ldr	r0, [r4, #8]
 8003ebc:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003ebe:	2a00      	cmp	r2, #0
 8003ec0:	d002      	beq.n	8003ec8 <PE_SubStateMachine_VconnSwap+0x120>
 8003ec2:	2101      	movs	r1, #1
 8003ec4:	7c20      	ldrb	r0, [r4, #16]
 8003ec6:	4790      	blx	r2
 8003ec8:	20a1      	movs	r0, #161	; 0xa1
 8003eca:	7460      	strb	r0, [r4, #17]
 8003ecc:	2000      	movs	r0, #0
 8003ece:	495e      	ldr	r1, [pc, #376]	; (8004048 <.text_14>)
 8003ed0:	5460      	strb	r0, [r4, r1]
 8003ed2:	e097      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003ed4:	2000      	movs	r0, #0
 8003ed6:	9000      	str	r0, [sp, #0]
 8003ed8:	2303      	movs	r3, #3
 8003eda:	2206      	movs	r2, #6
 8003edc:	2100      	movs	r1, #0
 8003ede:	0020      	movs	r0, r4
 8003ee0:	f7fd fb16 	bl	8001510 <PE_Send_CtrlMessage>
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	d1f4      	bne.n	8003ed2 <PE_SubStateMachine_VconnSwap+0x12a>
 8003ee8:	6960      	ldr	r0, [r4, #20]
 8003eea:	4006      	ands	r6, r0
 8003eec:	6166      	str	r6, [r4, #20]
 8003eee:	2142      	movs	r1, #66	; 0x42
 8003ef0:	e076      	b.n	8003fe0 <PE_SubStateMachine_VconnSwap+0x238>
 8003ef2:	2000      	movs	r0, #0
 8003ef4:	9000      	str	r0, [sp, #0]
 8003ef6:	23a3      	movs	r3, #163	; 0xa3
 8003ef8:	220b      	movs	r2, #11
 8003efa:	2100      	movs	r1, #0
 8003efc:	0020      	movs	r0, r4
 8003efe:	f7fd fb07 	bl	8001510 <PE_Send_CtrlMessage>
 8003f02:	2800      	cmp	r0, #0
 8003f04:	d1e5      	bne.n	8003ed2 <PE_SubStateMachine_VconnSwap+0x12a>
 8003f06:	6960      	ldr	r0, [r4, #20]
 8003f08:	02e9      	lsls	r1, r5, #11
 8003f0a:	4301      	orrs	r1, r0
 8003f0c:	6161      	str	r1, [r4, #20]
 8003f0e:	484f      	ldr	r0, [pc, #316]	; (800404c <.text_15>)
 8003f10:	83e0      	strh	r0, [r4, #30]
 8003f12:	251b      	movs	r5, #27
 8003f14:	213e      	movs	r1, #62	; 0x3e
 8003f16:	e063      	b.n	8003fe0 <PE_SubStateMachine_VconnSwap+0x238>
 8003f18:	780a      	ldrb	r2, [r1, #0]
 8003f1a:	2a11      	cmp	r2, #17
 8003f1c:	d155      	bne.n	8003fca <PE_SubStateMachine_VconnSwap+0x222>
 8003f1e:	8ea2      	ldrh	r2, [r4, #52]	; 0x34
 8003f20:	23f0      	movs	r3, #240	; 0xf0
 8003f22:	021b      	lsls	r3, r3, #8
 8003f24:	4013      	ands	r3, r2
 8003f26:	d150      	bne.n	8003fca <PE_SubStateMachine_VconnSwap+0x222>
 8003f28:	06d2      	lsls	r2, r2, #27
 8003f2a:	0ed2      	lsrs	r2, r2, #27
 8003f2c:	2a03      	cmp	r2, #3
 8003f2e:	d006      	beq.n	8003f3e <PE_SubStateMachine_VconnSwap+0x196>
 8003f30:	2a04      	cmp	r2, #4
 8003f32:	d024      	beq.n	8003f7e <PE_SubStateMachine_VconnSwap+0x1d6>
 8003f34:	2a0c      	cmp	r2, #12
 8003f36:	d014      	beq.n	8003f62 <PE_SubStateMachine_VconnSwap+0x1ba>
 8003f38:	2a10      	cmp	r2, #16
 8003f3a:	d02e      	beq.n	8003f9a <PE_SubStateMachine_VconnSwap+0x1f2>
 8003f3c:	e045      	b.n	8003fca <PE_SubStateMachine_VconnSwap+0x222>
 8003f3e:	6862      	ldr	r2, [r4, #4]
 8003f40:	6812      	ldr	r2, [r2, #0]
 8003f42:	0413      	lsls	r3, r2, #16
 8003f44:	0fdb      	lsrs	r3, r3, #31
 8003f46:	d001      	beq.n	8003f4c <PE_SubStateMachine_VconnSwap+0x1a4>
 8003f48:	229f      	movs	r2, #159	; 0x9f
 8003f4a:	e000      	b.n	8003f4e <PE_SubStateMachine_VconnSwap+0x1a6>
 8003f4c:	22a0      	movs	r2, #160	; 0xa0
 8003f4e:	7462      	strb	r2, [r4, #17]
 8003f50:	780a      	ldrb	r2, [r1, #0]
 8003f52:	2a14      	cmp	r2, #20
 8003f54:	d003      	beq.n	8003f5e <PE_SubStateMachine_VconnSwap+0x1b6>
 8003f56:	7008      	strb	r0, [r1, #0]
 8003f58:	0020      	movs	r0, r4
 8003f5a:	f7fc fcfc 	bl	8000956 <PE_Clear_RxEvent>
 8003f5e:	213f      	movs	r1, #63	; 0x3f
 8003f60:	e030      	b.n	8003fc4 <PE_SubStateMachine_VconnSwap+0x21c>
 8003f62:	6962      	ldr	r2, [r4, #20]
 8003f64:	4032      	ands	r2, r6
 8003f66:	6162      	str	r2, [r4, #20]
 8003f68:	7467      	strb	r7, [r4, #17]
 8003f6a:	2500      	movs	r5, #0
 8003f6c:	780a      	ldrb	r2, [r1, #0]
 8003f6e:	2a14      	cmp	r2, #20
 8003f70:	d003      	beq.n	8003f7a <PE_SubStateMachine_VconnSwap+0x1d2>
 8003f72:	7008      	strb	r0, [r1, #0]
 8003f74:	0020      	movs	r0, r4
 8003f76:	f7fc fcee 	bl	8000956 <PE_Clear_RxEvent>
 8003f7a:	2140      	movs	r1, #64	; 0x40
 8003f7c:	e022      	b.n	8003fc4 <PE_SubStateMachine_VconnSwap+0x21c>
 8003f7e:	6962      	ldr	r2, [r4, #20]
 8003f80:	4032      	ands	r2, r6
 8003f82:	6162      	str	r2, [r4, #20]
 8003f84:	7467      	strb	r7, [r4, #17]
 8003f86:	2500      	movs	r5, #0
 8003f88:	780a      	ldrb	r2, [r1, #0]
 8003f8a:	2a14      	cmp	r2, #20
 8003f8c:	d003      	beq.n	8003f96 <PE_SubStateMachine_VconnSwap+0x1ee>
 8003f8e:	7008      	strb	r0, [r1, #0]
 8003f90:	0020      	movs	r0, r4
 8003f92:	f7fc fce0 	bl	8000956 <PE_Clear_RxEvent>
 8003f96:	2141      	movs	r1, #65	; 0x41
 8003f98:	e014      	b.n	8003fc4 <PE_SubStateMachine_VconnSwap+0x21c>
 8003f9a:	6862      	ldr	r2, [r4, #4]
 8003f9c:	6812      	ldr	r2, [r2, #0]
 8003f9e:	0413      	lsls	r3, r2, #16
 8003fa0:	0fdb      	lsrs	r3, r3, #31
 8003fa2:	d102      	bne.n	8003faa <PE_SubStateMachine_VconnSwap+0x202>
 8003fa4:	22a4      	movs	r2, #164	; 0xa4
 8003fa6:	7462      	strb	r2, [r4, #17]
 8003fa8:	e004      	b.n	8003fb4 <PE_SubStateMachine_VconnSwap+0x20c>
 8003faa:	6962      	ldr	r2, [r4, #20]
 8003fac:	4032      	ands	r2, r6
 8003fae:	6162      	str	r2, [r4, #20]
 8003fb0:	7467      	strb	r7, [r4, #17]
 8003fb2:	2500      	movs	r5, #0
 8003fb4:	780a      	ldrb	r2, [r1, #0]
 8003fb6:	2a14      	cmp	r2, #20
 8003fb8:	d003      	beq.n	8003fc2 <PE_SubStateMachine_VconnSwap+0x21a>
 8003fba:	7008      	strb	r0, [r1, #0]
 8003fbc:	0020      	movs	r0, r4
 8003fbe:	f7fc fcca 	bl	8000956 <PE_Clear_RxEvent>
 8003fc2:	2143      	movs	r1, #67	; 0x43
 8003fc4:	7c20      	ldrb	r0, [r4, #16]
 8003fc6:	f7fc fa5b 	bl	8000480 <USBPD_PE_Notification>
 8003fca:	8be0      	ldrh	r0, [r4, #30]
 8003fcc:	2180      	movs	r1, #128	; 0x80
 8003fce:	0209      	lsls	r1, r1, #8
 8003fd0:	4288      	cmp	r0, r1
 8003fd2:	d117      	bne.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003fd4:	6960      	ldr	r0, [r4, #20]
 8003fd6:	4006      	ands	r6, r0
 8003fd8:	6166      	str	r6, [r4, #20]
 8003fda:	7467      	strb	r7, [r4, #17]
 8003fdc:	2500      	movs	r5, #0
 8003fde:	211c      	movs	r1, #28
 8003fe0:	7c20      	ldrb	r0, [r4, #16]
 8003fe2:	f7fc fa4d 	bl	8000480 <USBPD_PE_Notification>
 8003fe6:	e00d      	b.n	8004004 <PE_SubStateMachine_VconnSwap+0x25c>
 8003fe8:	68a0      	ldr	r0, [r4, #8]
 8003fea:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003fec:	2a00      	cmp	r2, #0
 8003fee:	d002      	beq.n	8003ff6 <PE_SubStateMachine_VconnSwap+0x24e>
 8003ff0:	2101      	movs	r1, #1
 8003ff2:	7c20      	ldrb	r0, [r4, #16]
 8003ff4:	4790      	blx	r2
 8003ff6:	6960      	ldr	r0, [r4, #20]
 8003ff8:	4006      	ands	r6, r0
 8003ffa:	6166      	str	r6, [r4, #20]
 8003ffc:	7467      	strb	r7, [r4, #17]
 8003ffe:	2500      	movs	r5, #0
 8004000:	4813      	ldr	r0, [pc, #76]	; (8004050 <.text_16>)
 8004002:	8460      	strh	r0, [r4, #34]	; 0x22
 8004004:	0028      	movs	r0, r5
 8004006:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004008 <PE_ExtRevisionInteroperability_Cable>:
 8004008:	b538      	push	{r3, r4, r5, lr}
 800400a:	000a      	movs	r2, r1
 800400c:	6843      	ldr	r3, [r0, #4]
 800400e:	681c      	ldr	r4, [r3, #0]
 8004010:	2103      	movs	r1, #3
 8004012:	2503      	movs	r5, #3
 8004014:	4025      	ands	r5, r4
 8004016:	42aa      	cmp	r2, r5
 8004018:	d300      	bcc.n	800401c <PE_ExtRevisionInteroperability_Cable+0x14>
 800401a:	002a      	movs	r2, r5
 800401c:	4d06      	ldr	r5, [pc, #24]	; (8004038 <.text_10>)
 800401e:	4025      	ands	r5, r4
 8004020:	0694      	lsls	r4, r2, #26
 8004022:	068a      	lsls	r2, r1, #26
 8004024:	4022      	ands	r2, r4
 8004026:	432a      	orrs	r2, r5
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	0e92      	lsrs	r2, r2, #26
 800402c:	4011      	ands	r1, r2
 800402e:	7c00      	ldrb	r0, [r0, #16]
 8004030:	f001 fb85 	bl	800573e <USBPD_PRL_CBL_SetHeaderSpecification>
 8004034:	bd31      	pop	{r0, r4, r5, pc}
	...

08004038 <.text_10>:
 8004038:	f3ffffff 	.word	0xf3ffffff

0800403c <.text_11>:
 800403c:	ffffefff 	.word	0xffffefff

08004040 <.text_12>:
 8004040:	00008096 	.word	0x00008096

08004044 <.text_13>:
 8004044:	0000f01f 	.word	0x0000f01f

08004048 <.text_14>:
 8004048:	00000262 	.word	0x00000262

0800404c <.text_15>:
 800404c:	0000801b 	.word	0x0000801b

08004050 <.text_16>:
 8004050:	0000802d 	.word	0x0000802d

08004054 <USBPD_PE_SVDM_RequestIdentity>:
 8004054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004056:	000a      	movs	r2, r1
 8004058:	49aa      	ldr	r1, [pc, #680]	; (8004304 <.text_8>)
 800405a:	0083      	lsls	r3, r0, #2
 800405c:	58cb      	ldr	r3, [r1, r3]
 800405e:	2110      	movs	r1, #16
 8004060:	2401      	movs	r4, #1
 8004062:	681d      	ldr	r5, [r3, #0]
 8004064:	686d      	ldr	r5, [r5, #4]
 8004066:	0a6d      	lsrs	r5, r5, #9
 8004068:	4025      	ands	r5, r4
 800406a:	d004      	beq.n	8004076 <USBPD_PE_SVDM_RequestIdentity+0x22>
 800406c:	68dd      	ldr	r5, [r3, #12]
 800406e:	2d00      	cmp	r5, #0
 8004070:	d001      	beq.n	8004076 <USBPD_PE_SVDM_RequestIdentity+0x22>
 8004072:	2a02      	cmp	r2, #2
 8004074:	d101      	bne.n	800407a <USBPD_PE_SVDM_RequestIdentity+0x26>
 8004076:	2102      	movs	r1, #2
 8004078:	e02d      	b.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 800407a:	2532      	movs	r5, #50	; 0x32
 800407c:	5d5d      	ldrb	r5, [r3, r5]
 800407e:	2d00      	cmp	r5, #0
 8004080:	d104      	bne.n	800408c <USBPD_PE_SVDM_RequestIdentity+0x38>
 8004082:	685d      	ldr	r5, [r3, #4]
 8004084:	682d      	ldr	r5, [r5, #0]
 8004086:	0b2d      	lsrs	r5, r5, #12
 8004088:	402c      	ands	r4, r5
 800408a:	d101      	bne.n	8004090 <USBPD_PE_SVDM_RequestIdentity+0x3c>
 800408c:	2103      	movs	r1, #3
 800408e:	e022      	b.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004090:	2433      	movs	r4, #51	; 0x33
 8004092:	551a      	strb	r2, [r3, r4]
 8004094:	2507      	movs	r5, #7
 8004096:	2a00      	cmp	r2, #0
 8004098:	d002      	beq.n	80040a0 <USBPD_PE_SVDM_RequestIdentity+0x4c>
 800409a:	2a01      	cmp	r2, #1
 800409c:	d008      	beq.n	80040b0 <USBPD_PE_SVDM_RequestIdentity+0x5c>
 800409e:	e01a      	b.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 80040a0:	685a      	ldr	r2, [r3, #4]
 80040a2:	6812      	ldr	r2, [r2, #0]
 80040a4:	0a12      	lsrs	r2, r2, #8
 80040a6:	4015      	ands	r5, r2
 80040a8:	2d03      	cmp	r5, #3
 80040aa:	d114      	bne.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 80040ac:	217d      	movs	r1, #125	; 0x7d
 80040ae:	e00c      	b.n	80040ca <USBPD_PE_SVDM_RequestIdentity+0x76>
 80040b0:	685a      	ldr	r2, [r3, #4]
 80040b2:	6812      	ldr	r2, [r2, #0]
 80040b4:	4eab      	ldr	r6, [pc, #684]	; (8004364 <.text_10>)
 80040b6:	4016      	ands	r6, r2
 80040b8:	2782      	movs	r7, #130	; 0x82
 80040ba:	007f      	lsls	r7, r7, #1
 80040bc:	42be      	cmp	r6, r7
 80040be:	d003      	beq.n	80040c8 <USBPD_PE_SVDM_RequestIdentity+0x74>
 80040c0:	0a12      	lsrs	r2, r2, #8
 80040c2:	4015      	ands	r5, r2
 80040c4:	2d03      	cmp	r5, #3
 80040c6:	d106      	bne.n	80040d6 <USBPD_PE_SVDM_RequestIdentity+0x82>
 80040c8:	2105      	movs	r1, #5
 80040ca:	2232      	movs	r2, #50	; 0x32
 80040cc:	5499      	strb	r1, [r3, r2]
 80040ce:	6899      	ldr	r1, [r3, #8]
 80040d0:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80040d2:	4788      	blx	r1
 80040d4:	2100      	movs	r1, #0
 80040d6:	0008      	movs	r0, r1
 80040d8:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080040da <USBPD_PE_SVDM_RequestSVID>:
 80040da:	b570      	push	{r4, r5, r6, lr}
 80040dc:	000a      	movs	r2, r1
 80040de:	4989      	ldr	r1, [pc, #548]	; (8004304 <.text_8>)
 80040e0:	0083      	lsls	r3, r0, #2
 80040e2:	58cb      	ldr	r3, [r1, r3]
 80040e4:	2110      	movs	r1, #16
 80040e6:	68dc      	ldr	r4, [r3, #12]
 80040e8:	2c00      	cmp	r4, #0
 80040ea:	d001      	beq.n	80040f0 <USBPD_PE_SVDM_RequestSVID+0x16>
 80040ec:	2a02      	cmp	r2, #2
 80040ee:	d101      	bne.n	80040f4 <USBPD_PE_SVDM_RequestSVID+0x1a>
 80040f0:	2102      	movs	r1, #2
 80040f2:	e020      	b.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 80040f4:	2432      	movs	r4, #50	; 0x32
 80040f6:	5d1c      	ldrb	r4, [r3, r4]
 80040f8:	2c00      	cmp	r4, #0
 80040fa:	d105      	bne.n	8004108 <USBPD_PE_SVDM_RequestSVID+0x2e>
 80040fc:	685c      	ldr	r4, [r3, #4]
 80040fe:	6825      	ldr	r5, [r4, #0]
 8004100:	2401      	movs	r4, #1
 8004102:	0b2e      	lsrs	r6, r5, #12
 8004104:	4026      	ands	r6, r4
 8004106:	d101      	bne.n	800410c <USBPD_PE_SVDM_RequestSVID+0x32>
 8004108:	2103      	movs	r1, #3
 800410a:	e014      	b.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 800410c:	056d      	lsls	r5, r5, #21
 800410e:	0f6d      	lsrs	r5, r5, #29
 8004110:	2d03      	cmp	r5, #3
 8004112:	d110      	bne.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004114:	2533      	movs	r5, #51	; 0x33
 8004116:	555a      	strb	r2, [r3, r5]
 8004118:	257f      	movs	r5, #127	; 0x7f
 800411a:	2632      	movs	r6, #50	; 0x32
 800411c:	559d      	strb	r5, [r3, r6]
 800411e:	2a00      	cmp	r2, #0
 8004120:	d005      	beq.n	800412e <USBPD_PE_SVDM_RequestSVID+0x54>
 8004122:	2a01      	cmp	r2, #1
 8004124:	d107      	bne.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004126:	695a      	ldr	r2, [r3, #20]
 8004128:	0c12      	lsrs	r2, r2, #16
 800412a:	4014      	ands	r4, r2
 800412c:	d003      	beq.n	8004136 <USBPD_PE_SVDM_RequestSVID+0x5c>
 800412e:	6899      	ldr	r1, [r3, #8]
 8004130:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8004132:	4788      	blx	r1
 8004134:	2100      	movs	r1, #0
 8004136:	0008      	movs	r0, r1
 8004138:	bd70      	pop	{r4, r5, r6, pc}

0800413a <USBPD_PE_SVDM_RequestMode>:
 800413a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800413c:	000b      	movs	r3, r1
 800413e:	4971      	ldr	r1, [pc, #452]	; (8004304 <.text_8>)
 8004140:	0084      	lsls	r4, r0, #2
 8004142:	590c      	ldr	r4, [r1, r4]
 8004144:	2110      	movs	r1, #16
 8004146:	68e5      	ldr	r5, [r4, #12]
 8004148:	2d00      	cmp	r5, #0
 800414a:	d001      	beq.n	8004150 <USBPD_PE_SVDM_RequestMode+0x16>
 800414c:	2b02      	cmp	r3, #2
 800414e:	d101      	bne.n	8004154 <USBPD_PE_SVDM_RequestMode+0x1a>
 8004150:	2102      	movs	r1, #2
 8004152:	e023      	b.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 8004154:	2532      	movs	r5, #50	; 0x32
 8004156:	5d65      	ldrb	r5, [r4, r5]
 8004158:	2d00      	cmp	r5, #0
 800415a:	d105      	bne.n	8004168 <USBPD_PE_SVDM_RequestMode+0x2e>
 800415c:	6865      	ldr	r5, [r4, #4]
 800415e:	682e      	ldr	r6, [r5, #0]
 8004160:	2501      	movs	r5, #1
 8004162:	0b37      	lsrs	r7, r6, #12
 8004164:	402f      	ands	r7, r5
 8004166:	d101      	bne.n	800416c <USBPD_PE_SVDM_RequestMode+0x32>
 8004168:	2103      	movs	r1, #3
 800416a:	e017      	b.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 800416c:	0576      	lsls	r6, r6, #21
 800416e:	0f76      	lsrs	r6, r6, #29
 8004170:	2e03      	cmp	r6, #3
 8004172:	d113      	bne.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 8004174:	2633      	movs	r6, #51	; 0x33
 8004176:	55a3      	strb	r3, [r4, r6]
 8004178:	2681      	movs	r6, #129	; 0x81
 800417a:	2732      	movs	r7, #50	; 0x32
 800417c:	55e6      	strb	r6, [r4, r7]
 800417e:	2696      	movs	r6, #150	; 0x96
 8004180:	00b6      	lsls	r6, r6, #2
 8004182:	53a2      	strh	r2, [r4, r6]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d005      	beq.n	8004194 <USBPD_PE_SVDM_RequestMode+0x5a>
 8004188:	2b01      	cmp	r3, #1
 800418a:	d107      	bne.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 800418c:	6962      	ldr	r2, [r4, #20]
 800418e:	0c12      	lsrs	r2, r2, #16
 8004190:	4015      	ands	r5, r2
 8004192:	d003      	beq.n	800419c <USBPD_PE_SVDM_RequestMode+0x62>
 8004194:	68a1      	ldr	r1, [r4, #8]
 8004196:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8004198:	4788      	blx	r1
 800419a:	2100      	movs	r1, #0
 800419c:	0008      	movs	r0, r1
 800419e:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080041a0 <USBPD_PE_SVDM_RequestModeEnter>:
 80041a0:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 80041a2:	4858      	ldr	r0, [pc, #352]	; (8004304 <.text_8>)
 80041a4:	466c      	mov	r4, sp
 80041a6:	7824      	ldrb	r4, [r4, #0]
 80041a8:	00a4      	lsls	r4, r4, #2
 80041aa:	5904      	ldr	r4, [r0, r4]
 80041ac:	2010      	movs	r0, #16
 80041ae:	68e5      	ldr	r5, [r4, #12]
 80041b0:	2d00      	cmp	r5, #0
 80041b2:	d101      	bne.n	80041b8 <USBPD_PE_SVDM_RequestModeEnter+0x18>
 80041b4:	2002      	movs	r0, #2
 80041b6:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80041b8:	2532      	movs	r5, #50	; 0x32
 80041ba:	5d65      	ldrb	r5, [r4, r5]
 80041bc:	2d00      	cmp	r5, #0
 80041be:	d105      	bne.n	80041cc <USBPD_PE_SVDM_RequestModeEnter+0x2c>
 80041c0:	6865      	ldr	r5, [r4, #4]
 80041c2:	682e      	ldr	r6, [r5, #0]
 80041c4:	2501      	movs	r5, #1
 80041c6:	0b37      	lsrs	r7, r6, #12
 80041c8:	402f      	ands	r7, r5
 80041ca:	d101      	bne.n	80041d0 <USBPD_PE_SVDM_RequestModeEnter+0x30>
 80041cc:	2003      	movs	r0, #3
 80041ce:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80041d0:	27e1      	movs	r7, #225	; 0xe1
 80041d2:	00ff      	lsls	r7, r7, #3
 80041d4:	4037      	ands	r7, r6
 80041d6:	26c2      	movs	r6, #194	; 0xc2
 80041d8:	00b6      	lsls	r6, r6, #2
 80041da:	42b7      	cmp	r7, r6
 80041dc:	d11e      	bne.n	800421c <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 80041de:	2633      	movs	r6, #51	; 0x33
 80041e0:	55a1      	strb	r1, [r4, r6]
 80041e2:	2682      	movs	r6, #130	; 0x82
 80041e4:	2732      	movs	r7, #50	; 0x32
 80041e6:	55e6      	strb	r6, [r4, r7]
 80041e8:	2696      	movs	r6, #150	; 0x96
 80041ea:	00b6      	lsls	r6, r6, #2
 80041ec:	53a2      	strh	r2, [r4, r6]
 80041ee:	6966      	ldr	r6, [r4, #20]
 80041f0:	4aaf      	ldr	r2, [pc, #700]	; (80044b0 <.text_13>)
 80041f2:	4032      	ands	r2, r6
 80041f4:	019e      	lsls	r6, r3, #6
 80041f6:	23e0      	movs	r3, #224	; 0xe0
 80041f8:	005b      	lsls	r3, r3, #1
 80041fa:	4033      	ands	r3, r6
 80041fc:	4313      	orrs	r3, r2
 80041fe:	6163      	str	r3, [r4, #20]
 8004200:	2900      	cmp	r1, #0
 8004202:	d005      	beq.n	8004210 <USBPD_PE_SVDM_RequestModeEnter+0x70>
 8004204:	2902      	cmp	r1, #2
 8004206:	d000      	beq.n	800420a <USBPD_PE_SVDM_RequestModeEnter+0x6a>
 8004208:	d208      	bcs.n	800421c <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 800420a:	0c19      	lsrs	r1, r3, #16
 800420c:	400d      	ands	r5, r1
 800420e:	d005      	beq.n	800421c <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004210:	4668      	mov	r0, sp
 8004212:	7800      	ldrb	r0, [r0, #0]
 8004214:	68a1      	ldr	r1, [r4, #8]
 8004216:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8004218:	4788      	blx	r1
 800421a:	2000      	movs	r0, #0
 800421c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800421e <USBPD_PE_SVDM_RequestModeExit>:
 800421e:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8004220:	4838      	ldr	r0, [pc, #224]	; (8004304 <.text_8>)
 8004222:	466c      	mov	r4, sp
 8004224:	7824      	ldrb	r4, [r4, #0]
 8004226:	00a4      	lsls	r4, r4, #2
 8004228:	5904      	ldr	r4, [r0, r4]
 800422a:	2010      	movs	r0, #16
 800422c:	68e5      	ldr	r5, [r4, #12]
 800422e:	2d00      	cmp	r5, #0
 8004230:	d101      	bne.n	8004236 <USBPD_PE_SVDM_RequestModeExit+0x18>
 8004232:	2002      	movs	r0, #2
 8004234:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004236:	2532      	movs	r5, #50	; 0x32
 8004238:	5d65      	ldrb	r5, [r4, r5]
 800423a:	2d00      	cmp	r5, #0
 800423c:	d105      	bne.n	800424a <USBPD_PE_SVDM_RequestModeExit+0x2c>
 800423e:	6865      	ldr	r5, [r4, #4]
 8004240:	682e      	ldr	r6, [r5, #0]
 8004242:	2501      	movs	r5, #1
 8004244:	0b37      	lsrs	r7, r6, #12
 8004246:	402f      	ands	r7, r5
 8004248:	d101      	bne.n	800424e <USBPD_PE_SVDM_RequestModeExit+0x30>
 800424a:	2003      	movs	r0, #3
 800424c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 800424e:	27e1      	movs	r7, #225	; 0xe1
 8004250:	00ff      	lsls	r7, r7, #3
 8004252:	4037      	ands	r7, r6
 8004254:	26c2      	movs	r6, #194	; 0xc2
 8004256:	00b6      	lsls	r6, r6, #2
 8004258:	42b7      	cmp	r7, r6
 800425a:	d11e      	bne.n	800429a <USBPD_PE_SVDM_RequestModeExit+0x7c>
 800425c:	2633      	movs	r6, #51	; 0x33
 800425e:	55a1      	strb	r1, [r4, r6]
 8004260:	2683      	movs	r6, #131	; 0x83
 8004262:	2732      	movs	r7, #50	; 0x32
 8004264:	55e6      	strb	r6, [r4, r7]
 8004266:	2696      	movs	r6, #150	; 0x96
 8004268:	00b6      	lsls	r6, r6, #2
 800426a:	53a2      	strh	r2, [r4, r6]
 800426c:	6966      	ldr	r6, [r4, #20]
 800426e:	4a90      	ldr	r2, [pc, #576]	; (80044b0 <.text_13>)
 8004270:	4032      	ands	r2, r6
 8004272:	019e      	lsls	r6, r3, #6
 8004274:	23e0      	movs	r3, #224	; 0xe0
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	4033      	ands	r3, r6
 800427a:	4313      	orrs	r3, r2
 800427c:	6163      	str	r3, [r4, #20]
 800427e:	2900      	cmp	r1, #0
 8004280:	d005      	beq.n	800428e <USBPD_PE_SVDM_RequestModeExit+0x70>
 8004282:	2902      	cmp	r1, #2
 8004284:	d000      	beq.n	8004288 <USBPD_PE_SVDM_RequestModeExit+0x6a>
 8004286:	d208      	bcs.n	800429a <USBPD_PE_SVDM_RequestModeExit+0x7c>
 8004288:	0c19      	lsrs	r1, r3, #16
 800428a:	400d      	ands	r5, r1
 800428c:	d005      	beq.n	800429a <USBPD_PE_SVDM_RequestModeExit+0x7c>
 800428e:	4668      	mov	r0, sp
 8004290:	7800      	ldrb	r0, [r0, #0]
 8004292:	68a1      	ldr	r1, [r4, #8]
 8004294:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8004296:	4788      	blx	r1
 8004298:	2000      	movs	r0, #0
 800429a:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800429c <USBPD_PE_SVDM_RequestSpecific>:
 800429c:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800429e:	4819      	ldr	r0, [pc, #100]	; (8004304 <.text_8>)
 80042a0:	466c      	mov	r4, sp
 80042a2:	7824      	ldrb	r4, [r4, #0]
 80042a4:	00a4      	lsls	r4, r4, #2
 80042a6:	5904      	ldr	r4, [r0, r4]
 80042a8:	2010      	movs	r0, #16
 80042aa:	68e5      	ldr	r5, [r4, #12]
 80042ac:	2d00      	cmp	r5, #0
 80042ae:	d101      	bne.n	80042b4 <USBPD_PE_SVDM_RequestSpecific+0x18>
 80042b0:	2002      	movs	r0, #2
 80042b2:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80042b4:	2532      	movs	r5, #50	; 0x32
 80042b6:	5d65      	ldrb	r5, [r4, r5]
 80042b8:	2d00      	cmp	r5, #0
 80042ba:	d105      	bne.n	80042c8 <USBPD_PE_SVDM_RequestSpecific+0x2c>
 80042bc:	6865      	ldr	r5, [r4, #4]
 80042be:	682d      	ldr	r5, [r5, #0]
 80042c0:	2601      	movs	r6, #1
 80042c2:	0b2f      	lsrs	r7, r5, #12
 80042c4:	4037      	ands	r7, r6
 80042c6:	d101      	bne.n	80042cc <USBPD_PE_SVDM_RequestSpecific+0x30>
 80042c8:	2003      	movs	r0, #3
 80042ca:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80042cc:	6967      	ldr	r7, [r4, #20]
 80042ce:	0c3f      	lsrs	r7, r7, #16
 80042d0:	403e      	ands	r6, r7
 80042d2:	d101      	bne.n	80042d8 <USBPD_PE_SVDM_RequestSpecific+0x3c>
 80042d4:	000e      	movs	r6, r1
 80042d6:	d113      	bne.n	8004300 <USBPD_PE_SVDM_RequestSpecific+0x64>
 80042d8:	056d      	lsls	r5, r5, #21
 80042da:	0f6d      	lsrs	r5, r5, #29
 80042dc:	2d03      	cmp	r5, #3
 80042de:	d10f      	bne.n	8004300 <USBPD_PE_SVDM_RequestSpecific+0x64>
 80042e0:	2033      	movs	r0, #51	; 0x33
 80042e2:	5421      	strb	r1, [r4, r0]
 80042e4:	2085      	movs	r0, #133	; 0x85
 80042e6:	2132      	movs	r1, #50	; 0x32
 80042e8:	5460      	strb	r0, [r4, r1]
 80042ea:	2095      	movs	r0, #149	; 0x95
 80042ec:	0080      	lsls	r0, r0, #2
 80042ee:	1820      	adds	r0, r4, r0
 80042f0:	6002      	str	r2, [r0, #0]
 80042f2:	8083      	strh	r3, [r0, #4]
 80042f4:	4668      	mov	r0, sp
 80042f6:	7800      	ldrb	r0, [r0, #0]
 80042f8:	68a1      	ldr	r1, [r4, #8]
 80042fa:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80042fc:	4788      	blx	r1
 80042fe:	2000      	movs	r0, #0
 8004300:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

08004304 <.text_8>:
 8004304:	200001e4 	.word	0x200001e4

08004308 <USBPD_PE_SVDM_RequestAttention>:
 8004308:	b538      	push	{r3, r4, r5, lr}
 800430a:	000b      	movs	r3, r1
 800430c:	4969      	ldr	r1, [pc, #420]	; (80044b4 <.text_14>)
 800430e:	0084      	lsls	r4, r0, #2
 8004310:	590d      	ldr	r5, [r1, r4]
 8004312:	2110      	movs	r1, #16
 8004314:	68ec      	ldr	r4, [r5, #12]
 8004316:	2c00      	cmp	r4, #0
 8004318:	d001      	beq.n	800431e <USBPD_PE_SVDM_RequestAttention+0x16>
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <USBPD_PE_SVDM_RequestAttention+0x1a>
 800431e:	2102      	movs	r1, #2
 8004320:	e01e      	b.n	8004360 <USBPD_PE_SVDM_RequestAttention+0x58>
 8004322:	2332      	movs	r3, #50	; 0x32
 8004324:	5ceb      	ldrb	r3, [r5, r3]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d104      	bne.n	8004334 <USBPD_PE_SVDM_RequestAttention+0x2c>
 800432a:	686b      	ldr	r3, [r5, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	04dc      	lsls	r4, r3, #19
 8004330:	0fe4      	lsrs	r4, r4, #31
 8004332:	d101      	bne.n	8004338 <USBPD_PE_SVDM_RequestAttention+0x30>
 8004334:	2103      	movs	r1, #3
 8004336:	e013      	b.n	8004360 <USBPD_PE_SVDM_RequestAttention+0x58>
 8004338:	055b      	lsls	r3, r3, #21
 800433a:	0f5b      	lsrs	r3, r3, #29
 800433c:	2b03      	cmp	r3, #3
 800433e:	d10f      	bne.n	8004360 <USBPD_PE_SVDM_RequestAttention+0x58>
 8004340:	2400      	movs	r4, #0
 8004342:	2333      	movs	r3, #51	; 0x33
 8004344:	54ec      	strb	r4, [r5, r3]
 8004346:	2184      	movs	r1, #132	; 0x84
 8004348:	2332      	movs	r3, #50	; 0x32
 800434a:	54e9      	strb	r1, [r5, r3]
 800434c:	2195      	movs	r1, #149	; 0x95
 800434e:	0089      	lsls	r1, r1, #2
 8004350:	1869      	adds	r1, r5, r1
 8004352:	2306      	movs	r3, #6
 8004354:	600b      	str	r3, [r1, #0]
 8004356:	808a      	strh	r2, [r1, #4]
 8004358:	68a9      	ldr	r1, [r5, #8]
 800435a:	6a89      	ldr	r1, [r1, #40]	; 0x28
 800435c:	4788      	blx	r1
 800435e:	2100      	movs	r1, #0
 8004360:	0008      	movs	r0, r1
 8004362:	bd32      	pop	{r1, r4, r5, pc}

08004364 <.text_10>:
 8004364:	00000704 	.word	0x00000704

08004368 <USBPD_PE_UVDM_RequestMessage>:
 8004368:	b570      	push	{r4, r5, r6, lr}
 800436a:	000a      	movs	r2, r1
 800436c:	4951      	ldr	r1, [pc, #324]	; (80044b4 <.text_14>)
 800436e:	0083      	lsls	r3, r0, #2
 8004370:	58cb      	ldr	r3, [r1, r3]
 8004372:	2110      	movs	r1, #16
 8004374:	68dc      	ldr	r4, [r3, #12]
 8004376:	2c00      	cmp	r4, #0
 8004378:	d101      	bne.n	800437e <USBPD_PE_UVDM_RequestMessage+0x16>
 800437a:	2102      	movs	r1, #2
 800437c:	e01d      	b.n	80043ba <USBPD_PE_UVDM_RequestMessage+0x52>
 800437e:	2432      	movs	r4, #50	; 0x32
 8004380:	5d1c      	ldrb	r4, [r3, r4]
 8004382:	2c00      	cmp	r4, #0
 8004384:	d105      	bne.n	8004392 <USBPD_PE_UVDM_RequestMessage+0x2a>
 8004386:	685c      	ldr	r4, [r3, #4]
 8004388:	6824      	ldr	r4, [r4, #0]
 800438a:	2501      	movs	r5, #1
 800438c:	0b26      	lsrs	r6, r4, #12
 800438e:	402e      	ands	r6, r5
 8004390:	d101      	bne.n	8004396 <USBPD_PE_UVDM_RequestMessage+0x2e>
 8004392:	2103      	movs	r1, #3
 8004394:	e011      	b.n	80043ba <USBPD_PE_UVDM_RequestMessage+0x52>
 8004396:	0be6      	lsrs	r6, r4, #15
 8004398:	4035      	ands	r5, r6
 800439a:	d101      	bne.n	80043a0 <USBPD_PE_UVDM_RequestMessage+0x38>
 800439c:	0015      	movs	r5, r2
 800439e:	d10c      	bne.n	80043ba <USBPD_PE_UVDM_RequestMessage+0x52>
 80043a0:	0564      	lsls	r4, r4, #21
 80043a2:	0f64      	lsrs	r4, r4, #29
 80043a4:	2c03      	cmp	r4, #3
 80043a6:	d108      	bne.n	80043ba <USBPD_PE_UVDM_RequestMessage+0x52>
 80043a8:	2133      	movs	r1, #51	; 0x33
 80043aa:	545a      	strb	r2, [r3, r1]
 80043ac:	2186      	movs	r1, #134	; 0x86
 80043ae:	2232      	movs	r2, #50	; 0x32
 80043b0:	5499      	strb	r1, [r3, r2]
 80043b2:	6899      	ldr	r1, [r3, #8]
 80043b4:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80043b6:	4788      	blx	r1
 80043b8:	2100      	movs	r1, #0
 80043ba:	0008      	movs	r0, r1
 80043bc:	bd70      	pop	{r4, r5, r6, pc}

080043be <PE_Receive_SVDM>:
 80043be:	493e      	ldr	r1, [pc, #248]	; (80044b8 <.text_15>)
 80043c0:	1842      	adds	r2, r0, r1
 80043c2:	8e81      	ldrh	r1, [r0, #52]	; 0x34
 80043c4:	0449      	lsls	r1, r1, #17
 80043c6:	0f49      	lsrs	r1, r1, #29
 80043c8:	1e49      	subs	r1, r1, #1
 80043ca:	7611      	strb	r1, [r2, #24]
 80043cc:	2131      	movs	r1, #49	; 0x31
 80043ce:	5c41      	ldrb	r1, [r0, r1]
 80043d0:	2900      	cmp	r1, #0
 80043d2:	d000      	beq.n	80043d6 <PE_Receive_SVDM+0x18>
 80043d4:	4770      	bx	lr
 80043d6:	b570      	push	{r4, r5, r6, lr}
 80043d8:	2300      	movs	r3, #0
 80043da:	e010      	b.n	80043fe <PE_Receive_SVDM+0x40>
 80043dc:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80043de:	009c      	lsls	r4, r3, #2
 80043e0:	1909      	adds	r1, r1, r4
 80043e2:	798c      	ldrb	r4, [r1, #6]
 80043e4:	79cd      	ldrb	r5, [r1, #7]
 80043e6:	022d      	lsls	r5, r5, #8
 80043e8:	1964      	adds	r4, r4, r5
 80043ea:	7a0d      	ldrb	r5, [r1, #8]
 80043ec:	042d      	lsls	r5, r5, #16
 80043ee:	1964      	adds	r4, r4, r5
 80043f0:	7a49      	ldrb	r1, [r1, #9]
 80043f2:	0609      	lsls	r1, r1, #24
 80043f4:	1861      	adds	r1, r4, r1
 80043f6:	009c      	lsls	r4, r3, #2
 80043f8:	5111      	str	r1, [r2, r4]
 80043fa:	1c5b      	adds	r3, r3, #1
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	7e11      	ldrb	r1, [r2, #24]
 8004400:	428b      	cmp	r3, r1
 8004402:	dbeb      	blt.n	80043dc <PE_Receive_SVDM+0x1e>
 8004404:	0004      	movs	r4, r0
 8004406:	2503      	movs	r5, #3
 8004408:	4b2c      	ldr	r3, [pc, #176]	; (80044bc <.text_16>)
 800440a:	482d      	ldr	r0, [pc, #180]	; (80044c0 <.text_17>)
 800440c:	2694      	movs	r6, #148	; 0x94
 800440e:	00b6      	lsls	r6, r6, #2
 8004410:	5da6      	ldrb	r6, [r4, r6]
 8004412:	06f6      	lsls	r6, r6, #27
 8004414:	0ef6      	lsrs	r6, r6, #27
 8004416:	1e76      	subs	r6, r6, #1
 8004418:	d00d      	beq.n	8004436 <PE_Receive_SVDM+0x78>
 800441a:	1e76      	subs	r6, r6, #1
 800441c:	d022      	beq.n	8004464 <PE_Receive_SVDM+0xa6>
 800441e:	1e76      	subs	r6, r6, #1
 8004420:	d025      	beq.n	800446e <PE_Receive_SVDM+0xb0>
 8004422:	1e76      	subs	r6, r6, #1
 8004424:	d028      	beq.n	8004478 <PE_Receive_SVDM+0xba>
 8004426:	1e76      	subs	r6, r6, #1
 8004428:	d02b      	beq.n	8004482 <PE_Receive_SVDM+0xc4>
 800442a:	1e76      	subs	r6, r6, #1
 800442c:	d02e      	beq.n	800448c <PE_Receive_SVDM+0xce>
 800442e:	3e0a      	subs	r6, #10
 8004430:	2e0f      	cmp	r6, #15
 8004432:	d937      	bls.n	80044a4 <PE_Receive_SVDM+0xe6>
 8004434:	bd70      	pop	{r4, r5, r6, pc}
 8004436:	2150      	movs	r1, #80	; 0x50
 8004438:	7721      	strb	r1, [r4, #28]
 800443a:	6861      	ldr	r1, [r4, #4]
 800443c:	680a      	ldr	r2, [r1, #0]
 800443e:	0693      	lsls	r3, r2, #26
 8004440:	0fdb      	lsrs	r3, r3, #31
 8004442:	2694      	movs	r6, #148	; 0x94
 8004444:	00b6      	lsls	r6, r6, #2
 8004446:	59a6      	ldr	r6, [r4, r6]
 8004448:	0b76      	lsrs	r6, r6, #13
 800444a:	4035      	ands	r5, r6
 800444c:	429d      	cmp	r5, r3
 800444e:	da00      	bge.n	8004452 <PE_Receive_SVDM+0x94>
 8004450:	002b      	movs	r3, r5
 8004452:	2520      	movs	r5, #32
 8004454:	43aa      	bics	r2, r5
 8004456:	015b      	lsls	r3, r3, #5
 8004458:	402b      	ands	r3, r5
 800445a:	4313      	orrs	r3, r2
 800445c:	600b      	str	r3, [r1, #0]
 800445e:	83e0      	strh	r0, [r4, #30]
 8004460:	2075      	movs	r0, #117	; 0x75
 8004462:	e023      	b.n	80044ac <PE_Receive_SVDM+0xee>
 8004464:	2152      	movs	r1, #82	; 0x52
 8004466:	7721      	strb	r1, [r4, #28]
 8004468:	83e0      	strh	r0, [r4, #30]
 800446a:	2076      	movs	r0, #118	; 0x76
 800446c:	e01e      	b.n	80044ac <PE_Receive_SVDM+0xee>
 800446e:	2153      	movs	r1, #83	; 0x53
 8004470:	7721      	strb	r1, [r4, #28]
 8004472:	83e0      	strh	r0, [r4, #30]
 8004474:	2078      	movs	r0, #120	; 0x78
 8004476:	e019      	b.n	80044ac <PE_Receive_SVDM+0xee>
 8004478:	2054      	movs	r0, #84	; 0x54
 800447a:	7720      	strb	r0, [r4, #28]
 800447c:	83e3      	strh	r3, [r4, #30]
 800447e:	2079      	movs	r0, #121	; 0x79
 8004480:	e014      	b.n	80044ac <PE_Receive_SVDM+0xee>
 8004482:	2055      	movs	r0, #85	; 0x55
 8004484:	7720      	strb	r0, [r4, #28]
 8004486:	83e3      	strh	r3, [r4, #30]
 8004488:	207a      	movs	r0, #122	; 0x7a
 800448a:	e00f      	b.n	80044ac <PE_Receive_SVDM+0xee>
 800448c:	68e0      	ldr	r0, [r4, #12]
 800448e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004490:	2b00      	cmp	r3, #0
 8004492:	d005      	beq.n	80044a0 <PE_Receive_SVDM+0xe2>
 8004494:	2900      	cmp	r1, #0
 8004496:	d000      	beq.n	800449a <PE_Receive_SVDM+0xdc>
 8004498:	2101      	movs	r1, #1
 800449a:	6812      	ldr	r2, [r2, #0]
 800449c:	7c20      	ldrb	r0, [r4, #16]
 800449e:	4798      	blx	r3
 80044a0:	7465      	strb	r5, [r4, #17]
 80044a2:	bd70      	pop	{r4, r5, r6, pc}
 80044a4:	215a      	movs	r1, #90	; 0x5a
 80044a6:	7721      	strb	r1, [r4, #28]
 80044a8:	83e0      	strh	r0, [r4, #30]
 80044aa:	207b      	movs	r0, #123	; 0x7b
 80044ac:	7460      	strb	r0, [r4, #17]
 80044ae:	bd70      	pop	{r4, r5, r6, pc}

080044b0 <.text_13>:
 80044b0:	fffffe3f 	.word	0xfffffe3f

080044b4 <.text_14>:
 80044b4:	200001e4 	.word	0x200001e4

080044b8 <.text_15>:
 80044b8:	00000494 	.word	0x00000494

080044bc <.text_16>:
 80044bc:	00008019 	.word	0x00008019

080044c0 <.text_17>:
 80044c0:	0000800f 	.word	0x0000800f

080044c4 <PE_StateMachine_VDM>:
 80044c4:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 80044c6:	b09c      	sub	sp, #112	; 0x70
 80044c8:	0005      	movs	r5, r0
 80044ca:	2002      	movs	r0, #2
 80044cc:	9004      	str	r0, [sp, #16]
 80044ce:	7c6a      	ldrb	r2, [r5, #17]
 80044d0:	0010      	movs	r0, r2
 80044d2:	3875      	subs	r0, #117	; 0x75
 80044d4:	2807      	cmp	r0, #7
 80044d6:	d206      	bcs.n	80044e6 <__iar_annotation$$branch+0x4>
 80044d8:	981c      	ldr	r0, [sp, #112]	; 0x70
 80044da:	7800      	ldrb	r0, [r0, #0]
 80044dc:	2814      	cmp	r0, #20
 80044de:	d002      	beq.n	80044e6 <__iar_annotation$$branch+0x4>
 80044e0:	2002      	movs	r0, #2

080044e2 <__iar_annotation$$branch>:
 80044e2:	f000 febc 	bl	800525e <__iar_annotation$$branch+0xce4>
 80044e6:	2094      	movs	r0, #148	; 0x94
 80044e8:	0080      	lsls	r0, r0, #2
 80044ea:	182c      	adds	r4, r5, r0
 80044ec:	210b      	movs	r1, #11
 80044ee:	271e      	movs	r7, #30
 80044f0:	201f      	movs	r0, #31
 80044f2:	43c0      	mvns	r0, r0
 80044f4:	26c0      	movs	r6, #192	; 0xc0
 80044f6:	43f6      	mvns	r6, r6
 80044f8:	2a75      	cmp	r2, #117	; 0x75
 80044fa:	d041      	beq.n	8004580 <__iar_annotation$$branch+0x6>
 80044fc:	2a76      	cmp	r2, #118	; 0x76
 80044fe:	d100      	bne.n	8004502 <__iar_annotation$$branch+0x20>
 8004500:	e0bb      	b.n	800467a <__iar_annotation$$branch+0x100>
 8004502:	2a77      	cmp	r2, #119	; 0x77
 8004504:	d100      	bne.n	8004508 <__iar_annotation$$branch+0x26>
 8004506:	e144      	b.n	8004792 <__iar_annotation$$branch+0x218>
 8004508:	2a78      	cmp	r2, #120	; 0x78
 800450a:	d100      	bne.n	800450e <__iar_annotation$$branch+0x2c>
 800450c:	e1b4      	b.n	8004878 <__iar_annotation$$branch+0x2fe>
 800450e:	2a79      	cmp	r2, #121	; 0x79
 8004510:	d100      	bne.n	8004514 <__iar_annotation$$branch+0x32>
 8004512:	e216      	b.n	8004942 <__iar_annotation$$branch+0x3c8>
 8004514:	2a7a      	cmp	r2, #122	; 0x7a
 8004516:	d100      	bne.n	800451a <__iar_annotation$$branch+0x38>
 8004518:	e24b      	b.n	80049b2 <__iar_annotation$$branch+0x438>
 800451a:	2a7b      	cmp	r2, #123	; 0x7b
 800451c:	d100      	bne.n	8004520 <__iar_annotation$$branch+0x3e>
 800451e:	e292      	b.n	8004a46 <__iar_annotation$$branch+0x4cc>
 8004520:	2a7d      	cmp	r2, #125	; 0x7d
 8004522:	d100      	bne.n	8004526 <__iar_annotation$$branch+0x44>
 8004524:	e2e0      	b.n	8004ae8 <__iar_annotation$$branch+0x56e>
 8004526:	2a7f      	cmp	r2, #127	; 0x7f
 8004528:	d100      	bne.n	800452c <__iar_annotation$$branch+0x4a>
 800452a:	e352      	b.n	8004bd2 <__iar_annotation$$branch+0x658>
 800452c:	2a81      	cmp	r2, #129	; 0x81
 800452e:	d100      	bne.n	8004532 <__iar_annotation$$branch+0x50>
 8004530:	e3c2      	b.n	8004cb8 <__iar_annotation$$branch+0x73e>
 8004532:	2a82      	cmp	r2, #130	; 0x82
 8004534:	d101      	bne.n	800453a <__iar_annotation$$branch+0x4>

08004536 <__iar_annotation$$branch>:
 8004536:	f000 fc3b 	bl	8004db0 <__iar_annotation$$branch+0x836>
 800453a:	2a83      	cmp	r2, #131	; 0x83
 800453c:	d101      	bne.n	8004542 <__iar_annotation$$branch+0x4>

0800453e <__iar_annotation$$branch>:
 800453e:	f000 fcc9 	bl	8004ed4 <__iar_annotation$$branch+0x95a>
 8004542:	2a84      	cmp	r2, #132	; 0x84
 8004544:	d101      	bne.n	800454a <__iar_annotation$$branch+0x4>

08004546 <__iar_annotation$$branch>:
 8004546:	f000 fe38 	bl	80051ba <__iar_annotation$$branch+0xc40>
 800454a:	2a85      	cmp	r2, #133	; 0x85
 800454c:	d101      	bne.n	8004552 <__iar_annotation$$branch+0x4>

0800454e <__iar_annotation$$branch>:
 800454e:	f000 fd5d 	bl	800500c <__iar_annotation$$branch+0xa92>
 8004552:	2a87      	cmp	r2, #135	; 0x87
 8004554:	d100      	bne.n	8004558 <__iar_annotation$$branch+0xa>
 8004556:	e2fc      	b.n	8004b52 <__iar_annotation$$branch+0x5d8>
 8004558:	2a89      	cmp	r2, #137	; 0x89
 800455a:	d100      	bne.n	800455e <__iar_annotation$$branch+0x10>
 800455c:	e375      	b.n	8004c4a <__iar_annotation$$branch+0x6d0>
 800455e:	2a8b      	cmp	r2, #139	; 0x8b
 8004560:	d101      	bne.n	8004566 <__iar_annotation$$branch+0x4>

08004562 <__iar_annotation$$branch>:
 8004562:	f000 fbe4 	bl	8004d2e <__iar_annotation$$branch+0x7b4>
 8004566:	2a8c      	cmp	r2, #140	; 0x8c
 8004568:	d101      	bne.n	800456e <__iar_annotation$$branch+0x4>

0800456a <__iar_annotation$$branch>:
 800456a:	f000 fc63 	bl	8004e34 <__iar_annotation$$branch+0x8ba>
 800456e:	2a8d      	cmp	r2, #141	; 0x8d
 8004570:	d101      	bne.n	8004576 <__iar_annotation$$branch+0x4>

08004572 <__iar_annotation$$branch>:
 8004572:	f000 fcf7 	bl	8004f64 <__iar_annotation$$branch+0x9ea>
 8004576:	2a8f      	cmp	r2, #143	; 0x8f
 8004578:	d101      	bne.n	800457e <__iar_annotation$$branch+0x4>

0800457a <__iar_annotation$$branch>:
 800457a:	f000 fda5 	bl	80050c8 <__iar_annotation$$branch+0xb4e>
 800457e:	e2b2      	b.n	8004ae6 <__iar_annotation$$branch+0x56c>
 8004580:	2201      	movs	r2, #1
 8004582:	9203      	str	r2, [sp, #12]
 8004584:	03d3      	lsls	r3, r2, #15
 8004586:	8bea      	ldrh	r2, [r5, #30]
 8004588:	429a      	cmp	r2, r3
 800458a:	d100      	bne.n	800458e <__iar_annotation$$branch+0x14>
 800458c:	e262      	b.n	8004a54 <__iar_annotation$$branch+0x4da>
 800458e:	2701      	movs	r7, #1
 8004590:	6822      	ldr	r2, [r4, #0]
 8004592:	4010      	ands	r0, r2
 8004594:	4338      	orrs	r0, r7
 8004596:	6020      	str	r0, [r4, #0]
 8004598:	4303      	orrs	r3, r0
 800459a:	6023      	str	r3, [r4, #0]
 800459c:	6868      	ldr	r0, [r5, #4]
 800459e:	6800      	ldr	r0, [r0, #0]
 80045a0:	0942      	lsrs	r2, r0, #5
 80045a2:	403a      	ands	r2, r7
 80045a4:	48c9      	ldr	r0, [pc, #804]	; (80048cc <__iar_annotation$$branch+0x352>)
 80045a6:	4018      	ands	r0, r3
 80045a8:	0352      	lsls	r2, r2, #13
 80045aa:	4302      	orrs	r2, r0
 80045ac:	6022      	str	r2, [r4, #0]
 80045ae:	6868      	ldr	r0, [r5, #4]
 80045b0:	6800      	ldr	r0, [r0, #0]
 80045b2:	4001      	ands	r1, r0
 80045b4:	2909      	cmp	r1, #9
 80045b6:	d051      	beq.n	800465c <__iar_annotation$$branch+0xe2>
 80045b8:	68e8      	ldr	r0, [r5, #12]
 80045ba:	2800      	cmp	r0, #0
 80045bc:	d04e      	beq.n	800465c <__iar_annotation$$branch+0xe2>
 80045be:	6803      	ldr	r3, [r0, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d04b      	beq.n	800465c <__iar_annotation$$branch+0xe2>
 80045c4:	0c10      	lsrs	r0, r2, #16
 80045c6:	21ff      	movs	r1, #255	; 0xff
 80045c8:	0209      	lsls	r1, r1, #8
 80045ca:	4288      	cmp	r0, r1
 80045cc:	d146      	bne.n	800465c <__iar_annotation$$branch+0xe2>
 80045ce:	a90b      	add	r1, sp, #44	; 0x2c
 80045d0:	7c28      	ldrb	r0, [r5, #16]
 80045d2:	4798      	blx	r3
 80045d4:	2803      	cmp	r0, #3
 80045d6:	d002      	beq.n	80045de <__iar_annotation$$branch+0x64>
 80045d8:	280f      	cmp	r0, #15
 80045da:	d005      	beq.n	80045e8 <__iar_annotation$$branch+0x6e>
 80045dc:	e03e      	b.n	800465c <__iar_annotation$$branch+0xe2>
 80045de:	6820      	ldr	r0, [r4, #0]
 80045e0:	21c0      	movs	r1, #192	; 0xc0
 80045e2:	4301      	orrs	r1, r0
 80045e4:	6021      	str	r1, [r4, #0]
 80045e6:	e03e      	b.n	8004666 <__iar_annotation$$branch+0xec>
 80045e8:	6820      	ldr	r0, [r4, #0]
 80045ea:	4006      	ands	r6, r0
 80045ec:	2040      	movs	r0, #64	; 0x40
 80045ee:	4330      	orrs	r0, r6
 80045f0:	6020      	str	r0, [r4, #0]
 80045f2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80045f4:	9015      	str	r0, [sp, #84]	; 0x54
 80045f6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80045f8:	9016      	str	r0, [sp, #88]	; 0x58
 80045fa:	980d      	ldr	r0, [sp, #52]	; 0x34
 80045fc:	9017      	str	r0, [sp, #92]	; 0x5c
 80045fe:	2004      	movs	r0, #4
 8004600:	9003      	str	r0, [sp, #12]
 8004602:	a80b      	add	r0, sp, #44	; 0x2c
 8004604:	2120      	movs	r1, #32
 8004606:	5c40      	ldrb	r0, [r0, r1]
 8004608:	0841      	lsrs	r1, r0, #1
 800460a:	4239      	tst	r1, r7
 800460c:	d003      	beq.n	8004616 <__iar_annotation$$branch+0x9c>
 800460e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004610:	9118      	str	r1, [sp, #96]	; 0x60
 8004612:	2105      	movs	r1, #5
 8004614:	9103      	str	r1, [sp, #12]
 8004616:	08c2      	lsrs	r2, r0, #3
 8004618:	2101      	movs	r1, #1
 800461a:	4011      	ands	r1, r2
 800461c:	d008      	beq.n	8004630 <__iar_annotation$$branch+0xb6>
 800461e:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8004620:	aa14      	add	r2, sp, #80	; 0x50
 8004622:	9b03      	ldr	r3, [sp, #12]
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	50d6      	str	r6, [r2, r3]
 8004628:	9a03      	ldr	r2, [sp, #12]
 800462a:	1c52      	adds	r2, r2, #1
 800462c:	b2d2      	uxtb	r2, r2
 800462e:	9203      	str	r2, [sp, #12]
 8004630:	0900      	lsrs	r0, r0, #4
 8004632:	4238      	tst	r0, r7
 8004634:	d017      	beq.n	8004666 <__iar_annotation$$branch+0xec>
 8004636:	2900      	cmp	r1, #0
 8004638:	d007      	beq.n	800464a <__iar_annotation$$branch+0xd0>
 800463a:	2000      	movs	r0, #0
 800463c:	a914      	add	r1, sp, #80	; 0x50
 800463e:	9a03      	ldr	r2, [sp, #12]
 8004640:	0092      	lsls	r2, r2, #2
 8004642:	5088      	str	r0, [r1, r2]
 8004644:	9803      	ldr	r0, [sp, #12]
 8004646:	1c40      	adds	r0, r0, #1
 8004648:	9003      	str	r0, [sp, #12]
 800464a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800464c:	a914      	add	r1, sp, #80	; 0x50
 800464e:	9a03      	ldr	r2, [sp, #12]
 8004650:	0092      	lsls	r2, r2, #2
 8004652:	5088      	str	r0, [r1, r2]
 8004654:	9803      	ldr	r0, [sp, #12]
 8004656:	1c40      	adds	r0, r0, #1
 8004658:	9003      	str	r0, [sp, #12]
 800465a:	e004      	b.n	8004666 <__iar_annotation$$branch+0xec>
 800465c:	6820      	ldr	r0, [r4, #0]
 800465e:	4006      	ands	r6, r0
 8004660:	2080      	movs	r0, #128	; 0x80
 8004662:	4330      	orrs	r0, r6
 8004664:	6020      	str	r0, [r4, #0]
 8004666:	6820      	ldr	r0, [r4, #0]
 8004668:	9014      	str	r0, [sp, #80]	; 0x50
 800466a:	2000      	movs	r0, #0
 800466c:	9002      	str	r0, [sp, #8]
 800466e:	2003      	movs	r0, #3
 8004670:	9001      	str	r0, [sp, #4]
 8004672:	9803      	ldr	r0, [sp, #12]
 8004674:	9000      	str	r0, [sp, #0]
 8004676:	ab14      	add	r3, sp, #80	; 0x50
 8004678:	e22f      	b.n	8004ada <__iar_annotation$$branch+0x560>
 800467a:	2201      	movs	r2, #1
 800467c:	466b      	mov	r3, sp
 800467e:	731a      	strb	r2, [r3, #12]
 8004680:	03d2      	lsls	r2, r2, #15
 8004682:	8beb      	ldrh	r3, [r5, #30]
 8004684:	4293      	cmp	r3, r2
 8004686:	d100      	bne.n	800468a <__iar_annotation$$branch+0x110>
 8004688:	e1e4      	b.n	8004a54 <__iar_annotation$$branch+0x4da>
 800468a:	6823      	ldr	r3, [r4, #0]
 800468c:	4018      	ands	r0, r3
 800468e:	2302      	movs	r3, #2
 8004690:	4303      	orrs	r3, r0
 8004692:	6023      	str	r3, [r4, #0]
 8004694:	431a      	orrs	r2, r3
 8004696:	6022      	str	r2, [r4, #0]
 8004698:	6868      	ldr	r0, [r5, #4]
 800469a:	6803      	ldr	r3, [r0, #0]
 800469c:	0698      	lsls	r0, r3, #26
 800469e:	0fc0      	lsrs	r0, r0, #31
 80046a0:	4b8a      	ldr	r3, [pc, #552]	; (80048cc <__iar_annotation$$branch+0x352>)
 80046a2:	4013      	ands	r3, r2
 80046a4:	0340      	lsls	r0, r0, #13
 80046a6:	4318      	orrs	r0, r3
 80046a8:	6020      	str	r0, [r4, #0]
 80046aa:	686a      	ldr	r2, [r5, #4]
 80046ac:	6812      	ldr	r2, [r2, #0]
 80046ae:	4011      	ands	r1, r2
 80046b0:	2909      	cmp	r1, #9
 80046b2:	d05f      	beq.n	8004774 <__iar_annotation$$branch+0x1fa>
 80046b4:	68e9      	ldr	r1, [r5, #12]
 80046b6:	684b      	ldr	r3, [r1, #4]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d05b      	beq.n	8004774 <__iar_annotation$$branch+0x1fa>
 80046bc:	0c00      	lsrs	r0, r0, #16
 80046be:	21ff      	movs	r1, #255	; 0xff
 80046c0:	0209      	lsls	r1, r1, #8
 80046c2:	4288      	cmp	r0, r1
 80046c4:	d156      	bne.n	8004774 <__iar_annotation$$branch+0x1fa>
 80046c6:	4882      	ldr	r0, [pc, #520]	; (80048d0 <__iar_annotation$$branch+0x356>)
 80046c8:	182a      	adds	r2, r5, r0
 80046ca:	a905      	add	r1, sp, #20
 80046cc:	7c28      	ldrb	r0, [r5, #16]
 80046ce:	4798      	blx	r3
 80046d0:	2803      	cmp	r0, #3
 80046d2:	d04b      	beq.n	800476c <__iar_annotation$$branch+0x1f2>
 80046d4:	280f      	cmp	r0, #15
 80046d6:	d14d      	bne.n	8004774 <__iar_annotation$$branch+0x1fa>
 80046d8:	6820      	ldr	r0, [r4, #0]
 80046da:	4006      	ands	r6, r0
 80046dc:	2040      	movs	r0, #64	; 0x40
 80046de:	4330      	orrs	r0, r6
 80046e0:	6020      	str	r0, [r4, #0]
 80046e2:	211c      	movs	r1, #28
 80046e4:	a806      	add	r0, sp, #24
 80046e6:	f017 ff48 	bl	801c57a <__aeabi_memclr>
 80046ea:	2300      	movs	r3, #0
 80046ec:	2200      	movs	r2, #0
 80046ee:	a806      	add	r0, sp, #24
 80046f0:	9000      	str	r0, [sp, #0]
 80046f2:	e014      	b.n	800471e <__iar_annotation$$branch+0x1a4>
 80046f4:	005f      	lsls	r7, r3, #1
 80046f6:	5bf6      	ldrh	r6, [r6, r7]
 80046f8:	0436      	lsls	r6, r6, #16
 80046fa:	430e      	orrs	r6, r1
 80046fc:	6006      	str	r6, [r0, #0]
 80046fe:	e00d      	b.n	800471c <__iar_annotation$$branch+0x1a2>
 8004700:	1c52      	adds	r2, r2, #1
 8004702:	9800      	ldr	r0, [sp, #0]
 8004704:	1d00      	adds	r0, r0, #4
 8004706:	0859      	lsrs	r1, r3, #1
 8004708:	0089      	lsls	r1, r1, #2
 800470a:	1840      	adds	r0, r0, r1
 800470c:	07d9      	lsls	r1, r3, #31
 800470e:	6801      	ldr	r1, [r0, #0]
 8004710:	9e05      	ldr	r6, [sp, #20]
 8004712:	d5ef      	bpl.n	80046f4 <__iar_annotation$$branch+0x17a>
 8004714:	005f      	lsls	r7, r3, #1
 8004716:	5bf6      	ldrh	r6, [r6, r7]
 8004718:	4331      	orrs	r1, r6
 800471a:	6001      	str	r1, [r0, #0]
 800471c:	1c5b      	adds	r3, r3, #1
 800471e:	486d      	ldr	r0, [pc, #436]	; (80048d4 <__iar_annotation$$branch+0x35a>)
 8004720:	1828      	adds	r0, r5, r0
 8004722:	7840      	ldrb	r0, [r0, #1]
 8004724:	4283      	cmp	r3, r0
 8004726:	d201      	bcs.n	800472c <__iar_annotation$$branch+0x1b2>
 8004728:	2b0c      	cmp	r3, #12
 800472a:	d3e9      	bcc.n	8004700 <__iar_annotation$$branch+0x186>
 800472c:	1a80      	subs	r0, r0, r2
 800472e:	4969      	ldr	r1, [pc, #420]	; (80048d4 <__iar_annotation$$branch+0x35a>)
 8004730:	1869      	adds	r1, r5, r1
 8004732:	7048      	strb	r0, [r1, #1]
 8004734:	b2d0      	uxtb	r0, r2
 8004736:	280c      	cmp	r0, #12
 8004738:	d111      	bne.n	800475e <__iar_annotation$$branch+0x1e4>
 800473a:	6820      	ldr	r0, [r4, #0]
 800473c:	9006      	str	r0, [sp, #24]
 800473e:	2000      	movs	r0, #0
 8004740:	9002      	str	r0, [sp, #8]
 8004742:	2077      	movs	r0, #119	; 0x77
 8004744:	9001      	str	r0, [sp, #4]
 8004746:	2007      	movs	r0, #7
 8004748:	9000      	str	r0, [sp, #0]
 800474a:	ab06      	add	r3, sp, #24
 800474c:	220f      	movs	r2, #15
 800474e:	2031      	movs	r0, #49	; 0x31
 8004750:	5c29      	ldrb	r1, [r5, r0]
 8004752:	0028      	movs	r0, r5
 8004754:	f7fc ff07 	bl	8001566 <PE_Send_DataMessage>
 8004758:	485f      	ldr	r0, [pc, #380]	; (80048d8 <__iar_annotation$$branch+0x35e>)
 800475a:	83e8      	strh	r0, [r5, #30]
 800475c:	e1c3      	b.n	8004ae6 <__iar_annotation$$branch+0x56c>
 800475e:	0612      	lsls	r2, r2, #24
 8004760:	0e50      	lsrs	r0, r2, #25
 8004762:	1c80      	adds	r0, r0, #2
 8004764:	4669      	mov	r1, sp
 8004766:	7308      	strb	r0, [r1, #12]
 8004768:	6820      	ldr	r0, [r4, #0]
 800476a:	e008      	b.n	800477e <__iar_annotation$$branch+0x204>
 800476c:	6821      	ldr	r1, [r4, #0]
 800476e:	20c0      	movs	r0, #192	; 0xc0
 8004770:	4308      	orrs	r0, r1
 8004772:	e003      	b.n	800477c <__iar_annotation$$branch+0x202>
 8004774:	6820      	ldr	r0, [r4, #0]
 8004776:	4006      	ands	r6, r0
 8004778:	2080      	movs	r0, #128	; 0x80
 800477a:	4330      	orrs	r0, r6
 800477c:	6020      	str	r0, [r4, #0]
 800477e:	9006      	str	r0, [sp, #24]
 8004780:	2000      	movs	r0, #0
 8004782:	9002      	str	r0, [sp, #8]
 8004784:	2003      	movs	r0, #3
 8004786:	9001      	str	r0, [sp, #4]
 8004788:	4668      	mov	r0, sp
 800478a:	7b00      	ldrb	r0, [r0, #12]
 800478c:	9000      	str	r0, [sp, #0]
 800478e:	ab06      	add	r3, sp, #24
 8004790:	e1a3      	b.n	8004ada <__iar_annotation$$branch+0x560>
 8004792:	2180      	movs	r1, #128	; 0x80
 8004794:	0209      	lsls	r1, r1, #8
 8004796:	8bea      	ldrh	r2, [r5, #30]
 8004798:	428a      	cmp	r2, r1
 800479a:	d100      	bne.n	800479e <__iar_annotation$$branch+0x224>
 800479c:	e15a      	b.n	8004a54 <__iar_annotation$$branch+0x4da>
 800479e:	6822      	ldr	r2, [r4, #0]
 80047a0:	4010      	ands	r0, r2
 80047a2:	2202      	movs	r2, #2
 80047a4:	4302      	orrs	r2, r0
 80047a6:	6022      	str	r2, [r4, #0]
 80047a8:	b292      	uxth	r2, r2
 80047aa:	20ff      	movs	r0, #255	; 0xff
 80047ac:	0600      	lsls	r0, r0, #24
 80047ae:	4310      	orrs	r0, r2
 80047b0:	6020      	str	r0, [r4, #0]
 80047b2:	4301      	orrs	r1, r0
 80047b4:	6021      	str	r1, [r4, #0]
 80047b6:	2701      	movs	r7, #1
 80047b8:	6868      	ldr	r0, [r5, #4]
 80047ba:	6800      	ldr	r0, [r0, #0]
 80047bc:	0940      	lsrs	r0, r0, #5
 80047be:	4038      	ands	r0, r7
 80047c0:	4a42      	ldr	r2, [pc, #264]	; (80048cc <__iar_annotation$$branch+0x352>)
 80047c2:	400a      	ands	r2, r1
 80047c4:	0340      	lsls	r0, r0, #13
 80047c6:	4310      	orrs	r0, r2
 80047c8:	6020      	str	r0, [r4, #0]
 80047ca:	4006      	ands	r6, r0
 80047cc:	2040      	movs	r0, #64	; 0x40
 80047ce:	4330      	orrs	r0, r6
 80047d0:	6020      	str	r0, [r4, #0]
 80047d2:	aa03      	add	r2, sp, #12
 80047d4:	a905      	add	r1, sp, #20
 80047d6:	7c28      	ldrb	r0, [r5, #16]
 80047d8:	68eb      	ldr	r3, [r5, #12]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	4798      	blx	r3
 80047de:	211c      	movs	r1, #28
 80047e0:	a806      	add	r0, sp, #24
 80047e2:	f017 feca 	bl	801c57a <__aeabi_memclr>
 80047e6:	2100      	movs	r1, #0
 80047e8:	2200      	movs	r2, #0
 80047ea:	a806      	add	r0, sp, #24
 80047ec:	002c      	movs	r4, r5
 80047ee:	e016      	b.n	800481e <__iar_annotation$$branch+0x2a4>
 80047f0:	004d      	lsls	r5, r1, #1
 80047f2:	5b75      	ldrh	r5, [r6, r5]
 80047f4:	042d      	lsls	r5, r5, #16
 80047f6:	4666      	mov	r6, ip
 80047f8:	4335      	orrs	r5, r6
 80047fa:	601d      	str	r5, [r3, #0]
 80047fc:	e00e      	b.n	800481c <__iar_annotation$$branch+0x2a2>
 80047fe:	1c52      	adds	r2, r2, #1
 8004800:	1d03      	adds	r3, r0, #4
 8004802:	084d      	lsrs	r5, r1, #1
 8004804:	00ad      	lsls	r5, r5, #2
 8004806:	195b      	adds	r3, r3, r5
 8004808:	4239      	tst	r1, r7
 800480a:	681e      	ldr	r6, [r3, #0]
 800480c:	46b4      	mov	ip, r6
 800480e:	9e05      	ldr	r6, [sp, #20]
 8004810:	d0ee      	beq.n	80047f0 <__iar_annotation$$branch+0x276>
 8004812:	004d      	lsls	r5, r1, #1
 8004814:	5b75      	ldrh	r5, [r6, r5]
 8004816:	4666      	mov	r6, ip
 8004818:	432e      	orrs	r6, r5
 800481a:	601e      	str	r6, [r3, #0]
 800481c:	1c49      	adds	r1, r1, #1
 800481e:	4b2d      	ldr	r3, [pc, #180]	; (80048d4 <__iar_annotation$$branch+0x35a>)
 8004820:	18e3      	adds	r3, r4, r3
 8004822:	785b      	ldrb	r3, [r3, #1]
 8004824:	4299      	cmp	r1, r3
 8004826:	d201      	bcs.n	800482c <__iar_annotation$$branch+0x2b2>
 8004828:	290c      	cmp	r1, #12
 800482a:	d3e8      	bcc.n	80047fe <__iar_annotation$$branch+0x284>
 800482c:	1a98      	subs	r0, r3, r2
 800482e:	4929      	ldr	r1, [pc, #164]	; (80048d4 <__iar_annotation$$branch+0x35a>)
 8004830:	1861      	adds	r1, r4, r1
 8004832:	7048      	strb	r0, [r1, #1]
 8004834:	b2d0      	uxtb	r0, r2
 8004836:	280c      	cmp	r0, #12
 8004838:	d10f      	bne.n	800485a <__iar_annotation$$branch+0x2e0>
 800483a:	2000      	movs	r0, #0
 800483c:	9002      	str	r0, [sp, #8]
 800483e:	2077      	movs	r0, #119	; 0x77
 8004840:	9001      	str	r0, [sp, #4]
 8004842:	2007      	movs	r0, #7
 8004844:	9000      	str	r0, [sp, #0]
 8004846:	ab06      	add	r3, sp, #24
 8004848:	220f      	movs	r2, #15
 800484a:	2031      	movs	r0, #49	; 0x31
 800484c:	5c21      	ldrb	r1, [r4, r0]
 800484e:	0020      	movs	r0, r4
 8004850:	f7fc fe89 	bl	8001566 <PE_Send_DataMessage>
 8004854:	4820      	ldr	r0, [pc, #128]	; (80048d8 <__iar_annotation$$branch+0x35e>)
 8004856:	83e0      	strh	r0, [r4, #30]
 8004858:	e145      	b.n	8004ae6 <__iar_annotation$$branch+0x56c>
 800485a:	2000      	movs	r0, #0
 800485c:	9002      	str	r0, [sp, #8]
 800485e:	2003      	movs	r0, #3
 8004860:	9001      	str	r0, [sp, #4]
 8004862:	0610      	lsls	r0, r2, #24
 8004864:	0e40      	lsrs	r0, r0, #25
 8004866:	1c80      	adds	r0, r0, #2
 8004868:	b2c0      	uxtb	r0, r0
 800486a:	9000      	str	r0, [sp, #0]
 800486c:	ab06      	add	r3, sp, #24
 800486e:	220f      	movs	r2, #15
 8004870:	2031      	movs	r0, #49	; 0x31
 8004872:	5c21      	ldrb	r1, [r4, r0]
 8004874:	0020      	movs	r0, r4
 8004876:	e134      	b.n	8004ae2 <__iar_annotation$$branch+0x568>
 8004878:	2201      	movs	r2, #1
 800487a:	9206      	str	r2, [sp, #24]
 800487c:	03d2      	lsls	r2, r2, #15
 800487e:	8beb      	ldrh	r3, [r5, #30]
 8004880:	4293      	cmp	r3, r2
 8004882:	d100      	bne.n	8004886 <__iar_annotation$$branch+0x30c>
 8004884:	e3c1      	b.n	800500a <__iar_annotation$$branch+0xa90>
 8004886:	6823      	ldr	r3, [r4, #0]
 8004888:	4018      	ands	r0, r3
 800488a:	2303      	movs	r3, #3
 800488c:	4303      	orrs	r3, r0
 800488e:	6023      	str	r3, [r4, #0]
 8004890:	431a      	orrs	r2, r3
 8004892:	6022      	str	r2, [r4, #0]
 8004894:	6868      	ldr	r0, [r5, #4]
 8004896:	6803      	ldr	r3, [r0, #0]
 8004898:	0698      	lsls	r0, r3, #26
 800489a:	0fc0      	lsrs	r0, r0, #31
 800489c:	4b0b      	ldr	r3, [pc, #44]	; (80048cc <__iar_annotation$$branch+0x352>)
 800489e:	4013      	ands	r3, r2
 80048a0:	0340      	lsls	r0, r0, #13
 80048a2:	4318      	orrs	r0, r3
 80048a4:	6020      	str	r0, [r4, #0]
 80048a6:	686a      	ldr	r2, [r5, #4]
 80048a8:	6812      	ldr	r2, [r2, #0]
 80048aa:	4011      	ands	r1, r2
 80048ac:	2909      	cmp	r1, #9
 80048ae:	d037      	beq.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048b0:	68e9      	ldr	r1, [r5, #12]
 80048b2:	688f      	ldr	r7, [r1, #8]
 80048b4:	2f00      	cmp	r7, #0
 80048b6:	d033      	beq.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048b8:	ab03      	add	r3, sp, #12
 80048ba:	aa05      	add	r2, sp, #20
 80048bc:	0c01      	lsrs	r1, r0, #16
 80048be:	7c28      	ldrb	r0, [r5, #16]
 80048c0:	47b8      	blx	r7
 80048c2:	2803      	cmp	r0, #3
 80048c4:	d00a      	beq.n	80048dc <__iar_annotation$$branch+0x362>
 80048c6:	280f      	cmp	r0, #15
 80048c8:	d00d      	beq.n	80048e6 <__iar_annotation$$branch+0x36c>
 80048ca:	e029      	b.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048cc:	ffff9fff 	.word	0xffff9fff
 80048d0:	000004ad 	.word	0x000004ad
 80048d4:	000004ac 	.word	0x000004ac
 80048d8:	0000800f 	.word	0x0000800f
 80048dc:	6820      	ldr	r0, [r4, #0]
 80048de:	21c0      	movs	r1, #192	; 0xc0
 80048e0:	4301      	orrs	r1, r0
 80048e2:	6021      	str	r1, [r4, #0]
 80048e4:	e023      	b.n	800492e <__iar_annotation$$branch+0x3b4>
 80048e6:	4668      	mov	r0, sp
 80048e8:	7b00      	ldrb	r0, [r0, #12]
 80048ea:	2800      	cmp	r0, #0
 80048ec:	d018      	beq.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048ee:	4668      	mov	r0, sp
 80048f0:	7b02      	ldrb	r2, [r0, #12]
 80048f2:	2a07      	cmp	r2, #7
 80048f4:	d214      	bcs.n	8004920 <__iar_annotation$$branch+0x3a6>
 80048f6:	6820      	ldr	r0, [r4, #0]
 80048f8:	4006      	ands	r6, r0
 80048fa:	2040      	movs	r0, #64	; 0x40
 80048fc:	4330      	orrs	r0, r6
 80048fe:	6020      	str	r0, [r4, #0]
 8004900:	2300      	movs	r3, #0
 8004902:	9806      	ldr	r0, [sp, #24]
 8004904:	4293      	cmp	r3, r2
 8004906:	d211      	bcs.n	800492c <__iar_annotation$$branch+0x3b2>
 8004908:	9905      	ldr	r1, [sp, #20]
 800490a:	6809      	ldr	r1, [r1, #0]
 800490c:	ae07      	add	r6, sp, #28
 800490e:	1d36      	adds	r6, r6, #4
 8004910:	009f      	lsls	r7, r3, #2
 8004912:	51f1      	str	r1, [r6, r7]
 8004914:	9905      	ldr	r1, [sp, #20]
 8004916:	1d09      	adds	r1, r1, #4
 8004918:	9105      	str	r1, [sp, #20]
 800491a:	1c40      	adds	r0, r0, #1
 800491c:	1c5b      	adds	r3, r3, #1
 800491e:	e7f1      	b.n	8004904 <__iar_annotation$$branch+0x38a>
 8004920:	6820      	ldr	r0, [r4, #0]
 8004922:	4006      	ands	r6, r0
 8004924:	2080      	movs	r0, #128	; 0x80
 8004926:	4330      	orrs	r0, r6
 8004928:	6020      	str	r0, [r4, #0]
 800492a:	e000      	b.n	800492e <__iar_annotation$$branch+0x3b4>
 800492c:	9006      	str	r0, [sp, #24]
 800492e:	6820      	ldr	r0, [r4, #0]
 8004930:	9007      	str	r0, [sp, #28]
 8004932:	2000      	movs	r0, #0
 8004934:	9002      	str	r0, [sp, #8]
 8004936:	2003      	movs	r0, #3
 8004938:	9001      	str	r0, [sp, #4]
 800493a:	9806      	ldr	r0, [sp, #24]
 800493c:	9000      	str	r0, [sp, #0]
 800493e:	ab07      	add	r3, sp, #28
 8004940:	e0cb      	b.n	8004ada <__iar_annotation$$branch+0x560>
 8004942:	2180      	movs	r1, #128	; 0x80
 8004944:	0209      	lsls	r1, r1, #8
 8004946:	8bea      	ldrh	r2, [r5, #30]
 8004948:	428a      	cmp	r2, r1
 800494a:	d100      	bne.n	800494e <__iar_annotation$$branch+0x3d4>
 800494c:	e35d      	b.n	800500a <__iar_annotation$$branch+0xa90>
 800494e:	6822      	ldr	r2, [r4, #0]
 8004950:	4010      	ands	r0, r2
 8004952:	2204      	movs	r2, #4
 8004954:	4302      	orrs	r2, r0
 8004956:	6022      	str	r2, [r4, #0]
 8004958:	4311      	orrs	r1, r2
 800495a:	6021      	str	r1, [r4, #0]
 800495c:	2001      	movs	r0, #1
 800495e:	686a      	ldr	r2, [r5, #4]
 8004960:	6812      	ldr	r2, [r2, #0]
 8004962:	0952      	lsrs	r2, r2, #5
 8004964:	4002      	ands	r2, r0
 8004966:	4ba6      	ldr	r3, [pc, #664]	; (8004c00 <__iar_annotation$$branch+0x686>)
 8004968:	400b      	ands	r3, r1
 800496a:	0351      	lsls	r1, r2, #13
 800496c:	4319      	orrs	r1, r3
 800496e:	6021      	str	r1, [r4, #0]
 8004970:	686a      	ldr	r2, [r5, #4]
 8004972:	6812      	ldr	r2, [r2, #0]
 8004974:	08d2      	lsrs	r2, r2, #3
 8004976:	4010      	ands	r0, r2
 8004978:	d152      	bne.n	8004a20 <__iar_annotation$$branch+0x4a6>
 800497a:	68e8      	ldr	r0, [r5, #12]
 800497c:	68c3      	ldr	r3, [r0, #12]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d04e      	beq.n	8004a20 <__iar_annotation$$branch+0x4a6>
 8004982:	2707      	movs	r7, #7
 8004984:	0a0a      	lsrs	r2, r1, #8
 8004986:	403a      	ands	r2, r7
 8004988:	0c09      	lsrs	r1, r1, #16
 800498a:	7c28      	ldrb	r0, [r5, #16]
 800498c:	4798      	blx	r3
 800498e:	2803      	cmp	r0, #3
 8004990:	d041      	beq.n	8004a16 <__iar_annotation$$branch+0x49c>
 8004992:	280f      	cmp	r0, #15
 8004994:	d144      	bne.n	8004a20 <__iar_annotation$$branch+0x4a6>
 8004996:	6820      	ldr	r0, [r4, #0]
 8004998:	4006      	ands	r6, r0
 800499a:	2040      	movs	r0, #64	; 0x40
 800499c:	4330      	orrs	r0, r6
 800499e:	6020      	str	r0, [r4, #0]
 80049a0:	0a00      	lsrs	r0, r0, #8
 80049a2:	4007      	ands	r7, r0
 80049a4:	6968      	ldr	r0, [r5, #20]
 80049a6:	4940      	ldr	r1, [pc, #256]	; (8004aa8 <__iar_annotation$$branch+0x52e>)
 80049a8:	4001      	ands	r1, r0
 80049aa:	01b8      	lsls	r0, r7, #6
 80049ac:	4308      	orrs	r0, r1
 80049ae:	6168      	str	r0, [r5, #20]
 80049b0:	e03b      	b.n	8004a2a <__iar_annotation$$branch+0x4b0>
 80049b2:	2180      	movs	r1, #128	; 0x80
 80049b4:	0209      	lsls	r1, r1, #8
 80049b6:	8bea      	ldrh	r2, [r5, #30]
 80049b8:	428a      	cmp	r2, r1
 80049ba:	d04b      	beq.n	8004a54 <__iar_annotation$$branch+0x4da>
 80049bc:	6822      	ldr	r2, [r4, #0]
 80049be:	4010      	ands	r0, r2
 80049c0:	2205      	movs	r2, #5
 80049c2:	4302      	orrs	r2, r0
 80049c4:	6022      	str	r2, [r4, #0]
 80049c6:	4311      	orrs	r1, r2
 80049c8:	6021      	str	r1, [r4, #0]
 80049ca:	2001      	movs	r0, #1
 80049cc:	686a      	ldr	r2, [r5, #4]
 80049ce:	6812      	ldr	r2, [r2, #0]
 80049d0:	0952      	lsrs	r2, r2, #5
 80049d2:	4002      	ands	r2, r0
 80049d4:	4b8a      	ldr	r3, [pc, #552]	; (8004c00 <__iar_annotation$$branch+0x686>)
 80049d6:	400b      	ands	r3, r1
 80049d8:	0351      	lsls	r1, r2, #13
 80049da:	4319      	orrs	r1, r3
 80049dc:	6021      	str	r1, [r4, #0]
 80049de:	686a      	ldr	r2, [r5, #4]
 80049e0:	6812      	ldr	r2, [r2, #0]
 80049e2:	08d2      	lsrs	r2, r2, #3
 80049e4:	4010      	ands	r0, r2
 80049e6:	d11b      	bne.n	8004a20 <__iar_annotation$$branch+0x4a6>
 80049e8:	68e8      	ldr	r0, [r5, #12]
 80049ea:	6903      	ldr	r3, [r0, #16]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d017      	beq.n	8004a20 <__iar_annotation$$branch+0x4a6>
 80049f0:	0548      	lsls	r0, r1, #21
 80049f2:	0f42      	lsrs	r2, r0, #29
 80049f4:	0c09      	lsrs	r1, r1, #16
 80049f6:	7c28      	ldrb	r0, [r5, #16]
 80049f8:	4798      	blx	r3
 80049fa:	2803      	cmp	r0, #3
 80049fc:	d00b      	beq.n	8004a16 <__iar_annotation$$branch+0x49c>
 80049fe:	280f      	cmp	r0, #15
 8004a00:	d10e      	bne.n	8004a20 <__iar_annotation$$branch+0x4a6>
 8004a02:	6820      	ldr	r0, [r4, #0]
 8004a04:	4006      	ands	r6, r0
 8004a06:	2040      	movs	r0, #64	; 0x40
 8004a08:	4330      	orrs	r0, r6
 8004a0a:	6020      	str	r0, [r4, #0]
 8004a0c:	6968      	ldr	r0, [r5, #20]
 8004a0e:	4926      	ldr	r1, [pc, #152]	; (8004aa8 <__iar_annotation$$branch+0x52e>)
 8004a10:	4001      	ands	r1, r0
 8004a12:	6169      	str	r1, [r5, #20]
 8004a14:	e009      	b.n	8004a2a <__iar_annotation$$branch+0x4b0>
 8004a16:	6820      	ldr	r0, [r4, #0]
 8004a18:	21c0      	movs	r1, #192	; 0xc0
 8004a1a:	4301      	orrs	r1, r0
 8004a1c:	6021      	str	r1, [r4, #0]
 8004a1e:	e004      	b.n	8004a2a <__iar_annotation$$branch+0x4b0>
 8004a20:	6820      	ldr	r0, [r4, #0]
 8004a22:	4006      	ands	r6, r0
 8004a24:	2080      	movs	r0, #128	; 0x80
 8004a26:	4330      	orrs	r0, r6
 8004a28:	6020      	str	r0, [r4, #0]
 8004a2a:	2000      	movs	r0, #0
 8004a2c:	9002      	str	r0, [sp, #8]
 8004a2e:	2003      	movs	r0, #3
 8004a30:	9001      	str	r0, [sp, #4]
 8004a32:	2001      	movs	r0, #1
 8004a34:	9000      	str	r0, [sp, #0]
 8004a36:	0023      	movs	r3, r4
 8004a38:	220f      	movs	r2, #15
 8004a3a:	2031      	movs	r0, #49	; 0x31
 8004a3c:	5c29      	ldrb	r1, [r5, r0]
 8004a3e:	0028      	movs	r0, r5
 8004a40:	f7fc fd91 	bl	8001566 <PE_Send_DataMessage>
 8004a44:	e04f      	b.n	8004ae6 <__iar_annotation$$branch+0x56c>
 8004a46:	2001      	movs	r0, #1
 8004a48:	4669      	mov	r1, sp
 8004a4a:	7308      	strb	r0, [r1, #12]
 8004a4c:	8be8      	ldrh	r0, [r5, #30]
 8004a4e:	2180      	movs	r1, #128	; 0x80
 8004a50:	0209      	lsls	r1, r1, #8
 8004a52:	4288      	cmp	r0, r1
 8004a54:	d100      	bne.n	8004a58 <__iar_annotation$$branch+0x4de>
 8004a56:	e3ab      	b.n	80051b0 <__iar_annotation$$branch+0xc36>
 8004a58:	68e8      	ldr	r0, [r5, #12]
 8004a5a:	6b47      	ldr	r7, [r0, #52]	; 0x34
 8004a5c:	2f00      	cmp	r7, #0
 8004a5e:	d02a      	beq.n	8004ab6 <__iar_annotation$$branch+0x53c>
 8004a60:	4868      	ldr	r0, [pc, #416]	; (8004c04 <__iar_annotation$$branch+0x68a>)
 8004a62:	182b      	adds	r3, r5, r0
 8004a64:	3018      	adds	r0, #24
 8004a66:	182a      	adds	r2, r5, r0
 8004a68:	7820      	ldrb	r0, [r4, #0]
 8004a6a:	06c1      	lsls	r1, r0, #27
 8004a6c:	0ec9      	lsrs	r1, r1, #27
 8004a6e:	7c28      	ldrb	r0, [r5, #16]
 8004a70:	47b8      	blx	r7
 8004a72:	2803      	cmp	r0, #3
 8004a74:	d01a      	beq.n	8004aac <__iar_annotation$$branch+0x532>
 8004a76:	280f      	cmp	r0, #15
 8004a78:	d11d      	bne.n	8004ab6 <__iar_annotation$$branch+0x53c>
 8004a7a:	6820      	ldr	r0, [r4, #0]
 8004a7c:	4006      	ands	r6, r0
 8004a7e:	2040      	movs	r0, #64	; 0x40
 8004a80:	4330      	orrs	r0, r6
 8004a82:	6020      	str	r0, [r4, #0]
 8004a84:	2200      	movs	r2, #0
 8004a86:	4668      	mov	r0, sp
 8004a88:	7b00      	ldrb	r0, [r0, #12]
 8004a8a:	495f      	ldr	r1, [pc, #380]	; (8004c08 <__iar_annotation$$branch+0x68e>)
 8004a8c:	5c69      	ldrb	r1, [r5, r1]
 8004a8e:	428a      	cmp	r2, r1
 8004a90:	d217      	bcs.n	8004ac2 <__iar_annotation$$branch+0x548>
 8004a92:	0091      	lsls	r1, r2, #2
 8004a94:	4b5b      	ldr	r3, [pc, #364]	; (8004c04 <__iar_annotation$$branch+0x68a>)
 8004a96:	18eb      	adds	r3, r5, r3
 8004a98:	585b      	ldr	r3, [r3, r1]
 8004a9a:	ae05      	add	r6, sp, #20
 8004a9c:	1d36      	adds	r6, r6, #4
 8004a9e:	5073      	str	r3, [r6, r1]
 8004aa0:	1c40      	adds	r0, r0, #1
 8004aa2:	1c52      	adds	r2, r2, #1
 8004aa4:	e7f1      	b.n	8004a8a <__iar_annotation$$branch+0x510>
 8004aa6:	bf00      	nop
 8004aa8:	fffffe3f 	.word	0xfffffe3f
 8004aac:	6820      	ldr	r0, [r4, #0]
 8004aae:	21c0      	movs	r1, #192	; 0xc0
 8004ab0:	4301      	orrs	r1, r0
 8004ab2:	6021      	str	r1, [r4, #0]
 8004ab4:	e007      	b.n	8004ac6 <__iar_annotation$$branch+0x54c>
 8004ab6:	6820      	ldr	r0, [r4, #0]
 8004ab8:	4006      	ands	r6, r0
 8004aba:	2080      	movs	r0, #128	; 0x80
 8004abc:	4330      	orrs	r0, r6
 8004abe:	6020      	str	r0, [r4, #0]
 8004ac0:	e001      	b.n	8004ac6 <__iar_annotation$$branch+0x54c>
 8004ac2:	4669      	mov	r1, sp
 8004ac4:	7308      	strb	r0, [r1, #12]
 8004ac6:	6820      	ldr	r0, [r4, #0]
 8004ac8:	9005      	str	r0, [sp, #20]
 8004aca:	2000      	movs	r0, #0
 8004acc:	9002      	str	r0, [sp, #8]
 8004ace:	2003      	movs	r0, #3
 8004ad0:	9001      	str	r0, [sp, #4]
 8004ad2:	4668      	mov	r0, sp
 8004ad4:	7b00      	ldrb	r0, [r0, #12]
 8004ad6:	9000      	str	r0, [sp, #0]
 8004ad8:	ab05      	add	r3, sp, #20
 8004ada:	220f      	movs	r2, #15
 8004adc:	2031      	movs	r0, #49	; 0x31
 8004ade:	5c29      	ldrb	r1, [r5, r0]
 8004ae0:	0028      	movs	r0, r5
 8004ae2:	f7fc fd40 	bl	8001566 <PE_Send_DataMessage>
 8004ae6:	e3b9      	b.n	800525c <__iar_annotation$$branch+0xce2>
 8004ae8:	2101      	movs	r1, #1
 8004aea:	6822      	ldr	r2, [r4, #0]
 8004aec:	4010      	ands	r0, r2
 8004aee:	4308      	orrs	r0, r1
 8004af0:	6020      	str	r0, [r4, #0]
 8004af2:	03ca      	lsls	r2, r1, #15
 8004af4:	4302      	orrs	r2, r0
 8004af6:	6022      	str	r2, [r4, #0]
 8004af8:	6868      	ldr	r0, [r5, #4]
 8004afa:	6800      	ldr	r0, [r0, #0]
 8004afc:	0943      	lsrs	r3, r0, #5
 8004afe:	400b      	ands	r3, r1
 8004b00:	483f      	ldr	r0, [pc, #252]	; (8004c00 <__iar_annotation$$branch+0x686>)
 8004b02:	4010      	ands	r0, r2
 8004b04:	035a      	lsls	r2, r3, #13
 8004b06:	4302      	orrs	r2, r0
 8004b08:	6022      	str	r2, [r4, #0]
 8004b0a:	48bf      	ldr	r0, [pc, #764]	; (8004e08 <__iar_annotation$$branch+0x88e>)
 8004b0c:	4010      	ands	r0, r2
 8004b0e:	6020      	str	r0, [r4, #0]
 8004b10:	4006      	ands	r6, r0
 8004b12:	6026      	str	r6, [r4, #0]
 8004b14:	b2b0      	uxth	r0, r6
 8004b16:	22ff      	movs	r2, #255	; 0xff
 8004b18:	0612      	lsls	r2, r2, #24
 8004b1a:	4302      	orrs	r2, r0
 8004b1c:	6022      	str	r2, [r4, #0]
 8004b1e:	6868      	ldr	r0, [r5, #4]
 8004b20:	6800      	ldr	r0, [r0, #0]
 8004b22:	0880      	lsrs	r0, r0, #2
 8004b24:	4001      	ands	r1, r0
 8004b26:	d003      	beq.n	8004b30 <__iar_annotation$$branch+0x5b6>
 8004b28:	6968      	ldr	r0, [r5, #20]
 8004b2a:	0741      	lsls	r1, r0, #29
 8004b2c:	0fc8      	lsrs	r0, r1, #31
 8004b2e:	e000      	b.n	8004b32 <__iar_annotation$$branch+0x5b8>
 8004b30:	2002      	movs	r0, #2
 8004b32:	9002      	str	r0, [sp, #8]
 8004b34:	2087      	movs	r0, #135	; 0x87
 8004b36:	9001      	str	r0, [sp, #4]
 8004b38:	2001      	movs	r0, #1
 8004b3a:	9000      	str	r0, [sp, #0]
 8004b3c:	0023      	movs	r3, r4
 8004b3e:	220f      	movs	r2, #15
 8004b40:	2031      	movs	r0, #49	; 0x31
 8004b42:	5c29      	ldrb	r1, [r5, r0]
 8004b44:	0028      	movs	r0, r5
 8004b46:	f7fc fd0e 	bl	8001566 <PE_Send_DataMessage>
 8004b4a:	2800      	cmp	r0, #0
 8004b4c:	d1cb      	bne.n	8004ae6 <__iar_annotation$$branch+0x56c>
 8004b4e:	2050      	movs	r0, #80	; 0x50
 8004b50:	e0e8      	b.n	8004d24 <__iar_annotation$$branch+0x7aa>
 8004b52:	2031      	movs	r0, #49	; 0x31
 8004b54:	5c28      	ldrb	r0, [r5, r0]
 8004b56:	f7fb ff37 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004b5a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004b5c:	7809      	ldrb	r1, [r1, #0]
 8004b5e:	4281      	cmp	r1, r0
 8004b60:	d000      	beq.n	8004b64 <__iar_annotation$$branch+0x5ea>
 8004b62:	e245      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004b64:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8004b66:	0bc2      	lsrs	r2, r0, #15
 8004b68:	d176      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004b6a:	0b02      	lsrs	r2, r0, #12
 8004b6c:	0752      	lsls	r2, r2, #29
 8004b6e:	d012      	beq.n	8004b96 <__iar_annotation$$branch+0x61c>
 8004b70:	06c0      	lsls	r0, r0, #27
 8004b72:	0ec0      	lsrs	r0, r0, #27
 8004b74:	280f      	cmp	r0, #15
 8004b76:	d16f      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004b78:	2914      	cmp	r1, #20
 8004b7a:	d005      	beq.n	8004b88 <__iar_annotation$$branch+0x60e>
 8004b7c:	2014      	movs	r0, #20
 8004b7e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004b80:	7008      	strb	r0, [r1, #0]
 8004b82:	0028      	movs	r0, r5
 8004b84:	f7fb fee7 	bl	8000956 <PE_Clear_RxEvent>
 8004b88:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8004b8a:	7881      	ldrb	r1, [r0, #2]
 8004b8c:	06ca      	lsls	r2, r1, #27
 8004b8e:	0ed2      	lsrs	r2, r2, #27
 8004b90:	2a01      	cmp	r2, #1
 8004b92:	d161      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004b94:	098c      	lsrs	r4, r1, #6
 8004b96:	d100      	bne.n	8004b9a <__iar_annotation$$branch+0x620>
 8004b98:	e22a      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004b9a:	68e9      	ldr	r1, [r5, #12]
 8004b9c:	6949      	ldr	r1, [r1, #20]
 8004b9e:	2900      	cmp	r1, #0
 8004ba0:	d100      	bne.n	8004ba4 <__iar_annotation$$branch+0x62a>
 8004ba2:	e2e3      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004ba4:	2103      	movs	r1, #3
 8004ba6:	4021      	ands	r1, r4
 8004ba8:	2901      	cmp	r1, #1
 8004baa:	d000      	beq.n	8004bae <__iar_annotation$$branch+0x634>
 8004bac:	e2de      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004bae:	aa0b      	add	r2, sp, #44	; 0x2c
 8004bb0:	1d81      	adds	r1, r0, #6
 8004bb2:	7c28      	ldrb	r0, [r5, #16]
 8004bb4:	f000 fc04 	bl	80053c0 <PE_SVDM_CheckIdentity>
 8004bb8:	2800      	cmp	r0, #0
 8004bba:	d108      	bne.n	8004bce <__iar_annotation$$branch+0x654>
 8004bbc:	ab0b      	add	r3, sp, #44	; 0x2c
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	7c28      	ldrb	r0, [r5, #16]
 8004bc4:	68ec      	ldr	r4, [r5, #12]
 8004bc6:	6964      	ldr	r4, [r4, #20]
 8004bc8:	47a0      	blx	r4
 8004bca:	2151      	movs	r1, #81	; 0x51
 8004bcc:	e0ec      	b.n	8004da8 <__iar_annotation$$branch+0x82e>
 8004bce:	211b      	movs	r1, #27
 8004bd0:	e0ea      	b.n	8004da8 <__iar_annotation$$branch+0x82e>
 8004bd2:	6821      	ldr	r1, [r4, #0]
 8004bd4:	400e      	ands	r6, r1
 8004bd6:	6026      	str	r6, [r4, #0]
 8004bd8:	2102      	movs	r1, #2
 8004bda:	4030      	ands	r0, r6
 8004bdc:	4308      	orrs	r0, r1
 8004bde:	6020      	str	r0, [r4, #0]
 8004be0:	b280      	uxth	r0, r0
 8004be2:	22ff      	movs	r2, #255	; 0xff
 8004be4:	0612      	lsls	r2, r2, #24
 8004be6:	4302      	orrs	r2, r0
 8004be8:	6022      	str	r2, [r4, #0]
 8004bea:	0388      	lsls	r0, r1, #14
 8004bec:	4310      	orrs	r0, r2
 8004bee:	6020      	str	r0, [r4, #0]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	686b      	ldr	r3, [r5, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	095e      	lsrs	r6, r3, #5
 8004bf8:	4016      	ands	r6, r2
 8004bfa:	4b01      	ldr	r3, [pc, #4]	; (8004c00 <__iar_annotation$$branch+0x686>)
 8004bfc:	e006      	b.n	8004c0c <__iar_annotation$$branch+0x692>
 8004bfe:	bf00      	nop
 8004c00:	ffff9fff 	.word	0xffff9fff
 8004c04:	00000494 	.word	0x00000494
 8004c08:	000004ac 	.word	0x000004ac
 8004c0c:	4003      	ands	r3, r0
 8004c0e:	0370      	lsls	r0, r6, #13
 8004c10:	4318      	orrs	r0, r3
 8004c12:	6020      	str	r0, [r4, #0]
 8004c14:	4b7c      	ldr	r3, [pc, #496]	; (8004e08 <__iar_annotation$$branch+0x88e>)
 8004c16:	4003      	ands	r3, r0
 8004c18:	6023      	str	r3, [r4, #0]
 8004c1a:	6868      	ldr	r0, [r5, #4]
 8004c1c:	6800      	ldr	r0, [r0, #0]
 8004c1e:	0880      	lsrs	r0, r0, #2
 8004c20:	4002      	ands	r2, r0
 8004c22:	d002      	beq.n	8004c2a <__iar_annotation$$branch+0x6b0>
 8004c24:	6968      	ldr	r0, [r5, #20]
 8004c26:	0740      	lsls	r0, r0, #29
 8004c28:	0fc1      	lsrs	r1, r0, #31
 8004c2a:	9102      	str	r1, [sp, #8]
 8004c2c:	2089      	movs	r0, #137	; 0x89
 8004c2e:	9001      	str	r0, [sp, #4]
 8004c30:	2001      	movs	r0, #1
 8004c32:	9000      	str	r0, [sp, #0]
 8004c34:	0023      	movs	r3, r4
 8004c36:	220f      	movs	r2, #15
 8004c38:	2031      	movs	r0, #49	; 0x31
 8004c3a:	5c29      	ldrb	r1, [r5, r0]
 8004c3c:	0028      	movs	r0, r5
 8004c3e:	f7fc fc92 	bl	8001566 <PE_Send_DataMessage>
 8004c42:	2800      	cmp	r0, #0
 8004c44:	d172      	bne.n	8004d2c <__iar_annotation$$branch+0x7b2>
 8004c46:	2052      	movs	r0, #82	; 0x52
 8004c48:	e06c      	b.n	8004d24 <__iar_annotation$$branch+0x7aa>
 8004c4a:	2031      	movs	r0, #49	; 0x31
 8004c4c:	5c28      	ldrb	r0, [r5, r0]
 8004c4e:	f7fb febb 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004c52:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004c54:	7809      	ldrb	r1, [r1, #0]
 8004c56:	4281      	cmp	r1, r0
 8004c58:	d000      	beq.n	8004c5c <__iar_annotation$$branch+0x6e2>
 8004c5a:	e1c9      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004c5c:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8004c5e:	0bc2      	lsrs	r2, r0, #15
 8004c60:	d1fa      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004c62:	0b02      	lsrs	r2, r0, #12
 8004c64:	0752      	lsls	r2, r2, #29
 8004c66:	d06f      	beq.n	8004d48 <__iar_annotation$$branch+0x7ce>
 8004c68:	06c0      	lsls	r0, r0, #27
 8004c6a:	0ec0      	lsrs	r0, r0, #27
 8004c6c:	280f      	cmp	r0, #15
 8004c6e:	d1f3      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004c70:	2914      	cmp	r1, #20
 8004c72:	d005      	beq.n	8004c80 <__iar_annotation$$branch+0x706>
 8004c74:	2014      	movs	r0, #20
 8004c76:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004c78:	7008      	strb	r0, [r1, #0]
 8004c7a:	0028      	movs	r0, r5
 8004c7c:	f7fb fe6b 	bl	8000956 <PE_Clear_RxEvent>
 8004c80:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8004c82:	7881      	ldrb	r1, [r0, #2]
 8004c84:	06ca      	lsls	r2, r1, #27
 8004c86:	0ed2      	lsrs	r2, r2, #27
 8004c88:	2a02      	cmp	r2, #2
 8004c8a:	d1e5      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004c8c:	060c      	lsls	r4, r1, #24
 8004c8e:	d05b      	beq.n	8004d48 <__iar_annotation$$branch+0x7ce>
 8004c90:	68e9      	ldr	r1, [r5, #12]
 8004c92:	6989      	ldr	r1, [r1, #24]
 8004c94:	2900      	cmp	r1, #0
 8004c96:	d100      	bne.n	8004c9a <__iar_annotation$$branch+0x720>
 8004c98:	e268      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004c9a:	aa0b      	add	r2, sp, #44	; 0x2c
 8004c9c:	1d81      	adds	r1, r0, #6
 8004c9e:	7c28      	ldrb	r0, [r5, #16]
 8004ca0:	f000 fc55 	bl	800554e <PE_SVDM_CheckSVIDs>
 8004ca4:	ab0b      	add	r3, sp, #44	; 0x2c
 8004ca6:	0fa2      	lsrs	r2, r4, #30
 8004ca8:	2031      	movs	r0, #49	; 0x31
 8004caa:	5c29      	ldrb	r1, [r5, r0]
 8004cac:	7c28      	ldrb	r0, [r5, #16]
 8004cae:	68ec      	ldr	r4, [r5, #12]
 8004cb0:	69a4      	ldr	r4, [r4, #24]
 8004cb2:	47a0      	blx	r4
 8004cb4:	2153      	movs	r1, #83	; 0x53
 8004cb6:	e077      	b.n	8004da8 <__iar_annotation$$branch+0x82e>
 8004cb8:	6821      	ldr	r1, [r4, #0]
 8004cba:	400e      	ands	r6, r1
 8004cbc:	6026      	str	r6, [r4, #0]
 8004cbe:	4030      	ands	r0, r6
 8004cc0:	2103      	movs	r1, #3
 8004cc2:	4301      	orrs	r1, r0
 8004cc4:	6021      	str	r1, [r4, #0]
 8004cc6:	8920      	ldrh	r0, [r4, #8]
 8004cc8:	b28a      	uxth	r2, r1
 8004cca:	0401      	lsls	r1, r0, #16
 8004ccc:	4311      	orrs	r1, r2
 8004cce:	6021      	str	r1, [r4, #0]
 8004cd0:	2080      	movs	r0, #128	; 0x80
 8004cd2:	0200      	lsls	r0, r0, #8
 8004cd4:	4308      	orrs	r0, r1
 8004cd6:	6020      	str	r0, [r4, #0]
 8004cd8:	2101      	movs	r1, #1
 8004cda:	686a      	ldr	r2, [r5, #4]
 8004cdc:	6812      	ldr	r2, [r2, #0]
 8004cde:	0952      	lsrs	r2, r2, #5
 8004ce0:	400a      	ands	r2, r1
 8004ce2:	4b9e      	ldr	r3, [pc, #632]	; (8004f5c <__iar_annotation$$branch+0x9e2>)
 8004ce4:	4003      	ands	r3, r0
 8004ce6:	0350      	lsls	r0, r2, #13
 8004ce8:	4318      	orrs	r0, r3
 8004cea:	6020      	str	r0, [r4, #0]
 8004cec:	4a46      	ldr	r2, [pc, #280]	; (8004e08 <__iar_annotation$$branch+0x88e>)
 8004cee:	4002      	ands	r2, r0
 8004cf0:	6022      	str	r2, [r4, #0]
 8004cf2:	6868      	ldr	r0, [r5, #4]
 8004cf4:	6800      	ldr	r0, [r0, #0]
 8004cf6:	0880      	lsrs	r0, r0, #2
 8004cf8:	4001      	ands	r1, r0
 8004cfa:	d003      	beq.n	8004d04 <__iar_annotation$$branch+0x78a>
 8004cfc:	6968      	ldr	r0, [r5, #20]
 8004cfe:	0741      	lsls	r1, r0, #29
 8004d00:	0fc8      	lsrs	r0, r1, #31
 8004d02:	e000      	b.n	8004d06 <__iar_annotation$$branch+0x78c>
 8004d04:	2002      	movs	r0, #2
 8004d06:	9002      	str	r0, [sp, #8]
 8004d08:	208b      	movs	r0, #139	; 0x8b
 8004d0a:	9001      	str	r0, [sp, #4]
 8004d0c:	2001      	movs	r0, #1
 8004d0e:	9000      	str	r0, [sp, #0]
 8004d10:	0023      	movs	r3, r4
 8004d12:	220f      	movs	r2, #15
 8004d14:	2031      	movs	r0, #49	; 0x31
 8004d16:	5c29      	ldrb	r1, [r5, r0]
 8004d18:	0028      	movs	r0, r5
 8004d1a:	f7fc fc24 	bl	8001566 <PE_Send_DataMessage>
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	d104      	bne.n	8004d2c <__iar_annotation$$branch+0x7b2>
 8004d22:	2053      	movs	r0, #83	; 0x53
 8004d24:	7728      	strb	r0, [r5, #28]
 8004d26:	488e      	ldr	r0, [pc, #568]	; (8004f60 <__iar_annotation$$branch+0x9e6>)
 8004d28:	83e8      	strh	r0, [r5, #30]
 8004d2a:	9704      	str	r7, [sp, #16]
 8004d2c:	e296      	b.n	800525c <__iar_annotation$$branch+0xce2>
 8004d2e:	2031      	movs	r0, #49	; 0x31
 8004d30:	5c28      	ldrb	r0, [r5, r0]
 8004d32:	f7fb fe49 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004d36:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004d38:	7809      	ldrb	r1, [r1, #0]
 8004d3a:	4281      	cmp	r1, r0
 8004d3c:	d18c      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004d3e:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8004d40:	0bc2      	lsrs	r2, r0, #15
 8004d42:	d189      	bne.n	8004c58 <__iar_annotation$$branch+0x6de>
 8004d44:	0b02      	lsrs	r2, r0, #12
 8004d46:	0752      	lsls	r2, r2, #29
 8004d48:	d100      	bne.n	8004d4c <__iar_annotation$$branch+0x7d2>
 8004d4a:	e151      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004d4c:	06c0      	lsls	r0, r0, #27
 8004d4e:	0ec0      	lsrs	r0, r0, #27
 8004d50:	280f      	cmp	r0, #15
 8004d52:	d000      	beq.n	8004d56 <__iar_annotation$$branch+0x7dc>
 8004d54:	e14c      	b.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004d56:	2914      	cmp	r1, #20
 8004d58:	d005      	beq.n	8004d66 <__iar_annotation$$branch+0x7ec>
 8004d5a:	2014      	movs	r0, #20
 8004d5c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004d5e:	7008      	strb	r0, [r1, #0]
 8004d60:	0028      	movs	r0, r5
 8004d62:	f7fb fdf8 	bl	8000956 <PE_Clear_RxEvent>
 8004d66:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8004d68:	7881      	ldrb	r1, [r0, #2]
 8004d6a:	06ca      	lsls	r2, r1, #27
 8004d6c:	0ed2      	lsrs	r2, r2, #27
 8004d6e:	2a03      	cmp	r2, #3
 8004d70:	d1ef      	bne.n	8004d52 <__iar_annotation$$branch+0x7d8>
 8004d72:	098e      	lsrs	r6, r1, #6
 8004d74:	d0e8      	beq.n	8004d48 <__iar_annotation$$branch+0x7ce>
 8004d76:	68e9      	ldr	r1, [r5, #12]
 8004d78:	69c9      	ldr	r1, [r1, #28]
 8004d7a:	2900      	cmp	r1, #0
 8004d7c:	d017      	beq.n	8004dae <__iar_annotation$$branch+0x834>
 8004d7e:	ab0b      	add	r3, sp, #44	; 0x2c
 8004d80:	1d82      	adds	r2, r0, #6
 8004d82:	6820      	ldr	r0, [r4, #0]
 8004d84:	0c01      	lsrs	r1, r0, #16
 8004d86:	7c28      	ldrb	r0, [r5, #16]
 8004d88:	f000 fc22 	bl	80055d0 <PE_SVDM_CheckModes>
 8004d8c:	2403      	movs	r4, #3
 8004d8e:	ab0b      	add	r3, sp, #44	; 0x2c
 8004d90:	2203      	movs	r2, #3
 8004d92:	4032      	ands	r2, r6
 8004d94:	2031      	movs	r0, #49	; 0x31
 8004d96:	5c29      	ldrb	r1, [r5, r0]
 8004d98:	7c28      	ldrb	r0, [r5, #16]
 8004d9a:	68ef      	ldr	r7, [r5, #12]
 8004d9c:	69ff      	ldr	r7, [r7, #28]
 8004d9e:	47b8      	blx	r7
 8004da0:	4034      	ands	r4, r6
 8004da2:	2c01      	cmp	r4, #1
 8004da4:	d103      	bne.n	8004dae <__iar_annotation$$branch+0x834>
 8004da6:	2154      	movs	r1, #84	; 0x54
 8004da8:	7c28      	ldrb	r0, [r5, #16]
 8004daa:	f7fb fb69 	bl	8000480 <USBPD_PE_Notification>
 8004dae:	e1dd      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004db0:	6821      	ldr	r1, [r4, #0]
 8004db2:	400e      	ands	r6, r1
 8004db4:	6026      	str	r6, [r4, #0]
 8004db6:	4030      	ands	r0, r6
 8004db8:	2104      	movs	r1, #4
 8004dba:	4301      	orrs	r1, r0
 8004dbc:	6021      	str	r1, [r4, #0]
 8004dbe:	8920      	ldrh	r0, [r4, #8]
 8004dc0:	b289      	uxth	r1, r1
 8004dc2:	0400      	lsls	r0, r0, #16
 8004dc4:	4308      	orrs	r0, r1
 8004dc6:	6020      	str	r0, [r4, #0]
 8004dc8:	2180      	movs	r1, #128	; 0x80
 8004dca:	0209      	lsls	r1, r1, #8
 8004dcc:	4301      	orrs	r1, r0
 8004dce:	6021      	str	r1, [r4, #0]
 8004dd0:	2001      	movs	r0, #1
 8004dd2:	686a      	ldr	r2, [r5, #4]
 8004dd4:	6812      	ldr	r2, [r2, #0]
 8004dd6:	0952      	lsrs	r2, r2, #5
 8004dd8:	4002      	ands	r2, r0
 8004dda:	4b60      	ldr	r3, [pc, #384]	; (8004f5c <__iar_annotation$$branch+0x9e2>)
 8004ddc:	400b      	ands	r3, r1
 8004dde:	0351      	lsls	r1, r2, #13
 8004de0:	4319      	orrs	r1, r3
 8004de2:	6021      	str	r1, [r4, #0]
 8004de4:	696a      	ldr	r2, [r5, #20]
 8004de6:	05d2      	lsls	r2, r2, #23
 8004de8:	0f52      	lsrs	r2, r2, #29
 8004dea:	4b07      	ldr	r3, [pc, #28]	; (8004e08 <__iar_annotation$$branch+0x88e>)
 8004dec:	400b      	ands	r3, r1
 8004dee:	0211      	lsls	r1, r2, #8
 8004df0:	4319      	orrs	r1, r3
 8004df2:	6021      	str	r1, [r4, #0]
 8004df4:	6869      	ldr	r1, [r5, #4]
 8004df6:	6809      	ldr	r1, [r1, #0]
 8004df8:	0889      	lsrs	r1, r1, #2
 8004dfa:	4008      	ands	r0, r1
 8004dfc:	d006      	beq.n	8004e0c <__iar_annotation$$branch+0x892>
 8004dfe:	6968      	ldr	r0, [r5, #20]
 8004e00:	0741      	lsls	r1, r0, #29
 8004e02:	0fc8      	lsrs	r0, r1, #31
 8004e04:	e003      	b.n	8004e0e <__iar_annotation$$branch+0x894>
 8004e06:	bf00      	nop
 8004e08:	fffff8ff 	.word	0xfffff8ff
 8004e0c:	2002      	movs	r0, #2
 8004e0e:	9002      	str	r0, [sp, #8]
 8004e10:	208c      	movs	r0, #140	; 0x8c
 8004e12:	9001      	str	r0, [sp, #4]
 8004e14:	2001      	movs	r0, #1
 8004e16:	9000      	str	r0, [sp, #0]
 8004e18:	0023      	movs	r3, r4
 8004e1a:	220f      	movs	r2, #15
 8004e1c:	2031      	movs	r0, #49	; 0x31
 8004e1e:	5c29      	ldrb	r1, [r5, r0]
 8004e20:	0028      	movs	r0, r5
 8004e22:	f7fc fba0 	bl	8001566 <PE_Send_DataMessage>
 8004e26:	2800      	cmp	r0, #0
 8004e28:	d000      	beq.n	8004e2c <__iar_annotation$$branch+0x8b2>
 8004e2a:	e217      	b.n	800525c <__iar_annotation$$branch+0xce2>
 8004e2c:	2054      	movs	r0, #84	; 0x54
 8004e2e:	7728      	strb	r0, [r5, #28]
 8004e30:	2134      	movs	r1, #52	; 0x34
 8004e32:	e08c      	b.n	8004f4e <__iar_annotation$$branch+0x9d4>
 8004e34:	2634      	movs	r6, #52	; 0x34
 8004e36:	2031      	movs	r0, #49	; 0x31
 8004e38:	5c28      	ldrb	r0, [r5, r0]
 8004e3a:	f7fb fdc5 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004e3e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004e40:	7809      	ldrb	r1, [r1, #0]
 8004e42:	4281      	cmp	r1, r0
 8004e44:	d144      	bne.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e46:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8004e48:	0bc2      	lsrs	r2, r0, #15
 8004e4a:	d141      	bne.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e4c:	2707      	movs	r7, #7
 8004e4e:	0b02      	lsrs	r2, r0, #12
 8004e50:	423a      	tst	r2, r7
 8004e52:	d03d      	beq.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e54:	06c0      	lsls	r0, r0, #27
 8004e56:	0ec0      	lsrs	r0, r0, #27
 8004e58:	280f      	cmp	r0, #15
 8004e5a:	d139      	bne.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e5c:	2914      	cmp	r1, #20
 8004e5e:	d005      	beq.n	8004e6c <__iar_annotation$$branch+0x8f2>
 8004e60:	2014      	movs	r0, #20
 8004e62:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004e64:	7008      	strb	r0, [r1, #0]
 8004e66:	0028      	movs	r0, r5
 8004e68:	f7fb fd75 	bl	8000956 <PE_Clear_RxEvent>
 8004e6c:	2000      	movs	r0, #0
 8004e6e:	7728      	strb	r0, [r5, #28]
 8004e70:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8004e72:	7880      	ldrb	r0, [r0, #2]
 8004e74:	06c1      	lsls	r1, r0, #27
 8004e76:	0ec9      	lsrs	r1, r1, #27
 8004e78:	2904      	cmp	r1, #4
 8004e7a:	d129      	bne.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e7c:	0980      	lsrs	r0, r0, #6
 8004e7e:	d027      	beq.n	8004ed0 <__iar_annotation$$branch+0x956>
 8004e80:	9001      	str	r0, [sp, #4]
 8004e82:	488f      	ldr	r0, [pc, #572]	; (80050c0 <__iar_annotation$$branch+0xb46>)
 8004e84:	9901      	ldr	r1, [sp, #4]
 8004e86:	2901      	cmp	r1, #1
 8004e88:	d004      	beq.n	8004e94 <__iar_annotation$$branch+0x91a>
 8004e8a:	d30e      	bcc.n	8004eaa <__iar_annotation$$branch+0x930>
 8004e8c:	2903      	cmp	r1, #3
 8004e8e:	d008      	beq.n	8004ea2 <__iar_annotation$$branch+0x928>
 8004e90:	d302      	bcc.n	8004e98 <__iar_annotation$$branch+0x91e>
 8004e92:	e00a      	b.n	8004eaa <__iar_annotation$$branch+0x930>
 8004e94:	2635      	movs	r6, #53	; 0x35
 8004e96:	e008      	b.n	8004eaa <__iar_annotation$$branch+0x930>
 8004e98:	6969      	ldr	r1, [r5, #20]
 8004e9a:	4008      	ands	r0, r1
 8004e9c:	6168      	str	r0, [r5, #20]
 8004e9e:	2636      	movs	r6, #54	; 0x36
 8004ea0:	e003      	b.n	8004eaa <__iar_annotation$$branch+0x930>
 8004ea2:	6969      	ldr	r1, [r5, #20]
 8004ea4:	4008      	ands	r0, r1
 8004ea6:	6168      	str	r0, [r5, #20]
 8004ea8:	2637      	movs	r6, #55	; 0x37
 8004eaa:	0031      	movs	r1, r6
 8004eac:	7c28      	ldrb	r0, [r5, #16]
 8004eae:	f7fb fae7 	bl	8000480 <USBPD_PE_Notification>
 8004eb2:	68e8      	ldr	r0, [r5, #12]
 8004eb4:	6a06      	ldr	r6, [r0, #32]
 8004eb6:	2e00      	cmp	r6, #0
 8004eb8:	d009      	beq.n	8004ece <__iar_annotation$$branch+0x954>
 8004eba:	6820      	ldr	r0, [r4, #0]
 8004ebc:	0a01      	lsrs	r1, r0, #8
 8004ebe:	400f      	ands	r7, r1
 8004ec0:	9700      	str	r7, [sp, #0]
 8004ec2:	0c03      	lsrs	r3, r0, #16
 8004ec4:	9a01      	ldr	r2, [sp, #4]
 8004ec6:	2031      	movs	r0, #49	; 0x31
 8004ec8:	5c29      	ldrb	r1, [r5, r0]
 8004eca:	7c28      	ldrb	r0, [r5, #16]
 8004ecc:	47b0      	blx	r6
 8004ece:	e14d      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004ed0:	5da8      	ldrb	r0, [r5, r6]
 8004ed2:	e08f      	b.n	8004ff4 <__iar_annotation$$branch+0xa7a>
 8004ed4:	6821      	ldr	r1, [r4, #0]
 8004ed6:	400e      	ands	r6, r1
 8004ed8:	6026      	str	r6, [r4, #0]
 8004eda:	4030      	ands	r0, r6
 8004edc:	2105      	movs	r1, #5
 8004ede:	4301      	orrs	r1, r0
 8004ee0:	6021      	str	r1, [r4, #0]
 8004ee2:	8920      	ldrh	r0, [r4, #8]
 8004ee4:	b289      	uxth	r1, r1
 8004ee6:	0400      	lsls	r0, r0, #16
 8004ee8:	4308      	orrs	r0, r1
 8004eea:	6020      	str	r0, [r4, #0]
 8004eec:	2180      	movs	r1, #128	; 0x80
 8004eee:	0209      	lsls	r1, r1, #8
 8004ef0:	4301      	orrs	r1, r0
 8004ef2:	6021      	str	r1, [r4, #0]
 8004ef4:	2001      	movs	r0, #1
 8004ef6:	686a      	ldr	r2, [r5, #4]
 8004ef8:	6812      	ldr	r2, [r2, #0]
 8004efa:	0952      	lsrs	r2, r2, #5
 8004efc:	4002      	ands	r2, r0
 8004efe:	4b17      	ldr	r3, [pc, #92]	; (8004f5c <__iar_annotation$$branch+0x9e2>)
 8004f00:	400b      	ands	r3, r1
 8004f02:	0351      	lsls	r1, r2, #13
 8004f04:	4319      	orrs	r1, r3
 8004f06:	6021      	str	r1, [r4, #0]
 8004f08:	696a      	ldr	r2, [r5, #20]
 8004f0a:	05d2      	lsls	r2, r2, #23
 8004f0c:	0f52      	lsrs	r2, r2, #29
 8004f0e:	4b6d      	ldr	r3, [pc, #436]	; (80050c4 <__iar_annotation$$branch+0xb4a>)
 8004f10:	400b      	ands	r3, r1
 8004f12:	0211      	lsls	r1, r2, #8
 8004f14:	4319      	orrs	r1, r3
 8004f16:	6021      	str	r1, [r4, #0]
 8004f18:	6869      	ldr	r1, [r5, #4]
 8004f1a:	6809      	ldr	r1, [r1, #0]
 8004f1c:	0889      	lsrs	r1, r1, #2
 8004f1e:	4008      	ands	r0, r1
 8004f20:	d003      	beq.n	8004f2a <__iar_annotation$$branch+0x9b0>
 8004f22:	6968      	ldr	r0, [r5, #20]
 8004f24:	0741      	lsls	r1, r0, #29
 8004f26:	0fc8      	lsrs	r0, r1, #31
 8004f28:	e000      	b.n	8004f2c <__iar_annotation$$branch+0x9b2>
 8004f2a:	2002      	movs	r0, #2
 8004f2c:	9002      	str	r0, [sp, #8]
 8004f2e:	208d      	movs	r0, #141	; 0x8d
 8004f30:	9001      	str	r0, [sp, #4]
 8004f32:	2001      	movs	r0, #1
 8004f34:	9000      	str	r0, [sp, #0]
 8004f36:	0023      	movs	r3, r4
 8004f38:	220f      	movs	r2, #15
 8004f3a:	2031      	movs	r0, #49	; 0x31
 8004f3c:	5c29      	ldrb	r1, [r5, r0]
 8004f3e:	0028      	movs	r0, r5
 8004f40:	f7fc fb11 	bl	8001566 <PE_Send_DataMessage>
 8004f44:	2800      	cmp	r0, #0
 8004f46:	d15e      	bne.n	8005006 <__iar_annotation$$branch+0xa8c>
 8004f48:	2055      	movs	r0, #85	; 0x55
 8004f4a:	7728      	strb	r0, [r5, #28]
 8004f4c:	2155      	movs	r1, #85	; 0x55
 8004f4e:	7c28      	ldrb	r0, [r5, #16]
 8004f50:	f7fb fa96 	bl	8000480 <USBPD_PE_Notification>
 8004f54:	48c3      	ldr	r0, [pc, #780]	; (8005264 <.text_19>)
 8004f56:	83e8      	strh	r0, [r5, #30]
 8004f58:	2032      	movs	r0, #50	; 0x32
 8004f5a:	e12c      	b.n	80051b6 <__iar_annotation$$branch+0xc3c>
 8004f5c:	ffff9fff 	.word	0xffff9fff
 8004f60:	0000801e 	.word	0x0000801e
 8004f64:	2031      	movs	r0, #49	; 0x31
 8004f66:	5c28      	ldrb	r0, [r5, r0]
 8004f68:	f7fb fd2e 	bl	80009c8 <PE_Convert_SOPRxEvent>
 8004f6c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004f6e:	7809      	ldrb	r1, [r1, #0]
 8004f70:	4281      	cmp	r1, r0
 8004f72:	d13d      	bne.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004f74:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 8004f76:	0bc2      	lsrs	r2, r0, #15
 8004f78:	d13a      	bne.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004f7a:	2607      	movs	r6, #7
 8004f7c:	0b02      	lsrs	r2, r0, #12
 8004f7e:	4232      	tst	r2, r6
 8004f80:	d036      	beq.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004f82:	06c0      	lsls	r0, r0, #27
 8004f84:	0ec0      	lsrs	r0, r0, #27
 8004f86:	280f      	cmp	r0, #15
 8004f88:	d132      	bne.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004f8a:	2914      	cmp	r1, #20
 8004f8c:	d005      	beq.n	8004f9a <__iar_annotation$$branch+0xa20>
 8004f8e:	2014      	movs	r0, #20
 8004f90:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004f92:	7008      	strb	r0, [r1, #0]
 8004f94:	0028      	movs	r0, r5
 8004f96:	f7fb fcde 	bl	8000956 <PE_Clear_RxEvent>
 8004f9a:	2000      	movs	r0, #0
 8004f9c:	7728      	strb	r0, [r5, #28]
 8004f9e:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8004fa0:	7880      	ldrb	r0, [r0, #2]
 8004fa2:	06c1      	lsls	r1, r0, #27
 8004fa4:	0ec9      	lsrs	r1, r1, #27
 8004fa6:	2905      	cmp	r1, #5
 8004fa8:	d122      	bne.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004faa:	0980      	lsrs	r0, r0, #6
 8004fac:	d020      	beq.n	8004ff0 <__iar_annotation$$branch+0xa76>
 8004fae:	9001      	str	r0, [sp, #4]
 8004fb0:	2801      	cmp	r0, #1
 8004fb2:	d004      	beq.n	8004fbe <__iar_annotation$$branch+0xa44>
 8004fb4:	d309      	bcc.n	8004fca <__iar_annotation$$branch+0xa50>
 8004fb6:	2803      	cmp	r0, #3
 8004fb8:	d005      	beq.n	8004fc6 <__iar_annotation$$branch+0xa4c>
 8004fba:	d302      	bcc.n	8004fc2 <__iar_annotation$$branch+0xa48>
 8004fbc:	e005      	b.n	8004fca <__iar_annotation$$branch+0xa50>
 8004fbe:	2156      	movs	r1, #86	; 0x56
 8004fc0:	e004      	b.n	8004fcc <__iar_annotation$$branch+0xa52>
 8004fc2:	2157      	movs	r1, #87	; 0x57
 8004fc4:	e002      	b.n	8004fcc <__iar_annotation$$branch+0xa52>
 8004fc6:	2158      	movs	r1, #88	; 0x58
 8004fc8:	e000      	b.n	8004fcc <__iar_annotation$$branch+0xa52>
 8004fca:	2155      	movs	r1, #85	; 0x55
 8004fcc:	7c28      	ldrb	r0, [r5, #16]
 8004fce:	f7fb fa57 	bl	8000480 <USBPD_PE_Notification>
 8004fd2:	68e8      	ldr	r0, [r5, #12]
 8004fd4:	6a47      	ldr	r7, [r0, #36]	; 0x24
 8004fd6:	2f00      	cmp	r7, #0
 8004fd8:	d009      	beq.n	8004fee <__iar_annotation$$branch+0xa74>
 8004fda:	6820      	ldr	r0, [r4, #0]
 8004fdc:	0a01      	lsrs	r1, r0, #8
 8004fde:	400e      	ands	r6, r1
 8004fe0:	9600      	str	r6, [sp, #0]
 8004fe2:	0c03      	lsrs	r3, r0, #16
 8004fe4:	9a01      	ldr	r2, [sp, #4]
 8004fe6:	2031      	movs	r0, #49	; 0x31
 8004fe8:	5c29      	ldrb	r1, [r5, r0]
 8004fea:	7c28      	ldrb	r0, [r5, #16]
 8004fec:	47b8      	blx	r7
 8004fee:	e0bd      	b.n	800516c <__iar_annotation$$branch+0xbf2>
 8004ff0:	2034      	movs	r0, #52	; 0x34
 8004ff2:	5c28      	ldrb	r0, [r5, r0]
 8004ff4:	06c0      	lsls	r0, r0, #27
 8004ff6:	0ec0      	lsrs	r0, r0, #27
 8004ff8:	2810      	cmp	r0, #16
 8004ffa:	d100      	bne.n	8004ffe <__iar_annotation$$branch+0xa84>
 8004ffc:	e0bf      	b.n	800517e <__iar_annotation$$branch+0xc04>
 8004ffe:	8be8      	ldrh	r0, [r5, #30]
 8005000:	2180      	movs	r1, #128	; 0x80
 8005002:	0209      	lsls	r1, r1, #8
 8005004:	4288      	cmp	r0, r1
 8005006:	d000      	beq.n	800500a <__iar_annotation$$branch+0xa90>
 8005008:	e128      	b.n	800525c <__iar_annotation$$branch+0xce2>
 800500a:	e0d1      	b.n	80051b0 <__iar_annotation$$branch+0xc36>
 800500c:	2100      	movs	r1, #0
 800500e:	466a      	mov	r2, sp
 8005010:	7311      	strb	r1, [r2, #12]
 8005012:	6821      	ldr	r1, [r4, #0]
 8005014:	400e      	ands	r6, r1
 8005016:	6026      	str	r6, [r4, #0]
 8005018:	6861      	ldr	r1, [r4, #4]
 800501a:	4030      	ands	r0, r6
 800501c:	06c9      	lsls	r1, r1, #27
 800501e:	0ec9      	lsrs	r1, r1, #27
 8005020:	4301      	orrs	r1, r0
 8005022:	6021      	str	r1, [r4, #0]
 8005024:	8920      	ldrh	r0, [r4, #8]
 8005026:	b28a      	uxth	r2, r1
 8005028:	0401      	lsls	r1, r0, #16
 800502a:	4311      	orrs	r1, r2
 800502c:	6021      	str	r1, [r4, #0]
 800502e:	2080      	movs	r0, #128	; 0x80
 8005030:	0200      	lsls	r0, r0, #8
 8005032:	4308      	orrs	r0, r1
 8005034:	6020      	str	r0, [r4, #0]
 8005036:	2601      	movs	r6, #1
 8005038:	6869      	ldr	r1, [r5, #4]
 800503a:	6809      	ldr	r1, [r1, #0]
 800503c:	0949      	lsrs	r1, r1, #5
 800503e:	4031      	ands	r1, r6
 8005040:	4aaa      	ldr	r2, [pc, #680]	; (80052ec <.text_21>)
 8005042:	4002      	ands	r2, r0
 8005044:	0348      	lsls	r0, r1, #13
 8005046:	4310      	orrs	r0, r2
 8005048:	6020      	str	r0, [r4, #0]
 800504a:	491e      	ldr	r1, [pc, #120]	; (80050c4 <__iar_annotation$$branch+0xb4a>)
 800504c:	4001      	ands	r1, r0
 800504e:	0230      	lsls	r0, r6, #8
 8005050:	4308      	orrs	r0, r1
 8005052:	6020      	str	r0, [r4, #0]
 8005054:	9005      	str	r0, [sp, #20]
 8005056:	68e8      	ldr	r0, [r5, #12]
 8005058:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800505a:	9001      	str	r0, [sp, #4]
 800505c:	2800      	cmp	r0, #0
 800505e:	d00b      	beq.n	8005078 <__iar_annotation$$branch+0xafe>
 8005060:	a805      	add	r0, sp, #20
 8005062:	1d00      	adds	r0, r0, #4
 8005064:	9000      	str	r0, [sp, #0]
 8005066:	ab03      	add	r3, sp, #12
 8005068:	7820      	ldrb	r0, [r4, #0]
 800506a:	06c2      	lsls	r2, r0, #27
 800506c:	0ed2      	lsrs	r2, r2, #27
 800506e:	2031      	movs	r0, #49	; 0x31
 8005070:	5c29      	ldrb	r1, [r5, r0]
 8005072:	7c28      	ldrb	r0, [r5, #16]
 8005074:	9c01      	ldr	r4, [sp, #4]
 8005076:	47a0      	blx	r4
 8005078:	4668      	mov	r0, sp
 800507a:	7b00      	ldrb	r0, [r0, #12]
 800507c:	1c40      	adds	r0, r0, #1
 800507e:	4669      	mov	r1, sp
 8005080:	7308      	strb	r0, [r1, #12]
 8005082:	6868      	ldr	r0, [r5, #4]
 8005084:	6800      	ldr	r0, [r0, #0]
 8005086:	0880      	lsrs	r0, r0, #2
 8005088:	4006      	ands	r6, r0
 800508a:	d003      	beq.n	8005094 <__iar_annotation$$branch+0xb1a>
 800508c:	6968      	ldr	r0, [r5, #20]
 800508e:	0741      	lsls	r1, r0, #29
 8005090:	0fc8      	lsrs	r0, r1, #31
 8005092:	e000      	b.n	8005096 <__iar_annotation$$branch+0xb1c>
 8005094:	2002      	movs	r0, #2
 8005096:	9002      	str	r0, [sp, #8]
 8005098:	208f      	movs	r0, #143	; 0x8f
 800509a:	9001      	str	r0, [sp, #4]
 800509c:	4668      	mov	r0, sp
 800509e:	7b00      	ldrb	r0, [r0, #12]
 80050a0:	9000      	str	r0, [sp, #0]
 80050a2:	ab05      	add	r3, sp, #20
 80050a4:	220f      	movs	r2, #15
 80050a6:	2031      	movs	r0, #49	; 0x31
 80050a8:	5c29      	ldrb	r1, [r5, r0]
 80050aa:	0028      	movs	r0, r5
 80050ac:	f7fc fa5b 	bl	8001566 <PE_Send_DataMessage>
 80050b0:	2800      	cmp	r0, #0
 80050b2:	d104      	bne.n	80050be <__iar_annotation$$branch+0xb44>
 80050b4:	205a      	movs	r0, #90	; 0x5a
 80050b6:	7728      	strb	r0, [r5, #28]
 80050b8:	48bf      	ldr	r0, [pc, #764]	; (80053b8 <.text_23>)
 80050ba:	83e8      	strh	r0, [r5, #30]
 80050bc:	9704      	str	r7, [sp, #16]
 80050be:	e0ca      	b.n	8005256 <__iar_annotation$$branch+0xcdc>
 80050c0:	fffffe3f 	.word	0xfffffe3f
 80050c4:	fffff8ff 	.word	0xfffff8ff
 80050c8:	2607      	movs	r6, #7
 80050ca:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80050cc:	0b00      	lsrs	r0, r0, #12
 80050ce:	2107      	movs	r1, #7
 80050d0:	4001      	ands	r1, r0
 80050d2:	1e48      	subs	r0, r1, #1
 80050d4:	4669      	mov	r1, sp
 80050d6:	7108      	strb	r0, [r1, #4]
 80050d8:	2031      	movs	r0, #49	; 0x31
 80050da:	5c28      	ldrb	r0, [r5, r0]
 80050dc:	f7fb fc74 	bl	80009c8 <PE_Convert_SOPRxEvent>
 80050e0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80050e2:	7809      	ldrb	r1, [r1, #0]
 80050e4:	4281      	cmp	r1, r0
 80050e6:	d144      	bne.n	8005172 <__iar_annotation$$branch+0xbf8>
 80050e8:	8ea8      	ldrh	r0, [r5, #52]	; 0x34
 80050ea:	0bc2      	lsrs	r2, r0, #15
 80050ec:	d141      	bne.n	8005172 <__iar_annotation$$branch+0xbf8>
 80050ee:	0b02      	lsrs	r2, r0, #12
 80050f0:	4232      	tst	r2, r6
 80050f2:	d03e      	beq.n	8005172 <__iar_annotation$$branch+0xbf8>
 80050f4:	06c0      	lsls	r0, r0, #27
 80050f6:	0ec0      	lsrs	r0, r0, #27
 80050f8:	280f      	cmp	r0, #15
 80050fa:	d13a      	bne.n	8005172 <__iar_annotation$$branch+0xbf8>
 80050fc:	2914      	cmp	r1, #20
 80050fe:	d005      	beq.n	800510c <__iar_annotation$$branch+0xb92>
 8005100:	2014      	movs	r0, #20
 8005102:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005104:	7008      	strb	r0, [r1, #0]
 8005106:	0028      	movs	r0, r5
 8005108:	f7fb fc25 	bl	8000956 <PE_Clear_RxEvent>
 800510c:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 800510e:	7880      	ldrb	r0, [r0, #2]
 8005110:	06c1      	lsls	r1, r0, #27
 8005112:	0ec9      	lsrs	r1, r1, #27
 8005114:	6862      	ldr	r2, [r4, #4]
 8005116:	4291      	cmp	r1, r2
 8005118:	d12b      	bne.n	8005172 <__iar_annotation$$branch+0xbf8>
 800511a:	0981      	lsrs	r1, r0, #6
 800511c:	d029      	beq.n	8005172 <__iar_annotation$$branch+0xbf8>
 800511e:	68e9      	ldr	r1, [r5, #12]
 8005120:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8005122:	2900      	cmp	r1, #0
 8005124:	d022      	beq.n	800516c <__iar_annotation$$branch+0xbf2>
 8005126:	2600      	movs	r6, #0
 8005128:	e011      	b.n	800514e <__iar_annotation$$branch+0xbd4>
 800512a:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 800512c:	00b2      	lsls	r2, r6, #2
 800512e:	188b      	adds	r3, r1, r2
 8005130:	799c      	ldrb	r4, [r3, #6]
 8005132:	79df      	ldrb	r7, [r3, #7]
 8005134:	023f      	lsls	r7, r7, #8
 8005136:	19e4      	adds	r4, r4, r7
 8005138:	3108      	adds	r1, #8
 800513a:	5c89      	ldrb	r1, [r1, r2]
 800513c:	0409      	lsls	r1, r1, #16
 800513e:	1861      	adds	r1, r4, r1
 8005140:	7a5a      	ldrb	r2, [r3, #9]
 8005142:	0612      	lsls	r2, r2, #24
 8005144:	1889      	adds	r1, r1, r2
 8005146:	aa05      	add	r2, sp, #20
 8005148:	00b3      	lsls	r3, r6, #2
 800514a:	50d1      	str	r1, [r2, r3]
 800514c:	1c76      	adds	r6, r6, #1
 800514e:	4669      	mov	r1, sp
 8005150:	7909      	ldrb	r1, [r1, #4]
 8005152:	428e      	cmp	r6, r1
 8005154:	d3e9      	bcc.n	800512a <__iar_annotation$$branch+0xbb0>
 8005156:	a905      	add	r1, sp, #20
 8005158:	9100      	str	r1, [sp, #0]
 800515a:	ab01      	add	r3, sp, #4
 800515c:	06c2      	lsls	r2, r0, #27
 800515e:	0ed2      	lsrs	r2, r2, #27
 8005160:	2031      	movs	r0, #49	; 0x31
 8005162:	5c29      	ldrb	r1, [r5, r0]
 8005164:	7c28      	ldrb	r0, [r5, #16]
 8005166:	68ec      	ldr	r4, [r5, #12]
 8005168:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800516a:	47a0      	blx	r4
 800516c:	2000      	movs	r0, #0
 800516e:	83e8      	strh	r0, [r5, #30]
 8005170:	e01e      	b.n	80051b0 <__iar_annotation$$branch+0xc36>
 8005172:	2034      	movs	r0, #52	; 0x34
 8005174:	5c28      	ldrb	r0, [r5, r0]
 8005176:	06c0      	lsls	r0, r0, #27
 8005178:	0ec0      	lsrs	r0, r0, #27
 800517a:	2810      	cmp	r0, #16
 800517c:	d113      	bne.n	80051a6 <__iar_annotation$$branch+0xc2c>
 800517e:	981c      	ldr	r0, [sp, #112]	; 0x70
 8005180:	7800      	ldrb	r0, [r0, #0]
 8005182:	2814      	cmp	r0, #20
 8005184:	d005      	beq.n	8005192 <__iar_annotation$$branch+0xc18>
 8005186:	2014      	movs	r0, #20
 8005188:	991c      	ldr	r1, [sp, #112]	; 0x70
 800518a:	7008      	strb	r0, [r1, #0]
 800518c:	0028      	movs	r0, r5
 800518e:	f7fb fbe2 	bl	8000956 <PE_Clear_RxEvent>
 8005192:	2000      	movs	r0, #0
 8005194:	83e8      	strh	r0, [r5, #30]
 8005196:	2103      	movs	r1, #3
 8005198:	7469      	strb	r1, [r5, #17]
 800519a:	9004      	str	r0, [sp, #16]
 800519c:	2159      	movs	r1, #89	; 0x59
 800519e:	7c28      	ldrb	r0, [r5, #16]
 80051a0:	f7fb f96e 	bl	8000480 <USBPD_PE_Notification>
 80051a4:	e05a      	b.n	800525c <__iar_annotation$$branch+0xce2>
 80051a6:	8be8      	ldrh	r0, [r5, #30]
 80051a8:	2180      	movs	r1, #128	; 0x80
 80051aa:	0209      	lsls	r1, r1, #8
 80051ac:	4288      	cmp	r0, r1
 80051ae:	d155      	bne.n	800525c <__iar_annotation$$branch+0xce2>
 80051b0:	2003      	movs	r0, #3
 80051b2:	7468      	strb	r0, [r5, #17]
 80051b4:	2000      	movs	r0, #0
 80051b6:	9004      	str	r0, [sp, #16]
 80051b8:	e050      	b.n	800525c <__iar_annotation$$branch+0xce2>
 80051ba:	2100      	movs	r1, #0
 80051bc:	466a      	mov	r2, sp
 80051be:	7311      	strb	r1, [r2, #12]
 80051c0:	6821      	ldr	r1, [r4, #0]
 80051c2:	400e      	ands	r6, r1
 80051c4:	6026      	str	r6, [r4, #0]
 80051c6:	6861      	ldr	r1, [r4, #4]
 80051c8:	4030      	ands	r0, r6
 80051ca:	06c9      	lsls	r1, r1, #27
 80051cc:	0ec9      	lsrs	r1, r1, #27
 80051ce:	4301      	orrs	r1, r0
 80051d0:	6021      	str	r1, [r4, #0]
 80051d2:	8920      	ldrh	r0, [r4, #8]
 80051d4:	b28a      	uxth	r2, r1
 80051d6:	0401      	lsls	r1, r0, #16
 80051d8:	4311      	orrs	r1, r2
 80051da:	6021      	str	r1, [r4, #0]
 80051dc:	2080      	movs	r0, #128	; 0x80
 80051de:	0200      	lsls	r0, r0, #8
 80051e0:	4308      	orrs	r0, r1
 80051e2:	6020      	str	r0, [r4, #0]
 80051e4:	2601      	movs	r6, #1
 80051e6:	6869      	ldr	r1, [r5, #4]
 80051e8:	6809      	ldr	r1, [r1, #0]
 80051ea:	0949      	lsrs	r1, r1, #5
 80051ec:	4031      	ands	r1, r6
 80051ee:	4a3f      	ldr	r2, [pc, #252]	; (80052ec <.text_21>)
 80051f0:	4002      	ands	r2, r0
 80051f2:	0348      	lsls	r0, r1, #13
 80051f4:	4310      	orrs	r0, r2
 80051f6:	6020      	str	r0, [r4, #0]
 80051f8:	4970      	ldr	r1, [pc, #448]	; (80053bc <.text_24>)
 80051fa:	4001      	ands	r1, r0
 80051fc:	0230      	lsls	r0, r6, #8
 80051fe:	4308      	orrs	r0, r1
 8005200:	6020      	str	r0, [r4, #0]
 8005202:	9005      	str	r0, [sp, #20]
 8005204:	68e8      	ldr	r0, [r5, #12]
 8005206:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005208:	2b00      	cmp	r3, #0
 800520a:	d004      	beq.n	8005216 <__iar_annotation$$branch+0xc9c>
 800520c:	a805      	add	r0, sp, #20
 800520e:	1d02      	adds	r2, r0, #4
 8005210:	a903      	add	r1, sp, #12
 8005212:	7c28      	ldrb	r0, [r5, #16]
 8005214:	4798      	blx	r3
 8005216:	4668      	mov	r0, sp
 8005218:	7b00      	ldrb	r0, [r0, #12]
 800521a:	1c40      	adds	r0, r0, #1
 800521c:	4669      	mov	r1, sp
 800521e:	7308      	strb	r0, [r1, #12]
 8005220:	6868      	ldr	r0, [r5, #4]
 8005222:	6800      	ldr	r0, [r0, #0]
 8005224:	0880      	lsrs	r0, r0, #2
 8005226:	4006      	ands	r6, r0
 8005228:	d003      	beq.n	8005232 <__iar_annotation$$branch+0xcb8>
 800522a:	6968      	ldr	r0, [r5, #20]
 800522c:	0741      	lsls	r1, r0, #29
 800522e:	0fc8      	lsrs	r0, r1, #31
 8005230:	e000      	b.n	8005234 <__iar_annotation$$branch+0xcba>
 8005232:	2002      	movs	r0, #2
 8005234:	9002      	str	r0, [sp, #8]
 8005236:	2003      	movs	r0, #3
 8005238:	9001      	str	r0, [sp, #4]
 800523a:	4668      	mov	r0, sp
 800523c:	7b00      	ldrb	r0, [r0, #12]
 800523e:	9000      	str	r0, [sp, #0]
 8005240:	ab05      	add	r3, sp, #20
 8005242:	220f      	movs	r2, #15
 8005244:	2031      	movs	r0, #49	; 0x31
 8005246:	5c29      	ldrb	r1, [r5, r0]
 8005248:	0028      	movs	r0, r5
 800524a:	f7fc f98c 	bl	8001566 <PE_Send_DataMessage>
 800524e:	2800      	cmp	r0, #0
 8005250:	d101      	bne.n	8005256 <__iar_annotation$$branch+0xcdc>
 8005252:	205a      	movs	r0, #90	; 0x5a
 8005254:	7728      	strb	r0, [r5, #28]
 8005256:	2000      	movs	r0, #0
 8005258:	2132      	movs	r1, #50	; 0x32
 800525a:	5468      	strb	r0, [r5, r1]
 800525c:	9804      	ldr	r0, [sp, #16]
 800525e:	b01d      	add	sp, #116	; 0x74
 8005260:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005264 <.text_19>:
 8005264:	00008032 	.word	0x00008032

08005268 <PE_StateMachine_UVDM>:
 8005268:	2914      	cmp	r1, #20
 800526a:	d000      	beq.n	800526e <PE_StateMachine_UVDM+0x6>
 800526c:	4770      	bx	lr
 800526e:	b570      	push	{r4, r5, r6, lr}
 8005270:	b08c      	sub	sp, #48	; 0x30
 8005272:	0004      	movs	r4, r0
 8005274:	68e0      	ldr	r0, [r4, #12]
 8005276:	2800      	cmp	r0, #0
 8005278:	d035      	beq.n	80052e6 <PE_StateMachine_UVDM+0x7e>
 800527a:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 800527c:	2800      	cmp	r0, #0
 800527e:	d032      	beq.n	80052e6 <PE_StateMachine_UVDM+0x7e>
 8005280:	2500      	movs	r5, #0
 8005282:	4669      	mov	r1, sp
 8005284:	730d      	strb	r5, [r1, #12]
 8005286:	a805      	add	r0, sp, #20
 8005288:	1d03      	adds	r3, r0, #4
 800528a:	aa03      	add	r2, sp, #12
 800528c:	a904      	add	r1, sp, #16
 800528e:	7c20      	ldrb	r0, [r4, #16]
 8005290:	68e6      	ldr	r6, [r4, #12]
 8005292:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
 8005294:	47b0      	blx	r6
 8005296:	9804      	ldr	r0, [sp, #16]
 8005298:	49cc      	ldr	r1, [pc, #816]	; (80055cc <.text_27>)
 800529a:	4001      	ands	r1, r0
 800529c:	9104      	str	r1, [sp, #16]
 800529e:	4668      	mov	r0, sp
 80052a0:	7b00      	ldrb	r0, [r0, #12]
 80052a2:	1c40      	adds	r0, r0, #1
 80052a4:	4669      	mov	r1, sp
 80052a6:	7308      	strb	r0, [r1, #12]
 80052a8:	9804      	ldr	r0, [sp, #16]
 80052aa:	9005      	str	r0, [sp, #20]
 80052ac:	6860      	ldr	r0, [r4, #4]
 80052ae:	6800      	ldr	r0, [r0, #0]
 80052b0:	0741      	lsls	r1, r0, #29
 80052b2:	0fc9      	lsrs	r1, r1, #31
 80052b4:	d003      	beq.n	80052be <PE_StateMachine_UVDM+0x56>
 80052b6:	6960      	ldr	r0, [r4, #20]
 80052b8:	0741      	lsls	r1, r0, #29
 80052ba:	0fc8      	lsrs	r0, r1, #31
 80052bc:	e000      	b.n	80052c0 <PE_StateMachine_UVDM+0x58>
 80052be:	2002      	movs	r0, #2
 80052c0:	9002      	str	r0, [sp, #8]
 80052c2:	2003      	movs	r0, #3
 80052c4:	9001      	str	r0, [sp, #4]
 80052c6:	4668      	mov	r0, sp
 80052c8:	7b00      	ldrb	r0, [r0, #12]
 80052ca:	9000      	str	r0, [sp, #0]
 80052cc:	ab05      	add	r3, sp, #20
 80052ce:	220f      	movs	r2, #15
 80052d0:	2031      	movs	r0, #49	; 0x31
 80052d2:	5c21      	ldrb	r1, [r4, r0]
 80052d4:	0020      	movs	r0, r4
 80052d6:	f7fc f946 	bl	8001566 <PE_Send_DataMessage>
 80052da:	2800      	cmp	r0, #0
 80052dc:	d101      	bne.n	80052e2 <PE_StateMachine_UVDM+0x7a>
 80052de:	2059      	movs	r0, #89	; 0x59
 80052e0:	7720      	strb	r0, [r4, #28]
 80052e2:	2032      	movs	r0, #50	; 0x32
 80052e4:	5425      	strb	r5, [r4, r0]
 80052e6:	b00c      	add	sp, #48	; 0x30
 80052e8:	bd70      	pop	{r4, r5, r6, pc}
	...

080052ec <.text_21>:
 80052ec:	ffff9fff 	.word	0xffff9fff

080052f0 <PE_Check_DataMessageVDM>:
 80052f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052f2:	2403      	movs	r4, #3
 80052f4:	2501      	movs	r5, #1
 80052f6:	6801      	ldr	r1, [r0, #0]
 80052f8:	6849      	ldr	r1, [r1, #4]
 80052fa:	0949      	lsrs	r1, r1, #5
 80052fc:	4029      	ands	r1, r5
 80052fe:	d01f      	beq.n	8005340 <PE_Check_DataMessageVDM+0x50>
 8005300:	68c1      	ldr	r1, [r0, #12]
 8005302:	2900      	cmp	r1, #0
 8005304:	d01c      	beq.n	8005340 <PE_Check_DataMessageVDM+0x50>
 8005306:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8005308:	788a      	ldrb	r2, [r1, #2]
 800530a:	78cb      	ldrb	r3, [r1, #3]
 800530c:	021b      	lsls	r3, r3, #8
 800530e:	18d2      	adds	r2, r2, r3
 8005310:	790b      	ldrb	r3, [r1, #4]
 8005312:	041b      	lsls	r3, r3, #16
 8005314:	18d2      	adds	r2, r2, r3
 8005316:	7949      	ldrb	r1, [r1, #5]
 8005318:	0609      	lsls	r1, r1, #24
 800531a:	1851      	adds	r1, r2, r1
 800531c:	9100      	str	r1, [sp, #0]
 800531e:	0bca      	lsrs	r2, r1, #15
 8005320:	402a      	ands	r2, r5
 8005322:	d014      	beq.n	800534e <PE_Check_DataMessageVDM+0x5e>
 8005324:	2394      	movs	r3, #148	; 0x94
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	50c1      	str	r1, [r0, r3]
 800532a:	0989      	lsrs	r1, r1, #6
 800532c:	4021      	ands	r1, r4
 800532e:	d107      	bne.n	8005340 <PE_Check_DataMessageVDM+0x50>
 8005330:	6801      	ldr	r1, [r0, #0]
 8005332:	6849      	ldr	r1, [r1, #4]
 8005334:	0a09      	lsrs	r1, r1, #8
 8005336:	4029      	ands	r1, r5
 8005338:	d002      	beq.n	8005340 <PE_Check_DataMessageVDM+0x50>
 800533a:	f7ff f840 	bl	80043be <PE_Receive_SVDM>
 800533e:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8005340:	6841      	ldr	r1, [r0, #4]
 8005342:	6809      	ldr	r1, [r1, #0]
 8005344:	400c      	ands	r4, r1
 8005346:	2c02      	cmp	r4, #2
 8005348:	d134      	bne.n	80053b4 <PE_Check_DataMessageVDM+0xc4>
 800534a:	7445      	strb	r5, [r0, #17]
 800534c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 800534e:	8e81      	ldrh	r1, [r0, #52]	; 0x34
 8005350:	0449      	lsls	r1, r1, #17
 8005352:	0f49      	lsrs	r1, r1, #29
 8005354:	1e49      	subs	r1, r1, #1
 8005356:	4ab1      	ldr	r2, [pc, #708]	; (800561c <.text_29>)
 8005358:	5481      	strb	r1, [r0, r2]
 800535a:	0006      	movs	r6, r0
 800535c:	2000      	movs	r0, #0
 800535e:	e00f      	b.n	8005380 <PE_Check_DataMessageVDM+0x90>
 8005360:	6bb1      	ldr	r1, [r6, #56]	; 0x38
 8005362:	0082      	lsls	r2, r0, #2
 8005364:	1889      	adds	r1, r1, r2
 8005366:	798a      	ldrb	r2, [r1, #6]
 8005368:	79cf      	ldrb	r7, [r1, #7]
 800536a:	023f      	lsls	r7, r7, #8
 800536c:	19d2      	adds	r2, r2, r7
 800536e:	7a0f      	ldrb	r7, [r1, #8]
 8005370:	043f      	lsls	r7, r7, #16
 8005372:	19d2      	adds	r2, r2, r7
 8005374:	7a49      	ldrb	r1, [r1, #9]
 8005376:	0609      	lsls	r1, r1, #24
 8005378:	1851      	adds	r1, r2, r1
 800537a:	0082      	lsls	r2, r0, #2
 800537c:	5099      	str	r1, [r3, r2]
 800537e:	1c40      	adds	r0, r0, #1
 8005380:	49a7      	ldr	r1, [pc, #668]	; (8005620 <.text_30>)
 8005382:	1873      	adds	r3, r6, r1
 8005384:	3118      	adds	r1, #24
 8005386:	1872      	adds	r2, r6, r1
 8005388:	7811      	ldrb	r1, [r2, #0]
 800538a:	4288      	cmp	r0, r1
 800538c:	d3e8      	bcc.n	8005360 <PE_Check_DataMessageVDM+0x70>
 800538e:	9900      	ldr	r1, [sp, #0]
 8005390:	68f0      	ldr	r0, [r6, #12]
 8005392:	2800      	cmp	r0, #0
 8005394:	d008      	beq.n	80053a8 <PE_Check_DataMessageVDM+0xb8>
 8005396:	6c07      	ldr	r7, [r0, #64]	; 0x40
 8005398:	2f00      	cmp	r7, #0
 800539a:	d005      	beq.n	80053a8 <PE_Check_DataMessageVDM+0xb8>
 800539c:	7c30      	ldrb	r0, [r6, #16]
 800539e:	47b8      	blx	r7
 80053a0:	2800      	cmp	r0, #0
 80053a2:	d101      	bne.n	80053a8 <PE_Check_DataMessageVDM+0xb8>
 80053a4:	7474      	strb	r4, [r6, #17]
 80053a6:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80053a8:	6870      	ldr	r0, [r6, #4]
 80053aa:	6800      	ldr	r0, [r0, #0]
 80053ac:	4004      	ands	r4, r0
 80053ae:	2c02      	cmp	r4, #2
 80053b0:	d100      	bne.n	80053b4 <PE_Check_DataMessageVDM+0xc4>
 80053b2:	7475      	strb	r5, [r6, #17]
 80053b4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

080053b8 <.text_23>:
 80053b8:	0000801e 	.word	0x0000801e

080053bc <.text_24>:
 80053bc:	fffff8ff 	.word	0xfffff8ff

080053c0 <PE_SVDM_CheckIdentity>:
 80053c0:	b5fc      	push	{r2, r3, r4, r5, r6, r7, lr}
 80053c2:	0003      	movs	r3, r0
 80053c4:	2000      	movs	r0, #0
 80053c6:	4c97      	ldr	r4, [pc, #604]	; (8005624 <.text_31>)
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	58e3      	ldr	r3, [r4, r3]
 80053cc:	9301      	str	r3, [sp, #4]
 80053ce:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80053d0:	045b      	lsls	r3, r3, #17
 80053d2:	0f5b      	lsrs	r3, r3, #29
 80053d4:	1e5c      	subs	r4, r3, #1
 80053d6:	b2e3      	uxtb	r3, r4
 80053d8:	2b03      	cmp	r3, #3
 80053da:	d200      	bcs.n	80053de <PE_SVDM_CheckIdentity+0x1e>
 80053dc:	e0b5      	b.n	800554a <PE_SVDM_CheckIdentity+0x18a>
 80053de:	000b      	movs	r3, r1
 80053e0:	7819      	ldrb	r1, [r3, #0]
 80053e2:	785d      	ldrb	r5, [r3, #1]
 80053e4:	022d      	lsls	r5, r5, #8
 80053e6:	1949      	adds	r1, r1, r5
 80053e8:	789d      	ldrb	r5, [r3, #2]
 80053ea:	042d      	lsls	r5, r5, #16
 80053ec:	1949      	adds	r1, r1, r5
 80053ee:	78dd      	ldrb	r5, [r3, #3]
 80053f0:	062d      	lsls	r5, r5, #24
 80053f2:	194d      	adds	r5, r1, r5
 80053f4:	6015      	str	r5, [r2, #0]
 80053f6:	7919      	ldrb	r1, [r3, #4]
 80053f8:	795e      	ldrb	r6, [r3, #5]
 80053fa:	0236      	lsls	r6, r6, #8
 80053fc:	1989      	adds	r1, r1, r6
 80053fe:	799e      	ldrb	r6, [r3, #6]
 8005400:	0436      	lsls	r6, r6, #16
 8005402:	1989      	adds	r1, r1, r6
 8005404:	79de      	ldrb	r6, [r3, #7]
 8005406:	0636      	lsls	r6, r6, #24
 8005408:	1989      	adds	r1, r1, r6
 800540a:	6051      	str	r1, [r2, #4]
 800540c:	2108      	movs	r1, #8
 800540e:	7a1e      	ldrb	r6, [r3, #8]
 8005410:	7a5f      	ldrb	r7, [r3, #9]
 8005412:	023f      	lsls	r7, r7, #8
 8005414:	19f6      	adds	r6, r6, r7
 8005416:	7a9f      	ldrb	r7, [r3, #10]
 8005418:	043f      	lsls	r7, r7, #16
 800541a:	19f6      	adds	r6, r6, r7
 800541c:	7adf      	ldrb	r7, [r3, #11]
 800541e:	063f      	lsls	r7, r7, #24
 8005420:	19f6      	adds	r6, r6, r7
 8005422:	6096      	str	r6, [r2, #8]
 8005424:	1ee4      	subs	r4, r4, #3
 8005426:	2620      	movs	r6, #32
 8005428:	5d97      	ldrb	r7, [r2, r6]
 800542a:	26e0      	movs	r6, #224	; 0xe0
 800542c:	403e      	ands	r6, r7
 800542e:	466f      	mov	r7, sp
 8005430:	703e      	strb	r6, [r7, #0]
 8005432:	466e      	mov	r6, sp
 8005434:	7836      	ldrb	r6, [r6, #0]
 8005436:	2720      	movs	r7, #32
 8005438:	55d6      	strb	r6, [r2, r7]
 800543a:	0626      	lsls	r6, r4, #24
 800543c:	d022      	beq.n	8005484 <PE_SVDM_CheckIdentity+0xc4>
 800543e:	1e66      	subs	r6, r4, #1
 8005440:	466f      	mov	r7, sp
 8005442:	707e      	strb	r6, [r7, #1]
 8005444:	00ae      	lsls	r6, r5, #2
 8005446:	0f76      	lsrs	r6, r6, #29
 8005448:	2e05      	cmp	r6, #5
 800544a:	d827      	bhi.n	800549c <PE_SVDM_CheckIdentity+0xdc>
 800544c:	a701      	add	r7, pc, #4	; (adr r7, 8005454 <PE_SVDM_CheckIdentity+0x94>)
 800544e:	5dbf      	ldrb	r7, [r7, r6]
 8005450:	44bf      	add	pc, r7
 8005452:	bf00      	nop
 8005454:	5a060632 	.word	0x5a060632
 8005458:	a680      	.short	0xa680
 800545a:	210c      	movs	r1, #12
 800545c:	466c      	mov	r4, sp
 800545e:	7824      	ldrb	r4, [r4, #0]
 8005460:	2608      	movs	r6, #8
 8005462:	4326      	orrs	r6, r4
 8005464:	2420      	movs	r4, #32
 8005466:	5516      	strb	r6, [r2, r4]
 8005468:	7b1c      	ldrb	r4, [r3, #12]
 800546a:	7b5e      	ldrb	r6, [r3, #13]
 800546c:	0236      	lsls	r6, r6, #8
 800546e:	19a4      	adds	r4, r4, r6
 8005470:	7b9e      	ldrb	r6, [r3, #14]
 8005472:	0436      	lsls	r6, r6, #16
 8005474:	19a4      	adds	r4, r4, r6
 8005476:	7bde      	ldrb	r6, [r3, #15]
 8005478:	0636      	lsls	r6, r6, #24
 800547a:	19a4      	adds	r4, r4, r6
 800547c:	6194      	str	r4, [r2, #24]
 800547e:	466c      	mov	r4, sp
 8005480:	7864      	ldrb	r4, [r4, #1]
 8005482:	0026      	movs	r6, r4
 8005484:	d062      	beq.n	800554c <PE_SVDM_CheckIdentity+0x18c>
 8005486:	9e01      	ldr	r6, [sp, #4]
 8005488:	8eb6      	ldrh	r6, [r6, #52]	; 0x34
 800548a:	0636      	lsls	r6, r6, #24
 800548c:	0fb6      	lsrs	r6, r6, #30
 800548e:	2e02      	cmp	r6, #2
 8005490:	d35c      	bcc.n	800554c <PE_SVDM_CheckIdentity+0x18c>
 8005492:	01ad      	lsls	r5, r5, #6
 8005494:	0f6d      	lsrs	r5, r5, #29
 8005496:	d059      	beq.n	800554c <PE_SVDM_CheckIdentity+0x18c>
 8005498:	1e6d      	subs	r5, r5, #1
 800549a:	2d02      	cmp	r5, #2
 800549c:	d855      	bhi.n	800554a <PE_SVDM_CheckIdentity+0x18a>
 800549e:	2520      	movs	r5, #32
 80054a0:	5d55      	ldrb	r5, [r2, r5]
 80054a2:	08ef      	lsrs	r7, r5, #3
 80054a4:	07ff      	lsls	r7, r7, #31
 80054a6:	d53b      	bpl.n	8005520 <PE_SVDM_CheckIdentity+0x160>
 80054a8:	3108      	adds	r1, #8
 80054aa:	1e64      	subs	r4, r4, #1
 80054ac:	e039      	b.n	8005522 <PE_SVDM_CheckIdentity+0x162>
 80054ae:	210c      	movs	r1, #12
 80054b0:	466c      	mov	r4, sp
 80054b2:	7824      	ldrb	r4, [r4, #0]
 80054b4:	2601      	movs	r6, #1
 80054b6:	4326      	orrs	r6, r4
 80054b8:	2420      	movs	r4, #32
 80054ba:	5516      	strb	r6, [r2, r4]
 80054bc:	7b1c      	ldrb	r4, [r3, #12]
 80054be:	7b5e      	ldrb	r6, [r3, #13]
 80054c0:	0236      	lsls	r6, r6, #8
 80054c2:	19a4      	adds	r4, r4, r6
 80054c4:	7b9e      	ldrb	r6, [r3, #14]
 80054c6:	0436      	lsls	r6, r6, #16
 80054c8:	19a4      	adds	r4, r4, r6
 80054ca:	7bde      	ldrb	r6, [r3, #15]
 80054cc:	0636      	lsls	r6, r6, #24
 80054ce:	19a4      	adds	r4, r4, r6
 80054d0:	60d4      	str	r4, [r2, #12]
 80054d2:	e7d4      	b.n	800547e <PE_SVDM_CheckIdentity+0xbe>
 80054d4:	210c      	movs	r1, #12
 80054d6:	466c      	mov	r4, sp
 80054d8:	7824      	ldrb	r4, [r4, #0]
 80054da:	2604      	movs	r6, #4
 80054dc:	4326      	orrs	r6, r4
 80054de:	2420      	movs	r4, #32
 80054e0:	5516      	strb	r6, [r2, r4]
 80054e2:	7b1c      	ldrb	r4, [r3, #12]
 80054e4:	7b5e      	ldrb	r6, [r3, #13]
 80054e6:	0236      	lsls	r6, r6, #8
 80054e8:	19a4      	adds	r4, r4, r6
 80054ea:	7b9e      	ldrb	r6, [r3, #14]
 80054ec:	0436      	lsls	r6, r6, #16
 80054ee:	19a4      	adds	r4, r4, r6
 80054f0:	7bde      	ldrb	r6, [r3, #15]
 80054f2:	0636      	lsls	r6, r6, #24
 80054f4:	19a4      	adds	r4, r4, r6
 80054f6:	6154      	str	r4, [r2, #20]
 80054f8:	e7c1      	b.n	800547e <PE_SVDM_CheckIdentity+0xbe>
 80054fa:	210c      	movs	r1, #12
 80054fc:	466c      	mov	r4, sp
 80054fe:	7824      	ldrb	r4, [r4, #0]
 8005500:	2602      	movs	r6, #2
 8005502:	4326      	orrs	r6, r4
 8005504:	2420      	movs	r4, #32
 8005506:	5516      	strb	r6, [r2, r4]
 8005508:	7b1c      	ldrb	r4, [r3, #12]
 800550a:	7b5e      	ldrb	r6, [r3, #13]
 800550c:	0236      	lsls	r6, r6, #8
 800550e:	19a4      	adds	r4, r4, r6
 8005510:	7b9e      	ldrb	r6, [r3, #14]
 8005512:	0436      	lsls	r6, r6, #16
 8005514:	19a4      	adds	r4, r4, r6
 8005516:	7bde      	ldrb	r6, [r3, #15]
 8005518:	0636      	lsls	r6, r6, #24
 800551a:	19a4      	adds	r4, r4, r6
 800551c:	6114      	str	r4, [r2, #16]
 800551e:	e7ae      	b.n	800547e <PE_SVDM_CheckIdentity+0xbe>
 8005520:	1d09      	adds	r1, r1, #4
 8005522:	b2e4      	uxtb	r4, r4
 8005524:	2c01      	cmp	r4, #1
 8005526:	d110      	bne.n	800554a <PE_SVDM_CheckIdentity+0x18a>
 8005528:	2410      	movs	r4, #16
 800552a:	432c      	orrs	r4, r5
 800552c:	2520      	movs	r5, #32
 800552e:	5554      	strb	r4, [r2, r5]
 8005530:	1859      	adds	r1, r3, r1
 8005532:	780b      	ldrb	r3, [r1, #0]
 8005534:	784c      	ldrb	r4, [r1, #1]
 8005536:	0224      	lsls	r4, r4, #8
 8005538:	191b      	adds	r3, r3, r4
 800553a:	788c      	ldrb	r4, [r1, #2]
 800553c:	0424      	lsls	r4, r4, #16
 800553e:	191b      	adds	r3, r3, r4
 8005540:	78c9      	ldrb	r1, [r1, #3]
 8005542:	0609      	lsls	r1, r1, #24
 8005544:	1859      	adds	r1, r3, r1
 8005546:	61d1      	str	r1, [r2, #28]
 8005548:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}
 800554a:	2002      	movs	r0, #2
 800554c:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}

0800554e <PE_SVDM_CheckSVIDs>:
 800554e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005550:	4b34      	ldr	r3, [pc, #208]	; (8005624 <.text_31>)
 8005552:	0080      	lsls	r0, r0, #2
 8005554:	5818      	ldr	r0, [r3, r0]
 8005556:	8e80      	ldrh	r0, [r0, #52]	; 0x34
 8005558:	0440      	lsls	r0, r0, #17
 800555a:	0f40      	lsrs	r0, r0, #29
 800555c:	1e46      	subs	r6, r0, #1
 800555e:	b2f6      	uxtb	r6, r6
 8005560:	2000      	movs	r0, #0
 8005562:	2500      	movs	r5, #0
 8005564:	7610      	strb	r0, [r2, #24]
 8005566:	7650      	strb	r0, [r2, #25]
 8005568:	000b      	movs	r3, r1
 800556a:	0014      	movs	r4, r2
 800556c:	0031      	movs	r1, r6
 800556e:	5c1a      	ldrb	r2, [r3, r0]
 8005570:	1c5e      	adds	r6, r3, #1
 8005572:	5c36      	ldrb	r6, [r6, r0]
 8005574:	0236      	lsls	r6, r6, #8
 8005576:	1992      	adds	r2, r2, r6
 8005578:	7e26      	ldrb	r6, [r4, #24]
 800557a:	0076      	lsls	r6, r6, #1
 800557c:	53a2      	strh	r2, [r4, r6]
 800557e:	7e26      	ldrb	r6, [r4, #24]
 8005580:	2201      	movs	r2, #1
 8005582:	0077      	lsls	r7, r6, #1
 8005584:	5be7      	ldrh	r7, [r4, r7]
 8005586:	2f00      	cmp	r7, #0
 8005588:	d002      	beq.n	8005590 <PE_SVDM_CheckSVIDs+0x42>
 800558a:	1c76      	adds	r6, r6, #1
 800558c:	7626      	strb	r6, [r4, #24]
 800558e:	e001      	b.n	8005594 <PE_SVDM_CheckSVIDs+0x46>
 8005590:	2501      	movs	r5, #1
 8005592:	7662      	strb	r2, [r4, #25]
 8005594:	1c80      	adds	r0, r0, #2
 8005596:	b2c0      	uxtb	r0, r0
 8005598:	5c1e      	ldrb	r6, [r3, r0]
 800559a:	1c5f      	adds	r7, r3, #1
 800559c:	5c3f      	ldrb	r7, [r7, r0]
 800559e:	023f      	lsls	r7, r7, #8
 80055a0:	19f6      	adds	r6, r6, r7
 80055a2:	7e27      	ldrb	r7, [r4, #24]
 80055a4:	007f      	lsls	r7, r7, #1
 80055a6:	53e6      	strh	r6, [r4, r7]
 80055a8:	7e26      	ldrb	r6, [r4, #24]
 80055aa:	0077      	lsls	r7, r6, #1
 80055ac:	5be7      	ldrh	r7, [r4, r7]
 80055ae:	2f00      	cmp	r7, #0
 80055b0:	d002      	beq.n	80055b8 <PE_SVDM_CheckSVIDs+0x6a>
 80055b2:	1c76      	adds	r6, r6, #1
 80055b4:	7626      	strb	r6, [r4, #24]
 80055b6:	e001      	b.n	80055bc <PE_SVDM_CheckSVIDs+0x6e>
 80055b8:	2501      	movs	r5, #1
 80055ba:	7662      	strb	r2, [r4, #25]
 80055bc:	1c80      	adds	r0, r0, #2
 80055be:	b2c0      	uxtb	r0, r0
 80055c0:	008a      	lsls	r2, r1, #2
 80055c2:	4290      	cmp	r0, r2
 80055c4:	d201      	bcs.n	80055ca <PE_SVDM_CheckSVIDs+0x7c>
 80055c6:	002a      	movs	r2, r5
 80055c8:	d0d1      	beq.n	800556e <PE_SVDM_CheckSVIDs+0x20>
 80055ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080055cc <.text_27>:
 80055cc:	ffff7fff 	.word	0xffff7fff

080055d0 <PE_SVDM_CheckModes>:
 80055d0:	b530      	push	{r4, r5, lr}
 80055d2:	4c14      	ldr	r4, [pc, #80]	; (8005624 <.text_31>)
 80055d4:	0080      	lsls	r0, r0, #2
 80055d6:	5820      	ldr	r0, [r4, r0]
 80055d8:	8e80      	ldrh	r0, [r0, #52]	; 0x34
 80055da:	0440      	lsls	r0, r0, #17
 80055dc:	0f40      	lsrs	r0, r0, #29
 80055de:	1e40      	subs	r0, r0, #1
 80055e0:	b2c0      	uxtb	r0, r0
 80055e2:	2400      	movs	r4, #0
 80055e4:	8399      	strh	r1, [r3, #28]
 80055e6:	601c      	str	r4, [r3, #0]
 80055e8:	5d11      	ldrb	r1, [r2, r4]
 80055ea:	1915      	adds	r5, r2, r4
 80055ec:	786d      	ldrb	r5, [r5, #1]
 80055ee:	022d      	lsls	r5, r5, #8
 80055f0:	1949      	adds	r1, r1, r5
 80055f2:	1915      	adds	r5, r2, r4
 80055f4:	78ad      	ldrb	r5, [r5, #2]
 80055f6:	042d      	lsls	r5, r5, #16
 80055f8:	1949      	adds	r1, r1, r5
 80055fa:	1915      	adds	r5, r2, r4
 80055fc:	78ed      	ldrb	r5, [r5, #3]
 80055fe:	062d      	lsls	r5, r5, #24
 8005600:	1949      	adds	r1, r1, r5
 8005602:	681d      	ldr	r5, [r3, #0]
 8005604:	00ad      	lsls	r5, r5, #2
 8005606:	195d      	adds	r5, r3, r5
 8005608:	6069      	str	r1, [r5, #4]
 800560a:	6819      	ldr	r1, [r3, #0]
 800560c:	1c49      	adds	r1, r1, #1
 800560e:	6019      	str	r1, [r3, #0]
 8005610:	1d24      	adds	r4, r4, #4
 8005612:	b2e4      	uxtb	r4, r4
 8005614:	0081      	lsls	r1, r0, #2
 8005616:	428c      	cmp	r4, r1
 8005618:	d3e6      	bcc.n	80055e8 <PE_SVDM_CheckModes+0x18>
 800561a:	bd30      	pop	{r4, r5, pc}

0800561c <.text_29>:
 800561c:	000004ac 	.word	0x000004ac

08005620 <.text_30>:
 8005620:	00000494 	.word	0x00000494

08005624 <.text_31>:
 8005624:	200001e4 	.word	0x200001e4

08005628 <USBPD_PRL_TimerCounter>:
 8005628:	4954      	ldr	r1, [pc, #336]	; (800577c <.text_15>)
 800562a:	0080      	lsls	r0, r0, #2
 800562c:	1808      	adds	r0, r1, r0
 800562e:	6801      	ldr	r1, [r0, #0]
 8005630:	790a      	ldrb	r2, [r1, #4]
 8005632:	2a00      	cmp	r2, #0
 8005634:	d002      	beq.n	800563c <USBPD_PRL_TimerCounter+0x14>
 8005636:	790a      	ldrb	r2, [r1, #4]
 8005638:	1e52      	subs	r2, r2, #1
 800563a:	710a      	strb	r2, [r1, #4]
 800563c:	6800      	ldr	r0, [r0, #0]
 800563e:	7841      	ldrb	r1, [r0, #1]
 8005640:	2900      	cmp	r1, #0
 8005642:	d001      	beq.n	8005648 <USBPD_PRL_TimerCounter+0x20>
 8005644:	1e49      	subs	r1, r1, #1
 8005646:	7041      	strb	r1, [r0, #1]
 8005648:	4770      	bx	lr
	...

0800564c <USBPD_PRL_Init>:
 800564c:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 800564e:	b081      	sub	sp, #4
 8005650:	0014      	movs	r4, r2
 8005652:	001d      	movs	r5, r3
 8005654:	2616      	movs	r6, #22
 8005656:	209c      	movs	r0, #156	; 0x9c
 8005658:	0040      	lsls	r0, r0, #1
 800565a:	f016 fdcd 	bl	801c1f8 <malloc>
 800565e:	0007      	movs	r7, r0
 8005660:	d01e      	beq.n	80056a0 <USBPD_PRL_Init+0x54>
 8005662:	9e02      	ldr	r6, [sp, #8]
 8005664:	219c      	movs	r1, #156	; 0x9c
 8005666:	0049      	lsls	r1, r1, #1
 8005668:	f016 ff87 	bl	801c57a <__aeabi_memclr>
 800566c:	220f      	movs	r2, #15
 800566e:	2103      	movs	r1, #3
 8005670:	1db8      	adds	r0, r7, #6
 8005672:	f016 ff7b 	bl	801c56c <__aeabi_memset>
 8005676:	4841      	ldr	r0, [pc, #260]	; (800577c <.text_15>)
 8005678:	4669      	mov	r1, sp
 800567a:	7909      	ldrb	r1, [r1, #4]
 800567c:	0089      	lsls	r1, r1, #2
 800567e:	5047      	str	r7, [r0, r1]
 8005680:	62bc      	str	r4, [r7, #40]	; 0x28
 8005682:	62fd      	str	r5, [r7, #44]	; 0x2c
 8005684:	2001      	movs	r0, #1
 8005686:	9000      	str	r0, [sp, #0]
 8005688:	6870      	ldr	r0, [r6, #4]
 800568a:	0743      	lsls	r3, r0, #29
 800568c:	0fdb      	lsrs	r3, r3, #31
 800568e:	003a      	movs	r2, r7
 8005690:	3230      	adds	r2, #48	; 0x30
 8005692:	bf00      	nop
 8005694:	a103      	add	r1, pc, #12	; (adr r1, 80056a4 <USBPD_PRL_Init::PRL_PhyCallbacks>)
 8005696:	4668      	mov	r0, sp
 8005698:	7900      	ldrb	r0, [r0, #4]
 800569a:	f00a fb09 	bl	800fcb0 <USBPD_PHY_Init>
 800569e:	0006      	movs	r6, r0
 80056a0:	0030      	movs	r0, r6
 80056a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080056a4 <USBPD_PRL_Init::PRL_PhyCallbacks>:
 80056a4:	5cdd 0800 6035 0800 608f 0800 60a9 0800     .\..5`...`...`..
 80056b4:	60b1 0800 579d 0800                         .`...W..

080056bc <USBPD_PRL_GetMemoryConsumption>:
 80056bc:	20ea      	movs	r0, #234	; 0xea
 80056be:	0080      	lsls	r0, r0, #2
 80056c0:	4770      	bx	lr

080056c2 <USBPD_PRL_SetHeader>:
 80056c2:	b530      	push	{r4, r5, lr}
 80056c4:	4c2d      	ldr	r4, [pc, #180]	; (800577c <.text_15>)
 80056c6:	0080      	lsls	r0, r0, #2
 80056c8:	5820      	ldr	r0, [r4, r0]
 80056ca:	8a44      	ldrh	r4, [r0, #18]
 80056cc:	4d2c      	ldr	r5, [pc, #176]	; (8005780 <.text_16>)
 80056ce:	4025      	ands	r5, r4
 80056d0:	0209      	lsls	r1, r1, #8
 80056d2:	2480      	movs	r4, #128	; 0x80
 80056d4:	0064      	lsls	r4, r4, #1
 80056d6:	4021      	ands	r1, r4
 80056d8:	4329      	orrs	r1, r5
 80056da:	8241      	strh	r1, [r0, #18]
 80056dc:	4c29      	ldr	r4, [pc, #164]	; (8005784 <.text_17>)
 80056de:	400c      	ands	r4, r1
 80056e0:	0151      	lsls	r1, r2, #5
 80056e2:	2220      	movs	r2, #32
 80056e4:	4011      	ands	r1, r2
 80056e6:	4321      	orrs	r1, r4
 80056e8:	8241      	strh	r1, [r0, #18]
 80056ea:	4a27      	ldr	r2, [pc, #156]	; (8005788 <.text_18>)
 80056ec:	400a      	ands	r2, r1
 80056ee:	0199      	lsls	r1, r3, #6
 80056f0:	23c0      	movs	r3, #192	; 0xc0
 80056f2:	400b      	ands	r3, r1
 80056f4:	4313      	orrs	r3, r2
 80056f6:	8243      	strh	r3, [r0, #18]
 80056f8:	bd30      	pop	{r4, r5, pc}

080056fa <USBPD_PRL_SetHeaderPowerRole>:
 80056fa:	4a20      	ldr	r2, [pc, #128]	; (800577c <.text_15>)
 80056fc:	0080      	lsls	r0, r0, #2
 80056fe:	5810      	ldr	r0, [r2, r0]
 8005700:	8a42      	ldrh	r2, [r0, #18]
 8005702:	4b1f      	ldr	r3, [pc, #124]	; (8005780 <.text_16>)
 8005704:	4013      	ands	r3, r2
 8005706:	0209      	lsls	r1, r1, #8
 8005708:	2280      	movs	r2, #128	; 0x80
 800570a:	0052      	lsls	r2, r2, #1
 800570c:	e007      	b.n	800571e <.text_10>

0800570e <USBPD_PRL_SetHeaderDataRole>:
 800570e:	4a1b      	ldr	r2, [pc, #108]	; (800577c <.text_15>)
 8005710:	0080      	lsls	r0, r0, #2
 8005712:	5810      	ldr	r0, [r2, r0]
 8005714:	8a42      	ldrh	r2, [r0, #18]
 8005716:	4b1b      	ldr	r3, [pc, #108]	; (8005784 <.text_17>)
 8005718:	4013      	ands	r3, r2
 800571a:	0149      	lsls	r1, r1, #5
 800571c:	2220      	movs	r2, #32

0800571e <.text_10>:
 800571e:	4011      	ands	r1, r2
 8005720:	4319      	orrs	r1, r3
 8005722:	8241      	strh	r1, [r0, #18]
 8005724:	4770      	bx	lr

08005726 <USBPD_PRL_SetHeaderSpecification>:
 8005726:	4a15      	ldr	r2, [pc, #84]	; (800577c <.text_15>)
 8005728:	0080      	lsls	r0, r0, #2
 800572a:	5810      	ldr	r0, [r2, r0]
 800572c:	8a42      	ldrh	r2, [r0, #18]
 800572e:	4b16      	ldr	r3, [pc, #88]	; (8005788 <.text_18>)
 8005730:	4013      	ands	r3, r2
 8005732:	0189      	lsls	r1, r1, #6
 8005734:	22c0      	movs	r2, #192	; 0xc0
 8005736:	400a      	ands	r2, r1
 8005738:	431a      	orrs	r2, r3
 800573a:	8242      	strh	r2, [r0, #18]
 800573c:	4770      	bx	lr

0800573e <USBPD_PRL_CBL_SetHeaderSpecification>:
 800573e:	4a0f      	ldr	r2, [pc, #60]	; (800577c <.text_15>)
 8005740:	0080      	lsls	r0, r0, #2
 8005742:	5810      	ldr	r0, [r2, r0]
 8005744:	018a      	lsls	r2, r1, #6
 8005746:	21c0      	movs	r1, #192	; 0xc0
 8005748:	4011      	ands	r1, r2
 800574a:	4a0f      	ldr	r2, [pc, #60]	; (8005788 <.text_18>)
 800574c:	8a83      	ldrh	r3, [r0, #20]
 800574e:	4013      	ands	r3, r2
 8005750:	430b      	orrs	r3, r1
 8005752:	8283      	strh	r3, [r0, #20]
 8005754:	8ac3      	ldrh	r3, [r0, #22]
 8005756:	401a      	ands	r2, r3
 8005758:	4311      	orrs	r1, r2
 800575a:	82c1      	strh	r1, [r0, #22]
 800575c:	4770      	bx	lr

0800575e <USBPD_PRL_SRCSetSinkNG>:
 800575e:	b580      	push	{r7, lr}
 8005760:	f00a fb9b 	bl	800fe9a <USBPD_PHY_SetResistor_SinkTxNG>
 8005764:	bd01      	pop	{r0, pc}

08005766 <USBPD_PRL_SRCReleaseSinkNG>:
 8005766:	b510      	push	{r4, lr}
 8005768:	0004      	movs	r4, r0
 800576a:	f00a fba5 	bl	800feb8 <USBPD_PHY_SetResistor_SinkTxOK>
 800576e:	2000      	movs	r0, #0
 8005770:	4902      	ldr	r1, [pc, #8]	; (800577c <.text_15>)
 8005772:	00a2      	lsls	r2, r4, #2
 8005774:	5889      	ldr	r1, [r1, r2]
 8005776:	7148      	strb	r0, [r1, #5]
 8005778:	bd10      	pop	{r4, pc}
	...

0800577c <.text_15>:
 800577c:	200001f0 	.word	0x200001f0

08005780 <.text_16>:
 8005780:	0000feff 	.word	0x0000feff

08005784 <.text_17>:
 8005784:	0000ffdf 	.word	0x0000ffdf

08005788 <.text_18>:
 8005788:	0000ff3f 	.word	0x0000ff3f

0800578c <USBPD_PRL_IsResistor_SinkTxOK>:
 800578c:	b580      	push	{r7, lr}
 800578e:	f00a fbb9 	bl	800ff04 <USBPD_PHY_IsResistor_SinkTxOk>
 8005792:	bd02      	pop	{r1, pc}

08005794 <USBPD_PRL_FastRoleSwapSignalling>:
 8005794:	b580      	push	{r7, lr}
 8005796:	f00a fbc5 	bl	800ff24 <USBPD_PHY_FastRoleSwapSignalling>
 800579a:	bd01      	pop	{r0, pc}

0800579c <PRL_FastRoleSwapReception>:
 800579c:	b580      	push	{r7, lr}
 800579e:	f7fb fa4d 	bl	8000c3c <PE_PRL_FastRoleSwapReception>
 80057a2:	bd01      	pop	{r0, pc}

080057a4 <USBPD_PRL_SOPCapability>:
 80057a4:	b580      	push	{r7, lr}
 80057a6:	f00a fb97 	bl	800fed8 <USBPD_PHY_SOPSupported>
 80057aa:	bd01      	pop	{r0, pc}

080057ac <USBPD_PRL_SendMessage>:
 80057ac:	b5f5      	push	{r0, r2, r4, r5, r6, r7, lr}
 80057ae:	b087      	sub	sp, #28
 80057b0:	2503      	movs	r5, #3
 80057b2:	4668      	mov	r0, sp
 80057b4:	7f00      	ldrb	r0, [r0, #28]
 80057b6:	9005      	str	r0, [sp, #20]
 80057b8:	48ca      	ldr	r0, [pc, #808]	; (8005ae4 <USBPD_PRL_SendMessage+0x338>)
 80057ba:	9a05      	ldr	r2, [sp, #20]
 80057bc:	0092      	lsls	r2, r2, #2
 80057be:	1880      	adds	r0, r0, r2
 80057c0:	9000      	str	r0, [sp, #0]
 80057c2:	6800      	ldr	r0, [r0, #0]
 80057c4:	0004      	movs	r4, r0
 80057c6:	7962      	ldrb	r2, [r4, #5]
 80057c8:	2a00      	cmp	r2, #0
 80057ca:	d004      	beq.n	80057d6 <USBPD_PRL_SendMessage+0x2a>
 80057cc:	7a62      	ldrb	r2, [r4, #9]
 80057ce:	2a00      	cmp	r2, #0
 80057d0:	d101      	bne.n	80057d6 <USBPD_PRL_SendMessage+0x2a>
 80057d2:	220f      	movs	r2, #15
 80057d4:	7142      	strb	r2, [r0, #5]
 80057d6:	466a      	mov	r2, sp
 80057d8:	7111      	strb	r1, [r2, #4]
 80057da:	4669      	mov	r1, sp
 80057dc:	7909      	ldrb	r1, [r1, #4]
 80057de:	9104      	str	r1, [sp, #16]
 80057e0:	1861      	adds	r1, r4, r1
 80057e2:	9a05      	ldr	r2, [sp, #20]
 80057e4:	0052      	lsls	r2, r2, #1
 80057e6:	1c52      	adds	r2, r2, #1
 80057e8:	466e      	mov	r6, sp
 80057ea:	7172      	strb	r2, [r6, #5]
 80057ec:	9a04      	ldr	r2, [sp, #16]
 80057ee:	0052      	lsls	r2, r2, #1
 80057f0:	9203      	str	r2, [sp, #12]
 80057f2:	2600      	movs	r6, #0
 80057f4:	9302      	str	r3, [sp, #8]
 80057f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80057f8:	7963      	ldrb	r3, [r4, #5]
 80057fa:	2b10      	cmp	r3, #16
 80057fc:	d900      	bls.n	8005800 <USBPD_PRL_SendMessage+0x54>
 80057fe:	e1f6      	b.n	8005bee <USBPD_PRL_SendMessage+0x442>
 8005800:	a701      	add	r7, pc, #4	; (adr r7, 8005808 <USBPD_PRL_SendMessage+0x5c>)
 8005802:	005b      	lsls	r3, r3, #1
 8005804:	5aff      	ldrh	r7, [r7, r3]
 8005806:	44bf      	add	pc, r7
 8005808:	00480020 	.word	0x00480020
 800580c:	03e4005e 	.word	0x03e4005e
 8005810:	00a8006a 	.word	0x00a8006a
 8005814:	015a0086 	.word	0x015a0086
 8005818:	03e403e4 	.word	0x03e403e4
 800581c:	030802de 	.word	0x030802de
 8005820:	03560334 	.word	0x03560334
 8005824:	03de03e4 	.word	0x03de03e4
 8005828:	03a6      	.short	0x03a6
 800582a:	f3ef 8710 	mrs	r7, PRIMASK
 800582e:	b672      	cpsid	i
 8005830:	4668      	mov	r0, sp
 8005832:	7f00      	ldrb	r0, [r0, #28]
 8005834:	f7fb f8b4 	bl	80009a0 <PE_PRL_Control_RxEvent>
 8005838:	2800      	cmp	r0, #0
 800583a:	d105      	bne.n	8005848 <USBPD_PRL_SendMessage+0x9c>
 800583c:	7aa0      	ldrb	r0, [r4, #10]
 800583e:	2800      	cmp	r0, #0
 8005840:	d102      	bne.n	8005848 <USBPD_PRL_SendMessage+0x9c>
 8005842:	20ff      	movs	r0, #255	; 0xff
 8005844:	7260      	strb	r0, [r4, #9]
 8005846:	e000      	b.n	800584a <USBPD_PRL_SendMessage+0x9e>
 8005848:	7266      	strb	r6, [r4, #9]
 800584a:	f387 8810 	msr	PRIMASK, r7
 800584e:	2006      	movs	r0, #6
 8005850:	e1a0      	b.n	8005b94 <USBPD_PRL_SendMessage+0x3e8>
 8005852:	4668      	mov	r0, sp
 8005854:	7f00      	ldrb	r0, [r0, #28]
 8005856:	f00a fb20 	bl	800fe9a <USBPD_PHY_SetResistor_SinkTxNG>
 800585a:	2002      	movs	r0, #2
 800585c:	9900      	ldr	r1, [sp, #0]
 800585e:	6809      	ldr	r1, [r1, #0]
 8005860:	7148      	strb	r0, [r1, #5]
 8005862:	2013      	movs	r0, #19
 8005864:	7060      	strb	r0, [r4, #1]
 8005866:	e1c4      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005868:	2a01      	cmp	r2, #1
 800586a:	d10f      	bne.n	800588c <USBPD_PRL_SendMessage+0xe0>
 800586c:	7861      	ldrb	r1, [r4, #1]
 800586e:	2900      	cmp	r1, #0
 8005870:	d10a      	bne.n	8005888 <USBPD_PRL_SendMessage+0xdc>
 8005872:	e01c      	b.n	80058ae <USBPD_PRL_SendMessage+0x102>
 8005874:	2a02      	cmp	r2, #2
 8005876:	d109      	bne.n	800588c <USBPD_PRL_SendMessage+0xe0>
 8005878:	4668      	mov	r0, sp
 800587a:	7f00      	ldrb	r0, [r0, #28]
 800587c:	f00a fb42 	bl	800ff04 <USBPD_PHY_IsResistor_SinkTxOk>
 8005880:	2801      	cmp	r0, #1
 8005882:	d101      	bne.n	8005888 <USBPD_PRL_SendMessage+0xdc>
 8005884:	2005      	movs	r0, #5
 8005886:	e185      	b.n	8005b94 <USBPD_PRL_SendMessage+0x3e8>
 8005888:	2509      	movs	r5, #9
 800588a:	e1b2      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 800588c:	2106      	movs	r1, #6
 800588e:	e154      	b.n	8005b3a <USBPD_PRL_SendMessage+0x38e>
 8005890:	9903      	ldr	r1, [sp, #12]
 8005892:	1861      	adds	r1, r4, r1
 8005894:	8a49      	ldrh	r1, [r1, #18]
 8005896:	0609      	lsls	r1, r1, #24
 8005898:	0f89      	lsrs	r1, r1, #30
 800589a:	2902      	cmp	r1, #2
 800589c:	d107      	bne.n	80058ae <USBPD_PRL_SendMessage+0x102>
 800589e:	2a01      	cmp	r2, #1
 80058a0:	d101      	bne.n	80058a6 <USBPD_PRL_SendMessage+0xfa>
 80058a2:	7142      	strb	r2, [r0, #5]
 80058a4:	e1a5      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 80058a6:	2a02      	cmp	r2, #2
 80058a8:	d101      	bne.n	80058ae <USBPD_PRL_SendMessage+0x102>
 80058aa:	2104      	movs	r1, #4
 80058ac:	e145      	b.n	8005b3a <USBPD_PRL_SendMessage+0x38e>
 80058ae:	2105      	movs	r1, #5
 80058b0:	e143      	b.n	8005b3a <USBPD_PRL_SendMessage+0x38e>
 80058b2:	9803      	ldr	r0, [sp, #12]
 80058b4:	1820      	adds	r0, r4, r0
 80058b6:	8a43      	ldrh	r3, [r0, #18]
 80058b8:	4acf      	ldr	r2, [pc, #828]	; (8005bf8 <.text_24>)
 80058ba:	401a      	ands	r2, r3
 80058bc:	ab08      	add	r3, sp, #32
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	06db      	lsls	r3, r3, #27
 80058c2:	0edb      	lsrs	r3, r3, #27
 80058c4:	4313      	orrs	r3, r2
 80058c6:	8243      	strh	r3, [r0, #18]
 80058c8:	045a      	lsls	r2, r3, #17
 80058ca:	0c52      	lsrs	r2, r2, #17
 80058cc:	ab08      	add	r3, sp, #32
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	09db      	lsrs	r3, r3, #7
 80058d2:	03db      	lsls	r3, r3, #15
 80058d4:	4313      	orrs	r3, r2
 80058d6:	8243      	strh	r3, [r0, #18]
 80058d8:	70a6      	strb	r6, [r4, #2]
 80058da:	8a43      	ldrh	r3, [r0, #18]
 80058dc:	0bda      	lsrs	r2, r3, #15
 80058de:	d023      	beq.n	8005928 <USBPD_PRL_SendMessage+0x17c>
 80058e0:	9a02      	ldr	r2, [sp, #8]
 80058e2:	7892      	ldrb	r2, [r2, #2]
 80058e4:	9b02      	ldr	r3, [sp, #8]
 80058e6:	78db      	ldrb	r3, [r3, #3]
 80058e8:	021b      	lsls	r3, r3, #8
 80058ea:	18d2      	adds	r2, r2, r3
 80058ec:	83a2      	strh	r2, [r4, #28]
 80058ee:	8ba2      	ldrh	r2, [r4, #28]
 80058f0:	0a93      	lsrs	r3, r2, #10
 80058f2:	07db      	lsls	r3, r3, #31
 80058f4:	d40f      	bmi.n	8005916 <USBPD_PRL_SendMessage+0x16a>
 80058f6:	0ad2      	lsrs	r2, r2, #11
 80058f8:	0712      	lsls	r2, r2, #28
 80058fa:	d122      	bne.n	8005942 <USBPD_PRL_SendMessage+0x196>
 80058fc:	466a      	mov	r2, sp
 80058fe:	8f12      	ldrh	r2, [r2, #56]	; 0x38
 8005900:	1f12      	subs	r2, r2, #4
 8005902:	8462      	strh	r2, [r4, #34]	; 0x22
 8005904:	05d2      	lsls	r2, r2, #23
 8005906:	0dd2      	lsrs	r2, r2, #23
 8005908:	8ba3      	ldrh	r3, [r4, #28]
 800590a:	27fe      	movs	r7, #254	; 0xfe
 800590c:	023f      	lsls	r7, r7, #8
 800590e:	401f      	ands	r7, r3
 8005910:	433a      	orrs	r2, r7
 8005912:	83a2      	strh	r2, [r4, #28]
 8005914:	e015      	b.n	8005942 <USBPD_PRL_SendMessage+0x196>
 8005916:	8466      	strh	r6, [r4, #34]	; 0x22
 8005918:	8a42      	ldrh	r2, [r0, #18]
 800591a:	4bb8      	ldr	r3, [pc, #736]	; (8005bfc <.text_25>)
 800591c:	4013      	ands	r3, r2
 800591e:	2280      	movs	r2, #128	; 0x80
 8005920:	0152      	lsls	r2, r2, #5
 8005922:	431a      	orrs	r2, r3
 8005924:	8242      	strh	r2, [r0, #18]
 8005926:	e00c      	b.n	8005942 <USBPD_PRL_SendMessage+0x196>
 8005928:	4ab4      	ldr	r2, [pc, #720]	; (8005bfc <.text_25>)
 800592a:	401a      	ands	r2, r3
 800592c:	466b      	mov	r3, sp
 800592e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8005930:	1e9b      	subs	r3, r3, #2
 8005932:	089b      	lsrs	r3, r3, #2
 8005934:	031b      	lsls	r3, r3, #12
 8005936:	27e0      	movs	r7, #224	; 0xe0
 8005938:	01ff      	lsls	r7, r7, #7
 800593a:	401f      	ands	r7, r3
 800593c:	4317      	orrs	r7, r2
 800593e:	8247      	strh	r7, [r0, #18]
 8005940:	8466      	strh	r6, [r4, #34]	; 0x22
 8005942:	aa08      	add	r2, sp, #32
 8005944:	7812      	ldrb	r2, [r2, #0]
 8005946:	2a0d      	cmp	r2, #13
 8005948:	d10a      	bne.n	8005960 <USBPD_PRL_SendMessage+0x1b4>
 800594a:	8a40      	ldrh	r0, [r0, #18]
 800594c:	22f0      	movs	r2, #240	; 0xf0
 800594e:	0212      	lsls	r2, r2, #8
 8005950:	4002      	ands	r2, r0
 8005952:	d105      	bne.n	8005960 <USBPD_PRL_SendMessage+0x1b4>
 8005954:	72ce      	strb	r6, [r1, #11]
 8005956:	220f      	movs	r2, #15
 8005958:	2103      	movs	r1, #3
 800595a:	1da0      	adds	r0, r4, #6
 800595c:	f016 fe06 	bl	801c56c <__aeabi_memset>
 8005960:	2007      	movs	r0, #7
 8005962:	e117      	b.n	8005b94 <USBPD_PRL_SendMessage+0x3e8>
 8005964:	4669      	mov	r1, sp
 8005966:	8f0c      	ldrh	r4, [r1, #56]	; 0x38
 8005968:	9903      	ldr	r1, [sp, #12]
 800596a:	1841      	adds	r1, r0, r1
 800596c:	4a5d      	ldr	r2, [pc, #372]	; (8005ae4 <USBPD_PRL_SendMessage+0x338>)
 800596e:	466b      	mov	r3, sp
 8005970:	7f1b      	ldrb	r3, [r3, #28]
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	58d2      	ldr	r2, [r2, r3]
 8005976:	466b      	mov	r3, sp
 8005978:	791b      	ldrb	r3, [r3, #4]
 800597a:	005b      	lsls	r3, r3, #1
 800597c:	18d2      	adds	r2, r2, r3
 800597e:	8a52      	ldrh	r2, [r2, #18]
 8005980:	0bd3      	lsrs	r3, r2, #15
 8005982:	d074      	beq.n	8005a6e <USBPD_PRL_SendMessage+0x2c2>
 8005984:	8b83      	ldrh	r3, [r0, #28]
 8005986:	0a9b      	lsrs	r3, r3, #10
 8005988:	07db      	lsls	r3, r3, #31
 800598a:	d465      	bmi.n	8005a58 <USBPD_PRL_SendMessage+0x2ac>
 800598c:	4b55      	ldr	r3, [pc, #340]	; (8005ae4 <USBPD_PRL_SendMessage+0x338>)
 800598e:	466f      	mov	r7, sp
 8005990:	7f3f      	ldrb	r7, [r7, #28]
 8005992:	00bf      	lsls	r7, r7, #2
 8005994:	59db      	ldr	r3, [r3, r7]
 8005996:	8b9b      	ldrh	r3, [r3, #28]
 8005998:	8c47      	ldrh	r7, [r0, #34]	; 0x22
 800599a:	2f1b      	cmp	r7, #27
 800599c:	d30a      	bcc.n	80059b4 <USBPD_PRL_SendMessage+0x208>
 800599e:	0bdf      	lsrs	r7, r3, #15
 80059a0:	d008      	beq.n	80059b4 <USBPD_PRL_SendMessage+0x208>
 80059a2:	23e0      	movs	r3, #224	; 0xe0
 80059a4:	01db      	lsls	r3, r3, #7
 80059a6:	4313      	orrs	r3, r2
 80059a8:	824b      	strh	r3, [r1, #18]
 80059aa:	8c41      	ldrh	r1, [r0, #34]	; 0x22
 80059ac:	391a      	subs	r1, #26
 80059ae:	8441      	strh	r1, [r0, #34]	; 0x22
 80059b0:	241e      	movs	r4, #30
 80059b2:	e051      	b.n	8005a58 <USBPD_PRL_SendMessage+0x2ac>
 80059b4:	0ada      	lsrs	r2, r3, #11
 80059b6:	0712      	lsls	r2, r2, #28
 80059b8:	d107      	bne.n	80059ca <USBPD_PRL_SendMessage+0x21e>
 80059ba:	22fe      	movs	r2, #254	; 0xfe
 80059bc:	0212      	lsls	r2, r2, #8
 80059be:	401a      	ands	r2, r3
 80059c0:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80059c2:	05db      	lsls	r3, r3, #23
 80059c4:	0ddb      	lsrs	r3, r3, #23
 80059c6:	4313      	orrs	r3, r2
 80059c8:	8383      	strh	r3, [r0, #28]
 80059ca:	8a4b      	ldrh	r3, [r1, #18]
 80059cc:	4a8b      	ldr	r2, [pc, #556]	; (8005bfc <.text_25>)
 80059ce:	401a      	ands	r2, r3
 80059d0:	824a      	strh	r2, [r1, #18]
 80059d2:	8b83      	ldrh	r3, [r0, #28]
 80059d4:	0bdb      	lsrs	r3, r3, #15
 80059d6:	d03c      	beq.n	8005a52 <USBPD_PRL_SendMessage+0x2a6>
 80059d8:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80059da:	1c9b      	adds	r3, r3, #2
 80059dc:	089b      	lsrs	r3, r3, #2
 80059de:	031b      	lsls	r3, r3, #12
 80059e0:	24e0      	movs	r4, #224	; 0xe0
 80059e2:	01e4      	lsls	r4, r4, #7
 80059e4:	401c      	ands	r4, r3
 80059e6:	4314      	orrs	r4, r2
 80059e8:	824c      	strh	r4, [r1, #18]
 80059ea:	8c40      	ldrh	r0, [r0, #34]	; 0x22
 80059ec:	1c80      	adds	r0, r0, #2
 80059ee:	0781      	lsls	r1, r0, #30
 80059f0:	0f89      	lsrs	r1, r1, #30
 80059f2:	d025      	beq.n	8005a40 <USBPD_PRL_SendMessage+0x294>
 80059f4:	2200      	movs	r2, #0
 80059f6:	483b      	ldr	r0, [pc, #236]	; (8005ae4 <USBPD_PRL_SendMessage+0x338>)
 80059f8:	9b05      	ldr	r3, [sp, #20]
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	18c0      	adds	r0, r0, r3
 80059fe:	9000      	str	r0, [sp, #0]
 8005a00:	9802      	ldr	r0, [sp, #8]
 8005a02:	9102      	str	r1, [sp, #8]
 8005a04:	e004      	b.n	8005a10 <USBPD_PRL_SendMessage+0x264>
 8005a06:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8005a08:	1859      	adds	r1, r3, r1
 8005a0a:	1841      	adds	r1, r0, r1
 8005a0c:	710e      	strb	r6, [r1, #4]
 8005a0e:	1c52      	adds	r2, r2, #1
 8005a10:	9900      	ldr	r1, [sp, #0]
 8005a12:	680b      	ldr	r3, [r1, #0]
 8005a14:	b2d1      	uxtb	r1, r2
 8005a16:	2404      	movs	r4, #4
 8005a18:	9f02      	ldr	r7, [sp, #8]
 8005a1a:	1be4      	subs	r4, r4, r7
 8005a1c:	42a1      	cmp	r1, r4
 8005a1e:	d3f2      	bcc.n	8005a06 <USBPD_PRL_SendMessage+0x25a>
 8005a20:	9002      	str	r0, [sp, #8]
 8005a22:	0018      	movs	r0, r3
 8005a24:	3012      	adds	r0, #18
 8005a26:	9903      	ldr	r1, [sp, #12]
 8005a28:	1840      	adds	r0, r0, r1
 8005a2a:	8801      	ldrh	r1, [r0, #0]
 8005a2c:	4a73      	ldr	r2, [pc, #460]	; (8005bfc <.text_25>)
 8005a2e:	400a      	ands	r2, r1
 8005a30:	0b09      	lsrs	r1, r1, #12
 8005a32:	1c49      	adds	r1, r1, #1
 8005a34:	0309      	lsls	r1, r1, #12
 8005a36:	23e0      	movs	r3, #224	; 0xe0
 8005a38:	01db      	lsls	r3, r3, #7
 8005a3a:	400b      	ands	r3, r1
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	8003      	strh	r3, [r0, #0]
 8005a40:	9800      	ldr	r0, [sp, #0]
 8005a42:	6800      	ldr	r0, [r0, #0]
 8005a44:	3012      	adds	r0, #18
 8005a46:	9903      	ldr	r1, [sp, #12]
 8005a48:	5a40      	ldrh	r0, [r0, r1]
 8005a4a:	0440      	lsls	r0, r0, #17
 8005a4c:	0f40      	lsrs	r0, r0, #29
 8005a4e:	0084      	lsls	r4, r0, #2
 8005a50:	1ca4      	adds	r4, r4, #2
 8005a52:	9800      	ldr	r0, [sp, #0]
 8005a54:	6800      	ldr	r0, [r0, #0]
 8005a56:	8446      	strh	r6, [r0, #34]	; 0x22
 8005a58:	9800      	ldr	r0, [sp, #0]
 8005a5a:	6800      	ldr	r0, [r0, #0]
 8005a5c:	8b80      	ldrh	r0, [r0, #28]
 8005a5e:	9902      	ldr	r1, [sp, #8]
 8005a60:	7088      	strb	r0, [r1, #2]
 8005a62:	9800      	ldr	r0, [sp, #0]
 8005a64:	6800      	ldr	r0, [r0, #0]
 8005a66:	8b80      	ldrh	r0, [r0, #28]
 8005a68:	0a00      	lsrs	r0, r0, #8
 8005a6a:	9902      	ldr	r1, [sp, #8]
 8005a6c:	70c8      	strb	r0, [r1, #3]
 8005a6e:	9800      	ldr	r0, [sp, #0]
 8005a70:	6802      	ldr	r2, [r0, #0]
 8005a72:	0010      	movs	r0, r2
 8005a74:	3012      	adds	r0, #18
 8005a76:	9903      	ldr	r1, [sp, #12]
 8005a78:	1840      	adds	r0, r0, r1
 8005a7a:	8803      	ldrh	r3, [r0, #0]
 8005a7c:	498c      	ldr	r1, [pc, #560]	; (8005cb0 <.text_30>)
 8005a7e:	4019      	ands	r1, r3
 8005a80:	320b      	adds	r2, #11
 8005a82:	9b04      	ldr	r3, [sp, #16]
 8005a84:	5cd2      	ldrb	r2, [r2, r3]
 8005a86:	0253      	lsls	r3, r2, #9
 8005a88:	22e0      	movs	r2, #224	; 0xe0
 8005a8a:	0112      	lsls	r2, r2, #4
 8005a8c:	401a      	ands	r2, r3
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	8002      	strh	r2, [r0, #0]
 8005a92:	9802      	ldr	r0, [sp, #8]
 8005a94:	7002      	strb	r2, [r0, #0]
 8005a96:	9800      	ldr	r0, [sp, #0]
 8005a98:	6800      	ldr	r0, [r0, #0]
 8005a9a:	3012      	adds	r0, #18
 8005a9c:	9903      	ldr	r1, [sp, #12]
 8005a9e:	5a40      	ldrh	r0, [r0, r1]
 8005aa0:	0a00      	lsrs	r0, r0, #8
 8005aa2:	9902      	ldr	r1, [sp, #8]
 8005aa4:	7048      	strb	r0, [r1, #1]
 8005aa6:	9800      	ldr	r0, [sp, #0]
 8005aa8:	6800      	ldr	r0, [r0, #0]
 8005aaa:	81c4      	strh	r4, [r0, #14]
 8005aac:	210a      	movs	r1, #10
 8005aae:	7141      	strb	r1, [r0, #5]
 8005ab0:	2102      	movs	r1, #2
 8005ab2:	7401      	strb	r1, [r0, #16]
 8005ab4:	b2a0      	uxth	r0, r4
 8005ab6:	9000      	str	r0, [sp, #0]
 8005ab8:	9b02      	ldr	r3, [sp, #8]
 8005aba:	4668      	mov	r0, sp
 8005abc:	7902      	ldrb	r2, [r0, #4]
 8005abe:	7f01      	ldrb	r1, [r0, #28]
 8005ac0:	2002      	movs	r0, #2
 8005ac2:	4e7c      	ldr	r6, [pc, #496]	; (8005cb4 <.text_31>)
 8005ac4:	6836      	ldr	r6, [r6, #0]
 8005ac6:	47b0      	blx	r6
 8005ac8:	497b      	ldr	r1, [pc, #492]	; (8005cb8 <.text_32>)
 8005aca:	4668      	mov	r0, sp
 8005acc:	7940      	ldrb	r0, [r0, #5]
 8005ace:	f00b fda5 	bl	801161c <USBPD_TIM_Start>
 8005ad2:	b2a3      	uxth	r3, r4
 8005ad4:	9a02      	ldr	r2, [sp, #8]
 8005ad6:	4668      	mov	r0, sp
 8005ad8:	7901      	ldrb	r1, [r0, #4]
 8005ada:	7f00      	ldrb	r0, [r0, #28]
 8005adc:	f00a f997 	bl	800fe0e <USBPD_PHY_SendMessage>
 8005ae0:	e087      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005ae2:	bf00      	nop
 8005ae4:	200001f0 	.word	0x200001f0
 8005ae8:	f3ef 8410 	mrs	r4, PRIMASK
 8005aec:	b672      	cpsid	i
 8005aee:	9800      	ldr	r0, [sp, #0]
 8005af0:	6800      	ldr	r0, [r0, #0]
 8005af2:	7940      	ldrb	r0, [r0, #5]
 8005af4:	280a      	cmp	r0, #10
 8005af6:	d109      	bne.n	8005b0c <USBPD_PRL_SendMessage+0x360>
 8005af8:	4668      	mov	r0, sp
 8005afa:	7940      	ldrb	r0, [r0, #5]
 8005afc:	f00b fdfc 	bl	80116f8 <USBPD_TIM_IsExpired>
 8005b00:	2801      	cmp	r0, #1
 8005b02:	d103      	bne.n	8005b0c <USBPD_PRL_SendMessage+0x360>
 8005b04:	200d      	movs	r0, #13
 8005b06:	9900      	ldr	r1, [sp, #0]
 8005b08:	6809      	ldr	r1, [r1, #0]
 8005b0a:	7148      	strb	r0, [r1, #5]
 8005b0c:	f384 8810 	msr	PRIMASK, r4
 8005b10:	e06f      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005b12:	7aca      	ldrb	r2, [r1, #11]
 8005b14:	8b67      	ldrh	r7, [r4, #26]
 8005b16:	053f      	lsls	r7, r7, #20
 8005b18:	0f7f      	lsrs	r7, r7, #29
 8005b1a:	42ba      	cmp	r2, r7
 8005b1c:	d10c      	bne.n	8005b38 <USBPD_PRL_SendMessage+0x38c>
 8005b1e:	7ea3      	ldrb	r3, [r4, #26]
 8005b20:	06db      	lsls	r3, r3, #27
 8005b22:	0edb      	lsrs	r3, r3, #27
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d107      	bne.n	8005b38 <USBPD_PRL_SendMessage+0x38c>
 8005b28:	1c52      	adds	r2, r2, #1
 8005b2a:	0750      	lsls	r0, r2, #29
 8005b2c:	0f40      	lsrs	r0, r0, #29
 8005b2e:	72c8      	strb	r0, [r1, #11]
 8005b30:	9800      	ldr	r0, [sp, #0]
 8005b32:	6800      	ldr	r0, [r0, #0]
 8005b34:	7146      	strb	r6, [r0, #5]
 8005b36:	e011      	b.n	8005b5c <USBPD_PRL_SendMessage+0x3b0>
 8005b38:	210d      	movs	r1, #13
 8005b3a:	7141      	strb	r1, [r0, #5]
 8005b3c:	e059      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005b3e:	7ac8      	ldrb	r0, [r1, #11]
 8005b40:	1c40      	adds	r0, r0, #1
 8005b42:	0740      	lsls	r0, r0, #29
 8005b44:	0f40      	lsrs	r0, r0, #29
 8005b46:	72c8      	strb	r0, [r1, #11]
 8005b48:	9800      	ldr	r0, [sp, #0]
 8005b4a:	6800      	ldr	r0, [r0, #0]
 8005b4c:	7146      	strb	r6, [r0, #5]
 8005b4e:	8ba1      	ldrh	r1, [r4, #28]
 8005b50:	485a      	ldr	r0, [pc, #360]	; (8005cbc <.text_33>)
 8005b52:	4008      	ands	r0, r1
 8005b54:	83a0      	strh	r0, [r4, #28]
 8005b56:	495a      	ldr	r1, [pc, #360]	; (8005cc0 <.text_34>)
 8005b58:	4001      	ands	r1, r0
 8005b5a:	83a1      	strh	r1, [r4, #28]
 8005b5c:	2505      	movs	r5, #5
 8005b5e:	e048      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005b60:	78a0      	ldrb	r0, [r4, #2]
 8005b62:	1c40      	adds	r0, r0, #1
 8005b64:	70a0      	strb	r0, [r4, #2]
 8005b66:	9a03      	ldr	r2, [sp, #12]
 8005b68:	18a2      	adds	r2, r4, r2
 8005b6a:	8a52      	ldrh	r2, [r2, #18]
 8005b6c:	0613      	lsls	r3, r2, #24
 8005b6e:	0f9b      	lsrs	r3, r3, #30
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d101      	bne.n	8005b78 <USBPD_PRL_SendMessage+0x3cc>
 8005b74:	2303      	movs	r3, #3
 8005b76:	e000      	b.n	8005b7a <USBPD_PRL_SendMessage+0x3ce>
 8005b78:	2302      	movs	r3, #2
 8005b7a:	0bd2      	lsrs	r2, r2, #15
 8005b7c:	d006      	beq.n	8005b8c <USBPD_PRL_SendMessage+0x3e0>
 8005b7e:	8ba2      	ldrh	r2, [r4, #28]
 8005b80:	0bd4      	lsrs	r4, r2, #15
 8005b82:	d103      	bne.n	8005b8c <USBPD_PRL_SendMessage+0x3e0>
 8005b84:	05d2      	lsls	r2, r2, #23
 8005b86:	0dd2      	lsrs	r2, r2, #23
 8005b88:	2a1b      	cmp	r2, #27
 8005b8a:	d207      	bcs.n	8005b9c <USBPD_PRL_SendMessage+0x3f0>
 8005b8c:	b2c0      	uxtb	r0, r0
 8005b8e:	4283      	cmp	r3, r0
 8005b90:	d304      	bcc.n	8005b9c <USBPD_PRL_SendMessage+0x3f0>
 8005b92:	2010      	movs	r0, #16
 8005b94:	9900      	ldr	r1, [sp, #0]
 8005b96:	6809      	ldr	r1, [r1, #0]
 8005b98:	7148      	strb	r0, [r1, #5]
 8005b9a:	e02a      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005b9c:	9800      	ldr	r0, [sp, #0]
 8005b9e:	6800      	ldr	r0, [r0, #0]
 8005ba0:	7146      	strb	r6, [r0, #5]
 8005ba2:	2507      	movs	r5, #7
 8005ba4:	7ac8      	ldrb	r0, [r1, #11]
 8005ba6:	1c40      	adds	r0, r0, #1
 8005ba8:	2207      	movs	r2, #7
 8005baa:	4002      	ands	r2, r0
 8005bac:	72ca      	strb	r2, [r1, #11]
 8005bae:	e020      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005bb0:	210a      	movs	r1, #10
 8005bb2:	7141      	strb	r1, [r0, #5]
 8005bb4:	2002      	movs	r0, #2
 8005bb6:	7420      	strb	r0, [r4, #16]
 8005bb8:	493f      	ldr	r1, [pc, #252]	; (8005cb8 <.text_32>)
 8005bba:	4668      	mov	r0, sp
 8005bbc:	7940      	ldrb	r0, [r0, #5]
 8005bbe:	f00b fd2d 	bl	801161c <USBPD_TIM_Start>
 8005bc2:	89e3      	ldrh	r3, [r4, #14]
 8005bc4:	9a02      	ldr	r2, [sp, #8]
 8005bc6:	4668      	mov	r0, sp
 8005bc8:	7901      	ldrb	r1, [r0, #4]
 8005bca:	7f00      	ldrb	r0, [r0, #28]
 8005bcc:	f00a f91f 	bl	800fe0e <USBPD_PHY_SendMessage>
 8005bd0:	4668      	mov	r0, sp
 8005bd2:	8f00      	ldrh	r0, [r0, #56]	; 0x38
 8005bd4:	9000      	str	r0, [sp, #0]
 8005bd6:	9b02      	ldr	r3, [sp, #8]
 8005bd8:	4668      	mov	r0, sp
 8005bda:	7902      	ldrb	r2, [r0, #4]
 8005bdc:	7f01      	ldrb	r1, [r0, #28]
 8005bde:	2002      	movs	r0, #2
 8005be0:	4c34      	ldr	r4, [pc, #208]	; (8005cb4 <.text_31>)
 8005be2:	6824      	ldr	r4, [r4, #0]
 8005be4:	47a0      	blx	r4
 8005be6:	e004      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005be8:	7146      	strb	r6, [r0, #5]
 8005bea:	2506      	movs	r5, #6
 8005bec:	e001      	b.n	8005bf2 <USBPD_PRL_SendMessage+0x446>
 8005bee:	7146      	strb	r6, [r0, #5]
 8005bf0:	2510      	movs	r5, #16
 8005bf2:	0028      	movs	r0, r5
 8005bf4:	b009      	add	sp, #36	; 0x24
 8005bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005bf8 <.text_24>:
 8005bf8:	0000ffe0 	.word	0x0000ffe0

08005bfc <.text_25>:
 8005bfc:	00008fff 	.word	0x00008fff

08005c00 <USBPD_PRL_ResetRequestProcess>:
 8005c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c02:	0005      	movs	r5, r0
 8005c04:	000e      	movs	r6, r1
 8005c06:	482f      	ldr	r0, [pc, #188]	; (8005cc4 <.text_35>)
 8005c08:	00a9      	lsls	r1, r5, #2
 8005c0a:	1840      	adds	r0, r0, r1
 8005c0c:	9000      	str	r0, [sp, #0]
 8005c0e:	6804      	ldr	r4, [r0, #0]
 8005c10:	2700      	movs	r7, #0
 8005c12:	70e7      	strb	r7, [r4, #3]
 8005c14:	72e7      	strb	r7, [r4, #11]
 8005c16:	7327      	strb	r7, [r4, #12]
 8005c18:	7367      	strb	r7, [r4, #13]
 8005c1a:	220f      	movs	r2, #15
 8005c1c:	2103      	movs	r1, #3
 8005c1e:	1da0      	adds	r0, r4, #6
 8005c20:	f016 fca4 	bl	801c56c <__aeabi_memset>
 8005c24:	9800      	ldr	r0, [sp, #0]
 8005c26:	6800      	ldr	r0, [r0, #0]
 8005c28:	7147      	strb	r7, [r0, #5]
 8005c2a:	9700      	str	r7, [sp, #0]
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	0032      	movs	r2, r6
 8005c30:	0029      	movs	r1, r5
 8005c32:	2002      	movs	r0, #2
 8005c34:	4f1f      	ldr	r7, [pc, #124]	; (8005cb4 <.text_31>)
 8005c36:	683f      	ldr	r7, [r7, #0]
 8005c38:	47b8      	blx	r7
 8005c3a:	0028      	movs	r0, r5
 8005c3c:	f000 f849 	bl	8005cd2 <PRL_DisableRX>
 8005c40:	0031      	movs	r1, r6
 8005c42:	0028      	movs	r0, r5
 8005c44:	f00a f8cd 	bl	800fde2 <USBPD_PHY_ResetRequest>
 8005c48:	2005      	movs	r0, #5
 8005c4a:	7120      	strb	r0, [r4, #4]
 8005c4c:	78e0      	ldrb	r0, [r4, #3]
 8005c4e:	2801      	cmp	r0, #1
 8005c50:	d002      	beq.n	8005c58 <USBPD_PRL_ResetRequestProcess+0x58>
 8005c52:	7920      	ldrb	r0, [r4, #4]
 8005c54:	2800      	cmp	r0, #0
 8005c56:	d1f9      	bne.n	8005c4c <USBPD_PRL_ResetRequestProcess+0x4c>
 8005c58:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08005c5a <USBDPD_PRL_BistCarrierEyeMode>:
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	2905      	cmp	r1, #5
 8005c5e:	d102      	bne.n	8005c66 <USBDPD_PRL_BistCarrierEyeMode+0xc>
 8005c60:	f00a f8f4 	bl	800fe4c <USBPD_PHY_Send_BIST_Pattern>
 8005c64:	bd02      	pop	{r1, pc}
 8005c66:	2010      	movs	r0, #16
 8005c68:	bd02      	pop	{r1, pc}

08005c6a <USBDPD_PRL_BistCarrierEyeModeExit>:
 8005c6a:	b580      	push	{r7, lr}
 8005c6c:	2905      	cmp	r1, #5
 8005c6e:	d103      	bne.n	8005c78 <USBDPD_PRL_BistCarrierEyeModeExit+0xe>
 8005c70:	2107      	movs	r1, #7
 8005c72:	f00a f8fb 	bl	800fe6c <USBPD_PHY_ExitTransmit>
 8005c76:	bd02      	pop	{r1, pc}
 8005c78:	2010      	movs	r0, #16
 8005c7a:	bd02      	pop	{r1, pc}

08005c7c <USBPD_PRL_Reset>:
 8005c7c:	b570      	push	{r4, r5, r6, lr}
 8005c7e:	0004      	movs	r4, r0
 8005c80:	4810      	ldr	r0, [pc, #64]	; (8005cc4 <.text_35>)
 8005c82:	00a1      	lsls	r1, r4, #2
 8005c84:	5845      	ldr	r5, [r0, r1]
 8005c86:	2600      	movs	r6, #0
 8005c88:	716e      	strb	r6, [r5, #5]
 8005c8a:	702e      	strb	r6, [r5, #0]
 8005c8c:	712e      	strb	r6, [r5, #4]
 8005c8e:	72ee      	strb	r6, [r5, #11]
 8005c90:	732e      	strb	r6, [r5, #12]
 8005c92:	736e      	strb	r6, [r5, #13]
 8005c94:	220f      	movs	r2, #15
 8005c96:	2103      	movs	r1, #3
 8005c98:	1da8      	adds	r0, r5, #6
 8005c9a:	f016 fc67 	bl	801c56c <__aeabi_memset>
 8005c9e:	2025      	movs	r0, #37	; 0x25
 8005ca0:	542e      	strb	r6, [r5, r0]
 8005ca2:	0020      	movs	r0, r4
 8005ca4:	f00a f893 	bl	800fdce <USBPD_PHY_Reset>
 8005ca8:	0020      	movs	r0, r4
 8005caa:	f00a f94a 	bl	800ff42 <USBPD_PHY_EnableRX>
 8005cae:	bd70      	pop	{r4, r5, r6, pc}

08005cb0 <.text_30>:
 8005cb0:	0000f1ff 	.word	0x0000f1ff

08005cb4 <.text_31>:
 8005cb4:	20000000 	.word	0x20000000

08005cb8 <.text_32>:
 8005cb8:	00002710 	.word	0x00002710

08005cbc <.text_33>:
 8005cbc:	000087ff 	.word	0x000087ff

08005cc0 <.text_34>:
 8005cc0:	0000fbff 	.word	0x0000fbff

08005cc4 <.text_35>:
 8005cc4:	200001f0 	.word	0x200001f0

08005cc8 <USBPD_PRL_Stop>:
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	f00a f949 	bl	800ff60 <USBPD_PHY_DisableRX>
 8005cce:	bd01      	pop	{r0, pc}

08005cd0 <USBPD_PRL_DeInit>:
 8005cd0:	4770      	bx	lr

08005cd2 <PRL_DisableRX>:
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	f00a f944 	bl	800ff60 <USBPD_PHY_DisableRX>
 8005cd8:	bd01      	pop	{r0, pc}
	...

08005cdc <PRL_Received>:
 8005cdc:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8005cde:	b089      	sub	sp, #36	; 0x24
 8005ce0:	a809      	add	r0, sp, #36	; 0x24
 8005ce2:	7805      	ldrb	r5, [r0, #0]
 8005ce4:	48d0      	ldr	r0, [pc, #832]	; (8006028 <PRL_Received+0x34c>)
 8005ce6:	00a9      	lsls	r1, r5, #2
 8005ce8:	1846      	adds	r6, r0, r1
 8005cea:	6834      	ldr	r4, [r6, #0]
 8005cec:	4628      	mov	r0, r5
 8005cee:	f00a f863 	bl	800fdb8 <USBPD_PHY_GetMinGOODCRCTimerValue>
 8005cf2:	a909      	add	r1, sp, #36	; 0x24
 8005cf4:	7809      	ldrb	r1, [r1, #0]
 8005cf6:	0049      	lsls	r1, r1, #1
 8005cf8:	466a      	mov	r2, sp
 8005cfa:	7011      	strb	r1, [r2, #0]
 8005cfc:	0001      	movs	r1, r0
 8005cfe:	4668      	mov	r0, sp
 8005d00:	7800      	ldrb	r0, [r0, #0]
 8005d02:	f00b fc8b 	bl	801161c <USBPD_TIM_Start>
 8005d06:	2030      	movs	r0, #48	; 0x30
 8005d08:	5c20      	ldrb	r0, [r4, r0]
 8005d0a:	2131      	movs	r1, #49	; 0x31
 8005d0c:	5c61      	ldrb	r1, [r4, r1]
 8005d0e:	0209      	lsls	r1, r1, #8
 8005d10:	1840      	adds	r0, r0, r1
 8005d12:	4669      	mov	r1, sp
 8005d14:	8088      	strh	r0, [r1, #4]
 8005d16:	4668      	mov	r0, sp
 8005d18:	8880      	ldrh	r0, [r0, #4]
 8005d1a:	0440      	lsls	r0, r0, #17
 8005d1c:	0f40      	lsrs	r0, r0, #29
 8005d1e:	0080      	lsls	r0, r0, #2
 8005d20:	9005      	str	r0, [sp, #20]
 8005d22:	1c80      	adds	r0, r0, #2
 8005d24:	9007      	str	r0, [sp, #28]
 8005d26:	48c1      	ldr	r0, [pc, #772]	; (800602c <.text_40>)
 8005d28:	8889      	ldrh	r1, [r1, #4]
 8005d2a:	4001      	ands	r1, r0
 8005d2c:	2901      	cmp	r1, #1
 8005d2e:	d116      	bne.n	8005d5e <PRL_Received+0x82>
 8005d30:	0068      	lsls	r0, r5, #1
 8005d32:	1c40      	adds	r0, r0, #1
 8005d34:	b2c0      	uxtb	r0, r0
 8005d36:	f00b fcdf 	bl	80116f8 <USBPD_TIM_IsExpired>
 8005d3a:	2801      	cmp	r0, #1
 8005d3c:	d04c      	beq.n	8005dd8 <PRL_Received+0xfc>
 8005d3e:	200b      	movs	r0, #11
 8005d40:	6831      	ldr	r1, [r6, #0]
 8005d42:	7148      	strb	r0, [r1, #5]
 8005d44:	4668      	mov	r0, sp
 8005d46:	8880      	ldrh	r0, [r0, #4]
 8005d48:	8360      	strh	r0, [r4, #26]
 8005d4a:	9807      	ldr	r0, [sp, #28]
 8005d4c:	9000      	str	r0, [sp, #0]
 8005d4e:	0023      	movs	r3, r4
 8005d50:	3330      	adds	r3, #48	; 0x30
 8005d52:	a80a      	add	r0, sp, #40	; 0x28
 8005d54:	7802      	ldrb	r2, [r0, #0]
 8005d56:	a809      	add	r0, sp, #36	; 0x24
 8005d58:	7801      	ldrb	r1, [r0, #0]
 8005d5a:	2001      	movs	r0, #1
 8005d5c:	e15f      	b.n	800601e <PRL_Received+0x342>
 8005d5e:	49b4      	ldr	r1, [pc, #720]	; (8006030 <.text_41>)
 8005d60:	880f      	ldrh	r7, [r1, #0]
 8005d62:	2601      	movs	r6, #1
 8005d64:	72a6      	strb	r6, [r4, #10]
 8005d66:	a90a      	add	r1, sp, #40	; 0x28
 8005d68:	7809      	ldrb	r1, [r1, #0]
 8005d6a:	1861      	adds	r1, r4, r1
 8005d6c:	9104      	str	r1, [sp, #16]
 8005d6e:	2500      	movs	r5, #0
 8005d70:	4669      	mov	r1, sp
 8005d72:	8889      	ldrh	r1, [r1, #4]
 8005d74:	4008      	ands	r0, r1
 8005d76:	280d      	cmp	r0, #13
 8005d78:	d106      	bne.n	8005d88 <PRL_Received+0xac>
 8005d7a:	9904      	ldr	r1, [sp, #16]
 8005d7c:	72cd      	strb	r5, [r1, #11]
 8005d7e:	220f      	movs	r2, #15
 8005d80:	2103      	movs	r1, #3
 8005d82:	1da0      	adds	r0, r4, #6
 8005d84:	f016 fbf2 	bl	801c56c <__aeabi_memset>
 8005d88:	a80a      	add	r0, sp, #40	; 0x28
 8005d8a:	7800      	ldrb	r0, [r0, #0]
 8005d8c:	2800      	cmp	r0, #0
 8005d8e:	d10d      	bne.n	8005dac <PRL_Received+0xd0>
 8005d90:	8a61      	ldrh	r1, [r4, #18]
 8005d92:	094a      	lsrs	r2, r1, #5
 8005d94:	2001      	movs	r0, #1
 8005d96:	4010      	ands	r0, r2
 8005d98:	0a0a      	lsrs	r2, r1, #8
 8005d9a:	2101      	movs	r1, #1
 8005d9c:	4011      	ands	r1, r2
 8005d9e:	4abf      	ldr	r2, [pc, #764]	; (800609c <.text_44>)
 8005da0:	403a      	ands	r2, r7
 8005da2:	0143      	lsls	r3, r0, #5
 8005da4:	4313      	orrs	r3, r2
 8005da6:	0208      	lsls	r0, r1, #8
 8005da8:	4318      	orrs	r0, r3
 8005daa:	e001      	b.n	8005db0 <PRL_Received+0xd4>
 8005dac:	48bc      	ldr	r0, [pc, #752]	; (80060a0 <.text_45>)
 8005dae:	4038      	ands	r0, r7
 8005db0:	49bc      	ldr	r1, [pc, #752]	; (80060a4 <.text_46>)
 8005db2:	4001      	ands	r1, r0
 8005db4:	4668      	mov	r0, sp
 8005db6:	8880      	ldrh	r0, [r0, #4]
 8005db8:	22e0      	movs	r2, #224	; 0xe0
 8005dba:	0112      	lsls	r2, r2, #4
 8005dbc:	4002      	ands	r2, r0
 8005dbe:	430a      	orrs	r2, r1
 8005dc0:	2040      	movs	r0, #64	; 0x40
 8005dc2:	4310      	orrs	r0, r2
 8005dc4:	7620      	strb	r0, [r4, #24]
 8005dc6:	0a00      	lsrs	r0, r0, #8
 8005dc8:	7660      	strb	r0, [r4, #25]
 8005dca:	a80a      	add	r0, sp, #40	; 0x28
 8005dcc:	7801      	ldrb	r1, [r0, #0]
 8005dce:	a809      	add	r0, sp, #36	; 0x24
 8005dd0:	7800      	ldrb	r0, [r0, #0]
 8005dd2:	f7fa ff49 	bl	8000c68 <PE_PRL_PostReceiveEvent>
 8005dd6:	2800      	cmp	r0, #0
 8005dd8:	d100      	bne.n	8005ddc <PRL_Received+0x100>
 8005dda:	e123      	b.n	8006024 <PRL_Received+0x348>
 8005ddc:	7426      	strb	r6, [r4, #16]
 8005dde:	4668      	mov	r0, sp
 8005de0:	7800      	ldrb	r0, [r0, #0]
 8005de2:	f00b fc89 	bl	80116f8 <USBPD_TIM_IsExpired>
 8005de6:	2800      	cmp	r0, #0
 8005de8:	d0f9      	beq.n	8005dde <PRL_Received+0x102>
 8005dea:	2302      	movs	r3, #2
 8005dec:	0022      	movs	r2, r4
 8005dee:	3218      	adds	r2, #24
 8005df0:	a80a      	add	r0, sp, #40	; 0x28
 8005df2:	7801      	ldrb	r1, [r0, #0]
 8005df4:	a809      	add	r0, sp, #36	; 0x24
 8005df6:	7800      	ldrb	r0, [r0, #0]
 8005df8:	f00a f809 	bl	800fe0e <USBPD_PHY_SendMessage>
 8005dfc:	9006      	str	r0, [sp, #24]
 8005dfe:	a80a      	add	r0, sp, #40	; 0x28
 8005e00:	7800      	ldrb	r0, [r0, #0]
 8005e02:	7260      	strb	r0, [r4, #9]
 8005e04:	0021      	movs	r1, r4
 8005e06:	3130      	adds	r1, #48	; 0x30
 8005e08:	a809      	add	r0, sp, #36	; 0x24
 8005e0a:	7800      	ldrb	r0, [r0, #0]
 8005e0c:	f7fa ff60 	bl	8000cd0 <PE_PRL_PostReceiveEventCopy>
 8005e10:	2033      	movs	r0, #51	; 0x33
 8005e12:	5c20      	ldrb	r0, [r4, r0]
 8005e14:	2132      	movs	r1, #50	; 0x32
 8005e16:	5c61      	ldrb	r1, [r4, r1]
 8005e18:	0203      	lsls	r3, r0, #8
 8005e1a:	18ca      	adds	r2, r1, r3
 8005e1c:	466b      	mov	r3, sp
 8005e1e:	80da      	strh	r2, [r3, #6]
 8005e20:	466a      	mov	r2, sp
 8005e22:	8892      	ldrh	r2, [r2, #4]
 8005e24:	0452      	lsls	r2, r2, #17
 8005e26:	0f52      	lsrs	r2, r2, #29
 8005e28:	81da      	strh	r2, [r3, #14]
 8005e2a:	466a      	mov	r2, sp
 8005e2c:	88d2      	ldrh	r2, [r2, #6]
 8005e2e:	05d2      	lsls	r2, r2, #23
 8005e30:	0dd2      	lsrs	r2, r2, #23
 8005e32:	811a      	strh	r2, [r3, #8]
 8005e34:	466a      	mov	r2, sp
 8005e36:	88d2      	ldrh	r2, [r2, #6]
 8005e38:	0bd2      	lsrs	r2, r2, #15
 8005e3a:	819a      	strh	r2, [r3, #12]
 8005e3c:	466a      	mov	r2, sp
 8005e3e:	8892      	ldrh	r2, [r2, #4]
 8005e40:	0bd2      	lsrs	r2, r2, #15
 8005e42:	815a      	strh	r2, [r3, #10]
 8005e44:	d007      	beq.n	8005e56 <PRL_Received+0x17a>
 8005e46:	466a      	mov	r2, sp
 8005e48:	8992      	ldrh	r2, [r2, #12]
 8005e4a:	2a00      	cmp	r2, #0
 8005e4c:	d103      	bne.n	8005e56 <PRL_Received+0x17a>
 8005e4e:	4668      	mov	r0, sp
 8005e50:	8900      	ldrh	r0, [r0, #8]
 8005e52:	1d00      	adds	r0, r0, #4
 8005e54:	e01b      	b.n	8005e8e <PRL_Received+0x1b2>
 8005e56:	7822      	ldrb	r2, [r4, #0]
 8005e58:	2a00      	cmp	r2, #0
 8005e5a:	d117      	bne.n	8005e8c <PRL_Received+0x1b0>
 8005e5c:	466a      	mov	r2, sp
 8005e5e:	89d2      	ldrh	r2, [r2, #14]
 8005e60:	2a00      	cmp	r2, #0
 8005e62:	d013      	beq.n	8005e8c <PRL_Received+0x1b0>
 8005e64:	466a      	mov	r2, sp
 8005e66:	8892      	ldrh	r2, [r2, #4]
 8005e68:	06d2      	lsls	r2, r2, #27
 8005e6a:	0ed2      	lsrs	r2, r2, #27
 8005e6c:	2a03      	cmp	r2, #3
 8005e6e:	d10d      	bne.n	8005e8c <PRL_Received+0x1b0>
 8005e70:	0200      	lsls	r0, r0, #8
 8005e72:	1808      	adds	r0, r1, r0
 8005e74:	2134      	movs	r1, #52	; 0x34
 8005e76:	5c61      	ldrb	r1, [r4, r1]
 8005e78:	0409      	lsls	r1, r1, #16
 8005e7a:	1840      	adds	r0, r0, r1
 8005e7c:	2135      	movs	r1, #53	; 0x35
 8005e7e:	5c61      	ldrb	r1, [r4, r1]
 8005e80:	0609      	lsls	r1, r1, #24
 8005e82:	1840      	adds	r0, r0, r1
 8005e84:	0f00      	lsrs	r0, r0, #28
 8005e86:	2808      	cmp	r0, #8
 8005e88:	d100      	bne.n	8005e8c <PRL_Received+0x1b0>
 8005e8a:	7026      	strb	r6, [r4, #0]
 8005e8c:	9807      	ldr	r0, [sp, #28]
 8005e8e:	9000      	str	r0, [sp, #0]
 8005e90:	0023      	movs	r3, r4
 8005e92:	3330      	adds	r3, #48	; 0x30
 8005e94:	a80a      	add	r0, sp, #40	; 0x28
 8005e96:	7802      	ldrb	r2, [r0, #0]
 8005e98:	a809      	add	r0, sp, #36	; 0x24
 8005e9a:	7801      	ldrb	r1, [r0, #0]
 8005e9c:	2001      	movs	r0, #1
 8005e9e:	4fc1      	ldr	r7, [pc, #772]	; (80061a4 <.text_51>)
 8005ea0:	683f      	ldr	r7, [r7, #0]
 8005ea2:	47b8      	blx	r7
 8005ea4:	9806      	ldr	r0, [sp, #24]
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	d10b      	bne.n	8005ec2 <PRL_Received+0x1e6>
 8005eaa:	2002      	movs	r0, #2
 8005eac:	9000      	str	r0, [sp, #0]
 8005eae:	0023      	movs	r3, r4
 8005eb0:	3318      	adds	r3, #24
 8005eb2:	a80a      	add	r0, sp, #40	; 0x28
 8005eb4:	7802      	ldrb	r2, [r0, #0]
 8005eb6:	a809      	add	r0, sp, #36	; 0x24
 8005eb8:	7801      	ldrb	r1, [r0, #0]
 8005eba:	2002      	movs	r0, #2
 8005ebc:	4fb9      	ldr	r7, [pc, #740]	; (80061a4 <.text_51>)
 8005ebe:	683f      	ldr	r7, [r7, #0]
 8005ec0:	47b8      	blx	r7
 8005ec2:	4668      	mov	r0, sp
 8005ec4:	8880      	ldrh	r0, [r0, #4]
 8005ec6:	0a40      	lsrs	r0, r0, #9
 8005ec8:	2107      	movs	r1, #7
 8005eca:	9a04      	ldr	r2, [sp, #16]
 8005ecc:	7992      	ldrb	r2, [r2, #6]
 8005ece:	2307      	movs	r3, #7
 8005ed0:	4003      	ands	r3, r0
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d103      	bne.n	8005ede <PRL_Received+0x202>
 8005ed6:	9a06      	ldr	r2, [sp, #24]
 8005ed8:	2a00      	cmp	r2, #0
 8005eda:	d100      	bne.n	8005ede <PRL_Received+0x202>
 8005edc:	e08f      	b.n	8005ffe <PRL_Received+0x322>
 8005ede:	4001      	ands	r1, r0
 8005ee0:	9804      	ldr	r0, [sp, #16]
 8005ee2:	7181      	strb	r1, [r0, #6]
 8005ee4:	4668      	mov	r0, sp
 8005ee6:	8880      	ldrh	r0, [r0, #4]
 8005ee8:	8420      	strh	r0, [r4, #32]
 8005eea:	4668      	mov	r0, sp
 8005eec:	8940      	ldrh	r0, [r0, #10]
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	d043      	beq.n	8005f7a <PRL_Received+0x29e>
 8005ef2:	4668      	mov	r0, sp
 8005ef4:	8980      	ldrh	r0, [r0, #12]
 8005ef6:	2800      	cmp	r0, #0
 8005ef8:	d03f      	beq.n	8005f7a <PRL_Received+0x29e>
 8005efa:	4668      	mov	r0, sp
 8005efc:	88c0      	ldrh	r0, [r0, #6]
 8005efe:	83e0      	strh	r0, [r4, #30]
 8005f00:	4668      	mov	r0, sp
 8005f02:	88c0      	ldrh	r0, [r0, #6]
 8005f04:	0440      	lsls	r0, r0, #17
 8005f06:	0f01      	lsrs	r1, r0, #28
 8005f08:	201a      	movs	r0, #26
 8005f0a:	4348      	muls	r0, r1
 8005f0c:	9905      	ldr	r1, [sp, #20]
 8005f0e:	1e89      	subs	r1, r1, #2
 8005f10:	466a      	mov	r2, sp
 8005f12:	88d2      	ldrh	r2, [r2, #6]
 8005f14:	23f8      	movs	r3, #248	; 0xf8
 8005f16:	01db      	lsls	r3, r3, #7
 8005f18:	4013      	ands	r3, r2
 8005f1a:	d12f      	bne.n	8005f7c <PRL_Received+0x2a0>
 8005f1c:	466a      	mov	r2, sp
 8005f1e:	88d2      	ldrh	r2, [r2, #6]
 8005f20:	05d2      	lsls	r2, r2, #23
 8005f22:	0dd2      	lsrs	r2, r2, #23
 8005f24:	466b      	mov	r3, sp
 8005f26:	89db      	ldrh	r3, [r3, #14]
 8005f28:	2b07      	cmp	r3, #7
 8005f2a:	d30a      	bcc.n	8005f42 <PRL_Received+0x266>
 8005f2c:	2a1a      	cmp	r2, #26
 8005f2e:	d811      	bhi.n	8005f54 <PRL_Received+0x278>
 8005f30:	e007      	b.n	8005f42 <PRL_Received+0x266>
 8005f32:	0023      	movs	r3, r4
 8005f34:	3334      	adds	r3, #52	; 0x34
 8005f36:	5d5b      	ldrb	r3, [r3, r5]
 8005f38:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005f3a:	182f      	adds	r7, r5, r0
 8005f3c:	55f3      	strb	r3, [r6, r7]
 8005f3e:	1c6d      	adds	r5, r5, #1
 8005f40:	b2ad      	uxth	r5, r5
 8005f42:	428d      	cmp	r5, r1
 8005f44:	d3f5      	bcc.n	8005f32 <PRL_Received+0x256>
 8005f46:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005f48:	4291      	cmp	r1, r2
 8005f4a:	d301      	bcc.n	8005f50 <PRL_Received+0x274>
 8005f4c:	4669      	mov	r1, sp
 8005f4e:	8909      	ldrh	r1, [r1, #8]
 8005f50:	8001      	strh	r1, [r0, #0]
 8005f52:	e00c      	b.n	8005f6e <PRL_Received+0x292>
 8005f54:	2025      	movs	r0, #37	; 0x25
 8005f56:	5426      	strb	r6, [r4, r0]
 8005f58:	0020      	movs	r0, r4
 8005f5a:	3034      	adds	r0, #52	; 0x34
 8005f5c:	5d40      	ldrb	r0, [r0, r5]
 8005f5e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005f60:	5548      	strb	r0, [r1, r5]
 8005f62:	1c6d      	adds	r5, r5, #1
 8005f64:	2d1a      	cmp	r5, #26
 8005f66:	d3f7      	bcc.n	8005f58 <PRL_Received+0x27c>
 8005f68:	201a      	movs	r0, #26
 8005f6a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005f6c:	8008      	strh	r0, [r1, #0]
 8005f6e:	a80a      	add	r0, sp, #40	; 0x28
 8005f70:	7801      	ldrb	r1, [r0, #0]
 8005f72:	a809      	add	r0, sp, #36	; 0x24
 8005f74:	7800      	ldrb	r0, [r0, #0]
 8005f76:	f7fa fe77 	bl	8000c68 <PE_PRL_PostReceiveEvent>
 8005f7a:	e053      	b.n	8006024 <PRL_Received+0x348>
 8005f7c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005f7e:	8812      	ldrh	r2, [r2, #0]
 8005f80:	9b05      	ldr	r3, [sp, #20]
 8005f82:	18d3      	adds	r3, r2, r3
 8005f84:	1e9b      	subs	r3, r3, #2
 8005f86:	27ff      	movs	r7, #255	; 0xff
 8005f88:	1dbf      	adds	r7, r7, #6
 8005f8a:	321a      	adds	r2, #26
 8005f8c:	42ba      	cmp	r2, r7
 8005f8e:	d21b      	bcs.n	8005fc8 <PRL_Received+0x2ec>
 8005f90:	466a      	mov	r2, sp
 8005f92:	8912      	ldrh	r2, [r2, #8]
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d217      	bcs.n	8005fc8 <PRL_Received+0x2ec>
 8005f98:	2225      	movs	r2, #37	; 0x25
 8005f9a:	54a6      	strb	r6, [r4, r2]
 8005f9c:	e007      	b.n	8005fae <PRL_Received+0x2d2>
 8005f9e:	0022      	movs	r2, r4
 8005fa0:	3234      	adds	r2, #52	; 0x34
 8005fa2:	5d52      	ldrb	r2, [r2, r5]
 8005fa4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005fa6:	182e      	adds	r6, r5, r0
 8005fa8:	559a      	strb	r2, [r3, r6]
 8005faa:	1c6d      	adds	r5, r5, #1
 8005fac:	b2ad      	uxth	r5, r5
 8005fae:	428d      	cmp	r5, r1
 8005fb0:	d3f5      	bcc.n	8005f9e <PRL_Received+0x2c2>
 8005fb2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005fb4:	8801      	ldrh	r1, [r0, #0]
 8005fb6:	466a      	mov	r2, sp
 8005fb8:	8892      	ldrh	r2, [r2, #4]
 8005fba:	0a92      	lsrs	r2, r2, #10
 8005fbc:	231c      	movs	r3, #28
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	1e9a      	subs	r2, r3, #2
 8005fc2:	1889      	adds	r1, r1, r2
 8005fc4:	8001      	strh	r1, [r0, #0]
 8005fc6:	e02d      	b.n	8006024 <PRL_Received+0x348>
 8005fc8:	42bb      	cmp	r3, r7
 8005fca:	d215      	bcs.n	8005ff8 <PRL_Received+0x31c>
 8005fcc:	466a      	mov	r2, sp
 8005fce:	8912      	ldrh	r2, [r2, #8]
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d311      	bcc.n	8005ff8 <PRL_Received+0x31c>
 8005fd4:	2225      	movs	r2, #37	; 0x25
 8005fd6:	54a6      	strb	r6, [r4, r2]
 8005fd8:	e007      	b.n	8005fea <PRL_Received+0x30e>
 8005fda:	0022      	movs	r2, r4
 8005fdc:	3234      	adds	r2, #52	; 0x34
 8005fde:	5d52      	ldrb	r2, [r2, r5]
 8005fe0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005fe2:	182e      	adds	r6, r5, r0
 8005fe4:	559a      	strb	r2, [r3, r6]
 8005fe6:	1c6d      	adds	r5, r5, #1
 8005fe8:	b2ad      	uxth	r5, r5
 8005fea:	428d      	cmp	r5, r1
 8005fec:	d3f5      	bcc.n	8005fda <PRL_Received+0x2fe>
 8005fee:	4668      	mov	r0, sp
 8005ff0:	8900      	ldrh	r0, [r0, #8]
 8005ff2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005ff4:	8008      	strh	r0, [r1, #0]
 8005ff6:	e015      	b.n	8006024 <PRL_Received+0x348>
 8005ff8:	2025      	movs	r0, #37	; 0x25
 8005ffa:	5425      	strb	r5, [r4, r0]
 8005ffc:	e012      	b.n	8006024 <PRL_Received+0x348>
 8005ffe:	20ff      	movs	r0, #255	; 0xff
 8006000:	7260      	strb	r0, [r4, #9]
 8006002:	7425      	strb	r5, [r4, #16]
 8006004:	a809      	add	r0, sp, #36	; 0x24
 8006006:	7800      	ldrb	r0, [r0, #0]
 8006008:	f7fa fe4a 	bl	8000ca0 <PE_PRL_PostReceiveEventError>
 800600c:	72a5      	strb	r5, [r4, #10]
 800600e:	2017      	movs	r0, #23
 8006010:	9000      	str	r0, [sp, #0]
 8006012:	bf00      	nop
 8006014:	a367      	add	r3, pc, #412	; (adr r3, 80061b4 <.text_55>)
 8006016:	2200      	movs	r2, #0
 8006018:	a809      	add	r0, sp, #36	; 0x24
 800601a:	7801      	ldrb	r1, [r0, #0]
 800601c:	2006      	movs	r0, #6
 800601e:	4c61      	ldr	r4, [pc, #388]	; (80061a4 <.text_51>)
 8006020:	6824      	ldr	r4, [r4, #0]
 8006022:	47a0      	blx	r4
 8006024:	b00b      	add	sp, #44	; 0x2c
 8006026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006028:	200001f0 	.word	0x200001f0

0800602c <.text_40>:
 800602c:	0000f01f 	.word	0x0000f01f

08006030 <.text_41>:
 8006030:	0801dc18 	.word	0x0801dc18

08006034 <PRL_ResetIndicate>:
 8006034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006036:	0004      	movs	r4, r0
 8006038:	000d      	movs	r5, r1
 800603a:	2d05      	cmp	r5, #5
 800603c:	d119      	bne.n	8006072 <PRL_ResetIndicate+0x3e>
 800603e:	485a      	ldr	r0, [pc, #360]	; (80061a8 <.text_52>)
 8006040:	00a1      	lsls	r1, r4, #2
 8006042:	1840      	adds	r0, r0, r1
 8006044:	9000      	str	r0, [sp, #0]
 8006046:	6807      	ldr	r7, [r0, #0]
 8006048:	2600      	movs	r6, #0
 800604a:	2000      	movs	r0, #0
 800604c:	b2c2      	uxtb	r2, r0
 800604e:	18ba      	adds	r2, r7, r2
 8006050:	72d6      	strb	r6, [r2, #11]
 8006052:	1c40      	adds	r0, r0, #1
 8006054:	b2c1      	uxtb	r1, r0
 8006056:	2903      	cmp	r1, #3
 8006058:	d3f8      	bcc.n	800604c <PRL_ResetIndicate+0x18>
 800605a:	220f      	movs	r2, #15
 800605c:	2103      	movs	r1, #3
 800605e:	1db8      	adds	r0, r7, #6
 8006060:	f016 fa84 	bl	801c56c <__aeabi_memset>
 8006064:	9900      	ldr	r1, [sp, #0]
 8006066:	6809      	ldr	r1, [r1, #0]
 8006068:	714e      	strb	r6, [r1, #5]
 800606a:	703e      	strb	r6, [r7, #0]
 800606c:	0020      	movs	r0, r4
 800606e:	f7ff fe30 	bl	8005cd2 <PRL_DisableRX>
 8006072:	2000      	movs	r0, #0
 8006074:	9000      	str	r0, [sp, #0]
 8006076:	2300      	movs	r3, #0
 8006078:	002a      	movs	r2, r5
 800607a:	0021      	movs	r1, r4
 800607c:	2001      	movs	r0, #1
 800607e:	4e49      	ldr	r6, [pc, #292]	; (80061a4 <.text_51>)
 8006080:	6836      	ldr	r6, [r6, #0]
 8006082:	47b0      	blx	r6
 8006084:	0029      	movs	r1, r5
 8006086:	0020      	movs	r0, r4
 8006088:	f7fa fce6 	bl	8000a58 <PE_PRL_ResetReceived>
 800608c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

0800608e <PRL_ResetCompleted>:
 800608e:	2101      	movs	r1, #1
 8006090:	4a45      	ldr	r2, [pc, #276]	; (80061a8 <.text_52>)
 8006092:	0080      	lsls	r0, r0, #2
 8006094:	5810      	ldr	r0, [r2, r0]
 8006096:	70c1      	strb	r1, [r0, #3]
 8006098:	4770      	bx	lr
	...

0800609c <.text_44>:
 800609c:	0000fedf 	.word	0x0000fedf

080060a0 <.text_45>:
 80060a0:	0000feff 	.word	0x0000feff

080060a4 <.text_46>:
 80060a4:	0000f13f 	.word	0x0000f13f

080060a8 <PRL_BistCompleted>:
 80060a8:	b580      	push	{r7, lr}
 80060aa:	f7fa fd01 	bl	8000ab0 <PE_PRL_BistCompleted>
 80060ae:	bd01      	pop	{r0, pc}

080060b0 <PRL_TxCompleted>:
 80060b0:	b570      	push	{r4, r5, r6, lr}
 80060b2:	0004      	movs	r4, r0
 80060b4:	4a3c      	ldr	r2, [pc, #240]	; (80061a8 <.text_52>)
 80060b6:	00a3      	lsls	r3, r4, #2
 80060b8:	58d6      	ldr	r6, [r2, r3]
 80060ba:	2500      	movs	r5, #0
 80060bc:	7c32      	ldrb	r2, [r6, #16]
 80060be:	2a01      	cmp	r2, #1
 80060c0:	d002      	beq.n	80060c8 <PRL_TxCompleted+0x18>
 80060c2:	2a02      	cmp	r2, #2
 80060c4:	d009      	beq.n	80060da <PRL_TxCompleted+0x2a>
 80060c6:	e010      	b.n	80060ea <PRL_TxCompleted+0x3a>
 80060c8:	2900      	cmp	r1, #0
 80060ca:	d102      	bne.n	80060d2 <PRL_TxCompleted+0x22>
 80060cc:	f7fa fe1a 	bl	8000d04 <PE_PRL_PostReceiveEventComplete>
 80060d0:	e001      	b.n	80060d6 <PRL_TxCompleted+0x26>
 80060d2:	f7fa fde5 	bl	8000ca0 <PE_PRL_PostReceiveEventError>
 80060d6:	72b5      	strb	r5, [r6, #10]
 80060d8:	e007      	b.n	80060ea <PRL_TxCompleted+0x3a>
 80060da:	f009 fe5f 	bl	800fd9c <USBPD_PHY_GetRetryTimerValue>
 80060de:	0001      	movs	r1, r0
 80060e0:	0060      	lsls	r0, r4, #1
 80060e2:	1c40      	adds	r0, r0, #1
 80060e4:	b2c0      	uxtb	r0, r0
 80060e6:	f00b fa99 	bl	801161c <USBPD_TIM_Start>
 80060ea:	7435      	strb	r5, [r6, #16]
 80060ec:	bd70      	pop	{r4, r5, r6, pc}

080060ee <USBPD_PRL_PrepareExtendedTxChunkSending>:
 80060ee:	b570      	push	{r4, r5, r6, lr}
 80060f0:	4c2d      	ldr	r4, [pc, #180]	; (80061a8 <.text_52>)
 80060f2:	0080      	lsls	r0, r0, #2
 80060f4:	5820      	ldr	r0, [r4, r0]
 80060f6:	2480      	movs	r4, #128	; 0x80
 80060f8:	0224      	lsls	r4, r4, #8
 80060fa:	8b85      	ldrh	r5, [r0, #28]
 80060fc:	4e2b      	ldr	r6, [pc, #172]	; (80061ac <.text_53>)
 80060fe:	402e      	ands	r6, r5
 8006100:	02c9      	lsls	r1, r1, #11
 8006102:	4331      	orrs	r1, r6
 8006104:	25fe      	movs	r5, #254	; 0xfe
 8006106:	022d      	lsls	r5, r5, #8
 8006108:	400d      	ands	r5, r1
 800610a:	05d1      	lsls	r1, r2, #23
 800610c:	0dc9      	lsrs	r1, r1, #23
 800610e:	4329      	orrs	r1, r5
 8006110:	4321      	orrs	r1, r4
 8006112:	8381      	strh	r1, [r0, #28]
 8006114:	8a41      	ldrh	r1, [r0, #18]
 8006116:	430c      	orrs	r4, r1
 8006118:	8244      	strh	r4, [r0, #18]
 800611a:	4a25      	ldr	r2, [pc, #148]	; (80061b0 <.text_54>)
 800611c:	4022      	ands	r2, r4
 800611e:	2120      	movs	r1, #32
 8006120:	5c41      	ldrb	r1, [r0, r1]
 8006122:	06c9      	lsls	r1, r1, #27
 8006124:	0ec9      	lsrs	r1, r1, #27
 8006126:	4311      	orrs	r1, r2
 8006128:	8241      	strh	r1, [r0, #18]
 800612a:	7019      	strb	r1, [r3, #0]
 800612c:	8a41      	ldrh	r1, [r0, #18]
 800612e:	0a09      	lsrs	r1, r1, #8
 8006130:	7059      	strb	r1, [r3, #1]
 8006132:	8b81      	ldrh	r1, [r0, #28]
 8006134:	7099      	strb	r1, [r3, #2]
 8006136:	8b80      	ldrh	r0, [r0, #28]
 8006138:	0a00      	lsrs	r0, r0, #8
 800613a:	70d8      	strb	r0, [r3, #3]
 800613c:	bd70      	pop	{r4, r5, r6, pc}

0800613e <USBPD_PRL_PrepareChunkRequest>:
 800613e:	b510      	push	{r4, lr}
 8006140:	4a19      	ldr	r2, [pc, #100]	; (80061a8 <.text_52>)
 8006142:	0080      	lsls	r0, r0, #2
 8006144:	5810      	ldr	r0, [r2, r0]
 8006146:	8b83      	ldrh	r3, [r0, #28]
 8006148:	2284      	movs	r2, #132	; 0x84
 800614a:	0212      	lsls	r2, r2, #8
 800614c:	431a      	orrs	r2, r3
 800614e:	8382      	strh	r2, [r0, #28]
 8006150:	2386      	movs	r3, #134	; 0x86
 8006152:	021b      	lsls	r3, r3, #8
 8006154:	4013      	ands	r3, r2
 8006156:	8bc2      	ldrh	r2, [r0, #30]
 8006158:	0ad2      	lsrs	r2, r2, #11
 800615a:	1c52      	adds	r2, r2, #1
 800615c:	02d2      	lsls	r2, r2, #11
 800615e:	24f0      	movs	r4, #240	; 0xf0
 8006160:	01e4      	lsls	r4, r4, #7
 8006162:	4014      	ands	r4, r2
 8006164:	431c      	orrs	r4, r3
 8006166:	8384      	strh	r4, [r0, #28]
 8006168:	8a43      	ldrh	r3, [r0, #18]
 800616a:	2280      	movs	r2, #128	; 0x80
 800616c:	0212      	lsls	r2, r2, #8
 800616e:	431a      	orrs	r2, r3
 8006170:	0003      	movs	r3, r0
 8006172:	3312      	adds	r3, #18
 8006174:	801a      	strh	r2, [r3, #0]
 8006176:	4c0e      	ldr	r4, [pc, #56]	; (80061b0 <.text_54>)
 8006178:	4014      	ands	r4, r2
 800617a:	2220      	movs	r2, #32
 800617c:	5c82      	ldrb	r2, [r0, r2]
 800617e:	06d2      	lsls	r2, r2, #27
 8006180:	0ed2      	lsrs	r2, r2, #27
 8006182:	4322      	orrs	r2, r4
 8006184:	801a      	strh	r2, [r3, #0]
 8006186:	2200      	movs	r2, #0
 8006188:	7142      	strb	r2, [r0, #5]
 800618a:	8a43      	ldrh	r3, [r0, #18]
 800618c:	700b      	strb	r3, [r1, #0]
 800618e:	8a43      	ldrh	r3, [r0, #18]
 8006190:	0a1b      	lsrs	r3, r3, #8
 8006192:	704b      	strb	r3, [r1, #1]
 8006194:	8b83      	ldrh	r3, [r0, #28]
 8006196:	708b      	strb	r3, [r1, #2]
 8006198:	8b80      	ldrh	r0, [r0, #28]
 800619a:	0a00      	lsrs	r0, r0, #8
 800619c:	70c8      	strb	r0, [r1, #3]
 800619e:	710a      	strb	r2, [r1, #4]
 80061a0:	714a      	strb	r2, [r1, #5]
 80061a2:	bd10      	pop	{r4, pc}

080061a4 <.text_51>:
 80061a4:	20000000 	.word	0x20000000

080061a8 <.text_52>:
 80061a8:	200001f0 	.word	0x200001f0

080061ac <.text_53>:
 80061ac:	000083ff 	.word	0x000083ff

080061b0 <.text_54>:
 80061b0:	0000ffe0 	.word	0x0000ffe0

080061b4 <.text_55>:
 80061b4:	5f4c5250 	.word	0x5f4c5250
 80061b8:	4e455645 	.word	0x4e455645
 80061bc:	58525f54 	.word	0x58525f54
 80061c0:	5349445f 	.word	0x5349445f
 80061c4:	44524143 	.word	0x44524143
 80061c8:	00004445 	.word	0x00004445

080061cc <strlen>:
 80061cc:	2300      	movs	r3, #0
 80061ce:	5cc2      	ldrb	r2, [r0, r3]
 80061d0:	3301      	adds	r3, #1
 80061d2:	2a00      	cmp	r2, #0
 80061d4:	d1fb      	bne.n	80061ce <strlen+0x2>
 80061d6:	1e58      	subs	r0, r3, #1
 80061d8:	4770      	bx	lr
	...

080061dc <__gnu_thumb1_case_shi>:
 80061dc:	b403      	push	{r0, r1}
 80061de:	4671      	mov	r1, lr
 80061e0:	0849      	lsrs	r1, r1, #1
 80061e2:	0040      	lsls	r0, r0, #1
 80061e4:	0049      	lsls	r1, r1, #1
 80061e6:	5e09      	ldrsh	r1, [r1, r0]
 80061e8:	0049      	lsls	r1, r1, #1
 80061ea:	448e      	add	lr, r1
 80061ec:	bc03      	pop	{r0, r1}
 80061ee:	4770      	bx	lr

080061f0 <__udivsi3>:
 80061f0:	2200      	movs	r2, #0
 80061f2:	0843      	lsrs	r3, r0, #1
 80061f4:	428b      	cmp	r3, r1
 80061f6:	d374      	bcc.n	80062e2 <__udivsi3+0xf2>
 80061f8:	0903      	lsrs	r3, r0, #4
 80061fa:	428b      	cmp	r3, r1
 80061fc:	d35f      	bcc.n	80062be <__udivsi3+0xce>
 80061fe:	0a03      	lsrs	r3, r0, #8
 8006200:	428b      	cmp	r3, r1
 8006202:	d344      	bcc.n	800628e <__udivsi3+0x9e>
 8006204:	0b03      	lsrs	r3, r0, #12
 8006206:	428b      	cmp	r3, r1
 8006208:	d328      	bcc.n	800625c <__udivsi3+0x6c>
 800620a:	0c03      	lsrs	r3, r0, #16
 800620c:	428b      	cmp	r3, r1
 800620e:	d30d      	bcc.n	800622c <__udivsi3+0x3c>
 8006210:	22ff      	movs	r2, #255	; 0xff
 8006212:	0209      	lsls	r1, r1, #8
 8006214:	ba12      	rev	r2, r2
 8006216:	0c03      	lsrs	r3, r0, #16
 8006218:	428b      	cmp	r3, r1
 800621a:	d302      	bcc.n	8006222 <__udivsi3+0x32>
 800621c:	1212      	asrs	r2, r2, #8
 800621e:	0209      	lsls	r1, r1, #8
 8006220:	d065      	beq.n	80062ee <__udivsi3+0xfe>
 8006222:	0b03      	lsrs	r3, r0, #12
 8006224:	428b      	cmp	r3, r1
 8006226:	d319      	bcc.n	800625c <__udivsi3+0x6c>
 8006228:	e000      	b.n	800622c <__udivsi3+0x3c>
 800622a:	0a09      	lsrs	r1, r1, #8
 800622c:	0bc3      	lsrs	r3, r0, #15
 800622e:	428b      	cmp	r3, r1
 8006230:	d301      	bcc.n	8006236 <__udivsi3+0x46>
 8006232:	03cb      	lsls	r3, r1, #15
 8006234:	1ac0      	subs	r0, r0, r3
 8006236:	4152      	adcs	r2, r2
 8006238:	0b83      	lsrs	r3, r0, #14
 800623a:	428b      	cmp	r3, r1
 800623c:	d301      	bcc.n	8006242 <__udivsi3+0x52>
 800623e:	038b      	lsls	r3, r1, #14
 8006240:	1ac0      	subs	r0, r0, r3
 8006242:	4152      	adcs	r2, r2
 8006244:	0b43      	lsrs	r3, r0, #13
 8006246:	428b      	cmp	r3, r1
 8006248:	d301      	bcc.n	800624e <__udivsi3+0x5e>
 800624a:	034b      	lsls	r3, r1, #13
 800624c:	1ac0      	subs	r0, r0, r3
 800624e:	4152      	adcs	r2, r2
 8006250:	0b03      	lsrs	r3, r0, #12
 8006252:	428b      	cmp	r3, r1
 8006254:	d301      	bcc.n	800625a <__udivsi3+0x6a>
 8006256:	030b      	lsls	r3, r1, #12
 8006258:	1ac0      	subs	r0, r0, r3
 800625a:	4152      	adcs	r2, r2
 800625c:	0ac3      	lsrs	r3, r0, #11
 800625e:	428b      	cmp	r3, r1
 8006260:	d301      	bcc.n	8006266 <__udivsi3+0x76>
 8006262:	02cb      	lsls	r3, r1, #11
 8006264:	1ac0      	subs	r0, r0, r3
 8006266:	4152      	adcs	r2, r2
 8006268:	0a83      	lsrs	r3, r0, #10
 800626a:	428b      	cmp	r3, r1
 800626c:	d301      	bcc.n	8006272 <__udivsi3+0x82>
 800626e:	028b      	lsls	r3, r1, #10
 8006270:	1ac0      	subs	r0, r0, r3
 8006272:	4152      	adcs	r2, r2
 8006274:	0a43      	lsrs	r3, r0, #9
 8006276:	428b      	cmp	r3, r1
 8006278:	d301      	bcc.n	800627e <__udivsi3+0x8e>
 800627a:	024b      	lsls	r3, r1, #9
 800627c:	1ac0      	subs	r0, r0, r3
 800627e:	4152      	adcs	r2, r2
 8006280:	0a03      	lsrs	r3, r0, #8
 8006282:	428b      	cmp	r3, r1
 8006284:	d301      	bcc.n	800628a <__udivsi3+0x9a>
 8006286:	020b      	lsls	r3, r1, #8
 8006288:	1ac0      	subs	r0, r0, r3
 800628a:	4152      	adcs	r2, r2
 800628c:	d2cd      	bcs.n	800622a <__udivsi3+0x3a>
 800628e:	09c3      	lsrs	r3, r0, #7
 8006290:	428b      	cmp	r3, r1
 8006292:	d301      	bcc.n	8006298 <__udivsi3+0xa8>
 8006294:	01cb      	lsls	r3, r1, #7
 8006296:	1ac0      	subs	r0, r0, r3
 8006298:	4152      	adcs	r2, r2
 800629a:	0983      	lsrs	r3, r0, #6
 800629c:	428b      	cmp	r3, r1
 800629e:	d301      	bcc.n	80062a4 <__udivsi3+0xb4>
 80062a0:	018b      	lsls	r3, r1, #6
 80062a2:	1ac0      	subs	r0, r0, r3
 80062a4:	4152      	adcs	r2, r2
 80062a6:	0943      	lsrs	r3, r0, #5
 80062a8:	428b      	cmp	r3, r1
 80062aa:	d301      	bcc.n	80062b0 <__udivsi3+0xc0>
 80062ac:	014b      	lsls	r3, r1, #5
 80062ae:	1ac0      	subs	r0, r0, r3
 80062b0:	4152      	adcs	r2, r2
 80062b2:	0903      	lsrs	r3, r0, #4
 80062b4:	428b      	cmp	r3, r1
 80062b6:	d301      	bcc.n	80062bc <__udivsi3+0xcc>
 80062b8:	010b      	lsls	r3, r1, #4
 80062ba:	1ac0      	subs	r0, r0, r3
 80062bc:	4152      	adcs	r2, r2
 80062be:	08c3      	lsrs	r3, r0, #3
 80062c0:	428b      	cmp	r3, r1
 80062c2:	d301      	bcc.n	80062c8 <__udivsi3+0xd8>
 80062c4:	00cb      	lsls	r3, r1, #3
 80062c6:	1ac0      	subs	r0, r0, r3
 80062c8:	4152      	adcs	r2, r2
 80062ca:	0883      	lsrs	r3, r0, #2
 80062cc:	428b      	cmp	r3, r1
 80062ce:	d301      	bcc.n	80062d4 <__udivsi3+0xe4>
 80062d0:	008b      	lsls	r3, r1, #2
 80062d2:	1ac0      	subs	r0, r0, r3
 80062d4:	4152      	adcs	r2, r2
 80062d6:	0843      	lsrs	r3, r0, #1
 80062d8:	428b      	cmp	r3, r1
 80062da:	d301      	bcc.n	80062e0 <__udivsi3+0xf0>
 80062dc:	004b      	lsls	r3, r1, #1
 80062de:	1ac0      	subs	r0, r0, r3
 80062e0:	4152      	adcs	r2, r2
 80062e2:	1a41      	subs	r1, r0, r1
 80062e4:	d200      	bcs.n	80062e8 <__udivsi3+0xf8>
 80062e6:	4601      	mov	r1, r0
 80062e8:	4152      	adcs	r2, r2
 80062ea:	4610      	mov	r0, r2
 80062ec:	4770      	bx	lr
 80062ee:	e7ff      	b.n	80062f0 <__udivsi3+0x100>
 80062f0:	b501      	push	{r0, lr}
 80062f2:	2000      	movs	r0, #0
 80062f4:	f000 f8f0 	bl	80064d8 <__aeabi_idiv0>
 80062f8:	bd02      	pop	{r1, pc}
 80062fa:	46c0      	nop			; (mov r8, r8)

080062fc <__aeabi_uidivmod>:
 80062fc:	2900      	cmp	r1, #0
 80062fe:	d0f7      	beq.n	80062f0 <__udivsi3+0x100>
 8006300:	e776      	b.n	80061f0 <__udivsi3>
 8006302:	4770      	bx	lr

08006304 <__divsi3>:
 8006304:	4603      	mov	r3, r0
 8006306:	430b      	orrs	r3, r1
 8006308:	d47f      	bmi.n	800640a <__divsi3+0x106>
 800630a:	2200      	movs	r2, #0
 800630c:	0843      	lsrs	r3, r0, #1
 800630e:	428b      	cmp	r3, r1
 8006310:	d374      	bcc.n	80063fc <__divsi3+0xf8>
 8006312:	0903      	lsrs	r3, r0, #4
 8006314:	428b      	cmp	r3, r1
 8006316:	d35f      	bcc.n	80063d8 <__divsi3+0xd4>
 8006318:	0a03      	lsrs	r3, r0, #8
 800631a:	428b      	cmp	r3, r1
 800631c:	d344      	bcc.n	80063a8 <__divsi3+0xa4>
 800631e:	0b03      	lsrs	r3, r0, #12
 8006320:	428b      	cmp	r3, r1
 8006322:	d328      	bcc.n	8006376 <__divsi3+0x72>
 8006324:	0c03      	lsrs	r3, r0, #16
 8006326:	428b      	cmp	r3, r1
 8006328:	d30d      	bcc.n	8006346 <__divsi3+0x42>
 800632a:	22ff      	movs	r2, #255	; 0xff
 800632c:	0209      	lsls	r1, r1, #8
 800632e:	ba12      	rev	r2, r2
 8006330:	0c03      	lsrs	r3, r0, #16
 8006332:	428b      	cmp	r3, r1
 8006334:	d302      	bcc.n	800633c <__divsi3+0x38>
 8006336:	1212      	asrs	r2, r2, #8
 8006338:	0209      	lsls	r1, r1, #8
 800633a:	d065      	beq.n	8006408 <__divsi3+0x104>
 800633c:	0b03      	lsrs	r3, r0, #12
 800633e:	428b      	cmp	r3, r1
 8006340:	d319      	bcc.n	8006376 <__divsi3+0x72>
 8006342:	e000      	b.n	8006346 <__divsi3+0x42>
 8006344:	0a09      	lsrs	r1, r1, #8
 8006346:	0bc3      	lsrs	r3, r0, #15
 8006348:	428b      	cmp	r3, r1
 800634a:	d301      	bcc.n	8006350 <__divsi3+0x4c>
 800634c:	03cb      	lsls	r3, r1, #15
 800634e:	1ac0      	subs	r0, r0, r3
 8006350:	4152      	adcs	r2, r2
 8006352:	0b83      	lsrs	r3, r0, #14
 8006354:	428b      	cmp	r3, r1
 8006356:	d301      	bcc.n	800635c <__divsi3+0x58>
 8006358:	038b      	lsls	r3, r1, #14
 800635a:	1ac0      	subs	r0, r0, r3
 800635c:	4152      	adcs	r2, r2
 800635e:	0b43      	lsrs	r3, r0, #13
 8006360:	428b      	cmp	r3, r1
 8006362:	d301      	bcc.n	8006368 <__divsi3+0x64>
 8006364:	034b      	lsls	r3, r1, #13
 8006366:	1ac0      	subs	r0, r0, r3
 8006368:	4152      	adcs	r2, r2
 800636a:	0b03      	lsrs	r3, r0, #12
 800636c:	428b      	cmp	r3, r1
 800636e:	d301      	bcc.n	8006374 <__divsi3+0x70>
 8006370:	030b      	lsls	r3, r1, #12
 8006372:	1ac0      	subs	r0, r0, r3
 8006374:	4152      	adcs	r2, r2
 8006376:	0ac3      	lsrs	r3, r0, #11
 8006378:	428b      	cmp	r3, r1
 800637a:	d301      	bcc.n	8006380 <__divsi3+0x7c>
 800637c:	02cb      	lsls	r3, r1, #11
 800637e:	1ac0      	subs	r0, r0, r3
 8006380:	4152      	adcs	r2, r2
 8006382:	0a83      	lsrs	r3, r0, #10
 8006384:	428b      	cmp	r3, r1
 8006386:	d301      	bcc.n	800638c <__divsi3+0x88>
 8006388:	028b      	lsls	r3, r1, #10
 800638a:	1ac0      	subs	r0, r0, r3
 800638c:	4152      	adcs	r2, r2
 800638e:	0a43      	lsrs	r3, r0, #9
 8006390:	428b      	cmp	r3, r1
 8006392:	d301      	bcc.n	8006398 <__divsi3+0x94>
 8006394:	024b      	lsls	r3, r1, #9
 8006396:	1ac0      	subs	r0, r0, r3
 8006398:	4152      	adcs	r2, r2
 800639a:	0a03      	lsrs	r3, r0, #8
 800639c:	428b      	cmp	r3, r1
 800639e:	d301      	bcc.n	80063a4 <__divsi3+0xa0>
 80063a0:	020b      	lsls	r3, r1, #8
 80063a2:	1ac0      	subs	r0, r0, r3
 80063a4:	4152      	adcs	r2, r2
 80063a6:	d2cd      	bcs.n	8006344 <__divsi3+0x40>
 80063a8:	09c3      	lsrs	r3, r0, #7
 80063aa:	428b      	cmp	r3, r1
 80063ac:	d301      	bcc.n	80063b2 <__divsi3+0xae>
 80063ae:	01cb      	lsls	r3, r1, #7
 80063b0:	1ac0      	subs	r0, r0, r3
 80063b2:	4152      	adcs	r2, r2
 80063b4:	0983      	lsrs	r3, r0, #6
 80063b6:	428b      	cmp	r3, r1
 80063b8:	d301      	bcc.n	80063be <__divsi3+0xba>
 80063ba:	018b      	lsls	r3, r1, #6
 80063bc:	1ac0      	subs	r0, r0, r3
 80063be:	4152      	adcs	r2, r2
 80063c0:	0943      	lsrs	r3, r0, #5
 80063c2:	428b      	cmp	r3, r1
 80063c4:	d301      	bcc.n	80063ca <__divsi3+0xc6>
 80063c6:	014b      	lsls	r3, r1, #5
 80063c8:	1ac0      	subs	r0, r0, r3
 80063ca:	4152      	adcs	r2, r2
 80063cc:	0903      	lsrs	r3, r0, #4
 80063ce:	428b      	cmp	r3, r1
 80063d0:	d301      	bcc.n	80063d6 <__divsi3+0xd2>
 80063d2:	010b      	lsls	r3, r1, #4
 80063d4:	1ac0      	subs	r0, r0, r3
 80063d6:	4152      	adcs	r2, r2
 80063d8:	08c3      	lsrs	r3, r0, #3
 80063da:	428b      	cmp	r3, r1
 80063dc:	d301      	bcc.n	80063e2 <__divsi3+0xde>
 80063de:	00cb      	lsls	r3, r1, #3
 80063e0:	1ac0      	subs	r0, r0, r3
 80063e2:	4152      	adcs	r2, r2
 80063e4:	0883      	lsrs	r3, r0, #2
 80063e6:	428b      	cmp	r3, r1
 80063e8:	d301      	bcc.n	80063ee <__divsi3+0xea>
 80063ea:	008b      	lsls	r3, r1, #2
 80063ec:	1ac0      	subs	r0, r0, r3
 80063ee:	4152      	adcs	r2, r2
 80063f0:	0843      	lsrs	r3, r0, #1
 80063f2:	428b      	cmp	r3, r1
 80063f4:	d301      	bcc.n	80063fa <__divsi3+0xf6>
 80063f6:	004b      	lsls	r3, r1, #1
 80063f8:	1ac0      	subs	r0, r0, r3
 80063fa:	4152      	adcs	r2, r2
 80063fc:	1a41      	subs	r1, r0, r1
 80063fe:	d200      	bcs.n	8006402 <__divsi3+0xfe>
 8006400:	4601      	mov	r1, r0
 8006402:	4152      	adcs	r2, r2
 8006404:	4610      	mov	r0, r2
 8006406:	4770      	bx	lr
 8006408:	e05d      	b.n	80064c6 <__divsi3+0x1c2>
 800640a:	0fca      	lsrs	r2, r1, #31
 800640c:	d000      	beq.n	8006410 <__divsi3+0x10c>
 800640e:	4249      	negs	r1, r1
 8006410:	1003      	asrs	r3, r0, #32
 8006412:	d300      	bcc.n	8006416 <__divsi3+0x112>
 8006414:	4240      	negs	r0, r0
 8006416:	4053      	eors	r3, r2
 8006418:	2200      	movs	r2, #0
 800641a:	469c      	mov	ip, r3
 800641c:	0903      	lsrs	r3, r0, #4
 800641e:	428b      	cmp	r3, r1
 8006420:	d32d      	bcc.n	800647e <__divsi3+0x17a>
 8006422:	0a03      	lsrs	r3, r0, #8
 8006424:	428b      	cmp	r3, r1
 8006426:	d312      	bcc.n	800644e <__divsi3+0x14a>
 8006428:	22fc      	movs	r2, #252	; 0xfc
 800642a:	0189      	lsls	r1, r1, #6
 800642c:	ba12      	rev	r2, r2
 800642e:	0a03      	lsrs	r3, r0, #8
 8006430:	428b      	cmp	r3, r1
 8006432:	d30c      	bcc.n	800644e <__divsi3+0x14a>
 8006434:	0189      	lsls	r1, r1, #6
 8006436:	1192      	asrs	r2, r2, #6
 8006438:	428b      	cmp	r3, r1
 800643a:	d308      	bcc.n	800644e <__divsi3+0x14a>
 800643c:	0189      	lsls	r1, r1, #6
 800643e:	1192      	asrs	r2, r2, #6
 8006440:	428b      	cmp	r3, r1
 8006442:	d304      	bcc.n	800644e <__divsi3+0x14a>
 8006444:	0189      	lsls	r1, r1, #6
 8006446:	d03a      	beq.n	80064be <__divsi3+0x1ba>
 8006448:	1192      	asrs	r2, r2, #6
 800644a:	e000      	b.n	800644e <__divsi3+0x14a>
 800644c:	0989      	lsrs	r1, r1, #6
 800644e:	09c3      	lsrs	r3, r0, #7
 8006450:	428b      	cmp	r3, r1
 8006452:	d301      	bcc.n	8006458 <__divsi3+0x154>
 8006454:	01cb      	lsls	r3, r1, #7
 8006456:	1ac0      	subs	r0, r0, r3
 8006458:	4152      	adcs	r2, r2
 800645a:	0983      	lsrs	r3, r0, #6
 800645c:	428b      	cmp	r3, r1
 800645e:	d301      	bcc.n	8006464 <__divsi3+0x160>
 8006460:	018b      	lsls	r3, r1, #6
 8006462:	1ac0      	subs	r0, r0, r3
 8006464:	4152      	adcs	r2, r2
 8006466:	0943      	lsrs	r3, r0, #5
 8006468:	428b      	cmp	r3, r1
 800646a:	d301      	bcc.n	8006470 <__divsi3+0x16c>
 800646c:	014b      	lsls	r3, r1, #5
 800646e:	1ac0      	subs	r0, r0, r3
 8006470:	4152      	adcs	r2, r2
 8006472:	0903      	lsrs	r3, r0, #4
 8006474:	428b      	cmp	r3, r1
 8006476:	d301      	bcc.n	800647c <__divsi3+0x178>
 8006478:	010b      	lsls	r3, r1, #4
 800647a:	1ac0      	subs	r0, r0, r3
 800647c:	4152      	adcs	r2, r2
 800647e:	08c3      	lsrs	r3, r0, #3
 8006480:	428b      	cmp	r3, r1
 8006482:	d301      	bcc.n	8006488 <__divsi3+0x184>
 8006484:	00cb      	lsls	r3, r1, #3
 8006486:	1ac0      	subs	r0, r0, r3
 8006488:	4152      	adcs	r2, r2
 800648a:	0883      	lsrs	r3, r0, #2
 800648c:	428b      	cmp	r3, r1
 800648e:	d301      	bcc.n	8006494 <__divsi3+0x190>
 8006490:	008b      	lsls	r3, r1, #2
 8006492:	1ac0      	subs	r0, r0, r3
 8006494:	4152      	adcs	r2, r2
 8006496:	d2d9      	bcs.n	800644c <__divsi3+0x148>
 8006498:	0843      	lsrs	r3, r0, #1
 800649a:	428b      	cmp	r3, r1
 800649c:	d301      	bcc.n	80064a2 <__divsi3+0x19e>
 800649e:	004b      	lsls	r3, r1, #1
 80064a0:	1ac0      	subs	r0, r0, r3
 80064a2:	4152      	adcs	r2, r2
 80064a4:	1a41      	subs	r1, r0, r1
 80064a6:	d200      	bcs.n	80064aa <__divsi3+0x1a6>
 80064a8:	4601      	mov	r1, r0
 80064aa:	4663      	mov	r3, ip
 80064ac:	4152      	adcs	r2, r2
 80064ae:	105b      	asrs	r3, r3, #1
 80064b0:	4610      	mov	r0, r2
 80064b2:	d301      	bcc.n	80064b8 <__divsi3+0x1b4>
 80064b4:	4240      	negs	r0, r0
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d500      	bpl.n	80064bc <__divsi3+0x1b8>
 80064ba:	4249      	negs	r1, r1
 80064bc:	4770      	bx	lr
 80064be:	4663      	mov	r3, ip
 80064c0:	105b      	asrs	r3, r3, #1
 80064c2:	d300      	bcc.n	80064c6 <__divsi3+0x1c2>
 80064c4:	4240      	negs	r0, r0
 80064c6:	b501      	push	{r0, lr}
 80064c8:	2000      	movs	r0, #0
 80064ca:	f000 f805 	bl	80064d8 <__aeabi_idiv0>
 80064ce:	bd02      	pop	{r1, pc}

080064d0 <__aeabi_idivmod>:
 80064d0:	2900      	cmp	r1, #0
 80064d2:	d0f8      	beq.n	80064c6 <__divsi3+0x1c2>
 80064d4:	e716      	b.n	8006304 <__divsi3>
 80064d6:	4770      	bx	lr

080064d8 <__aeabi_idiv0>:
 80064d8:	4770      	bx	lr
 80064da:	46c0      	nop			; (mov r8, r8)

080064dc <__aeabi_uldivmod>:
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d111      	bne.n	8006504 <__aeabi_uldivmod+0x28>
 80064e0:	2a00      	cmp	r2, #0
 80064e2:	d10f      	bne.n	8006504 <__aeabi_uldivmod+0x28>
 80064e4:	2900      	cmp	r1, #0
 80064e6:	d100      	bne.n	80064ea <__aeabi_uldivmod+0xe>
 80064e8:	2800      	cmp	r0, #0
 80064ea:	d002      	beq.n	80064f2 <__aeabi_uldivmod+0x16>
 80064ec:	2100      	movs	r1, #0
 80064ee:	43c9      	mvns	r1, r1
 80064f0:	0008      	movs	r0, r1
 80064f2:	b407      	push	{r0, r1, r2}
 80064f4:	4802      	ldr	r0, [pc, #8]	; (8006500 <__aeabi_uldivmod+0x24>)
 80064f6:	a102      	add	r1, pc, #8	; (adr r1, 8006500 <__aeabi_uldivmod+0x24>)
 80064f8:	1840      	adds	r0, r0, r1
 80064fa:	9002      	str	r0, [sp, #8]
 80064fc:	bd03      	pop	{r0, r1, pc}
 80064fe:	46c0      	nop			; (mov r8, r8)
 8006500:	ffffffd9 	.word	0xffffffd9
 8006504:	b403      	push	{r0, r1}
 8006506:	4668      	mov	r0, sp
 8006508:	b501      	push	{r0, lr}
 800650a:	9802      	ldr	r0, [sp, #8]
 800650c:	f000 f824 	bl	8006558 <__udivmoddi4>
 8006510:	9b01      	ldr	r3, [sp, #4]
 8006512:	469e      	mov	lr, r3
 8006514:	b002      	add	sp, #8
 8006516:	bc0c      	pop	{r2, r3}
 8006518:	4770      	bx	lr
 800651a:	46c0      	nop			; (mov r8, r8)

0800651c <__aeabi_d2uiz>:
 800651c:	b570      	push	{r4, r5, r6, lr}
 800651e:	2200      	movs	r2, #0
 8006520:	4b0c      	ldr	r3, [pc, #48]	; (8006554 <__aeabi_d2uiz+0x38>)
 8006522:	0004      	movs	r4, r0
 8006524:	000d      	movs	r5, r1
 8006526:	f000 ffe3 	bl	80074f0 <__aeabi_dcmpge>
 800652a:	2800      	cmp	r0, #0
 800652c:	d104      	bne.n	8006538 <__aeabi_d2uiz+0x1c>
 800652e:	0020      	movs	r0, r4
 8006530:	0029      	movs	r1, r5
 8006532:	f000 ff4d 	bl	80073d0 <__aeabi_d2iz>
 8006536:	bd70      	pop	{r4, r5, r6, pc}
 8006538:	4b06      	ldr	r3, [pc, #24]	; (8006554 <__aeabi_d2uiz+0x38>)
 800653a:	2200      	movs	r2, #0
 800653c:	0020      	movs	r0, r4
 800653e:	0029      	movs	r1, r5
 8006540:	f000 fbc4 	bl	8006ccc <__aeabi_dsub>
 8006544:	f000 ff44 	bl	80073d0 <__aeabi_d2iz>
 8006548:	2380      	movs	r3, #128	; 0x80
 800654a:	061b      	lsls	r3, r3, #24
 800654c:	469c      	mov	ip, r3
 800654e:	4460      	add	r0, ip
 8006550:	e7f1      	b.n	8006536 <__aeabi_d2uiz+0x1a>
 8006552:	46c0      	nop			; (mov r8, r8)
 8006554:	41e00000 	.word	0x41e00000

08006558 <__udivmoddi4>:
 8006558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800655a:	4657      	mov	r7, sl
 800655c:	464e      	mov	r6, r9
 800655e:	4645      	mov	r5, r8
 8006560:	46de      	mov	lr, fp
 8006562:	b5e0      	push	{r5, r6, r7, lr}
 8006564:	0004      	movs	r4, r0
 8006566:	000d      	movs	r5, r1
 8006568:	4692      	mov	sl, r2
 800656a:	4699      	mov	r9, r3
 800656c:	b083      	sub	sp, #12
 800656e:	428b      	cmp	r3, r1
 8006570:	d830      	bhi.n	80065d4 <__udivmoddi4+0x7c>
 8006572:	d02d      	beq.n	80065d0 <__udivmoddi4+0x78>
 8006574:	4649      	mov	r1, r9
 8006576:	4650      	mov	r0, sl
 8006578:	f000 ffe2 	bl	8007540 <__clzdi2>
 800657c:	0029      	movs	r1, r5
 800657e:	0006      	movs	r6, r0
 8006580:	0020      	movs	r0, r4
 8006582:	f000 ffdd 	bl	8007540 <__clzdi2>
 8006586:	1a33      	subs	r3, r6, r0
 8006588:	4698      	mov	r8, r3
 800658a:	3b20      	subs	r3, #32
 800658c:	d434      	bmi.n	80065f8 <__udivmoddi4+0xa0>
 800658e:	469b      	mov	fp, r3
 8006590:	4653      	mov	r3, sl
 8006592:	465a      	mov	r2, fp
 8006594:	4093      	lsls	r3, r2
 8006596:	4642      	mov	r2, r8
 8006598:	001f      	movs	r7, r3
 800659a:	4653      	mov	r3, sl
 800659c:	4093      	lsls	r3, r2
 800659e:	001e      	movs	r6, r3
 80065a0:	42af      	cmp	r7, r5
 80065a2:	d83b      	bhi.n	800661c <__udivmoddi4+0xc4>
 80065a4:	42af      	cmp	r7, r5
 80065a6:	d100      	bne.n	80065aa <__udivmoddi4+0x52>
 80065a8:	e079      	b.n	800669e <__udivmoddi4+0x146>
 80065aa:	465b      	mov	r3, fp
 80065ac:	1ba4      	subs	r4, r4, r6
 80065ae:	41bd      	sbcs	r5, r7
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	da00      	bge.n	80065b6 <__udivmoddi4+0x5e>
 80065b4:	e076      	b.n	80066a4 <__udivmoddi4+0x14c>
 80065b6:	2200      	movs	r2, #0
 80065b8:	2300      	movs	r3, #0
 80065ba:	9200      	str	r2, [sp, #0]
 80065bc:	9301      	str	r3, [sp, #4]
 80065be:	2301      	movs	r3, #1
 80065c0:	465a      	mov	r2, fp
 80065c2:	4093      	lsls	r3, r2
 80065c4:	9301      	str	r3, [sp, #4]
 80065c6:	2301      	movs	r3, #1
 80065c8:	4642      	mov	r2, r8
 80065ca:	4093      	lsls	r3, r2
 80065cc:	9300      	str	r3, [sp, #0]
 80065ce:	e029      	b.n	8006624 <__udivmoddi4+0xcc>
 80065d0:	4282      	cmp	r2, r0
 80065d2:	d9cf      	bls.n	8006574 <__udivmoddi4+0x1c>
 80065d4:	2200      	movs	r2, #0
 80065d6:	2300      	movs	r3, #0
 80065d8:	9200      	str	r2, [sp, #0]
 80065da:	9301      	str	r3, [sp, #4]
 80065dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d001      	beq.n	80065e6 <__udivmoddi4+0x8e>
 80065e2:	601c      	str	r4, [r3, #0]
 80065e4:	605d      	str	r5, [r3, #4]
 80065e6:	9800      	ldr	r0, [sp, #0]
 80065e8:	9901      	ldr	r1, [sp, #4]
 80065ea:	b003      	add	sp, #12
 80065ec:	bcf0      	pop	{r4, r5, r6, r7}
 80065ee:	46bb      	mov	fp, r7
 80065f0:	46b2      	mov	sl, r6
 80065f2:	46a9      	mov	r9, r5
 80065f4:	46a0      	mov	r8, r4
 80065f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065f8:	4642      	mov	r2, r8
 80065fa:	469b      	mov	fp, r3
 80065fc:	2320      	movs	r3, #32
 80065fe:	1a9b      	subs	r3, r3, r2
 8006600:	4652      	mov	r2, sl
 8006602:	40da      	lsrs	r2, r3
 8006604:	4641      	mov	r1, r8
 8006606:	0013      	movs	r3, r2
 8006608:	464a      	mov	r2, r9
 800660a:	408a      	lsls	r2, r1
 800660c:	0017      	movs	r7, r2
 800660e:	4642      	mov	r2, r8
 8006610:	431f      	orrs	r7, r3
 8006612:	4653      	mov	r3, sl
 8006614:	4093      	lsls	r3, r2
 8006616:	001e      	movs	r6, r3
 8006618:	42af      	cmp	r7, r5
 800661a:	d9c3      	bls.n	80065a4 <__udivmoddi4+0x4c>
 800661c:	2200      	movs	r2, #0
 800661e:	2300      	movs	r3, #0
 8006620:	9200      	str	r2, [sp, #0]
 8006622:	9301      	str	r3, [sp, #4]
 8006624:	4643      	mov	r3, r8
 8006626:	2b00      	cmp	r3, #0
 8006628:	d0d8      	beq.n	80065dc <__udivmoddi4+0x84>
 800662a:	07fb      	lsls	r3, r7, #31
 800662c:	0872      	lsrs	r2, r6, #1
 800662e:	431a      	orrs	r2, r3
 8006630:	4646      	mov	r6, r8
 8006632:	087b      	lsrs	r3, r7, #1
 8006634:	e00e      	b.n	8006654 <__udivmoddi4+0xfc>
 8006636:	42ab      	cmp	r3, r5
 8006638:	d101      	bne.n	800663e <__udivmoddi4+0xe6>
 800663a:	42a2      	cmp	r2, r4
 800663c:	d80c      	bhi.n	8006658 <__udivmoddi4+0x100>
 800663e:	1aa4      	subs	r4, r4, r2
 8006640:	419d      	sbcs	r5, r3
 8006642:	2001      	movs	r0, #1
 8006644:	1924      	adds	r4, r4, r4
 8006646:	416d      	adcs	r5, r5
 8006648:	2100      	movs	r1, #0
 800664a:	3e01      	subs	r6, #1
 800664c:	1824      	adds	r4, r4, r0
 800664e:	414d      	adcs	r5, r1
 8006650:	2e00      	cmp	r6, #0
 8006652:	d006      	beq.n	8006662 <__udivmoddi4+0x10a>
 8006654:	42ab      	cmp	r3, r5
 8006656:	d9ee      	bls.n	8006636 <__udivmoddi4+0xde>
 8006658:	3e01      	subs	r6, #1
 800665a:	1924      	adds	r4, r4, r4
 800665c:	416d      	adcs	r5, r5
 800665e:	2e00      	cmp	r6, #0
 8006660:	d1f8      	bne.n	8006654 <__udivmoddi4+0xfc>
 8006662:	9800      	ldr	r0, [sp, #0]
 8006664:	9901      	ldr	r1, [sp, #4]
 8006666:	465b      	mov	r3, fp
 8006668:	1900      	adds	r0, r0, r4
 800666a:	4169      	adcs	r1, r5
 800666c:	2b00      	cmp	r3, #0
 800666e:	db24      	blt.n	80066ba <__udivmoddi4+0x162>
 8006670:	002b      	movs	r3, r5
 8006672:	465a      	mov	r2, fp
 8006674:	4644      	mov	r4, r8
 8006676:	40d3      	lsrs	r3, r2
 8006678:	002a      	movs	r2, r5
 800667a:	40e2      	lsrs	r2, r4
 800667c:	001c      	movs	r4, r3
 800667e:	465b      	mov	r3, fp
 8006680:	0015      	movs	r5, r2
 8006682:	2b00      	cmp	r3, #0
 8006684:	db2a      	blt.n	80066dc <__udivmoddi4+0x184>
 8006686:	0026      	movs	r6, r4
 8006688:	409e      	lsls	r6, r3
 800668a:	0033      	movs	r3, r6
 800668c:	0026      	movs	r6, r4
 800668e:	4647      	mov	r7, r8
 8006690:	40be      	lsls	r6, r7
 8006692:	0032      	movs	r2, r6
 8006694:	1a80      	subs	r0, r0, r2
 8006696:	4199      	sbcs	r1, r3
 8006698:	9000      	str	r0, [sp, #0]
 800669a:	9101      	str	r1, [sp, #4]
 800669c:	e79e      	b.n	80065dc <__udivmoddi4+0x84>
 800669e:	42a3      	cmp	r3, r4
 80066a0:	d8bc      	bhi.n	800661c <__udivmoddi4+0xc4>
 80066a2:	e782      	b.n	80065aa <__udivmoddi4+0x52>
 80066a4:	4642      	mov	r2, r8
 80066a6:	2320      	movs	r3, #32
 80066a8:	2100      	movs	r1, #0
 80066aa:	1a9b      	subs	r3, r3, r2
 80066ac:	2200      	movs	r2, #0
 80066ae:	9100      	str	r1, [sp, #0]
 80066b0:	9201      	str	r2, [sp, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	40da      	lsrs	r2, r3
 80066b6:	9201      	str	r2, [sp, #4]
 80066b8:	e785      	b.n	80065c6 <__udivmoddi4+0x6e>
 80066ba:	4642      	mov	r2, r8
 80066bc:	2320      	movs	r3, #32
 80066be:	1a9b      	subs	r3, r3, r2
 80066c0:	002a      	movs	r2, r5
 80066c2:	4646      	mov	r6, r8
 80066c4:	409a      	lsls	r2, r3
 80066c6:	0023      	movs	r3, r4
 80066c8:	40f3      	lsrs	r3, r6
 80066ca:	4644      	mov	r4, r8
 80066cc:	4313      	orrs	r3, r2
 80066ce:	002a      	movs	r2, r5
 80066d0:	40e2      	lsrs	r2, r4
 80066d2:	001c      	movs	r4, r3
 80066d4:	465b      	mov	r3, fp
 80066d6:	0015      	movs	r5, r2
 80066d8:	2b00      	cmp	r3, #0
 80066da:	dad4      	bge.n	8006686 <__udivmoddi4+0x12e>
 80066dc:	4642      	mov	r2, r8
 80066de:	002f      	movs	r7, r5
 80066e0:	2320      	movs	r3, #32
 80066e2:	0026      	movs	r6, r4
 80066e4:	4097      	lsls	r7, r2
 80066e6:	1a9b      	subs	r3, r3, r2
 80066e8:	40de      	lsrs	r6, r3
 80066ea:	003b      	movs	r3, r7
 80066ec:	4333      	orrs	r3, r6
 80066ee:	e7cd      	b.n	800668c <__udivmoddi4+0x134>

080066f0 <__aeabi_ddiv>:
 80066f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066f2:	4657      	mov	r7, sl
 80066f4:	464e      	mov	r6, r9
 80066f6:	4645      	mov	r5, r8
 80066f8:	46de      	mov	lr, fp
 80066fa:	b5e0      	push	{r5, r6, r7, lr}
 80066fc:	030c      	lsls	r4, r1, #12
 80066fe:	001f      	movs	r7, r3
 8006700:	004b      	lsls	r3, r1, #1
 8006702:	4681      	mov	r9, r0
 8006704:	4692      	mov	sl, r2
 8006706:	0005      	movs	r5, r0
 8006708:	b085      	sub	sp, #20
 800670a:	0b24      	lsrs	r4, r4, #12
 800670c:	0d5b      	lsrs	r3, r3, #21
 800670e:	0fce      	lsrs	r6, r1, #31
 8006710:	2b00      	cmp	r3, #0
 8006712:	d100      	bne.n	8006716 <__aeabi_ddiv+0x26>
 8006714:	e152      	b.n	80069bc <__aeabi_ddiv+0x2cc>
 8006716:	4ad2      	ldr	r2, [pc, #840]	; (8006a60 <__aeabi_ddiv+0x370>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d100      	bne.n	800671e <__aeabi_ddiv+0x2e>
 800671c:	e16e      	b.n	80069fc <__aeabi_ddiv+0x30c>
 800671e:	0f42      	lsrs	r2, r0, #29
 8006720:	00e4      	lsls	r4, r4, #3
 8006722:	4314      	orrs	r4, r2
 8006724:	2280      	movs	r2, #128	; 0x80
 8006726:	0412      	lsls	r2, r2, #16
 8006728:	4322      	orrs	r2, r4
 800672a:	4690      	mov	r8, r2
 800672c:	4acd      	ldr	r2, [pc, #820]	; (8006a64 <__aeabi_ddiv+0x374>)
 800672e:	00c5      	lsls	r5, r0, #3
 8006730:	4693      	mov	fp, r2
 8006732:	449b      	add	fp, r3
 8006734:	2300      	movs	r3, #0
 8006736:	4699      	mov	r9, r3
 8006738:	9300      	str	r3, [sp, #0]
 800673a:	033c      	lsls	r4, r7, #12
 800673c:	007b      	lsls	r3, r7, #1
 800673e:	4650      	mov	r0, sl
 8006740:	0b24      	lsrs	r4, r4, #12
 8006742:	0d5b      	lsrs	r3, r3, #21
 8006744:	0fff      	lsrs	r7, r7, #31
 8006746:	2b00      	cmp	r3, #0
 8006748:	d100      	bne.n	800674c <__aeabi_ddiv+0x5c>
 800674a:	e11a      	b.n	8006982 <__aeabi_ddiv+0x292>
 800674c:	4ac4      	ldr	r2, [pc, #784]	; (8006a60 <__aeabi_ddiv+0x370>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d100      	bne.n	8006754 <__aeabi_ddiv+0x64>
 8006752:	e15e      	b.n	8006a12 <__aeabi_ddiv+0x322>
 8006754:	0f42      	lsrs	r2, r0, #29
 8006756:	00e4      	lsls	r4, r4, #3
 8006758:	4322      	orrs	r2, r4
 800675a:	2480      	movs	r4, #128	; 0x80
 800675c:	0424      	lsls	r4, r4, #16
 800675e:	4314      	orrs	r4, r2
 8006760:	4ac0      	ldr	r2, [pc, #768]	; (8006a64 <__aeabi_ddiv+0x374>)
 8006762:	00c1      	lsls	r1, r0, #3
 8006764:	4694      	mov	ip, r2
 8006766:	465a      	mov	r2, fp
 8006768:	4463      	add	r3, ip
 800676a:	1ad3      	subs	r3, r2, r3
 800676c:	469b      	mov	fp, r3
 800676e:	2000      	movs	r0, #0
 8006770:	0033      	movs	r3, r6
 8006772:	407b      	eors	r3, r7
 8006774:	469a      	mov	sl, r3
 8006776:	464b      	mov	r3, r9
 8006778:	2b0f      	cmp	r3, #15
 800677a:	d827      	bhi.n	80067cc <__aeabi_ddiv+0xdc>
 800677c:	4aba      	ldr	r2, [pc, #744]	; (8006a68 <__aeabi_ddiv+0x378>)
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	58d3      	ldr	r3, [r2, r3]
 8006782:	469f      	mov	pc, r3
 8006784:	46b2      	mov	sl, r6
 8006786:	9b00      	ldr	r3, [sp, #0]
 8006788:	2b02      	cmp	r3, #2
 800678a:	d016      	beq.n	80067ba <__aeabi_ddiv+0xca>
 800678c:	2b03      	cmp	r3, #3
 800678e:	d100      	bne.n	8006792 <__aeabi_ddiv+0xa2>
 8006790:	e287      	b.n	8006ca2 <__aeabi_ddiv+0x5b2>
 8006792:	2b01      	cmp	r3, #1
 8006794:	d000      	beq.n	8006798 <__aeabi_ddiv+0xa8>
 8006796:	e0d5      	b.n	8006944 <__aeabi_ddiv+0x254>
 8006798:	2300      	movs	r3, #0
 800679a:	2200      	movs	r2, #0
 800679c:	2500      	movs	r5, #0
 800679e:	051b      	lsls	r3, r3, #20
 80067a0:	4313      	orrs	r3, r2
 80067a2:	4652      	mov	r2, sl
 80067a4:	07d2      	lsls	r2, r2, #31
 80067a6:	4313      	orrs	r3, r2
 80067a8:	0028      	movs	r0, r5
 80067aa:	0019      	movs	r1, r3
 80067ac:	b005      	add	sp, #20
 80067ae:	bcf0      	pop	{r4, r5, r6, r7}
 80067b0:	46bb      	mov	fp, r7
 80067b2:	46b2      	mov	sl, r6
 80067b4:	46a9      	mov	r9, r5
 80067b6:	46a0      	mov	r8, r4
 80067b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067ba:	2200      	movs	r2, #0
 80067bc:	2500      	movs	r5, #0
 80067be:	4ba8      	ldr	r3, [pc, #672]	; (8006a60 <__aeabi_ddiv+0x370>)
 80067c0:	e7ed      	b.n	800679e <__aeabi_ddiv+0xae>
 80067c2:	46ba      	mov	sl, r7
 80067c4:	46a0      	mov	r8, r4
 80067c6:	000d      	movs	r5, r1
 80067c8:	9000      	str	r0, [sp, #0]
 80067ca:	e7dc      	b.n	8006786 <__aeabi_ddiv+0x96>
 80067cc:	4544      	cmp	r4, r8
 80067ce:	d200      	bcs.n	80067d2 <__aeabi_ddiv+0xe2>
 80067d0:	e1c4      	b.n	8006b5c <__aeabi_ddiv+0x46c>
 80067d2:	d100      	bne.n	80067d6 <__aeabi_ddiv+0xe6>
 80067d4:	e1bf      	b.n	8006b56 <__aeabi_ddiv+0x466>
 80067d6:	2301      	movs	r3, #1
 80067d8:	425b      	negs	r3, r3
 80067da:	469c      	mov	ip, r3
 80067dc:	002e      	movs	r6, r5
 80067de:	4640      	mov	r0, r8
 80067e0:	2500      	movs	r5, #0
 80067e2:	44e3      	add	fp, ip
 80067e4:	0223      	lsls	r3, r4, #8
 80067e6:	0e0c      	lsrs	r4, r1, #24
 80067e8:	431c      	orrs	r4, r3
 80067ea:	0c1b      	lsrs	r3, r3, #16
 80067ec:	4699      	mov	r9, r3
 80067ee:	0423      	lsls	r3, r4, #16
 80067f0:	020a      	lsls	r2, r1, #8
 80067f2:	0c1f      	lsrs	r7, r3, #16
 80067f4:	4649      	mov	r1, r9
 80067f6:	9200      	str	r2, [sp, #0]
 80067f8:	9701      	str	r7, [sp, #4]
 80067fa:	f7ff fd7f 	bl	80062fc <__aeabi_uidivmod>
 80067fe:	0002      	movs	r2, r0
 8006800:	437a      	muls	r2, r7
 8006802:	040b      	lsls	r3, r1, #16
 8006804:	0c31      	lsrs	r1, r6, #16
 8006806:	4680      	mov	r8, r0
 8006808:	4319      	orrs	r1, r3
 800680a:	428a      	cmp	r2, r1
 800680c:	d907      	bls.n	800681e <__aeabi_ddiv+0x12e>
 800680e:	2301      	movs	r3, #1
 8006810:	425b      	negs	r3, r3
 8006812:	469c      	mov	ip, r3
 8006814:	1909      	adds	r1, r1, r4
 8006816:	44e0      	add	r8, ip
 8006818:	428c      	cmp	r4, r1
 800681a:	d800      	bhi.n	800681e <__aeabi_ddiv+0x12e>
 800681c:	e201      	b.n	8006c22 <__aeabi_ddiv+0x532>
 800681e:	1a88      	subs	r0, r1, r2
 8006820:	4649      	mov	r1, r9
 8006822:	f7ff fd6b 	bl	80062fc <__aeabi_uidivmod>
 8006826:	9a01      	ldr	r2, [sp, #4]
 8006828:	0436      	lsls	r6, r6, #16
 800682a:	4342      	muls	r2, r0
 800682c:	0409      	lsls	r1, r1, #16
 800682e:	0c36      	lsrs	r6, r6, #16
 8006830:	0003      	movs	r3, r0
 8006832:	430e      	orrs	r6, r1
 8006834:	42b2      	cmp	r2, r6
 8006836:	d904      	bls.n	8006842 <__aeabi_ddiv+0x152>
 8006838:	1936      	adds	r6, r6, r4
 800683a:	3b01      	subs	r3, #1
 800683c:	42b4      	cmp	r4, r6
 800683e:	d800      	bhi.n	8006842 <__aeabi_ddiv+0x152>
 8006840:	e1e9      	b.n	8006c16 <__aeabi_ddiv+0x526>
 8006842:	1ab0      	subs	r0, r6, r2
 8006844:	4642      	mov	r2, r8
 8006846:	9e00      	ldr	r6, [sp, #0]
 8006848:	0412      	lsls	r2, r2, #16
 800684a:	431a      	orrs	r2, r3
 800684c:	0c33      	lsrs	r3, r6, #16
 800684e:	001f      	movs	r7, r3
 8006850:	0c11      	lsrs	r1, r2, #16
 8006852:	4690      	mov	r8, r2
 8006854:	9302      	str	r3, [sp, #8]
 8006856:	0413      	lsls	r3, r2, #16
 8006858:	0432      	lsls	r2, r6, #16
 800685a:	0c16      	lsrs	r6, r2, #16
 800685c:	0032      	movs	r2, r6
 800685e:	0c1b      	lsrs	r3, r3, #16
 8006860:	435a      	muls	r2, r3
 8006862:	9603      	str	r6, [sp, #12]
 8006864:	437b      	muls	r3, r7
 8006866:	434e      	muls	r6, r1
 8006868:	4379      	muls	r1, r7
 800686a:	0c17      	lsrs	r7, r2, #16
 800686c:	46bc      	mov	ip, r7
 800686e:	199b      	adds	r3, r3, r6
 8006870:	4463      	add	r3, ip
 8006872:	429e      	cmp	r6, r3
 8006874:	d903      	bls.n	800687e <__aeabi_ddiv+0x18e>
 8006876:	2680      	movs	r6, #128	; 0x80
 8006878:	0276      	lsls	r6, r6, #9
 800687a:	46b4      	mov	ip, r6
 800687c:	4461      	add	r1, ip
 800687e:	0c1e      	lsrs	r6, r3, #16
 8006880:	1871      	adds	r1, r6, r1
 8006882:	0416      	lsls	r6, r2, #16
 8006884:	041b      	lsls	r3, r3, #16
 8006886:	0c36      	lsrs	r6, r6, #16
 8006888:	199e      	adds	r6, r3, r6
 800688a:	4288      	cmp	r0, r1
 800688c:	d302      	bcc.n	8006894 <__aeabi_ddiv+0x1a4>
 800688e:	d112      	bne.n	80068b6 <__aeabi_ddiv+0x1c6>
 8006890:	42b5      	cmp	r5, r6
 8006892:	d210      	bcs.n	80068b6 <__aeabi_ddiv+0x1c6>
 8006894:	4643      	mov	r3, r8
 8006896:	1e5a      	subs	r2, r3, #1
 8006898:	9b00      	ldr	r3, [sp, #0]
 800689a:	469c      	mov	ip, r3
 800689c:	4465      	add	r5, ip
 800689e:	001f      	movs	r7, r3
 80068a0:	429d      	cmp	r5, r3
 80068a2:	419b      	sbcs	r3, r3
 80068a4:	425b      	negs	r3, r3
 80068a6:	191b      	adds	r3, r3, r4
 80068a8:	18c0      	adds	r0, r0, r3
 80068aa:	4284      	cmp	r4, r0
 80068ac:	d200      	bcs.n	80068b0 <__aeabi_ddiv+0x1c0>
 80068ae:	e19e      	b.n	8006bee <__aeabi_ddiv+0x4fe>
 80068b0:	d100      	bne.n	80068b4 <__aeabi_ddiv+0x1c4>
 80068b2:	e199      	b.n	8006be8 <__aeabi_ddiv+0x4f8>
 80068b4:	4690      	mov	r8, r2
 80068b6:	1bae      	subs	r6, r5, r6
 80068b8:	42b5      	cmp	r5, r6
 80068ba:	41ad      	sbcs	r5, r5
 80068bc:	1a40      	subs	r0, r0, r1
 80068be:	426d      	negs	r5, r5
 80068c0:	1b40      	subs	r0, r0, r5
 80068c2:	4284      	cmp	r4, r0
 80068c4:	d100      	bne.n	80068c8 <__aeabi_ddiv+0x1d8>
 80068c6:	e1d2      	b.n	8006c6e <__aeabi_ddiv+0x57e>
 80068c8:	4649      	mov	r1, r9
 80068ca:	f7ff fd17 	bl	80062fc <__aeabi_uidivmod>
 80068ce:	9a01      	ldr	r2, [sp, #4]
 80068d0:	040b      	lsls	r3, r1, #16
 80068d2:	4342      	muls	r2, r0
 80068d4:	0c31      	lsrs	r1, r6, #16
 80068d6:	0005      	movs	r5, r0
 80068d8:	4319      	orrs	r1, r3
 80068da:	428a      	cmp	r2, r1
 80068dc:	d900      	bls.n	80068e0 <__aeabi_ddiv+0x1f0>
 80068de:	e16c      	b.n	8006bba <__aeabi_ddiv+0x4ca>
 80068e0:	1a88      	subs	r0, r1, r2
 80068e2:	4649      	mov	r1, r9
 80068e4:	f7ff fd0a 	bl	80062fc <__aeabi_uidivmod>
 80068e8:	9a01      	ldr	r2, [sp, #4]
 80068ea:	0436      	lsls	r6, r6, #16
 80068ec:	4342      	muls	r2, r0
 80068ee:	0409      	lsls	r1, r1, #16
 80068f0:	0c36      	lsrs	r6, r6, #16
 80068f2:	0003      	movs	r3, r0
 80068f4:	430e      	orrs	r6, r1
 80068f6:	42b2      	cmp	r2, r6
 80068f8:	d900      	bls.n	80068fc <__aeabi_ddiv+0x20c>
 80068fa:	e153      	b.n	8006ba4 <__aeabi_ddiv+0x4b4>
 80068fc:	9803      	ldr	r0, [sp, #12]
 80068fe:	1ab6      	subs	r6, r6, r2
 8006900:	0002      	movs	r2, r0
 8006902:	042d      	lsls	r5, r5, #16
 8006904:	431d      	orrs	r5, r3
 8006906:	9f02      	ldr	r7, [sp, #8]
 8006908:	042b      	lsls	r3, r5, #16
 800690a:	0c1b      	lsrs	r3, r3, #16
 800690c:	435a      	muls	r2, r3
 800690e:	437b      	muls	r3, r7
 8006910:	469c      	mov	ip, r3
 8006912:	0c29      	lsrs	r1, r5, #16
 8006914:	4348      	muls	r0, r1
 8006916:	0c13      	lsrs	r3, r2, #16
 8006918:	4484      	add	ip, r0
 800691a:	4463      	add	r3, ip
 800691c:	4379      	muls	r1, r7
 800691e:	4298      	cmp	r0, r3
 8006920:	d903      	bls.n	800692a <__aeabi_ddiv+0x23a>
 8006922:	2080      	movs	r0, #128	; 0x80
 8006924:	0240      	lsls	r0, r0, #9
 8006926:	4684      	mov	ip, r0
 8006928:	4461      	add	r1, ip
 800692a:	0c18      	lsrs	r0, r3, #16
 800692c:	0412      	lsls	r2, r2, #16
 800692e:	041b      	lsls	r3, r3, #16
 8006930:	0c12      	lsrs	r2, r2, #16
 8006932:	1840      	adds	r0, r0, r1
 8006934:	189b      	adds	r3, r3, r2
 8006936:	4286      	cmp	r6, r0
 8006938:	d200      	bcs.n	800693c <__aeabi_ddiv+0x24c>
 800693a:	e100      	b.n	8006b3e <__aeabi_ddiv+0x44e>
 800693c:	d100      	bne.n	8006940 <__aeabi_ddiv+0x250>
 800693e:	e0fb      	b.n	8006b38 <__aeabi_ddiv+0x448>
 8006940:	2301      	movs	r3, #1
 8006942:	431d      	orrs	r5, r3
 8006944:	4b49      	ldr	r3, [pc, #292]	; (8006a6c <__aeabi_ddiv+0x37c>)
 8006946:	445b      	add	r3, fp
 8006948:	2b00      	cmp	r3, #0
 800694a:	dc00      	bgt.n	800694e <__aeabi_ddiv+0x25e>
 800694c:	e0aa      	b.n	8006aa4 <__aeabi_ddiv+0x3b4>
 800694e:	076a      	lsls	r2, r5, #29
 8006950:	d000      	beq.n	8006954 <__aeabi_ddiv+0x264>
 8006952:	e13d      	b.n	8006bd0 <__aeabi_ddiv+0x4e0>
 8006954:	08e9      	lsrs	r1, r5, #3
 8006956:	4642      	mov	r2, r8
 8006958:	01d2      	lsls	r2, r2, #7
 800695a:	d506      	bpl.n	800696a <__aeabi_ddiv+0x27a>
 800695c:	4642      	mov	r2, r8
 800695e:	4b44      	ldr	r3, [pc, #272]	; (8006a70 <__aeabi_ddiv+0x380>)
 8006960:	401a      	ands	r2, r3
 8006962:	2380      	movs	r3, #128	; 0x80
 8006964:	4690      	mov	r8, r2
 8006966:	00db      	lsls	r3, r3, #3
 8006968:	445b      	add	r3, fp
 800696a:	4a42      	ldr	r2, [pc, #264]	; (8006a74 <__aeabi_ddiv+0x384>)
 800696c:	4293      	cmp	r3, r2
 800696e:	dd00      	ble.n	8006972 <__aeabi_ddiv+0x282>
 8006970:	e723      	b.n	80067ba <__aeabi_ddiv+0xca>
 8006972:	4642      	mov	r2, r8
 8006974:	055b      	lsls	r3, r3, #21
 8006976:	0755      	lsls	r5, r2, #29
 8006978:	0252      	lsls	r2, r2, #9
 800697a:	430d      	orrs	r5, r1
 800697c:	0b12      	lsrs	r2, r2, #12
 800697e:	0d5b      	lsrs	r3, r3, #21
 8006980:	e70d      	b.n	800679e <__aeabi_ddiv+0xae>
 8006982:	4651      	mov	r1, sl
 8006984:	4321      	orrs	r1, r4
 8006986:	d100      	bne.n	800698a <__aeabi_ddiv+0x29a>
 8006988:	e07c      	b.n	8006a84 <__aeabi_ddiv+0x394>
 800698a:	2c00      	cmp	r4, #0
 800698c:	d100      	bne.n	8006990 <__aeabi_ddiv+0x2a0>
 800698e:	e0fb      	b.n	8006b88 <__aeabi_ddiv+0x498>
 8006990:	0020      	movs	r0, r4
 8006992:	f000 fdb7 	bl	8007504 <__clzsi2>
 8006996:	0002      	movs	r2, r0
 8006998:	3a0b      	subs	r2, #11
 800699a:	231d      	movs	r3, #29
 800699c:	1a9b      	subs	r3, r3, r2
 800699e:	4652      	mov	r2, sl
 80069a0:	0001      	movs	r1, r0
 80069a2:	40da      	lsrs	r2, r3
 80069a4:	4653      	mov	r3, sl
 80069a6:	3908      	subs	r1, #8
 80069a8:	408b      	lsls	r3, r1
 80069aa:	408c      	lsls	r4, r1
 80069ac:	0019      	movs	r1, r3
 80069ae:	4314      	orrs	r4, r2
 80069b0:	4b31      	ldr	r3, [pc, #196]	; (8006a78 <__aeabi_ddiv+0x388>)
 80069b2:	4458      	add	r0, fp
 80069b4:	469b      	mov	fp, r3
 80069b6:	4483      	add	fp, r0
 80069b8:	2000      	movs	r0, #0
 80069ba:	e6d9      	b.n	8006770 <__aeabi_ddiv+0x80>
 80069bc:	0003      	movs	r3, r0
 80069be:	4323      	orrs	r3, r4
 80069c0:	4698      	mov	r8, r3
 80069c2:	d044      	beq.n	8006a4e <__aeabi_ddiv+0x35e>
 80069c4:	2c00      	cmp	r4, #0
 80069c6:	d100      	bne.n	80069ca <__aeabi_ddiv+0x2da>
 80069c8:	e0cf      	b.n	8006b6a <__aeabi_ddiv+0x47a>
 80069ca:	0020      	movs	r0, r4
 80069cc:	f000 fd9a 	bl	8007504 <__clzsi2>
 80069d0:	0001      	movs	r1, r0
 80069d2:	0002      	movs	r2, r0
 80069d4:	390b      	subs	r1, #11
 80069d6:	231d      	movs	r3, #29
 80069d8:	1a5b      	subs	r3, r3, r1
 80069da:	4649      	mov	r1, r9
 80069dc:	0010      	movs	r0, r2
 80069de:	40d9      	lsrs	r1, r3
 80069e0:	3808      	subs	r0, #8
 80069e2:	4084      	lsls	r4, r0
 80069e4:	000b      	movs	r3, r1
 80069e6:	464d      	mov	r5, r9
 80069e8:	4323      	orrs	r3, r4
 80069ea:	4698      	mov	r8, r3
 80069ec:	4085      	lsls	r5, r0
 80069ee:	4b23      	ldr	r3, [pc, #140]	; (8006a7c <__aeabi_ddiv+0x38c>)
 80069f0:	1a9b      	subs	r3, r3, r2
 80069f2:	469b      	mov	fp, r3
 80069f4:	2300      	movs	r3, #0
 80069f6:	4699      	mov	r9, r3
 80069f8:	9300      	str	r3, [sp, #0]
 80069fa:	e69e      	b.n	800673a <__aeabi_ddiv+0x4a>
 80069fc:	0002      	movs	r2, r0
 80069fe:	4322      	orrs	r2, r4
 8006a00:	4690      	mov	r8, r2
 8006a02:	d11d      	bne.n	8006a40 <__aeabi_ddiv+0x350>
 8006a04:	2208      	movs	r2, #8
 8006a06:	469b      	mov	fp, r3
 8006a08:	2302      	movs	r3, #2
 8006a0a:	2500      	movs	r5, #0
 8006a0c:	4691      	mov	r9, r2
 8006a0e:	9300      	str	r3, [sp, #0]
 8006a10:	e693      	b.n	800673a <__aeabi_ddiv+0x4a>
 8006a12:	4651      	mov	r1, sl
 8006a14:	4321      	orrs	r1, r4
 8006a16:	d109      	bne.n	8006a2c <__aeabi_ddiv+0x33c>
 8006a18:	2302      	movs	r3, #2
 8006a1a:	464a      	mov	r2, r9
 8006a1c:	431a      	orrs	r2, r3
 8006a1e:	4b18      	ldr	r3, [pc, #96]	; (8006a80 <__aeabi_ddiv+0x390>)
 8006a20:	4691      	mov	r9, r2
 8006a22:	469c      	mov	ip, r3
 8006a24:	2400      	movs	r4, #0
 8006a26:	2002      	movs	r0, #2
 8006a28:	44e3      	add	fp, ip
 8006a2a:	e6a1      	b.n	8006770 <__aeabi_ddiv+0x80>
 8006a2c:	2303      	movs	r3, #3
 8006a2e:	464a      	mov	r2, r9
 8006a30:	431a      	orrs	r2, r3
 8006a32:	4b13      	ldr	r3, [pc, #76]	; (8006a80 <__aeabi_ddiv+0x390>)
 8006a34:	4691      	mov	r9, r2
 8006a36:	469c      	mov	ip, r3
 8006a38:	4651      	mov	r1, sl
 8006a3a:	2003      	movs	r0, #3
 8006a3c:	44e3      	add	fp, ip
 8006a3e:	e697      	b.n	8006770 <__aeabi_ddiv+0x80>
 8006a40:	220c      	movs	r2, #12
 8006a42:	469b      	mov	fp, r3
 8006a44:	2303      	movs	r3, #3
 8006a46:	46a0      	mov	r8, r4
 8006a48:	4691      	mov	r9, r2
 8006a4a:	9300      	str	r3, [sp, #0]
 8006a4c:	e675      	b.n	800673a <__aeabi_ddiv+0x4a>
 8006a4e:	2304      	movs	r3, #4
 8006a50:	4699      	mov	r9, r3
 8006a52:	2300      	movs	r3, #0
 8006a54:	469b      	mov	fp, r3
 8006a56:	3301      	adds	r3, #1
 8006a58:	2500      	movs	r5, #0
 8006a5a:	9300      	str	r3, [sp, #0]
 8006a5c:	e66d      	b.n	800673a <__aeabi_ddiv+0x4a>
 8006a5e:	46c0      	nop			; (mov r8, r8)
 8006a60:	000007ff 	.word	0x000007ff
 8006a64:	fffffc01 	.word	0xfffffc01
 8006a68:	0801dc1c 	.word	0x0801dc1c
 8006a6c:	000003ff 	.word	0x000003ff
 8006a70:	feffffff 	.word	0xfeffffff
 8006a74:	000007fe 	.word	0x000007fe
 8006a78:	000003f3 	.word	0x000003f3
 8006a7c:	fffffc0d 	.word	0xfffffc0d
 8006a80:	fffff801 	.word	0xfffff801
 8006a84:	464a      	mov	r2, r9
 8006a86:	2301      	movs	r3, #1
 8006a88:	431a      	orrs	r2, r3
 8006a8a:	4691      	mov	r9, r2
 8006a8c:	2400      	movs	r4, #0
 8006a8e:	2001      	movs	r0, #1
 8006a90:	e66e      	b.n	8006770 <__aeabi_ddiv+0x80>
 8006a92:	2300      	movs	r3, #0
 8006a94:	2280      	movs	r2, #128	; 0x80
 8006a96:	469a      	mov	sl, r3
 8006a98:	2500      	movs	r5, #0
 8006a9a:	4b88      	ldr	r3, [pc, #544]	; (8006cbc <__aeabi_ddiv+0x5cc>)
 8006a9c:	0312      	lsls	r2, r2, #12
 8006a9e:	e67e      	b.n	800679e <__aeabi_ddiv+0xae>
 8006aa0:	2501      	movs	r5, #1
 8006aa2:	426d      	negs	r5, r5
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	1ad2      	subs	r2, r2, r3
 8006aa8:	2a38      	cmp	r2, #56	; 0x38
 8006aaa:	dd00      	ble.n	8006aae <__aeabi_ddiv+0x3be>
 8006aac:	e674      	b.n	8006798 <__aeabi_ddiv+0xa8>
 8006aae:	2a1f      	cmp	r2, #31
 8006ab0:	dc00      	bgt.n	8006ab4 <__aeabi_ddiv+0x3c4>
 8006ab2:	e0bd      	b.n	8006c30 <__aeabi_ddiv+0x540>
 8006ab4:	211f      	movs	r1, #31
 8006ab6:	4249      	negs	r1, r1
 8006ab8:	1acb      	subs	r3, r1, r3
 8006aba:	4641      	mov	r1, r8
 8006abc:	40d9      	lsrs	r1, r3
 8006abe:	000b      	movs	r3, r1
 8006ac0:	2a20      	cmp	r2, #32
 8006ac2:	d004      	beq.n	8006ace <__aeabi_ddiv+0x3de>
 8006ac4:	4641      	mov	r1, r8
 8006ac6:	4a7e      	ldr	r2, [pc, #504]	; (8006cc0 <__aeabi_ddiv+0x5d0>)
 8006ac8:	445a      	add	r2, fp
 8006aca:	4091      	lsls	r1, r2
 8006acc:	430d      	orrs	r5, r1
 8006ace:	0029      	movs	r1, r5
 8006ad0:	1e4a      	subs	r2, r1, #1
 8006ad2:	4191      	sbcs	r1, r2
 8006ad4:	4319      	orrs	r1, r3
 8006ad6:	2307      	movs	r3, #7
 8006ad8:	001d      	movs	r5, r3
 8006ada:	2200      	movs	r2, #0
 8006adc:	400d      	ands	r5, r1
 8006ade:	420b      	tst	r3, r1
 8006ae0:	d100      	bne.n	8006ae4 <__aeabi_ddiv+0x3f4>
 8006ae2:	e0d0      	b.n	8006c86 <__aeabi_ddiv+0x596>
 8006ae4:	220f      	movs	r2, #15
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	400a      	ands	r2, r1
 8006aea:	2a04      	cmp	r2, #4
 8006aec:	d100      	bne.n	8006af0 <__aeabi_ddiv+0x400>
 8006aee:	e0c7      	b.n	8006c80 <__aeabi_ddiv+0x590>
 8006af0:	1d0a      	adds	r2, r1, #4
 8006af2:	428a      	cmp	r2, r1
 8006af4:	4189      	sbcs	r1, r1
 8006af6:	4249      	negs	r1, r1
 8006af8:	185b      	adds	r3, r3, r1
 8006afa:	0011      	movs	r1, r2
 8006afc:	021a      	lsls	r2, r3, #8
 8006afe:	d400      	bmi.n	8006b02 <__aeabi_ddiv+0x412>
 8006b00:	e0be      	b.n	8006c80 <__aeabi_ddiv+0x590>
 8006b02:	2301      	movs	r3, #1
 8006b04:	2200      	movs	r2, #0
 8006b06:	2500      	movs	r5, #0
 8006b08:	e649      	b.n	800679e <__aeabi_ddiv+0xae>
 8006b0a:	2280      	movs	r2, #128	; 0x80
 8006b0c:	4643      	mov	r3, r8
 8006b0e:	0312      	lsls	r2, r2, #12
 8006b10:	4213      	tst	r3, r2
 8006b12:	d008      	beq.n	8006b26 <__aeabi_ddiv+0x436>
 8006b14:	4214      	tst	r4, r2
 8006b16:	d106      	bne.n	8006b26 <__aeabi_ddiv+0x436>
 8006b18:	4322      	orrs	r2, r4
 8006b1a:	0312      	lsls	r2, r2, #12
 8006b1c:	46ba      	mov	sl, r7
 8006b1e:	000d      	movs	r5, r1
 8006b20:	4b66      	ldr	r3, [pc, #408]	; (8006cbc <__aeabi_ddiv+0x5cc>)
 8006b22:	0b12      	lsrs	r2, r2, #12
 8006b24:	e63b      	b.n	800679e <__aeabi_ddiv+0xae>
 8006b26:	2280      	movs	r2, #128	; 0x80
 8006b28:	4643      	mov	r3, r8
 8006b2a:	0312      	lsls	r2, r2, #12
 8006b2c:	431a      	orrs	r2, r3
 8006b2e:	0312      	lsls	r2, r2, #12
 8006b30:	46b2      	mov	sl, r6
 8006b32:	4b62      	ldr	r3, [pc, #392]	; (8006cbc <__aeabi_ddiv+0x5cc>)
 8006b34:	0b12      	lsrs	r2, r2, #12
 8006b36:	e632      	b.n	800679e <__aeabi_ddiv+0xae>
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d100      	bne.n	8006b3e <__aeabi_ddiv+0x44e>
 8006b3c:	e702      	b.n	8006944 <__aeabi_ddiv+0x254>
 8006b3e:	19a6      	adds	r6, r4, r6
 8006b40:	1e6a      	subs	r2, r5, #1
 8006b42:	42a6      	cmp	r6, r4
 8006b44:	d200      	bcs.n	8006b48 <__aeabi_ddiv+0x458>
 8006b46:	e089      	b.n	8006c5c <__aeabi_ddiv+0x56c>
 8006b48:	4286      	cmp	r6, r0
 8006b4a:	d200      	bcs.n	8006b4e <__aeabi_ddiv+0x45e>
 8006b4c:	e09f      	b.n	8006c8e <__aeabi_ddiv+0x59e>
 8006b4e:	d100      	bne.n	8006b52 <__aeabi_ddiv+0x462>
 8006b50:	e0af      	b.n	8006cb2 <__aeabi_ddiv+0x5c2>
 8006b52:	0015      	movs	r5, r2
 8006b54:	e6f4      	b.n	8006940 <__aeabi_ddiv+0x250>
 8006b56:	42a9      	cmp	r1, r5
 8006b58:	d900      	bls.n	8006b5c <__aeabi_ddiv+0x46c>
 8006b5a:	e63c      	b.n	80067d6 <__aeabi_ddiv+0xe6>
 8006b5c:	4643      	mov	r3, r8
 8006b5e:	07de      	lsls	r6, r3, #31
 8006b60:	0858      	lsrs	r0, r3, #1
 8006b62:	086b      	lsrs	r3, r5, #1
 8006b64:	431e      	orrs	r6, r3
 8006b66:	07ed      	lsls	r5, r5, #31
 8006b68:	e63c      	b.n	80067e4 <__aeabi_ddiv+0xf4>
 8006b6a:	f000 fccb 	bl	8007504 <__clzsi2>
 8006b6e:	0001      	movs	r1, r0
 8006b70:	0002      	movs	r2, r0
 8006b72:	3115      	adds	r1, #21
 8006b74:	3220      	adds	r2, #32
 8006b76:	291c      	cmp	r1, #28
 8006b78:	dc00      	bgt.n	8006b7c <__aeabi_ddiv+0x48c>
 8006b7a:	e72c      	b.n	80069d6 <__aeabi_ddiv+0x2e6>
 8006b7c:	464b      	mov	r3, r9
 8006b7e:	3808      	subs	r0, #8
 8006b80:	4083      	lsls	r3, r0
 8006b82:	2500      	movs	r5, #0
 8006b84:	4698      	mov	r8, r3
 8006b86:	e732      	b.n	80069ee <__aeabi_ddiv+0x2fe>
 8006b88:	f000 fcbc 	bl	8007504 <__clzsi2>
 8006b8c:	0003      	movs	r3, r0
 8006b8e:	001a      	movs	r2, r3
 8006b90:	3215      	adds	r2, #21
 8006b92:	3020      	adds	r0, #32
 8006b94:	2a1c      	cmp	r2, #28
 8006b96:	dc00      	bgt.n	8006b9a <__aeabi_ddiv+0x4aa>
 8006b98:	e6ff      	b.n	800699a <__aeabi_ddiv+0x2aa>
 8006b9a:	4654      	mov	r4, sl
 8006b9c:	3b08      	subs	r3, #8
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	409c      	lsls	r4, r3
 8006ba2:	e705      	b.n	80069b0 <__aeabi_ddiv+0x2c0>
 8006ba4:	1936      	adds	r6, r6, r4
 8006ba6:	3b01      	subs	r3, #1
 8006ba8:	42b4      	cmp	r4, r6
 8006baa:	d900      	bls.n	8006bae <__aeabi_ddiv+0x4be>
 8006bac:	e6a6      	b.n	80068fc <__aeabi_ddiv+0x20c>
 8006bae:	42b2      	cmp	r2, r6
 8006bb0:	d800      	bhi.n	8006bb4 <__aeabi_ddiv+0x4c4>
 8006bb2:	e6a3      	b.n	80068fc <__aeabi_ddiv+0x20c>
 8006bb4:	1e83      	subs	r3, r0, #2
 8006bb6:	1936      	adds	r6, r6, r4
 8006bb8:	e6a0      	b.n	80068fc <__aeabi_ddiv+0x20c>
 8006bba:	1909      	adds	r1, r1, r4
 8006bbc:	3d01      	subs	r5, #1
 8006bbe:	428c      	cmp	r4, r1
 8006bc0:	d900      	bls.n	8006bc4 <__aeabi_ddiv+0x4d4>
 8006bc2:	e68d      	b.n	80068e0 <__aeabi_ddiv+0x1f0>
 8006bc4:	428a      	cmp	r2, r1
 8006bc6:	d800      	bhi.n	8006bca <__aeabi_ddiv+0x4da>
 8006bc8:	e68a      	b.n	80068e0 <__aeabi_ddiv+0x1f0>
 8006bca:	1e85      	subs	r5, r0, #2
 8006bcc:	1909      	adds	r1, r1, r4
 8006bce:	e687      	b.n	80068e0 <__aeabi_ddiv+0x1f0>
 8006bd0:	220f      	movs	r2, #15
 8006bd2:	402a      	ands	r2, r5
 8006bd4:	2a04      	cmp	r2, #4
 8006bd6:	d100      	bne.n	8006bda <__aeabi_ddiv+0x4ea>
 8006bd8:	e6bc      	b.n	8006954 <__aeabi_ddiv+0x264>
 8006bda:	1d29      	adds	r1, r5, #4
 8006bdc:	42a9      	cmp	r1, r5
 8006bde:	41ad      	sbcs	r5, r5
 8006be0:	426d      	negs	r5, r5
 8006be2:	08c9      	lsrs	r1, r1, #3
 8006be4:	44a8      	add	r8, r5
 8006be6:	e6b6      	b.n	8006956 <__aeabi_ddiv+0x266>
 8006be8:	42af      	cmp	r7, r5
 8006bea:	d900      	bls.n	8006bee <__aeabi_ddiv+0x4fe>
 8006bec:	e662      	b.n	80068b4 <__aeabi_ddiv+0x1c4>
 8006bee:	4281      	cmp	r1, r0
 8006bf0:	d804      	bhi.n	8006bfc <__aeabi_ddiv+0x50c>
 8006bf2:	d000      	beq.n	8006bf6 <__aeabi_ddiv+0x506>
 8006bf4:	e65e      	b.n	80068b4 <__aeabi_ddiv+0x1c4>
 8006bf6:	42ae      	cmp	r6, r5
 8006bf8:	d800      	bhi.n	8006bfc <__aeabi_ddiv+0x50c>
 8006bfa:	e65b      	b.n	80068b4 <__aeabi_ddiv+0x1c4>
 8006bfc:	2302      	movs	r3, #2
 8006bfe:	425b      	negs	r3, r3
 8006c00:	469c      	mov	ip, r3
 8006c02:	9b00      	ldr	r3, [sp, #0]
 8006c04:	44e0      	add	r8, ip
 8006c06:	469c      	mov	ip, r3
 8006c08:	4465      	add	r5, ip
 8006c0a:	429d      	cmp	r5, r3
 8006c0c:	419b      	sbcs	r3, r3
 8006c0e:	425b      	negs	r3, r3
 8006c10:	191b      	adds	r3, r3, r4
 8006c12:	18c0      	adds	r0, r0, r3
 8006c14:	e64f      	b.n	80068b6 <__aeabi_ddiv+0x1c6>
 8006c16:	42b2      	cmp	r2, r6
 8006c18:	d800      	bhi.n	8006c1c <__aeabi_ddiv+0x52c>
 8006c1a:	e612      	b.n	8006842 <__aeabi_ddiv+0x152>
 8006c1c:	1e83      	subs	r3, r0, #2
 8006c1e:	1936      	adds	r6, r6, r4
 8006c20:	e60f      	b.n	8006842 <__aeabi_ddiv+0x152>
 8006c22:	428a      	cmp	r2, r1
 8006c24:	d800      	bhi.n	8006c28 <__aeabi_ddiv+0x538>
 8006c26:	e5fa      	b.n	800681e <__aeabi_ddiv+0x12e>
 8006c28:	1e83      	subs	r3, r0, #2
 8006c2a:	4698      	mov	r8, r3
 8006c2c:	1909      	adds	r1, r1, r4
 8006c2e:	e5f6      	b.n	800681e <__aeabi_ddiv+0x12e>
 8006c30:	4b24      	ldr	r3, [pc, #144]	; (8006cc4 <__aeabi_ddiv+0x5d4>)
 8006c32:	0028      	movs	r0, r5
 8006c34:	445b      	add	r3, fp
 8006c36:	4641      	mov	r1, r8
 8006c38:	409d      	lsls	r5, r3
 8006c3a:	4099      	lsls	r1, r3
 8006c3c:	40d0      	lsrs	r0, r2
 8006c3e:	1e6b      	subs	r3, r5, #1
 8006c40:	419d      	sbcs	r5, r3
 8006c42:	4643      	mov	r3, r8
 8006c44:	4301      	orrs	r1, r0
 8006c46:	4329      	orrs	r1, r5
 8006c48:	40d3      	lsrs	r3, r2
 8006c4a:	074a      	lsls	r2, r1, #29
 8006c4c:	d100      	bne.n	8006c50 <__aeabi_ddiv+0x560>
 8006c4e:	e755      	b.n	8006afc <__aeabi_ddiv+0x40c>
 8006c50:	220f      	movs	r2, #15
 8006c52:	400a      	ands	r2, r1
 8006c54:	2a04      	cmp	r2, #4
 8006c56:	d000      	beq.n	8006c5a <__aeabi_ddiv+0x56a>
 8006c58:	e74a      	b.n	8006af0 <__aeabi_ddiv+0x400>
 8006c5a:	e74f      	b.n	8006afc <__aeabi_ddiv+0x40c>
 8006c5c:	0015      	movs	r5, r2
 8006c5e:	4286      	cmp	r6, r0
 8006c60:	d000      	beq.n	8006c64 <__aeabi_ddiv+0x574>
 8006c62:	e66d      	b.n	8006940 <__aeabi_ddiv+0x250>
 8006c64:	9a00      	ldr	r2, [sp, #0]
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d000      	beq.n	8006c6c <__aeabi_ddiv+0x57c>
 8006c6a:	e669      	b.n	8006940 <__aeabi_ddiv+0x250>
 8006c6c:	e66a      	b.n	8006944 <__aeabi_ddiv+0x254>
 8006c6e:	4b16      	ldr	r3, [pc, #88]	; (8006cc8 <__aeabi_ddiv+0x5d8>)
 8006c70:	445b      	add	r3, fp
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	dc00      	bgt.n	8006c78 <__aeabi_ddiv+0x588>
 8006c76:	e713      	b.n	8006aa0 <__aeabi_ddiv+0x3b0>
 8006c78:	2501      	movs	r5, #1
 8006c7a:	2100      	movs	r1, #0
 8006c7c:	44a8      	add	r8, r5
 8006c7e:	e66a      	b.n	8006956 <__aeabi_ddiv+0x266>
 8006c80:	075d      	lsls	r5, r3, #29
 8006c82:	025b      	lsls	r3, r3, #9
 8006c84:	0b1a      	lsrs	r2, r3, #12
 8006c86:	08c9      	lsrs	r1, r1, #3
 8006c88:	2300      	movs	r3, #0
 8006c8a:	430d      	orrs	r5, r1
 8006c8c:	e587      	b.n	800679e <__aeabi_ddiv+0xae>
 8006c8e:	9900      	ldr	r1, [sp, #0]
 8006c90:	3d02      	subs	r5, #2
 8006c92:	004a      	lsls	r2, r1, #1
 8006c94:	428a      	cmp	r2, r1
 8006c96:	41bf      	sbcs	r7, r7
 8006c98:	427f      	negs	r7, r7
 8006c9a:	193f      	adds	r7, r7, r4
 8006c9c:	19f6      	adds	r6, r6, r7
 8006c9e:	9200      	str	r2, [sp, #0]
 8006ca0:	e7dd      	b.n	8006c5e <__aeabi_ddiv+0x56e>
 8006ca2:	2280      	movs	r2, #128	; 0x80
 8006ca4:	4643      	mov	r3, r8
 8006ca6:	0312      	lsls	r2, r2, #12
 8006ca8:	431a      	orrs	r2, r3
 8006caa:	0312      	lsls	r2, r2, #12
 8006cac:	4b03      	ldr	r3, [pc, #12]	; (8006cbc <__aeabi_ddiv+0x5cc>)
 8006cae:	0b12      	lsrs	r2, r2, #12
 8006cb0:	e575      	b.n	800679e <__aeabi_ddiv+0xae>
 8006cb2:	9900      	ldr	r1, [sp, #0]
 8006cb4:	4299      	cmp	r1, r3
 8006cb6:	d3ea      	bcc.n	8006c8e <__aeabi_ddiv+0x59e>
 8006cb8:	0015      	movs	r5, r2
 8006cba:	e7d3      	b.n	8006c64 <__aeabi_ddiv+0x574>
 8006cbc:	000007ff 	.word	0x000007ff
 8006cc0:	0000043e 	.word	0x0000043e
 8006cc4:	0000041e 	.word	0x0000041e
 8006cc8:	000003ff 	.word	0x000003ff

08006ccc <__aeabi_dsub>:
 8006ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cce:	4657      	mov	r7, sl
 8006cd0:	464e      	mov	r6, r9
 8006cd2:	4645      	mov	r5, r8
 8006cd4:	46de      	mov	lr, fp
 8006cd6:	b5e0      	push	{r5, r6, r7, lr}
 8006cd8:	000d      	movs	r5, r1
 8006cda:	0004      	movs	r4, r0
 8006cdc:	0019      	movs	r1, r3
 8006cde:	0010      	movs	r0, r2
 8006ce0:	032b      	lsls	r3, r5, #12
 8006ce2:	0a5b      	lsrs	r3, r3, #9
 8006ce4:	0f62      	lsrs	r2, r4, #29
 8006ce6:	431a      	orrs	r2, r3
 8006ce8:	00e3      	lsls	r3, r4, #3
 8006cea:	030c      	lsls	r4, r1, #12
 8006cec:	0a64      	lsrs	r4, r4, #9
 8006cee:	0f47      	lsrs	r7, r0, #29
 8006cf0:	4327      	orrs	r7, r4
 8006cf2:	4cd0      	ldr	r4, [pc, #832]	; (8007034 <__aeabi_dsub+0x368>)
 8006cf4:	006e      	lsls	r6, r5, #1
 8006cf6:	4691      	mov	r9, r2
 8006cf8:	b083      	sub	sp, #12
 8006cfa:	004a      	lsls	r2, r1, #1
 8006cfc:	00c0      	lsls	r0, r0, #3
 8006cfe:	4698      	mov	r8, r3
 8006d00:	46a2      	mov	sl, r4
 8006d02:	0d76      	lsrs	r6, r6, #21
 8006d04:	0fed      	lsrs	r5, r5, #31
 8006d06:	0d52      	lsrs	r2, r2, #21
 8006d08:	0fc9      	lsrs	r1, r1, #31
 8006d0a:	9001      	str	r0, [sp, #4]
 8006d0c:	42a2      	cmp	r2, r4
 8006d0e:	d100      	bne.n	8006d12 <__aeabi_dsub+0x46>
 8006d10:	e0b9      	b.n	8006e86 <__aeabi_dsub+0x1ba>
 8006d12:	2401      	movs	r4, #1
 8006d14:	4061      	eors	r1, r4
 8006d16:	468b      	mov	fp, r1
 8006d18:	428d      	cmp	r5, r1
 8006d1a:	d100      	bne.n	8006d1e <__aeabi_dsub+0x52>
 8006d1c:	e08d      	b.n	8006e3a <__aeabi_dsub+0x16e>
 8006d1e:	1ab4      	subs	r4, r6, r2
 8006d20:	46a4      	mov	ip, r4
 8006d22:	2c00      	cmp	r4, #0
 8006d24:	dc00      	bgt.n	8006d28 <__aeabi_dsub+0x5c>
 8006d26:	e0b7      	b.n	8006e98 <__aeabi_dsub+0x1cc>
 8006d28:	2a00      	cmp	r2, #0
 8006d2a:	d100      	bne.n	8006d2e <__aeabi_dsub+0x62>
 8006d2c:	e0cb      	b.n	8006ec6 <__aeabi_dsub+0x1fa>
 8006d2e:	4ac1      	ldr	r2, [pc, #772]	; (8007034 <__aeabi_dsub+0x368>)
 8006d30:	4296      	cmp	r6, r2
 8006d32:	d100      	bne.n	8006d36 <__aeabi_dsub+0x6a>
 8006d34:	e186      	b.n	8007044 <__aeabi_dsub+0x378>
 8006d36:	2280      	movs	r2, #128	; 0x80
 8006d38:	0412      	lsls	r2, r2, #16
 8006d3a:	4317      	orrs	r7, r2
 8006d3c:	4662      	mov	r2, ip
 8006d3e:	2a38      	cmp	r2, #56	; 0x38
 8006d40:	dd00      	ble.n	8006d44 <__aeabi_dsub+0x78>
 8006d42:	e1a4      	b.n	800708e <__aeabi_dsub+0x3c2>
 8006d44:	2a1f      	cmp	r2, #31
 8006d46:	dd00      	ble.n	8006d4a <__aeabi_dsub+0x7e>
 8006d48:	e21d      	b.n	8007186 <__aeabi_dsub+0x4ba>
 8006d4a:	4661      	mov	r1, ip
 8006d4c:	2220      	movs	r2, #32
 8006d4e:	003c      	movs	r4, r7
 8006d50:	1a52      	subs	r2, r2, r1
 8006d52:	0001      	movs	r1, r0
 8006d54:	4090      	lsls	r0, r2
 8006d56:	4094      	lsls	r4, r2
 8006d58:	1e42      	subs	r2, r0, #1
 8006d5a:	4190      	sbcs	r0, r2
 8006d5c:	4662      	mov	r2, ip
 8006d5e:	46a0      	mov	r8, r4
 8006d60:	4664      	mov	r4, ip
 8006d62:	40d7      	lsrs	r7, r2
 8006d64:	464a      	mov	r2, r9
 8006d66:	40e1      	lsrs	r1, r4
 8006d68:	4644      	mov	r4, r8
 8006d6a:	1bd2      	subs	r2, r2, r7
 8006d6c:	4691      	mov	r9, r2
 8006d6e:	430c      	orrs	r4, r1
 8006d70:	4304      	orrs	r4, r0
 8006d72:	1b1c      	subs	r4, r3, r4
 8006d74:	42a3      	cmp	r3, r4
 8006d76:	4192      	sbcs	r2, r2
 8006d78:	464b      	mov	r3, r9
 8006d7a:	4252      	negs	r2, r2
 8006d7c:	1a9b      	subs	r3, r3, r2
 8006d7e:	469a      	mov	sl, r3
 8006d80:	4653      	mov	r3, sl
 8006d82:	021b      	lsls	r3, r3, #8
 8006d84:	d400      	bmi.n	8006d88 <__aeabi_dsub+0xbc>
 8006d86:	e12b      	b.n	8006fe0 <__aeabi_dsub+0x314>
 8006d88:	4653      	mov	r3, sl
 8006d8a:	025a      	lsls	r2, r3, #9
 8006d8c:	0a53      	lsrs	r3, r2, #9
 8006d8e:	469a      	mov	sl, r3
 8006d90:	4653      	mov	r3, sl
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d100      	bne.n	8006d98 <__aeabi_dsub+0xcc>
 8006d96:	e166      	b.n	8007066 <__aeabi_dsub+0x39a>
 8006d98:	4650      	mov	r0, sl
 8006d9a:	f000 fbb3 	bl	8007504 <__clzsi2>
 8006d9e:	0003      	movs	r3, r0
 8006da0:	3b08      	subs	r3, #8
 8006da2:	2220      	movs	r2, #32
 8006da4:	0020      	movs	r0, r4
 8006da6:	1ad2      	subs	r2, r2, r3
 8006da8:	4651      	mov	r1, sl
 8006daa:	40d0      	lsrs	r0, r2
 8006dac:	4099      	lsls	r1, r3
 8006dae:	0002      	movs	r2, r0
 8006db0:	409c      	lsls	r4, r3
 8006db2:	430a      	orrs	r2, r1
 8006db4:	429e      	cmp	r6, r3
 8006db6:	dd00      	ble.n	8006dba <__aeabi_dsub+0xee>
 8006db8:	e164      	b.n	8007084 <__aeabi_dsub+0x3b8>
 8006dba:	1b9b      	subs	r3, r3, r6
 8006dbc:	1c59      	adds	r1, r3, #1
 8006dbe:	291f      	cmp	r1, #31
 8006dc0:	dd00      	ble.n	8006dc4 <__aeabi_dsub+0xf8>
 8006dc2:	e0fe      	b.n	8006fc2 <__aeabi_dsub+0x2f6>
 8006dc4:	2320      	movs	r3, #32
 8006dc6:	0010      	movs	r0, r2
 8006dc8:	0026      	movs	r6, r4
 8006dca:	1a5b      	subs	r3, r3, r1
 8006dcc:	409c      	lsls	r4, r3
 8006dce:	4098      	lsls	r0, r3
 8006dd0:	40ce      	lsrs	r6, r1
 8006dd2:	40ca      	lsrs	r2, r1
 8006dd4:	1e63      	subs	r3, r4, #1
 8006dd6:	419c      	sbcs	r4, r3
 8006dd8:	4330      	orrs	r0, r6
 8006dda:	4692      	mov	sl, r2
 8006ddc:	2600      	movs	r6, #0
 8006dde:	4304      	orrs	r4, r0
 8006de0:	0763      	lsls	r3, r4, #29
 8006de2:	d009      	beq.n	8006df8 <__aeabi_dsub+0x12c>
 8006de4:	230f      	movs	r3, #15
 8006de6:	4023      	ands	r3, r4
 8006de8:	2b04      	cmp	r3, #4
 8006dea:	d005      	beq.n	8006df8 <__aeabi_dsub+0x12c>
 8006dec:	1d23      	adds	r3, r4, #4
 8006dee:	42a3      	cmp	r3, r4
 8006df0:	41a4      	sbcs	r4, r4
 8006df2:	4264      	negs	r4, r4
 8006df4:	44a2      	add	sl, r4
 8006df6:	001c      	movs	r4, r3
 8006df8:	4653      	mov	r3, sl
 8006dfa:	021b      	lsls	r3, r3, #8
 8006dfc:	d400      	bmi.n	8006e00 <__aeabi_dsub+0x134>
 8006dfe:	e0f2      	b.n	8006fe6 <__aeabi_dsub+0x31a>
 8006e00:	4b8c      	ldr	r3, [pc, #560]	; (8007034 <__aeabi_dsub+0x368>)
 8006e02:	3601      	adds	r6, #1
 8006e04:	429e      	cmp	r6, r3
 8006e06:	d100      	bne.n	8006e0a <__aeabi_dsub+0x13e>
 8006e08:	e10f      	b.n	800702a <__aeabi_dsub+0x35e>
 8006e0a:	4653      	mov	r3, sl
 8006e0c:	498a      	ldr	r1, [pc, #552]	; (8007038 <__aeabi_dsub+0x36c>)
 8006e0e:	08e4      	lsrs	r4, r4, #3
 8006e10:	400b      	ands	r3, r1
 8006e12:	0019      	movs	r1, r3
 8006e14:	075b      	lsls	r3, r3, #29
 8006e16:	4323      	orrs	r3, r4
 8006e18:	0572      	lsls	r2, r6, #21
 8006e1a:	024c      	lsls	r4, r1, #9
 8006e1c:	0b24      	lsrs	r4, r4, #12
 8006e1e:	0d52      	lsrs	r2, r2, #21
 8006e20:	0512      	lsls	r2, r2, #20
 8006e22:	4322      	orrs	r2, r4
 8006e24:	07ed      	lsls	r5, r5, #31
 8006e26:	432a      	orrs	r2, r5
 8006e28:	0018      	movs	r0, r3
 8006e2a:	0011      	movs	r1, r2
 8006e2c:	b003      	add	sp, #12
 8006e2e:	bcf0      	pop	{r4, r5, r6, r7}
 8006e30:	46bb      	mov	fp, r7
 8006e32:	46b2      	mov	sl, r6
 8006e34:	46a9      	mov	r9, r5
 8006e36:	46a0      	mov	r8, r4
 8006e38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e3a:	1ab4      	subs	r4, r6, r2
 8006e3c:	46a4      	mov	ip, r4
 8006e3e:	2c00      	cmp	r4, #0
 8006e40:	dd59      	ble.n	8006ef6 <__aeabi_dsub+0x22a>
 8006e42:	2a00      	cmp	r2, #0
 8006e44:	d100      	bne.n	8006e48 <__aeabi_dsub+0x17c>
 8006e46:	e0b0      	b.n	8006faa <__aeabi_dsub+0x2de>
 8006e48:	4556      	cmp	r6, sl
 8006e4a:	d100      	bne.n	8006e4e <__aeabi_dsub+0x182>
 8006e4c:	e0fa      	b.n	8007044 <__aeabi_dsub+0x378>
 8006e4e:	2280      	movs	r2, #128	; 0x80
 8006e50:	0412      	lsls	r2, r2, #16
 8006e52:	4317      	orrs	r7, r2
 8006e54:	4662      	mov	r2, ip
 8006e56:	2a38      	cmp	r2, #56	; 0x38
 8006e58:	dd00      	ble.n	8006e5c <__aeabi_dsub+0x190>
 8006e5a:	e0d4      	b.n	8007006 <__aeabi_dsub+0x33a>
 8006e5c:	2a1f      	cmp	r2, #31
 8006e5e:	dc00      	bgt.n	8006e62 <__aeabi_dsub+0x196>
 8006e60:	e1c0      	b.n	80071e4 <__aeabi_dsub+0x518>
 8006e62:	0039      	movs	r1, r7
 8006e64:	3a20      	subs	r2, #32
 8006e66:	40d1      	lsrs	r1, r2
 8006e68:	4662      	mov	r2, ip
 8006e6a:	2a20      	cmp	r2, #32
 8006e6c:	d006      	beq.n	8006e7c <__aeabi_dsub+0x1b0>
 8006e6e:	4664      	mov	r4, ip
 8006e70:	2240      	movs	r2, #64	; 0x40
 8006e72:	1b12      	subs	r2, r2, r4
 8006e74:	003c      	movs	r4, r7
 8006e76:	4094      	lsls	r4, r2
 8006e78:	4304      	orrs	r4, r0
 8006e7a:	9401      	str	r4, [sp, #4]
 8006e7c:	9c01      	ldr	r4, [sp, #4]
 8006e7e:	1e62      	subs	r2, r4, #1
 8006e80:	4194      	sbcs	r4, r2
 8006e82:	430c      	orrs	r4, r1
 8006e84:	e0c3      	b.n	800700e <__aeabi_dsub+0x342>
 8006e86:	003c      	movs	r4, r7
 8006e88:	4304      	orrs	r4, r0
 8006e8a:	d02b      	beq.n	8006ee4 <__aeabi_dsub+0x218>
 8006e8c:	468b      	mov	fp, r1
 8006e8e:	428d      	cmp	r5, r1
 8006e90:	d02e      	beq.n	8006ef0 <__aeabi_dsub+0x224>
 8006e92:	4c6a      	ldr	r4, [pc, #424]	; (800703c <__aeabi_dsub+0x370>)
 8006e94:	46a4      	mov	ip, r4
 8006e96:	44b4      	add	ip, r6
 8006e98:	4664      	mov	r4, ip
 8006e9a:	2c00      	cmp	r4, #0
 8006e9c:	d05f      	beq.n	8006f5e <__aeabi_dsub+0x292>
 8006e9e:	1b94      	subs	r4, r2, r6
 8006ea0:	46a4      	mov	ip, r4
 8006ea2:	2e00      	cmp	r6, #0
 8006ea4:	d000      	beq.n	8006ea8 <__aeabi_dsub+0x1dc>
 8006ea6:	e120      	b.n	80070ea <__aeabi_dsub+0x41e>
 8006ea8:	464c      	mov	r4, r9
 8006eaa:	431c      	orrs	r4, r3
 8006eac:	d100      	bne.n	8006eb0 <__aeabi_dsub+0x1e4>
 8006eae:	e1c7      	b.n	8007240 <__aeabi_dsub+0x574>
 8006eb0:	4661      	mov	r1, ip
 8006eb2:	1e4c      	subs	r4, r1, #1
 8006eb4:	2901      	cmp	r1, #1
 8006eb6:	d100      	bne.n	8006eba <__aeabi_dsub+0x1ee>
 8006eb8:	e223      	b.n	8007302 <__aeabi_dsub+0x636>
 8006eba:	4d5e      	ldr	r5, [pc, #376]	; (8007034 <__aeabi_dsub+0x368>)
 8006ebc:	45ac      	cmp	ip, r5
 8006ebe:	d100      	bne.n	8006ec2 <__aeabi_dsub+0x1f6>
 8006ec0:	e1d8      	b.n	8007274 <__aeabi_dsub+0x5a8>
 8006ec2:	46a4      	mov	ip, r4
 8006ec4:	e11a      	b.n	80070fc <__aeabi_dsub+0x430>
 8006ec6:	003a      	movs	r2, r7
 8006ec8:	4302      	orrs	r2, r0
 8006eca:	d100      	bne.n	8006ece <__aeabi_dsub+0x202>
 8006ecc:	e0e4      	b.n	8007098 <__aeabi_dsub+0x3cc>
 8006ece:	0022      	movs	r2, r4
 8006ed0:	3a01      	subs	r2, #1
 8006ed2:	2c01      	cmp	r4, #1
 8006ed4:	d100      	bne.n	8006ed8 <__aeabi_dsub+0x20c>
 8006ed6:	e1c3      	b.n	8007260 <__aeabi_dsub+0x594>
 8006ed8:	4956      	ldr	r1, [pc, #344]	; (8007034 <__aeabi_dsub+0x368>)
 8006eda:	428c      	cmp	r4, r1
 8006edc:	d100      	bne.n	8006ee0 <__aeabi_dsub+0x214>
 8006ede:	e0b1      	b.n	8007044 <__aeabi_dsub+0x378>
 8006ee0:	4694      	mov	ip, r2
 8006ee2:	e72b      	b.n	8006d3c <__aeabi_dsub+0x70>
 8006ee4:	2401      	movs	r4, #1
 8006ee6:	4061      	eors	r1, r4
 8006ee8:	468b      	mov	fp, r1
 8006eea:	428d      	cmp	r5, r1
 8006eec:	d000      	beq.n	8006ef0 <__aeabi_dsub+0x224>
 8006eee:	e716      	b.n	8006d1e <__aeabi_dsub+0x52>
 8006ef0:	4952      	ldr	r1, [pc, #328]	; (800703c <__aeabi_dsub+0x370>)
 8006ef2:	468c      	mov	ip, r1
 8006ef4:	44b4      	add	ip, r6
 8006ef6:	4664      	mov	r4, ip
 8006ef8:	2c00      	cmp	r4, #0
 8006efa:	d100      	bne.n	8006efe <__aeabi_dsub+0x232>
 8006efc:	e0d3      	b.n	80070a6 <__aeabi_dsub+0x3da>
 8006efe:	1b91      	subs	r1, r2, r6
 8006f00:	468c      	mov	ip, r1
 8006f02:	2e00      	cmp	r6, #0
 8006f04:	d100      	bne.n	8006f08 <__aeabi_dsub+0x23c>
 8006f06:	e15e      	b.n	80071c6 <__aeabi_dsub+0x4fa>
 8006f08:	494a      	ldr	r1, [pc, #296]	; (8007034 <__aeabi_dsub+0x368>)
 8006f0a:	428a      	cmp	r2, r1
 8006f0c:	d100      	bne.n	8006f10 <__aeabi_dsub+0x244>
 8006f0e:	e1be      	b.n	800728e <__aeabi_dsub+0x5c2>
 8006f10:	2180      	movs	r1, #128	; 0x80
 8006f12:	464c      	mov	r4, r9
 8006f14:	0409      	lsls	r1, r1, #16
 8006f16:	430c      	orrs	r4, r1
 8006f18:	46a1      	mov	r9, r4
 8006f1a:	4661      	mov	r1, ip
 8006f1c:	2938      	cmp	r1, #56	; 0x38
 8006f1e:	dd00      	ble.n	8006f22 <__aeabi_dsub+0x256>
 8006f20:	e1ba      	b.n	8007298 <__aeabi_dsub+0x5cc>
 8006f22:	291f      	cmp	r1, #31
 8006f24:	dd00      	ble.n	8006f28 <__aeabi_dsub+0x25c>
 8006f26:	e227      	b.n	8007378 <__aeabi_dsub+0x6ac>
 8006f28:	2420      	movs	r4, #32
 8006f2a:	1a64      	subs	r4, r4, r1
 8006f2c:	4649      	mov	r1, r9
 8006f2e:	40a1      	lsls	r1, r4
 8006f30:	001e      	movs	r6, r3
 8006f32:	4688      	mov	r8, r1
 8006f34:	4661      	mov	r1, ip
 8006f36:	40a3      	lsls	r3, r4
 8006f38:	40ce      	lsrs	r6, r1
 8006f3a:	4641      	mov	r1, r8
 8006f3c:	1e5c      	subs	r4, r3, #1
 8006f3e:	41a3      	sbcs	r3, r4
 8006f40:	4331      	orrs	r1, r6
 8006f42:	4319      	orrs	r1, r3
 8006f44:	000c      	movs	r4, r1
 8006f46:	4663      	mov	r3, ip
 8006f48:	4649      	mov	r1, r9
 8006f4a:	40d9      	lsrs	r1, r3
 8006f4c:	187f      	adds	r7, r7, r1
 8006f4e:	1824      	adds	r4, r4, r0
 8006f50:	4284      	cmp	r4, r0
 8006f52:	419b      	sbcs	r3, r3
 8006f54:	425b      	negs	r3, r3
 8006f56:	469a      	mov	sl, r3
 8006f58:	0016      	movs	r6, r2
 8006f5a:	44ba      	add	sl, r7
 8006f5c:	e05d      	b.n	800701a <__aeabi_dsub+0x34e>
 8006f5e:	4c38      	ldr	r4, [pc, #224]	; (8007040 <__aeabi_dsub+0x374>)
 8006f60:	1c72      	adds	r2, r6, #1
 8006f62:	4222      	tst	r2, r4
 8006f64:	d000      	beq.n	8006f68 <__aeabi_dsub+0x29c>
 8006f66:	e0df      	b.n	8007128 <__aeabi_dsub+0x45c>
 8006f68:	464a      	mov	r2, r9
 8006f6a:	431a      	orrs	r2, r3
 8006f6c:	2e00      	cmp	r6, #0
 8006f6e:	d000      	beq.n	8006f72 <__aeabi_dsub+0x2a6>
 8006f70:	e15c      	b.n	800722c <__aeabi_dsub+0x560>
 8006f72:	2a00      	cmp	r2, #0
 8006f74:	d100      	bne.n	8006f78 <__aeabi_dsub+0x2ac>
 8006f76:	e1cf      	b.n	8007318 <__aeabi_dsub+0x64c>
 8006f78:	003a      	movs	r2, r7
 8006f7a:	4302      	orrs	r2, r0
 8006f7c:	d100      	bne.n	8006f80 <__aeabi_dsub+0x2b4>
 8006f7e:	e17f      	b.n	8007280 <__aeabi_dsub+0x5b4>
 8006f80:	1a1c      	subs	r4, r3, r0
 8006f82:	464a      	mov	r2, r9
 8006f84:	42a3      	cmp	r3, r4
 8006f86:	4189      	sbcs	r1, r1
 8006f88:	1bd2      	subs	r2, r2, r7
 8006f8a:	4249      	negs	r1, r1
 8006f8c:	1a52      	subs	r2, r2, r1
 8006f8e:	4692      	mov	sl, r2
 8006f90:	0212      	lsls	r2, r2, #8
 8006f92:	d400      	bmi.n	8006f96 <__aeabi_dsub+0x2ca>
 8006f94:	e20a      	b.n	80073ac <__aeabi_dsub+0x6e0>
 8006f96:	1ac4      	subs	r4, r0, r3
 8006f98:	42a0      	cmp	r0, r4
 8006f9a:	4180      	sbcs	r0, r0
 8006f9c:	464b      	mov	r3, r9
 8006f9e:	4240      	negs	r0, r0
 8006fa0:	1aff      	subs	r7, r7, r3
 8006fa2:	1a3b      	subs	r3, r7, r0
 8006fa4:	469a      	mov	sl, r3
 8006fa6:	465d      	mov	r5, fp
 8006fa8:	e71a      	b.n	8006de0 <__aeabi_dsub+0x114>
 8006faa:	003a      	movs	r2, r7
 8006fac:	4302      	orrs	r2, r0
 8006fae:	d073      	beq.n	8007098 <__aeabi_dsub+0x3cc>
 8006fb0:	0022      	movs	r2, r4
 8006fb2:	3a01      	subs	r2, #1
 8006fb4:	2c01      	cmp	r4, #1
 8006fb6:	d100      	bne.n	8006fba <__aeabi_dsub+0x2ee>
 8006fb8:	e0cb      	b.n	8007152 <__aeabi_dsub+0x486>
 8006fba:	4554      	cmp	r4, sl
 8006fbc:	d042      	beq.n	8007044 <__aeabi_dsub+0x378>
 8006fbe:	4694      	mov	ip, r2
 8006fc0:	e748      	b.n	8006e54 <__aeabi_dsub+0x188>
 8006fc2:	0010      	movs	r0, r2
 8006fc4:	3b1f      	subs	r3, #31
 8006fc6:	40d8      	lsrs	r0, r3
 8006fc8:	2920      	cmp	r1, #32
 8006fca:	d003      	beq.n	8006fd4 <__aeabi_dsub+0x308>
 8006fcc:	2340      	movs	r3, #64	; 0x40
 8006fce:	1a5b      	subs	r3, r3, r1
 8006fd0:	409a      	lsls	r2, r3
 8006fd2:	4314      	orrs	r4, r2
 8006fd4:	1e63      	subs	r3, r4, #1
 8006fd6:	419c      	sbcs	r4, r3
 8006fd8:	2300      	movs	r3, #0
 8006fda:	2600      	movs	r6, #0
 8006fdc:	469a      	mov	sl, r3
 8006fde:	4304      	orrs	r4, r0
 8006fe0:	0763      	lsls	r3, r4, #29
 8006fe2:	d000      	beq.n	8006fe6 <__aeabi_dsub+0x31a>
 8006fe4:	e6fe      	b.n	8006de4 <__aeabi_dsub+0x118>
 8006fe6:	4652      	mov	r2, sl
 8006fe8:	08e3      	lsrs	r3, r4, #3
 8006fea:	0752      	lsls	r2, r2, #29
 8006fec:	4313      	orrs	r3, r2
 8006fee:	4652      	mov	r2, sl
 8006ff0:	46b4      	mov	ip, r6
 8006ff2:	08d2      	lsrs	r2, r2, #3
 8006ff4:	490f      	ldr	r1, [pc, #60]	; (8007034 <__aeabi_dsub+0x368>)
 8006ff6:	458c      	cmp	ip, r1
 8006ff8:	d02a      	beq.n	8007050 <__aeabi_dsub+0x384>
 8006ffa:	0312      	lsls	r2, r2, #12
 8006ffc:	0b14      	lsrs	r4, r2, #12
 8006ffe:	4662      	mov	r2, ip
 8007000:	0552      	lsls	r2, r2, #21
 8007002:	0d52      	lsrs	r2, r2, #21
 8007004:	e70c      	b.n	8006e20 <__aeabi_dsub+0x154>
 8007006:	003c      	movs	r4, r7
 8007008:	4304      	orrs	r4, r0
 800700a:	1e62      	subs	r2, r4, #1
 800700c:	4194      	sbcs	r4, r2
 800700e:	18e4      	adds	r4, r4, r3
 8007010:	429c      	cmp	r4, r3
 8007012:	4192      	sbcs	r2, r2
 8007014:	4252      	negs	r2, r2
 8007016:	444a      	add	r2, r9
 8007018:	4692      	mov	sl, r2
 800701a:	4653      	mov	r3, sl
 800701c:	021b      	lsls	r3, r3, #8
 800701e:	d5df      	bpl.n	8006fe0 <__aeabi_dsub+0x314>
 8007020:	4b04      	ldr	r3, [pc, #16]	; (8007034 <__aeabi_dsub+0x368>)
 8007022:	3601      	adds	r6, #1
 8007024:	429e      	cmp	r6, r3
 8007026:	d000      	beq.n	800702a <__aeabi_dsub+0x35e>
 8007028:	e0a0      	b.n	800716c <__aeabi_dsub+0x4a0>
 800702a:	0032      	movs	r2, r6
 800702c:	2400      	movs	r4, #0
 800702e:	2300      	movs	r3, #0
 8007030:	e6f6      	b.n	8006e20 <__aeabi_dsub+0x154>
 8007032:	46c0      	nop			; (mov r8, r8)
 8007034:	000007ff 	.word	0x000007ff
 8007038:	ff7fffff 	.word	0xff7fffff
 800703c:	fffff801 	.word	0xfffff801
 8007040:	000007fe 	.word	0x000007fe
 8007044:	08db      	lsrs	r3, r3, #3
 8007046:	464a      	mov	r2, r9
 8007048:	0752      	lsls	r2, r2, #29
 800704a:	4313      	orrs	r3, r2
 800704c:	464a      	mov	r2, r9
 800704e:	08d2      	lsrs	r2, r2, #3
 8007050:	0019      	movs	r1, r3
 8007052:	4311      	orrs	r1, r2
 8007054:	d100      	bne.n	8007058 <__aeabi_dsub+0x38c>
 8007056:	e1b5      	b.n	80073c4 <__aeabi_dsub+0x6f8>
 8007058:	2480      	movs	r4, #128	; 0x80
 800705a:	0324      	lsls	r4, r4, #12
 800705c:	4314      	orrs	r4, r2
 800705e:	0324      	lsls	r4, r4, #12
 8007060:	4ad5      	ldr	r2, [pc, #852]	; (80073b8 <__aeabi_dsub+0x6ec>)
 8007062:	0b24      	lsrs	r4, r4, #12
 8007064:	e6dc      	b.n	8006e20 <__aeabi_dsub+0x154>
 8007066:	0020      	movs	r0, r4
 8007068:	f000 fa4c 	bl	8007504 <__clzsi2>
 800706c:	0003      	movs	r3, r0
 800706e:	3318      	adds	r3, #24
 8007070:	2b1f      	cmp	r3, #31
 8007072:	dc00      	bgt.n	8007076 <__aeabi_dsub+0x3aa>
 8007074:	e695      	b.n	8006da2 <__aeabi_dsub+0xd6>
 8007076:	0022      	movs	r2, r4
 8007078:	3808      	subs	r0, #8
 800707a:	4082      	lsls	r2, r0
 800707c:	2400      	movs	r4, #0
 800707e:	429e      	cmp	r6, r3
 8007080:	dc00      	bgt.n	8007084 <__aeabi_dsub+0x3b8>
 8007082:	e69a      	b.n	8006dba <__aeabi_dsub+0xee>
 8007084:	1af6      	subs	r6, r6, r3
 8007086:	4bcd      	ldr	r3, [pc, #820]	; (80073bc <__aeabi_dsub+0x6f0>)
 8007088:	401a      	ands	r2, r3
 800708a:	4692      	mov	sl, r2
 800708c:	e6a8      	b.n	8006de0 <__aeabi_dsub+0x114>
 800708e:	003c      	movs	r4, r7
 8007090:	4304      	orrs	r4, r0
 8007092:	1e62      	subs	r2, r4, #1
 8007094:	4194      	sbcs	r4, r2
 8007096:	e66c      	b.n	8006d72 <__aeabi_dsub+0xa6>
 8007098:	464a      	mov	r2, r9
 800709a:	08db      	lsrs	r3, r3, #3
 800709c:	0752      	lsls	r2, r2, #29
 800709e:	4313      	orrs	r3, r2
 80070a0:	464a      	mov	r2, r9
 80070a2:	08d2      	lsrs	r2, r2, #3
 80070a4:	e7a6      	b.n	8006ff4 <__aeabi_dsub+0x328>
 80070a6:	4cc6      	ldr	r4, [pc, #792]	; (80073c0 <__aeabi_dsub+0x6f4>)
 80070a8:	1c72      	adds	r2, r6, #1
 80070aa:	4222      	tst	r2, r4
 80070ac:	d000      	beq.n	80070b0 <__aeabi_dsub+0x3e4>
 80070ae:	e0ac      	b.n	800720a <__aeabi_dsub+0x53e>
 80070b0:	464a      	mov	r2, r9
 80070b2:	431a      	orrs	r2, r3
 80070b4:	2e00      	cmp	r6, #0
 80070b6:	d000      	beq.n	80070ba <__aeabi_dsub+0x3ee>
 80070b8:	e105      	b.n	80072c6 <__aeabi_dsub+0x5fa>
 80070ba:	2a00      	cmp	r2, #0
 80070bc:	d100      	bne.n	80070c0 <__aeabi_dsub+0x3f4>
 80070be:	e156      	b.n	800736e <__aeabi_dsub+0x6a2>
 80070c0:	003a      	movs	r2, r7
 80070c2:	4302      	orrs	r2, r0
 80070c4:	d100      	bne.n	80070c8 <__aeabi_dsub+0x3fc>
 80070c6:	e0db      	b.n	8007280 <__aeabi_dsub+0x5b4>
 80070c8:	181c      	adds	r4, r3, r0
 80070ca:	429c      	cmp	r4, r3
 80070cc:	419b      	sbcs	r3, r3
 80070ce:	444f      	add	r7, r9
 80070d0:	46ba      	mov	sl, r7
 80070d2:	425b      	negs	r3, r3
 80070d4:	449a      	add	sl, r3
 80070d6:	4653      	mov	r3, sl
 80070d8:	021b      	lsls	r3, r3, #8
 80070da:	d400      	bmi.n	80070de <__aeabi_dsub+0x412>
 80070dc:	e780      	b.n	8006fe0 <__aeabi_dsub+0x314>
 80070de:	4652      	mov	r2, sl
 80070e0:	4bb6      	ldr	r3, [pc, #728]	; (80073bc <__aeabi_dsub+0x6f0>)
 80070e2:	2601      	movs	r6, #1
 80070e4:	401a      	ands	r2, r3
 80070e6:	4692      	mov	sl, r2
 80070e8:	e77a      	b.n	8006fe0 <__aeabi_dsub+0x314>
 80070ea:	4cb3      	ldr	r4, [pc, #716]	; (80073b8 <__aeabi_dsub+0x6ec>)
 80070ec:	42a2      	cmp	r2, r4
 80070ee:	d100      	bne.n	80070f2 <__aeabi_dsub+0x426>
 80070f0:	e0c0      	b.n	8007274 <__aeabi_dsub+0x5a8>
 80070f2:	2480      	movs	r4, #128	; 0x80
 80070f4:	464d      	mov	r5, r9
 80070f6:	0424      	lsls	r4, r4, #16
 80070f8:	4325      	orrs	r5, r4
 80070fa:	46a9      	mov	r9, r5
 80070fc:	4664      	mov	r4, ip
 80070fe:	2c38      	cmp	r4, #56	; 0x38
 8007100:	dc53      	bgt.n	80071aa <__aeabi_dsub+0x4de>
 8007102:	4661      	mov	r1, ip
 8007104:	2c1f      	cmp	r4, #31
 8007106:	dd00      	ble.n	800710a <__aeabi_dsub+0x43e>
 8007108:	e0cd      	b.n	80072a6 <__aeabi_dsub+0x5da>
 800710a:	2520      	movs	r5, #32
 800710c:	001e      	movs	r6, r3
 800710e:	1b2d      	subs	r5, r5, r4
 8007110:	464c      	mov	r4, r9
 8007112:	40ab      	lsls	r3, r5
 8007114:	40ac      	lsls	r4, r5
 8007116:	40ce      	lsrs	r6, r1
 8007118:	1e5d      	subs	r5, r3, #1
 800711a:	41ab      	sbcs	r3, r5
 800711c:	4334      	orrs	r4, r6
 800711e:	4323      	orrs	r3, r4
 8007120:	464c      	mov	r4, r9
 8007122:	40cc      	lsrs	r4, r1
 8007124:	1b3f      	subs	r7, r7, r4
 8007126:	e045      	b.n	80071b4 <__aeabi_dsub+0x4e8>
 8007128:	464a      	mov	r2, r9
 800712a:	1a1c      	subs	r4, r3, r0
 800712c:	1bd1      	subs	r1, r2, r7
 800712e:	42a3      	cmp	r3, r4
 8007130:	4192      	sbcs	r2, r2
 8007132:	4252      	negs	r2, r2
 8007134:	4692      	mov	sl, r2
 8007136:	000a      	movs	r2, r1
 8007138:	4651      	mov	r1, sl
 800713a:	1a52      	subs	r2, r2, r1
 800713c:	4692      	mov	sl, r2
 800713e:	0212      	lsls	r2, r2, #8
 8007140:	d500      	bpl.n	8007144 <__aeabi_dsub+0x478>
 8007142:	e083      	b.n	800724c <__aeabi_dsub+0x580>
 8007144:	4653      	mov	r3, sl
 8007146:	4323      	orrs	r3, r4
 8007148:	d000      	beq.n	800714c <__aeabi_dsub+0x480>
 800714a:	e621      	b.n	8006d90 <__aeabi_dsub+0xc4>
 800714c:	2200      	movs	r2, #0
 800714e:	2500      	movs	r5, #0
 8007150:	e753      	b.n	8006ffa <__aeabi_dsub+0x32e>
 8007152:	181c      	adds	r4, r3, r0
 8007154:	429c      	cmp	r4, r3
 8007156:	419b      	sbcs	r3, r3
 8007158:	444f      	add	r7, r9
 800715a:	46ba      	mov	sl, r7
 800715c:	425b      	negs	r3, r3
 800715e:	449a      	add	sl, r3
 8007160:	4653      	mov	r3, sl
 8007162:	2601      	movs	r6, #1
 8007164:	021b      	lsls	r3, r3, #8
 8007166:	d400      	bmi.n	800716a <__aeabi_dsub+0x49e>
 8007168:	e73a      	b.n	8006fe0 <__aeabi_dsub+0x314>
 800716a:	2602      	movs	r6, #2
 800716c:	4652      	mov	r2, sl
 800716e:	4b93      	ldr	r3, [pc, #588]	; (80073bc <__aeabi_dsub+0x6f0>)
 8007170:	2101      	movs	r1, #1
 8007172:	401a      	ands	r2, r3
 8007174:	0013      	movs	r3, r2
 8007176:	4021      	ands	r1, r4
 8007178:	0862      	lsrs	r2, r4, #1
 800717a:	430a      	orrs	r2, r1
 800717c:	07dc      	lsls	r4, r3, #31
 800717e:	085b      	lsrs	r3, r3, #1
 8007180:	469a      	mov	sl, r3
 8007182:	4314      	orrs	r4, r2
 8007184:	e62c      	b.n	8006de0 <__aeabi_dsub+0x114>
 8007186:	0039      	movs	r1, r7
 8007188:	3a20      	subs	r2, #32
 800718a:	40d1      	lsrs	r1, r2
 800718c:	4662      	mov	r2, ip
 800718e:	2a20      	cmp	r2, #32
 8007190:	d006      	beq.n	80071a0 <__aeabi_dsub+0x4d4>
 8007192:	4664      	mov	r4, ip
 8007194:	2240      	movs	r2, #64	; 0x40
 8007196:	1b12      	subs	r2, r2, r4
 8007198:	003c      	movs	r4, r7
 800719a:	4094      	lsls	r4, r2
 800719c:	4304      	orrs	r4, r0
 800719e:	9401      	str	r4, [sp, #4]
 80071a0:	9c01      	ldr	r4, [sp, #4]
 80071a2:	1e62      	subs	r2, r4, #1
 80071a4:	4194      	sbcs	r4, r2
 80071a6:	430c      	orrs	r4, r1
 80071a8:	e5e3      	b.n	8006d72 <__aeabi_dsub+0xa6>
 80071aa:	4649      	mov	r1, r9
 80071ac:	4319      	orrs	r1, r3
 80071ae:	000b      	movs	r3, r1
 80071b0:	1e5c      	subs	r4, r3, #1
 80071b2:	41a3      	sbcs	r3, r4
 80071b4:	1ac4      	subs	r4, r0, r3
 80071b6:	42a0      	cmp	r0, r4
 80071b8:	419b      	sbcs	r3, r3
 80071ba:	425b      	negs	r3, r3
 80071bc:	1afb      	subs	r3, r7, r3
 80071be:	469a      	mov	sl, r3
 80071c0:	465d      	mov	r5, fp
 80071c2:	0016      	movs	r6, r2
 80071c4:	e5dc      	b.n	8006d80 <__aeabi_dsub+0xb4>
 80071c6:	4649      	mov	r1, r9
 80071c8:	4319      	orrs	r1, r3
 80071ca:	d100      	bne.n	80071ce <__aeabi_dsub+0x502>
 80071cc:	e0ae      	b.n	800732c <__aeabi_dsub+0x660>
 80071ce:	4661      	mov	r1, ip
 80071d0:	4664      	mov	r4, ip
 80071d2:	3901      	subs	r1, #1
 80071d4:	2c01      	cmp	r4, #1
 80071d6:	d100      	bne.n	80071da <__aeabi_dsub+0x50e>
 80071d8:	e0e0      	b.n	800739c <__aeabi_dsub+0x6d0>
 80071da:	4c77      	ldr	r4, [pc, #476]	; (80073b8 <__aeabi_dsub+0x6ec>)
 80071dc:	45a4      	cmp	ip, r4
 80071de:	d056      	beq.n	800728e <__aeabi_dsub+0x5c2>
 80071e0:	468c      	mov	ip, r1
 80071e2:	e69a      	b.n	8006f1a <__aeabi_dsub+0x24e>
 80071e4:	4661      	mov	r1, ip
 80071e6:	2220      	movs	r2, #32
 80071e8:	003c      	movs	r4, r7
 80071ea:	1a52      	subs	r2, r2, r1
 80071ec:	4094      	lsls	r4, r2
 80071ee:	0001      	movs	r1, r0
 80071f0:	4090      	lsls	r0, r2
 80071f2:	46a0      	mov	r8, r4
 80071f4:	4664      	mov	r4, ip
 80071f6:	1e42      	subs	r2, r0, #1
 80071f8:	4190      	sbcs	r0, r2
 80071fa:	4662      	mov	r2, ip
 80071fc:	40e1      	lsrs	r1, r4
 80071fe:	4644      	mov	r4, r8
 8007200:	40d7      	lsrs	r7, r2
 8007202:	430c      	orrs	r4, r1
 8007204:	4304      	orrs	r4, r0
 8007206:	44b9      	add	r9, r7
 8007208:	e701      	b.n	800700e <__aeabi_dsub+0x342>
 800720a:	496b      	ldr	r1, [pc, #428]	; (80073b8 <__aeabi_dsub+0x6ec>)
 800720c:	428a      	cmp	r2, r1
 800720e:	d100      	bne.n	8007212 <__aeabi_dsub+0x546>
 8007210:	e70c      	b.n	800702c <__aeabi_dsub+0x360>
 8007212:	1818      	adds	r0, r3, r0
 8007214:	4298      	cmp	r0, r3
 8007216:	419b      	sbcs	r3, r3
 8007218:	444f      	add	r7, r9
 800721a:	425b      	negs	r3, r3
 800721c:	18fb      	adds	r3, r7, r3
 800721e:	07dc      	lsls	r4, r3, #31
 8007220:	0840      	lsrs	r0, r0, #1
 8007222:	085b      	lsrs	r3, r3, #1
 8007224:	469a      	mov	sl, r3
 8007226:	0016      	movs	r6, r2
 8007228:	4304      	orrs	r4, r0
 800722a:	e6d9      	b.n	8006fe0 <__aeabi_dsub+0x314>
 800722c:	2a00      	cmp	r2, #0
 800722e:	d000      	beq.n	8007232 <__aeabi_dsub+0x566>
 8007230:	e081      	b.n	8007336 <__aeabi_dsub+0x66a>
 8007232:	003b      	movs	r3, r7
 8007234:	4303      	orrs	r3, r0
 8007236:	d11d      	bne.n	8007274 <__aeabi_dsub+0x5a8>
 8007238:	2280      	movs	r2, #128	; 0x80
 800723a:	2500      	movs	r5, #0
 800723c:	0312      	lsls	r2, r2, #12
 800723e:	e70b      	b.n	8007058 <__aeabi_dsub+0x38c>
 8007240:	08c0      	lsrs	r0, r0, #3
 8007242:	077b      	lsls	r3, r7, #29
 8007244:	465d      	mov	r5, fp
 8007246:	4303      	orrs	r3, r0
 8007248:	08fa      	lsrs	r2, r7, #3
 800724a:	e6d3      	b.n	8006ff4 <__aeabi_dsub+0x328>
 800724c:	1ac4      	subs	r4, r0, r3
 800724e:	42a0      	cmp	r0, r4
 8007250:	4180      	sbcs	r0, r0
 8007252:	464b      	mov	r3, r9
 8007254:	4240      	negs	r0, r0
 8007256:	1aff      	subs	r7, r7, r3
 8007258:	1a3b      	subs	r3, r7, r0
 800725a:	469a      	mov	sl, r3
 800725c:	465d      	mov	r5, fp
 800725e:	e597      	b.n	8006d90 <__aeabi_dsub+0xc4>
 8007260:	1a1c      	subs	r4, r3, r0
 8007262:	464a      	mov	r2, r9
 8007264:	42a3      	cmp	r3, r4
 8007266:	419b      	sbcs	r3, r3
 8007268:	1bd7      	subs	r7, r2, r7
 800726a:	425b      	negs	r3, r3
 800726c:	1afb      	subs	r3, r7, r3
 800726e:	469a      	mov	sl, r3
 8007270:	2601      	movs	r6, #1
 8007272:	e585      	b.n	8006d80 <__aeabi_dsub+0xb4>
 8007274:	08c0      	lsrs	r0, r0, #3
 8007276:	077b      	lsls	r3, r7, #29
 8007278:	465d      	mov	r5, fp
 800727a:	4303      	orrs	r3, r0
 800727c:	08fa      	lsrs	r2, r7, #3
 800727e:	e6e7      	b.n	8007050 <__aeabi_dsub+0x384>
 8007280:	464a      	mov	r2, r9
 8007282:	08db      	lsrs	r3, r3, #3
 8007284:	0752      	lsls	r2, r2, #29
 8007286:	4313      	orrs	r3, r2
 8007288:	464a      	mov	r2, r9
 800728a:	08d2      	lsrs	r2, r2, #3
 800728c:	e6b5      	b.n	8006ffa <__aeabi_dsub+0x32e>
 800728e:	08c0      	lsrs	r0, r0, #3
 8007290:	077b      	lsls	r3, r7, #29
 8007292:	4303      	orrs	r3, r0
 8007294:	08fa      	lsrs	r2, r7, #3
 8007296:	e6db      	b.n	8007050 <__aeabi_dsub+0x384>
 8007298:	4649      	mov	r1, r9
 800729a:	4319      	orrs	r1, r3
 800729c:	000b      	movs	r3, r1
 800729e:	1e59      	subs	r1, r3, #1
 80072a0:	418b      	sbcs	r3, r1
 80072a2:	001c      	movs	r4, r3
 80072a4:	e653      	b.n	8006f4e <__aeabi_dsub+0x282>
 80072a6:	464d      	mov	r5, r9
 80072a8:	3c20      	subs	r4, #32
 80072aa:	40e5      	lsrs	r5, r4
 80072ac:	2920      	cmp	r1, #32
 80072ae:	d005      	beq.n	80072bc <__aeabi_dsub+0x5f0>
 80072b0:	2440      	movs	r4, #64	; 0x40
 80072b2:	1a64      	subs	r4, r4, r1
 80072b4:	4649      	mov	r1, r9
 80072b6:	40a1      	lsls	r1, r4
 80072b8:	430b      	orrs	r3, r1
 80072ba:	4698      	mov	r8, r3
 80072bc:	4643      	mov	r3, r8
 80072be:	1e5c      	subs	r4, r3, #1
 80072c0:	41a3      	sbcs	r3, r4
 80072c2:	432b      	orrs	r3, r5
 80072c4:	e776      	b.n	80071b4 <__aeabi_dsub+0x4e8>
 80072c6:	2a00      	cmp	r2, #0
 80072c8:	d0e1      	beq.n	800728e <__aeabi_dsub+0x5c2>
 80072ca:	003a      	movs	r2, r7
 80072cc:	08db      	lsrs	r3, r3, #3
 80072ce:	4302      	orrs	r2, r0
 80072d0:	d100      	bne.n	80072d4 <__aeabi_dsub+0x608>
 80072d2:	e6b8      	b.n	8007046 <__aeabi_dsub+0x37a>
 80072d4:	464a      	mov	r2, r9
 80072d6:	0752      	lsls	r2, r2, #29
 80072d8:	2480      	movs	r4, #128	; 0x80
 80072da:	4313      	orrs	r3, r2
 80072dc:	464a      	mov	r2, r9
 80072de:	0324      	lsls	r4, r4, #12
 80072e0:	08d2      	lsrs	r2, r2, #3
 80072e2:	4222      	tst	r2, r4
 80072e4:	d007      	beq.n	80072f6 <__aeabi_dsub+0x62a>
 80072e6:	08fe      	lsrs	r6, r7, #3
 80072e8:	4226      	tst	r6, r4
 80072ea:	d104      	bne.n	80072f6 <__aeabi_dsub+0x62a>
 80072ec:	465d      	mov	r5, fp
 80072ee:	0032      	movs	r2, r6
 80072f0:	08c3      	lsrs	r3, r0, #3
 80072f2:	077f      	lsls	r7, r7, #29
 80072f4:	433b      	orrs	r3, r7
 80072f6:	0f59      	lsrs	r1, r3, #29
 80072f8:	00db      	lsls	r3, r3, #3
 80072fa:	0749      	lsls	r1, r1, #29
 80072fc:	08db      	lsrs	r3, r3, #3
 80072fe:	430b      	orrs	r3, r1
 8007300:	e6a6      	b.n	8007050 <__aeabi_dsub+0x384>
 8007302:	1ac4      	subs	r4, r0, r3
 8007304:	42a0      	cmp	r0, r4
 8007306:	4180      	sbcs	r0, r0
 8007308:	464b      	mov	r3, r9
 800730a:	4240      	negs	r0, r0
 800730c:	1aff      	subs	r7, r7, r3
 800730e:	1a3b      	subs	r3, r7, r0
 8007310:	469a      	mov	sl, r3
 8007312:	465d      	mov	r5, fp
 8007314:	2601      	movs	r6, #1
 8007316:	e533      	b.n	8006d80 <__aeabi_dsub+0xb4>
 8007318:	003b      	movs	r3, r7
 800731a:	4303      	orrs	r3, r0
 800731c:	d100      	bne.n	8007320 <__aeabi_dsub+0x654>
 800731e:	e715      	b.n	800714c <__aeabi_dsub+0x480>
 8007320:	08c0      	lsrs	r0, r0, #3
 8007322:	077b      	lsls	r3, r7, #29
 8007324:	465d      	mov	r5, fp
 8007326:	4303      	orrs	r3, r0
 8007328:	08fa      	lsrs	r2, r7, #3
 800732a:	e666      	b.n	8006ffa <__aeabi_dsub+0x32e>
 800732c:	08c0      	lsrs	r0, r0, #3
 800732e:	077b      	lsls	r3, r7, #29
 8007330:	4303      	orrs	r3, r0
 8007332:	08fa      	lsrs	r2, r7, #3
 8007334:	e65e      	b.n	8006ff4 <__aeabi_dsub+0x328>
 8007336:	003a      	movs	r2, r7
 8007338:	08db      	lsrs	r3, r3, #3
 800733a:	4302      	orrs	r2, r0
 800733c:	d100      	bne.n	8007340 <__aeabi_dsub+0x674>
 800733e:	e682      	b.n	8007046 <__aeabi_dsub+0x37a>
 8007340:	464a      	mov	r2, r9
 8007342:	0752      	lsls	r2, r2, #29
 8007344:	2480      	movs	r4, #128	; 0x80
 8007346:	4313      	orrs	r3, r2
 8007348:	464a      	mov	r2, r9
 800734a:	0324      	lsls	r4, r4, #12
 800734c:	08d2      	lsrs	r2, r2, #3
 800734e:	4222      	tst	r2, r4
 8007350:	d007      	beq.n	8007362 <__aeabi_dsub+0x696>
 8007352:	08fe      	lsrs	r6, r7, #3
 8007354:	4226      	tst	r6, r4
 8007356:	d104      	bne.n	8007362 <__aeabi_dsub+0x696>
 8007358:	465d      	mov	r5, fp
 800735a:	0032      	movs	r2, r6
 800735c:	08c3      	lsrs	r3, r0, #3
 800735e:	077f      	lsls	r7, r7, #29
 8007360:	433b      	orrs	r3, r7
 8007362:	0f59      	lsrs	r1, r3, #29
 8007364:	00db      	lsls	r3, r3, #3
 8007366:	08db      	lsrs	r3, r3, #3
 8007368:	0749      	lsls	r1, r1, #29
 800736a:	430b      	orrs	r3, r1
 800736c:	e670      	b.n	8007050 <__aeabi_dsub+0x384>
 800736e:	08c0      	lsrs	r0, r0, #3
 8007370:	077b      	lsls	r3, r7, #29
 8007372:	4303      	orrs	r3, r0
 8007374:	08fa      	lsrs	r2, r7, #3
 8007376:	e640      	b.n	8006ffa <__aeabi_dsub+0x32e>
 8007378:	464c      	mov	r4, r9
 800737a:	3920      	subs	r1, #32
 800737c:	40cc      	lsrs	r4, r1
 800737e:	4661      	mov	r1, ip
 8007380:	2920      	cmp	r1, #32
 8007382:	d006      	beq.n	8007392 <__aeabi_dsub+0x6c6>
 8007384:	4666      	mov	r6, ip
 8007386:	2140      	movs	r1, #64	; 0x40
 8007388:	1b89      	subs	r1, r1, r6
 800738a:	464e      	mov	r6, r9
 800738c:	408e      	lsls	r6, r1
 800738e:	4333      	orrs	r3, r6
 8007390:	4698      	mov	r8, r3
 8007392:	4643      	mov	r3, r8
 8007394:	1e59      	subs	r1, r3, #1
 8007396:	418b      	sbcs	r3, r1
 8007398:	431c      	orrs	r4, r3
 800739a:	e5d8      	b.n	8006f4e <__aeabi_dsub+0x282>
 800739c:	181c      	adds	r4, r3, r0
 800739e:	4284      	cmp	r4, r0
 80073a0:	4180      	sbcs	r0, r0
 80073a2:	444f      	add	r7, r9
 80073a4:	46ba      	mov	sl, r7
 80073a6:	4240      	negs	r0, r0
 80073a8:	4482      	add	sl, r0
 80073aa:	e6d9      	b.n	8007160 <__aeabi_dsub+0x494>
 80073ac:	4653      	mov	r3, sl
 80073ae:	4323      	orrs	r3, r4
 80073b0:	d100      	bne.n	80073b4 <__aeabi_dsub+0x6e8>
 80073b2:	e6cb      	b.n	800714c <__aeabi_dsub+0x480>
 80073b4:	e614      	b.n	8006fe0 <__aeabi_dsub+0x314>
 80073b6:	46c0      	nop			; (mov r8, r8)
 80073b8:	000007ff 	.word	0x000007ff
 80073bc:	ff7fffff 	.word	0xff7fffff
 80073c0:	000007fe 	.word	0x000007fe
 80073c4:	2300      	movs	r3, #0
 80073c6:	4a01      	ldr	r2, [pc, #4]	; (80073cc <__aeabi_dsub+0x700>)
 80073c8:	001c      	movs	r4, r3
 80073ca:	e529      	b.n	8006e20 <__aeabi_dsub+0x154>
 80073cc:	000007ff 	.word	0x000007ff

080073d0 <__aeabi_d2iz>:
 80073d0:	000a      	movs	r2, r1
 80073d2:	b530      	push	{r4, r5, lr}
 80073d4:	4c13      	ldr	r4, [pc, #76]	; (8007424 <__aeabi_d2iz+0x54>)
 80073d6:	0053      	lsls	r3, r2, #1
 80073d8:	0309      	lsls	r1, r1, #12
 80073da:	0005      	movs	r5, r0
 80073dc:	0b09      	lsrs	r1, r1, #12
 80073de:	2000      	movs	r0, #0
 80073e0:	0d5b      	lsrs	r3, r3, #21
 80073e2:	0fd2      	lsrs	r2, r2, #31
 80073e4:	42a3      	cmp	r3, r4
 80073e6:	dd04      	ble.n	80073f2 <__aeabi_d2iz+0x22>
 80073e8:	480f      	ldr	r0, [pc, #60]	; (8007428 <__aeabi_d2iz+0x58>)
 80073ea:	4283      	cmp	r3, r0
 80073ec:	dd02      	ble.n	80073f4 <__aeabi_d2iz+0x24>
 80073ee:	4b0f      	ldr	r3, [pc, #60]	; (800742c <__aeabi_d2iz+0x5c>)
 80073f0:	18d0      	adds	r0, r2, r3
 80073f2:	bd30      	pop	{r4, r5, pc}
 80073f4:	2080      	movs	r0, #128	; 0x80
 80073f6:	0340      	lsls	r0, r0, #13
 80073f8:	4301      	orrs	r1, r0
 80073fa:	480d      	ldr	r0, [pc, #52]	; (8007430 <__aeabi_d2iz+0x60>)
 80073fc:	1ac0      	subs	r0, r0, r3
 80073fe:	281f      	cmp	r0, #31
 8007400:	dd08      	ble.n	8007414 <__aeabi_d2iz+0x44>
 8007402:	480c      	ldr	r0, [pc, #48]	; (8007434 <__aeabi_d2iz+0x64>)
 8007404:	1ac3      	subs	r3, r0, r3
 8007406:	40d9      	lsrs	r1, r3
 8007408:	000b      	movs	r3, r1
 800740a:	4258      	negs	r0, r3
 800740c:	2a00      	cmp	r2, #0
 800740e:	d1f0      	bne.n	80073f2 <__aeabi_d2iz+0x22>
 8007410:	0018      	movs	r0, r3
 8007412:	e7ee      	b.n	80073f2 <__aeabi_d2iz+0x22>
 8007414:	4c08      	ldr	r4, [pc, #32]	; (8007438 <__aeabi_d2iz+0x68>)
 8007416:	40c5      	lsrs	r5, r0
 8007418:	46a4      	mov	ip, r4
 800741a:	4463      	add	r3, ip
 800741c:	4099      	lsls	r1, r3
 800741e:	000b      	movs	r3, r1
 8007420:	432b      	orrs	r3, r5
 8007422:	e7f2      	b.n	800740a <__aeabi_d2iz+0x3a>
 8007424:	000003fe 	.word	0x000003fe
 8007428:	0000041d 	.word	0x0000041d
 800742c:	7fffffff 	.word	0x7fffffff
 8007430:	00000433 	.word	0x00000433
 8007434:	00000413 	.word	0x00000413
 8007438:	fffffbed 	.word	0xfffffbed

0800743c <__aeabi_ui2d>:
 800743c:	b510      	push	{r4, lr}
 800743e:	1e04      	subs	r4, r0, #0
 8007440:	d010      	beq.n	8007464 <__aeabi_ui2d+0x28>
 8007442:	f000 f85f 	bl	8007504 <__clzsi2>
 8007446:	4b0f      	ldr	r3, [pc, #60]	; (8007484 <__aeabi_ui2d+0x48>)
 8007448:	1a1b      	subs	r3, r3, r0
 800744a:	280a      	cmp	r0, #10
 800744c:	dc11      	bgt.n	8007472 <__aeabi_ui2d+0x36>
 800744e:	220b      	movs	r2, #11
 8007450:	0021      	movs	r1, r4
 8007452:	1a12      	subs	r2, r2, r0
 8007454:	40d1      	lsrs	r1, r2
 8007456:	3015      	adds	r0, #21
 8007458:	030a      	lsls	r2, r1, #12
 800745a:	055b      	lsls	r3, r3, #21
 800745c:	4084      	lsls	r4, r0
 800745e:	0b12      	lsrs	r2, r2, #12
 8007460:	0d5b      	lsrs	r3, r3, #21
 8007462:	e001      	b.n	8007468 <__aeabi_ui2d+0x2c>
 8007464:	2300      	movs	r3, #0
 8007466:	2200      	movs	r2, #0
 8007468:	051b      	lsls	r3, r3, #20
 800746a:	4313      	orrs	r3, r2
 800746c:	0020      	movs	r0, r4
 800746e:	0019      	movs	r1, r3
 8007470:	bd10      	pop	{r4, pc}
 8007472:	0022      	movs	r2, r4
 8007474:	380b      	subs	r0, #11
 8007476:	4082      	lsls	r2, r0
 8007478:	055b      	lsls	r3, r3, #21
 800747a:	0312      	lsls	r2, r2, #12
 800747c:	2400      	movs	r4, #0
 800747e:	0b12      	lsrs	r2, r2, #12
 8007480:	0d5b      	lsrs	r3, r3, #21
 8007482:	e7f1      	b.n	8007468 <__aeabi_ui2d+0x2c>
 8007484:	0000041e 	.word	0x0000041e

08007488 <__aeabi_cdrcmple>:
 8007488:	4684      	mov	ip, r0
 800748a:	0010      	movs	r0, r2
 800748c:	4662      	mov	r2, ip
 800748e:	468c      	mov	ip, r1
 8007490:	0019      	movs	r1, r3
 8007492:	4663      	mov	r3, ip
 8007494:	e000      	b.n	8007498 <__aeabi_cdcmpeq>
 8007496:	46c0      	nop			; (mov r8, r8)

08007498 <__aeabi_cdcmpeq>:
 8007498:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800749a:	f000 f905 	bl	80076a8 <__ledf2>
 800749e:	2800      	cmp	r0, #0
 80074a0:	d401      	bmi.n	80074a6 <__aeabi_cdcmpeq+0xe>
 80074a2:	2100      	movs	r1, #0
 80074a4:	42c8      	cmn	r0, r1
 80074a6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080074a8 <__aeabi_dcmpeq>:
 80074a8:	b510      	push	{r4, lr}
 80074aa:	f000 f855 	bl	8007558 <__eqdf2>
 80074ae:	4240      	negs	r0, r0
 80074b0:	3001      	adds	r0, #1
 80074b2:	bd10      	pop	{r4, pc}

080074b4 <__aeabi_dcmplt>:
 80074b4:	b510      	push	{r4, lr}
 80074b6:	f000 f8f7 	bl	80076a8 <__ledf2>
 80074ba:	2800      	cmp	r0, #0
 80074bc:	db01      	blt.n	80074c2 <__aeabi_dcmplt+0xe>
 80074be:	2000      	movs	r0, #0
 80074c0:	bd10      	pop	{r4, pc}
 80074c2:	2001      	movs	r0, #1
 80074c4:	bd10      	pop	{r4, pc}
 80074c6:	46c0      	nop			; (mov r8, r8)

080074c8 <__aeabi_dcmple>:
 80074c8:	b510      	push	{r4, lr}
 80074ca:	f000 f8ed 	bl	80076a8 <__ledf2>
 80074ce:	2800      	cmp	r0, #0
 80074d0:	dd01      	ble.n	80074d6 <__aeabi_dcmple+0xe>
 80074d2:	2000      	movs	r0, #0
 80074d4:	bd10      	pop	{r4, pc}
 80074d6:	2001      	movs	r0, #1
 80074d8:	bd10      	pop	{r4, pc}
 80074da:	46c0      	nop			; (mov r8, r8)

080074dc <__aeabi_dcmpgt>:
 80074dc:	b510      	push	{r4, lr}
 80074de:	f000 f87d 	bl	80075dc <__gedf2>
 80074e2:	2800      	cmp	r0, #0
 80074e4:	dc01      	bgt.n	80074ea <__aeabi_dcmpgt+0xe>
 80074e6:	2000      	movs	r0, #0
 80074e8:	bd10      	pop	{r4, pc}
 80074ea:	2001      	movs	r0, #1
 80074ec:	bd10      	pop	{r4, pc}
 80074ee:	46c0      	nop			; (mov r8, r8)

080074f0 <__aeabi_dcmpge>:
 80074f0:	b510      	push	{r4, lr}
 80074f2:	f000 f873 	bl	80075dc <__gedf2>
 80074f6:	2800      	cmp	r0, #0
 80074f8:	da01      	bge.n	80074fe <__aeabi_dcmpge+0xe>
 80074fa:	2000      	movs	r0, #0
 80074fc:	bd10      	pop	{r4, pc}
 80074fe:	2001      	movs	r0, #1
 8007500:	bd10      	pop	{r4, pc}
 8007502:	46c0      	nop			; (mov r8, r8)

08007504 <__clzsi2>:
 8007504:	211c      	movs	r1, #28
 8007506:	2301      	movs	r3, #1
 8007508:	041b      	lsls	r3, r3, #16
 800750a:	4298      	cmp	r0, r3
 800750c:	d301      	bcc.n	8007512 <__clzsi2+0xe>
 800750e:	0c00      	lsrs	r0, r0, #16
 8007510:	3910      	subs	r1, #16
 8007512:	0a1b      	lsrs	r3, r3, #8
 8007514:	4298      	cmp	r0, r3
 8007516:	d301      	bcc.n	800751c <__clzsi2+0x18>
 8007518:	0a00      	lsrs	r0, r0, #8
 800751a:	3908      	subs	r1, #8
 800751c:	091b      	lsrs	r3, r3, #4
 800751e:	4298      	cmp	r0, r3
 8007520:	d301      	bcc.n	8007526 <__clzsi2+0x22>
 8007522:	0900      	lsrs	r0, r0, #4
 8007524:	3904      	subs	r1, #4
 8007526:	a202      	add	r2, pc, #8	; (adr r2, 8007530 <__clzsi2+0x2c>)
 8007528:	5c10      	ldrb	r0, [r2, r0]
 800752a:	1840      	adds	r0, r0, r1
 800752c:	4770      	bx	lr
 800752e:	46c0      	nop			; (mov r8, r8)
 8007530:	02020304 	.word	0x02020304
 8007534:	01010101 	.word	0x01010101
	...

08007540 <__clzdi2>:
 8007540:	b510      	push	{r4, lr}
 8007542:	2900      	cmp	r1, #0
 8007544:	d103      	bne.n	800754e <__clzdi2+0xe>
 8007546:	f7ff ffdd 	bl	8007504 <__clzsi2>
 800754a:	3020      	adds	r0, #32
 800754c:	e002      	b.n	8007554 <__clzdi2+0x14>
 800754e:	0008      	movs	r0, r1
 8007550:	f7ff ffd8 	bl	8007504 <__clzsi2>
 8007554:	bd10      	pop	{r4, pc}
 8007556:	46c0      	nop			; (mov r8, r8)

08007558 <__eqdf2>:
 8007558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800755a:	464e      	mov	r6, r9
 800755c:	4645      	mov	r5, r8
 800755e:	46de      	mov	lr, fp
 8007560:	4657      	mov	r7, sl
 8007562:	4690      	mov	r8, r2
 8007564:	b5e0      	push	{r5, r6, r7, lr}
 8007566:	0017      	movs	r7, r2
 8007568:	031a      	lsls	r2, r3, #12
 800756a:	0b12      	lsrs	r2, r2, #12
 800756c:	0005      	movs	r5, r0
 800756e:	4684      	mov	ip, r0
 8007570:	4819      	ldr	r0, [pc, #100]	; (80075d8 <__eqdf2+0x80>)
 8007572:	030e      	lsls	r6, r1, #12
 8007574:	004c      	lsls	r4, r1, #1
 8007576:	4691      	mov	r9, r2
 8007578:	005a      	lsls	r2, r3, #1
 800757a:	0fdb      	lsrs	r3, r3, #31
 800757c:	469b      	mov	fp, r3
 800757e:	0b36      	lsrs	r6, r6, #12
 8007580:	0d64      	lsrs	r4, r4, #21
 8007582:	0fc9      	lsrs	r1, r1, #31
 8007584:	0d52      	lsrs	r2, r2, #21
 8007586:	4284      	cmp	r4, r0
 8007588:	d019      	beq.n	80075be <__eqdf2+0x66>
 800758a:	4282      	cmp	r2, r0
 800758c:	d010      	beq.n	80075b0 <__eqdf2+0x58>
 800758e:	2001      	movs	r0, #1
 8007590:	4294      	cmp	r4, r2
 8007592:	d10e      	bne.n	80075b2 <__eqdf2+0x5a>
 8007594:	454e      	cmp	r6, r9
 8007596:	d10c      	bne.n	80075b2 <__eqdf2+0x5a>
 8007598:	2001      	movs	r0, #1
 800759a:	45c4      	cmp	ip, r8
 800759c:	d109      	bne.n	80075b2 <__eqdf2+0x5a>
 800759e:	4559      	cmp	r1, fp
 80075a0:	d017      	beq.n	80075d2 <__eqdf2+0x7a>
 80075a2:	2c00      	cmp	r4, #0
 80075a4:	d105      	bne.n	80075b2 <__eqdf2+0x5a>
 80075a6:	0030      	movs	r0, r6
 80075a8:	4328      	orrs	r0, r5
 80075aa:	1e43      	subs	r3, r0, #1
 80075ac:	4198      	sbcs	r0, r3
 80075ae:	e000      	b.n	80075b2 <__eqdf2+0x5a>
 80075b0:	2001      	movs	r0, #1
 80075b2:	bcf0      	pop	{r4, r5, r6, r7}
 80075b4:	46bb      	mov	fp, r7
 80075b6:	46b2      	mov	sl, r6
 80075b8:	46a9      	mov	r9, r5
 80075ba:	46a0      	mov	r8, r4
 80075bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075be:	0033      	movs	r3, r6
 80075c0:	2001      	movs	r0, #1
 80075c2:	432b      	orrs	r3, r5
 80075c4:	d1f5      	bne.n	80075b2 <__eqdf2+0x5a>
 80075c6:	42a2      	cmp	r2, r4
 80075c8:	d1f3      	bne.n	80075b2 <__eqdf2+0x5a>
 80075ca:	464b      	mov	r3, r9
 80075cc:	433b      	orrs	r3, r7
 80075ce:	d1f0      	bne.n	80075b2 <__eqdf2+0x5a>
 80075d0:	e7e2      	b.n	8007598 <__eqdf2+0x40>
 80075d2:	2000      	movs	r0, #0
 80075d4:	e7ed      	b.n	80075b2 <__eqdf2+0x5a>
 80075d6:	46c0      	nop			; (mov r8, r8)
 80075d8:	000007ff 	.word	0x000007ff

080075dc <__gedf2>:
 80075dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075de:	4647      	mov	r7, r8
 80075e0:	46ce      	mov	lr, r9
 80075e2:	0004      	movs	r4, r0
 80075e4:	0018      	movs	r0, r3
 80075e6:	0016      	movs	r6, r2
 80075e8:	031b      	lsls	r3, r3, #12
 80075ea:	0b1b      	lsrs	r3, r3, #12
 80075ec:	4d2d      	ldr	r5, [pc, #180]	; (80076a4 <__gedf2+0xc8>)
 80075ee:	004a      	lsls	r2, r1, #1
 80075f0:	4699      	mov	r9, r3
 80075f2:	b580      	push	{r7, lr}
 80075f4:	0043      	lsls	r3, r0, #1
 80075f6:	030f      	lsls	r7, r1, #12
 80075f8:	46a4      	mov	ip, r4
 80075fa:	46b0      	mov	r8, r6
 80075fc:	0b3f      	lsrs	r7, r7, #12
 80075fe:	0d52      	lsrs	r2, r2, #21
 8007600:	0fc9      	lsrs	r1, r1, #31
 8007602:	0d5b      	lsrs	r3, r3, #21
 8007604:	0fc0      	lsrs	r0, r0, #31
 8007606:	42aa      	cmp	r2, r5
 8007608:	d021      	beq.n	800764e <__gedf2+0x72>
 800760a:	42ab      	cmp	r3, r5
 800760c:	d013      	beq.n	8007636 <__gedf2+0x5a>
 800760e:	2a00      	cmp	r2, #0
 8007610:	d122      	bne.n	8007658 <__gedf2+0x7c>
 8007612:	433c      	orrs	r4, r7
 8007614:	2b00      	cmp	r3, #0
 8007616:	d102      	bne.n	800761e <__gedf2+0x42>
 8007618:	464d      	mov	r5, r9
 800761a:	432e      	orrs	r6, r5
 800761c:	d022      	beq.n	8007664 <__gedf2+0x88>
 800761e:	2c00      	cmp	r4, #0
 8007620:	d010      	beq.n	8007644 <__gedf2+0x68>
 8007622:	4281      	cmp	r1, r0
 8007624:	d022      	beq.n	800766c <__gedf2+0x90>
 8007626:	2002      	movs	r0, #2
 8007628:	3901      	subs	r1, #1
 800762a:	4008      	ands	r0, r1
 800762c:	3801      	subs	r0, #1
 800762e:	bcc0      	pop	{r6, r7}
 8007630:	46b9      	mov	r9, r7
 8007632:	46b0      	mov	r8, r6
 8007634:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007636:	464d      	mov	r5, r9
 8007638:	432e      	orrs	r6, r5
 800763a:	d129      	bne.n	8007690 <__gedf2+0xb4>
 800763c:	2a00      	cmp	r2, #0
 800763e:	d1f0      	bne.n	8007622 <__gedf2+0x46>
 8007640:	433c      	orrs	r4, r7
 8007642:	d1ee      	bne.n	8007622 <__gedf2+0x46>
 8007644:	2800      	cmp	r0, #0
 8007646:	d1f2      	bne.n	800762e <__gedf2+0x52>
 8007648:	2001      	movs	r0, #1
 800764a:	4240      	negs	r0, r0
 800764c:	e7ef      	b.n	800762e <__gedf2+0x52>
 800764e:	003d      	movs	r5, r7
 8007650:	4325      	orrs	r5, r4
 8007652:	d11d      	bne.n	8007690 <__gedf2+0xb4>
 8007654:	4293      	cmp	r3, r2
 8007656:	d0ee      	beq.n	8007636 <__gedf2+0x5a>
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1e2      	bne.n	8007622 <__gedf2+0x46>
 800765c:	464c      	mov	r4, r9
 800765e:	4326      	orrs	r6, r4
 8007660:	d1df      	bne.n	8007622 <__gedf2+0x46>
 8007662:	e7e0      	b.n	8007626 <__gedf2+0x4a>
 8007664:	2000      	movs	r0, #0
 8007666:	2c00      	cmp	r4, #0
 8007668:	d0e1      	beq.n	800762e <__gedf2+0x52>
 800766a:	e7dc      	b.n	8007626 <__gedf2+0x4a>
 800766c:	429a      	cmp	r2, r3
 800766e:	dc0a      	bgt.n	8007686 <__gedf2+0xaa>
 8007670:	dbe8      	blt.n	8007644 <__gedf2+0x68>
 8007672:	454f      	cmp	r7, r9
 8007674:	d8d7      	bhi.n	8007626 <__gedf2+0x4a>
 8007676:	d00e      	beq.n	8007696 <__gedf2+0xba>
 8007678:	2000      	movs	r0, #0
 800767a:	454f      	cmp	r7, r9
 800767c:	d2d7      	bcs.n	800762e <__gedf2+0x52>
 800767e:	2900      	cmp	r1, #0
 8007680:	d0e2      	beq.n	8007648 <__gedf2+0x6c>
 8007682:	0008      	movs	r0, r1
 8007684:	e7d3      	b.n	800762e <__gedf2+0x52>
 8007686:	4243      	negs	r3, r0
 8007688:	4158      	adcs	r0, r3
 800768a:	0040      	lsls	r0, r0, #1
 800768c:	3801      	subs	r0, #1
 800768e:	e7ce      	b.n	800762e <__gedf2+0x52>
 8007690:	2002      	movs	r0, #2
 8007692:	4240      	negs	r0, r0
 8007694:	e7cb      	b.n	800762e <__gedf2+0x52>
 8007696:	45c4      	cmp	ip, r8
 8007698:	d8c5      	bhi.n	8007626 <__gedf2+0x4a>
 800769a:	2000      	movs	r0, #0
 800769c:	45c4      	cmp	ip, r8
 800769e:	d2c6      	bcs.n	800762e <__gedf2+0x52>
 80076a0:	e7ed      	b.n	800767e <__gedf2+0xa2>
 80076a2:	46c0      	nop			; (mov r8, r8)
 80076a4:	000007ff 	.word	0x000007ff

080076a8 <__ledf2>:
 80076a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076aa:	4647      	mov	r7, r8
 80076ac:	46ce      	mov	lr, r9
 80076ae:	0004      	movs	r4, r0
 80076b0:	0018      	movs	r0, r3
 80076b2:	0016      	movs	r6, r2
 80076b4:	031b      	lsls	r3, r3, #12
 80076b6:	0b1b      	lsrs	r3, r3, #12
 80076b8:	4d2c      	ldr	r5, [pc, #176]	; (800776c <__ledf2+0xc4>)
 80076ba:	004a      	lsls	r2, r1, #1
 80076bc:	4699      	mov	r9, r3
 80076be:	b580      	push	{r7, lr}
 80076c0:	0043      	lsls	r3, r0, #1
 80076c2:	030f      	lsls	r7, r1, #12
 80076c4:	46a4      	mov	ip, r4
 80076c6:	46b0      	mov	r8, r6
 80076c8:	0b3f      	lsrs	r7, r7, #12
 80076ca:	0d52      	lsrs	r2, r2, #21
 80076cc:	0fc9      	lsrs	r1, r1, #31
 80076ce:	0d5b      	lsrs	r3, r3, #21
 80076d0:	0fc0      	lsrs	r0, r0, #31
 80076d2:	42aa      	cmp	r2, r5
 80076d4:	d00d      	beq.n	80076f2 <__ledf2+0x4a>
 80076d6:	42ab      	cmp	r3, r5
 80076d8:	d010      	beq.n	80076fc <__ledf2+0x54>
 80076da:	2a00      	cmp	r2, #0
 80076dc:	d127      	bne.n	800772e <__ledf2+0x86>
 80076de:	433c      	orrs	r4, r7
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d111      	bne.n	8007708 <__ledf2+0x60>
 80076e4:	464d      	mov	r5, r9
 80076e6:	432e      	orrs	r6, r5
 80076e8:	d10e      	bne.n	8007708 <__ledf2+0x60>
 80076ea:	2000      	movs	r0, #0
 80076ec:	2c00      	cmp	r4, #0
 80076ee:	d015      	beq.n	800771c <__ledf2+0x74>
 80076f0:	e00e      	b.n	8007710 <__ledf2+0x68>
 80076f2:	003d      	movs	r5, r7
 80076f4:	4325      	orrs	r5, r4
 80076f6:	d110      	bne.n	800771a <__ledf2+0x72>
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d118      	bne.n	800772e <__ledf2+0x86>
 80076fc:	464d      	mov	r5, r9
 80076fe:	432e      	orrs	r6, r5
 8007700:	d10b      	bne.n	800771a <__ledf2+0x72>
 8007702:	2a00      	cmp	r2, #0
 8007704:	d102      	bne.n	800770c <__ledf2+0x64>
 8007706:	433c      	orrs	r4, r7
 8007708:	2c00      	cmp	r4, #0
 800770a:	d00b      	beq.n	8007724 <__ledf2+0x7c>
 800770c:	4281      	cmp	r1, r0
 800770e:	d014      	beq.n	800773a <__ledf2+0x92>
 8007710:	2002      	movs	r0, #2
 8007712:	3901      	subs	r1, #1
 8007714:	4008      	ands	r0, r1
 8007716:	3801      	subs	r0, #1
 8007718:	e000      	b.n	800771c <__ledf2+0x74>
 800771a:	2002      	movs	r0, #2
 800771c:	bcc0      	pop	{r6, r7}
 800771e:	46b9      	mov	r9, r7
 8007720:	46b0      	mov	r8, r6
 8007722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007724:	2800      	cmp	r0, #0
 8007726:	d1f9      	bne.n	800771c <__ledf2+0x74>
 8007728:	2001      	movs	r0, #1
 800772a:	4240      	negs	r0, r0
 800772c:	e7f6      	b.n	800771c <__ledf2+0x74>
 800772e:	2b00      	cmp	r3, #0
 8007730:	d1ec      	bne.n	800770c <__ledf2+0x64>
 8007732:	464c      	mov	r4, r9
 8007734:	4326      	orrs	r6, r4
 8007736:	d1e9      	bne.n	800770c <__ledf2+0x64>
 8007738:	e7ea      	b.n	8007710 <__ledf2+0x68>
 800773a:	429a      	cmp	r2, r3
 800773c:	dd04      	ble.n	8007748 <__ledf2+0xa0>
 800773e:	4243      	negs	r3, r0
 8007740:	4158      	adcs	r0, r3
 8007742:	0040      	lsls	r0, r0, #1
 8007744:	3801      	subs	r0, #1
 8007746:	e7e9      	b.n	800771c <__ledf2+0x74>
 8007748:	429a      	cmp	r2, r3
 800774a:	dbeb      	blt.n	8007724 <__ledf2+0x7c>
 800774c:	454f      	cmp	r7, r9
 800774e:	d8df      	bhi.n	8007710 <__ledf2+0x68>
 8007750:	d006      	beq.n	8007760 <__ledf2+0xb8>
 8007752:	2000      	movs	r0, #0
 8007754:	454f      	cmp	r7, r9
 8007756:	d2e1      	bcs.n	800771c <__ledf2+0x74>
 8007758:	2900      	cmp	r1, #0
 800775a:	d0e5      	beq.n	8007728 <__ledf2+0x80>
 800775c:	0008      	movs	r0, r1
 800775e:	e7dd      	b.n	800771c <__ledf2+0x74>
 8007760:	45c4      	cmp	ip, r8
 8007762:	d8d5      	bhi.n	8007710 <__ledf2+0x68>
 8007764:	2000      	movs	r0, #0
 8007766:	45c4      	cmp	ip, r8
 8007768:	d2d8      	bcs.n	800771c <__ledf2+0x74>
 800776a:	e7f5      	b.n	8007758 <__ledf2+0xb0>
 800776c:	000007ff 	.word	0x000007ff

08007770 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b082      	sub	sp, #8
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	2201      	movs	r2, #1
 800777e:	431a      	orrs	r2, r3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	601a      	str	r2, [r3, #0]
}
 8007784:	46c0      	nop			; (mov r8, r8)
 8007786:	46bd      	mov	sp, r7
 8007788:	b002      	add	sp, #8
 800778a:	bd80      	pop	{r7, pc}

0800778c <LL_TIM_SetCounter>:
  * @param  TIMx Timer instance
  * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b082      	sub	sp, #8
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	683a      	ldr	r2, [r7, #0]
 800779a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800779c:	46c0      	nop			; (mov r8, r8)
 800779e:	46bd      	mov	sp, r7
 80077a0:	b002      	add	sp, #8
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b082      	sub	sp, #8
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2202      	movs	r2, #2
 80077b0:	4252      	negs	r2, r2
 80077b2:	611a      	str	r2, [r3, #16]
}
 80077b4:	46c0      	nop			; (mov r8, r8)
 80077b6:	46bd      	mov	sp, r7
 80077b8:	b002      	add	sp, #8
 80077ba:	bd80      	pop	{r7, pc}

080077bc <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b082      	sub	sp, #8
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	2201      	movs	r2, #1
 80077ca:	431a      	orrs	r2, r3
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	60da      	str	r2, [r3, #12]
}
 80077d0:	46c0      	nop			; (mov r8, r8)
 80077d2:	46bd      	mov	sp, r7
 80077d4:	b002      	add	sp, #8
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <app_init>:
volatile Adjustment_StateTypedef currentState = ADJUSTMENT_VOLTAGE;

/*
 * Initialization function
 */
void app_init(void){
 80077d8:	b580      	push	{r7, lr}
 80077da:	af00      	add	r7, sp, #0

	g = 5;
 80077dc:	4b0b      	ldr	r3, [pc, #44]	; (800780c <app_init+0x34>)
 80077de:	2205      	movs	r2, #5
 80077e0:	601a      	str	r2, [r3, #0]

	//TIM7 initialization
	LL_TIM_EnableIT_UPDATE(TIM7); //Enable interrupt generation when timer goes to max value and UPDATE event flag is set
 80077e2:	4b0b      	ldr	r3, [pc, #44]	; (8007810 <app_init+0x38>)
 80077e4:	0018      	movs	r0, r3
 80077e6:	f7ff ffe9 	bl	80077bc <LL_TIM_EnableIT_UPDATE>
	LL_TIM_ClearFlag_UPDATE(TIM7); //Clear update flag on TIMER7
 80077ea:	4b09      	ldr	r3, [pc, #36]	; (8007810 <app_init+0x38>)
 80077ec:	0018      	movs	r0, r3
 80077ee:	f7ff ffd9 	bl	80077a4 <LL_TIM_ClearFlag_UPDATE>

	//Calibrate and start ADC sensing with DMA
	HAL_ADCEx_Calibration_Start(&hadc1);
 80077f2:	4b08      	ldr	r3, [pc, #32]	; (8007814 <app_init+0x3c>)
 80077f4:	0018      	movs	r0, r3
 80077f6:	f003 fa23 	bl	800ac40 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&aADCxConvertedValues, ADC_NUM_OF_SAMPLES);
 80077fa:	4907      	ldr	r1, [pc, #28]	; (8007818 <app_init+0x40>)
 80077fc:	4b05      	ldr	r3, [pc, #20]	; (8007814 <app_init+0x3c>)
 80077fe:	2202      	movs	r2, #2
 8007800:	0018      	movs	r0, r3
 8007802:	f002 fd95 	bl	800a330 <HAL_ADC_Start_DMA>
	//Print decimal points and initial values
	//max7219_PrintItos(SEGMENT_2, 4, current, 4);
	//max7219_PrintItos(SEGMENT_1, 4, voltage, 3);


}
 8007806:	46c0      	nop			; (mov r8, r8)
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}
 800780c:	2000024c 	.word	0x2000024c
 8007810:	40001400 	.word	0x40001400
 8007814:	20000254 	.word	0x20000254
 8007818:	20000248 	.word	0x20000248

0800781c <app_loop>:
*/

/*
 * Loop function
 */
void app_loop(void){
 800781c:	b580      	push	{r7, lr}
 800781e:	b082      	sub	sp, #8
 8007820:	af02      	add	r7, sp, #8

	//Blink digit based on specified adjustment
	switch(currentState)
 8007822:	4b11      	ldr	r3, [pc, #68]	; (8007868 <app_loop+0x4c>)
 8007824:	781b      	ldrb	r3, [r3, #0]
 8007826:	b2db      	uxtb	r3, r3
 8007828:	2b00      	cmp	r3, #0
 800782a:	d00d      	beq.n	8007848 <app_loop+0x2c>
 800782c:	2b01      	cmp	r3, #1
 800782e:	d117      	bne.n	8007860 <app_loop+0x44>
	{
	case(ADJUSTMENT_VOLTAGE):
	{
		//Blink currently selected digit
		max7219_BlinkDigit(SEGMENT_1, &voltage, encoderPress, 500, 3); //pass voltage address to BlinkDigit function
 8007830:	4b0e      	ldr	r3, [pc, #56]	; (800786c <app_loop+0x50>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	b2da      	uxtb	r2, r3
 8007836:	23fa      	movs	r3, #250	; 0xfa
 8007838:	005b      	lsls	r3, r3, #1
 800783a:	490d      	ldr	r1, [pc, #52]	; (8007870 <app_loop+0x54>)
 800783c:	2003      	movs	r0, #3
 800783e:	9000      	str	r0, [sp, #0]
 8007840:	2001      	movs	r0, #1
 8007842:	f000 feb5 	bl	80085b0 <max7219_BlinkDigit>
	}
	 break;
 8007846:	e00b      	b.n	8007860 <app_loop+0x44>
	case(ADJUSTMENT_CURRENT):
	{
		//Blink currently selected digit
		max7219_BlinkDigit(SEGMENT_2, &current, encoderPress, 500, 4); //pass voltage address to BlinkDigit function
 8007848:	4b08      	ldr	r3, [pc, #32]	; (800786c <app_loop+0x50>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	b2da      	uxtb	r2, r3
 800784e:	23fa      	movs	r3, #250	; 0xfa
 8007850:	005b      	lsls	r3, r3, #1
 8007852:	4908      	ldr	r1, [pc, #32]	; (8007874 <app_loop+0x58>)
 8007854:	2004      	movs	r0, #4
 8007856:	9000      	str	r0, [sp, #0]
 8007858:	2002      	movs	r0, #2
 800785a:	f000 fea9 	bl	80085b0 <max7219_BlinkDigit>
	}
	break;
 800785e:	46c0      	nop			; (mov r8, r8)
	}
}
 8007860:	46c0      	nop			; (mov r8, r8)
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	46c0      	nop			; (mov r8, r8)
 8007868:	20000018 	.word	0x20000018
 800786c:	20000004 	.word	0x20000004
 8007870:	2000000c 	.word	0x2000000c
 8007874:	2000020c 	.word	0x2000020c

08007878 <encoder_turn_isr>:


/**
 * TIM2 encoder turning interrupt service routine
 */
void encoder_turn_isr(void) {
 8007878:	b580      	push	{r7, lr}
 800787a:	af00      	add	r7, sp, #0
	//Get the TIM2 value from CNT register
	encoderVal = (TIM2 -> CNT) >> 2;
 800787c:	2380      	movs	r3, #128	; 0x80
 800787e:	05db      	lsls	r3, r3, #23
 8007880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007882:	089b      	lsrs	r3, r3, #2
 8007884:	001a      	movs	r2, r3
 8007886:	4b5d      	ldr	r3, [pc, #372]	; (80079fc <encoder_turn_isr+0x184>)
 8007888:	601a      	str	r2, [r3, #0]

	if (encoderVal != encoderValPrev){
 800788a:	4b5c      	ldr	r3, [pc, #368]	; (80079fc <encoder_turn_isr+0x184>)
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	4b5c      	ldr	r3, [pc, #368]	; (8007a00 <encoder_turn_isr+0x188>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	429a      	cmp	r2, r3
 8007894:	d100      	bne.n	8007898 <encoder_turn_isr+0x20>
 8007896:	e0ad      	b.n	80079f4 <encoder_turn_isr+0x17c>

		switch(currentState)
 8007898:	4b5a      	ldr	r3, [pc, #360]	; (8007a04 <encoder_turn_isr+0x18c>)
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	b2db      	uxtb	r3, r3
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d055      	beq.n	800794e <encoder_turn_isr+0xd6>
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d000      	beq.n	80078a8 <encoder_turn_isr+0x30>
 80078a6:	e0a5      	b.n	80079f4 <encoder_turn_isr+0x17c>
		{
		case ADJUSTMENT_VOLTAGE:
		{
			//Get direction of encoder turning
			if (encoderVal > encoderValPrev) {
 80078a8:	4b54      	ldr	r3, [pc, #336]	; (80079fc <encoder_turn_isr+0x184>)
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	4b54      	ldr	r3, [pc, #336]	; (8007a00 <encoder_turn_isr+0x188>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	429a      	cmp	r2, r3
 80078b2:	dd07      	ble.n	80078c4 <encoder_turn_isr+0x4c>
				voltageTemp += val;
 80078b4:	4b54      	ldr	r3, [pc, #336]	; (8007a08 <encoder_turn_isr+0x190>)
 80078b6:	681a      	ldr	r2, [r3, #0]
 80078b8:	4b54      	ldr	r3, [pc, #336]	; (8007a0c <encoder_turn_isr+0x194>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	18d2      	adds	r2, r2, r3
 80078be:	4b52      	ldr	r3, [pc, #328]	; (8007a08 <encoder_turn_isr+0x190>)
 80078c0:	601a      	str	r2, [r3, #0]
 80078c2:	e006      	b.n	80078d2 <encoder_turn_isr+0x5a>
			} else {
				voltageTemp -= val;
 80078c4:	4b50      	ldr	r3, [pc, #320]	; (8007a08 <encoder_turn_isr+0x190>)
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	4b50      	ldr	r3, [pc, #320]	; (8007a0c <encoder_turn_isr+0x194>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	1ad2      	subs	r2, r2, r3
 80078ce:	4b4e      	ldr	r3, [pc, #312]	; (8007a08 <encoder_turn_isr+0x190>)
 80078d0:	601a      	str	r2, [r3, #0]
			}

			//If required temp value is within limits, assign it to voltage
			if (voltageMin <= voltageTemp && voltageTemp <= voltageMax) {
 80078d2:	4b4f      	ldr	r3, [pc, #316]	; (8007a10 <encoder_turn_isr+0x198>)
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	4b4c      	ldr	r3, [pc, #304]	; (8007a08 <encoder_turn_isr+0x190>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	429a      	cmp	r2, r3
 80078dc:	dc0a      	bgt.n	80078f4 <encoder_turn_isr+0x7c>
 80078de:	4b4a      	ldr	r3, [pc, #296]	; (8007a08 <encoder_turn_isr+0x190>)
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	4b4c      	ldr	r3, [pc, #304]	; (8007a14 <encoder_turn_isr+0x19c>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	429a      	cmp	r2, r3
 80078e8:	dc04      	bgt.n	80078f4 <encoder_turn_isr+0x7c>
				voltage = voltageTemp;
 80078ea:	4b47      	ldr	r3, [pc, #284]	; (8007a08 <encoder_turn_isr+0x190>)
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	4b4a      	ldr	r3, [pc, #296]	; (8007a18 <encoder_turn_isr+0x1a0>)
 80078f0:	601a      	str	r2, [r3, #0]
 80078f2:	e003      	b.n	80078fc <encoder_turn_isr+0x84>
			} else {
				voltageTemp = voltage;
 80078f4:	4b48      	ldr	r3, [pc, #288]	; (8007a18 <encoder_turn_isr+0x1a0>)
 80078f6:	681a      	ldr	r2, [r3, #0]
 80078f8:	4b43      	ldr	r3, [pc, #268]	; (8007a08 <encoder_turn_isr+0x190>)
 80078fa:	601a      	str	r2, [r3, #0]
			}

			// Get number of int numbers in voltage var
			integer_part = (int)voltage;
 80078fc:	4b46      	ldr	r3, [pc, #280]	; (8007a18 <encoder_turn_isr+0x1a0>)
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	4b46      	ldr	r3, [pc, #280]	; (8007a1c <encoder_turn_isr+0x1a4>)
 8007902:	601a      	str	r2, [r3, #0]
			num_digits = 0;
 8007904:	4b46      	ldr	r3, [pc, #280]	; (8007a20 <encoder_turn_isr+0x1a8>)
 8007906:	2200      	movs	r2, #0
 8007908:	601a      	str	r2, [r3, #0]

			while (integer_part) {
 800790a:	e00e      	b.n	800792a <encoder_turn_isr+0xb2>
				integer_part = integer_part/10;
 800790c:	4b43      	ldr	r3, [pc, #268]	; (8007a1c <encoder_turn_isr+0x1a4>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	210a      	movs	r1, #10
 8007912:	0018      	movs	r0, r3
 8007914:	f7fe fcf6 	bl	8006304 <__divsi3>
 8007918:	0003      	movs	r3, r0
 800791a:	001a      	movs	r2, r3
 800791c:	4b3f      	ldr	r3, [pc, #252]	; (8007a1c <encoder_turn_isr+0x1a4>)
 800791e:	601a      	str	r2, [r3, #0]
				num_digits++;
 8007920:	4b3f      	ldr	r3, [pc, #252]	; (8007a20 <encoder_turn_isr+0x1a8>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	1c5a      	adds	r2, r3, #1
 8007926:	4b3e      	ldr	r3, [pc, #248]	; (8007a20 <encoder_turn_isr+0x1a8>)
 8007928:	601a      	str	r2, [r3, #0]
			while (integer_part) {
 800792a:	4b3c      	ldr	r3, [pc, #240]	; (8007a1c <encoder_turn_isr+0x1a4>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d1ec      	bne.n	800790c <encoder_turn_isr+0x94>
			}

			//Print the voltage to the display, set decimal point after digit position 3 (display 1 has positions 4-1)
			max7219_PrintItos(SEGMENT_1, num_digits, voltage, 3);
 8007932:	4b3b      	ldr	r3, [pc, #236]	; (8007a20 <encoder_turn_isr+0x1a8>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	b2d9      	uxtb	r1, r3
 8007938:	4b37      	ldr	r3, [pc, #220]	; (8007a18 <encoder_turn_isr+0x1a0>)
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	2303      	movs	r3, #3
 800793e:	2001      	movs	r0, #1
 8007940:	f000 fd68 	bl	8008414 <max7219_PrintItos>

			//Save TIM2 CNT value to ValPrev
			encoderValPrev = encoderVal;
 8007944:	4b2d      	ldr	r3, [pc, #180]	; (80079fc <encoder_turn_isr+0x184>)
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	4b2d      	ldr	r3, [pc, #180]	; (8007a00 <encoder_turn_isr+0x188>)
 800794a:	601a      	str	r2, [r3, #0]
		}
		break;
 800794c:	e052      	b.n	80079f4 <encoder_turn_isr+0x17c>

		case ADJUSTMENT_CURRENT:
		{
			//Get direction of encoder turning
			if (encoderVal > encoderValPrev) {
 800794e:	4b2b      	ldr	r3, [pc, #172]	; (80079fc <encoder_turn_isr+0x184>)
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	4b2b      	ldr	r3, [pc, #172]	; (8007a00 <encoder_turn_isr+0x188>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	429a      	cmp	r2, r3
 8007958:	dd07      	ble.n	800796a <encoder_turn_isr+0xf2>
				currentTemp += val;
 800795a:	4b32      	ldr	r3, [pc, #200]	; (8007a24 <encoder_turn_isr+0x1ac>)
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	4b2b      	ldr	r3, [pc, #172]	; (8007a0c <encoder_turn_isr+0x194>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	18d2      	adds	r2, r2, r3
 8007964:	4b2f      	ldr	r3, [pc, #188]	; (8007a24 <encoder_turn_isr+0x1ac>)
 8007966:	601a      	str	r2, [r3, #0]
 8007968:	e006      	b.n	8007978 <encoder_turn_isr+0x100>
			} else {
				currentTemp -= val;
 800796a:	4b2e      	ldr	r3, [pc, #184]	; (8007a24 <encoder_turn_isr+0x1ac>)
 800796c:	681a      	ldr	r2, [r3, #0]
 800796e:	4b27      	ldr	r3, [pc, #156]	; (8007a0c <encoder_turn_isr+0x194>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	1ad2      	subs	r2, r2, r3
 8007974:	4b2b      	ldr	r3, [pc, #172]	; (8007a24 <encoder_turn_isr+0x1ac>)
 8007976:	601a      	str	r2, [r3, #0]
			}

			//If required temp value is within limits, assign it to voltage
			if (currentMin <= currentTemp && currentTemp <= currentMax) {
 8007978:	4b2b      	ldr	r3, [pc, #172]	; (8007a28 <encoder_turn_isr+0x1b0>)
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	4b29      	ldr	r3, [pc, #164]	; (8007a24 <encoder_turn_isr+0x1ac>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	429a      	cmp	r2, r3
 8007982:	dc0a      	bgt.n	800799a <encoder_turn_isr+0x122>
 8007984:	4b27      	ldr	r3, [pc, #156]	; (8007a24 <encoder_turn_isr+0x1ac>)
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	4b28      	ldr	r3, [pc, #160]	; (8007a2c <encoder_turn_isr+0x1b4>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	429a      	cmp	r2, r3
 800798e:	dc04      	bgt.n	800799a <encoder_turn_isr+0x122>
				current = currentTemp;
 8007990:	4b24      	ldr	r3, [pc, #144]	; (8007a24 <encoder_turn_isr+0x1ac>)
 8007992:	681a      	ldr	r2, [r3, #0]
 8007994:	4b26      	ldr	r3, [pc, #152]	; (8007a30 <encoder_turn_isr+0x1b8>)
 8007996:	601a      	str	r2, [r3, #0]
 8007998:	e003      	b.n	80079a2 <encoder_turn_isr+0x12a>
			} else {
				currentTemp = current;
 800799a:	4b25      	ldr	r3, [pc, #148]	; (8007a30 <encoder_turn_isr+0x1b8>)
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	4b21      	ldr	r3, [pc, #132]	; (8007a24 <encoder_turn_isr+0x1ac>)
 80079a0:	601a      	str	r2, [r3, #0]
			}

			// Get number of int numbers in voltage var
			integer_part = (int)current;
 80079a2:	4b23      	ldr	r3, [pc, #140]	; (8007a30 <encoder_turn_isr+0x1b8>)
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	4b1d      	ldr	r3, [pc, #116]	; (8007a1c <encoder_turn_isr+0x1a4>)
 80079a8:	601a      	str	r2, [r3, #0]
			num_digits = 0;
 80079aa:	4b1d      	ldr	r3, [pc, #116]	; (8007a20 <encoder_turn_isr+0x1a8>)
 80079ac:	2200      	movs	r2, #0
 80079ae:	601a      	str	r2, [r3, #0]

			while (integer_part) {
 80079b0:	e00e      	b.n	80079d0 <encoder_turn_isr+0x158>
				integer_part = integer_part/10;
 80079b2:	4b1a      	ldr	r3, [pc, #104]	; (8007a1c <encoder_turn_isr+0x1a4>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	210a      	movs	r1, #10
 80079b8:	0018      	movs	r0, r3
 80079ba:	f7fe fca3 	bl	8006304 <__divsi3>
 80079be:	0003      	movs	r3, r0
 80079c0:	001a      	movs	r2, r3
 80079c2:	4b16      	ldr	r3, [pc, #88]	; (8007a1c <encoder_turn_isr+0x1a4>)
 80079c4:	601a      	str	r2, [r3, #0]
				num_digits++;
 80079c6:	4b16      	ldr	r3, [pc, #88]	; (8007a20 <encoder_turn_isr+0x1a8>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	1c5a      	adds	r2, r3, #1
 80079cc:	4b14      	ldr	r3, [pc, #80]	; (8007a20 <encoder_turn_isr+0x1a8>)
 80079ce:	601a      	str	r2, [r3, #0]
			while (integer_part) {
 80079d0:	4b12      	ldr	r3, [pc, #72]	; (8007a1c <encoder_turn_isr+0x1a4>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d1ec      	bne.n	80079b2 <encoder_turn_isr+0x13a>
			}

			//Print the voltage to the display, set decimal point after digit position 3 (display 1 has positions 4-1)
			max7219_PrintItos(SEGMENT_2, num_digits, current, 4);
 80079d8:	4b11      	ldr	r3, [pc, #68]	; (8007a20 <encoder_turn_isr+0x1a8>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	b2d9      	uxtb	r1, r3
 80079de:	4b14      	ldr	r3, [pc, #80]	; (8007a30 <encoder_turn_isr+0x1b8>)
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	2304      	movs	r3, #4
 80079e4:	2002      	movs	r0, #2
 80079e6:	f000 fd15 	bl	8008414 <max7219_PrintItos>

			//Save TIM2 CNT value to ValPrev
			encoderValPrev = encoderVal;
 80079ea:	4b04      	ldr	r3, [pc, #16]	; (80079fc <encoder_turn_isr+0x184>)
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	4b04      	ldr	r3, [pc, #16]	; (8007a00 <encoder_turn_isr+0x188>)
 80079f0:	601a      	str	r2, [r3, #0]

		}
		break;
 80079f2:	46c0      	nop			; (mov r8, r8)

		}
	}
}
 80079f4:	46c0      	nop			; (mov r8, r8)
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	46c0      	nop			; (mov r8, r8)
 80079fc:	200001fc 	.word	0x200001fc
 8007a00:	20000200 	.word	0x20000200
 8007a04:	20000018 	.word	0x20000018
 8007a08:	20000204 	.word	0x20000204
 8007a0c:	20000008 	.word	0x20000008
 8007a10:	20000208 	.word	0x20000208
 8007a14:	20000010 	.word	0x20000010
 8007a18:	2000000c 	.word	0x2000000c
 8007a1c:	20000218 	.word	0x20000218
 8007a20:	2000021c 	.word	0x2000021c
 8007a24:	20000210 	.word	0x20000210
 8007a28:	20000214 	.word	0x20000214
 8007a2c:	20000014 	.word	0x20000014
 8007a30:	2000020c 	.word	0x2000020c

08007a34 <button_isr>:


/**
 * Button interrupt service routine
 */
void button_isr(void){
 8007a34:	b580      	push	{r7, lr}
 8007a36:	af00      	add	r7, sp, #0
	/*
	const char response[] = "POWER is ON\r\n";
	        LPUART_Transmit(LPUART1, (const uint8_t*)response, sizeof(response) - 1);*/

	//Mask unwanted button interrupts caused by debouncing on exti line 3 (PC3)
	EXTI->IMR1 &= ~(EXTI_IMR1_IM3);
 8007a38:	4a38      	ldr	r2, [pc, #224]	; (8007b1c <button_isr+0xe8>)
 8007a3a:	2380      	movs	r3, #128	; 0x80
 8007a3c:	58d3      	ldr	r3, [r2, r3]
 8007a3e:	4937      	ldr	r1, [pc, #220]	; (8007b1c <button_isr+0xe8>)
 8007a40:	2208      	movs	r2, #8
 8007a42:	4393      	bics	r3, r2
 8007a44:	2280      	movs	r2, #128	; 0x80
 8007a46:	508b      	str	r3, [r1, r2]

	//Set debouncing time in ms
	TIM7->ARR = 200;
 8007a48:	4b35      	ldr	r3, [pc, #212]	; (8007b20 <button_isr+0xec>)
 8007a4a:	22c8      	movs	r2, #200	; 0xc8
 8007a4c:	62da      	str	r2, [r3, #44]	; 0x2c

	//Zero TIM7 counter and start counting
	LL_TIM_SetCounter(TIM7, 0); //set counter register value of timer 7 to 0
 8007a4e:	4b34      	ldr	r3, [pc, #208]	; (8007b20 <button_isr+0xec>)
 8007a50:	2100      	movs	r1, #0
 8007a52:	0018      	movs	r0, r3
 8007a54:	f7ff fe9a 	bl	800778c <LL_TIM_SetCounter>
	LL_TIM_EnableCounter(TIM7); //start counting of timer 7
 8007a58:	4b31      	ldr	r3, [pc, #196]	; (8007b20 <button_isr+0xec>)
 8007a5a:	0018      	movs	r0, r3
 8007a5c:	f7ff fe88 	bl	8007770 <LL_TIM_EnableCounter>

	//Decrement encoderPress value if higher than 4
	if (encoderPress > 1){
 8007a60:	4b30      	ldr	r3, [pc, #192]	; (8007b24 <button_isr+0xf0>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	dd05      	ble.n	8007a74 <button_isr+0x40>
		encoderPress--;
 8007a68:	4b2e      	ldr	r3, [pc, #184]	; (8007b24 <button_isr+0xf0>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	1e5a      	subs	r2, r3, #1
 8007a6e:	4b2d      	ldr	r3, [pc, #180]	; (8007b24 <button_isr+0xf0>)
 8007a70:	601a      	str	r2, [r3, #0]
 8007a72:	e002      	b.n	8007a7a <button_isr+0x46>
	}
	else {
		encoderPress = 4;
 8007a74:	4b2b      	ldr	r3, [pc, #172]	; (8007b24 <button_isr+0xf0>)
 8007a76:	2204      	movs	r2, #4
 8007a78:	601a      	str	r2, [r3, #0]
	}

	//Choose addition value based on encoderPress val and current ADJUSTMENT_STATE (voltage/current)
	switch (currentState){
 8007a7a:	4b2b      	ldr	r3, [pc, #172]	; (8007b28 <button_isr+0xf4>)
 8007a7c:	781b      	ldrb	r3, [r3, #0]
 8007a7e:	b2db      	uxtb	r3, r3
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d020      	beq.n	8007ac6 <button_isr+0x92>
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d140      	bne.n	8007b0a <button_isr+0xd6>
		case ADJUSTMENT_VOLTAGE:
			switch (encoderPress) {
 8007a88:	4b26      	ldr	r3, [pc, #152]	; (8007b24 <button_isr+0xf0>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2b04      	cmp	r3, #4
 8007a8e:	d014      	beq.n	8007aba <button_isr+0x86>
 8007a90:	dc38      	bgt.n	8007b04 <button_isr+0xd0>
 8007a92:	2b03      	cmp	r3, #3
 8007a94:	d00d      	beq.n	8007ab2 <button_isr+0x7e>
 8007a96:	dc35      	bgt.n	8007b04 <button_isr+0xd0>
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d002      	beq.n	8007aa2 <button_isr+0x6e>
 8007a9c:	2b02      	cmp	r3, #2
 8007a9e:	d004      	beq.n	8007aaa <button_isr+0x76>
				break;
			case 4:
				val = 1000;
				break;
			}
		 break;
 8007aa0:	e030      	b.n	8007b04 <button_isr+0xd0>
				val = 2;
 8007aa2:	4b22      	ldr	r3, [pc, #136]	; (8007b2c <button_isr+0xf8>)
 8007aa4:	2202      	movs	r2, #2
 8007aa6:	601a      	str	r2, [r3, #0]
				break;
 8007aa8:	e00c      	b.n	8007ac4 <button_isr+0x90>
				val = 10;
 8007aaa:	4b20      	ldr	r3, [pc, #128]	; (8007b2c <button_isr+0xf8>)
 8007aac:	220a      	movs	r2, #10
 8007aae:	601a      	str	r2, [r3, #0]
				break;
 8007ab0:	e008      	b.n	8007ac4 <button_isr+0x90>
				val = 100;
 8007ab2:	4b1e      	ldr	r3, [pc, #120]	; (8007b2c <button_isr+0xf8>)
 8007ab4:	2264      	movs	r2, #100	; 0x64
 8007ab6:	601a      	str	r2, [r3, #0]
				break;
 8007ab8:	e004      	b.n	8007ac4 <button_isr+0x90>
				val = 1000;
 8007aba:	4b1c      	ldr	r3, [pc, #112]	; (8007b2c <button_isr+0xf8>)
 8007abc:	22fa      	movs	r2, #250	; 0xfa
 8007abe:	0092      	lsls	r2, r2, #2
 8007ac0:	601a      	str	r2, [r3, #0]
				break;
 8007ac2:	46c0      	nop			; (mov r8, r8)
		 break;
 8007ac4:	e01e      	b.n	8007b04 <button_isr+0xd0>
		case ADJUSTMENT_CURRENT:
			switch (encoderPress) {
 8007ac6:	4b17      	ldr	r3, [pc, #92]	; (8007b24 <button_isr+0xf0>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	2b04      	cmp	r3, #4
 8007acc:	d014      	beq.n	8007af8 <button_isr+0xc4>
 8007ace:	dc1b      	bgt.n	8007b08 <button_isr+0xd4>
 8007ad0:	2b03      	cmp	r3, #3
 8007ad2:	d00d      	beq.n	8007af0 <button_isr+0xbc>
 8007ad4:	dc18      	bgt.n	8007b08 <button_isr+0xd4>
 8007ad6:	2b01      	cmp	r3, #1
 8007ad8:	d002      	beq.n	8007ae0 <button_isr+0xac>
 8007ada:	2b02      	cmp	r3, #2
 8007adc:	d004      	beq.n	8007ae8 <button_isr+0xb4>
				break;
			case 4:
				val = 1000;
				break;
			}
		 break;
 8007ade:	e013      	b.n	8007b08 <button_isr+0xd4>
				val = 5;
 8007ae0:	4b12      	ldr	r3, [pc, #72]	; (8007b2c <button_isr+0xf8>)
 8007ae2:	2205      	movs	r2, #5
 8007ae4:	601a      	str	r2, [r3, #0]
				break;
 8007ae6:	e00c      	b.n	8007b02 <button_isr+0xce>
				val = 10;
 8007ae8:	4b10      	ldr	r3, [pc, #64]	; (8007b2c <button_isr+0xf8>)
 8007aea:	220a      	movs	r2, #10
 8007aec:	601a      	str	r2, [r3, #0]
				break;
 8007aee:	e008      	b.n	8007b02 <button_isr+0xce>
				val = 100;
 8007af0:	4b0e      	ldr	r3, [pc, #56]	; (8007b2c <button_isr+0xf8>)
 8007af2:	2264      	movs	r2, #100	; 0x64
 8007af4:	601a      	str	r2, [r3, #0]
				break;
 8007af6:	e004      	b.n	8007b02 <button_isr+0xce>
				val = 1000;
 8007af8:	4b0c      	ldr	r3, [pc, #48]	; (8007b2c <button_isr+0xf8>)
 8007afa:	22fa      	movs	r2, #250	; 0xfa
 8007afc:	0092      	lsls	r2, r2, #2
 8007afe:	601a      	str	r2, [r3, #0]
				break;
 8007b00:	46c0      	nop			; (mov r8, r8)
		 break;
 8007b02:	e001      	b.n	8007b08 <button_isr+0xd4>
		 break;
 8007b04:	46c0      	nop			; (mov r8, r8)
 8007b06:	e000      	b.n	8007b0a <button_isr+0xd6>
		 break;
 8007b08:	46c0      	nop			; (mov r8, r8)
	}


	//Erase btn (PC3) interrupt flag
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
 8007b0a:	4b04      	ldr	r3, [pc, #16]	; (8007b1c <button_isr+0xe8>)
 8007b0c:	2208      	movs	r2, #8
 8007b0e:	60da      	str	r2, [r3, #12]
 8007b10:	4b02      	ldr	r3, [pc, #8]	; (8007b1c <button_isr+0xe8>)
 8007b12:	2208      	movs	r2, #8
 8007b14:	611a      	str	r2, [r3, #16]
}
 8007b16:	46c0      	nop			; (mov r8, r8)
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}
 8007b1c:	40021800 	.word	0x40021800
 8007b20:	40001400 	.word	0x40001400
 8007b24:	20000004 	.word	0x20000004
 8007b28:	20000018 	.word	0x20000018
 8007b2c:	20000008 	.word	0x20000008

08007b30 <button_timer_isr>:

/*
 * Timer interrupt routine
 */
void button_timer_isr(void){
 8007b30:	b580      	push	{r7, lr}
 8007b32:	af00      	add	r7, sp, #0
	//Unmask exti line 1, 2 and 3
	EXTI->IMR1 |= EXTI_IMR1_IM3; //unmask interrupt mask register on exti line 3 (PC3)
 8007b34:	4a0f      	ldr	r2, [pc, #60]	; (8007b74 <button_timer_isr+0x44>)
 8007b36:	2380      	movs	r3, #128	; 0x80
 8007b38:	58d3      	ldr	r3, [r2, r3]
 8007b3a:	490e      	ldr	r1, [pc, #56]	; (8007b74 <button_timer_isr+0x44>)
 8007b3c:	2208      	movs	r2, #8
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	2280      	movs	r2, #128	; 0x80
 8007b42:	508b      	str	r3, [r1, r2]
	EXTI->IMR1 |= EXTI_IMR1_IM2; //unmask interrupt mask register on exti line 2 (PC2)
 8007b44:	4a0b      	ldr	r2, [pc, #44]	; (8007b74 <button_timer_isr+0x44>)
 8007b46:	2380      	movs	r3, #128	; 0x80
 8007b48:	58d3      	ldr	r3, [r2, r3]
 8007b4a:	490a      	ldr	r1, [pc, #40]	; (8007b74 <button_timer_isr+0x44>)
 8007b4c:	2204      	movs	r2, #4
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	2280      	movs	r2, #128	; 0x80
 8007b52:	508b      	str	r3, [r1, r2]
	EXTI->IMR1 |= EXTI_IMR1_IM1; //unmask interrupt mask register on exti line 1 (PC1)
 8007b54:	4a07      	ldr	r2, [pc, #28]	; (8007b74 <button_timer_isr+0x44>)
 8007b56:	2380      	movs	r3, #128	; 0x80
 8007b58:	58d3      	ldr	r3, [r2, r3]
 8007b5a:	4906      	ldr	r1, [pc, #24]	; (8007b74 <button_timer_isr+0x44>)
 8007b5c:	2202      	movs	r2, #2
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	2280      	movs	r2, #128	; 0x80
 8007b62:	508b      	str	r3, [r1, r2]

	//Clear update flag on TIM7
	LL_TIM_ClearFlag_UPDATE(TIM7); //Clear update flag on TIMER7
 8007b64:	4b04      	ldr	r3, [pc, #16]	; (8007b78 <button_timer_isr+0x48>)
 8007b66:	0018      	movs	r0, r3
 8007b68:	f7ff fe1c 	bl	80077a4 <LL_TIM_ClearFlag_UPDATE>
}
 8007b6c:	46c0      	nop			; (mov r8, r8)
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	46c0      	nop			; (mov r8, r8)
 8007b74:	40021800 	.word	0x40021800
 8007b78:	40001400 	.word	0x40001400

08007b7c <request_button_isr>:

/*
 * Request button interrupt routine, request APDO with user voltage and current
 */
void request_button_isr(void){
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b082      	sub	sp, #8
 8007b80:	af02      	add	r7, sp, #8
	//Mask unwanted button interrupts caused by debouncing on exti line 2 (PC2)
	EXTI->IMR1 &= ~(EXTI_IMR1_IM2);
 8007b82:	4a20      	ldr	r2, [pc, #128]	; (8007c04 <request_button_isr+0x88>)
 8007b84:	2380      	movs	r3, #128	; 0x80
 8007b86:	58d3      	ldr	r3, [r2, r3]
 8007b88:	491e      	ldr	r1, [pc, #120]	; (8007c04 <request_button_isr+0x88>)
 8007b8a:	2204      	movs	r2, #4
 8007b8c:	4393      	bics	r3, r2
 8007b8e:	2280      	movs	r2, #128	; 0x80
 8007b90:	508b      	str	r3, [r1, r2]

	//Zero TIM7 counter and start counting
	LL_TIM_SetCounter(TIM7, 0); //set counter register value of timer 7 to 0
 8007b92:	4b1d      	ldr	r3, [pc, #116]	; (8007c08 <request_button_isr+0x8c>)
 8007b94:	2100      	movs	r1, #0
 8007b96:	0018      	movs	r0, r3
 8007b98:	f7ff fdf8 	bl	800778c <LL_TIM_SetCounter>
	LL_TIM_EnableCounter(TIM7); //start counting of timer 7
 8007b9c:	4b1a      	ldr	r3, [pc, #104]	; (8007c08 <request_button_isr+0x8c>)
 8007b9e:	0018      	movs	r0, r3
 8007ba0:	f7ff fde6 	bl	8007770 <LL_TIM_EnableCounter>

	g += 1;
 8007ba4:	4b19      	ldr	r3, [pc, #100]	; (8007c0c <request_button_isr+0x90>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	1c5a      	adds	r2, r3, #1
 8007baa:	4b18      	ldr	r3, [pc, #96]	; (8007c0c <request_button_isr+0x90>)
 8007bac:	601a      	str	r2, [r3, #0]
	  uint32_t MaxOperatingPowerInmWunits;              //< Sink request Max operating power in mW units
	  uint32_t OperatingPowerInmWunits;                 //< Sink request operating power in mW units
	} USBPD_DPM_SNKPowerRequestDetailsTypeDef;
	#endif */

	sourcecapa_limits();
 8007bae:	f000 f867 	bl	8007c80 <sourcecapa_limits>

	indexSRCAPDO = USER_SERV_FindSRCIndex(0, &powerRequestDetails, voltage*10, current, PDO_SEL_METHOD_MAX_CUR);
 8007bb2:	4b17      	ldr	r3, [pc, #92]	; (8007c10 <request_button_isr+0x94>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	1c1a      	adds	r2, r3, #0
 8007bba:	0092      	lsls	r2, r2, #2
 8007bbc:	18d3      	adds	r3, r2, r3
 8007bbe:	18db      	adds	r3, r3, r3
 8007bc0:	b29a      	uxth	r2, r3
 8007bc2:	4b14      	ldr	r3, [pc, #80]	; (8007c14 <request_button_isr+0x98>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	4913      	ldr	r1, [pc, #76]	; (8007c18 <request_button_isr+0x9c>)
 8007bca:	2004      	movs	r0, #4
 8007bcc:	9000      	str	r0, [sp, #0]
 8007bce:	2000      	movs	r0, #0
 8007bd0:	f00f f988 	bl	8016ee4 <USER_SERV_FindSRCIndex>
 8007bd4:	0003      	movs	r3, r0
 8007bd6:	001a      	movs	r2, r3
 8007bd8:	4b10      	ldr	r3, [pc, #64]	; (8007c1c <request_button_isr+0xa0>)
 8007bda:	601a      	str	r2, [r3, #0]
	USBPD_DPM_RequestSRCPDO(0, indexSRCAPDO, voltage*10, current);
 8007bdc:	4b0f      	ldr	r3, [pc, #60]	; (8007c1c <request_button_isr+0xa0>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	b2d9      	uxtb	r1, r3
 8007be2:	4b0b      	ldr	r3, [pc, #44]	; (8007c10 <request_button_isr+0x94>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	1c1a      	adds	r2, r3, #0
 8007bea:	0092      	lsls	r2, r2, #2
 8007bec:	18d3      	adds	r3, r2, r3
 8007bee:	18db      	adds	r3, r3, r3
 8007bf0:	b29a      	uxth	r2, r3
 8007bf2:	4b08      	ldr	r3, [pc, #32]	; (8007c14 <request_button_isr+0x98>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	2000      	movs	r0, #0
 8007bfa:	f00e f977 	bl	8015eec <USBPD_DPM_RequestSRCPDO>

}
 8007bfe:	46c0      	nop			; (mov r8, r8)
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}
 8007c04:	40021800 	.word	0x40021800
 8007c08:	40001400 	.word	0x40001400
 8007c0c:	2000024c 	.word	0x2000024c
 8007c10:	2000000c 	.word	0x2000000c
 8007c14:	2000020c 	.word	0x2000020c
 8007c18:	20000234 	.word	0x20000234
 8007c1c:	20000224 	.word	0x20000224

08007c20 <cur_vol_button_isr>:

/*
 * Change between current and voltage ADJUSTMENT_STATE
 */
void cur_vol_button_isr(void){
 8007c20:	b580      	push	{r7, lr}
 8007c22:	af00      	add	r7, sp, #0
	//Mask unwanted button interrupts caused by debouncing on exti line 1 (PC1)
	EXTI->IMR1 &= ~(EXTI_IMR1_IM1);
 8007c24:	4a12      	ldr	r2, [pc, #72]	; (8007c70 <cur_vol_button_isr+0x50>)
 8007c26:	2380      	movs	r3, #128	; 0x80
 8007c28:	58d3      	ldr	r3, [r2, r3]
 8007c2a:	4911      	ldr	r1, [pc, #68]	; (8007c70 <cur_vol_button_isr+0x50>)
 8007c2c:	2202      	movs	r2, #2
 8007c2e:	4393      	bics	r3, r2
 8007c30:	2280      	movs	r2, #128	; 0x80
 8007c32:	508b      	str	r3, [r1, r2]

	//Set debouncing time in ms
	TIM7->ARR = 200;
 8007c34:	4b0f      	ldr	r3, [pc, #60]	; (8007c74 <cur_vol_button_isr+0x54>)
 8007c36:	22c8      	movs	r2, #200	; 0xc8
 8007c38:	62da      	str	r2, [r3, #44]	; 0x2c

	//Zero TIM7 counter and start counting
	LL_TIM_SetCounter(TIM7, 0); //set counter register value of timer 7 to 0
 8007c3a:	4b0e      	ldr	r3, [pc, #56]	; (8007c74 <cur_vol_button_isr+0x54>)
 8007c3c:	2100      	movs	r1, #0
 8007c3e:	0018      	movs	r0, r3
 8007c40:	f7ff fda4 	bl	800778c <LL_TIM_SetCounter>
	LL_TIM_EnableCounter(TIM7); //start counting of timer 7
 8007c44:	4b0b      	ldr	r3, [pc, #44]	; (8007c74 <cur_vol_button_isr+0x54>)
 8007c46:	0018      	movs	r0, r3
 8007c48:	f7ff fd92 	bl	8007770 <LL_TIM_EnableCounter>

	// Toggle the state
	if (currentState == ADJUSTMENT_CURRENT)
 8007c4c:	4b0a      	ldr	r3, [pc, #40]	; (8007c78 <cur_vol_button_isr+0x58>)
 8007c4e:	781b      	ldrb	r3, [r3, #0]
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d103      	bne.n	8007c5e <cur_vol_button_isr+0x3e>
	{
		currentState = ADJUSTMENT_VOLTAGE;
 8007c56:	4b08      	ldr	r3, [pc, #32]	; (8007c78 <cur_vol_button_isr+0x58>)
 8007c58:	2201      	movs	r2, #1
 8007c5a:	701a      	strb	r2, [r3, #0]
 8007c5c:	e002      	b.n	8007c64 <cur_vol_button_isr+0x44>
	}
	else
	{
		currentState = ADJUSTMENT_CURRENT;
 8007c5e:	4b06      	ldr	r3, [pc, #24]	; (8007c78 <cur_vol_button_isr+0x58>)
 8007c60:	2200      	movs	r2, #0
 8007c62:	701a      	strb	r2, [r3, #0]
	}
	encoderPress = 3;
 8007c64:	4b05      	ldr	r3, [pc, #20]	; (8007c7c <cur_vol_button_isr+0x5c>)
 8007c66:	2203      	movs	r2, #3
 8007c68:	601a      	str	r2, [r3, #0]
}
 8007c6a:	46c0      	nop			; (mov r8, r8)
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}
 8007c70:	40021800 	.word	0x40021800
 8007c74:	40001400 	.word	0x40001400
 8007c78:	20000018 	.word	0x20000018
 8007c7c:	20000004 	.word	0x20000004

08007c80 <sourcecapa_limits>:
  * @param  Nav
  * @retval None
  * source: demo_disco.c Display_sourcecapa_menu_nav
  */
static void sourcecapa_limits(void)
{
 8007c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c82:	46ce      	mov	lr, r9
 8007c84:	4647      	mov	r7, r8
 8007c86:	b580      	push	{r7, lr}
 8007c88:	b099      	sub	sp, #100	; 0x64
 8007c8a:	af04      	add	r7, sp, #16
  uint8_t _str[30];
  uint8_t _max = DPM_Ports[0].DPM_NumberOfRcvSRCPDO;
 8007c8c:	4bc5      	ldr	r3, [pc, #788]	; (8007fa4 <sourcecapa_limits+0x324>)
 8007c8e:	69da      	ldr	r2, [r3, #28]
 8007c90:	234e      	movs	r3, #78	; 0x4e
 8007c92:	18fb      	adds	r3, r7, r3
 8007c94:	701a      	strb	r2, [r3, #0]
  uint8_t _start, _end = 0;
 8007c96:	214d      	movs	r1, #77	; 0x4d
 8007c98:	187b      	adds	r3, r7, r1
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	701a      	strb	r2, [r3, #0]
	  _start = 0;
	  _end = MIN(_max, MAX_LINE_PDO);
	}
  }
  */
  _start = 0;
 8007c9e:	204c      	movs	r0, #76	; 0x4c
 8007ca0:	183b      	adds	r3, r7, r0
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	701a      	strb	r2, [r3, #0]
  _end = 6;
 8007ca6:	187b      	adds	r3, r7, r1
 8007ca8:	2206      	movs	r2, #6
 8007caa:	701a      	strb	r2, [r3, #0]

  for(int8_t index=_start; index < _max; index++)
 8007cac:	234f      	movs	r3, #79	; 0x4f
 8007cae:	18fb      	adds	r3, r7, r3
 8007cb0:	183a      	adds	r2, r7, r0
 8007cb2:	7812      	ldrb	r2, [r2, #0]
 8007cb4:	701a      	strb	r2, [r3, #0]
 8007cb6:	e236      	b.n	8008126 <sourcecapa_limits+0x4a6>
  {
	switch(DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_TYPE_Msk)
 8007cb8:	234f      	movs	r3, #79	; 0x4f
 8007cba:	18fb      	adds	r3, r7, r3
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	569a      	ldrsb	r2, [r3, r2]
 8007cc0:	4bb8      	ldr	r3, [pc, #736]	; (8007fa4 <sourcecapa_limits+0x324>)
 8007cc2:	0092      	lsls	r2, r2, #2
 8007cc4:	58d3      	ldr	r3, [r2, r3]
 8007cc6:	0f9b      	lsrs	r3, r3, #30
 8007cc8:	079b      	lsls	r3, r3, #30
 8007cca:	22c0      	movs	r2, #192	; 0xc0
 8007ccc:	0612      	lsls	r2, r2, #24
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d100      	bne.n	8007cd4 <sourcecapa_limits+0x54>
 8007cd2:	e173      	b.n	8007fbc <sourcecapa_limits+0x33c>
 8007cd4:	22c0      	movs	r2, #192	; 0xc0
 8007cd6:	0612      	lsls	r2, r2, #24
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d900      	bls.n	8007cde <sourcecapa_limits+0x5e>
 8007cdc:	e212      	b.n	8008104 <sourcecapa_limits+0x484>
 8007cde:	2280      	movs	r2, #128	; 0x80
 8007ce0:	0612      	lsls	r2, r2, #24
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d100      	bne.n	8007ce8 <sourcecapa_limits+0x68>
 8007ce6:	e0f0      	b.n	8007eca <sourcecapa_limits+0x24a>
 8007ce8:	2280      	movs	r2, #128	; 0x80
 8007cea:	0612      	lsls	r2, r2, #24
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d900      	bls.n	8007cf2 <sourcecapa_limits+0x72>
 8007cf0:	e208      	b.n	8008104 <sourcecapa_limits+0x484>
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d004      	beq.n	8007d00 <sourcecapa_limits+0x80>
 8007cf6:	2280      	movs	r2, #128	; 0x80
 8007cf8:	05d2      	lsls	r2, r2, #23
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d03e      	beq.n	8007d7c <sourcecapa_limits+0xfc>
 8007cfe:	e201      	b.n	8008104 <sourcecapa_limits+0x484>
	{
	case USBPD_PDO_TYPE_FIXED :
	  {
		uint32_t maxcurrent = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_FIXED_MAX_CURRENT_Msk) >> USBPD_PDO_SRC_FIXED_MAX_CURRENT_Pos)*10;
 8007d00:	214f      	movs	r1, #79	; 0x4f
 8007d02:	187b      	adds	r3, r7, r1
 8007d04:	2200      	movs	r2, #0
 8007d06:	569a      	ldrsb	r2, [r3, r2]
 8007d08:	4ba6      	ldr	r3, [pc, #664]	; (8007fa4 <sourcecapa_limits+0x324>)
 8007d0a:	0092      	lsls	r2, r2, #2
 8007d0c:	58d3      	ldr	r3, [r2, r3]
 8007d0e:	059b      	lsls	r3, r3, #22
 8007d10:	0d9a      	lsrs	r2, r3, #22
 8007d12:	0013      	movs	r3, r2
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	189b      	adds	r3, r3, r2
 8007d18:	005b      	lsls	r3, r3, #1
 8007d1a:	627b      	str	r3, [r7, #36]	; 0x24
		uint32_t maxvoltage = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_FIXED_VOLTAGE_Msk) >> USBPD_PDO_SRC_FIXED_VOLTAGE_Pos)*50;
 8007d1c:	187b      	adds	r3, r7, r1
 8007d1e:	2200      	movs	r2, #0
 8007d20:	569a      	ldrsb	r2, [r3, r2]
 8007d22:	4ba0      	ldr	r3, [pc, #640]	; (8007fa4 <sourcecapa_limits+0x324>)
 8007d24:	0092      	lsls	r2, r2, #2
 8007d26:	58d3      	ldr	r3, [r2, r3]
 8007d28:	0a9b      	lsrs	r3, r3, #10
 8007d2a:	059b      	lsls	r3, r3, #22
 8007d2c:	0d9b      	lsrs	r3, r3, #22
 8007d2e:	2232      	movs	r2, #50	; 0x32
 8007d30:	4353      	muls	r3, r2
 8007d32:	623b      	str	r3, [r7, #32]
		sprintf((char*)_str, "FIXED:%2dV %2d.%dA", (int)(maxvoltage/1000), (int)(maxcurrent/1000), (int)((maxcurrent % 1000) /100));
 8007d34:	6a3b      	ldr	r3, [r7, #32]
 8007d36:	22fa      	movs	r2, #250	; 0xfa
 8007d38:	0091      	lsls	r1, r2, #2
 8007d3a:	0018      	movs	r0, r3
 8007d3c:	f7fe fa58 	bl	80061f0 <__udivsi3>
 8007d40:	0003      	movs	r3, r0
 8007d42:	001c      	movs	r4, r3
 8007d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d46:	22fa      	movs	r2, #250	; 0xfa
 8007d48:	0091      	lsls	r1, r2, #2
 8007d4a:	0018      	movs	r0, r3
 8007d4c:	f7fe fa50 	bl	80061f0 <__udivsi3>
 8007d50:	0003      	movs	r3, r0
 8007d52:	001d      	movs	r5, r3
 8007d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d56:	22fa      	movs	r2, #250	; 0xfa
 8007d58:	0091      	lsls	r1, r2, #2
 8007d5a:	0018      	movs	r0, r3
 8007d5c:	f7fe face 	bl	80062fc <__aeabi_uidivmod>
 8007d60:	000b      	movs	r3, r1
 8007d62:	2164      	movs	r1, #100	; 0x64
 8007d64:	0018      	movs	r0, r3
 8007d66:	f7fe fa43 	bl	80061f0 <__udivsi3>
 8007d6a:	0003      	movs	r3, r0
 8007d6c:	498e      	ldr	r1, [pc, #568]	; (8007fa8 <sourcecapa_limits+0x328>)
 8007d6e:	0038      	movs	r0, r7
 8007d70:	9300      	str	r3, [sp, #0]
 8007d72:	002b      	movs	r3, r5
 8007d74:	0022      	movs	r2, r4
 8007d76:	f014 fb31 	bl	801c3dc <siprintf>
		break;
 8007d7a:	e1cb      	b.n	8008114 <sourcecapa_limits+0x494>
	  }
	case USBPD_PDO_TYPE_BATTERY :
	  {
		uint32_t maxvoltage = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_BATTERY_MAX_VOLTAGE_Msk) >> USBPD_PDO_SRC_BATTERY_MAX_VOLTAGE_Pos) * 50;
 8007d7c:	214f      	movs	r1, #79	; 0x4f
 8007d7e:	187b      	adds	r3, r7, r1
 8007d80:	2200      	movs	r2, #0
 8007d82:	569a      	ldrsb	r2, [r3, r2]
 8007d84:	4b87      	ldr	r3, [pc, #540]	; (8007fa4 <sourcecapa_limits+0x324>)
 8007d86:	0092      	lsls	r2, r2, #2
 8007d88:	58d3      	ldr	r3, [r2, r3]
 8007d8a:	0d1b      	lsrs	r3, r3, #20
 8007d8c:	059b      	lsls	r3, r3, #22
 8007d8e:	0d9b      	lsrs	r3, r3, #22
 8007d90:	2232      	movs	r2, #50	; 0x32
 8007d92:	4353      	muls	r3, r2
 8007d94:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t minvoltage = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_BATTERY_MIN_VOLTAGE_Msk) >> USBPD_PDO_SRC_BATTERY_MIN_VOLTAGE_Pos) * 50;
 8007d96:	187b      	adds	r3, r7, r1
 8007d98:	2200      	movs	r2, #0
 8007d9a:	569a      	ldrsb	r2, [r3, r2]
 8007d9c:	4b81      	ldr	r3, [pc, #516]	; (8007fa4 <sourcecapa_limits+0x324>)
 8007d9e:	0092      	lsls	r2, r2, #2
 8007da0:	58d3      	ldr	r3, [r2, r3]
 8007da2:	0a9b      	lsrs	r3, r3, #10
 8007da4:	059b      	lsls	r3, r3, #22
 8007da6:	0d9b      	lsrs	r3, r3, #22
 8007da8:	2232      	movs	r2, #50	; 0x32
 8007daa:	4353      	muls	r3, r2
 8007dac:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t maxpower = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_BATTERY_MAX_POWER_Msk) >> USBPD_PDO_SRC_BATTERY_MAX_POWER_Pos) * 250;
 8007dae:	187b      	adds	r3, r7, r1
 8007db0:	2200      	movs	r2, #0
 8007db2:	569a      	ldrsb	r2, [r3, r2]
 8007db4:	4b7b      	ldr	r3, [pc, #492]	; (8007fa4 <sourcecapa_limits+0x324>)
 8007db6:	0092      	lsls	r2, r2, #2
 8007db8:	58d3      	ldr	r3, [r2, r3]
 8007dba:	059b      	lsls	r3, r3, #22
 8007dbc:	0d9b      	lsrs	r3, r3, #22
 8007dbe:	22fa      	movs	r2, #250	; 0xfa
 8007dc0:	4353      	muls	r3, r2
 8007dc2:	62bb      	str	r3, [r7, #40]	; 0x28
		if ((maxpower)==100000) /* 100W */
 8007dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dc6:	4a79      	ldr	r2, [pc, #484]	; (8007fac <sourcecapa_limits+0x32c>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d138      	bne.n	8007e3e <sourcecapa_limits+0x1be>
		{
		  sprintf((char*)_str, "B:%2d.%1d-%2d.%1dV %2dW",(int)(minvoltage/1000),(int)(minvoltage/100)%10, (int)(maxvoltage/1000),(int)(maxvoltage/100)%10, (int)(maxpower/1000));
 8007dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dce:	22fa      	movs	r2, #250	; 0xfa
 8007dd0:	0091      	lsls	r1, r2, #2
 8007dd2:	0018      	movs	r0, r3
 8007dd4:	f7fe fa0c 	bl	80061f0 <__udivsi3>
 8007dd8:	0003      	movs	r3, r0
 8007dda:	001e      	movs	r6, r3
 8007ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dde:	2164      	movs	r1, #100	; 0x64
 8007de0:	0018      	movs	r0, r3
 8007de2:	f7fe fa05 	bl	80061f0 <__udivsi3>
 8007de6:	0003      	movs	r3, r0
 8007de8:	210a      	movs	r1, #10
 8007dea:	0018      	movs	r0, r3
 8007dec:	f7fe fb70 	bl	80064d0 <__aeabi_idivmod>
 8007df0:	000b      	movs	r3, r1
 8007df2:	4698      	mov	r8, r3
 8007df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df6:	22fa      	movs	r2, #250	; 0xfa
 8007df8:	0091      	lsls	r1, r2, #2
 8007dfa:	0018      	movs	r0, r3
 8007dfc:	f7fe f9f8 	bl	80061f0 <__udivsi3>
 8007e00:	0003      	movs	r3, r0
 8007e02:	001c      	movs	r4, r3
 8007e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e06:	2164      	movs	r1, #100	; 0x64
 8007e08:	0018      	movs	r0, r3
 8007e0a:	f7fe f9f1 	bl	80061f0 <__udivsi3>
 8007e0e:	0003      	movs	r3, r0
 8007e10:	210a      	movs	r1, #10
 8007e12:	0018      	movs	r0, r3
 8007e14:	f7fe fb5c 	bl	80064d0 <__aeabi_idivmod>
 8007e18:	000b      	movs	r3, r1
 8007e1a:	001d      	movs	r5, r3
 8007e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e1e:	22fa      	movs	r2, #250	; 0xfa
 8007e20:	0091      	lsls	r1, r2, #2
 8007e22:	0018      	movs	r0, r3
 8007e24:	f7fe f9e4 	bl	80061f0 <__udivsi3>
 8007e28:	0003      	movs	r3, r0
 8007e2a:	4961      	ldr	r1, [pc, #388]	; (8007fb0 <sourcecapa_limits+0x330>)
 8007e2c:	0038      	movs	r0, r7
 8007e2e:	9302      	str	r3, [sp, #8]
 8007e30:	9501      	str	r5, [sp, #4]
 8007e32:	9400      	str	r4, [sp, #0]
 8007e34:	4643      	mov	r3, r8
 8007e36:	0032      	movs	r2, r6
 8007e38:	f014 fad0 	bl	801c3dc <siprintf>
		else
		{
		  sprintf((char*)_str, "B:%2d.%1d-%2d.%1dV %2d.%dW", (int)(minvoltage/1000),(int)(minvoltage/100)%10, (int)(maxvoltage/1000),(int)(maxvoltage/100)%10, (int)(maxpower/1000), (int)(maxpower/100)%10);
		}
	  }
	  break;
 8007e3c:	e16a      	b.n	8008114 <sourcecapa_limits+0x494>
		  sprintf((char*)_str, "B:%2d.%1d-%2d.%1dV %2d.%dW", (int)(minvoltage/1000),(int)(minvoltage/100)%10, (int)(maxvoltage/1000),(int)(maxvoltage/100)%10, (int)(maxpower/1000), (int)(maxpower/100)%10);
 8007e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e40:	22fa      	movs	r2, #250	; 0xfa
 8007e42:	0091      	lsls	r1, r2, #2
 8007e44:	0018      	movs	r0, r3
 8007e46:	f7fe f9d3 	bl	80061f0 <__udivsi3>
 8007e4a:	0003      	movs	r3, r0
 8007e4c:	4698      	mov	r8, r3
 8007e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e50:	2164      	movs	r1, #100	; 0x64
 8007e52:	0018      	movs	r0, r3
 8007e54:	f7fe f9cc 	bl	80061f0 <__udivsi3>
 8007e58:	0003      	movs	r3, r0
 8007e5a:	210a      	movs	r1, #10
 8007e5c:	0018      	movs	r0, r3
 8007e5e:	f7fe fb37 	bl	80064d0 <__aeabi_idivmod>
 8007e62:	000b      	movs	r3, r1
 8007e64:	4699      	mov	r9, r3
 8007e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e68:	22fa      	movs	r2, #250	; 0xfa
 8007e6a:	0091      	lsls	r1, r2, #2
 8007e6c:	0018      	movs	r0, r3
 8007e6e:	f7fe f9bf 	bl	80061f0 <__udivsi3>
 8007e72:	0003      	movs	r3, r0
 8007e74:	001c      	movs	r4, r3
 8007e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e78:	2164      	movs	r1, #100	; 0x64
 8007e7a:	0018      	movs	r0, r3
 8007e7c:	f7fe f9b8 	bl	80061f0 <__udivsi3>
 8007e80:	0003      	movs	r3, r0
 8007e82:	210a      	movs	r1, #10
 8007e84:	0018      	movs	r0, r3
 8007e86:	f7fe fb23 	bl	80064d0 <__aeabi_idivmod>
 8007e8a:	000b      	movs	r3, r1
 8007e8c:	001d      	movs	r5, r3
 8007e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e90:	22fa      	movs	r2, #250	; 0xfa
 8007e92:	0091      	lsls	r1, r2, #2
 8007e94:	0018      	movs	r0, r3
 8007e96:	f7fe f9ab 	bl	80061f0 <__udivsi3>
 8007e9a:	0003      	movs	r3, r0
 8007e9c:	001e      	movs	r6, r3
 8007e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ea0:	2164      	movs	r1, #100	; 0x64
 8007ea2:	0018      	movs	r0, r3
 8007ea4:	f7fe f9a4 	bl	80061f0 <__udivsi3>
 8007ea8:	0003      	movs	r3, r0
 8007eaa:	210a      	movs	r1, #10
 8007eac:	0018      	movs	r0, r3
 8007eae:	f7fe fb0f 	bl	80064d0 <__aeabi_idivmod>
 8007eb2:	000b      	movs	r3, r1
 8007eb4:	493f      	ldr	r1, [pc, #252]	; (8007fb4 <sourcecapa_limits+0x334>)
 8007eb6:	0038      	movs	r0, r7
 8007eb8:	9303      	str	r3, [sp, #12]
 8007eba:	9602      	str	r6, [sp, #8]
 8007ebc:	9501      	str	r5, [sp, #4]
 8007ebe:	9400      	str	r4, [sp, #0]
 8007ec0:	464b      	mov	r3, r9
 8007ec2:	4642      	mov	r2, r8
 8007ec4:	f014 fa8a 	bl	801c3dc <siprintf>
	  break;
 8007ec8:	e124      	b.n	8008114 <sourcecapa_limits+0x494>
	case USBPD_PDO_TYPE_VARIABLE :
	  {
		uint32_t maxvoltage = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_VARIABLE_MAX_VOLTAGE_Msk) >> USBPD_PDO_SRC_VARIABLE_MAX_VOLTAGE_Pos) * 50;
 8007eca:	214f      	movs	r1, #79	; 0x4f
 8007ecc:	187b      	adds	r3, r7, r1
 8007ece:	2200      	movs	r2, #0
 8007ed0:	569a      	ldrsb	r2, [r3, r2]
 8007ed2:	4b34      	ldr	r3, [pc, #208]	; (8007fa4 <sourcecapa_limits+0x324>)
 8007ed4:	0092      	lsls	r2, r2, #2
 8007ed6:	58d3      	ldr	r3, [r2, r3]
 8007ed8:	0d1b      	lsrs	r3, r3, #20
 8007eda:	059b      	lsls	r3, r3, #22
 8007edc:	0d9b      	lsrs	r3, r3, #22
 8007ede:	2232      	movs	r2, #50	; 0x32
 8007ee0:	4353      	muls	r3, r2
 8007ee2:	63fb      	str	r3, [r7, #60]	; 0x3c
		uint32_t minvoltage = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_VARIABLE_MIN_VOLTAGE_Msk) >> USBPD_PDO_SRC_VARIABLE_MIN_VOLTAGE_Pos) * 50;
 8007ee4:	187b      	adds	r3, r7, r1
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	569a      	ldrsb	r2, [r3, r2]
 8007eea:	4b2e      	ldr	r3, [pc, #184]	; (8007fa4 <sourcecapa_limits+0x324>)
 8007eec:	0092      	lsls	r2, r2, #2
 8007eee:	58d3      	ldr	r3, [r2, r3]
 8007ef0:	0a9b      	lsrs	r3, r3, #10
 8007ef2:	059b      	lsls	r3, r3, #22
 8007ef4:	0d9b      	lsrs	r3, r3, #22
 8007ef6:	2232      	movs	r2, #50	; 0x32
 8007ef8:	4353      	muls	r3, r2
 8007efa:	63bb      	str	r3, [r7, #56]	; 0x38
		uint32_t maxcurrent = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_VARIABLE_MAX_CURRENT_Msk) >> USBPD_PDO_SRC_VARIABLE_MAX_CURRENT_Pos) * 10;
 8007efc:	187b      	adds	r3, r7, r1
 8007efe:	2200      	movs	r2, #0
 8007f00:	569a      	ldrsb	r2, [r3, r2]
 8007f02:	4b28      	ldr	r3, [pc, #160]	; (8007fa4 <sourcecapa_limits+0x324>)
 8007f04:	0092      	lsls	r2, r2, #2
 8007f06:	58d3      	ldr	r3, [r2, r3]
 8007f08:	059b      	lsls	r3, r3, #22
 8007f0a:	0d9a      	lsrs	r2, r3, #22
 8007f0c:	0013      	movs	r3, r2
 8007f0e:	009b      	lsls	r3, r3, #2
 8007f10:	189b      	adds	r3, r3, r2
 8007f12:	005b      	lsls	r3, r3, #1
 8007f14:	637b      	str	r3, [r7, #52]	; 0x34
		sprintf((char*)_str, "V:%2d.%1d-%2d.%1dV %d.%dA", (int)(minvoltage/1000),(int)(minvoltage/100)%10, (int)(maxvoltage/1000),(int)(maxvoltage/100)%10, (int)(maxcurrent/1000), (int)((maxcurrent % 1000) /100));
 8007f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f18:	22fa      	movs	r2, #250	; 0xfa
 8007f1a:	0091      	lsls	r1, r2, #2
 8007f1c:	0018      	movs	r0, r3
 8007f1e:	f7fe f967 	bl	80061f0 <__udivsi3>
 8007f22:	0003      	movs	r3, r0
 8007f24:	4698      	mov	r8, r3
 8007f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f28:	2164      	movs	r1, #100	; 0x64
 8007f2a:	0018      	movs	r0, r3
 8007f2c:	f7fe f960 	bl	80061f0 <__udivsi3>
 8007f30:	0003      	movs	r3, r0
 8007f32:	210a      	movs	r1, #10
 8007f34:	0018      	movs	r0, r3
 8007f36:	f7fe facb 	bl	80064d0 <__aeabi_idivmod>
 8007f3a:	000b      	movs	r3, r1
 8007f3c:	4699      	mov	r9, r3
 8007f3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f40:	22fa      	movs	r2, #250	; 0xfa
 8007f42:	0091      	lsls	r1, r2, #2
 8007f44:	0018      	movs	r0, r3
 8007f46:	f7fe f953 	bl	80061f0 <__udivsi3>
 8007f4a:	0003      	movs	r3, r0
 8007f4c:	001c      	movs	r4, r3
 8007f4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f50:	2164      	movs	r1, #100	; 0x64
 8007f52:	0018      	movs	r0, r3
 8007f54:	f7fe f94c 	bl	80061f0 <__udivsi3>
 8007f58:	0003      	movs	r3, r0
 8007f5a:	210a      	movs	r1, #10
 8007f5c:	0018      	movs	r0, r3
 8007f5e:	f7fe fab7 	bl	80064d0 <__aeabi_idivmod>
 8007f62:	000b      	movs	r3, r1
 8007f64:	001d      	movs	r5, r3
 8007f66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f68:	22fa      	movs	r2, #250	; 0xfa
 8007f6a:	0091      	lsls	r1, r2, #2
 8007f6c:	0018      	movs	r0, r3
 8007f6e:	f7fe f93f 	bl	80061f0 <__udivsi3>
 8007f72:	0003      	movs	r3, r0
 8007f74:	001e      	movs	r6, r3
 8007f76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f78:	22fa      	movs	r2, #250	; 0xfa
 8007f7a:	0091      	lsls	r1, r2, #2
 8007f7c:	0018      	movs	r0, r3
 8007f7e:	f7fe f9bd 	bl	80062fc <__aeabi_uidivmod>
 8007f82:	000b      	movs	r3, r1
 8007f84:	2164      	movs	r1, #100	; 0x64
 8007f86:	0018      	movs	r0, r3
 8007f88:	f7fe f932 	bl	80061f0 <__udivsi3>
 8007f8c:	0003      	movs	r3, r0
 8007f8e:	490a      	ldr	r1, [pc, #40]	; (8007fb8 <sourcecapa_limits+0x338>)
 8007f90:	0038      	movs	r0, r7
 8007f92:	9303      	str	r3, [sp, #12]
 8007f94:	9602      	str	r6, [sp, #8]
 8007f96:	9501      	str	r5, [sp, #4]
 8007f98:	9400      	str	r4, [sp, #0]
 8007f9a:	464b      	mov	r3, r9
 8007f9c:	4642      	mov	r2, r8
 8007f9e:	f014 fa1d 	bl	801c3dc <siprintf>
	  }
	  break;
 8007fa2:	e0b7      	b.n	8008114 <sourcecapa_limits+0x494>
 8007fa4:	20002df4 	.word	0x20002df4
 8007fa8:	0801ccc8 	.word	0x0801ccc8
 8007fac:	000186a0 	.word	0x000186a0
 8007fb0:	0801ccdc 	.word	0x0801ccdc
 8007fb4:	0801ccf4 	.word	0x0801ccf4
 8007fb8:	0801cd10 	.word	0x0801cd10
	case USBPD_PDO_TYPE_APDO :
	  {
		indexAPDO = index + 1;
 8007fbc:	214f      	movs	r1, #79	; 0x4f
 8007fbe:	187b      	adds	r3, r7, r1
 8007fc0:	781b      	ldrb	r3, [r3, #0]
 8007fc2:	b25b      	sxtb	r3, r3
 8007fc4:	1c5a      	adds	r2, r3, #1
 8007fc6:	4b61      	ldr	r3, [pc, #388]	; (800814c <sourcecapa_limits+0x4cc>)
 8007fc8:	601a      	str	r2, [r3, #0]
		uint32_t minvoltageAPDOtemp = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_APDO_MIN_VOLTAGE_Msk) >> USBPD_PDO_SRC_APDO_MIN_VOLTAGE_Pos) * 100;
 8007fca:	187b      	adds	r3, r7, r1
 8007fcc:	2200      	movs	r2, #0
 8007fce:	569a      	ldrsb	r2, [r3, r2]
 8007fd0:	4b5f      	ldr	r3, [pc, #380]	; (8008150 <sourcecapa_limits+0x4d0>)
 8007fd2:	0092      	lsls	r2, r2, #2
 8007fd4:	58d3      	ldr	r3, [r2, r3]
 8007fd6:	0a1b      	lsrs	r3, r3, #8
 8007fd8:	22ff      	movs	r2, #255	; 0xff
 8007fda:	4013      	ands	r3, r2
 8007fdc:	2264      	movs	r2, #100	; 0x64
 8007fde:	4353      	muls	r3, r2
 8007fe0:	64bb      	str	r3, [r7, #72]	; 0x48
		uint32_t maxvoltageAPDOtemp = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_APDO_MAX_VOLTAGE_Msk) >> USBPD_PDO_SRC_APDO_MAX_VOLTAGE_Pos) * 100;
 8007fe2:	187b      	adds	r3, r7, r1
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	569a      	ldrsb	r2, [r3, r2]
 8007fe8:	4b59      	ldr	r3, [pc, #356]	; (8008150 <sourcecapa_limits+0x4d0>)
 8007fea:	0092      	lsls	r2, r2, #2
 8007fec:	58d3      	ldr	r3, [r2, r3]
 8007fee:	0c5b      	lsrs	r3, r3, #17
 8007ff0:	22ff      	movs	r2, #255	; 0xff
 8007ff2:	4013      	ands	r3, r2
 8007ff4:	2264      	movs	r2, #100	; 0x64
 8007ff6:	4353      	muls	r3, r2
 8007ff8:	647b      	str	r3, [r7, #68]	; 0x44
		uint32_t maxcurrentAPDOtemp = ((DPM_Ports[0].DPM_ListOfRcvSRCPDO[index] & USBPD_PDO_SRC_APDO_MAX_CURRENT_Msk) >> USBPD_PDO_SRC_APDO_MAX_CURRENT_Pos) * 50;
 8007ffa:	187b      	adds	r3, r7, r1
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	569a      	ldrsb	r2, [r3, r2]
 8008000:	4b53      	ldr	r3, [pc, #332]	; (8008150 <sourcecapa_limits+0x4d0>)
 8008002:	0092      	lsls	r2, r2, #2
 8008004:	58d3      	ldr	r3, [r2, r3]
 8008006:	227f      	movs	r2, #127	; 0x7f
 8008008:	4013      	ands	r3, r2
 800800a:	2232      	movs	r2, #50	; 0x32
 800800c:	4353      	muls	r3, r2
 800800e:	643b      	str	r3, [r7, #64]	; 0x40
		sprintf((char*)_str, "A:%2d.%1d-%2d.%1dV %d.%dA",(int) (minvoltageAPDOtemp/1000),(int)(minvoltageAPDOtemp/100)%10, (int)(maxvoltageAPDOtemp/1000),(int)(maxvoltageAPDOtemp/100)%10, (int)(maxcurrentAPDOtemp/1000), (int)((maxcurrentAPDOtemp % 1000) /100));
 8008010:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008012:	22fa      	movs	r2, #250	; 0xfa
 8008014:	0091      	lsls	r1, r2, #2
 8008016:	0018      	movs	r0, r3
 8008018:	f7fe f8ea 	bl	80061f0 <__udivsi3>
 800801c:	0003      	movs	r3, r0
 800801e:	4698      	mov	r8, r3
 8008020:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008022:	2164      	movs	r1, #100	; 0x64
 8008024:	0018      	movs	r0, r3
 8008026:	f7fe f8e3 	bl	80061f0 <__udivsi3>
 800802a:	0003      	movs	r3, r0
 800802c:	210a      	movs	r1, #10
 800802e:	0018      	movs	r0, r3
 8008030:	f7fe fa4e 	bl	80064d0 <__aeabi_idivmod>
 8008034:	000b      	movs	r3, r1
 8008036:	4699      	mov	r9, r3
 8008038:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800803a:	22fa      	movs	r2, #250	; 0xfa
 800803c:	0091      	lsls	r1, r2, #2
 800803e:	0018      	movs	r0, r3
 8008040:	f7fe f8d6 	bl	80061f0 <__udivsi3>
 8008044:	0003      	movs	r3, r0
 8008046:	001c      	movs	r4, r3
 8008048:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800804a:	2164      	movs	r1, #100	; 0x64
 800804c:	0018      	movs	r0, r3
 800804e:	f7fe f8cf 	bl	80061f0 <__udivsi3>
 8008052:	0003      	movs	r3, r0
 8008054:	210a      	movs	r1, #10
 8008056:	0018      	movs	r0, r3
 8008058:	f7fe fa3a 	bl	80064d0 <__aeabi_idivmod>
 800805c:	000b      	movs	r3, r1
 800805e:	001d      	movs	r5, r3
 8008060:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008062:	22fa      	movs	r2, #250	; 0xfa
 8008064:	0091      	lsls	r1, r2, #2
 8008066:	0018      	movs	r0, r3
 8008068:	f7fe f8c2 	bl	80061f0 <__udivsi3>
 800806c:	0003      	movs	r3, r0
 800806e:	001e      	movs	r6, r3
 8008070:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008072:	22fa      	movs	r2, #250	; 0xfa
 8008074:	0091      	lsls	r1, r2, #2
 8008076:	0018      	movs	r0, r3
 8008078:	f7fe f940 	bl	80062fc <__aeabi_uidivmod>
 800807c:	000b      	movs	r3, r1
 800807e:	2164      	movs	r1, #100	; 0x64
 8008080:	0018      	movs	r0, r3
 8008082:	f7fe f8b5 	bl	80061f0 <__udivsi3>
 8008086:	0003      	movs	r3, r0
 8008088:	4932      	ldr	r1, [pc, #200]	; (8008154 <sourcecapa_limits+0x4d4>)
 800808a:	0038      	movs	r0, r7
 800808c:	9303      	str	r3, [sp, #12]
 800808e:	9602      	str	r6, [sp, #8]
 8008090:	9501      	str	r5, [sp, #4]
 8008092:	9400      	str	r4, [sp, #0]
 8008094:	464b      	mov	r3, r9
 8008096:	4642      	mov	r2, r8
 8008098:	f014 f9a0 	bl	801c3dc <siprintf>

		if (!isMinVoltageAPDOInitialized || minvoltageAPDOtemp < minvoltageAPDO) {
 800809c:	4b2e      	ldr	r3, [pc, #184]	; (8008158 <sourcecapa_limits+0x4d8>)
 800809e:	781b      	ldrb	r3, [r3, #0]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d004      	beq.n	80080ae <sourcecapa_limits+0x42e>
 80080a4:	4b2d      	ldr	r3, [pc, #180]	; (800815c <sourcecapa_limits+0x4dc>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d218      	bcs.n	80080e0 <sourcecapa_limits+0x460>
			minvoltageAPDO = minvoltageAPDOtemp;
 80080ae:	4b2b      	ldr	r3, [pc, #172]	; (800815c <sourcecapa_limits+0x4dc>)
 80080b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80080b2:	601a      	str	r2, [r3, #0]
			voltageMin = (int)minvoltageAPDOtemp/10;
 80080b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080b6:	210a      	movs	r1, #10
 80080b8:	0018      	movs	r0, r3
 80080ba:	f7fe f923 	bl	8006304 <__divsi3>
 80080be:	0003      	movs	r3, r0
 80080c0:	001a      	movs	r2, r3
 80080c2:	4b27      	ldr	r3, [pc, #156]	; (8008160 <sourcecapa_limits+0x4e0>)
 80080c4:	601a      	str	r2, [r3, #0]
			voltage = voltageMin/10;
 80080c6:	4b26      	ldr	r3, [pc, #152]	; (8008160 <sourcecapa_limits+0x4e0>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	210a      	movs	r1, #10
 80080cc:	0018      	movs	r0, r3
 80080ce:	f7fe f919 	bl	8006304 <__divsi3>
 80080d2:	0003      	movs	r3, r0
 80080d4:	001a      	movs	r2, r3
 80080d6:	4b23      	ldr	r3, [pc, #140]	; (8008164 <sourcecapa_limits+0x4e4>)
 80080d8:	601a      	str	r2, [r3, #0]
			isMinVoltageAPDOInitialized = 1; // Set the flag to indicate it has been initialized
 80080da:	4b1f      	ldr	r3, [pc, #124]	; (8008158 <sourcecapa_limits+0x4d8>)
 80080dc:	2201      	movs	r2, #1
 80080de:	701a      	strb	r2, [r3, #0]
		}

		if (maxvoltageAPDOtemp > maxvoltageAPDO) {
 80080e0:	4b21      	ldr	r3, [pc, #132]	; (8008168 <sourcecapa_limits+0x4e8>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d913      	bls.n	8008112 <sourcecapa_limits+0x492>
			maxvoltageAPDO = maxvoltageAPDOtemp;
 80080ea:	4b1f      	ldr	r3, [pc, #124]	; (8008168 <sourcecapa_limits+0x4e8>)
 80080ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080ee:	601a      	str	r2, [r3, #0]
			voltageMax = (int)maxvoltageAPDOtemp/10;
 80080f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80080f2:	210a      	movs	r1, #10
 80080f4:	0018      	movs	r0, r3
 80080f6:	f7fe f905 	bl	8006304 <__divsi3>
 80080fa:	0003      	movs	r3, r0
 80080fc:	001a      	movs	r2, r3
 80080fe:	4b1b      	ldr	r3, [pc, #108]	; (800816c <sourcecapa_limits+0x4ec>)
 8008100:	601a      	str	r2, [r3, #0]
		}
	  }
	  break;
 8008102:	e006      	b.n	8008112 <sourcecapa_limits+0x492>
	default :
	  sprintf((char*)_str,"Unknown Source PDO");
 8008104:	4a1a      	ldr	r2, [pc, #104]	; (8008170 <sourcecapa_limits+0x4f0>)
 8008106:	003b      	movs	r3, r7
 8008108:	0011      	movs	r1, r2
 800810a:	0018      	movs	r0, r3
 800810c:	f014 f966 	bl	801c3dc <siprintf>
	  break;
 8008110:	e000      	b.n	8008114 <sourcecapa_limits+0x494>
	  break;
 8008112:	46c0      	nop			; (mov r8, r8)
  for(int8_t index=_start; index < _max; index++)
 8008114:	214f      	movs	r1, #79	; 0x4f
 8008116:	187b      	adds	r3, r7, r1
 8008118:	781b      	ldrb	r3, [r3, #0]
 800811a:	b25b      	sxtb	r3, r3
 800811c:	b2db      	uxtb	r3, r3
 800811e:	3301      	adds	r3, #1
 8008120:	b2da      	uxtb	r2, r3
 8008122:	187b      	adds	r3, r7, r1
 8008124:	701a      	strb	r2, [r3, #0]
 8008126:	234f      	movs	r3, #79	; 0x4f
 8008128:	18fb      	adds	r3, r7, r3
 800812a:	2200      	movs	r2, #0
 800812c:	569a      	ldrsb	r2, [r3, r2]
 800812e:	234e      	movs	r3, #78	; 0x4e
 8008130:	18fb      	adds	r3, r7, r3
 8008132:	781b      	ldrb	r3, [r3, #0]
 8008134:	429a      	cmp	r2, r3
 8008136:	da00      	bge.n	800813a <sourcecapa_limits+0x4ba>
 8008138:	e5be      	b.n	8007cb8 <sourcecapa_limits+0x38>
	}
  }
}
 800813a:	46c0      	nop			; (mov r8, r8)
 800813c:	46c0      	nop			; (mov r8, r8)
 800813e:	46bd      	mov	sp, r7
 8008140:	b015      	add	sp, #84	; 0x54
 8008142:	bcc0      	pop	{r6, r7}
 8008144:	46b9      	mov	r9, r7
 8008146:	46b0      	mov	r8, r6
 8008148:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800814a:	46c0      	nop			; (mov r8, r8)
 800814c:	20000220 	.word	0x20000220
 8008150:	20002df4 	.word	0x20002df4
 8008154:	0801cd2c 	.word	0x0801cd2c
 8008158:	20000228 	.word	0x20000228
 800815c:	20000230 	.word	0x20000230
 8008160:	20000208 	.word	0x20000208
 8008164:	2000000c 	.word	0x2000000c
 8008168:	2000022c 	.word	0x2000022c
 800816c:	20000010 	.word	0x20000010
 8008170:	0801cd48 	.word	0x0801cd48

08008174 <DEMO_Init>:
/**
  * @brief  Demo initialisation
  * @retval DEMO_ErrorCode status
  */
DEMO_ErrorCode DEMO_Init(void)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	af00      	add	r7, sp, #0
  /*Initialize the 7 segment display */
  max7219_Init( 7 );
 8008178:	2007      	movs	r0, #7
 800817a:	f000 f815 	bl	80081a8 <max7219_Init>
  max7219_Decode_On();
 800817e:	f000 f89d 	bl	80082bc <max7219_Decode_On>

  /*Print initial values*/
  max7219_PrintItos(SEGMENT_1, 4, 3300, 3);
 8008182:	4a08      	ldr	r2, [pc, #32]	; (80081a4 <DEMO_Init+0x30>)
 8008184:	2303      	movs	r3, #3
 8008186:	2104      	movs	r1, #4
 8008188:	2001      	movs	r0, #1
 800818a:	f000 f943 	bl	8008414 <max7219_PrintItos>
  max7219_PrintItos(SEGMENT_2, 4, 0, 4);
 800818e:	2304      	movs	r3, #4
 8008190:	2200      	movs	r2, #0
 8008192:	2104      	movs	r1, #4
 8008194:	2002      	movs	r0, #2
 8008196:	f000 f93d 	bl	8008414 <max7219_PrintItos>

 return DEMO_OK;
 800819a:	2300      	movs	r3, #0
}
 800819c:	0018      	movs	r0, r3
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}
 80081a2:	46c0      	nop			; (mov r8, r8)
 80081a4:	00000ce4 	.word	0x00000ce4

080081a8 <max7219_Init>:
static uint16_t getSymbol(uint8_t number);
static uint32_t lcdPow10(uint8_t n);
static MAX7219_Digits mapPosition(MAX7219_Digits newPosition, MAX7219_Segments segment);

void max7219_Init(uint8_t intensivity)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	0002      	movs	r2, r0
 80081b0:	1dfb      	adds	r3, r7, #7
 80081b2:	701a      	strb	r2, [r3, #0]
	max7219_Turn_On();
 80081b4:	f000 f878 	bl	80082a8 <max7219_Turn_On>
	max7219_SendData(REG_SCAN_LIMIT, NUMBER_OF_DIGITS - 1);
 80081b8:	2107      	movs	r1, #7
 80081ba:	200b      	movs	r0, #11
 80081bc:	f000 f848 	bl	8008250 <max7219_SendData>
	max7219_SetIntensivity(intensivity);
 80081c0:	1dfb      	adds	r3, r7, #7
 80081c2:	781b      	ldrb	r3, [r3, #0]
 80081c4:	0018      	movs	r0, r3
 80081c6:	f000 f806 	bl	80081d6 <max7219_SetIntensivity>
	max7219_Clean();
 80081ca:	f000 f819 	bl	8008200 <max7219_Clean>
}
 80081ce:	46c0      	nop			; (mov r8, r8)
 80081d0:	46bd      	mov	sp, r7
 80081d2:	b002      	add	sp, #8
 80081d4:	bd80      	pop	{r7, pc}

080081d6 <max7219_SetIntensivity>:

void max7219_SetIntensivity(uint8_t intensivity)
{
 80081d6:	b580      	push	{r7, lr}
 80081d8:	b082      	sub	sp, #8
 80081da:	af00      	add	r7, sp, #0
 80081dc:	0002      	movs	r2, r0
 80081de:	1dfb      	adds	r3, r7, #7
 80081e0:	701a      	strb	r2, [r3, #0]
	if (intensivity > 0x0F)
 80081e2:	1dfb      	adds	r3, r7, #7
 80081e4:	781b      	ldrb	r3, [r3, #0]
 80081e6:	2b0f      	cmp	r3, #15
 80081e8:	d806      	bhi.n	80081f8 <max7219_SetIntensivity+0x22>
	{
		return;
	}

	max7219_SendData(REG_INTENSITY, intensivity);
 80081ea:	1dfb      	adds	r3, r7, #7
 80081ec:	781b      	ldrb	r3, [r3, #0]
 80081ee:	0019      	movs	r1, r3
 80081f0:	200a      	movs	r0, #10
 80081f2:	f000 f82d 	bl	8008250 <max7219_SendData>
 80081f6:	e000      	b.n	80081fa <max7219_SetIntensivity+0x24>
		return;
 80081f8:	46c0      	nop			; (mov r8, r8)
}
 80081fa:	46bd      	mov	sp, r7
 80081fc:	b002      	add	sp, #8
 80081fe:	bd80      	pop	{r7, pc}

08008200 <max7219_Clean>:

void max7219_Clean()
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b082      	sub	sp, #8
 8008204:	af00      	add	r7, sp, #0
	uint8_t clear = 0x00;
 8008206:	1dfb      	adds	r3, r7, #7
 8008208:	2200      	movs	r2, #0
 800820a:	701a      	strb	r2, [r3, #0]

	if(decodeMode == 0xFF)
 800820c:	4b0f      	ldr	r3, [pc, #60]	; (800824c <max7219_Clean+0x4c>)
 800820e:	781b      	ldrb	r3, [r3, #0]
 8008210:	2bff      	cmp	r3, #255	; 0xff
 8008212:	d102      	bne.n	800821a <max7219_Clean+0x1a>
	{
		clear = BLANK;
 8008214:	1dfb      	adds	r3, r7, #7
 8008216:	220f      	movs	r2, #15
 8008218:	701a      	strb	r2, [r3, #0]
	}

	for (int i = 0; i < 8; ++i)
 800821a:	2300      	movs	r3, #0
 800821c:	603b      	str	r3, [r7, #0]
 800821e:	e00c      	b.n	800823a <max7219_Clean+0x3a>
	{
		max7219_SendData(i + 1, clear);
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	b2db      	uxtb	r3, r3
 8008224:	3301      	adds	r3, #1
 8008226:	b2da      	uxtb	r2, r3
 8008228:	1dfb      	adds	r3, r7, #7
 800822a:	781b      	ldrb	r3, [r3, #0]
 800822c:	0019      	movs	r1, r3
 800822e:	0010      	movs	r0, r2
 8008230:	f000 f80e 	bl	8008250 <max7219_SendData>
	for (int i = 0; i < 8; ++i)
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	3301      	adds	r3, #1
 8008238:	603b      	str	r3, [r7, #0]
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	2b07      	cmp	r3, #7
 800823e:	ddef      	ble.n	8008220 <max7219_Clean+0x20>
	}
}
 8008240:	46c0      	nop			; (mov r8, r8)
 8008242:	46c0      	nop			; (mov r8, r8)
 8008244:	46bd      	mov	sp, r7
 8008246:	b002      	add	sp, #8
 8008248:	bd80      	pop	{r7, pc}
 800824a:	46c0      	nop			; (mov r8, r8)
 800824c:	20000250 	.word	0x20000250

08008250 <max7219_SendData>:

void max7219_SendData(uint8_t addr, uint8_t data)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b082      	sub	sp, #8
 8008254:	af00      	add	r7, sp, #0
 8008256:	0002      	movs	r2, r0
 8008258:	1dfb      	adds	r3, r7, #7
 800825a:	701a      	strb	r2, [r3, #0]
 800825c:	1dbb      	adds	r3, r7, #6
 800825e:	1c0a      	adds	r2, r1, #0
 8008260:	701a      	strb	r2, [r3, #0]
	CS_SET();
 8008262:	4b0f      	ldr	r3, [pc, #60]	; (80082a0 <max7219_SendData+0x50>)
 8008264:	2200      	movs	r2, #0
 8008266:	2180      	movs	r1, #128	; 0x80
 8008268:	0018      	movs	r0, r3
 800826a:	f003 fc67 	bl	800bb3c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &addr, 1, HAL_MAX_DELAY);
 800826e:	2301      	movs	r3, #1
 8008270:	425b      	negs	r3, r3
 8008272:	1df9      	adds	r1, r7, #7
 8008274:	480b      	ldr	r0, [pc, #44]	; (80082a4 <max7219_SendData+0x54>)
 8008276:	2201      	movs	r2, #1
 8008278:	f004 fd26 	bl	800ccc8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 800827c:	2301      	movs	r3, #1
 800827e:	425b      	negs	r3, r3
 8008280:	1db9      	adds	r1, r7, #6
 8008282:	4808      	ldr	r0, [pc, #32]	; (80082a4 <max7219_SendData+0x54>)
 8008284:	2201      	movs	r2, #1
 8008286:	f004 fd1f 	bl	800ccc8 <HAL_SPI_Transmit>
	CS_RESET();
 800828a:	4b05      	ldr	r3, [pc, #20]	; (80082a0 <max7219_SendData+0x50>)
 800828c:	2201      	movs	r2, #1
 800828e:	2180      	movs	r1, #128	; 0x80
 8008290:	0018      	movs	r0, r3
 8008292:	f003 fc53 	bl	800bb3c <HAL_GPIO_WritePin>
}
 8008296:	46c0      	nop			; (mov r8, r8)
 8008298:	46bd      	mov	sp, r7
 800829a:	b002      	add	sp, #8
 800829c:	bd80      	pop	{r7, pc}
 800829e:	46c0      	nop			; (mov r8, r8)
 80082a0:	50000800 	.word	0x50000800
 80082a4:	20000318 	.word	0x20000318

080082a8 <max7219_Turn_On>:

void max7219_Turn_On(void)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	af00      	add	r7, sp, #0
	max7219_SendData(REG_SHUTDOWN, 0x01);
 80082ac:	2101      	movs	r1, #1
 80082ae:	200c      	movs	r0, #12
 80082b0:	f7ff ffce 	bl	8008250 <max7219_SendData>
}
 80082b4:	46c0      	nop			; (mov r8, r8)
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}
	...

080082bc <max7219_Decode_On>:
{
	max7219_SendData(REG_SHUTDOWN, 0x00);
}

void max7219_Decode_On(void)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	af00      	add	r7, sp, #0
	decodeMode = 0xFF;
 80082c0:	4b05      	ldr	r3, [pc, #20]	; (80082d8 <max7219_Decode_On+0x1c>)
 80082c2:	22ff      	movs	r2, #255	; 0xff
 80082c4:	701a      	strb	r2, [r3, #0]
	max7219_SendData(REG_DECODE_MODE, decodeMode);
 80082c6:	4b04      	ldr	r3, [pc, #16]	; (80082d8 <max7219_Decode_On+0x1c>)
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	0019      	movs	r1, r3
 80082cc:	2009      	movs	r0, #9
 80082ce:	f7ff ffbf 	bl	8008250 <max7219_SendData>
}
 80082d2:	46c0      	nop			; (mov r8, r8)
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bd80      	pop	{r7, pc}
 80082d8:	20000250 	.word	0x20000250

080082dc <mapPosition>:
  * @param  newPosition: Starting position of printing
  * @retval MAX7219_Digits: return new mapped Position
  */

static MAX7219_Digits mapPosition(MAX7219_Digits newPosition, MAX7219_Segments segment)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b082      	sub	sp, #8
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	0002      	movs	r2, r0
 80082e4:	1dfb      	adds	r3, r7, #7
 80082e6:	701a      	strb	r2, [r3, #0]
 80082e8:	1dbb      	adds	r3, r7, #6
 80082ea:	1c0a      	adds	r2, r1, #0
 80082ec:	701a      	strb	r2, [r3, #0]
	if (segment == 1)
 80082ee:	1dbb      	adds	r3, r7, #6
 80082f0:	781b      	ldrb	r3, [r3, #0]
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	d102      	bne.n	80082fc <mapPosition+0x20>
	{
		return newPosition;
 80082f6:	1dfb      	adds	r3, r7, #7
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	e009      	b.n	8008310 <mapPosition+0x34>
	}
	else if (segment == 2)
 80082fc:	1dbb      	adds	r3, r7, #6
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	2b02      	cmp	r3, #2
 8008302:	d104      	bne.n	800830e <mapPosition+0x32>
	{
		return newPosition +4;
 8008304:	1dfb      	adds	r3, r7, #7
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	3304      	adds	r3, #4
 800830a:	b2db      	uxtb	r3, r3
 800830c:	e000      	b.n	8008310 <mapPosition+0x34>
	}
	return 0; // In case of invalid position
 800830e:	2300      	movs	r3, #0
}
 8008310:	0018      	movs	r0, r3
 8008312:	46bd      	mov	sp, r7
 8008314:	b002      	add	sp, #8
 8008316:	bd80      	pop	{r7, pc}

08008318 <max7219_PrintDigit>:
  * @param  point: Specify if decimal point should be displayed or not
  * @retval None
  */

void max7219_PrintDigit(MAX7219_Segments segment, MAX7219_Digits position, MAX7219_Numeric numeric, bool point)
{
 8008318:	b5b0      	push	{r4, r5, r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	0005      	movs	r5, r0
 8008320:	000c      	movs	r4, r1
 8008322:	0010      	movs	r0, r2
 8008324:	0019      	movs	r1, r3
 8008326:	1dfb      	adds	r3, r7, #7
 8008328:	1c2a      	adds	r2, r5, #0
 800832a:	701a      	strb	r2, [r3, #0]
 800832c:	1dbb      	adds	r3, r7, #6
 800832e:	1c22      	adds	r2, r4, #0
 8008330:	701a      	strb	r2, [r3, #0]
 8008332:	1d7b      	adds	r3, r7, #5
 8008334:	1c02      	adds	r2, r0, #0
 8008336:	701a      	strb	r2, [r3, #0]
 8008338:	1d3b      	adds	r3, r7, #4
 800833a:	1c0a      	adds	r2, r1, #0
 800833c:	701a      	strb	r2, [r3, #0]
	MAX7219_Digits mappedPosition = mapPosition(position, segment);
 800833e:	250f      	movs	r5, #15
 8008340:	197c      	adds	r4, r7, r5
 8008342:	1dfb      	adds	r3, r7, #7
 8008344:	781a      	ldrb	r2, [r3, #0]
 8008346:	1dbb      	adds	r3, r7, #6
 8008348:	781b      	ldrb	r3, [r3, #0]
 800834a:	0011      	movs	r1, r2
 800834c:	0018      	movs	r0, r3
 800834e:	f7ff ffc5 	bl	80082dc <mapPosition>
 8008352:	0003      	movs	r3, r0
 8008354:	7023      	strb	r3, [r4, #0]
	if(mappedPosition > NUMBER_OF_DIGITS)
 8008356:	002c      	movs	r4, r5
 8008358:	193b      	adds	r3, r7, r4
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	2b08      	cmp	r3, #8
 800835e:	d852      	bhi.n	8008406 <max7219_PrintDigit+0xee>
	{
		return;
	}

	if(point)
 8008360:	1d3b      	adds	r3, r7, #4
 8008362:	781b      	ldrb	r3, [r3, #0]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d027      	beq.n	80083b8 <max7219_PrintDigit+0xa0>
	{
		if(decodeMode == 0x00)
 8008368:	4b29      	ldr	r3, [pc, #164]	; (8008410 <max7219_PrintDigit+0xf8>)
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d111      	bne.n	8008394 <max7219_PrintDigit+0x7c>
		{
			max7219_SendData(mappedPosition, getSymbol(numeric) | (1 << 7));
 8008370:	1d7b      	adds	r3, r7, #5
 8008372:	781b      	ldrb	r3, [r3, #0]
 8008374:	0018      	movs	r0, r3
 8008376:	f000 f9a9 	bl	80086cc <getSymbol>
 800837a:	0003      	movs	r3, r0
 800837c:	b2db      	uxtb	r3, r3
 800837e:	2280      	movs	r2, #128	; 0x80
 8008380:	4252      	negs	r2, r2
 8008382:	4313      	orrs	r3, r2
 8008384:	b2da      	uxtb	r2, r3
 8008386:	193b      	adds	r3, r7, r4
 8008388:	781b      	ldrb	r3, [r3, #0]
 800838a:	0011      	movs	r1, r2
 800838c:	0018      	movs	r0, r3
 800838e:	f7ff ff5f 	bl	8008250 <max7219_SendData>
 8008392:	e039      	b.n	8008408 <max7219_PrintDigit+0xf0>
		}
		else if(decodeMode == 0xFF)
 8008394:	4b1e      	ldr	r3, [pc, #120]	; (8008410 <max7219_PrintDigit+0xf8>)
 8008396:	781b      	ldrb	r3, [r3, #0]
 8008398:	2bff      	cmp	r3, #255	; 0xff
 800839a:	d135      	bne.n	8008408 <max7219_PrintDigit+0xf0>
		{
			max7219_SendData(mappedPosition, numeric | (1 << 7));
 800839c:	1d7b      	adds	r3, r7, #5
 800839e:	781b      	ldrb	r3, [r3, #0]
 80083a0:	2280      	movs	r2, #128	; 0x80
 80083a2:	4252      	negs	r2, r2
 80083a4:	4313      	orrs	r3, r2
 80083a6:	b2da      	uxtb	r2, r3
 80083a8:	230f      	movs	r3, #15
 80083aa:	18fb      	adds	r3, r7, r3
 80083ac:	781b      	ldrb	r3, [r3, #0]
 80083ae:	0011      	movs	r1, r2
 80083b0:	0018      	movs	r0, r3
 80083b2:	f7ff ff4d 	bl	8008250 <max7219_SendData>
 80083b6:	e027      	b.n	8008408 <max7219_PrintDigit+0xf0>
		}
	}
	else
	{
		if(decodeMode == 0x00)
 80083b8:	4b15      	ldr	r3, [pc, #84]	; (8008410 <max7219_PrintDigit+0xf8>)
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d111      	bne.n	80083e4 <max7219_PrintDigit+0xcc>
		{
			max7219_SendData(mappedPosition, getSymbol(numeric) & (~(1 << 7)));
 80083c0:	1d7b      	adds	r3, r7, #5
 80083c2:	781b      	ldrb	r3, [r3, #0]
 80083c4:	0018      	movs	r0, r3
 80083c6:	f000 f981 	bl	80086cc <getSymbol>
 80083ca:	0003      	movs	r3, r0
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	227f      	movs	r2, #127	; 0x7f
 80083d0:	4013      	ands	r3, r2
 80083d2:	b2da      	uxtb	r2, r3
 80083d4:	230f      	movs	r3, #15
 80083d6:	18fb      	adds	r3, r7, r3
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	0011      	movs	r1, r2
 80083dc:	0018      	movs	r0, r3
 80083de:	f7ff ff37 	bl	8008250 <max7219_SendData>
 80083e2:	e011      	b.n	8008408 <max7219_PrintDigit+0xf0>
		}
		else if(decodeMode == 0xFF)
 80083e4:	4b0a      	ldr	r3, [pc, #40]	; (8008410 <max7219_PrintDigit+0xf8>)
 80083e6:	781b      	ldrb	r3, [r3, #0]
 80083e8:	2bff      	cmp	r3, #255	; 0xff
 80083ea:	d10d      	bne.n	8008408 <max7219_PrintDigit+0xf0>
		{
			max7219_SendData(mappedPosition, numeric & (~(1 << 7)));
 80083ec:	1d7b      	adds	r3, r7, #5
 80083ee:	781b      	ldrb	r3, [r3, #0]
 80083f0:	227f      	movs	r2, #127	; 0x7f
 80083f2:	4013      	ands	r3, r2
 80083f4:	b2da      	uxtb	r2, r3
 80083f6:	230f      	movs	r3, #15
 80083f8:	18fb      	adds	r3, r7, r3
 80083fa:	781b      	ldrb	r3, [r3, #0]
 80083fc:	0011      	movs	r1, r2
 80083fe:	0018      	movs	r0, r3
 8008400:	f7ff ff26 	bl	8008250 <max7219_SendData>
 8008404:	e000      	b.n	8008408 <max7219_PrintDigit+0xf0>
		return;
 8008406:	46c0      	nop			; (mov r8, r8)
		}
	}
}
 8008408:	46bd      	mov	sp, r7
 800840a:	b004      	add	sp, #16
 800840c:	bdb0      	pop	{r4, r5, r7, pc}
 800840e:	46c0      	nop			; (mov r8, r8)
 8008410:	20000250 	.word	0x20000250

08008414 <max7219_PrintItos>:
  * @param  decimal_position: Place of decimal point
  * @retval MAX7219_Digits: current cursor position
  */

MAX7219_Digits max7219_PrintItos(MAX7219_Segments segment, MAX7219_Digits position, int value, uint8_t decimal_position)
{
 8008414:	b590      	push	{r4, r7, lr}
 8008416:	b087      	sub	sp, #28
 8008418:	af00      	add	r7, sp, #0
 800841a:	0004      	movs	r4, r0
 800841c:	0008      	movs	r0, r1
 800841e:	603a      	str	r2, [r7, #0]
 8008420:	0019      	movs	r1, r3
 8008422:	1dfb      	adds	r3, r7, #7
 8008424:	1c22      	adds	r2, r4, #0
 8008426:	701a      	strb	r2, [r3, #0]
 8008428:	1dbb      	adds	r3, r7, #6
 800842a:	1c02      	adds	r2, r0, #0
 800842c:	701a      	strb	r2, [r3, #0]
 800842e:	1d7b      	adds	r3, r7, #5
 8008430:	1c0a      	adds	r2, r1, #0
 8008432:	701a      	strb	r2, [r3, #0]
	max7219_SendData(REG_DECODE_MODE, 0xFF);
 8008434:	21ff      	movs	r1, #255	; 0xff
 8008436:	2009      	movs	r0, #9
 8008438:	f7ff ff0a 	bl	8008250 <max7219_SendData>

	int32_t i;
    int8_t num_digits = 0;
 800843c:	2313      	movs	r3, #19
 800843e:	18fb      	adds	r3, r7, r3
 8008440:	2200      	movs	r2, #0
 8008442:	701a      	strb	r2, [r3, #0]

	if (value < 0)
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	2b00      	cmp	r3, #0
 8008448:	da11      	bge.n	800846e <max7219_PrintItos+0x5a>
	{
		if(position > 0)
 800844a:	1dbb      	adds	r3, r7, #6
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d00a      	beq.n	8008468 <max7219_PrintItos+0x54>
		{
			max7219_SendData(position, MINUS);
 8008452:	1dbb      	adds	r3, r7, #6
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	210a      	movs	r1, #10
 8008458:	0018      	movs	r0, r3
 800845a:	f7ff fef9 	bl	8008250 <max7219_SendData>
			position--;
 800845e:	1dbb      	adds	r3, r7, #6
 8008460:	781a      	ldrb	r2, [r3, #0]
 8008462:	1dbb      	adds	r3, r7, #6
 8008464:	3a01      	subs	r2, #1
 8008466:	701a      	strb	r2, [r3, #0]
		}
		value = -value;
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	425b      	negs	r3, r3
 800846c:	603b      	str	r3, [r7, #0]
	}

	i = 1;
 800846e:	2301      	movs	r3, #1
 8008470:	617b      	str	r3, [r7, #20]

	//Get number of non-zero digits
	while ((value / i) > 9)
 8008472:	e00e      	b.n	8008492 <max7219_PrintItos+0x7e>
	{
		i *= 10;
 8008474:	697a      	ldr	r2, [r7, #20]
 8008476:	0013      	movs	r3, r2
 8008478:	009b      	lsls	r3, r3, #2
 800847a:	189b      	adds	r3, r3, r2
 800847c:	005b      	lsls	r3, r3, #1
 800847e:	617b      	str	r3, [r7, #20]
		num_digits++;
 8008480:	2113      	movs	r1, #19
 8008482:	187b      	adds	r3, r7, r1
 8008484:	781b      	ldrb	r3, [r3, #0]
 8008486:	b25b      	sxtb	r3, r3
 8008488:	b2db      	uxtb	r3, r3
 800848a:	3301      	adds	r3, #1
 800848c:	b2da      	uxtb	r2, r3
 800848e:	187b      	adds	r3, r7, r1
 8008490:	701a      	strb	r2, [r3, #0]
	while ((value / i) > 9)
 8008492:	6979      	ldr	r1, [r7, #20]
 8008494:	6838      	ldr	r0, [r7, #0]
 8008496:	f7fd ff35 	bl	8006304 <__divsi3>
 800849a:	0003      	movs	r3, r0
 800849c:	2b09      	cmp	r3, #9
 800849e:	dce9      	bgt.n	8008474 <max7219_PrintItos+0x60>
	}
	num_digits++;
 80084a0:	2113      	movs	r1, #19
 80084a2:	187b      	adds	r3, r7, r1
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	b25b      	sxtb	r3, r3
 80084a8:	b2db      	uxtb	r3, r3
 80084aa:	3301      	adds	r3, #1
 80084ac:	b2da      	uxtb	r2, r3
 80084ae:	187b      	adds	r3, r7, r1
 80084b0:	701a      	strb	r2, [r3, #0]

	i /= 10;
*/

	//Print leading zeros and check for decimal point
	for (int j= 4; j > num_digits; j--) {
 80084b2:	2304      	movs	r3, #4
 80084b4:	60fb      	str	r3, [r7, #12]
 80084b6:	e018      	b.n	80084ea <max7219_PrintItos+0xd6>
		if(j == decimal_position) {
 80084b8:	1d7b      	adds	r3, r7, #5
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	68fa      	ldr	r2, [r7, #12]
 80084be:	429a      	cmp	r2, r3
 80084c0:	d108      	bne.n	80084d4 <max7219_PrintItos+0xc0>
			max7219_PrintDigit(segment, j, 0, true);
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	b2d9      	uxtb	r1, r3
 80084c6:	1dfb      	adds	r3, r7, #7
 80084c8:	7818      	ldrb	r0, [r3, #0]
 80084ca:	2301      	movs	r3, #1
 80084cc:	2200      	movs	r2, #0
 80084ce:	f7ff ff23 	bl	8008318 <max7219_PrintDigit>
 80084d2:	e007      	b.n	80084e4 <max7219_PrintItos+0xd0>
		}
		else {
			max7219_PrintDigit(segment, j, 0, false);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	b2d9      	uxtb	r1, r3
 80084d8:	1dfb      	adds	r3, r7, #7
 80084da:	7818      	ldrb	r0, [r3, #0]
 80084dc:	2300      	movs	r3, #0
 80084de:	2200      	movs	r2, #0
 80084e0:	f7ff ff1a 	bl	8008318 <max7219_PrintDigit>
	for (int j= 4; j > num_digits; j--) {
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	3b01      	subs	r3, #1
 80084e8:	60fb      	str	r3, [r7, #12]
 80084ea:	2313      	movs	r3, #19
 80084ec:	18fb      	adds	r3, r7, r3
 80084ee:	781b      	ldrb	r3, [r3, #0]
 80084f0:	b25b      	sxtb	r3, r3
 80084f2:	68fa      	ldr	r2, [r7, #12]
 80084f4:	429a      	cmp	r2, r3
 80084f6:	dcdf      	bgt.n	80084b8 <max7219_PrintItos+0xa4>
		}
	}


	//Print each number and decimal point
	while (i > 0)
 80084f8:	e048      	b.n	800858c <max7219_PrintItos+0x178>
	{
		if(position > 0)
 80084fa:	1dbb      	adds	r3, r7, #6
 80084fc:	781b      	ldrb	r3, [r3, #0]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d03d      	beq.n	800857e <max7219_PrintItos+0x16a>
		{	//If current number position is decimal point, print also decimal point
			if(position == decimal_position) {
 8008502:	1dba      	adds	r2, r7, #6
 8008504:	1d7b      	adds	r3, r7, #5
 8008506:	7812      	ldrb	r2, [r2, #0]
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	429a      	cmp	r2, r3
 800850c:	d119      	bne.n	8008542 <max7219_PrintItos+0x12e>
				max7219_PrintDigit(segment, position, (value % (i * 10)) / i, true);
 800850e:	697a      	ldr	r2, [r7, #20]
 8008510:	0013      	movs	r3, r2
 8008512:	009b      	lsls	r3, r3, #2
 8008514:	189b      	adds	r3, r3, r2
 8008516:	005b      	lsls	r3, r3, #1
 8008518:	001a      	movs	r2, r3
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	0011      	movs	r1, r2
 800851e:	0018      	movs	r0, r3
 8008520:	f7fd ffd6 	bl	80064d0 <__aeabi_idivmod>
 8008524:	000b      	movs	r3, r1
 8008526:	6979      	ldr	r1, [r7, #20]
 8008528:	0018      	movs	r0, r3
 800852a:	f7fd feeb 	bl	8006304 <__divsi3>
 800852e:	0003      	movs	r3, r0
 8008530:	b2da      	uxtb	r2, r3
 8008532:	1dbb      	adds	r3, r7, #6
 8008534:	7819      	ldrb	r1, [r3, #0]
 8008536:	1dfb      	adds	r3, r7, #7
 8008538:	7818      	ldrb	r0, [r3, #0]
 800853a:	2301      	movs	r3, #1
 800853c:	f7ff feec 	bl	8008318 <max7219_PrintDigit>
 8008540:	e018      	b.n	8008574 <max7219_PrintItos+0x160>
			}
			else {
				max7219_PrintDigit(segment, position, (value % (i * 10)) / i, false);
 8008542:	697a      	ldr	r2, [r7, #20]
 8008544:	0013      	movs	r3, r2
 8008546:	009b      	lsls	r3, r3, #2
 8008548:	189b      	adds	r3, r3, r2
 800854a:	005b      	lsls	r3, r3, #1
 800854c:	001a      	movs	r2, r3
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	0011      	movs	r1, r2
 8008552:	0018      	movs	r0, r3
 8008554:	f7fd ffbc 	bl	80064d0 <__aeabi_idivmod>
 8008558:	000b      	movs	r3, r1
 800855a:	6979      	ldr	r1, [r7, #20]
 800855c:	0018      	movs	r0, r3
 800855e:	f7fd fed1 	bl	8006304 <__divsi3>
 8008562:	0003      	movs	r3, r0
 8008564:	b2da      	uxtb	r2, r3
 8008566:	1dbb      	adds	r3, r7, #6
 8008568:	7819      	ldrb	r1, [r3, #0]
 800856a:	1dfb      	adds	r3, r7, #7
 800856c:	7818      	ldrb	r0, [r3, #0]
 800856e:	2300      	movs	r3, #0
 8008570:	f7ff fed2 	bl	8008318 <max7219_PrintDigit>
			}
			position--;
 8008574:	1dbb      	adds	r3, r7, #6
 8008576:	781a      	ldrb	r2, [r3, #0]
 8008578:	1dbb      	adds	r3, r7, #6
 800857a:	3a01      	subs	r2, #1
 800857c:	701a      	strb	r2, [r3, #0]
		}

		i /= 10;
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	210a      	movs	r1, #10
 8008582:	0018      	movs	r0, r3
 8008584:	f7fd febe 	bl	8006304 <__divsi3>
 8008588:	0003      	movs	r3, r0
 800858a:	617b      	str	r3, [r7, #20]
	while (i > 0)
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	2b00      	cmp	r3, #0
 8008590:	dcb3      	bgt.n	80084fa <max7219_PrintItos+0xe6>

	}

	max7219_SendData(REG_DECODE_MODE, decodeMode);
 8008592:	4b06      	ldr	r3, [pc, #24]	; (80085ac <max7219_PrintItos+0x198>)
 8008594:	781b      	ldrb	r3, [r3, #0]
 8008596:	0019      	movs	r1, r3
 8008598:	2009      	movs	r0, #9
 800859a:	f7ff fe59 	bl	8008250 <max7219_SendData>

	return position;
 800859e:	1dbb      	adds	r3, r7, #6
 80085a0:	781b      	ldrb	r3, [r3, #0]
}
 80085a2:	0018      	movs	r0, r3
 80085a4:	46bd      	mov	sp, r7
 80085a6:	b007      	add	sp, #28
 80085a8:	bd90      	pop	{r4, r7, pc}
 80085aa:	46c0      	nop			; (mov r8, r8)
 80085ac:	20000250 	.word	0x20000250

080085b0 <max7219_BlinkDigit>:
  * @param  ms: Blink delay in milliseconds
  * @param  decimal_position: place of decimal point
  * @retval None
  */

void max7219_BlinkDigit(MAX7219_Segments segment, int *valuePtr, uint8_t n, uint32_t ms, uint8_t decimal_position) {
 80085b0:	b5b0      	push	{r4, r5, r7, lr}
 80085b2:	b088      	sub	sp, #32
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	60b9      	str	r1, [r7, #8]
 80085b8:	0011      	movs	r1, r2
 80085ba:	607b      	str	r3, [r7, #4]
 80085bc:	240f      	movs	r4, #15
 80085be:	193b      	adds	r3, r7, r4
 80085c0:	1c02      	adds	r2, r0, #0
 80085c2:	701a      	strb	r2, [r3, #0]
 80085c4:	200e      	movs	r0, #14
 80085c6:	183b      	adds	r3, r7, r0
 80085c8:	1c0a      	adds	r2, r1, #0
 80085ca:	701a      	strb	r2, [r3, #0]
	uint32_t blinkDelay = ms; // Delay in milliseconds (adjust as needed)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	61fb      	str	r3, [r7, #28]
	uint16_t blinkDigit = n; // Digit to blink (0-3)
 80085d0:	211a      	movs	r1, #26
 80085d2:	187b      	adds	r3, r7, r1
 80085d4:	183a      	adds	r2, r7, r0
 80085d6:	7812      	ldrb	r2, [r2, #0]
 80085d8:	801a      	strh	r2, [r3, #0]
	uint8_t digit;

	//Print the BLANK and also decimal point
	if (blinkDigit == decimal_position) {
 80085da:	2330      	movs	r3, #48	; 0x30
 80085dc:	18fb      	adds	r3, r7, r3
 80085de:	781b      	ldrb	r3, [r3, #0]
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	187a      	adds	r2, r7, r1
 80085e4:	8812      	ldrh	r2, [r2, #0]
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d109      	bne.n	80085fe <max7219_BlinkDigit+0x4e>
		max7219_PrintDigit(segment, blinkDigit, BLANK, true);
 80085ea:	187b      	adds	r3, r7, r1
 80085ec:	881b      	ldrh	r3, [r3, #0]
 80085ee:	b2d9      	uxtb	r1, r3
 80085f0:	193b      	adds	r3, r7, r4
 80085f2:	7818      	ldrb	r0, [r3, #0]
 80085f4:	2301      	movs	r3, #1
 80085f6:	220f      	movs	r2, #15
 80085f8:	f7ff fe8e 	bl	8008318 <max7219_PrintDigit>
 80085fc:	e00a      	b.n	8008614 <max7219_BlinkDigit+0x64>
	}
	//Print the BLANK without decimal point
	else {
		max7219_PrintDigit(segment, blinkDigit, BLANK, false);
 80085fe:	231a      	movs	r3, #26
 8008600:	18fb      	adds	r3, r7, r3
 8008602:	881b      	ldrh	r3, [r3, #0]
 8008604:	b2d9      	uxtb	r1, r3
 8008606:	230f      	movs	r3, #15
 8008608:	18fb      	adds	r3, r7, r3
 800860a:	7818      	ldrb	r0, [r3, #0]
 800860c:	2300      	movs	r3, #0
 800860e:	220f      	movs	r2, #15
 8008610:	f7ff fe82 	bl	8008318 <max7219_PrintDigit>
	}

	//Delay
	uint32_t blinkTimer = HAL_GetTick() + blinkDelay;
 8008614:	f001 fb48 	bl	8009ca8 <HAL_GetTick>
 8008618:	0002      	movs	r2, r0
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	189b      	adds	r3, r3, r2
 800861e:	617b      	str	r3, [r7, #20]
	while (HAL_GetTick() < blinkTimer);
 8008620:	46c0      	nop			; (mov r8, r8)
 8008622:	f001 fb41 	bl	8009ca8 <HAL_GetTick>
 8008626:	0002      	movs	r2, r0
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	4293      	cmp	r3, r2
 800862c:	d8f9      	bhi.n	8008622 <max7219_BlinkDigit+0x72>

	// Get the specific digit value at n position
    digit = (*valuePtr / lcdPow10(blinkDigit-1)) % 10;
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	001c      	movs	r4, r3
 8008634:	251a      	movs	r5, #26
 8008636:	197b      	adds	r3, r7, r5
 8008638:	881b      	ldrh	r3, [r3, #0]
 800863a:	b2db      	uxtb	r3, r3
 800863c:	3b01      	subs	r3, #1
 800863e:	b2db      	uxtb	r3, r3
 8008640:	0018      	movs	r0, r3
 8008642:	f000 f855 	bl	80086f0 <lcdPow10>
 8008646:	0003      	movs	r3, r0
 8008648:	0019      	movs	r1, r3
 800864a:	0020      	movs	r0, r4
 800864c:	f7fd fdd0 	bl	80061f0 <__udivsi3>
 8008650:	0003      	movs	r3, r0
 8008652:	210a      	movs	r1, #10
 8008654:	0018      	movs	r0, r3
 8008656:	f7fd fe51 	bl	80062fc <__aeabi_uidivmod>
 800865a:	000b      	movs	r3, r1
 800865c:	001a      	movs	r2, r3
 800865e:	2013      	movs	r0, #19
 8008660:	183b      	adds	r3, r7, r0
 8008662:	701a      	strb	r2, [r3, #0]

	//Print back the original digit and also decimal point
	if (blinkDigit == decimal_position) {
 8008664:	2330      	movs	r3, #48	; 0x30
 8008666:	18fb      	adds	r3, r7, r3
 8008668:	781b      	ldrb	r3, [r3, #0]
 800866a:	b29b      	uxth	r3, r3
 800866c:	197a      	adds	r2, r7, r5
 800866e:	8812      	ldrh	r2, [r2, #0]
 8008670:	429a      	cmp	r2, r3
 8008672:	d10b      	bne.n	800868c <max7219_BlinkDigit+0xdc>
		max7219_PrintDigit(segment, blinkDigit, digit, true);
 8008674:	197b      	adds	r3, r7, r5
 8008676:	881b      	ldrh	r3, [r3, #0]
 8008678:	b2d9      	uxtb	r1, r3
 800867a:	183b      	adds	r3, r7, r0
 800867c:	781a      	ldrb	r2, [r3, #0]
 800867e:	230f      	movs	r3, #15
 8008680:	18fb      	adds	r3, r7, r3
 8008682:	7818      	ldrb	r0, [r3, #0]
 8008684:	2301      	movs	r3, #1
 8008686:	f7ff fe47 	bl	8008318 <max7219_PrintDigit>
 800868a:	e00c      	b.n	80086a6 <max7219_BlinkDigit+0xf6>
	}
	//Print back the original digit without a decimal point
	else {
		max7219_PrintDigit(segment, blinkDigit, digit, false);
 800868c:	231a      	movs	r3, #26
 800868e:	18fb      	adds	r3, r7, r3
 8008690:	881b      	ldrh	r3, [r3, #0]
 8008692:	b2d9      	uxtb	r1, r3
 8008694:	2313      	movs	r3, #19
 8008696:	18fb      	adds	r3, r7, r3
 8008698:	781a      	ldrb	r2, [r3, #0]
 800869a:	230f      	movs	r3, #15
 800869c:	18fb      	adds	r3, r7, r3
 800869e:	7818      	ldrb	r0, [r3, #0]
 80086a0:	2300      	movs	r3, #0
 80086a2:	f7ff fe39 	bl	8008318 <max7219_PrintDigit>
	}

	//Delay
	blinkTimer = HAL_GetTick() + blinkDelay;
 80086a6:	f001 faff 	bl	8009ca8 <HAL_GetTick>
 80086aa:	0002      	movs	r2, r0
 80086ac:	69fb      	ldr	r3, [r7, #28]
 80086ae:	189b      	adds	r3, r3, r2
 80086b0:	617b      	str	r3, [r7, #20]
	while (HAL_GetTick() < blinkTimer);
 80086b2:	46c0      	nop			; (mov r8, r8)
 80086b4:	f001 faf8 	bl	8009ca8 <HAL_GetTick>
 80086b8:	0002      	movs	r2, r0
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	4293      	cmp	r3, r2
 80086be:	d8f9      	bhi.n	80086b4 <max7219_BlinkDigit+0x104>
}
 80086c0:	46c0      	nop			; (mov r8, r8)
 80086c2:	46c0      	nop			; (mov r8, r8)
 80086c4:	46bd      	mov	sp, r7
 80086c6:	b008      	add	sp, #32
 80086c8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080086cc <getSymbol>:

static uint16_t getSymbol(uint8_t number)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b082      	sub	sp, #8
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	0002      	movs	r2, r0
 80086d4:	1dfb      	adds	r3, r7, #7
 80086d6:	701a      	strb	r2, [r3, #0]
	return SYMBOLS[number];
 80086d8:	1dfb      	adds	r3, r7, #7
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	4a03      	ldr	r2, [pc, #12]	; (80086ec <getSymbol+0x20>)
 80086de:	5cd3      	ldrb	r3, [r2, r3]
 80086e0:	b29b      	uxth	r3, r3
}
 80086e2:	0018      	movs	r0, r3
 80086e4:	46bd      	mov	sp, r7
 80086e6:	b002      	add	sp, #8
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	46c0      	nop			; (mov r8, r8)
 80086ec:	2000001c 	.word	0x2000001c

080086f0 <lcdPow10>:

static uint32_t lcdPow10(uint8_t n)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b084      	sub	sp, #16
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	0002      	movs	r2, r0
 80086f8:	1dfb      	adds	r3, r7, #7
 80086fa:	701a      	strb	r2, [r3, #0]
	uint32_t retval = 1u;
 80086fc:	2301      	movs	r3, #1
 80086fe:	60fb      	str	r3, [r7, #12]

	while (n > 0u)
 8008700:	e00a      	b.n	8008718 <lcdPow10+0x28>
	{
		retval *= 10u;
 8008702:	68fa      	ldr	r2, [r7, #12]
 8008704:	0013      	movs	r3, r2
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	189b      	adds	r3, r3, r2
 800870a:	005b      	lsls	r3, r3, #1
 800870c:	60fb      	str	r3, [r7, #12]
		n--;
 800870e:	1dfb      	adds	r3, r7, #7
 8008710:	781a      	ldrb	r2, [r3, #0]
 8008712:	1dfb      	adds	r3, r7, #7
 8008714:	3a01      	subs	r2, #1
 8008716:	701a      	strb	r2, [r3, #0]
	while (n > 0u)
 8008718:	1dfb      	adds	r3, r7, #7
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d1f0      	bne.n	8008702 <lcdPow10+0x12>
	}

	return retval;
 8008720:	68fb      	ldr	r3, [r7, #12]
}
 8008722:	0018      	movs	r0, r3
 8008724:	46bd      	mov	sp, r7
 8008726:	b004      	add	sp, #16
 8008728:	bd80      	pop	{r7, pc}
	...

0800872c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b082      	sub	sp, #8
 8008730:	af00      	add	r7, sp, #0
 8008732:	0002      	movs	r2, r0
 8008734:	1dfb      	adds	r3, r7, #7
 8008736:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008738:	1dfb      	adds	r3, r7, #7
 800873a:	781b      	ldrb	r3, [r3, #0]
 800873c:	2b7f      	cmp	r3, #127	; 0x7f
 800873e:	d809      	bhi.n	8008754 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008740:	1dfb      	adds	r3, r7, #7
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	001a      	movs	r2, r3
 8008746:	231f      	movs	r3, #31
 8008748:	401a      	ands	r2, r3
 800874a:	4b04      	ldr	r3, [pc, #16]	; (800875c <__NVIC_EnableIRQ+0x30>)
 800874c:	2101      	movs	r1, #1
 800874e:	4091      	lsls	r1, r2
 8008750:	000a      	movs	r2, r1
 8008752:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8008754:	46c0      	nop			; (mov r8, r8)
 8008756:	46bd      	mov	sp, r7
 8008758:	b002      	add	sp, #8
 800875a:	bd80      	pop	{r7, pc}
 800875c:	e000e100 	.word	0xe000e100

08008760 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008760:	b590      	push	{r4, r7, lr}
 8008762:	b083      	sub	sp, #12
 8008764:	af00      	add	r7, sp, #0
 8008766:	0002      	movs	r2, r0
 8008768:	6039      	str	r1, [r7, #0]
 800876a:	1dfb      	adds	r3, r7, #7
 800876c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800876e:	1dfb      	adds	r3, r7, #7
 8008770:	781b      	ldrb	r3, [r3, #0]
 8008772:	2b7f      	cmp	r3, #127	; 0x7f
 8008774:	d828      	bhi.n	80087c8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008776:	4a2f      	ldr	r2, [pc, #188]	; (8008834 <__NVIC_SetPriority+0xd4>)
 8008778:	1dfb      	adds	r3, r7, #7
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	b25b      	sxtb	r3, r3
 800877e:	089b      	lsrs	r3, r3, #2
 8008780:	33c0      	adds	r3, #192	; 0xc0
 8008782:	009b      	lsls	r3, r3, #2
 8008784:	589b      	ldr	r3, [r3, r2]
 8008786:	1dfa      	adds	r2, r7, #7
 8008788:	7812      	ldrb	r2, [r2, #0]
 800878a:	0011      	movs	r1, r2
 800878c:	2203      	movs	r2, #3
 800878e:	400a      	ands	r2, r1
 8008790:	00d2      	lsls	r2, r2, #3
 8008792:	21ff      	movs	r1, #255	; 0xff
 8008794:	4091      	lsls	r1, r2
 8008796:	000a      	movs	r2, r1
 8008798:	43d2      	mvns	r2, r2
 800879a:	401a      	ands	r2, r3
 800879c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	019b      	lsls	r3, r3, #6
 80087a2:	22ff      	movs	r2, #255	; 0xff
 80087a4:	401a      	ands	r2, r3
 80087a6:	1dfb      	adds	r3, r7, #7
 80087a8:	781b      	ldrb	r3, [r3, #0]
 80087aa:	0018      	movs	r0, r3
 80087ac:	2303      	movs	r3, #3
 80087ae:	4003      	ands	r3, r0
 80087b0:	00db      	lsls	r3, r3, #3
 80087b2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80087b4:	481f      	ldr	r0, [pc, #124]	; (8008834 <__NVIC_SetPriority+0xd4>)
 80087b6:	1dfb      	adds	r3, r7, #7
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	b25b      	sxtb	r3, r3
 80087bc:	089b      	lsrs	r3, r3, #2
 80087be:	430a      	orrs	r2, r1
 80087c0:	33c0      	adds	r3, #192	; 0xc0
 80087c2:	009b      	lsls	r3, r3, #2
 80087c4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80087c6:	e031      	b.n	800882c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80087c8:	4a1b      	ldr	r2, [pc, #108]	; (8008838 <__NVIC_SetPriority+0xd8>)
 80087ca:	1dfb      	adds	r3, r7, #7
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	0019      	movs	r1, r3
 80087d0:	230f      	movs	r3, #15
 80087d2:	400b      	ands	r3, r1
 80087d4:	3b08      	subs	r3, #8
 80087d6:	089b      	lsrs	r3, r3, #2
 80087d8:	3306      	adds	r3, #6
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	18d3      	adds	r3, r2, r3
 80087de:	3304      	adds	r3, #4
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	1dfa      	adds	r2, r7, #7
 80087e4:	7812      	ldrb	r2, [r2, #0]
 80087e6:	0011      	movs	r1, r2
 80087e8:	2203      	movs	r2, #3
 80087ea:	400a      	ands	r2, r1
 80087ec:	00d2      	lsls	r2, r2, #3
 80087ee:	21ff      	movs	r1, #255	; 0xff
 80087f0:	4091      	lsls	r1, r2
 80087f2:	000a      	movs	r2, r1
 80087f4:	43d2      	mvns	r2, r2
 80087f6:	401a      	ands	r2, r3
 80087f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	019b      	lsls	r3, r3, #6
 80087fe:	22ff      	movs	r2, #255	; 0xff
 8008800:	401a      	ands	r2, r3
 8008802:	1dfb      	adds	r3, r7, #7
 8008804:	781b      	ldrb	r3, [r3, #0]
 8008806:	0018      	movs	r0, r3
 8008808:	2303      	movs	r3, #3
 800880a:	4003      	ands	r3, r0
 800880c:	00db      	lsls	r3, r3, #3
 800880e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008810:	4809      	ldr	r0, [pc, #36]	; (8008838 <__NVIC_SetPriority+0xd8>)
 8008812:	1dfb      	adds	r3, r7, #7
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	001c      	movs	r4, r3
 8008818:	230f      	movs	r3, #15
 800881a:	4023      	ands	r3, r4
 800881c:	3b08      	subs	r3, #8
 800881e:	089b      	lsrs	r3, r3, #2
 8008820:	430a      	orrs	r2, r1
 8008822:	3306      	adds	r3, #6
 8008824:	009b      	lsls	r3, r3, #2
 8008826:	18c3      	adds	r3, r0, r3
 8008828:	3304      	adds	r3, #4
 800882a:	601a      	str	r2, [r3, #0]
}
 800882c:	46c0      	nop			; (mov r8, r8)
 800882e:	46bd      	mov	sp, r7
 8008830:	b003      	add	sp, #12
 8008832:	bd90      	pop	{r4, r7, pc}
 8008834:	e000e100 	.word	0xe000e100
 8008838:	e000ed00 	.word	0xe000ed00

0800883c <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b086      	sub	sp, #24
 8008840:	af00      	add	r7, sp, #0
 8008842:	60f8      	str	r0, [r7, #12]
 8008844:	60b9      	str	r1, [r7, #8]
 8008846:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800884c:	4a0c      	ldr	r2, [pc, #48]	; (8008880 <LL_DMA_SetDataTransferDirection+0x44>)
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	18d3      	adds	r3, r2, r3
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	001a      	movs	r2, r3
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	18d3      	adds	r3, r2, r3
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a09      	ldr	r2, [pc, #36]	; (8008884 <LL_DMA_SetDataTransferDirection+0x48>)
 800885e:	4013      	ands	r3, r2
 8008860:	0019      	movs	r1, r3
 8008862:	4a07      	ldr	r2, [pc, #28]	; (8008880 <LL_DMA_SetDataTransferDirection+0x44>)
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	18d3      	adds	r3, r2, r3
 8008868:	781b      	ldrb	r3, [r3, #0]
 800886a:	001a      	movs	r2, r3
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	18d3      	adds	r3, r2, r3
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	430a      	orrs	r2, r1
 8008874:	601a      	str	r2, [r3, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8008876:	46c0      	nop			; (mov r8, r8)
 8008878:	46bd      	mov	sp, r7
 800887a:	b006      	add	sp, #24
 800887c:	bd80      	pop	{r7, pc}
 800887e:	46c0      	nop			; (mov r8, r8)
 8008880:	0801dc5c 	.word	0x0801dc5c
 8008884:	ffffbfef 	.word	0xffffbfef

08008888 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b086      	sub	sp, #24
 800888c:	af00      	add	r7, sp, #0
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8008898:	4a0c      	ldr	r2, [pc, #48]	; (80088cc <LL_DMA_SetMode+0x44>)
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	18d3      	adds	r3, r2, r3
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	001a      	movs	r2, r3
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	18d3      	adds	r3, r2, r3
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	2220      	movs	r2, #32
 80088aa:	4393      	bics	r3, r2
 80088ac:	0019      	movs	r1, r3
 80088ae:	4a07      	ldr	r2, [pc, #28]	; (80088cc <LL_DMA_SetMode+0x44>)
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	18d3      	adds	r3, r2, r3
 80088b4:	781b      	ldrb	r3, [r3, #0]
 80088b6:	001a      	movs	r2, r3
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	18d3      	adds	r3, r2, r3
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	430a      	orrs	r2, r1
 80088c0:	601a      	str	r2, [r3, #0]
             Mode);
}
 80088c2:	46c0      	nop			; (mov r8, r8)
 80088c4:	46bd      	mov	sp, r7
 80088c6:	b006      	add	sp, #24
 80088c8:	bd80      	pop	{r7, pc}
 80088ca:	46c0      	nop			; (mov r8, r8)
 80088cc:	0801dc5c 	.word	0x0801dc5c

080088d0 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b086      	sub	sp, #24
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	60f8      	str	r0, [r7, #12]
 80088d8:	60b9      	str	r1, [r7, #8]
 80088da:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 80088e0:	4a0c      	ldr	r2, [pc, #48]	; (8008914 <LL_DMA_SetPeriphIncMode+0x44>)
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	18d3      	adds	r3, r2, r3
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	001a      	movs	r2, r3
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	18d3      	adds	r3, r2, r3
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	2240      	movs	r2, #64	; 0x40
 80088f2:	4393      	bics	r3, r2
 80088f4:	0019      	movs	r1, r3
 80088f6:	4a07      	ldr	r2, [pc, #28]	; (8008914 <LL_DMA_SetPeriphIncMode+0x44>)
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	18d3      	adds	r3, r2, r3
 80088fc:	781b      	ldrb	r3, [r3, #0]
 80088fe:	001a      	movs	r2, r3
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	18d3      	adds	r3, r2, r3
 8008904:	687a      	ldr	r2, [r7, #4]
 8008906:	430a      	orrs	r2, r1
 8008908:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcIncMode);
}
 800890a:	46c0      	nop			; (mov r8, r8)
 800890c:	46bd      	mov	sp, r7
 800890e:	b006      	add	sp, #24
 8008910:	bd80      	pop	{r7, pc}
 8008912:	46c0      	nop			; (mov r8, r8)
 8008914:	0801dc5c 	.word	0x0801dc5c

08008918 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b086      	sub	sp, #24
 800891c:	af00      	add	r7, sp, #0
 800891e:	60f8      	str	r0, [r7, #12]
 8008920:	60b9      	str	r1, [r7, #8]
 8008922:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8008928:	4a0c      	ldr	r2, [pc, #48]	; (800895c <LL_DMA_SetMemoryIncMode+0x44>)
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	18d3      	adds	r3, r2, r3
 800892e:	781b      	ldrb	r3, [r3, #0]
 8008930:	001a      	movs	r2, r3
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	18d3      	adds	r3, r2, r3
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	2280      	movs	r2, #128	; 0x80
 800893a:	4393      	bics	r3, r2
 800893c:	0019      	movs	r1, r3
 800893e:	4a07      	ldr	r2, [pc, #28]	; (800895c <LL_DMA_SetMemoryIncMode+0x44>)
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	18d3      	adds	r3, r2, r3
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	001a      	movs	r2, r3
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	18d3      	adds	r3, r2, r3
 800894c:	687a      	ldr	r2, [r7, #4]
 800894e:	430a      	orrs	r2, r1
 8008950:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstIncMode);
}
 8008952:	46c0      	nop			; (mov r8, r8)
 8008954:	46bd      	mov	sp, r7
 8008956:	b006      	add	sp, #24
 8008958:	bd80      	pop	{r7, pc}
 800895a:	46c0      	nop			; (mov r8, r8)
 800895c:	0801dc5c 	.word	0x0801dc5c

08008960 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b086      	sub	sp, #24
 8008964:	af00      	add	r7, sp, #0
 8008966:	60f8      	str	r0, [r7, #12]
 8008968:	60b9      	str	r1, [r7, #8]
 800896a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8008970:	4a0c      	ldr	r2, [pc, #48]	; (80089a4 <LL_DMA_SetPeriphSize+0x44>)
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	18d3      	adds	r3, r2, r3
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	001a      	movs	r2, r3
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	18d3      	adds	r3, r2, r3
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a09      	ldr	r2, [pc, #36]	; (80089a8 <LL_DMA_SetPeriphSize+0x48>)
 8008982:	4013      	ands	r3, r2
 8008984:	0019      	movs	r1, r3
 8008986:	4a07      	ldr	r2, [pc, #28]	; (80089a4 <LL_DMA_SetPeriphSize+0x44>)
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	18d3      	adds	r3, r2, r3
 800898c:	781b      	ldrb	r3, [r3, #0]
 800898e:	001a      	movs	r2, r3
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	18d3      	adds	r3, r2, r3
 8008994:	687a      	ldr	r2, [r7, #4]
 8008996:	430a      	orrs	r2, r1
 8008998:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcDataSize);
}
 800899a:	46c0      	nop			; (mov r8, r8)
 800899c:	46bd      	mov	sp, r7
 800899e:	b006      	add	sp, #24
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	46c0      	nop			; (mov r8, r8)
 80089a4:	0801dc5c 	.word	0x0801dc5c
 80089a8:	fffffcff 	.word	0xfffffcff

080089ac <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b086      	sub	sp, #24
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	60f8      	str	r0, [r7, #12]
 80089b4:	60b9      	str	r1, [r7, #8]
 80089b6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 80089bc:	4a0c      	ldr	r2, [pc, #48]	; (80089f0 <LL_DMA_SetMemorySize+0x44>)
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	18d3      	adds	r3, r2, r3
 80089c2:	781b      	ldrb	r3, [r3, #0]
 80089c4:	001a      	movs	r2, r3
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	18d3      	adds	r3, r2, r3
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4a09      	ldr	r2, [pc, #36]	; (80089f4 <LL_DMA_SetMemorySize+0x48>)
 80089ce:	4013      	ands	r3, r2
 80089d0:	0019      	movs	r1, r3
 80089d2:	4a07      	ldr	r2, [pc, #28]	; (80089f0 <LL_DMA_SetMemorySize+0x44>)
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	18d3      	adds	r3, r2, r3
 80089d8:	781b      	ldrb	r3, [r3, #0]
 80089da:	001a      	movs	r2, r3
 80089dc:	697b      	ldr	r3, [r7, #20]
 80089de:	18d3      	adds	r3, r2, r3
 80089e0:	687a      	ldr	r2, [r7, #4]
 80089e2:	430a      	orrs	r2, r1
 80089e4:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstDataSize);
}
 80089e6:	46c0      	nop			; (mov r8, r8)
 80089e8:	46bd      	mov	sp, r7
 80089ea:	b006      	add	sp, #24
 80089ec:	bd80      	pop	{r7, pc}
 80089ee:	46c0      	nop			; (mov r8, r8)
 80089f0:	0801dc5c 	.word	0x0801dc5c
 80089f4:	fffff3ff 	.word	0xfffff3ff

080089f8 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b086      	sub	sp, #24
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	60f8      	str	r0, [r7, #12]
 8008a00:	60b9      	str	r1, [r7, #8]
 8008a02:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8008a08:	4a0c      	ldr	r2, [pc, #48]	; (8008a3c <LL_DMA_SetChannelPriorityLevel+0x44>)
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	18d3      	adds	r3, r2, r3
 8008a0e:	781b      	ldrb	r3, [r3, #0]
 8008a10:	001a      	movs	r2, r3
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	18d3      	adds	r3, r2, r3
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4a09      	ldr	r2, [pc, #36]	; (8008a40 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8008a1a:	4013      	ands	r3, r2
 8008a1c:	0019      	movs	r1, r3
 8008a1e:	4a07      	ldr	r2, [pc, #28]	; (8008a3c <LL_DMA_SetChannelPriorityLevel+0x44>)
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	18d3      	adds	r3, r2, r3
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	001a      	movs	r2, r3
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	18d3      	adds	r3, r2, r3
 8008a2c:	687a      	ldr	r2, [r7, #4]
 8008a2e:	430a      	orrs	r2, r1
 8008a30:	601a      	str	r2, [r3, #0]
             Priority);
}
 8008a32:	46c0      	nop			; (mov r8, r8)
 8008a34:	46bd      	mov	sp, r7
 8008a36:	b006      	add	sp, #24
 8008a38:	bd80      	pop	{r7, pc}
 8008a3a:	46c0      	nop			; (mov r8, r8)
 8008a3c:	0801dc5c 	.word	0x0801dc5c
 8008a40:	ffffcfff 	.word	0xffffcfff

08008a44 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b086      	sub	sp, #24
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	0a9b      	lsrs	r3, r3, #10
 8008a54:	4a0f      	ldr	r2, [pc, #60]	; (8008a94 <LL_DMA_SetPeriphRequest+0x50>)
 8008a56:	405a      	eors	r2, r3
 8008a58:	0013      	movs	r3, r2
 8008a5a:	00db      	lsls	r3, r3, #3
 8008a5c:	1a9b      	subs	r3, r3, r2
 8008a5e:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8008a60:	68ba      	ldr	r2, [r7, #8]
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	18d3      	adds	r3, r2, r3
 8008a66:	009b      	lsls	r3, r3, #2
 8008a68:	4a0b      	ldr	r2, [pc, #44]	; (8008a98 <LL_DMA_SetPeriphRequest+0x54>)
 8008a6a:	4694      	mov	ip, r2
 8008a6c:	4463      	add	r3, ip
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	227f      	movs	r2, #127	; 0x7f
 8008a72:	4393      	bics	r3, r2
 8008a74:	0019      	movs	r1, r3
 8008a76:	68ba      	ldr	r2, [r7, #8]
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	18d3      	adds	r3, r2, r3
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	4a06      	ldr	r2, [pc, #24]	; (8008a98 <LL_DMA_SetPeriphRequest+0x54>)
 8008a80:	4694      	mov	ip, r2
 8008a82:	4463      	add	r3, ip
 8008a84:	687a      	ldr	r2, [r7, #4]
 8008a86:	430a      	orrs	r2, r1
 8008a88:	601a      	str	r2, [r3, #0]
}
 8008a8a:	46c0      	nop			; (mov r8, r8)
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	b006      	add	sp, #24
 8008a90:	bd80      	pop	{r7, pc}
 8008a92:	46c0      	nop			; (mov r8, r8)
 8008a94:	00100080 	.word	0x00100080
 8008a98:	40020800 	.word	0x40020800

08008a9c <LL_LPUART_Enable>:
  * @rmtoll CR1          UE            LL_LPUART_Enable
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_Enable(USART_TypeDef *LPUARTx)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b082      	sub	sp, #8
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  SET_BIT(LPUARTx->CR1, USART_CR1_UE);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2201      	movs	r2, #1
 8008aaa:	431a      	orrs	r2, r3
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	601a      	str	r2, [r3, #0]
}
 8008ab0:	46c0      	nop			; (mov r8, r8)
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	b002      	add	sp, #8
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <LL_LPUART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_LPUART_DisableFIFO
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_DisableFIFO(USART_TypeDef *LPUARTx)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(LPUARTx->CR1, USART_CR1_FIFOEN);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4a03      	ldr	r2, [pc, #12]	; (8008ad4 <LL_LPUART_DisableFIFO+0x1c>)
 8008ac6:	401a      	ands	r2, r3
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	601a      	str	r2, [r3, #0]
}
 8008acc:	46c0      	nop			; (mov r8, r8)
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	b002      	add	sp, #8
 8008ad2:	bd80      	pop	{r7, pc}
 8008ad4:	dfffffff 	.word	0xdfffffff

08008ad8 <LL_LPUART_SetTXFIFOThreshold>:
  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_SetTXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b086      	sub	sp, #24
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
 8008ae0:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ae2:	f3ef 8310 	mrs	r3, PRIMASK
 8008ae6:	60bb      	str	r3, [r7, #8]
  return(result);
 8008ae8:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(LPUARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8008aea:	617b      	str	r3, [r7, #20]
 8008aec:	2301      	movs	r3, #1
 8008aee:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	f383 8810 	msr	PRIMASK, r3
}
 8008af6:	46c0      	nop			; (mov r8, r8)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	689b      	ldr	r3, [r3, #8]
 8008afc:	00db      	lsls	r3, r3, #3
 8008afe:	08da      	lsrs	r2, r3, #3
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	075b      	lsls	r3, r3, #29
 8008b04:	431a      	orrs	r2, r3
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	609a      	str	r2, [r3, #8]
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	f383 8810 	msr	PRIMASK, r3
}
 8008b14:	46c0      	nop			; (mov r8, r8)
}
 8008b16:	46c0      	nop			; (mov r8, r8)
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	b006      	add	sp, #24
 8008b1c:	bd80      	pop	{r7, pc}
	...

08008b20 <LL_LPUART_SetRXFIFOThreshold>:
  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_SetRXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold)
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b086      	sub	sp, #24
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
 8008b28:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b2a:	f3ef 8310 	mrs	r3, PRIMASK
 8008b2e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008b30:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(LPUARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8008b32:	617b      	str	r3, [r7, #20]
 8008b34:	2301      	movs	r3, #1
 8008b36:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	f383 8810 	msr	PRIMASK, r3
}
 8008b3e:	46c0      	nop			; (mov r8, r8)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	689b      	ldr	r3, [r3, #8]
 8008b44:	4a08      	ldr	r2, [pc, #32]	; (8008b68 <LL_LPUART_SetRXFIFOThreshold+0x48>)
 8008b46:	401a      	ands	r2, r3
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	065b      	lsls	r3, r3, #25
 8008b4c:	431a      	orrs	r2, r3
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	609a      	str	r2, [r3, #8]
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b56:	693b      	ldr	r3, [r7, #16]
 8008b58:	f383 8810 	msr	PRIMASK, r3
}
 8008b5c:	46c0      	nop			; (mov r8, r8)
}
 8008b5e:	46c0      	nop			; (mov r8, r8)
 8008b60:	46bd      	mov	sp, r7
 8008b62:	b006      	add	sp, #24
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	46c0      	nop			; (mov r8, r8)
 8008b68:	f1ffffff 	.word	0xf1ffffff

08008b6c <LL_LPUART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_LPUART_IsActiveFlag_TEACK
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TEACK(const USART_TypeDef *LPUARTx)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b082      	sub	sp, #8
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	69da      	ldr	r2, [r3, #28]
 8008b78:	2380      	movs	r3, #128	; 0x80
 8008b7a:	039b      	lsls	r3, r3, #14
 8008b7c:	401a      	ands	r2, r3
 8008b7e:	2380      	movs	r3, #128	; 0x80
 8008b80:	039b      	lsls	r3, r3, #14
 8008b82:	429a      	cmp	r2, r3
 8008b84:	d101      	bne.n	8008b8a <LL_LPUART_IsActiveFlag_TEACK+0x1e>
 8008b86:	2301      	movs	r3, #1
 8008b88:	e000      	b.n	8008b8c <LL_LPUART_IsActiveFlag_TEACK+0x20>
 8008b8a:	2300      	movs	r3, #0
}
 8008b8c:	0018      	movs	r0, r3
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	b002      	add	sp, #8
 8008b92:	bd80      	pop	{r7, pc}

08008b94 <LL_LPUART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_LPUART_IsActiveFlag_REACK
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_REACK(const USART_TypeDef *LPUARTx)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	69da      	ldr	r2, [r3, #28]
 8008ba0:	2380      	movs	r3, #128	; 0x80
 8008ba2:	03db      	lsls	r3, r3, #15
 8008ba4:	401a      	ands	r2, r3
 8008ba6:	2380      	movs	r3, #128	; 0x80
 8008ba8:	03db      	lsls	r3, r3, #15
 8008baa:	429a      	cmp	r2, r3
 8008bac:	d101      	bne.n	8008bb2 <LL_LPUART_IsActiveFlag_REACK+0x1e>
 8008bae:	2301      	movs	r3, #1
 8008bb0:	e000      	b.n	8008bb4 <LL_LPUART_IsActiveFlag_REACK+0x20>
 8008bb2:	2300      	movs	r3, #0
}
 8008bb4:	0018      	movs	r0, r3
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	b002      	add	sp, #8
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <LL_LPUART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_LPUART_EnableIT_RXNE_RXFNE
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_EnableIT_RXNE_RXFNE(USART_TypeDef *LPUARTx)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b086      	sub	sp, #24
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bc4:	f3ef 8310 	mrs	r3, PRIMASK
 8008bc8:	60bb      	str	r3, [r7, #8]
  return(result);
 8008bca:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008bcc:	617b      	str	r3, [r7, #20]
 8008bce:	2301      	movs	r3, #1
 8008bd0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	f383 8810 	msr	PRIMASK, r3
}
 8008bd8:	46c0      	nop			; (mov r8, r8)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	2220      	movs	r2, #32
 8008be0:	431a      	orrs	r2, r3
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	601a      	str	r2, [r3, #0]
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	f383 8810 	msr	PRIMASK, r3
}
 8008bf0:	46c0      	nop			; (mov r8, r8)
}
 8008bf2:	46c0      	nop			; (mov r8, r8)
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	b006      	add	sp, #24
 8008bf8:	bd80      	pop	{r7, pc}

08008bfa <LL_TIM_SetOnePulseMode>:
{
 8008bfa:	b580      	push	{r7, lr}
 8008bfc:	b082      	sub	sp, #8
 8008bfe:	af00      	add	r7, sp, #0
 8008c00:	6078      	str	r0, [r7, #4]
 8008c02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	2208      	movs	r2, #8
 8008c0a:	4393      	bics	r3, r2
 8008c0c:	001a      	movs	r2, r3
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	431a      	orrs	r2, r3
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	601a      	str	r2, [r3, #0]
}
 8008c16:	46c0      	nop			; (mov r8, r8)
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	b002      	add	sp, #8
 8008c1c:	bd80      	pop	{r7, pc}

08008c1e <LL_TIM_EnableARRPreload>:
{
 8008c1e:	b580      	push	{r7, lr}
 8008c20:	b082      	sub	sp, #8
 8008c22:	af00      	add	r7, sp, #0
 8008c24:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	2280      	movs	r2, #128	; 0x80
 8008c2c:	431a      	orrs	r2, r3
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	601a      	str	r2, [r3, #0]
}
 8008c32:	46c0      	nop			; (mov r8, r8)
 8008c34:	46bd      	mov	sp, r7
 8008c36:	b002      	add	sp, #8
 8008c38:	bd80      	pop	{r7, pc}

08008c3a <LL_TIM_SetTriggerOutput>:
{
 8008c3a:	b580      	push	{r7, lr}
 8008c3c:	b082      	sub	sp, #8
 8008c3e:	af00      	add	r7, sp, #0
 8008c40:	6078      	str	r0, [r7, #4]
 8008c42:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	685b      	ldr	r3, [r3, #4]
 8008c48:	2270      	movs	r2, #112	; 0x70
 8008c4a:	4393      	bics	r3, r2
 8008c4c:	001a      	movs	r2, r3
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	431a      	orrs	r2, r3
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	605a      	str	r2, [r3, #4]
}
 8008c56:	46c0      	nop			; (mov r8, r8)
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	b002      	add	sp, #8
 8008c5c:	bd80      	pop	{r7, pc}

08008c5e <LL_TIM_DisableMasterSlaveMode>:
{
 8008c5e:	b580      	push	{r7, lr}
 8008c60:	b082      	sub	sp, #8
 8008c62:	af00      	add	r7, sp, #0
 8008c64:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	2280      	movs	r2, #128	; 0x80
 8008c6c:	4393      	bics	r3, r2
 8008c6e:	001a      	movs	r2, r3
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	609a      	str	r2, [r3, #8]
}
 8008c74:	46c0      	nop			; (mov r8, r8)
 8008c76:	46bd      	mov	sp, r7
 8008c78:	b002      	add	sp, #8
 8008c7a:	bd80      	pop	{r7, pc}

08008c7c <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b084      	sub	sp, #16
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 8008c84:	4b07      	ldr	r3, [pc, #28]	; (8008ca4 <LL_APB1_GRP1_EnableClock+0x28>)
 8008c86:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8008c88:	4b06      	ldr	r3, [pc, #24]	; (8008ca4 <LL_APB1_GRP1_EnableClock+0x28>)
 8008c8a:	687a      	ldr	r2, [r7, #4]
 8008c8c:	430a      	orrs	r2, r1
 8008c8e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8008c90:	4b04      	ldr	r3, [pc, #16]	; (8008ca4 <LL_APB1_GRP1_EnableClock+0x28>)
 8008c92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	4013      	ands	r3, r2
 8008c98:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
}
 8008c9c:	46c0      	nop			; (mov r8, r8)
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	b004      	add	sp, #16
 8008ca2:	bd80      	pop	{r7, pc}
 8008ca4:	40021000 	.word	0x40021000

08008ca8 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b084      	sub	sp, #16
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8008cb0:	4b07      	ldr	r3, [pc, #28]	; (8008cd0 <LL_IOP_GRP1_EnableClock+0x28>)
 8008cb2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008cb4:	4b06      	ldr	r3, [pc, #24]	; (8008cd0 <LL_IOP_GRP1_EnableClock+0x28>)
 8008cb6:	687a      	ldr	r2, [r7, #4]
 8008cb8:	430a      	orrs	r2, r1
 8008cba:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8008cbc:	4b04      	ldr	r3, [pc, #16]	; (8008cd0 <LL_IOP_GRP1_EnableClock+0x28>)
 8008cbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	4013      	ands	r3, r2
 8008cc4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
}
 8008cc8:	46c0      	nop			; (mov r8, r8)
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	b004      	add	sp, #16
 8008cce:	bd80      	pop	{r7, pc}
 8008cd0:	40021000 	.word	0x40021000

08008cd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008cd8:	f000 ffb4 	bl	8009c44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008cdc:	f000 f83c 	bl	8008d58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008ce0:	f000 fbaa 	bl	8009438 <MX_GPIO_Init>
  MX_DMA_Init();
 8008ce4:	f000 fb7c 	bl	80093e0 <MX_DMA_Init>
  MX_UCPD1_Init();
 8008ce8:	f000 fad4 	bl	8009294 <MX_UCPD1_Init>
  MX_ADC1_Init();
 8008cec:	f000 f892 	bl	8008e14 <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 8008cf0:	f000 f90c 	bl	8008f0c <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 8008cf4:	f000 fa2c 	bl	8009150 <MX_TIM2_Init>
  MX_SPI1_Init();
 8008cf8:	f000 f9ec 	bl	80090d4 <MX_SPI1_Init>
  MX_TIM7_Init();
 8008cfc:	f000 fa8c 	bl	8009218 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8008d00:	4b0f      	ldr	r3, [pc, #60]	; (8008d40 <main+0x6c>)
 8008d02:	213c      	movs	r1, #60	; 0x3c
 8008d04:	0018      	movs	r0, r3
 8008d06:	f004 fc1f 	bl	800d548 <HAL_TIM_Encoder_Start_IT>
  app_init();
 8008d0a:	f7fe fd65 	bl	80077d8 <app_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8008d0e:	f008 fdb7 	bl	8011880 <osKernelInitialize>
  /* USBPD initialisation ---------------------------------*/
  MX_USBPD_Init();
 8008d12:	f00b fb8f 	bl	8014434 <MX_USBPD_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (16, sizeof(uint16_t), &myQueue01_attributes);
 8008d16:	4b0b      	ldr	r3, [pc, #44]	; (8008d44 <main+0x70>)
 8008d18:	001a      	movs	r2, r3
 8008d1a:	2102      	movs	r1, #2
 8008d1c:	2010      	movs	r0, #16
 8008d1e:	f008 fef9 	bl	8011b14 <osMessageQueueNew>
 8008d22:	0002      	movs	r2, r0
 8008d24:	4b08      	ldr	r3, [pc, #32]	; (8008d48 <main+0x74>)
 8008d26:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8008d28:	4a08      	ldr	r2, [pc, #32]	; (8008d4c <main+0x78>)
 8008d2a:	4b09      	ldr	r3, [pc, #36]	; (8008d50 <main+0x7c>)
 8008d2c:	2100      	movs	r1, #0
 8008d2e:	0018      	movs	r0, r3
 8008d30:	f008 fdee 	bl	8011910 <osThreadNew>
 8008d34:	0002      	movs	r2, r0
 8008d36:	4b07      	ldr	r3, [pc, #28]	; (8008d54 <main+0x80>)
 8008d38:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8008d3a:	f008 fdc3 	bl	80118c4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8008d3e:	e7fe      	b.n	8008d3e <main+0x6a>
 8008d40:	2000037c 	.word	0x2000037c
 8008d44:	0801dc88 	.word	0x0801dc88
 8008d48:	200003cc 	.word	0x200003cc
 8008d4c:	0801dc64 	.word	0x0801dc64
 8008d50:	08009661 	.word	0x08009661
 8008d54:	200003c8 	.word	0x200003c8

08008d58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008d58:	b590      	push	{r4, r7, lr}
 8008d5a:	b095      	sub	sp, #84	; 0x54
 8008d5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008d5e:	2414      	movs	r4, #20
 8008d60:	193b      	adds	r3, r7, r4
 8008d62:	0018      	movs	r0, r3
 8008d64:	233c      	movs	r3, #60	; 0x3c
 8008d66:	001a      	movs	r2, r3
 8008d68:	2100      	movs	r1, #0
 8008d6a:	f013 fb57 	bl	801c41c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008d6e:	1d3b      	adds	r3, r7, #4
 8008d70:	0018      	movs	r0, r3
 8008d72:	2310      	movs	r3, #16
 8008d74:	001a      	movs	r2, r3
 8008d76:	2100      	movs	r1, #0
 8008d78:	f013 fb50 	bl	801c41c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008d7c:	2380      	movs	r3, #128	; 0x80
 8008d7e:	009b      	lsls	r3, r3, #2
 8008d80:	0018      	movs	r0, r3
 8008d82:	f002 ff2d 	bl	800bbe0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8008d86:	193b      	adds	r3, r7, r4
 8008d88:	2202      	movs	r2, #2
 8008d8a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008d8c:	193b      	adds	r3, r7, r4
 8008d8e:	2280      	movs	r2, #128	; 0x80
 8008d90:	0052      	lsls	r2, r2, #1
 8008d92:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8008d94:	0021      	movs	r1, r4
 8008d96:	187b      	adds	r3, r7, r1
 8008d98:	2200      	movs	r2, #0
 8008d9a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008d9c:	187b      	adds	r3, r7, r1
 8008d9e:	2240      	movs	r2, #64	; 0x40
 8008da0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008da2:	187b      	adds	r3, r7, r1
 8008da4:	2202      	movs	r2, #2
 8008da6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8008da8:	187b      	adds	r3, r7, r1
 8008daa:	2202      	movs	r2, #2
 8008dac:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8008dae:	187b      	adds	r3, r7, r1
 8008db0:	2200      	movs	r2, #0
 8008db2:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8008db4:	187b      	adds	r3, r7, r1
 8008db6:	2208      	movs	r2, #8
 8008db8:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008dba:	187b      	adds	r3, r7, r1
 8008dbc:	2280      	movs	r2, #128	; 0x80
 8008dbe:	0292      	lsls	r2, r2, #10
 8008dc0:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8008dc2:	187b      	adds	r3, r7, r1
 8008dc4:	2280      	movs	r2, #128	; 0x80
 8008dc6:	0492      	lsls	r2, r2, #18
 8008dc8:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8008dca:	187b      	adds	r3, r7, r1
 8008dcc:	2280      	movs	r2, #128	; 0x80
 8008dce:	0592      	lsls	r2, r2, #22
 8008dd0:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008dd2:	187b      	adds	r3, r7, r1
 8008dd4:	0018      	movs	r0, r3
 8008dd6:	f002 ff4f 	bl	800bc78 <HAL_RCC_OscConfig>
 8008dda:	1e03      	subs	r3, r0, #0
 8008ddc:	d001      	beq.n	8008de2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8008dde:	f000 fc5f 	bl	80096a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008de2:	1d3b      	adds	r3, r7, #4
 8008de4:	2207      	movs	r2, #7
 8008de6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008de8:	1d3b      	adds	r3, r7, #4
 8008dea:	2202      	movs	r2, #2
 8008dec:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008dee:	1d3b      	adds	r3, r7, #4
 8008df0:	2200      	movs	r2, #0
 8008df2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008df4:	1d3b      	adds	r3, r7, #4
 8008df6:	2200      	movs	r2, #0
 8008df8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8008dfa:	1d3b      	adds	r3, r7, #4
 8008dfc:	2102      	movs	r1, #2
 8008dfe:	0018      	movs	r0, r3
 8008e00:	f003 fa9a 	bl	800c338 <HAL_RCC_ClockConfig>
 8008e04:	1e03      	subs	r3, r0, #0
 8008e06:	d001      	beq.n	8008e0c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8008e08:	f000 fc4a 	bl	80096a0 <Error_Handler>
  }
}
 8008e0c:	46c0      	nop			; (mov r8, r8)
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	b015      	add	sp, #84	; 0x54
 8008e12:	bd90      	pop	{r4, r7, pc}

08008e14 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b084      	sub	sp, #16
 8008e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8008e1a:	1d3b      	adds	r3, r7, #4
 8008e1c:	0018      	movs	r0, r3
 8008e1e:	230c      	movs	r3, #12
 8008e20:	001a      	movs	r2, r3
 8008e22:	2100      	movs	r1, #0
 8008e24:	f013 fafa 	bl	801c41c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8008e28:	4b34      	ldr	r3, [pc, #208]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e2a:	4a35      	ldr	r2, [pc, #212]	; (8008f00 <MX_ADC1_Init+0xec>)
 8008e2c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8008e2e:	4b33      	ldr	r3, [pc, #204]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e30:	2280      	movs	r2, #128	; 0x80
 8008e32:	0612      	lsls	r2, r2, #24
 8008e34:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8008e36:	4b31      	ldr	r3, [pc, #196]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e38:	2200      	movs	r2, #0
 8008e3a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8008e3c:	4b2f      	ldr	r3, [pc, #188]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e3e:	2200      	movs	r2, #0
 8008e40:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8008e42:	4b2e      	ldr	r3, [pc, #184]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e44:	2280      	movs	r2, #128	; 0x80
 8008e46:	0392      	lsls	r2, r2, #14
 8008e48:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8008e4a:	4b2c      	ldr	r3, [pc, #176]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e4c:	2204      	movs	r2, #4
 8008e4e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8008e50:	4b2a      	ldr	r3, [pc, #168]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e52:	2200      	movs	r2, #0
 8008e54:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8008e56:	4b29      	ldr	r3, [pc, #164]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e58:	2200      	movs	r2, #0
 8008e5a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8008e5c:	4b27      	ldr	r3, [pc, #156]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e5e:	2201      	movs	r2, #1
 8008e60:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 8008e62:	4b26      	ldr	r3, [pc, #152]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e64:	2202      	movs	r2, #2
 8008e66:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8008e68:	4b24      	ldr	r3, [pc, #144]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8008e6e:	4b23      	ldr	r3, [pc, #140]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e70:	2200      	movs	r2, #0
 8008e72:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8008e74:	4b21      	ldr	r3, [pc, #132]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e76:	222c      	movs	r2, #44	; 0x2c
 8008e78:	2101      	movs	r1, #1
 8008e7a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8008e7c:	4b1f      	ldr	r3, [pc, #124]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e7e:	2280      	movs	r2, #128	; 0x80
 8008e80:	0152      	lsls	r2, r2, #5
 8008e82:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8008e84:	4b1d      	ldr	r3, [pc, #116]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e86:	2207      	movs	r2, #7
 8008e88:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8008e8a:	4b1c      	ldr	r3, [pc, #112]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e8c:	2207      	movs	r2, #7
 8008e8e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8008e90:	4b1a      	ldr	r3, [pc, #104]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e92:	223c      	movs	r2, #60	; 0x3c
 8008e94:	2100      	movs	r1, #0
 8008e96:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8008e98:	4b18      	ldr	r3, [pc, #96]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8008e9e:	4b17      	ldr	r3, [pc, #92]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008ea0:	0018      	movs	r0, r3
 8008ea2:	f001 f89d 	bl	8009fe0 <HAL_ADC_Init>
 8008ea6:	1e03      	subs	r3, r0, #0
 8008ea8:	d001      	beq.n	8008eae <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8008eaa:	f000 fbf9 	bl	80096a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8008eae:	1d3b      	adds	r3, r7, #4
 8008eb0:	4a14      	ldr	r2, [pc, #80]	; (8008f04 <MX_ADC1_Init+0xf0>)
 8008eb2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8008eb4:	1d3b      	adds	r3, r7, #4
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8008eba:	1d3b      	adds	r3, r7, #4
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8008ec0:	1d3a      	adds	r2, r7, #4
 8008ec2:	4b0e      	ldr	r3, [pc, #56]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008ec4:	0011      	movs	r1, r2
 8008ec6:	0018      	movs	r0, r3
 8008ec8:	f001 fad8 	bl	800a47c <HAL_ADC_ConfigChannel>
 8008ecc:	1e03      	subs	r3, r0, #0
 8008ece:	d001      	beq.n	8008ed4 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8008ed0:	f000 fbe6 	bl	80096a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8008ed4:	1d3b      	adds	r3, r7, #4
 8008ed6:	4a0c      	ldr	r2, [pc, #48]	; (8008f08 <MX_ADC1_Init+0xf4>)
 8008ed8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8008eda:	1d3b      	adds	r3, r7, #4
 8008edc:	2204      	movs	r2, #4
 8008ede:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8008ee0:	1d3a      	adds	r2, r7, #4
 8008ee2:	4b06      	ldr	r3, [pc, #24]	; (8008efc <MX_ADC1_Init+0xe8>)
 8008ee4:	0011      	movs	r1, r2
 8008ee6:	0018      	movs	r0, r3
 8008ee8:	f001 fac8 	bl	800a47c <HAL_ADC_ConfigChannel>
 8008eec:	1e03      	subs	r3, r0, #0
 8008eee:	d001      	beq.n	8008ef4 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8008ef0:	f000 fbd6 	bl	80096a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */

}
 8008ef4:	46c0      	nop			; (mov r8, r8)
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	b004      	add	sp, #16
 8008efa:	bd80      	pop	{r7, pc}
 8008efc:	20000254 	.word	0x20000254
 8008f00:	40012400 	.word	0x40012400
 8008f04:	24000200 	.word	0x24000200
 8008f08:	28000400 	.word	0x28000400

08008f0c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8008f0c:	b590      	push	{r4, r7, lr}
 8008f0e:	b0a1      	sub	sp, #132	; 0x84
 8008f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LPUART1_Init 0 */

  /* USER CODE END LPUART1_Init 0 */

  LL_LPUART_InitTypeDef LPUART_InitStruct = {0};
 8008f12:	2364      	movs	r3, #100	; 0x64
 8008f14:	18fb      	adds	r3, r7, r3
 8008f16:	0018      	movs	r0, r3
 8008f18:	231c      	movs	r3, #28
 8008f1a:	001a      	movs	r2, r3
 8008f1c:	2100      	movs	r1, #0
 8008f1e:	f013 fa7d 	bl	801c41c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008f22:	234c      	movs	r3, #76	; 0x4c
 8008f24:	18fb      	adds	r3, r7, r3
 8008f26:	0018      	movs	r0, r3
 8008f28:	2318      	movs	r3, #24
 8008f2a:	001a      	movs	r2, r3
 8008f2c:	2100      	movs	r1, #0
 8008f2e:	f013 fa75 	bl	801c41c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008f32:	003b      	movs	r3, r7
 8008f34:	0018      	movs	r0, r3
 8008f36:	234c      	movs	r3, #76	; 0x4c
 8008f38:	001a      	movs	r2, r3
 8008f3a:	2100      	movs	r1, #0
 8008f3c:	f013 fa6e 	bl	801c41c <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8008f40:	003b      	movs	r3, r7
 8008f42:	2210      	movs	r2, #16
 8008f44:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8008f46:	003b      	movs	r3, r7
 8008f48:	2200      	movs	r2, #0
 8008f4a:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008f4c:	003b      	movs	r3, r7
 8008f4e:	0018      	movs	r0, r3
 8008f50:	f003 fbc6 	bl	800c6e0 <HAL_RCCEx_PeriphCLKConfig>
 8008f54:	1e03      	subs	r3, r0, #0
 8008f56:	d001      	beq.n	8008f5c <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 8008f58:	f000 fba2 	bl	80096a0 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_LPUART1);
 8008f5c:	2380      	movs	r3, #128	; 0x80
 8008f5e:	035b      	lsls	r3, r3, #13
 8008f60:	0018      	movs	r0, r3
 8008f62:	f7ff fe8b 	bl	8008c7c <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8008f66:	2001      	movs	r0, #1
 8008f68:	f7ff fe9e 	bl	8008ca8 <LL_IOP_GRP1_EnableClock>
  /**LPUART1 GPIO Configuration
  PA2   ------> LPUART1_TX
  PA3   ------> LPUART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8008f6c:	244c      	movs	r4, #76	; 0x4c
 8008f6e:	193b      	adds	r3, r7, r4
 8008f70:	2204      	movs	r2, #4
 8008f72:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8008f74:	193b      	adds	r3, r7, r4
 8008f76:	2202      	movs	r2, #2
 8008f78:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8008f7a:	193b      	adds	r3, r7, r4
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008f80:	193b      	adds	r3, r7, r4
 8008f82:	2200      	movs	r2, #0
 8008f84:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008f86:	193b      	adds	r3, r7, r4
 8008f88:	2200      	movs	r2, #0
 8008f8a:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8008f8c:	193b      	adds	r3, r7, r4
 8008f8e:	2206      	movs	r2, #6
 8008f90:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f92:	193a      	adds	r2, r7, r4
 8008f94:	23a0      	movs	r3, #160	; 0xa0
 8008f96:	05db      	lsls	r3, r3, #23
 8008f98:	0011      	movs	r1, r2
 8008f9a:	0018      	movs	r0, r3
 8008f9c:	f004 ffd0 	bl	800df40 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8008fa0:	0021      	movs	r1, r4
 8008fa2:	187b      	adds	r3, r7, r1
 8008fa4:	2208      	movs	r2, #8
 8008fa6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8008fa8:	187b      	adds	r3, r7, r1
 8008faa:	2202      	movs	r2, #2
 8008fac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8008fae:	187b      	adds	r3, r7, r1
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008fb4:	187b      	adds	r3, r7, r1
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008fba:	187b      	adds	r3, r7, r1
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8008fc0:	187b      	adds	r3, r7, r1
 8008fc2:	2206      	movs	r2, #6
 8008fc4:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008fc6:	187a      	adds	r2, r7, r1
 8008fc8:	23a0      	movs	r3, #160	; 0xa0
 8008fca:	05db      	lsls	r3, r3, #23
 8008fcc:	0011      	movs	r1, r2
 8008fce:	0018      	movs	r0, r3
 8008fd0:	f004 ffb6 	bl	800df40 <LL_GPIO_Init>

  /* LPUART1 DMA Init */

  /* LPUART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_LPUART1_TX);
 8008fd4:	4b3d      	ldr	r3, [pc, #244]	; (80090cc <MX_LPUART1_UART_Init+0x1c0>)
 8008fd6:	220f      	movs	r2, #15
 8008fd8:	2102      	movs	r1, #2
 8008fda:	0018      	movs	r0, r3
 8008fdc:	f7ff fd32 	bl	8008a44 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8008fe0:	4b3a      	ldr	r3, [pc, #232]	; (80090cc <MX_LPUART1_UART_Init+0x1c0>)
 8008fe2:	2210      	movs	r2, #16
 8008fe4:	2102      	movs	r1, #2
 8008fe6:	0018      	movs	r0, r3
 8008fe8:	f7ff fc28 	bl	800883c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 8008fec:	4b37      	ldr	r3, [pc, #220]	; (80090cc <MX_LPUART1_UART_Init+0x1c0>)
 8008fee:	2200      	movs	r2, #0
 8008ff0:	2102      	movs	r1, #2
 8008ff2:	0018      	movs	r0, r3
 8008ff4:	f7ff fd00 	bl	80089f8 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 8008ff8:	4b34      	ldr	r3, [pc, #208]	; (80090cc <MX_LPUART1_UART_Init+0x1c0>)
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	2102      	movs	r1, #2
 8008ffe:	0018      	movs	r0, r3
 8009000:	f7ff fc42 	bl	8008888 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 8009004:	4b31      	ldr	r3, [pc, #196]	; (80090cc <MX_LPUART1_UART_Init+0x1c0>)
 8009006:	2200      	movs	r2, #0
 8009008:	2102      	movs	r1, #2
 800900a:	0018      	movs	r0, r3
 800900c:	f7ff fc60 	bl	80088d0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 8009010:	4b2e      	ldr	r3, [pc, #184]	; (80090cc <MX_LPUART1_UART_Init+0x1c0>)
 8009012:	2280      	movs	r2, #128	; 0x80
 8009014:	2102      	movs	r1, #2
 8009016:	0018      	movs	r0, r3
 8009018:	f7ff fc7e 	bl	8008918 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 800901c:	4b2b      	ldr	r3, [pc, #172]	; (80090cc <MX_LPUART1_UART_Init+0x1c0>)
 800901e:	2200      	movs	r2, #0
 8009020:	2102      	movs	r1, #2
 8009022:	0018      	movs	r0, r3
 8009024:	f7ff fc9c 	bl	8008960 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 8009028:	4b28      	ldr	r3, [pc, #160]	; (80090cc <MX_LPUART1_UART_Init+0x1c0>)
 800902a:	2200      	movs	r2, #0
 800902c:	2102      	movs	r1, #2
 800902e:	0018      	movs	r0, r3
 8009030:	f7ff fcbc 	bl	80089ac <LL_DMA_SetMemorySize>

  /* LPUART1 interrupt Init */
  NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 3);
 8009034:	2103      	movs	r1, #3
 8009036:	201d      	movs	r0, #29
 8009038:	f7ff fb92 	bl	8008760 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 800903c:	201d      	movs	r0, #29
 800903e:	f7ff fb75 	bl	800872c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  LPUART_InitStruct.PrescalerValue = LL_LPUART_PRESCALER_DIV1;
 8009042:	2164      	movs	r1, #100	; 0x64
 8009044:	187b      	adds	r3, r7, r1
 8009046:	2200      	movs	r2, #0
 8009048:	601a      	str	r2, [r3, #0]
  LPUART_InitStruct.BaudRate = 921600;
 800904a:	187b      	adds	r3, r7, r1
 800904c:	22e1      	movs	r2, #225	; 0xe1
 800904e:	0312      	lsls	r2, r2, #12
 8009050:	605a      	str	r2, [r3, #4]
  LPUART_InitStruct.DataWidth = LL_LPUART_DATAWIDTH_7B;
 8009052:	187b      	adds	r3, r7, r1
 8009054:	2280      	movs	r2, #128	; 0x80
 8009056:	0552      	lsls	r2, r2, #21
 8009058:	609a      	str	r2, [r3, #8]
  LPUART_InitStruct.StopBits = LL_LPUART_STOPBITS_1;
 800905a:	187b      	adds	r3, r7, r1
 800905c:	2200      	movs	r2, #0
 800905e:	60da      	str	r2, [r3, #12]
  LPUART_InitStruct.Parity = LL_LPUART_PARITY_NONE;
 8009060:	187b      	adds	r3, r7, r1
 8009062:	2200      	movs	r2, #0
 8009064:	611a      	str	r2, [r3, #16]
  LPUART_InitStruct.TransferDirection = LL_LPUART_DIRECTION_TX_RX;
 8009066:	187b      	adds	r3, r7, r1
 8009068:	220c      	movs	r2, #12
 800906a:	615a      	str	r2, [r3, #20]
  LPUART_InitStruct.HardwareFlowControl = LL_LPUART_HWCONTROL_NONE;
 800906c:	187b      	adds	r3, r7, r1
 800906e:	2200      	movs	r2, #0
 8009070:	619a      	str	r2, [r3, #24]
  LL_LPUART_Init(LPUART1, &LPUART_InitStruct);
 8009072:	187b      	adds	r3, r7, r1
 8009074:	4a16      	ldr	r2, [pc, #88]	; (80090d0 <MX_LPUART1_UART_Init+0x1c4>)
 8009076:	0019      	movs	r1, r3
 8009078:	0010      	movs	r0, r2
 800907a:	f005 f849 	bl	800e110 <LL_LPUART_Init>
  LL_LPUART_SetTXFIFOThreshold(LPUART1, LL_LPUART_FIFOTHRESHOLD_1_8);
 800907e:	4b14      	ldr	r3, [pc, #80]	; (80090d0 <MX_LPUART1_UART_Init+0x1c4>)
 8009080:	2100      	movs	r1, #0
 8009082:	0018      	movs	r0, r3
 8009084:	f7ff fd28 	bl	8008ad8 <LL_LPUART_SetTXFIFOThreshold>
  LL_LPUART_SetRXFIFOThreshold(LPUART1, LL_LPUART_FIFOTHRESHOLD_1_8);
 8009088:	4b11      	ldr	r3, [pc, #68]	; (80090d0 <MX_LPUART1_UART_Init+0x1c4>)
 800908a:	2100      	movs	r1, #0
 800908c:	0018      	movs	r0, r3
 800908e:	f7ff fd47 	bl	8008b20 <LL_LPUART_SetRXFIFOThreshold>
  LL_LPUART_DisableFIFO(LPUART1);
 8009092:	4b0f      	ldr	r3, [pc, #60]	; (80090d0 <MX_LPUART1_UART_Init+0x1c4>)
 8009094:	0018      	movs	r0, r3
 8009096:	f7ff fd0f 	bl	8008ab8 <LL_LPUART_DisableFIFO>

  /* USER CODE BEGIN WKUPType LPUART1 */

  /* USER CODE END WKUPType LPUART1 */

  LL_LPUART_Enable(LPUART1);
 800909a:	4b0d      	ldr	r3, [pc, #52]	; (80090d0 <MX_LPUART1_UART_Init+0x1c4>)
 800909c:	0018      	movs	r0, r3
 800909e:	f7ff fcfd 	bl	8008a9c <LL_LPUART_Enable>

  /* Polling LPUART1 initialisation */
  while((!(LL_LPUART_IsActiveFlag_TEACK(LPUART1))) || (!(LL_LPUART_IsActiveFlag_REACK(LPUART1))))
 80090a2:	46c0      	nop			; (mov r8, r8)
 80090a4:	4b0a      	ldr	r3, [pc, #40]	; (80090d0 <MX_LPUART1_UART_Init+0x1c4>)
 80090a6:	0018      	movs	r0, r3
 80090a8:	f7ff fd60 	bl	8008b6c <LL_LPUART_IsActiveFlag_TEACK>
 80090ac:	1e03      	subs	r3, r0, #0
 80090ae:	d0f9      	beq.n	80090a4 <MX_LPUART1_UART_Init+0x198>
 80090b0:	4b07      	ldr	r3, [pc, #28]	; (80090d0 <MX_LPUART1_UART_Init+0x1c4>)
 80090b2:	0018      	movs	r0, r3
 80090b4:	f7ff fd6e 	bl	8008b94 <LL_LPUART_IsActiveFlag_REACK>
 80090b8:	1e03      	subs	r3, r0, #0
 80090ba:	d0f3      	beq.n	80090a4 <MX_LPUART1_UART_Init+0x198>
  {
  }
  /* USER CODE BEGIN LPUART1_Init 2 */
  LL_LPUART_EnableIT_RXNE_RXFNE(LPUART1);
 80090bc:	4b04      	ldr	r3, [pc, #16]	; (80090d0 <MX_LPUART1_UART_Init+0x1c4>)
 80090be:	0018      	movs	r0, r3
 80090c0:	f7ff fd7c 	bl	8008bbc <LL_LPUART_EnableIT_RXNE_RXFNE>
  /* USER CODE END LPUART1_Init 2 */

}
 80090c4:	46c0      	nop			; (mov r8, r8)
 80090c6:	46bd      	mov	sp, r7
 80090c8:	b021      	add	sp, #132	; 0x84
 80090ca:	bd90      	pop	{r4, r7, pc}
 80090cc:	40020000 	.word	0x40020000
 80090d0:	40008000 	.word	0x40008000

080090d4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80090d8:	4b1b      	ldr	r3, [pc, #108]	; (8009148 <MX_SPI1_Init+0x74>)
 80090da:	4a1c      	ldr	r2, [pc, #112]	; (800914c <MX_SPI1_Init+0x78>)
 80090dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80090de:	4b1a      	ldr	r3, [pc, #104]	; (8009148 <MX_SPI1_Init+0x74>)
 80090e0:	2282      	movs	r2, #130	; 0x82
 80090e2:	0052      	lsls	r2, r2, #1
 80090e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80090e6:	4b18      	ldr	r3, [pc, #96]	; (8009148 <MX_SPI1_Init+0x74>)
 80090e8:	2200      	movs	r2, #0
 80090ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80090ec:	4b16      	ldr	r3, [pc, #88]	; (8009148 <MX_SPI1_Init+0x74>)
 80090ee:	22e0      	movs	r2, #224	; 0xe0
 80090f0:	00d2      	lsls	r2, r2, #3
 80090f2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80090f4:	4b14      	ldr	r3, [pc, #80]	; (8009148 <MX_SPI1_Init+0x74>)
 80090f6:	2200      	movs	r2, #0
 80090f8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80090fa:	4b13      	ldr	r3, [pc, #76]	; (8009148 <MX_SPI1_Init+0x74>)
 80090fc:	2200      	movs	r2, #0
 80090fe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8009100:	4b11      	ldr	r3, [pc, #68]	; (8009148 <MX_SPI1_Init+0x74>)
 8009102:	2280      	movs	r2, #128	; 0x80
 8009104:	0092      	lsls	r2, r2, #2
 8009106:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8009108:	4b0f      	ldr	r3, [pc, #60]	; (8009148 <MX_SPI1_Init+0x74>)
 800910a:	2210      	movs	r2, #16
 800910c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800910e:	4b0e      	ldr	r3, [pc, #56]	; (8009148 <MX_SPI1_Init+0x74>)
 8009110:	2200      	movs	r2, #0
 8009112:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8009114:	4b0c      	ldr	r3, [pc, #48]	; (8009148 <MX_SPI1_Init+0x74>)
 8009116:	2200      	movs	r2, #0
 8009118:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800911a:	4b0b      	ldr	r3, [pc, #44]	; (8009148 <MX_SPI1_Init+0x74>)
 800911c:	2200      	movs	r2, #0
 800911e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8009120:	4b09      	ldr	r3, [pc, #36]	; (8009148 <MX_SPI1_Init+0x74>)
 8009122:	2207      	movs	r2, #7
 8009124:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009126:	4b08      	ldr	r3, [pc, #32]	; (8009148 <MX_SPI1_Init+0x74>)
 8009128:	2200      	movs	r2, #0
 800912a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800912c:	4b06      	ldr	r3, [pc, #24]	; (8009148 <MX_SPI1_Init+0x74>)
 800912e:	2208      	movs	r2, #8
 8009130:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009132:	4b05      	ldr	r3, [pc, #20]	; (8009148 <MX_SPI1_Init+0x74>)
 8009134:	0018      	movs	r0, r3
 8009136:	f003 fd0f 	bl	800cb58 <HAL_SPI_Init>
 800913a:	1e03      	subs	r3, r0, #0
 800913c:	d001      	beq.n	8009142 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800913e:	f000 faaf 	bl	80096a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8009142:	46c0      	nop			; (mov r8, r8)
 8009144:	46bd      	mov	sp, r7
 8009146:	bd80      	pop	{r7, pc}
 8009148:	20000318 	.word	0x20000318
 800914c:	40013000 	.word	0x40013000

08009150 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8009150:	b590      	push	{r4, r7, lr}
 8009152:	b08d      	sub	sp, #52	; 0x34
 8009154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009156:	240c      	movs	r4, #12
 8009158:	193b      	adds	r3, r7, r4
 800915a:	0018      	movs	r0, r3
 800915c:	2324      	movs	r3, #36	; 0x24
 800915e:	001a      	movs	r2, r3
 8009160:	2100      	movs	r1, #0
 8009162:	f013 f95b 	bl	801c41c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009166:	003b      	movs	r3, r7
 8009168:	0018      	movs	r0, r3
 800916a:	230c      	movs	r3, #12
 800916c:	001a      	movs	r2, r3
 800916e:	2100      	movs	r1, #0
 8009170:	f013 f954 	bl	801c41c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8009174:	4b26      	ldr	r3, [pc, #152]	; (8009210 <MX_TIM2_Init+0xc0>)
 8009176:	2280      	movs	r2, #128	; 0x80
 8009178:	05d2      	lsls	r2, r2, #23
 800917a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800917c:	4b24      	ldr	r3, [pc, #144]	; (8009210 <MX_TIM2_Init+0xc0>)
 800917e:	2200      	movs	r2, #0
 8009180:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009182:	4b23      	ldr	r3, [pc, #140]	; (8009210 <MX_TIM2_Init+0xc0>)
 8009184:	2200      	movs	r2, #0
 8009186:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8009188:	4b21      	ldr	r3, [pc, #132]	; (8009210 <MX_TIM2_Init+0xc0>)
 800918a:	4a22      	ldr	r2, [pc, #136]	; (8009214 <MX_TIM2_Init+0xc4>)
 800918c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800918e:	4b20      	ldr	r3, [pc, #128]	; (8009210 <MX_TIM2_Init+0xc0>)
 8009190:	2200      	movs	r2, #0
 8009192:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8009194:	4b1e      	ldr	r3, [pc, #120]	; (8009210 <MX_TIM2_Init+0xc0>)
 8009196:	2280      	movs	r2, #128	; 0x80
 8009198:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800919a:	0021      	movs	r1, r4
 800919c:	187b      	adds	r3, r7, r1
 800919e:	2201      	movs	r2, #1
 80091a0:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80091a2:	187b      	adds	r3, r7, r1
 80091a4:	2200      	movs	r2, #0
 80091a6:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80091a8:	187b      	adds	r3, r7, r1
 80091aa:	2201      	movs	r2, #1
 80091ac:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80091ae:	187b      	adds	r3, r7, r1
 80091b0:	2200      	movs	r2, #0
 80091b2:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 12;
 80091b4:	187b      	adds	r3, r7, r1
 80091b6:	220c      	movs	r2, #12
 80091b8:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80091ba:	187b      	adds	r3, r7, r1
 80091bc:	2200      	movs	r2, #0
 80091be:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80091c0:	187b      	adds	r3, r7, r1
 80091c2:	2201      	movs	r2, #1
 80091c4:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80091c6:	187b      	adds	r3, r7, r1
 80091c8:	2200      	movs	r2, #0
 80091ca:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 12;
 80091cc:	187b      	adds	r3, r7, r1
 80091ce:	220c      	movs	r2, #12
 80091d0:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80091d2:	187a      	adds	r2, r7, r1
 80091d4:	4b0e      	ldr	r3, [pc, #56]	; (8009210 <MX_TIM2_Init+0xc0>)
 80091d6:	0011      	movs	r1, r2
 80091d8:	0018      	movs	r0, r3
 80091da:	f004 f90d 	bl	800d3f8 <HAL_TIM_Encoder_Init>
 80091de:	1e03      	subs	r3, r0, #0
 80091e0:	d001      	beq.n	80091e6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80091e2:	f000 fa5d 	bl	80096a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80091e6:	003b      	movs	r3, r7
 80091e8:	2200      	movs	r2, #0
 80091ea:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80091ec:	003b      	movs	r3, r7
 80091ee:	2200      	movs	r2, #0
 80091f0:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80091f2:	003a      	movs	r2, r7
 80091f4:	4b06      	ldr	r3, [pc, #24]	; (8009210 <MX_TIM2_Init+0xc0>)
 80091f6:	0011      	movs	r1, r2
 80091f8:	0018      	movs	r0, r3
 80091fa:	f004 fc4d 	bl	800da98 <HAL_TIMEx_MasterConfigSynchronization>
 80091fe:	1e03      	subs	r3, r0, #0
 8009200:	d001      	beq.n	8009206 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8009202:	f000 fa4d 	bl	80096a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8009206:	46c0      	nop			; (mov r8, r8)
 8009208:	46bd      	mov	sp, r7
 800920a:	b00d      	add	sp, #52	; 0x34
 800920c:	bd90      	pop	{r4, r7, pc}
 800920e:	46c0      	nop			; (mov r8, r8)
 8009210:	2000037c 	.word	0x2000037c
 8009214:	0000ffff 	.word	0x0000ffff

08009218 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b086      	sub	sp, #24
 800921c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800921e:	1d3b      	adds	r3, r7, #4
 8009220:	0018      	movs	r0, r3
 8009222:	2314      	movs	r3, #20
 8009224:	001a      	movs	r2, r3
 8009226:	2100      	movs	r1, #0
 8009228:	f013 f8f8 	bl	801c41c <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 800922c:	2020      	movs	r0, #32
 800922e:	f7ff fd25 	bl	8008c7c <LL_APB1_GRP1_EnableClock>

  /* TIM7 interrupt Init */
  NVIC_SetPriority(TIM7_LPTIM2_IRQn, 3);
 8009232:	2103      	movs	r1, #3
 8009234:	2012      	movs	r0, #18
 8009236:	f7ff fa93 	bl	8008760 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 800923a:	2012      	movs	r0, #18
 800923c:	f7ff fa76 	bl	800872c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  TIM_InitStruct.Prescaler = 63999;
 8009240:	1d3b      	adds	r3, r7, #4
 8009242:	4a12      	ldr	r2, [pc, #72]	; (800928c <MX_TIM7_Init+0x74>)
 8009244:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8009246:	1d3b      	adds	r3, r7, #4
 8009248:	2200      	movs	r2, #0
 800924a:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 200;
 800924c:	1d3b      	adds	r3, r7, #4
 800924e:	22c8      	movs	r2, #200	; 0xc8
 8009250:	609a      	str	r2, [r3, #8]
  LL_TIM_Init(TIM7, &TIM_InitStruct);
 8009252:	1d3b      	adds	r3, r7, #4
 8009254:	4a0e      	ldr	r2, [pc, #56]	; (8009290 <MX_TIM7_Init+0x78>)
 8009256:	0019      	movs	r1, r3
 8009258:	0010      	movs	r0, r2
 800925a:	f005 f9ab 	bl	800e5b4 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM7);
 800925e:	4b0c      	ldr	r3, [pc, #48]	; (8009290 <MX_TIM7_Init+0x78>)
 8009260:	0018      	movs	r0, r3
 8009262:	f7ff fcdc 	bl	8008c1e <LL_TIM_EnableARRPreload>
  LL_TIM_SetOnePulseMode(TIM7, LL_TIM_ONEPULSEMODE_SINGLE);
 8009266:	4b0a      	ldr	r3, [pc, #40]	; (8009290 <MX_TIM7_Init+0x78>)
 8009268:	2108      	movs	r1, #8
 800926a:	0018      	movs	r0, r3
 800926c:	f7ff fcc5 	bl	8008bfa <LL_TIM_SetOnePulseMode>
  LL_TIM_SetTriggerOutput(TIM7, LL_TIM_TRGO_RESET);
 8009270:	4b07      	ldr	r3, [pc, #28]	; (8009290 <MX_TIM7_Init+0x78>)
 8009272:	2100      	movs	r1, #0
 8009274:	0018      	movs	r0, r3
 8009276:	f7ff fce0 	bl	8008c3a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM7);
 800927a:	4b05      	ldr	r3, [pc, #20]	; (8009290 <MX_TIM7_Init+0x78>)
 800927c:	0018      	movs	r0, r3
 800927e:	f7ff fcee 	bl	8008c5e <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8009282:	46c0      	nop			; (mov r8, r8)
 8009284:	46bd      	mov	sp, r7
 8009286:	b006      	add	sp, #24
 8009288:	bd80      	pop	{r7, pc}
 800928a:	46c0      	nop			; (mov r8, r8)
 800928c:	fffff9ff 	.word	0xfffff9ff
 8009290:	40001400 	.word	0x40001400

08009294 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b086      	sub	sp, #24
 8009298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800929a:	003b      	movs	r3, r7
 800929c:	0018      	movs	r0, r3
 800929e:	2318      	movs	r3, #24
 80092a0:	001a      	movs	r2, r3
 80092a2:	2100      	movs	r1, #0
 80092a4:	f013 f8ba 	bl	801c41c <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 80092a8:	2380      	movs	r3, #128	; 0x80
 80092aa:	049b      	lsls	r3, r3, #18
 80092ac:	0018      	movs	r0, r3
 80092ae:	f7ff fce5 	bl	8008c7c <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 80092b2:	2002      	movs	r0, #2
 80092b4:	f7ff fcf8 	bl	8008ca8 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 80092b8:	2001      	movs	r0, #1
 80092ba:	f7ff fcf5 	bl	8008ca8 <LL_IOP_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA8   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 80092be:	003b      	movs	r3, r7
 80092c0:	2280      	movs	r2, #128	; 0x80
 80092c2:	0212      	lsls	r2, r2, #8
 80092c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80092c6:	003b      	movs	r3, r7
 80092c8:	2203      	movs	r2, #3
 80092ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80092cc:	003b      	movs	r3, r7
 80092ce:	2200      	movs	r2, #0
 80092d0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80092d2:	003b      	movs	r3, r7
 80092d4:	4a40      	ldr	r2, [pc, #256]	; (80093d8 <MX_UCPD1_Init+0x144>)
 80092d6:	0019      	movs	r1, r3
 80092d8:	0010      	movs	r0, r2
 80092da:	f004 fe31 	bl	800df40 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 80092de:	003b      	movs	r3, r7
 80092e0:	2280      	movs	r2, #128	; 0x80
 80092e2:	0052      	lsls	r2, r2, #1
 80092e4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80092e6:	003b      	movs	r3, r7
 80092e8:	2203      	movs	r2, #3
 80092ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80092ec:	003b      	movs	r3, r7
 80092ee:	2200      	movs	r2, #0
 80092f0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80092f2:	003a      	movs	r2, r7
 80092f4:	23a0      	movs	r3, #160	; 0xa0
 80092f6:	05db      	lsls	r3, r3, #23
 80092f8:	0011      	movs	r1, r2
 80092fa:	0018      	movs	r0, r3
 80092fc:	f004 fe20 	bl	800df40 <LL_GPIO_Init>

  /* UCPD1 DMA Init */

  /* UCPD1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_UCPD1_RX);
 8009300:	4b36      	ldr	r3, [pc, #216]	; (80093dc <MX_UCPD1_Init+0x148>)
 8009302:	223a      	movs	r2, #58	; 0x3a
 8009304:	2100      	movs	r1, #0
 8009306:	0018      	movs	r0, r3
 8009308:	f7ff fb9c 	bl	8008a44 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 800930c:	4b33      	ldr	r3, [pc, #204]	; (80093dc <MX_UCPD1_Init+0x148>)
 800930e:	2200      	movs	r2, #0
 8009310:	2100      	movs	r1, #0
 8009312:	0018      	movs	r0, r3
 8009314:	f7ff fa92 	bl	800883c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8009318:	4b30      	ldr	r3, [pc, #192]	; (80093dc <MX_UCPD1_Init+0x148>)
 800931a:	2200      	movs	r2, #0
 800931c:	2100      	movs	r1, #0
 800931e:	0018      	movs	r0, r3
 8009320:	f7ff fb6a 	bl	80089f8 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 8009324:	4b2d      	ldr	r3, [pc, #180]	; (80093dc <MX_UCPD1_Init+0x148>)
 8009326:	2200      	movs	r2, #0
 8009328:	2100      	movs	r1, #0
 800932a:	0018      	movs	r0, r3
 800932c:	f7ff faac 	bl	8008888 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8009330:	4b2a      	ldr	r3, [pc, #168]	; (80093dc <MX_UCPD1_Init+0x148>)
 8009332:	2200      	movs	r2, #0
 8009334:	2100      	movs	r1, #0
 8009336:	0018      	movs	r0, r3
 8009338:	f7ff faca 	bl	80088d0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 800933c:	4b27      	ldr	r3, [pc, #156]	; (80093dc <MX_UCPD1_Init+0x148>)
 800933e:	2280      	movs	r2, #128	; 0x80
 8009340:	2100      	movs	r1, #0
 8009342:	0018      	movs	r0, r3
 8009344:	f7ff fae8 	bl	8008918 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 8009348:	4b24      	ldr	r3, [pc, #144]	; (80093dc <MX_UCPD1_Init+0x148>)
 800934a:	2200      	movs	r2, #0
 800934c:	2100      	movs	r1, #0
 800934e:	0018      	movs	r0, r3
 8009350:	f7ff fb06 	bl	8008960 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8009354:	4b21      	ldr	r3, [pc, #132]	; (80093dc <MX_UCPD1_Init+0x148>)
 8009356:	2200      	movs	r2, #0
 8009358:	2100      	movs	r1, #0
 800935a:	0018      	movs	r0, r3
 800935c:	f7ff fb26 	bl	80089ac <LL_DMA_SetMemorySize>

  /* UCPD1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_UCPD1_TX);
 8009360:	4b1e      	ldr	r3, [pc, #120]	; (80093dc <MX_UCPD1_Init+0x148>)
 8009362:	223b      	movs	r2, #59	; 0x3b
 8009364:	2101      	movs	r1, #1
 8009366:	0018      	movs	r0, r3
 8009368:	f7ff fb6c 	bl	8008a44 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800936c:	4b1b      	ldr	r3, [pc, #108]	; (80093dc <MX_UCPD1_Init+0x148>)
 800936e:	2210      	movs	r2, #16
 8009370:	2101      	movs	r1, #1
 8009372:	0018      	movs	r0, r3
 8009374:	f7ff fa62 	bl	800883c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8009378:	4b18      	ldr	r3, [pc, #96]	; (80093dc <MX_UCPD1_Init+0x148>)
 800937a:	2200      	movs	r2, #0
 800937c:	2101      	movs	r1, #1
 800937e:	0018      	movs	r0, r3
 8009380:	f7ff fb3a 	bl	80089f8 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8009384:	4b15      	ldr	r3, [pc, #84]	; (80093dc <MX_UCPD1_Init+0x148>)
 8009386:	2200      	movs	r2, #0
 8009388:	2101      	movs	r1, #1
 800938a:	0018      	movs	r0, r3
 800938c:	f7ff fa7c 	bl	8008888 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8009390:	4b12      	ldr	r3, [pc, #72]	; (80093dc <MX_UCPD1_Init+0x148>)
 8009392:	2200      	movs	r2, #0
 8009394:	2101      	movs	r1, #1
 8009396:	0018      	movs	r0, r3
 8009398:	f7ff fa9a 	bl	80088d0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 800939c:	4b0f      	ldr	r3, [pc, #60]	; (80093dc <MX_UCPD1_Init+0x148>)
 800939e:	2280      	movs	r2, #128	; 0x80
 80093a0:	2101      	movs	r1, #1
 80093a2:	0018      	movs	r0, r3
 80093a4:	f7ff fab8 	bl	8008918 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 80093a8:	4b0c      	ldr	r3, [pc, #48]	; (80093dc <MX_UCPD1_Init+0x148>)
 80093aa:	2200      	movs	r2, #0
 80093ac:	2101      	movs	r1, #1
 80093ae:	0018      	movs	r0, r3
 80093b0:	f7ff fad6 	bl	8008960 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 80093b4:	4b09      	ldr	r3, [pc, #36]	; (80093dc <MX_UCPD1_Init+0x148>)
 80093b6:	2200      	movs	r2, #0
 80093b8:	2101      	movs	r1, #1
 80093ba:	0018      	movs	r0, r3
 80093bc:	f7ff faf6 	bl	80089ac <LL_DMA_SetMemorySize>

  /* UCPD1 interrupt Init */
  NVIC_SetPriority(USB_UCPD1_2_IRQn, 3);
 80093c0:	2103      	movs	r1, #3
 80093c2:	2008      	movs	r0, #8
 80093c4:	f7ff f9cc 	bl	8008760 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 80093c8:	2008      	movs	r0, #8
 80093ca:	f7ff f9af 	bl	800872c <__NVIC_EnableIRQ>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 80093ce:	46c0      	nop			; (mov r8, r8)
 80093d0:	46bd      	mov	sp, r7
 80093d2:	b006      	add	sp, #24
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	46c0      	nop			; (mov r8, r8)
 80093d8:	50000400 	.word	0x50000400
 80093dc:	40020000 	.word	0x40020000

080093e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b082      	sub	sp, #8
 80093e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80093e6:	4b13      	ldr	r3, [pc, #76]	; (8009434 <MX_DMA_Init+0x54>)
 80093e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80093ea:	4b12      	ldr	r3, [pc, #72]	; (8009434 <MX_DMA_Init+0x54>)
 80093ec:	2101      	movs	r1, #1
 80093ee:	430a      	orrs	r2, r1
 80093f0:	639a      	str	r2, [r3, #56]	; 0x38
 80093f2:	4b10      	ldr	r3, [pc, #64]	; (8009434 <MX_DMA_Init+0x54>)
 80093f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f6:	2201      	movs	r2, #1
 80093f8:	4013      	ands	r3, r2
 80093fa:	607b      	str	r3, [r7, #4]
 80093fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, 3);
 80093fe:	2103      	movs	r1, #3
 8009400:	2009      	movs	r0, #9
 8009402:	f7ff f9ad 	bl	8008760 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8009406:	2009      	movs	r0, #9
 8009408:	f7ff f990 	bl	800872c <__NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3);
 800940c:	2103      	movs	r1, #3
 800940e:	200a      	movs	r0, #10
 8009410:	f7ff f9a6 	bl	8008760 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8009414:	200a      	movs	r0, #10
 8009416:	f7ff f989 	bl	800872c <__NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn, 3, 0);
 800941a:	2200      	movs	r2, #0
 800941c:	2103      	movs	r1, #3
 800941e:	200b      	movs	r0, #11
 8009420:	f001 fda4 	bl	800af6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn);
 8009424:	200b      	movs	r0, #11
 8009426:	f001 fdb6 	bl	800af96 <HAL_NVIC_EnableIRQ>

}
 800942a:	46c0      	nop			; (mov r8, r8)
 800942c:	46bd      	mov	sp, r7
 800942e:	b002      	add	sp, #8
 8009430:	bd80      	pop	{r7, pc}
 8009432:	46c0      	nop			; (mov r8, r8)
 8009434:	40021000 	.word	0x40021000

08009438 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8009438:	b590      	push	{r4, r7, lr}
 800943a:	b089      	sub	sp, #36	; 0x24
 800943c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800943e:	240c      	movs	r4, #12
 8009440:	193b      	adds	r3, r7, r4
 8009442:	0018      	movs	r0, r3
 8009444:	2314      	movs	r3, #20
 8009446:	001a      	movs	r2, r3
 8009448:	2100      	movs	r1, #0
 800944a:	f012 ffe7 	bl	801c41c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800944e:	4b5f      	ldr	r3, [pc, #380]	; (80095cc <MX_GPIO_Init+0x194>)
 8009450:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009452:	4b5e      	ldr	r3, [pc, #376]	; (80095cc <MX_GPIO_Init+0x194>)
 8009454:	2104      	movs	r1, #4
 8009456:	430a      	orrs	r2, r1
 8009458:	635a      	str	r2, [r3, #52]	; 0x34
 800945a:	4b5c      	ldr	r3, [pc, #368]	; (80095cc <MX_GPIO_Init+0x194>)
 800945c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800945e:	2204      	movs	r2, #4
 8009460:	4013      	ands	r3, r2
 8009462:	60bb      	str	r3, [r7, #8]
 8009464:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009466:	4b59      	ldr	r3, [pc, #356]	; (80095cc <MX_GPIO_Init+0x194>)
 8009468:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800946a:	4b58      	ldr	r3, [pc, #352]	; (80095cc <MX_GPIO_Init+0x194>)
 800946c:	2101      	movs	r1, #1
 800946e:	430a      	orrs	r2, r1
 8009470:	635a      	str	r2, [r3, #52]	; 0x34
 8009472:	4b56      	ldr	r3, [pc, #344]	; (80095cc <MX_GPIO_Init+0x194>)
 8009474:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009476:	2201      	movs	r2, #1
 8009478:	4013      	ands	r3, r2
 800947a:	607b      	str	r3, [r7, #4]
 800947c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800947e:	4b53      	ldr	r3, [pc, #332]	; (80095cc <MX_GPIO_Init+0x194>)
 8009480:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009482:	4b52      	ldr	r3, [pc, #328]	; (80095cc <MX_GPIO_Init+0x194>)
 8009484:	2102      	movs	r1, #2
 8009486:	430a      	orrs	r2, r1
 8009488:	635a      	str	r2, [r3, #52]	; 0x34
 800948a:	4b50      	ldr	r3, [pc, #320]	; (80095cc <MX_GPIO_Init+0x194>)
 800948c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800948e:	2202      	movs	r2, #2
 8009490:	4013      	ands	r3, r2
 8009492:	603b      	str	r3, [r7, #0]
 8009494:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_MAX7219_GPIO_Port, CS_MAX7219_Pin, GPIO_PIN_RESET);
 8009496:	4b4e      	ldr	r3, [pc, #312]	; (80095d0 <MX_GPIO_Init+0x198>)
 8009498:	2200      	movs	r2, #0
 800949a:	2180      	movs	r1, #128	; 0x80
 800949c:	0018      	movs	r0, r3
 800949e:	f002 fb4d 	bl	800bb3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DB_OUT_GPIO_Port, DB_OUT_Pin, GPIO_PIN_SET);
 80094a2:	4b4c      	ldr	r3, [pc, #304]	; (80095d4 <MX_GPIO_Init+0x19c>)
 80094a4:	2201      	movs	r2, #1
 80094a6:	2140      	movs	r1, #64	; 0x40
 80094a8:	0018      	movs	r0, r3
 80094aa:	f002 fb47 	bl	800bb3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VCC_OUT_GPIO_Port, VCC_OUT_Pin, GPIO_PIN_SET);
 80094ae:	2380      	movs	r3, #128	; 0x80
 80094b0:	00db      	lsls	r3, r3, #3
 80094b2:	4847      	ldr	r0, [pc, #284]	; (80095d0 <MX_GPIO_Init+0x198>)
 80094b4:	2201      	movs	r2, #1
 80094b6:	0019      	movs	r1, r3
 80094b8:	f002 fb40 	bl	800bb3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 80094bc:	193b      	adds	r3, r7, r4
 80094be:	2280      	movs	r2, #128	; 0x80
 80094c0:	0192      	lsls	r2, r2, #6
 80094c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80094c4:	193b      	adds	r3, r7, r4
 80094c6:	2284      	movs	r2, #132	; 0x84
 80094c8:	0392      	lsls	r2, r2, #14
 80094ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094cc:	193b      	adds	r3, r7, r4
 80094ce:	2200      	movs	r2, #0
 80094d0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80094d2:	193b      	adds	r3, r7, r4
 80094d4:	4a3e      	ldr	r2, [pc, #248]	; (80095d0 <MX_GPIO_Init+0x198>)
 80094d6:	0019      	movs	r1, r3
 80094d8:	0010      	movs	r0, r2
 80094da:	f002 f9c3 	bl	800b864 <HAL_GPIO_Init>

  /*Configure GPIO pins : VOL_CUR_BUTTON_Pin REQUEST_BUTTON_Pin */
  GPIO_InitStruct.Pin = VOL_CUR_BUTTON_Pin|REQUEST_BUTTON_Pin;
 80094de:	0021      	movs	r1, r4
 80094e0:	187b      	adds	r3, r7, r1
 80094e2:	2206      	movs	r2, #6
 80094e4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80094e6:	187b      	adds	r3, r7, r1
 80094e8:	2284      	movs	r2, #132	; 0x84
 80094ea:	0392      	lsls	r2, r2, #14
 80094ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80094ee:	187b      	adds	r3, r7, r1
 80094f0:	2201      	movs	r2, #1
 80094f2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80094f4:	000c      	movs	r4, r1
 80094f6:	187b      	adds	r3, r7, r1
 80094f8:	4a35      	ldr	r2, [pc, #212]	; (80095d0 <MX_GPIO_Init+0x198>)
 80094fa:	0019      	movs	r1, r3
 80094fc:	0010      	movs	r0, r2
 80094fe:	f002 f9b1 	bl	800b864 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_BUTTON_Pin */
  GPIO_InitStruct.Pin = ENCODER_BUTTON_Pin;
 8009502:	0021      	movs	r1, r4
 8009504:	187b      	adds	r3, r7, r1
 8009506:	2208      	movs	r2, #8
 8009508:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800950a:	187b      	adds	r3, r7, r1
 800950c:	2288      	movs	r2, #136	; 0x88
 800950e:	0352      	lsls	r2, r2, #13
 8009510:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009512:	000c      	movs	r4, r1
 8009514:	193b      	adds	r3, r7, r4
 8009516:	2201      	movs	r2, #1
 8009518:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ENCODER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800951a:	193b      	adds	r3, r7, r4
 800951c:	4a2c      	ldr	r2, [pc, #176]	; (80095d0 <MX_GPIO_Init+0x198>)
 800951e:	0019      	movs	r1, r3
 8009520:	0010      	movs	r0, r2
 8009522:	f002 f99f 	bl	800b864 <HAL_GPIO_Init>

  /*Configure GPIO pins : CC1_G4_Pin CC2_G4_Pin */
  GPIO_InitStruct.Pin = CC1_G4_Pin|CC2_G4_Pin;
 8009526:	193b      	adds	r3, r7, r4
 8009528:	2211      	movs	r2, #17
 800952a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800952c:	193b      	adds	r3, r7, r4
 800952e:	2200      	movs	r2, #0
 8009530:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009532:	193b      	adds	r3, r7, r4
 8009534:	2200      	movs	r2, #0
 8009536:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009538:	193b      	adds	r3, r7, r4
 800953a:	4a26      	ldr	r2, [pc, #152]	; (80095d4 <MX_GPIO_Init+0x19c>)
 800953c:	0019      	movs	r1, r3
 800953e:	0010      	movs	r0, r2
 8009540:	f002 f990 	bl	800b864 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_MAX7219_Pin VCC_OUT_Pin */
  GPIO_InitStruct.Pin = CS_MAX7219_Pin|VCC_OUT_Pin;
 8009544:	0021      	movs	r1, r4
 8009546:	187b      	adds	r3, r7, r1
 8009548:	2290      	movs	r2, #144	; 0x90
 800954a:	00d2      	lsls	r2, r2, #3
 800954c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800954e:	000c      	movs	r4, r1
 8009550:	193b      	adds	r3, r7, r4
 8009552:	2201      	movs	r2, #1
 8009554:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009556:	193b      	adds	r3, r7, r4
 8009558:	2200      	movs	r2, #0
 800955a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800955c:	193b      	adds	r3, r7, r4
 800955e:	2200      	movs	r2, #0
 8009560:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009562:	193b      	adds	r3, r7, r4
 8009564:	4a1a      	ldr	r2, [pc, #104]	; (80095d0 <MX_GPIO_Init+0x198>)
 8009566:	0019      	movs	r1, r3
 8009568:	0010      	movs	r0, r2
 800956a:	f002 f97b 	bl	800b864 <HAL_GPIO_Init>

  /*Configure GPIO pin : DB_OUT_Pin */
  GPIO_InitStruct.Pin = DB_OUT_Pin;
 800956e:	0021      	movs	r1, r4
 8009570:	187b      	adds	r3, r7, r1
 8009572:	2240      	movs	r2, #64	; 0x40
 8009574:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009576:	187b      	adds	r3, r7, r1
 8009578:	2201      	movs	r2, #1
 800957a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800957c:	187b      	adds	r3, r7, r1
 800957e:	2200      	movs	r2, #0
 8009580:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009582:	187b      	adds	r3, r7, r1
 8009584:	2200      	movs	r2, #0
 8009586:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DB_OUT_GPIO_Port, &GPIO_InitStruct);
 8009588:	187b      	adds	r3, r7, r1
 800958a:	4a12      	ldr	r2, [pc, #72]	; (80095d4 <MX_GPIO_Init+0x19c>)
 800958c:	0019      	movs	r1, r3
 800958e:	0010      	movs	r0, r2
 8009590:	f002 f968 	bl	800b864 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 3, 0);
 8009594:	2200      	movs	r2, #0
 8009596:	2103      	movs	r1, #3
 8009598:	2005      	movs	r0, #5
 800959a:	f001 fce7 	bl	800af6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800959e:	2005      	movs	r0, #5
 80095a0:	f001 fcf9 	bl	800af96 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 80095a4:	2200      	movs	r2, #0
 80095a6:	2103      	movs	r1, #3
 80095a8:	2006      	movs	r0, #6
 80095aa:	f001 fcdf 	bl	800af6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80095ae:	2006      	movs	r0, #6
 80095b0:	f001 fcf1 	bl	800af96 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 3, 0);
 80095b4:	2200      	movs	r2, #0
 80095b6:	2103      	movs	r1, #3
 80095b8:	2007      	movs	r0, #7
 80095ba:	f001 fcd7 	bl	800af6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80095be:	2007      	movs	r0, #7
 80095c0:	f001 fce9 	bl	800af96 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80095c4:	46c0      	nop			; (mov r8, r8)
 80095c6:	46bd      	mov	sp, r7
 80095c8:	b009      	add	sp, #36	; 0x24
 80095ca:	bd90      	pop	{r4, r7, pc}
 80095cc:	40021000 	.word	0x40021000
 80095d0:	50000800 	.word	0x50000800
 80095d4:	50000400 	.word	0x50000400

080095d8 <HAL_GPIO_EXTI_Falling_Callback>:
* @brief EXTI line detection callbacks
* @param GPIO_Pin Specifies the pins connected EXTI line
* @retval None
*/
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80095d8:	b590      	push	{r4, r7, lr}
 80095da:	b093      	sub	sp, #76	; 0x4c
 80095dc:	af02      	add	r7, sp, #8
 80095de:	0002      	movs	r2, r0
 80095e0:	1dbb      	adds	r3, r7, #6
 80095e2:	801a      	strh	r2, [r3, #0]
	if (GPIO_Pin == USER_BUTTON_Pin) /* Will display in trace the VBUS value when user button
 80095e4:	1dbb      	adds	r3, r7, #6
 80095e6:	881a      	ldrh	r2, [r3, #0]
 80095e8:	2380      	movs	r3, #128	; 0x80
 80095ea:	019b      	lsls	r3, r3, #6
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d118      	bne.n	8009622 <HAL_GPIO_EXTI_Falling_Callback+0x4a>
is pressed */
	{
		//Get Voltage level into TRACE
		char _str[10];
		BSP_PWR_VBUSGetVoltage(0);
 80095f0:	2000      	movs	r0, #0
 80095f2:	f00c fce5 	bl	8015fc0 <BSP_PWR_VBUSGetVoltage>
		sprintf(_str,"VBUS:%lu", BSP_PWR_VBUSGetVoltage(0));
 80095f6:	2000      	movs	r0, #0
 80095f8:	f00c fce2 	bl	8015fc0 <BSP_PWR_VBUSGetVoltage>
 80095fc:	0002      	movs	r2, r0
 80095fe:	4916      	ldr	r1, [pc, #88]	; (8009658 <HAL_GPIO_EXTI_Falling_Callback+0x80>)
 8009600:	2434      	movs	r4, #52	; 0x34
 8009602:	193b      	adds	r3, r7, r4
 8009604:	0018      	movs	r0, r3
 8009606:	f012 fee9 	bl	801c3dc <siprintf>
		USBPD_TRACE_Add(USBPD_TRACE_DEBUG, 0, 0, (uint8_t*)_str, strlen(_str));
 800960a:	193b      	adds	r3, r7, r4
 800960c:	0018      	movs	r0, r3
 800960e:	f7fc fddd 	bl	80061cc <strlen>
 8009612:	0002      	movs	r2, r0
 8009614:	193b      	adds	r3, r7, r4
 8009616:	9200      	str	r2, [sp, #0]
 8009618:	2200      	movs	r2, #0
 800961a:	2100      	movs	r1, #0
 800961c:	2006      	movs	r0, #6
 800961e:	f005 f8df 	bl	800e7e0 <USBPD_TRACE_Add>

	}

	if (GPIO_Pin == REQUEST_BUTTON_Pin) /* Will display in trace the VBUS value when user button
 8009622:	1dbb      	adds	r3, r7, #6
 8009624:	881b      	ldrh	r3, [r3, #0]
 8009626:	2b04      	cmp	r3, #4
 8009628:	d112      	bne.n	8009650 <HAL_GPIO_EXTI_Falling_Callback+0x78>
is pressed */
	{
		//Get Voltage level into TRACE
		char _str[40];
		sprintf(_str,"APDO request: VBUS= 0, Ibus= 0");
 800962a:	4a0c      	ldr	r2, [pc, #48]	; (800965c <HAL_GPIO_EXTI_Falling_Callback+0x84>)
 800962c:	240c      	movs	r4, #12
 800962e:	193b      	adds	r3, r7, r4
 8009630:	0011      	movs	r1, r2
 8009632:	0018      	movs	r0, r3
 8009634:	f012 fed2 	bl	801c3dc <siprintf>
		USBPD_TRACE_Add(USBPD_TRACE_DEBUG, 0, 0, (uint8_t*)_str, strlen(_str));
 8009638:	193b      	adds	r3, r7, r4
 800963a:	0018      	movs	r0, r3
 800963c:	f7fc fdc6 	bl	80061cc <strlen>
 8009640:	0002      	movs	r2, r0
 8009642:	193b      	adds	r3, r7, r4
 8009644:	9200      	str	r2, [sp, #0]
 8009646:	2200      	movs	r2, #0
 8009648:	2100      	movs	r1, #0
 800964a:	2006      	movs	r0, #6
 800964c:	f005 f8c8 	bl	800e7e0 <USBPD_TRACE_Add>

	}
}
 8009650:	46c0      	nop			; (mov r8, r8)
 8009652:	46bd      	mov	sp, r7
 8009654:	b011      	add	sp, #68	; 0x44
 8009656:	bd90      	pop	{r4, r7, pc}
 8009658:	0801cd74 	.word	0x0801cd74
 800965c:	0801cd80 	.word	0x0801cd80

08009660 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b082      	sub	sp, #8
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8009668:	2001      	movs	r0, #1
 800966a:	f008 fa37 	bl	8011adc <osDelay>
    app_loop();
 800966e:	f7fe f8d5 	bl	800781c <app_loop>
    osDelay(1);
 8009672:	e7f9      	b.n	8009668 <StartDefaultTask+0x8>

08009674 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	4a06      	ldr	r2, [pc, #24]	; (800969c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8009682:	4293      	cmp	r3, r2
 8009684:	d101      	bne.n	800968a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8009686:	f000 fafd 	bl	8009c84 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  USBPD_DPM_TimerCounter(); //related to PD device manager
 800968a:	f00b f863 	bl	8014754 <USBPD_DPM_TimerCounter>
  GUI_TimerCounter(); //updating a graphical user interface (GUI) based on timer events.
 800968e:	f00e ff2d 	bl	80184ec <GUI_TimerCounter>
  /* USER CODE END Callback 1 */
}
 8009692:	46c0      	nop			; (mov r8, r8)
 8009694:	46bd      	mov	sp, r7
 8009696:	b002      	add	sp, #8
 8009698:	bd80      	pop	{r7, pc}
 800969a:	46c0      	nop			; (mov r8, r8)
 800969c:	40001000 	.word	0x40001000

080096a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80096a4:	b672      	cpsid	i
}
 80096a6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80096a8:	e7fe      	b.n	80096a8 <Error_Handler+0x8>
	...

080096ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b082      	sub	sp, #8
 80096b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80096b2:	4b15      	ldr	r3, [pc, #84]	; (8009708 <HAL_MspInit+0x5c>)
 80096b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80096b6:	4b14      	ldr	r3, [pc, #80]	; (8009708 <HAL_MspInit+0x5c>)
 80096b8:	2101      	movs	r1, #1
 80096ba:	430a      	orrs	r2, r1
 80096bc:	641a      	str	r2, [r3, #64]	; 0x40
 80096be:	4b12      	ldr	r3, [pc, #72]	; (8009708 <HAL_MspInit+0x5c>)
 80096c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096c2:	2201      	movs	r2, #1
 80096c4:	4013      	ands	r3, r2
 80096c6:	607b      	str	r3, [r7, #4]
 80096c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80096ca:	4b0f      	ldr	r3, [pc, #60]	; (8009708 <HAL_MspInit+0x5c>)
 80096cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80096ce:	4b0e      	ldr	r3, [pc, #56]	; (8009708 <HAL_MspInit+0x5c>)
 80096d0:	2180      	movs	r1, #128	; 0x80
 80096d2:	0549      	lsls	r1, r1, #21
 80096d4:	430a      	orrs	r2, r1
 80096d6:	63da      	str	r2, [r3, #60]	; 0x3c
 80096d8:	4b0b      	ldr	r3, [pc, #44]	; (8009708 <HAL_MspInit+0x5c>)
 80096da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80096dc:	2380      	movs	r3, #128	; 0x80
 80096de:	055b      	lsls	r3, r3, #21
 80096e0:	4013      	ands	r3, r2
 80096e2:	603b      	str	r3, [r7, #0]
 80096e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80096e6:	2302      	movs	r3, #2
 80096e8:	425b      	negs	r3, r3
 80096ea:	2200      	movs	r2, #0
 80096ec:	2103      	movs	r1, #3
 80096ee:	0018      	movs	r0, r3
 80096f0:	f001 fc3c 	bl	800af6c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80096f4:	23c0      	movs	r3, #192	; 0xc0
 80096f6:	00db      	lsls	r3, r3, #3
 80096f8:	0018      	movs	r0, r3
 80096fa:	f000 fb03 	bl	8009d04 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80096fe:	46c0      	nop			; (mov r8, r8)
 8009700:	46bd      	mov	sp, r7
 8009702:	b002      	add	sp, #8
 8009704:	bd80      	pop	{r7, pc}
 8009706:	46c0      	nop			; (mov r8, r8)
 8009708:	40021000 	.word	0x40021000

0800970c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800970c:	b590      	push	{r4, r7, lr}
 800970e:	b08b      	sub	sp, #44	; 0x2c
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009714:	2414      	movs	r4, #20
 8009716:	193b      	adds	r3, r7, r4
 8009718:	0018      	movs	r0, r3
 800971a:	2314      	movs	r3, #20
 800971c:	001a      	movs	r2, r3
 800971e:	2100      	movs	r1, #0
 8009720:	f012 fe7c 	bl	801c41c <memset>
  if(hadc->Instance==ADC1)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a2d      	ldr	r2, [pc, #180]	; (80097e0 <HAL_ADC_MspInit+0xd4>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d153      	bne.n	80097d6 <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800972e:	4b2d      	ldr	r3, [pc, #180]	; (80097e4 <HAL_ADC_MspInit+0xd8>)
 8009730:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009732:	4b2c      	ldr	r3, [pc, #176]	; (80097e4 <HAL_ADC_MspInit+0xd8>)
 8009734:	2180      	movs	r1, #128	; 0x80
 8009736:	0349      	lsls	r1, r1, #13
 8009738:	430a      	orrs	r2, r1
 800973a:	641a      	str	r2, [r3, #64]	; 0x40
 800973c:	4b29      	ldr	r3, [pc, #164]	; (80097e4 <HAL_ADC_MspInit+0xd8>)
 800973e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009740:	2380      	movs	r3, #128	; 0x80
 8009742:	035b      	lsls	r3, r3, #13
 8009744:	4013      	ands	r3, r2
 8009746:	613b      	str	r3, [r7, #16]
 8009748:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800974a:	4b26      	ldr	r3, [pc, #152]	; (80097e4 <HAL_ADC_MspInit+0xd8>)
 800974c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800974e:	4b25      	ldr	r3, [pc, #148]	; (80097e4 <HAL_ADC_MspInit+0xd8>)
 8009750:	2102      	movs	r1, #2
 8009752:	430a      	orrs	r2, r1
 8009754:	635a      	str	r2, [r3, #52]	; 0x34
 8009756:	4b23      	ldr	r3, [pc, #140]	; (80097e4 <HAL_ADC_MspInit+0xd8>)
 8009758:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800975a:	2202      	movs	r2, #2
 800975c:	4013      	ands	r3, r2
 800975e:	60fb      	str	r3, [r7, #12]
 8009760:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    PB2     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = VSENSE_Pin|ISENSE_Pin;
 8009762:	193b      	adds	r3, r7, r4
 8009764:	2206      	movs	r2, #6
 8009766:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009768:	193b      	adds	r3, r7, r4
 800976a:	2203      	movs	r2, #3
 800976c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800976e:	193b      	adds	r3, r7, r4
 8009770:	2200      	movs	r2, #0
 8009772:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009774:	193b      	adds	r3, r7, r4
 8009776:	4a1c      	ldr	r2, [pc, #112]	; (80097e8 <HAL_ADC_MspInit+0xdc>)
 8009778:	0019      	movs	r1, r3
 800977a:	0010      	movs	r0, r2
 800977c:	f002 f872 	bl	800b864 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel4;
 8009780:	4b1a      	ldr	r3, [pc, #104]	; (80097ec <HAL_ADC_MspInit+0xe0>)
 8009782:	4a1b      	ldr	r2, [pc, #108]	; (80097f0 <HAL_ADC_MspInit+0xe4>)
 8009784:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8009786:	4b19      	ldr	r3, [pc, #100]	; (80097ec <HAL_ADC_MspInit+0xe0>)
 8009788:	2205      	movs	r2, #5
 800978a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800978c:	4b17      	ldr	r3, [pc, #92]	; (80097ec <HAL_ADC_MspInit+0xe0>)
 800978e:	2200      	movs	r2, #0
 8009790:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8009792:	4b16      	ldr	r3, [pc, #88]	; (80097ec <HAL_ADC_MspInit+0xe0>)
 8009794:	2200      	movs	r2, #0
 8009796:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8009798:	4b14      	ldr	r3, [pc, #80]	; (80097ec <HAL_ADC_MspInit+0xe0>)
 800979a:	2280      	movs	r2, #128	; 0x80
 800979c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800979e:	4b13      	ldr	r3, [pc, #76]	; (80097ec <HAL_ADC_MspInit+0xe0>)
 80097a0:	2280      	movs	r2, #128	; 0x80
 80097a2:	0052      	lsls	r2, r2, #1
 80097a4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80097a6:	4b11      	ldr	r3, [pc, #68]	; (80097ec <HAL_ADC_MspInit+0xe0>)
 80097a8:	2280      	movs	r2, #128	; 0x80
 80097aa:	00d2      	lsls	r2, r2, #3
 80097ac:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80097ae:	4b0f      	ldr	r3, [pc, #60]	; (80097ec <HAL_ADC_MspInit+0xe0>)
 80097b0:	2220      	movs	r2, #32
 80097b2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80097b4:	4b0d      	ldr	r3, [pc, #52]	; (80097ec <HAL_ADC_MspInit+0xe0>)
 80097b6:	2200      	movs	r2, #0
 80097b8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80097ba:	4b0c      	ldr	r3, [pc, #48]	; (80097ec <HAL_ADC_MspInit+0xe0>)
 80097bc:	0018      	movs	r0, r3
 80097be:	f001 fbff 	bl	800afc0 <HAL_DMA_Init>
 80097c2:	1e03      	subs	r3, r0, #0
 80097c4:	d001      	beq.n	80097ca <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 80097c6:	f7ff ff6b 	bl	80096a0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a07      	ldr	r2, [pc, #28]	; (80097ec <HAL_ADC_MspInit+0xe0>)
 80097ce:	651a      	str	r2, [r3, #80]	; 0x50
 80097d0:	4b06      	ldr	r3, [pc, #24]	; (80097ec <HAL_ADC_MspInit+0xe0>)
 80097d2:	687a      	ldr	r2, [r7, #4]
 80097d4:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80097d6:	46c0      	nop			; (mov r8, r8)
 80097d8:	46bd      	mov	sp, r7
 80097da:	b00b      	add	sp, #44	; 0x2c
 80097dc:	bd90      	pop	{r4, r7, pc}
 80097de:	46c0      	nop			; (mov r8, r8)
 80097e0:	40012400 	.word	0x40012400
 80097e4:	40021000 	.word	0x40021000
 80097e8:	50000400 	.word	0x50000400
 80097ec:	200002b8 	.word	0x200002b8
 80097f0:	40020044 	.word	0x40020044

080097f4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80097f4:	b590      	push	{r4, r7, lr}
 80097f6:	b08b      	sub	sp, #44	; 0x2c
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80097fc:	2414      	movs	r4, #20
 80097fe:	193b      	adds	r3, r7, r4
 8009800:	0018      	movs	r0, r3
 8009802:	2314      	movs	r3, #20
 8009804:	001a      	movs	r2, r3
 8009806:	2100      	movs	r1, #0
 8009808:	f012 fe08 	bl	801c41c <memset>
  if(hspi->Instance==SPI1)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a1b      	ldr	r2, [pc, #108]	; (8009880 <HAL_SPI_MspInit+0x8c>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d130      	bne.n	8009878 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8009816:	4b1b      	ldr	r3, [pc, #108]	; (8009884 <HAL_SPI_MspInit+0x90>)
 8009818:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800981a:	4b1a      	ldr	r3, [pc, #104]	; (8009884 <HAL_SPI_MspInit+0x90>)
 800981c:	2180      	movs	r1, #128	; 0x80
 800981e:	0149      	lsls	r1, r1, #5
 8009820:	430a      	orrs	r2, r1
 8009822:	641a      	str	r2, [r3, #64]	; 0x40
 8009824:	4b17      	ldr	r3, [pc, #92]	; (8009884 <HAL_SPI_MspInit+0x90>)
 8009826:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009828:	2380      	movs	r3, #128	; 0x80
 800982a:	015b      	lsls	r3, r3, #5
 800982c:	4013      	ands	r3, r2
 800982e:	613b      	str	r3, [r7, #16]
 8009830:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009832:	4b14      	ldr	r3, [pc, #80]	; (8009884 <HAL_SPI_MspInit+0x90>)
 8009834:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009836:	4b13      	ldr	r3, [pc, #76]	; (8009884 <HAL_SPI_MspInit+0x90>)
 8009838:	2101      	movs	r1, #1
 800983a:	430a      	orrs	r2, r1
 800983c:	635a      	str	r2, [r3, #52]	; 0x34
 800983e:	4b11      	ldr	r3, [pc, #68]	; (8009884 <HAL_SPI_MspInit+0x90>)
 8009840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009842:	2201      	movs	r2, #1
 8009844:	4013      	ands	r3, r2
 8009846:	60fb      	str	r3, [r7, #12]
 8009848:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800984a:	0021      	movs	r1, r4
 800984c:	187b      	adds	r3, r7, r1
 800984e:	22a0      	movs	r2, #160	; 0xa0
 8009850:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009852:	187b      	adds	r3, r7, r1
 8009854:	2202      	movs	r2, #2
 8009856:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009858:	187b      	adds	r3, r7, r1
 800985a:	2200      	movs	r2, #0
 800985c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800985e:	187b      	adds	r3, r7, r1
 8009860:	2200      	movs	r2, #0
 8009862:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8009864:	187b      	adds	r3, r7, r1
 8009866:	2200      	movs	r2, #0
 8009868:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800986a:	187a      	adds	r2, r7, r1
 800986c:	23a0      	movs	r3, #160	; 0xa0
 800986e:	05db      	lsls	r3, r3, #23
 8009870:	0011      	movs	r1, r2
 8009872:	0018      	movs	r0, r3
 8009874:	f001 fff6 	bl	800b864 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8009878:	46c0      	nop			; (mov r8, r8)
 800987a:	46bd      	mov	sp, r7
 800987c:	b00b      	add	sp, #44	; 0x2c
 800987e:	bd90      	pop	{r4, r7, pc}
 8009880:	40013000 	.word	0x40013000
 8009884:	40021000 	.word	0x40021000

08009888 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8009888:	b590      	push	{r4, r7, lr}
 800988a:	b08b      	sub	sp, #44	; 0x2c
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009890:	2414      	movs	r4, #20
 8009892:	193b      	adds	r3, r7, r4
 8009894:	0018      	movs	r0, r3
 8009896:	2314      	movs	r3, #20
 8009898:	001a      	movs	r2, r3
 800989a:	2100      	movs	r1, #0
 800989c:	f012 fdbe 	bl	801c41c <memset>
  if(htim_encoder->Instance==TIM2)
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681a      	ldr	r2, [r3, #0]
 80098a4:	2380      	movs	r3, #128	; 0x80
 80098a6:	05db      	lsls	r3, r3, #23
 80098a8:	429a      	cmp	r2, r3
 80098aa:	d136      	bne.n	800991a <HAL_TIM_Encoder_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80098ac:	4b1d      	ldr	r3, [pc, #116]	; (8009924 <HAL_TIM_Encoder_MspInit+0x9c>)
 80098ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80098b0:	4b1c      	ldr	r3, [pc, #112]	; (8009924 <HAL_TIM_Encoder_MspInit+0x9c>)
 80098b2:	2101      	movs	r1, #1
 80098b4:	430a      	orrs	r2, r1
 80098b6:	63da      	str	r2, [r3, #60]	; 0x3c
 80098b8:	4b1a      	ldr	r3, [pc, #104]	; (8009924 <HAL_TIM_Encoder_MspInit+0x9c>)
 80098ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098bc:	2201      	movs	r2, #1
 80098be:	4013      	ands	r3, r2
 80098c0:	613b      	str	r3, [r7, #16]
 80098c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80098c4:	4b17      	ldr	r3, [pc, #92]	; (8009924 <HAL_TIM_Encoder_MspInit+0x9c>)
 80098c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098c8:	4b16      	ldr	r3, [pc, #88]	; (8009924 <HAL_TIM_Encoder_MspInit+0x9c>)
 80098ca:	2101      	movs	r1, #1
 80098cc:	430a      	orrs	r2, r1
 80098ce:	635a      	str	r2, [r3, #52]	; 0x34
 80098d0:	4b14      	ldr	r3, [pc, #80]	; (8009924 <HAL_TIM_Encoder_MspInit+0x9c>)
 80098d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098d4:	2201      	movs	r2, #1
 80098d6:	4013      	ands	r3, r2
 80098d8:	60fb      	str	r3, [r7, #12]
 80098da:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80098dc:	0021      	movs	r1, r4
 80098de:	187b      	adds	r3, r7, r1
 80098e0:	2203      	movs	r2, #3
 80098e2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80098e4:	187b      	adds	r3, r7, r1
 80098e6:	2202      	movs	r2, #2
 80098e8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80098ea:	187b      	adds	r3, r7, r1
 80098ec:	2200      	movs	r2, #0
 80098ee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80098f0:	187b      	adds	r3, r7, r1
 80098f2:	2200      	movs	r2, #0
 80098f4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80098f6:	187b      	adds	r3, r7, r1
 80098f8:	2202      	movs	r2, #2
 80098fa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80098fc:	187a      	adds	r2, r7, r1
 80098fe:	23a0      	movs	r3, #160	; 0xa0
 8009900:	05db      	lsls	r3, r3, #23
 8009902:	0011      	movs	r1, r2
 8009904:	0018      	movs	r0, r3
 8009906:	f001 ffad 	bl	800b864 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 800990a:	2200      	movs	r2, #0
 800990c:	2103      	movs	r1, #3
 800990e:	200f      	movs	r0, #15
 8009910:	f001 fb2c 	bl	800af6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8009914:	200f      	movs	r0, #15
 8009916:	f001 fb3e 	bl	800af96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800991a:	46c0      	nop			; (mov r8, r8)
 800991c:	46bd      	mov	sp, r7
 800991e:	b00b      	add	sp, #44	; 0x2c
 8009920:	bd90      	pop	{r4, r7, pc}
 8009922:	46c0      	nop			; (mov r8, r8)
 8009924:	40021000 	.word	0x40021000

08009928 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009928:	b5b0      	push	{r4, r5, r7, lr}
 800992a:	b08c      	sub	sp, #48	; 0x30
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8009930:	232b      	movs	r3, #43	; 0x2b
 8009932:	18fb      	adds	r3, r7, r3
 8009934:	2200      	movs	r2, #0
 8009936:	701a      	strb	r2, [r3, #0]

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8009938:	4b37      	ldr	r3, [pc, #220]	; (8009a18 <HAL_InitTick+0xf0>)
 800993a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800993c:	4b36      	ldr	r3, [pc, #216]	; (8009a18 <HAL_InitTick+0xf0>)
 800993e:	2110      	movs	r1, #16
 8009940:	430a      	orrs	r2, r1
 8009942:	63da      	str	r2, [r3, #60]	; 0x3c
 8009944:	4b34      	ldr	r3, [pc, #208]	; (8009a18 <HAL_InitTick+0xf0>)
 8009946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009948:	2210      	movs	r2, #16
 800994a:	4013      	ands	r3, r2
 800994c:	60bb      	str	r3, [r7, #8]
 800994e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8009950:	230c      	movs	r3, #12
 8009952:	18fa      	adds	r2, r7, r3
 8009954:	2410      	movs	r4, #16
 8009956:	193b      	adds	r3, r7, r4
 8009958:	0011      	movs	r1, r2
 800995a:	0018      	movs	r0, r3
 800995c:	f002 fe96 	bl	800c68c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8009960:	193b      	adds	r3, r7, r4
 8009962:	68db      	ldr	r3, [r3, #12]
 8009964:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8009966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009968:	2b00      	cmp	r3, #0
 800996a:	d104      	bne.n	8009976 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800996c:	f002 fe78 	bl	800c660 <HAL_RCC_GetPCLK1Freq>
 8009970:	0003      	movs	r3, r0
 8009972:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009974:	e004      	b.n	8009980 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8009976:	f002 fe73 	bl	800c660 <HAL_RCC_GetPCLK1Freq>
 800997a:	0003      	movs	r3, r0
 800997c:	005b      	lsls	r3, r3, #1
 800997e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8009980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009982:	4926      	ldr	r1, [pc, #152]	; (8009a1c <HAL_InitTick+0xf4>)
 8009984:	0018      	movs	r0, r3
 8009986:	f7fc fc33 	bl	80061f0 <__udivsi3>
 800998a:	0003      	movs	r3, r0
 800998c:	3b01      	subs	r3, #1
 800998e:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8009990:	4b23      	ldr	r3, [pc, #140]	; (8009a20 <HAL_InitTick+0xf8>)
 8009992:	4a24      	ldr	r2, [pc, #144]	; (8009a24 <HAL_InitTick+0xfc>)
 8009994:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8009996:	4b22      	ldr	r3, [pc, #136]	; (8009a20 <HAL_InitTick+0xf8>)
 8009998:	4a23      	ldr	r2, [pc, #140]	; (8009a28 <HAL_InitTick+0x100>)
 800999a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800999c:	4b20      	ldr	r3, [pc, #128]	; (8009a20 <HAL_InitTick+0xf8>)
 800999e:	6a3a      	ldr	r2, [r7, #32]
 80099a0:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 80099a2:	4b1f      	ldr	r3, [pc, #124]	; (8009a20 <HAL_InitTick+0xf8>)
 80099a4:	2200      	movs	r2, #0
 80099a6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80099a8:	4b1d      	ldr	r3, [pc, #116]	; (8009a20 <HAL_InitTick+0xf8>)
 80099aa:	2200      	movs	r2, #0
 80099ac:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80099ae:	4b1c      	ldr	r3, [pc, #112]	; (8009a20 <HAL_InitTick+0xf8>)
 80099b0:	2200      	movs	r2, #0
 80099b2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80099b4:	252b      	movs	r5, #43	; 0x2b
 80099b6:	197c      	adds	r4, r7, r5
 80099b8:	4b19      	ldr	r3, [pc, #100]	; (8009a20 <HAL_InitTick+0xf8>)
 80099ba:	0018      	movs	r0, r3
 80099bc:	f003 fc5a 	bl	800d274 <HAL_TIM_Base_Init>
 80099c0:	0003      	movs	r3, r0
 80099c2:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 80099c4:	197b      	adds	r3, r7, r5
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d11e      	bne.n	8009a0a <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80099cc:	197c      	adds	r4, r7, r5
 80099ce:	4b14      	ldr	r3, [pc, #80]	; (8009a20 <HAL_InitTick+0xf8>)
 80099d0:	0018      	movs	r0, r3
 80099d2:	f003 fcaf 	bl	800d334 <HAL_TIM_Base_Start_IT>
 80099d6:	0003      	movs	r3, r0
 80099d8:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 80099da:	197b      	adds	r3, r7, r5
 80099dc:	781b      	ldrb	r3, [r3, #0]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d113      	bne.n	8009a0a <HAL_InitTick+0xe2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 80099e2:	2011      	movs	r0, #17
 80099e4:	f001 fad7 	bl	800af96 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2b03      	cmp	r3, #3
 80099ec:	d809      	bhi.n	8009a02 <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, TickPriority, 0U);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2200      	movs	r2, #0
 80099f2:	0019      	movs	r1, r3
 80099f4:	2011      	movs	r0, #17
 80099f6:	f001 fab9 	bl	800af6c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80099fa:	4b0c      	ldr	r3, [pc, #48]	; (8009a2c <HAL_InitTick+0x104>)
 80099fc:	687a      	ldr	r2, [r7, #4]
 80099fe:	601a      	str	r2, [r3, #0]
 8009a00:	e003      	b.n	8009a0a <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 8009a02:	232b      	movs	r3, #43	; 0x2b
 8009a04:	18fb      	adds	r3, r7, r3
 8009a06:	2201      	movs	r2, #1
 8009a08:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8009a0a:	232b      	movs	r3, #43	; 0x2b
 8009a0c:	18fb      	adds	r3, r7, r3
 8009a0e:	781b      	ldrb	r3, [r3, #0]
}
 8009a10:	0018      	movs	r0, r3
 8009a12:	46bd      	mov	sp, r7
 8009a14:	b00c      	add	sp, #48	; 0x30
 8009a16:	bdb0      	pop	{r4, r5, r7, pc}
 8009a18:	40021000 	.word	0x40021000
 8009a1c:	000f4240 	.word	0x000f4240
 8009a20:	200003d0 	.word	0x200003d0
 8009a24:	40001000 	.word	0x40001000
 8009a28:	000003e7 	.word	0x000003e7
 8009a2c:	20000030 	.word	0x20000030

08009a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8009a34:	e7fe      	b.n	8009a34 <NMI_Handler+0x4>

08009a36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009a36:	b580      	push	{r7, lr}
 8009a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009a3a:	e7fe      	b.n	8009a3a <HardFault_Handler+0x4>

08009a3c <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */
  if (__HAL_GPIO_EXTI_GET_IT(VOL_CUR_BUTTON_Pin) != RESET){
 8009a40:	4b0b      	ldr	r3, [pc, #44]	; (8009a70 <EXTI0_1_IRQHandler+0x34>)
 8009a42:	68db      	ldr	r3, [r3, #12]
 8009a44:	2202      	movs	r2, #2
 8009a46:	4013      	ands	r3, r2
 8009a48:	d104      	bne.n	8009a54 <EXTI0_1_IRQHandler+0x18>
 8009a4a:	4b09      	ldr	r3, [pc, #36]	; (8009a70 <EXTI0_1_IRQHandler+0x34>)
 8009a4c:	691b      	ldr	r3, [r3, #16]
 8009a4e:	2202      	movs	r2, #2
 8009a50:	4013      	ands	r3, r2
 8009a52:	d001      	beq.n	8009a58 <EXTI0_1_IRQHandler+0x1c>
 8009a54:	2301      	movs	r3, #1
 8009a56:	e000      	b.n	8009a5a <EXTI0_1_IRQHandler+0x1e>
 8009a58:	2300      	movs	r3, #0
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d001      	beq.n	8009a62 <EXTI0_1_IRQHandler+0x26>
	  cur_vol_button_isr();
 8009a5e:	f7fe f8df 	bl	8007c20 <cur_vol_button_isr>
  }
  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(VOL_CUR_BUTTON_Pin);
 8009a62:	2002      	movs	r0, #2
 8009a64:	f002 f888 	bl	800bb78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8009a68:	46c0      	nop			; (mov r8, r8)
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}
 8009a6e:	46c0      	nop			; (mov r8, r8)
 8009a70:	40021800 	.word	0x40021800

08009a74 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */
  if (__HAL_GPIO_EXTI_GET_IT(ENCODER_BUTTON_Pin) != RESET){
 8009a78:	4b15      	ldr	r3, [pc, #84]	; (8009ad0 <EXTI2_3_IRQHandler+0x5c>)
 8009a7a:	68db      	ldr	r3, [r3, #12]
 8009a7c:	2208      	movs	r2, #8
 8009a7e:	4013      	ands	r3, r2
 8009a80:	d104      	bne.n	8009a8c <EXTI2_3_IRQHandler+0x18>
 8009a82:	4b13      	ldr	r3, [pc, #76]	; (8009ad0 <EXTI2_3_IRQHandler+0x5c>)
 8009a84:	691b      	ldr	r3, [r3, #16]
 8009a86:	2208      	movs	r2, #8
 8009a88:	4013      	ands	r3, r2
 8009a8a:	d001      	beq.n	8009a90 <EXTI2_3_IRQHandler+0x1c>
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	e000      	b.n	8009a92 <EXTI2_3_IRQHandler+0x1e>
 8009a90:	2300      	movs	r3, #0
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d001      	beq.n	8009a9a <EXTI2_3_IRQHandler+0x26>
	  button_isr();
 8009a96:	f7fd ffcd 	bl	8007a34 <button_isr>
  }
  if (__HAL_GPIO_EXTI_GET_IT(REQUEST_BUTTON_Pin) != RESET){
 8009a9a:	4b0d      	ldr	r3, [pc, #52]	; (8009ad0 <EXTI2_3_IRQHandler+0x5c>)
 8009a9c:	68db      	ldr	r3, [r3, #12]
 8009a9e:	2204      	movs	r2, #4
 8009aa0:	4013      	ands	r3, r2
 8009aa2:	d104      	bne.n	8009aae <EXTI2_3_IRQHandler+0x3a>
 8009aa4:	4b0a      	ldr	r3, [pc, #40]	; (8009ad0 <EXTI2_3_IRQHandler+0x5c>)
 8009aa6:	691b      	ldr	r3, [r3, #16]
 8009aa8:	2204      	movs	r2, #4
 8009aaa:	4013      	ands	r3, r2
 8009aac:	d001      	beq.n	8009ab2 <EXTI2_3_IRQHandler+0x3e>
 8009aae:	2301      	movs	r3, #1
 8009ab0:	e000      	b.n	8009ab4 <EXTI2_3_IRQHandler+0x40>
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d001      	beq.n	8009abc <EXTI2_3_IRQHandler+0x48>
  	  request_button_isr();
 8009ab8:	f7fe f860 	bl	8007b7c <request_button_isr>
  }

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(REQUEST_BUTTON_Pin);
 8009abc:	2004      	movs	r0, #4
 8009abe:	f002 f85b 	bl	800bb78 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENCODER_BUTTON_Pin);
 8009ac2:	2008      	movs	r0, #8
 8009ac4:	f002 f858 	bl	800bb78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8009ac8:	46c0      	nop			; (mov r8, r8)
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}
 8009ace:	46c0      	nop			; (mov r8, r8)
 8009ad0:	40021800 	.word	0x40021800

08009ad4 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_Pin);
 8009ad8:	2380      	movs	r3, #128	; 0x80
 8009ada:	019b      	lsls	r3, r3, #6
 8009adc:	0018      	movs	r0, r3
 8009ade:	f002 f84b 	bl	800bb78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8009ae2:	46c0      	nop			; (mov r8, r8)
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}

08009ae8 <USB_UCPD1_2_IRQHandler>:

/**
  * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
  */
void USB_UCPD1_2_IRQHandler(void)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

  /* USER CODE END USB_UCPD1_2_IRQn 0 */
  USBPD_PORT0_IRQHandler();
 8009aec:	f005 febc 	bl	800f868 <USBPD_PORT0_IRQHandler>

  /* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

  /* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 8009af0:	46c0      	nop			; (mov r8, r8)
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}

08009af6 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8009af6:	b580      	push	{r7, lr}
 8009af8:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8009afa:	46c0      	nop			; (mov r8, r8)
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}

08009b00 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  TRACER_EMB_IRQHandlerDMA();
 8009b04:	f011 fb9c 	bl	801b240 <TRACER_EMB_IRQHandlerDMA>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8009b08:	46c0      	nop			; (mov r8, r8)
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	bd80      	pop	{r7, pc}
	...

08009b10 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5 and DMAMUX1 Overrun Interrupts.
  */
void DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler(void)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8009b14:	4b03      	ldr	r3, [pc, #12]	; (8009b24 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler+0x14>)
 8009b16:	0018      	movs	r0, r3
 8009b18:	f001 fb84 	bl	800b224 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */
}
 8009b1c:	46c0      	nop			; (mov r8, r8)
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}
 8009b22:	46c0      	nop			; (mov r8, r8)
 8009b24:	200002b8 	.word	0x200002b8

08009b28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  encoder_turn_isr();
 8009b2c:	f7fd fea4 	bl	8007878 <encoder_turn_isr>
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8009b30:	4b03      	ldr	r3, [pc, #12]	; (8009b40 <TIM2_IRQHandler+0x18>)
 8009b32:	0018      	movs	r0, r3
 8009b34:	f003 fdcc 	bl	800d6d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8009b38:	46c0      	nop			; (mov r8, r8)
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}
 8009b3e:	46c0      	nop			; (mov r8, r8)
 8009b40:	2000037c 	.word	0x2000037c

08009b44 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8009b48:	4b03      	ldr	r3, [pc, #12]	; (8009b58 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8009b4a:	0018      	movs	r0, r3
 8009b4c:	f003 fdc0 	bl	800d6d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8009b50:	46c0      	nop			; (mov r8, r8)
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}
 8009b56:	46c0      	nop			; (mov r8, r8)
 8009b58:	200003d0 	.word	0x200003d0

08009b5c <TIM7_LPTIM2_IRQHandler>:

/**
  * @brief This function handles TIM7 and LPTIM2 global Interrupt.
  */
void TIM7_LPTIM2_IRQHandler(void)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 0 */
  button_timer_isr();
 8009b60:	f7fd ffe6 	bl	8007b30 <button_timer_isr>
  /* USER CODE END TIM7_LPTIM2_IRQn 0 */

  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 1 */

  /* USER CODE END TIM7_LPTIM2_IRQn 1 */
}
 8009b64:	46c0      	nop			; (mov r8, r8)
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}

08009b6a <USART3_4_5_6_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4, USART5, USART6, LPUART1 globlal Interrupts (combined with EXTI 28).
  */
void USART3_4_5_6_LPUART1_IRQHandler(void)
{
 8009b6a:	b580      	push	{r7, lr}
 8009b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 0 */
  TRACER_EMB_IRQHandlerUSART();
 8009b6e:	f011 fb6e 	bl	801b24e <TRACER_EMB_IRQHandlerUSART>
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 1 */
}
 8009b72:	46c0      	nop			; (mov r8, r8)
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}

08009b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b086      	sub	sp, #24
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009b80:	4a14      	ldr	r2, [pc, #80]	; (8009bd4 <_sbrk+0x5c>)
 8009b82:	4b15      	ldr	r3, [pc, #84]	; (8009bd8 <_sbrk+0x60>)
 8009b84:	1ad3      	subs	r3, r2, r3
 8009b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009b8c:	4b13      	ldr	r3, [pc, #76]	; (8009bdc <_sbrk+0x64>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d102      	bne.n	8009b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009b94:	4b11      	ldr	r3, [pc, #68]	; (8009bdc <_sbrk+0x64>)
 8009b96:	4a12      	ldr	r2, [pc, #72]	; (8009be0 <_sbrk+0x68>)
 8009b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8009b9a:	4b10      	ldr	r3, [pc, #64]	; (8009bdc <_sbrk+0x64>)
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	18d3      	adds	r3, r2, r3
 8009ba2:	693a      	ldr	r2, [r7, #16]
 8009ba4:	429a      	cmp	r2, r3
 8009ba6:	d207      	bcs.n	8009bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8009ba8:	f012 fcb0 	bl	801c50c <__errno>
 8009bac:	0003      	movs	r3, r0
 8009bae:	220c      	movs	r2, #12
 8009bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	425b      	negs	r3, r3
 8009bb6:	e009      	b.n	8009bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8009bb8:	4b08      	ldr	r3, [pc, #32]	; (8009bdc <_sbrk+0x64>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009bbe:	4b07      	ldr	r3, [pc, #28]	; (8009bdc <_sbrk+0x64>)
 8009bc0:	681a      	ldr	r2, [r3, #0]
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	18d2      	adds	r2, r2, r3
 8009bc6:	4b05      	ldr	r3, [pc, #20]	; (8009bdc <_sbrk+0x64>)
 8009bc8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8009bca:	68fb      	ldr	r3, [r7, #12]
}
 8009bcc:	0018      	movs	r0, r3
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	b006      	add	sp, #24
 8009bd2:	bd80      	pop	{r7, pc}
 8009bd4:	20024000 	.word	0x20024000
 8009bd8:	00000400 	.word	0x00000400
 8009bdc:	2000041c 	.word	0x2000041c
 8009be0:	20003658 	.word	0x20003658

08009be4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8009be8:	46c0      	nop			; (mov r8, r8)
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}
	...

08009bf0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8009bf0:	480d      	ldr	r0, [pc, #52]	; (8009c28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8009bf2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8009bf4:	f7ff fff6 	bl	8009be4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009bf8:	480c      	ldr	r0, [pc, #48]	; (8009c2c <LoopForever+0x6>)
  ldr r1, =_edata
 8009bfa:	490d      	ldr	r1, [pc, #52]	; (8009c30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8009bfc:	4a0d      	ldr	r2, [pc, #52]	; (8009c34 <LoopForever+0xe>)
  movs r3, #0
 8009bfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009c00:	e002      	b.n	8009c08 <LoopCopyDataInit>

08009c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009c06:	3304      	adds	r3, #4

08009c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009c0c:	d3f9      	bcc.n	8009c02 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009c0e:	4a0a      	ldr	r2, [pc, #40]	; (8009c38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8009c10:	4c0a      	ldr	r4, [pc, #40]	; (8009c3c <LoopForever+0x16>)
  movs r3, #0
 8009c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009c14:	e001      	b.n	8009c1a <LoopFillZerobss>

08009c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009c18:	3204      	adds	r2, #4

08009c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009c1c:	d3fb      	bcc.n	8009c16 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8009c1e:	f012 fc7b 	bl	801c518 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8009c22:	f7ff f857 	bl	8008cd4 <main>

08009c26 <LoopForever>:

LoopForever:
  b LoopForever
 8009c26:	e7fe      	b.n	8009c26 <LoopForever>
  ldr   r0, =_estack
 8009c28:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8009c2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009c30:	200001bc 	.word	0x200001bc
  ldr r2, =_sidata
 8009c34:	0801e594 	.word	0x0801e594
  ldr r2, =_sbss
 8009c38:	200001bc 	.word	0x200001bc
  ldr r4, =_ebss
 8009c3c:	20003654 	.word	0x20003654

08009c40 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8009c40:	e7fe      	b.n	8009c40 <ADC1_COMP_IRQHandler>
	...

08009c44 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b082      	sub	sp, #8
 8009c48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009c4a:	1dfb      	adds	r3, r7, #7
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009c50:	4b0b      	ldr	r3, [pc, #44]	; (8009c80 <HAL_Init+0x3c>)
 8009c52:	681a      	ldr	r2, [r3, #0]
 8009c54:	4b0a      	ldr	r3, [pc, #40]	; (8009c80 <HAL_Init+0x3c>)
 8009c56:	2180      	movs	r1, #128	; 0x80
 8009c58:	0049      	lsls	r1, r1, #1
 8009c5a:	430a      	orrs	r2, r1
 8009c5c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8009c5e:	2003      	movs	r0, #3
 8009c60:	f7ff fe62 	bl	8009928 <HAL_InitTick>
 8009c64:	1e03      	subs	r3, r0, #0
 8009c66:	d003      	beq.n	8009c70 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8009c68:	1dfb      	adds	r3, r7, #7
 8009c6a:	2201      	movs	r2, #1
 8009c6c:	701a      	strb	r2, [r3, #0]
 8009c6e:	e001      	b.n	8009c74 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8009c70:	f7ff fd1c 	bl	80096ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8009c74:	1dfb      	adds	r3, r7, #7
 8009c76:	781b      	ldrb	r3, [r3, #0]
}
 8009c78:	0018      	movs	r0, r3
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	b002      	add	sp, #8
 8009c7e:	bd80      	pop	{r7, pc}
 8009c80:	40022000 	.word	0x40022000

08009c84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009c88:	4b05      	ldr	r3, [pc, #20]	; (8009ca0 <HAL_IncTick+0x1c>)
 8009c8a:	781b      	ldrb	r3, [r3, #0]
 8009c8c:	001a      	movs	r2, r3
 8009c8e:	4b05      	ldr	r3, [pc, #20]	; (8009ca4 <HAL_IncTick+0x20>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	18d2      	adds	r2, r2, r3
 8009c94:	4b03      	ldr	r3, [pc, #12]	; (8009ca4 <HAL_IncTick+0x20>)
 8009c96:	601a      	str	r2, [r3, #0]
}
 8009c98:	46c0      	nop			; (mov r8, r8)
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}
 8009c9e:	46c0      	nop			; (mov r8, r8)
 8009ca0:	20000034 	.word	0x20000034
 8009ca4:	20000420 	.word	0x20000420

08009ca8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	af00      	add	r7, sp, #0
  return uwTick;
 8009cac:	4b02      	ldr	r3, [pc, #8]	; (8009cb8 <HAL_GetTick+0x10>)
 8009cae:	681b      	ldr	r3, [r3, #0]
}
 8009cb0:	0018      	movs	r0, r3
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	bd80      	pop	{r7, pc}
 8009cb6:	46c0      	nop			; (mov r8, r8)
 8009cb8:	20000420 	.word	0x20000420

08009cbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b084      	sub	sp, #16
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009cc4:	f7ff fff0 	bl	8009ca8 <HAL_GetTick>
 8009cc8:	0003      	movs	r3, r0
 8009cca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	d005      	beq.n	8009ce2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009cd6:	4b0a      	ldr	r3, [pc, #40]	; (8009d00 <HAL_Delay+0x44>)
 8009cd8:	781b      	ldrb	r3, [r3, #0]
 8009cda:	001a      	movs	r2, r3
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	189b      	adds	r3, r3, r2
 8009ce0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8009ce2:	46c0      	nop			; (mov r8, r8)
 8009ce4:	f7ff ffe0 	bl	8009ca8 <HAL_GetTick>
 8009ce8:	0002      	movs	r2, r0
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	1ad3      	subs	r3, r2, r3
 8009cee:	68fa      	ldr	r2, [r7, #12]
 8009cf0:	429a      	cmp	r2, r3
 8009cf2:	d8f7      	bhi.n	8009ce4 <HAL_Delay+0x28>
  {
  }
}
 8009cf4:	46c0      	nop			; (mov r8, r8)
 8009cf6:	46c0      	nop			; (mov r8, r8)
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	b004      	add	sp, #16
 8009cfc:	bd80      	pop	{r7, pc}
 8009cfe:	46c0      	nop			; (mov r8, r8)
 8009d00:	20000034 	.word	0x20000034

08009d04 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b082      	sub	sp, #8
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8009d0c:	4b06      	ldr	r3, [pc, #24]	; (8009d28 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	4a06      	ldr	r2, [pc, #24]	; (8009d2c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8009d12:	4013      	ands	r3, r2
 8009d14:	0019      	movs	r1, r3
 8009d16:	4b04      	ldr	r3, [pc, #16]	; (8009d28 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8009d18:	687a      	ldr	r2, [r7, #4]
 8009d1a:	430a      	orrs	r2, r1
 8009d1c:	601a      	str	r2, [r3, #0]
}
 8009d1e:	46c0      	nop			; (mov r8, r8)
 8009d20:	46bd      	mov	sp, r7
 8009d22:	b002      	add	sp, #8
 8009d24:	bd80      	pop	{r7, pc}
 8009d26:	46c0      	nop			; (mov r8, r8)
 8009d28:	40010000 	.word	0x40010000
 8009d2c:	fffff9ff 	.word	0xfffff9ff

08009d30 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b082      	sub	sp, #8
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
 8009d38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	4a05      	ldr	r2, [pc, #20]	; (8009d54 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8009d40:	401a      	ands	r2, r3
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	431a      	orrs	r2, r3
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	601a      	str	r2, [r3, #0]
}
 8009d4a:	46c0      	nop			; (mov r8, r8)
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	b002      	add	sp, #8
 8009d50:	bd80      	pop	{r7, pc}
 8009d52:	46c0      	nop			; (mov r8, r8)
 8009d54:	fe3fffff 	.word	0xfe3fffff

08009d58 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b082      	sub	sp, #8
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681a      	ldr	r2, [r3, #0]
 8009d64:	23e0      	movs	r3, #224	; 0xe0
 8009d66:	045b      	lsls	r3, r3, #17
 8009d68:	4013      	ands	r3, r2
}
 8009d6a:	0018      	movs	r0, r3
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	b002      	add	sp, #8
 8009d70:	bd80      	pop	{r7, pc}

08009d72 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8009d72:	b580      	push	{r7, lr}
 8009d74:	b084      	sub	sp, #16
 8009d76:	af00      	add	r7, sp, #0
 8009d78:	60f8      	str	r0, [r7, #12]
 8009d7a:	60b9      	str	r1, [r7, #8]
 8009d7c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	695b      	ldr	r3, [r3, #20]
 8009d82:	68ba      	ldr	r2, [r7, #8]
 8009d84:	2104      	movs	r1, #4
 8009d86:	400a      	ands	r2, r1
 8009d88:	2107      	movs	r1, #7
 8009d8a:	4091      	lsls	r1, r2
 8009d8c:	000a      	movs	r2, r1
 8009d8e:	43d2      	mvns	r2, r2
 8009d90:	401a      	ands	r2, r3
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	2104      	movs	r1, #4
 8009d96:	400b      	ands	r3, r1
 8009d98:	6879      	ldr	r1, [r7, #4]
 8009d9a:	4099      	lsls	r1, r3
 8009d9c:	000b      	movs	r3, r1
 8009d9e:	431a      	orrs	r2, r3
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8009da4:	46c0      	nop			; (mov r8, r8)
 8009da6:	46bd      	mov	sp, r7
 8009da8:	b004      	add	sp, #16
 8009daa:	bd80      	pop	{r7, pc}

08009dac <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b082      	sub	sp, #8
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
 8009db4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	695b      	ldr	r3, [r3, #20]
 8009dba:	683a      	ldr	r2, [r7, #0]
 8009dbc:	2104      	movs	r1, #4
 8009dbe:	400a      	ands	r2, r1
 8009dc0:	2107      	movs	r1, #7
 8009dc2:	4091      	lsls	r1, r2
 8009dc4:	000a      	movs	r2, r1
 8009dc6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	2104      	movs	r1, #4
 8009dcc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8009dce:	40da      	lsrs	r2, r3
 8009dd0:	0013      	movs	r3, r2
}
 8009dd2:	0018      	movs	r0, r3
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	b002      	add	sp, #8
 8009dd8:	bd80      	pop	{r7, pc}

08009dda <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8009dda:	b580      	push	{r7, lr}
 8009ddc:	b082      	sub	sp, #8
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	68da      	ldr	r2, [r3, #12]
 8009de6:	23c0      	movs	r3, #192	; 0xc0
 8009de8:	011b      	lsls	r3, r3, #4
 8009dea:	4013      	ands	r3, r2
 8009dec:	d101      	bne.n	8009df2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8009dee:	2301      	movs	r3, #1
 8009df0:	e000      	b.n	8009df4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8009df2:	2300      	movs	r3, #0
}
 8009df4:	0018      	movs	r0, r3
 8009df6:	46bd      	mov	sp, r7
 8009df8:	b002      	add	sp, #8
 8009dfa:	bd80      	pop	{r7, pc}

08009dfc <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b084      	sub	sp, #16
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	60f8      	str	r0, [r7, #12]
 8009e04:	60b9      	str	r1, [r7, #8]
 8009e06:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e0c:	68ba      	ldr	r2, [r7, #8]
 8009e0e:	211f      	movs	r1, #31
 8009e10:	400a      	ands	r2, r1
 8009e12:	210f      	movs	r1, #15
 8009e14:	4091      	lsls	r1, r2
 8009e16:	000a      	movs	r2, r1
 8009e18:	43d2      	mvns	r2, r2
 8009e1a:	401a      	ands	r2, r3
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	0e9b      	lsrs	r3, r3, #26
 8009e20:	210f      	movs	r1, #15
 8009e22:	4019      	ands	r1, r3
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	201f      	movs	r0, #31
 8009e28:	4003      	ands	r3, r0
 8009e2a:	4099      	lsls	r1, r3
 8009e2c:	000b      	movs	r3, r1
 8009e2e:	431a      	orrs	r2, r3
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8009e34:	46c0      	nop			; (mov r8, r8)
 8009e36:	46bd      	mov	sp, r7
 8009e38:	b004      	add	sp, #16
 8009e3a:	bd80      	pop	{r7, pc}

08009e3c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b082      	sub	sp, #8
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
 8009e44:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	035b      	lsls	r3, r3, #13
 8009e4e:	0b5b      	lsrs	r3, r3, #13
 8009e50:	431a      	orrs	r2, r3
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009e56:	46c0      	nop			; (mov r8, r8)
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	b002      	add	sp, #8
 8009e5c:	bd80      	pop	{r7, pc}

08009e5e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8009e5e:	b580      	push	{r7, lr}
 8009e60:	b082      	sub	sp, #8
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	6078      	str	r0, [r7, #4]
 8009e66:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e6c:	683a      	ldr	r2, [r7, #0]
 8009e6e:	0352      	lsls	r2, r2, #13
 8009e70:	0b52      	lsrs	r2, r2, #13
 8009e72:	43d2      	mvns	r2, r2
 8009e74:	401a      	ands	r2, r3
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009e7a:	46c0      	nop			; (mov r8, r8)
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	b002      	add	sp, #8
 8009e80:	bd80      	pop	{r7, pc}
	...

08009e84 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b084      	sub	sp, #16
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	60f8      	str	r0, [r7, #12]
 8009e8c:	60b9      	str	r1, [r7, #8]
 8009e8e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	695b      	ldr	r3, [r3, #20]
 8009e94:	68ba      	ldr	r2, [r7, #8]
 8009e96:	0212      	lsls	r2, r2, #8
 8009e98:	43d2      	mvns	r2, r2
 8009e9a:	401a      	ands	r2, r3
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	021b      	lsls	r3, r3, #8
 8009ea0:	6879      	ldr	r1, [r7, #4]
 8009ea2:	400b      	ands	r3, r1
 8009ea4:	4904      	ldr	r1, [pc, #16]	; (8009eb8 <LL_ADC_SetChannelSamplingTime+0x34>)
 8009ea6:	400b      	ands	r3, r1
 8009ea8:	431a      	orrs	r2, r3
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8009eae:	46c0      	nop			; (mov r8, r8)
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	b004      	add	sp, #16
 8009eb4:	bd80      	pop	{r7, pc}
 8009eb6:	46c0      	nop			; (mov r8, r8)
 8009eb8:	07ffff00 	.word	0x07ffff00

08009ebc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b082      	sub	sp, #8
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	689b      	ldr	r3, [r3, #8]
 8009ec8:	4a05      	ldr	r2, [pc, #20]	; (8009ee0 <LL_ADC_EnableInternalRegulator+0x24>)
 8009eca:	4013      	ands	r3, r2
 8009ecc:	2280      	movs	r2, #128	; 0x80
 8009ece:	0552      	lsls	r2, r2, #21
 8009ed0:	431a      	orrs	r2, r3
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8009ed6:	46c0      	nop			; (mov r8, r8)
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	b002      	add	sp, #8
 8009edc:	bd80      	pop	{r7, pc}
 8009ede:	46c0      	nop			; (mov r8, r8)
 8009ee0:	6fffffe8 	.word	0x6fffffe8

08009ee4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b082      	sub	sp, #8
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	689a      	ldr	r2, [r3, #8]
 8009ef0:	2380      	movs	r3, #128	; 0x80
 8009ef2:	055b      	lsls	r3, r3, #21
 8009ef4:	401a      	ands	r2, r3
 8009ef6:	2380      	movs	r3, #128	; 0x80
 8009ef8:	055b      	lsls	r3, r3, #21
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d101      	bne.n	8009f02 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8009efe:	2301      	movs	r3, #1
 8009f00:	e000      	b.n	8009f04 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8009f02:	2300      	movs	r3, #0
}
 8009f04:	0018      	movs	r0, r3
 8009f06:	46bd      	mov	sp, r7
 8009f08:	b002      	add	sp, #8
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b082      	sub	sp, #8
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	689b      	ldr	r3, [r3, #8]
 8009f18:	4a04      	ldr	r2, [pc, #16]	; (8009f2c <LL_ADC_Enable+0x20>)
 8009f1a:	4013      	ands	r3, r2
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	431a      	orrs	r2, r3
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009f24:	46c0      	nop			; (mov r8, r8)
 8009f26:	46bd      	mov	sp, r7
 8009f28:	b002      	add	sp, #8
 8009f2a:	bd80      	pop	{r7, pc}
 8009f2c:	7fffffe8 	.word	0x7fffffe8

08009f30 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b082      	sub	sp, #8
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	689b      	ldr	r3, [r3, #8]
 8009f3c:	4a04      	ldr	r2, [pc, #16]	; (8009f50 <LL_ADC_Disable+0x20>)
 8009f3e:	4013      	ands	r3, r2
 8009f40:	2202      	movs	r2, #2
 8009f42:	431a      	orrs	r2, r3
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009f48:	46c0      	nop			; (mov r8, r8)
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	b002      	add	sp, #8
 8009f4e:	bd80      	pop	{r7, pc}
 8009f50:	7fffffe8 	.word	0x7fffffe8

08009f54 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b082      	sub	sp, #8
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	689b      	ldr	r3, [r3, #8]
 8009f60:	2201      	movs	r2, #1
 8009f62:	4013      	ands	r3, r2
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	d101      	bne.n	8009f6c <LL_ADC_IsEnabled+0x18>
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e000      	b.n	8009f6e <LL_ADC_IsEnabled+0x1a>
 8009f6c:	2300      	movs	r3, #0
}
 8009f6e:	0018      	movs	r0, r3
 8009f70:	46bd      	mov	sp, r7
 8009f72:	b002      	add	sp, #8
 8009f74:	bd80      	pop	{r7, pc}

08009f76 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8009f76:	b580      	push	{r7, lr}
 8009f78:	b082      	sub	sp, #8
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	689b      	ldr	r3, [r3, #8]
 8009f82:	2202      	movs	r2, #2
 8009f84:	4013      	ands	r3, r2
 8009f86:	2b02      	cmp	r3, #2
 8009f88:	d101      	bne.n	8009f8e <LL_ADC_IsDisableOngoing+0x18>
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	e000      	b.n	8009f90 <LL_ADC_IsDisableOngoing+0x1a>
 8009f8e:	2300      	movs	r3, #0
}
 8009f90:	0018      	movs	r0, r3
 8009f92:	46bd      	mov	sp, r7
 8009f94:	b002      	add	sp, #8
 8009f96:	bd80      	pop	{r7, pc}

08009f98 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b082      	sub	sp, #8
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	689b      	ldr	r3, [r3, #8]
 8009fa4:	4a04      	ldr	r2, [pc, #16]	; (8009fb8 <LL_ADC_REG_StartConversion+0x20>)
 8009fa6:	4013      	ands	r3, r2
 8009fa8:	2204      	movs	r2, #4
 8009faa:	431a      	orrs	r2, r3
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8009fb0:	46c0      	nop			; (mov r8, r8)
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	b002      	add	sp, #8
 8009fb6:	bd80      	pop	{r7, pc}
 8009fb8:	7fffffe8 	.word	0x7fffffe8

08009fbc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b082      	sub	sp, #8
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	689b      	ldr	r3, [r3, #8]
 8009fc8:	2204      	movs	r2, #4
 8009fca:	4013      	ands	r3, r2
 8009fcc:	2b04      	cmp	r3, #4
 8009fce:	d101      	bne.n	8009fd4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	e000      	b.n	8009fd6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009fd4:	2300      	movs	r3, #0
}
 8009fd6:	0018      	movs	r0, r3
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	b002      	add	sp, #8
 8009fdc:	bd80      	pop	{r7, pc}
	...

08009fe0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b088      	sub	sp, #32
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009fe8:	231f      	movs	r3, #31
 8009fea:	18fb      	adds	r3, r7, r3
 8009fec:	2200      	movs	r2, #0
 8009fee:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d101      	bne.n	800a006 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800a002:	2301      	movs	r3, #1
 800a004:	e17f      	b.n	800a306 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d10a      	bne.n	800a024 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	0018      	movs	r0, r3
 800a012:	f7ff fb7b 	bl	800970c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2200      	movs	r2, #0
 800a01a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2254      	movs	r2, #84	; 0x54
 800a020:	2100      	movs	r1, #0
 800a022:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	0018      	movs	r0, r3
 800a02a:	f7ff ff5b 	bl	8009ee4 <LL_ADC_IsInternalRegulatorEnabled>
 800a02e:	1e03      	subs	r3, r0, #0
 800a030:	d115      	bne.n	800a05e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	0018      	movs	r0, r3
 800a038:	f7ff ff40 	bl	8009ebc <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a03c:	4bb4      	ldr	r3, [pc, #720]	; (800a310 <HAL_ADC_Init+0x330>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	49b4      	ldr	r1, [pc, #720]	; (800a314 <HAL_ADC_Init+0x334>)
 800a042:	0018      	movs	r0, r3
 800a044:	f7fc f8d4 	bl	80061f0 <__udivsi3>
 800a048:	0003      	movs	r3, r0
 800a04a:	3301      	adds	r3, #1
 800a04c:	005b      	lsls	r3, r3, #1
 800a04e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800a050:	e002      	b.n	800a058 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	3b01      	subs	r3, #1
 800a056:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d1f9      	bne.n	800a052 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	0018      	movs	r0, r3
 800a064:	f7ff ff3e 	bl	8009ee4 <LL_ADC_IsInternalRegulatorEnabled>
 800a068:	1e03      	subs	r3, r0, #0
 800a06a:	d10f      	bne.n	800a08c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a070:	2210      	movs	r2, #16
 800a072:	431a      	orrs	r2, r3
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a07c:	2201      	movs	r2, #1
 800a07e:	431a      	orrs	r2, r3
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800a084:	231f      	movs	r3, #31
 800a086:	18fb      	adds	r3, r7, r3
 800a088:	2201      	movs	r2, #1
 800a08a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	0018      	movs	r0, r3
 800a092:	f7ff ff93 	bl	8009fbc <LL_ADC_REG_IsConversionOngoing>
 800a096:	0003      	movs	r3, r0
 800a098:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a09e:	2210      	movs	r2, #16
 800a0a0:	4013      	ands	r3, r2
 800a0a2:	d000      	beq.n	800a0a6 <HAL_ADC_Init+0xc6>
 800a0a4:	e122      	b.n	800a2ec <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800a0a6:	693b      	ldr	r3, [r7, #16]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d000      	beq.n	800a0ae <HAL_ADC_Init+0xce>
 800a0ac:	e11e      	b.n	800a2ec <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a0b2:	4a99      	ldr	r2, [pc, #612]	; (800a318 <HAL_ADC_Init+0x338>)
 800a0b4:	4013      	ands	r3, r2
 800a0b6:	2202      	movs	r2, #2
 800a0b8:	431a      	orrs	r2, r3
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	0018      	movs	r0, r3
 800a0c4:	f7ff ff46 	bl	8009f54 <LL_ADC_IsEnabled>
 800a0c8:	1e03      	subs	r3, r0, #0
 800a0ca:	d000      	beq.n	800a0ce <HAL_ADC_Init+0xee>
 800a0cc:	e0ad      	b.n	800a22a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	7e1b      	ldrb	r3, [r3, #24]
 800a0d6:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800a0d8:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	7e5b      	ldrb	r3, [r3, #25]
 800a0de:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800a0e0:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	7e9b      	ldrb	r3, [r3, #26]
 800a0e6:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800a0e8:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d002      	beq.n	800a0f8 <HAL_ADC_Init+0x118>
 800a0f2:	2380      	movs	r3, #128	; 0x80
 800a0f4:	015b      	lsls	r3, r3, #5
 800a0f6:	e000      	b.n	800a0fa <HAL_ADC_Init+0x11a>
 800a0f8:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800a0fa:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800a100:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	691b      	ldr	r3, [r3, #16]
 800a106:	2b00      	cmp	r3, #0
 800a108:	da04      	bge.n	800a114 <HAL_ADC_Init+0x134>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	691b      	ldr	r3, [r3, #16]
 800a10e:	005b      	lsls	r3, r3, #1
 800a110:	085b      	lsrs	r3, r3, #1
 800a112:	e001      	b.n	800a118 <HAL_ADC_Init+0x138>
 800a114:	2380      	movs	r3, #128	; 0x80
 800a116:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800a118:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	212c      	movs	r1, #44	; 0x2c
 800a11e:	5c5b      	ldrb	r3, [r3, r1]
 800a120:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800a122:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800a124:	69ba      	ldr	r2, [r7, #24]
 800a126:	4313      	orrs	r3, r2
 800a128:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2220      	movs	r2, #32
 800a12e:	5c9b      	ldrb	r3, [r3, r2]
 800a130:	2b01      	cmp	r3, #1
 800a132:	d115      	bne.n	800a160 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	7e9b      	ldrb	r3, [r3, #26]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d105      	bne.n	800a148 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 800a13c:	69bb      	ldr	r3, [r7, #24]
 800a13e:	2280      	movs	r2, #128	; 0x80
 800a140:	0252      	lsls	r2, r2, #9
 800a142:	4313      	orrs	r3, r2
 800a144:	61bb      	str	r3, [r7, #24]
 800a146:	e00b      	b.n	800a160 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a14c:	2220      	movs	r2, #32
 800a14e:	431a      	orrs	r2, r3
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a158:	2201      	movs	r2, #1
 800a15a:	431a      	orrs	r2, r3
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a164:	2b00      	cmp	r3, #0
 800a166:	d00a      	beq.n	800a17e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a16c:	23e0      	movs	r3, #224	; 0xe0
 800a16e:	005b      	lsls	r3, r3, #1
 800a170:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800a176:	4313      	orrs	r3, r2
 800a178:	69ba      	ldr	r2, [r7, #24]
 800a17a:	4313      	orrs	r3, r2
 800a17c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	68db      	ldr	r3, [r3, #12]
 800a184:	4a65      	ldr	r2, [pc, #404]	; (800a31c <HAL_ADC_Init+0x33c>)
 800a186:	4013      	ands	r3, r2
 800a188:	0019      	movs	r1, r3
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	69ba      	ldr	r2, [r7, #24]
 800a190:	430a      	orrs	r2, r1
 800a192:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	685b      	ldr	r3, [r3, #4]
 800a198:	0f9b      	lsrs	r3, r3, #30
 800a19a:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	697a      	ldr	r2, [r7, #20]
 800a1a4:	4313      	orrs	r3, r2
 800a1a6:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	223c      	movs	r2, #60	; 0x3c
 800a1ac:	5c9b      	ldrb	r3, [r3, r2]
 800a1ae:	2b01      	cmp	r3, #1
 800a1b0:	d111      	bne.n	800a1d6 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	685b      	ldr	r3, [r3, #4]
 800a1b6:	0f9b      	lsrs	r3, r3, #30
 800a1b8:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800a1be:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                      hadc->Init.Oversampling.Ratio         |
 800a1c4:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800a1ca:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	4313      	orrs	r3, r2
 800a1d0:	2201      	movs	r2, #1
 800a1d2:	4313      	orrs	r3, r2
 800a1d4:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	691b      	ldr	r3, [r3, #16]
 800a1dc:	4a50      	ldr	r2, [pc, #320]	; (800a320 <HAL_ADC_Init+0x340>)
 800a1de:	4013      	ands	r3, r2
 800a1e0:	0019      	movs	r1, r3
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	697a      	ldr	r2, [r7, #20]
 800a1e8:	430a      	orrs	r2, r1
 800a1ea:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	685a      	ldr	r2, [r3, #4]
 800a1f0:	23c0      	movs	r3, #192	; 0xc0
 800a1f2:	061b      	lsls	r3, r3, #24
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	d018      	beq.n	800a22a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800a1fc:	2380      	movs	r3, #128	; 0x80
 800a1fe:	05db      	lsls	r3, r3, #23
 800a200:	429a      	cmp	r2, r3
 800a202:	d012      	beq.n	800a22a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800a208:	2380      	movs	r3, #128	; 0x80
 800a20a:	061b      	lsls	r3, r3, #24
 800a20c:	429a      	cmp	r2, r3
 800a20e:	d00c      	beq.n	800a22a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800a210:	4b44      	ldr	r3, [pc, #272]	; (800a324 <HAL_ADC_Init+0x344>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	4a44      	ldr	r2, [pc, #272]	; (800a328 <HAL_ADC_Init+0x348>)
 800a216:	4013      	ands	r3, r2
 800a218:	0019      	movs	r1, r3
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	685a      	ldr	r2, [r3, #4]
 800a21e:	23f0      	movs	r3, #240	; 0xf0
 800a220:	039b      	lsls	r3, r3, #14
 800a222:	401a      	ands	r2, r3
 800a224:	4b3f      	ldr	r3, [pc, #252]	; (800a324 <HAL_ADC_Init+0x344>)
 800a226:	430a      	orrs	r2, r1
 800a228:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	6818      	ldr	r0, [r3, #0]
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a232:	001a      	movs	r2, r3
 800a234:	2100      	movs	r1, #0
 800a236:	f7ff fd9c 	bl	8009d72 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	6818      	ldr	r0, [r3, #0]
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a242:	493a      	ldr	r1, [pc, #232]	; (800a32c <HAL_ADC_Init+0x34c>)
 800a244:	001a      	movs	r2, r3
 800a246:	f7ff fd94 	bl	8009d72 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	691b      	ldr	r3, [r3, #16]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d109      	bne.n	800a266 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	2110      	movs	r1, #16
 800a25e:	4249      	negs	r1, r1
 800a260:	430a      	orrs	r2, r1
 800a262:	629a      	str	r2, [r3, #40]	; 0x28
 800a264:	e018      	b.n	800a298 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	691a      	ldr	r2, [r3, #16]
 800a26a:	2380      	movs	r3, #128	; 0x80
 800a26c:	039b      	lsls	r3, r3, #14
 800a26e:	429a      	cmp	r2, r3
 800a270:	d112      	bne.n	800a298 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	69db      	ldr	r3, [r3, #28]
 800a27c:	3b01      	subs	r3, #1
 800a27e:	009b      	lsls	r3, r3, #2
 800a280:	221c      	movs	r2, #28
 800a282:	4013      	ands	r3, r2
 800a284:	2210      	movs	r2, #16
 800a286:	4252      	negs	r2, r2
 800a288:	409a      	lsls	r2, r3
 800a28a:	0011      	movs	r1, r2
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	430a      	orrs	r2, r1
 800a296:	629a      	str	r2, [r3, #40]	; 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	2100      	movs	r1, #0
 800a29e:	0018      	movs	r0, r3
 800a2a0:	f7ff fd84 	bl	8009dac <LL_ADC_GetSamplingTimeCommonChannels>
 800a2a4:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d10b      	bne.n	800a2c6 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2b8:	2203      	movs	r2, #3
 800a2ba:	4393      	bics	r3, r2
 800a2bc:	2201      	movs	r2, #1
 800a2be:	431a      	orrs	r2, r3
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800a2c4:	e01c      	b.n	800a300 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2ca:	2212      	movs	r2, #18
 800a2cc:	4393      	bics	r3, r2
 800a2ce:	2210      	movs	r2, #16
 800a2d0:	431a      	orrs	r2, r3
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a2da:	2201      	movs	r2, #1
 800a2dc:	431a      	orrs	r2, r3
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800a2e2:	231f      	movs	r3, #31
 800a2e4:	18fb      	adds	r3, r7, r3
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800a2ea:	e009      	b.n	800a300 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2f0:	2210      	movs	r2, #16
 800a2f2:	431a      	orrs	r2, r3
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800a2f8:	231f      	movs	r3, #31
 800a2fa:	18fb      	adds	r3, r7, r3
 800a2fc:	2201      	movs	r2, #1
 800a2fe:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800a300:	231f      	movs	r3, #31
 800a302:	18fb      	adds	r3, r7, r3
 800a304:	781b      	ldrb	r3, [r3, #0]
}
 800a306:	0018      	movs	r0, r3
 800a308:	46bd      	mov	sp, r7
 800a30a:	b008      	add	sp, #32
 800a30c:	bd80      	pop	{r7, pc}
 800a30e:	46c0      	nop			; (mov r8, r8)
 800a310:	2000002c 	.word	0x2000002c
 800a314:	00030d40 	.word	0x00030d40
 800a318:	fffffefd 	.word	0xfffffefd
 800a31c:	ffde0201 	.word	0xffde0201
 800a320:	1ffffc02 	.word	0x1ffffc02
 800a324:	40012708 	.word	0x40012708
 800a328:	ffc3ffff 	.word	0xffc3ffff
 800a32c:	07ffff04 	.word	0x07ffff04

0800a330 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800a330:	b5b0      	push	{r4, r5, r7, lr}
 800a332:	b086      	sub	sp, #24
 800a334:	af00      	add	r7, sp, #0
 800a336:	60f8      	str	r0, [r7, #12]
 800a338:	60b9      	str	r1, [r7, #8]
 800a33a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	0018      	movs	r0, r3
 800a342:	f7ff fe3b 	bl	8009fbc <LL_ADC_REG_IsConversionOngoing>
 800a346:	1e03      	subs	r3, r0, #0
 800a348:	d16c      	bne.n	800a424 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	2254      	movs	r2, #84	; 0x54
 800a34e:	5c9b      	ldrb	r3, [r3, r2]
 800a350:	2b01      	cmp	r3, #1
 800a352:	d101      	bne.n	800a358 <HAL_ADC_Start_DMA+0x28>
 800a354:	2302      	movs	r3, #2
 800a356:	e06c      	b.n	800a432 <HAL_ADC_Start_DMA+0x102>
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	2254      	movs	r2, #84	; 0x54
 800a35c:	2101      	movs	r1, #1
 800a35e:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	68db      	ldr	r3, [r3, #12]
 800a366:	2201      	movs	r2, #1
 800a368:	4013      	ands	r3, r2
 800a36a:	d113      	bne.n	800a394 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	0018      	movs	r0, r3
 800a372:	f7ff fdef 	bl	8009f54 <LL_ADC_IsEnabled>
 800a376:	1e03      	subs	r3, r0, #0
 800a378:	d004      	beq.n	800a384 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	0018      	movs	r0, r3
 800a380:	f7ff fdd6 	bl	8009f30 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	68da      	ldr	r2, [r3, #12]
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	2101      	movs	r1, #1
 800a390:	430a      	orrs	r2, r1
 800a392:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800a394:	2517      	movs	r5, #23
 800a396:	197c      	adds	r4, r7, r5
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	0018      	movs	r0, r3
 800a39c:	f000 fa46 	bl	800a82c <ADC_Enable>
 800a3a0:	0003      	movs	r3, r0
 800a3a2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800a3a4:	002c      	movs	r4, r5
 800a3a6:	193b      	adds	r3, r7, r4
 800a3a8:	781b      	ldrb	r3, [r3, #0]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d13e      	bne.n	800a42c <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3b2:	4a22      	ldr	r2, [pc, #136]	; (800a43c <HAL_ADC_Start_DMA+0x10c>)
 800a3b4:	4013      	ands	r3, r2
 800a3b6:	2280      	movs	r2, #128	; 0x80
 800a3b8:	0052      	lsls	r2, r2, #1
 800a3ba:	431a      	orrs	r2, r3
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3ca:	4a1d      	ldr	r2, [pc, #116]	; (800a440 <HAL_ADC_Start_DMA+0x110>)
 800a3cc:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3d2:	4a1c      	ldr	r2, [pc, #112]	; (800a444 <HAL_ADC_Start_DMA+0x114>)
 800a3d4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3da:	4a1b      	ldr	r2, [pc, #108]	; (800a448 <HAL_ADC_Start_DMA+0x118>)
 800a3dc:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	221c      	movs	r2, #28
 800a3e4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	2254      	movs	r2, #84	; 0x54
 800a3ea:	2100      	movs	r1, #0
 800a3ec:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	685a      	ldr	r2, [r3, #4]
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	2110      	movs	r1, #16
 800a3fa:	430a      	orrs	r2, r1
 800a3fc:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	3340      	adds	r3, #64	; 0x40
 800a408:	0019      	movs	r1, r3
 800a40a:	68ba      	ldr	r2, [r7, #8]
 800a40c:	193c      	adds	r4, r7, r4
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f000 fe82 	bl	800b118 <HAL_DMA_Start_IT>
 800a414:	0003      	movs	r3, r0
 800a416:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	0018      	movs	r0, r3
 800a41e:	f7ff fdbb 	bl	8009f98 <LL_ADC_REG_StartConversion>
 800a422:	e003      	b.n	800a42c <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800a424:	2317      	movs	r3, #23
 800a426:	18fb      	adds	r3, r7, r3
 800a428:	2202      	movs	r2, #2
 800a42a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800a42c:	2317      	movs	r3, #23
 800a42e:	18fb      	adds	r3, r7, r3
 800a430:	781b      	ldrb	r3, [r3, #0]
}
 800a432:	0018      	movs	r0, r3
 800a434:	46bd      	mov	sp, r7
 800a436:	b006      	add	sp, #24
 800a438:	bdb0      	pop	{r4, r5, r7, pc}
 800a43a:	46c0      	nop			; (mov r8, r8)
 800a43c:	fffff0fe 	.word	0xfffff0fe
 800a440:	0800a9f5 	.word	0x0800a9f5
 800a444:	0800aabd 	.word	0x0800aabd
 800a448:	0800aadb 	.word	0x0800aadb

0800a44c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b082      	sub	sp, #8
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800a454:	46c0      	nop			; (mov r8, r8)
 800a456:	46bd      	mov	sp, r7
 800a458:	b002      	add	sp, #8
 800a45a:	bd80      	pop	{r7, pc}

0800a45c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b082      	sub	sp, #8
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800a464:	46c0      	nop			; (mov r8, r8)
 800a466:	46bd      	mov	sp, r7
 800a468:	b002      	add	sp, #8
 800a46a:	bd80      	pop	{r7, pc}

0800a46c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b082      	sub	sp, #8
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800a474:	46c0      	nop			; (mov r8, r8)
 800a476:	46bd      	mov	sp, r7
 800a478:	b002      	add	sp, #8
 800a47a:	bd80      	pop	{r7, pc}

0800a47c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b086      	sub	sp, #24
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
 800a484:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a486:	2317      	movs	r3, #23
 800a488:	18fb      	adds	r3, r7, r3
 800a48a:	2200      	movs	r2, #0
 800a48c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800a48e:	2300      	movs	r3, #0
 800a490:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2254      	movs	r2, #84	; 0x54
 800a496:	5c9b      	ldrb	r3, [r3, r2]
 800a498:	2b01      	cmp	r3, #1
 800a49a:	d101      	bne.n	800a4a0 <HAL_ADC_ConfigChannel+0x24>
 800a49c:	2302      	movs	r3, #2
 800a49e:	e1c0      	b.n	800a822 <HAL_ADC_ConfigChannel+0x3a6>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2254      	movs	r2, #84	; 0x54
 800a4a4:	2101      	movs	r1, #1
 800a4a6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	0018      	movs	r0, r3
 800a4ae:	f7ff fd85 	bl	8009fbc <LL_ADC_REG_IsConversionOngoing>
 800a4b2:	1e03      	subs	r3, r0, #0
 800a4b4:	d000      	beq.n	800a4b8 <HAL_ADC_ConfigChannel+0x3c>
 800a4b6:	e1a3      	b.n	800a800 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	685b      	ldr	r3, [r3, #4]
 800a4bc:	2b02      	cmp	r3, #2
 800a4be:	d100      	bne.n	800a4c2 <HAL_ADC_ConfigChannel+0x46>
 800a4c0:	e143      	b.n	800a74a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	691a      	ldr	r2, [r3, #16]
 800a4c6:	2380      	movs	r3, #128	; 0x80
 800a4c8:	061b      	lsls	r3, r3, #24
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d004      	beq.n	800a4d8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800a4d2:	4ac1      	ldr	r2, [pc, #772]	; (800a7d8 <HAL_ADC_ConfigChannel+0x35c>)
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d108      	bne.n	800a4ea <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681a      	ldr	r2, [r3, #0]
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	0019      	movs	r1, r3
 800a4e2:	0010      	movs	r0, r2
 800a4e4:	f7ff fcaa 	bl	8009e3c <LL_ADC_REG_SetSequencerChAdd>
 800a4e8:	e0c9      	b.n	800a67e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	211f      	movs	r1, #31
 800a4f4:	400b      	ands	r3, r1
 800a4f6:	210f      	movs	r1, #15
 800a4f8:	4099      	lsls	r1, r3
 800a4fa:	000b      	movs	r3, r1
 800a4fc:	43db      	mvns	r3, r3
 800a4fe:	4013      	ands	r3, r2
 800a500:	0019      	movs	r1, r3
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	035b      	lsls	r3, r3, #13
 800a508:	0b5b      	lsrs	r3, r3, #13
 800a50a:	d105      	bne.n	800a518 <HAL_ADC_ConfigChannel+0x9c>
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	0e9b      	lsrs	r3, r3, #26
 800a512:	221f      	movs	r2, #31
 800a514:	4013      	ands	r3, r2
 800a516:	e098      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a518:	683b      	ldr	r3, [r7, #0]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	2201      	movs	r2, #1
 800a51e:	4013      	ands	r3, r2
 800a520:	d000      	beq.n	800a524 <HAL_ADC_ConfigChannel+0xa8>
 800a522:	e091      	b.n	800a648 <HAL_ADC_ConfigChannel+0x1cc>
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	2202      	movs	r2, #2
 800a52a:	4013      	ands	r3, r2
 800a52c:	d000      	beq.n	800a530 <HAL_ADC_ConfigChannel+0xb4>
 800a52e:	e089      	b.n	800a644 <HAL_ADC_ConfigChannel+0x1c8>
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	2204      	movs	r2, #4
 800a536:	4013      	ands	r3, r2
 800a538:	d000      	beq.n	800a53c <HAL_ADC_ConfigChannel+0xc0>
 800a53a:	e081      	b.n	800a640 <HAL_ADC_ConfigChannel+0x1c4>
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	2208      	movs	r2, #8
 800a542:	4013      	ands	r3, r2
 800a544:	d000      	beq.n	800a548 <HAL_ADC_ConfigChannel+0xcc>
 800a546:	e079      	b.n	800a63c <HAL_ADC_ConfigChannel+0x1c0>
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	2210      	movs	r2, #16
 800a54e:	4013      	ands	r3, r2
 800a550:	d000      	beq.n	800a554 <HAL_ADC_ConfigChannel+0xd8>
 800a552:	e071      	b.n	800a638 <HAL_ADC_ConfigChannel+0x1bc>
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	2220      	movs	r2, #32
 800a55a:	4013      	ands	r3, r2
 800a55c:	d000      	beq.n	800a560 <HAL_ADC_ConfigChannel+0xe4>
 800a55e:	e069      	b.n	800a634 <HAL_ADC_ConfigChannel+0x1b8>
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	2240      	movs	r2, #64	; 0x40
 800a566:	4013      	ands	r3, r2
 800a568:	d000      	beq.n	800a56c <HAL_ADC_ConfigChannel+0xf0>
 800a56a:	e061      	b.n	800a630 <HAL_ADC_ConfigChannel+0x1b4>
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	2280      	movs	r2, #128	; 0x80
 800a572:	4013      	ands	r3, r2
 800a574:	d000      	beq.n	800a578 <HAL_ADC_ConfigChannel+0xfc>
 800a576:	e059      	b.n	800a62c <HAL_ADC_ConfigChannel+0x1b0>
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	681a      	ldr	r2, [r3, #0]
 800a57c:	2380      	movs	r3, #128	; 0x80
 800a57e:	005b      	lsls	r3, r3, #1
 800a580:	4013      	ands	r3, r2
 800a582:	d151      	bne.n	800a628 <HAL_ADC_ConfigChannel+0x1ac>
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	681a      	ldr	r2, [r3, #0]
 800a588:	2380      	movs	r3, #128	; 0x80
 800a58a:	009b      	lsls	r3, r3, #2
 800a58c:	4013      	ands	r3, r2
 800a58e:	d149      	bne.n	800a624 <HAL_ADC_ConfigChannel+0x1a8>
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	681a      	ldr	r2, [r3, #0]
 800a594:	2380      	movs	r3, #128	; 0x80
 800a596:	00db      	lsls	r3, r3, #3
 800a598:	4013      	ands	r3, r2
 800a59a:	d141      	bne.n	800a620 <HAL_ADC_ConfigChannel+0x1a4>
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	681a      	ldr	r2, [r3, #0]
 800a5a0:	2380      	movs	r3, #128	; 0x80
 800a5a2:	011b      	lsls	r3, r3, #4
 800a5a4:	4013      	ands	r3, r2
 800a5a6:	d139      	bne.n	800a61c <HAL_ADC_ConfigChannel+0x1a0>
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	681a      	ldr	r2, [r3, #0]
 800a5ac:	2380      	movs	r3, #128	; 0x80
 800a5ae:	015b      	lsls	r3, r3, #5
 800a5b0:	4013      	ands	r3, r2
 800a5b2:	d131      	bne.n	800a618 <HAL_ADC_ConfigChannel+0x19c>
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	681a      	ldr	r2, [r3, #0]
 800a5b8:	2380      	movs	r3, #128	; 0x80
 800a5ba:	019b      	lsls	r3, r3, #6
 800a5bc:	4013      	ands	r3, r2
 800a5be:	d129      	bne.n	800a614 <HAL_ADC_ConfigChannel+0x198>
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	681a      	ldr	r2, [r3, #0]
 800a5c4:	2380      	movs	r3, #128	; 0x80
 800a5c6:	01db      	lsls	r3, r3, #7
 800a5c8:	4013      	ands	r3, r2
 800a5ca:	d121      	bne.n	800a610 <HAL_ADC_ConfigChannel+0x194>
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	681a      	ldr	r2, [r3, #0]
 800a5d0:	2380      	movs	r3, #128	; 0x80
 800a5d2:	021b      	lsls	r3, r3, #8
 800a5d4:	4013      	ands	r3, r2
 800a5d6:	d119      	bne.n	800a60c <HAL_ADC_ConfigChannel+0x190>
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	681a      	ldr	r2, [r3, #0]
 800a5dc:	2380      	movs	r3, #128	; 0x80
 800a5de:	025b      	lsls	r3, r3, #9
 800a5e0:	4013      	ands	r3, r2
 800a5e2:	d111      	bne.n	800a608 <HAL_ADC_ConfigChannel+0x18c>
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	681a      	ldr	r2, [r3, #0]
 800a5e8:	2380      	movs	r3, #128	; 0x80
 800a5ea:	029b      	lsls	r3, r3, #10
 800a5ec:	4013      	ands	r3, r2
 800a5ee:	d109      	bne.n	800a604 <HAL_ADC_ConfigChannel+0x188>
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	681a      	ldr	r2, [r3, #0]
 800a5f4:	2380      	movs	r3, #128	; 0x80
 800a5f6:	02db      	lsls	r3, r3, #11
 800a5f8:	4013      	ands	r3, r2
 800a5fa:	d001      	beq.n	800a600 <HAL_ADC_ConfigChannel+0x184>
 800a5fc:	2312      	movs	r3, #18
 800a5fe:	e024      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a600:	2300      	movs	r3, #0
 800a602:	e022      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a604:	2311      	movs	r3, #17
 800a606:	e020      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a608:	2310      	movs	r3, #16
 800a60a:	e01e      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a60c:	230f      	movs	r3, #15
 800a60e:	e01c      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a610:	230e      	movs	r3, #14
 800a612:	e01a      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a614:	230d      	movs	r3, #13
 800a616:	e018      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a618:	230c      	movs	r3, #12
 800a61a:	e016      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a61c:	230b      	movs	r3, #11
 800a61e:	e014      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a620:	230a      	movs	r3, #10
 800a622:	e012      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a624:	2309      	movs	r3, #9
 800a626:	e010      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a628:	2308      	movs	r3, #8
 800a62a:	e00e      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a62c:	2307      	movs	r3, #7
 800a62e:	e00c      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a630:	2306      	movs	r3, #6
 800a632:	e00a      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a634:	2305      	movs	r3, #5
 800a636:	e008      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a638:	2304      	movs	r3, #4
 800a63a:	e006      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a63c:	2303      	movs	r3, #3
 800a63e:	e004      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a640:	2302      	movs	r3, #2
 800a642:	e002      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a644:	2301      	movs	r3, #1
 800a646:	e000      	b.n	800a64a <HAL_ADC_ConfigChannel+0x1ce>
 800a648:	2300      	movs	r3, #0
 800a64a:	683a      	ldr	r2, [r7, #0]
 800a64c:	6852      	ldr	r2, [r2, #4]
 800a64e:	201f      	movs	r0, #31
 800a650:	4002      	ands	r2, r0
 800a652:	4093      	lsls	r3, r2
 800a654:	000a      	movs	r2, r1
 800a656:	431a      	orrs	r2, r3
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	089b      	lsrs	r3, r3, #2
 800a662:	1c5a      	adds	r2, r3, #1
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	69db      	ldr	r3, [r3, #28]
 800a668:	429a      	cmp	r2, r3
 800a66a:	d808      	bhi.n	800a67e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6818      	ldr	r0, [r3, #0]
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	6859      	ldr	r1, [r3, #4]
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	001a      	movs	r2, r3
 800a67a:	f7ff fbbf 	bl	8009dfc <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6818      	ldr	r0, [r3, #0]
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	6819      	ldr	r1, [r3, #0]
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	689b      	ldr	r3, [r3, #8]
 800a68a:	001a      	movs	r2, r3
 800a68c:	f7ff fbfa 	bl	8009e84 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800a690:	683b      	ldr	r3, [r7, #0]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	2b00      	cmp	r3, #0
 800a696:	db00      	blt.n	800a69a <HAL_ADC_ConfigChannel+0x21e>
 800a698:	e0bc      	b.n	800a814 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a69a:	4b50      	ldr	r3, [pc, #320]	; (800a7dc <HAL_ADC_ConfigChannel+0x360>)
 800a69c:	0018      	movs	r0, r3
 800a69e:	f7ff fb5b 	bl	8009d58 <LL_ADC_GetCommonPathInternalCh>
 800a6a2:	0003      	movs	r3, r0
 800a6a4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	4a4d      	ldr	r2, [pc, #308]	; (800a7e0 <HAL_ADC_ConfigChannel+0x364>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d122      	bne.n	800a6f6 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a6b0:	693a      	ldr	r2, [r7, #16]
 800a6b2:	2380      	movs	r3, #128	; 0x80
 800a6b4:	041b      	lsls	r3, r3, #16
 800a6b6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800a6b8:	d11d      	bne.n	800a6f6 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	2280      	movs	r2, #128	; 0x80
 800a6be:	0412      	lsls	r2, r2, #16
 800a6c0:	4313      	orrs	r3, r2
 800a6c2:	4a46      	ldr	r2, [pc, #280]	; (800a7dc <HAL_ADC_ConfigChannel+0x360>)
 800a6c4:	0019      	movs	r1, r3
 800a6c6:	0010      	movs	r0, r2
 800a6c8:	f7ff fb32 	bl	8009d30 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a6cc:	4b45      	ldr	r3, [pc, #276]	; (800a7e4 <HAL_ADC_ConfigChannel+0x368>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	4945      	ldr	r1, [pc, #276]	; (800a7e8 <HAL_ADC_ConfigChannel+0x36c>)
 800a6d2:	0018      	movs	r0, r3
 800a6d4:	f7fb fd8c 	bl	80061f0 <__udivsi3>
 800a6d8:	0003      	movs	r3, r0
 800a6da:	1c5a      	adds	r2, r3, #1
 800a6dc:	0013      	movs	r3, r2
 800a6de:	005b      	lsls	r3, r3, #1
 800a6e0:	189b      	adds	r3, r3, r2
 800a6e2:	009b      	lsls	r3, r3, #2
 800a6e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a6e6:	e002      	b.n	800a6ee <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	3b01      	subs	r3, #1
 800a6ec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d1f9      	bne.n	800a6e8 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800a6f4:	e08e      	b.n	800a814 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	4a3c      	ldr	r2, [pc, #240]	; (800a7ec <HAL_ADC_ConfigChannel+0x370>)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d10e      	bne.n	800a71e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a700:	693a      	ldr	r2, [r7, #16]
 800a702:	2380      	movs	r3, #128	; 0x80
 800a704:	045b      	lsls	r3, r3, #17
 800a706:	4013      	ands	r3, r2
 800a708:	d109      	bne.n	800a71e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a70a:	693b      	ldr	r3, [r7, #16]
 800a70c:	2280      	movs	r2, #128	; 0x80
 800a70e:	0452      	lsls	r2, r2, #17
 800a710:	4313      	orrs	r3, r2
 800a712:	4a32      	ldr	r2, [pc, #200]	; (800a7dc <HAL_ADC_ConfigChannel+0x360>)
 800a714:	0019      	movs	r1, r3
 800a716:	0010      	movs	r0, r2
 800a718:	f7ff fb0a 	bl	8009d30 <LL_ADC_SetCommonPathInternalCh>
 800a71c:	e07a      	b.n	800a814 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	4a33      	ldr	r2, [pc, #204]	; (800a7f0 <HAL_ADC_ConfigChannel+0x374>)
 800a724:	4293      	cmp	r3, r2
 800a726:	d000      	beq.n	800a72a <HAL_ADC_ConfigChannel+0x2ae>
 800a728:	e074      	b.n	800a814 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a72a:	693a      	ldr	r2, [r7, #16]
 800a72c:	2380      	movs	r3, #128	; 0x80
 800a72e:	03db      	lsls	r3, r3, #15
 800a730:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800a732:	d000      	beq.n	800a736 <HAL_ADC_ConfigChannel+0x2ba>
 800a734:	e06e      	b.n	800a814 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	2280      	movs	r2, #128	; 0x80
 800a73a:	03d2      	lsls	r2, r2, #15
 800a73c:	4313      	orrs	r3, r2
 800a73e:	4a27      	ldr	r2, [pc, #156]	; (800a7dc <HAL_ADC_ConfigChannel+0x360>)
 800a740:	0019      	movs	r1, r3
 800a742:	0010      	movs	r0, r2
 800a744:	f7ff faf4 	bl	8009d30 <LL_ADC_SetCommonPathInternalCh>
 800a748:	e064      	b.n	800a814 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	691a      	ldr	r2, [r3, #16]
 800a74e:	2380      	movs	r3, #128	; 0x80
 800a750:	061b      	lsls	r3, r3, #24
 800a752:	429a      	cmp	r2, r3
 800a754:	d004      	beq.n	800a760 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800a75a:	4a1f      	ldr	r2, [pc, #124]	; (800a7d8 <HAL_ADC_ConfigChannel+0x35c>)
 800a75c:	4293      	cmp	r3, r2
 800a75e:	d107      	bne.n	800a770 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681a      	ldr	r2, [r3, #0]
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	0019      	movs	r1, r3
 800a76a:	0010      	movs	r0, r2
 800a76c:	f7ff fb77 	bl	8009e5e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	2b00      	cmp	r3, #0
 800a776:	da4d      	bge.n	800a814 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a778:	4b18      	ldr	r3, [pc, #96]	; (800a7dc <HAL_ADC_ConfigChannel+0x360>)
 800a77a:	0018      	movs	r0, r3
 800a77c:	f7ff faec 	bl	8009d58 <LL_ADC_GetCommonPathInternalCh>
 800a780:	0003      	movs	r3, r0
 800a782:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4a15      	ldr	r2, [pc, #84]	; (800a7e0 <HAL_ADC_ConfigChannel+0x364>)
 800a78a:	4293      	cmp	r3, r2
 800a78c:	d108      	bne.n	800a7a0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	4a18      	ldr	r2, [pc, #96]	; (800a7f4 <HAL_ADC_ConfigChannel+0x378>)
 800a792:	4013      	ands	r3, r2
 800a794:	4a11      	ldr	r2, [pc, #68]	; (800a7dc <HAL_ADC_ConfigChannel+0x360>)
 800a796:	0019      	movs	r1, r3
 800a798:	0010      	movs	r0, r2
 800a79a:	f7ff fac9 	bl	8009d30 <LL_ADC_SetCommonPathInternalCh>
 800a79e:	e039      	b.n	800a814 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	4a11      	ldr	r2, [pc, #68]	; (800a7ec <HAL_ADC_ConfigChannel+0x370>)
 800a7a6:	4293      	cmp	r3, r2
 800a7a8:	d108      	bne.n	800a7bc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	4a12      	ldr	r2, [pc, #72]	; (800a7f8 <HAL_ADC_ConfigChannel+0x37c>)
 800a7ae:	4013      	ands	r3, r2
 800a7b0:	4a0a      	ldr	r2, [pc, #40]	; (800a7dc <HAL_ADC_ConfigChannel+0x360>)
 800a7b2:	0019      	movs	r1, r3
 800a7b4:	0010      	movs	r0, r2
 800a7b6:	f7ff fabb 	bl	8009d30 <LL_ADC_SetCommonPathInternalCh>
 800a7ba:	e02b      	b.n	800a814 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4a0b      	ldr	r2, [pc, #44]	; (800a7f0 <HAL_ADC_ConfigChannel+0x374>)
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d126      	bne.n	800a814 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a7c6:	693b      	ldr	r3, [r7, #16]
 800a7c8:	4a0c      	ldr	r2, [pc, #48]	; (800a7fc <HAL_ADC_ConfigChannel+0x380>)
 800a7ca:	4013      	ands	r3, r2
 800a7cc:	4a03      	ldr	r2, [pc, #12]	; (800a7dc <HAL_ADC_ConfigChannel+0x360>)
 800a7ce:	0019      	movs	r1, r3
 800a7d0:	0010      	movs	r0, r2
 800a7d2:	f7ff faad 	bl	8009d30 <LL_ADC_SetCommonPathInternalCh>
 800a7d6:	e01d      	b.n	800a814 <HAL_ADC_ConfigChannel+0x398>
 800a7d8:	80000004 	.word	0x80000004
 800a7dc:	40012708 	.word	0x40012708
 800a7e0:	b0001000 	.word	0xb0001000
 800a7e4:	2000002c 	.word	0x2000002c
 800a7e8:	00030d40 	.word	0x00030d40
 800a7ec:	b8004000 	.word	0xb8004000
 800a7f0:	b4002000 	.word	0xb4002000
 800a7f4:	ff7fffff 	.word	0xff7fffff
 800a7f8:	feffffff 	.word	0xfeffffff
 800a7fc:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a804:	2220      	movs	r2, #32
 800a806:	431a      	orrs	r2, r3
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800a80c:	2317      	movs	r3, #23
 800a80e:	18fb      	adds	r3, r7, r3
 800a810:	2201      	movs	r2, #1
 800a812:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2254      	movs	r2, #84	; 0x54
 800a818:	2100      	movs	r1, #0
 800a81a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800a81c:	2317      	movs	r3, #23
 800a81e:	18fb      	adds	r3, r7, r3
 800a820:	781b      	ldrb	r3, [r3, #0]
}
 800a822:	0018      	movs	r0, r3
 800a824:	46bd      	mov	sp, r7
 800a826:	b006      	add	sp, #24
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	46c0      	nop			; (mov r8, r8)

0800a82c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b084      	sub	sp, #16
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a834:	2300      	movs	r3, #0
 800a836:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	0018      	movs	r0, r3
 800a83e:	f7ff fb89 	bl	8009f54 <LL_ADC_IsEnabled>
 800a842:	1e03      	subs	r3, r0, #0
 800a844:	d000      	beq.n	800a848 <ADC_Enable+0x1c>
 800a846:	e069      	b.n	800a91c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	689b      	ldr	r3, [r3, #8]
 800a84e:	4a36      	ldr	r2, [pc, #216]	; (800a928 <ADC_Enable+0xfc>)
 800a850:	4013      	ands	r3, r2
 800a852:	d00d      	beq.n	800a870 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a858:	2210      	movs	r2, #16
 800a85a:	431a      	orrs	r2, r3
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a864:	2201      	movs	r2, #1
 800a866:	431a      	orrs	r2, r3
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800a86c:	2301      	movs	r3, #1
 800a86e:	e056      	b.n	800a91e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	0018      	movs	r0, r3
 800a876:	f7ff fb49 	bl	8009f0c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800a87a:	4b2c      	ldr	r3, [pc, #176]	; (800a92c <ADC_Enable+0x100>)
 800a87c:	0018      	movs	r0, r3
 800a87e:	f7ff fa6b 	bl	8009d58 <LL_ADC_GetCommonPathInternalCh>
 800a882:	0002      	movs	r2, r0
 800a884:	2380      	movs	r3, #128	; 0x80
 800a886:	041b      	lsls	r3, r3, #16
 800a888:	4013      	ands	r3, r2
 800a88a:	d00f      	beq.n	800a8ac <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a88c:	4b28      	ldr	r3, [pc, #160]	; (800a930 <ADC_Enable+0x104>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	4928      	ldr	r1, [pc, #160]	; (800a934 <ADC_Enable+0x108>)
 800a892:	0018      	movs	r0, r3
 800a894:	f7fb fcac 	bl	80061f0 <__udivsi3>
 800a898:	0003      	movs	r3, r0
 800a89a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800a89c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a89e:	e002      	b.n	800a8a6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	3b01      	subs	r3, #1
 800a8a4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d1f9      	bne.n	800a8a0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	7e5b      	ldrb	r3, [r3, #25]
 800a8b0:	2b01      	cmp	r3, #1
 800a8b2:	d033      	beq.n	800a91c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800a8b4:	f7ff f9f8 	bl	8009ca8 <HAL_GetTick>
 800a8b8:	0003      	movs	r3, r0
 800a8ba:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a8bc:	e027      	b.n	800a90e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	0018      	movs	r0, r3
 800a8c4:	f7ff fb46 	bl	8009f54 <LL_ADC_IsEnabled>
 800a8c8:	1e03      	subs	r3, r0, #0
 800a8ca:	d104      	bne.n	800a8d6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	0018      	movs	r0, r3
 800a8d2:	f7ff fb1b 	bl	8009f0c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a8d6:	f7ff f9e7 	bl	8009ca8 <HAL_GetTick>
 800a8da:	0002      	movs	r2, r0
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	1ad3      	subs	r3, r2, r3
 800a8e0:	2b02      	cmp	r3, #2
 800a8e2:	d914      	bls.n	800a90e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	2201      	movs	r2, #1
 800a8ec:	4013      	ands	r3, r2
 800a8ee:	2b01      	cmp	r3, #1
 800a8f0:	d00d      	beq.n	800a90e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8f6:	2210      	movs	r2, #16
 800a8f8:	431a      	orrs	r2, r3
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a902:	2201      	movs	r2, #1
 800a904:	431a      	orrs	r2, r3
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 800a90a:	2301      	movs	r3, #1
 800a90c:	e007      	b.n	800a91e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	2201      	movs	r2, #1
 800a916:	4013      	ands	r3, r2
 800a918:	2b01      	cmp	r3, #1
 800a91a:	d1d0      	bne.n	800a8be <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a91c:	2300      	movs	r3, #0
}
 800a91e:	0018      	movs	r0, r3
 800a920:	46bd      	mov	sp, r7
 800a922:	b004      	add	sp, #16
 800a924:	bd80      	pop	{r7, pc}
 800a926:	46c0      	nop			; (mov r8, r8)
 800a928:	80000017 	.word	0x80000017
 800a92c:	40012708 	.word	0x40012708
 800a930:	2000002c 	.word	0x2000002c
 800a934:	00030d40 	.word	0x00030d40

0800a938 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b084      	sub	sp, #16
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	0018      	movs	r0, r3
 800a946:	f7ff fb16 	bl	8009f76 <LL_ADC_IsDisableOngoing>
 800a94a:	0003      	movs	r3, r0
 800a94c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	0018      	movs	r0, r3
 800a954:	f7ff fafe 	bl	8009f54 <LL_ADC_IsEnabled>
 800a958:	1e03      	subs	r3, r0, #0
 800a95a:	d046      	beq.n	800a9ea <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d143      	bne.n	800a9ea <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	689b      	ldr	r3, [r3, #8]
 800a968:	2205      	movs	r2, #5
 800a96a:	4013      	ands	r3, r2
 800a96c:	2b01      	cmp	r3, #1
 800a96e:	d10d      	bne.n	800a98c <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	0018      	movs	r0, r3
 800a976:	f7ff fadb 	bl	8009f30 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	2203      	movs	r2, #3
 800a980:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a982:	f7ff f991 	bl	8009ca8 <HAL_GetTick>
 800a986:	0003      	movs	r3, r0
 800a988:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a98a:	e028      	b.n	800a9de <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a990:	2210      	movs	r2, #16
 800a992:	431a      	orrs	r2, r3
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a99c:	2201      	movs	r2, #1
 800a99e:	431a      	orrs	r2, r3
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	e021      	b.n	800a9ec <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a9a8:	f7ff f97e 	bl	8009ca8 <HAL_GetTick>
 800a9ac:	0002      	movs	r2, r0
 800a9ae:	68bb      	ldr	r3, [r7, #8]
 800a9b0:	1ad3      	subs	r3, r2, r3
 800a9b2:	2b02      	cmp	r3, #2
 800a9b4:	d913      	bls.n	800a9de <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	689b      	ldr	r3, [r3, #8]
 800a9bc:	2201      	movs	r2, #1
 800a9be:	4013      	ands	r3, r2
 800a9c0:	d00d      	beq.n	800a9de <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9c6:	2210      	movs	r2, #16
 800a9c8:	431a      	orrs	r2, r3
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	431a      	orrs	r2, r3
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800a9da:	2301      	movs	r3, #1
 800a9dc:	e006      	b.n	800a9ec <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	689b      	ldr	r3, [r3, #8]
 800a9e4:	2201      	movs	r2, #1
 800a9e6:	4013      	ands	r3, r2
 800a9e8:	d1de      	bne.n	800a9a8 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a9ea:	2300      	movs	r3, #0
}
 800a9ec:	0018      	movs	r0, r3
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	b004      	add	sp, #16
 800a9f2:	bd80      	pop	{r7, pc}

0800a9f4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b084      	sub	sp, #16
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa00:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa06:	2250      	movs	r2, #80	; 0x50
 800aa08:	4013      	ands	r3, r2
 800aa0a:	d141      	bne.n	800aa90 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa10:	2280      	movs	r2, #128	; 0x80
 800aa12:	0092      	lsls	r2, r2, #2
 800aa14:	431a      	orrs	r2, r3
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	0018      	movs	r0, r3
 800aa20:	f7ff f9db 	bl	8009dda <LL_ADC_REG_IsTriggerSourceSWStart>
 800aa24:	1e03      	subs	r3, r0, #0
 800aa26:	d02e      	beq.n	800aa86 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	7e9b      	ldrb	r3, [r3, #26]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d12a      	bne.n	800aa86 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	2208      	movs	r2, #8
 800aa38:	4013      	ands	r3, r2
 800aa3a:	2b08      	cmp	r3, #8
 800aa3c:	d123      	bne.n	800aa86 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	0018      	movs	r0, r3
 800aa44:	f7ff faba 	bl	8009fbc <LL_ADC_REG_IsConversionOngoing>
 800aa48:	1e03      	subs	r3, r0, #0
 800aa4a:	d110      	bne.n	800aa6e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	685a      	ldr	r2, [r3, #4]
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	210c      	movs	r1, #12
 800aa58:	438a      	bics	r2, r1
 800aa5a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa60:	4a15      	ldr	r2, [pc, #84]	; (800aab8 <ADC_DMAConvCplt+0xc4>)
 800aa62:	4013      	ands	r3, r2
 800aa64:	2201      	movs	r2, #1
 800aa66:	431a      	orrs	r2, r3
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	659a      	str	r2, [r3, #88]	; 0x58
 800aa6c:	e00b      	b.n	800aa86 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa72:	2220      	movs	r2, #32
 800aa74:	431a      	orrs	r2, r3
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa7e:	2201      	movs	r2, #1
 800aa80:	431a      	orrs	r2, r3
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	0018      	movs	r0, r3
 800aa8a:	f7ff fcdf 	bl	800a44c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800aa8e:	e00f      	b.n	800aab0 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa94:	2210      	movs	r2, #16
 800aa96:	4013      	ands	r3, r2
 800aa98:	d004      	beq.n	800aaa4 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	0018      	movs	r0, r3
 800aa9e:	f7ff fce5 	bl	800a46c <HAL_ADC_ErrorCallback>
}
 800aaa2:	e005      	b.n	800aab0 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aaa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aaaa:	687a      	ldr	r2, [r7, #4]
 800aaac:	0010      	movs	r0, r2
 800aaae:	4798      	blx	r3
}
 800aab0:	46c0      	nop			; (mov r8, r8)
 800aab2:	46bd      	mov	sp, r7
 800aab4:	b004      	add	sp, #16
 800aab6:	bd80      	pop	{r7, pc}
 800aab8:	fffffefe 	.word	0xfffffefe

0800aabc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b084      	sub	sp, #16
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aac8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	0018      	movs	r0, r3
 800aace:	f7ff fcc5 	bl	800a45c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800aad2:	46c0      	nop			; (mov r8, r8)
 800aad4:	46bd      	mov	sp, r7
 800aad6:	b004      	add	sp, #16
 800aad8:	bd80      	pop	{r7, pc}

0800aada <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800aada:	b580      	push	{r7, lr}
 800aadc:	b084      	sub	sp, #16
 800aade:	af00      	add	r7, sp, #0
 800aae0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aae6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aaec:	2240      	movs	r2, #64	; 0x40
 800aaee:	431a      	orrs	r2, r3
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aaf8:	2204      	movs	r2, #4
 800aafa:	431a      	orrs	r2, r3
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	0018      	movs	r0, r3
 800ab04:	f7ff fcb2 	bl	800a46c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800ab08:	46c0      	nop			; (mov r8, r8)
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	b004      	add	sp, #16
 800ab0e:	bd80      	pop	{r7, pc}

0800ab10 <LL_ADC_GetCommonClock>:
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b082      	sub	sp, #8
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681a      	ldr	r2, [r3, #0]
 800ab1c:	23f0      	movs	r3, #240	; 0xf0
 800ab1e:	039b      	lsls	r3, r3, #14
 800ab20:	4013      	ands	r3, r2
}
 800ab22:	0018      	movs	r0, r3
 800ab24:	46bd      	mov	sp, r7
 800ab26:	b002      	add	sp, #8
 800ab28:	bd80      	pop	{r7, pc}

0800ab2a <LL_ADC_GetClock>:
{
 800ab2a:	b580      	push	{r7, lr}
 800ab2c:	b082      	sub	sp, #8
 800ab2e:	af00      	add	r7, sp, #0
 800ab30:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	691b      	ldr	r3, [r3, #16]
 800ab36:	0f9b      	lsrs	r3, r3, #30
 800ab38:	079b      	lsls	r3, r3, #30
}
 800ab3a:	0018      	movs	r0, r3
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	b002      	add	sp, #8
 800ab40:	bd80      	pop	{r7, pc}

0800ab42 <LL_ADC_SetCalibrationFactor>:
{
 800ab42:	b580      	push	{r7, lr}
 800ab44:	b082      	sub	sp, #8
 800ab46:	af00      	add	r7, sp, #0
 800ab48:	6078      	str	r0, [r7, #4]
 800ab4a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	22b4      	movs	r2, #180	; 0xb4
 800ab50:	589b      	ldr	r3, [r3, r2]
 800ab52:	227f      	movs	r2, #127	; 0x7f
 800ab54:	4393      	bics	r3, r2
 800ab56:	001a      	movs	r2, r3
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	431a      	orrs	r2, r3
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	21b4      	movs	r1, #180	; 0xb4
 800ab60:	505a      	str	r2, [r3, r1]
}
 800ab62:	46c0      	nop			; (mov r8, r8)
 800ab64:	46bd      	mov	sp, r7
 800ab66:	b002      	add	sp, #8
 800ab68:	bd80      	pop	{r7, pc}

0800ab6a <LL_ADC_GetCalibrationFactor>:
{
 800ab6a:	b580      	push	{r7, lr}
 800ab6c:	b082      	sub	sp, #8
 800ab6e:	af00      	add	r7, sp, #0
 800ab70:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	22b4      	movs	r2, #180	; 0xb4
 800ab76:	589b      	ldr	r3, [r3, r2]
 800ab78:	227f      	movs	r2, #127	; 0x7f
 800ab7a:	4013      	ands	r3, r2
}
 800ab7c:	0018      	movs	r0, r3
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	b002      	add	sp, #8
 800ab82:	bd80      	pop	{r7, pc}

0800ab84 <LL_ADC_Enable>:
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b082      	sub	sp, #8
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	689b      	ldr	r3, [r3, #8]
 800ab90:	4a04      	ldr	r2, [pc, #16]	; (800aba4 <LL_ADC_Enable+0x20>)
 800ab92:	4013      	ands	r3, r2
 800ab94:	2201      	movs	r2, #1
 800ab96:	431a      	orrs	r2, r3
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	609a      	str	r2, [r3, #8]
}
 800ab9c:	46c0      	nop			; (mov r8, r8)
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	b002      	add	sp, #8
 800aba2:	bd80      	pop	{r7, pc}
 800aba4:	7fffffe8 	.word	0x7fffffe8

0800aba8 <LL_ADC_Disable>:
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b082      	sub	sp, #8
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	689b      	ldr	r3, [r3, #8]
 800abb4:	4a04      	ldr	r2, [pc, #16]	; (800abc8 <LL_ADC_Disable+0x20>)
 800abb6:	4013      	ands	r3, r2
 800abb8:	2202      	movs	r2, #2
 800abba:	431a      	orrs	r2, r3
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	609a      	str	r2, [r3, #8]
}
 800abc0:	46c0      	nop			; (mov r8, r8)
 800abc2:	46bd      	mov	sp, r7
 800abc4:	b002      	add	sp, #8
 800abc6:	bd80      	pop	{r7, pc}
 800abc8:	7fffffe8 	.word	0x7fffffe8

0800abcc <LL_ADC_IsEnabled>:
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b082      	sub	sp, #8
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	689b      	ldr	r3, [r3, #8]
 800abd8:	2201      	movs	r2, #1
 800abda:	4013      	ands	r3, r2
 800abdc:	2b01      	cmp	r3, #1
 800abde:	d101      	bne.n	800abe4 <LL_ADC_IsEnabled+0x18>
 800abe0:	2301      	movs	r3, #1
 800abe2:	e000      	b.n	800abe6 <LL_ADC_IsEnabled+0x1a>
 800abe4:	2300      	movs	r3, #0
}
 800abe6:	0018      	movs	r0, r3
 800abe8:	46bd      	mov	sp, r7
 800abea:	b002      	add	sp, #8
 800abec:	bd80      	pop	{r7, pc}
	...

0800abf0 <LL_ADC_StartCalibration>:
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b082      	sub	sp, #8
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	689b      	ldr	r3, [r3, #8]
 800abfc:	4a05      	ldr	r2, [pc, #20]	; (800ac14 <LL_ADC_StartCalibration+0x24>)
 800abfe:	4013      	ands	r3, r2
 800ac00:	2280      	movs	r2, #128	; 0x80
 800ac02:	0612      	lsls	r2, r2, #24
 800ac04:	431a      	orrs	r2, r3
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	609a      	str	r2, [r3, #8]
}
 800ac0a:	46c0      	nop			; (mov r8, r8)
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	b002      	add	sp, #8
 800ac10:	bd80      	pop	{r7, pc}
 800ac12:	46c0      	nop			; (mov r8, r8)
 800ac14:	7fffffe8 	.word	0x7fffffe8

0800ac18 <LL_ADC_IsCalibrationOnGoing>:
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b082      	sub	sp, #8
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	689b      	ldr	r3, [r3, #8]
 800ac24:	0fdb      	lsrs	r3, r3, #31
 800ac26:	07da      	lsls	r2, r3, #31
 800ac28:	2380      	movs	r3, #128	; 0x80
 800ac2a:	061b      	lsls	r3, r3, #24
 800ac2c:	429a      	cmp	r2, r3
 800ac2e:	d101      	bne.n	800ac34 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800ac30:	2301      	movs	r3, #1
 800ac32:	e000      	b.n	800ac36 <LL_ADC_IsCalibrationOnGoing+0x1e>
 800ac34:	2300      	movs	r3, #0
}
 800ac36:	0018      	movs	r0, r3
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	b002      	add	sp, #8
 800ac3c:	bd80      	pop	{r7, pc}
	...

0800ac40 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800ac40:	b590      	push	{r4, r7, lr}
 800ac42:	b08b      	sub	sp, #44	; 0x2c
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800ac48:	2300      	movs	r3, #0
 800ac4a:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2254      	movs	r2, #84	; 0x54
 800ac54:	5c9b      	ldrb	r3, [r3, r2]
 800ac56:	2b01      	cmp	r3, #1
 800ac58:	d101      	bne.n	800ac5e <HAL_ADCEx_Calibration_Start+0x1e>
 800ac5a:	2302      	movs	r3, #2
 800ac5c:	e0dd      	b.n	800ae1a <HAL_ADCEx_Calibration_Start+0x1da>
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2254      	movs	r2, #84	; 0x54
 800ac62:	2101      	movs	r1, #1
 800ac64:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800ac66:	231f      	movs	r3, #31
 800ac68:	18fc      	adds	r4, r7, r3
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	0018      	movs	r0, r3
 800ac6e:	f7ff fe63 	bl	800a938 <ADC_Disable>
 800ac72:	0003      	movs	r3, r0
 800ac74:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	0018      	movs	r0, r3
 800ac7c:	f7ff ffa6 	bl	800abcc <LL_ADC_IsEnabled>
 800ac80:	1e03      	subs	r3, r0, #0
 800ac82:	d000      	beq.n	800ac86 <HAL_ADCEx_Calibration_Start+0x46>
 800ac84:	e0bc      	b.n	800ae00 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac8a:	4a66      	ldr	r2, [pc, #408]	; (800ae24 <HAL_ADCEx_Calibration_Start+0x1e4>)
 800ac8c:	4013      	ands	r3, r2
 800ac8e:	2202      	movs	r2, #2
 800ac90:	431a      	orrs	r2, r3
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	68db      	ldr	r3, [r3, #12]
 800ac9c:	4a62      	ldr	r2, [pc, #392]	; (800ae28 <HAL_ADCEx_Calibration_Start+0x1e8>)
 800ac9e:	4013      	ands	r3, r2
 800aca0:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	68da      	ldr	r2, [r3, #12]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	495f      	ldr	r1, [pc, #380]	; (800ae2c <HAL_ADCEx_Calibration_Start+0x1ec>)
 800acae:	400a      	ands	r2, r1
 800acb0:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800acb2:	2300      	movs	r3, #0
 800acb4:	627b      	str	r3, [r7, #36]	; 0x24
 800acb6:	e02d      	b.n	800ad14 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	0018      	movs	r0, r3
 800acbe:	f7ff ff97 	bl	800abf0 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800acc2:	e014      	b.n	800acee <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	3301      	adds	r3, #1
 800acc8:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	4a58      	ldr	r2, [pc, #352]	; (800ae30 <HAL_ADCEx_Calibration_Start+0x1f0>)
 800acce:	4293      	cmp	r3, r2
 800acd0:	d90d      	bls.n	800acee <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800acd6:	2212      	movs	r2, #18
 800acd8:	4393      	bics	r3, r2
 800acda:	2210      	movs	r2, #16
 800acdc:	431a      	orrs	r2, r3
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	2254      	movs	r2, #84	; 0x54
 800ace6:	2100      	movs	r1, #0
 800ace8:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800acea:	2301      	movs	r3, #1
 800acec:	e095      	b.n	800ae1a <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	0018      	movs	r0, r3
 800acf4:	f7ff ff90 	bl	800ac18 <LL_ADC_IsCalibrationOnGoing>
 800acf8:	1e03      	subs	r3, r0, #0
 800acfa:	d1e3      	bne.n	800acc4 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	0018      	movs	r0, r3
 800ad02:	f7ff ff32 	bl	800ab6a <LL_ADC_GetCalibrationFactor>
 800ad06:	0002      	movs	r2, r0
 800ad08:	6a3b      	ldr	r3, [r7, #32]
 800ad0a:	189b      	adds	r3, r3, r2
 800ad0c:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800ad0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad10:	3301      	adds	r3, #1
 800ad12:	627b      	str	r3, [r7, #36]	; 0x24
 800ad14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad16:	2b07      	cmp	r3, #7
 800ad18:	d9ce      	bls.n	800acb8 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800ad1a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ad1c:	6a38      	ldr	r0, [r7, #32]
 800ad1e:	f7fb fa67 	bl	80061f0 <__udivsi3>
 800ad22:	0003      	movs	r3, r0
 800ad24:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	0018      	movs	r0, r3
 800ad2c:	f7ff ff2a 	bl	800ab84 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	0018      	movs	r0, r3
 800ad36:	f7ff fef8 	bl	800ab2a <LL_ADC_GetClock>
 800ad3a:	1e03      	subs	r3, r0, #0
 800ad3c:	d11b      	bne.n	800ad76 <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800ad3e:	4b3d      	ldr	r3, [pc, #244]	; (800ae34 <HAL_ADCEx_Calibration_Start+0x1f4>)
 800ad40:	0018      	movs	r0, r3
 800ad42:	f7ff fee5 	bl	800ab10 <LL_ADC_GetCommonClock>
 800ad46:	0003      	movs	r3, r0
 800ad48:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 800ad4a:	697a      	ldr	r2, [r7, #20]
 800ad4c:	23e0      	movs	r3, #224	; 0xe0
 800ad4e:	035b      	lsls	r3, r3, #13
 800ad50:	429a      	cmp	r2, r3
 800ad52:	d310      	bcc.n	800ad76 <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 800ad54:	697b      	ldr	r3, [r7, #20]
 800ad56:	0c9b      	lsrs	r3, r3, #18
 800ad58:	3b03      	subs	r3, #3
 800ad5a:	2201      	movs	r2, #1
 800ad5c:	409a      	lsls	r2, r3
 800ad5e:	0013      	movs	r3, r2
 800ad60:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 800ad62:	68bb      	ldr	r3, [r7, #8]
 800ad64:	085b      	lsrs	r3, r3, #1
 800ad66:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 800ad68:	e002      	b.n	800ad70 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 800ad6a:	68bb      	ldr	r3, [r7, #8]
 800ad6c:	3b01      	subs	r3, #1
 800ad6e:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d1f9      	bne.n	800ad6a <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	6a3a      	ldr	r2, [r7, #32]
 800ad7c:	0011      	movs	r1, r2
 800ad7e:	0018      	movs	r0, r3
 800ad80:	f7ff fedf 	bl	800ab42 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	0018      	movs	r0, r3
 800ad8a:	f7ff ff0d 	bl	800aba8 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800ad8e:	f7fe ff8b 	bl	8009ca8 <HAL_GetTick>
 800ad92:	0003      	movs	r3, r0
 800ad94:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800ad96:	e01b      	b.n	800add0 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800ad98:	f7fe ff86 	bl	8009ca8 <HAL_GetTick>
 800ad9c:	0002      	movs	r2, r0
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	1ad3      	subs	r3, r2, r3
 800ada2:	2b02      	cmp	r3, #2
 800ada4:	d914      	bls.n	800add0 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	0018      	movs	r0, r3
 800adac:	f7ff ff0e 	bl	800abcc <LL_ADC_IsEnabled>
 800adb0:	1e03      	subs	r3, r0, #0
 800adb2:	d00d      	beq.n	800add0 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adb8:	2210      	movs	r2, #16
 800adba:	431a      	orrs	r2, r3
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800adc4:	2201      	movs	r2, #1
 800adc6:	431a      	orrs	r2, r3
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800adcc:	2301      	movs	r3, #1
 800adce:	e024      	b.n	800ae1a <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	0018      	movs	r0, r3
 800add6:	f7ff fef9 	bl	800abcc <LL_ADC_IsEnabled>
 800adda:	1e03      	subs	r3, r0, #0
 800addc:	d1dc      	bne.n	800ad98 <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	68d9      	ldr	r1, [r3, #12]
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	69ba      	ldr	r2, [r7, #24]
 800adea:	430a      	orrs	r2, r1
 800adec:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adf2:	2203      	movs	r2, #3
 800adf4:	4393      	bics	r3, r2
 800adf6:	2201      	movs	r2, #1
 800adf8:	431a      	orrs	r2, r3
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	659a      	str	r2, [r3, #88]	; 0x58
 800adfe:	e005      	b.n	800ae0c <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae04:	2210      	movs	r2, #16
 800ae06:	431a      	orrs	r2, r3
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2254      	movs	r2, #84	; 0x54
 800ae10:	2100      	movs	r1, #0
 800ae12:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800ae14:	231f      	movs	r3, #31
 800ae16:	18fb      	adds	r3, r7, r3
 800ae18:	781b      	ldrb	r3, [r3, #0]
}
 800ae1a:	0018      	movs	r0, r3
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	b00b      	add	sp, #44	; 0x2c
 800ae20:	bd90      	pop	{r4, r7, pc}
 800ae22:	46c0      	nop			; (mov r8, r8)
 800ae24:	fffffefd 	.word	0xfffffefd
 800ae28:	00008003 	.word	0x00008003
 800ae2c:	ffff7ffc 	.word	0xffff7ffc
 800ae30:	0002f1ff 	.word	0x0002f1ff
 800ae34:	40012708 	.word	0x40012708

0800ae38 <__NVIC_EnableIRQ>:
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b082      	sub	sp, #8
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	0002      	movs	r2, r0
 800ae40:	1dfb      	adds	r3, r7, #7
 800ae42:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800ae44:	1dfb      	adds	r3, r7, #7
 800ae46:	781b      	ldrb	r3, [r3, #0]
 800ae48:	2b7f      	cmp	r3, #127	; 0x7f
 800ae4a:	d809      	bhi.n	800ae60 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ae4c:	1dfb      	adds	r3, r7, #7
 800ae4e:	781b      	ldrb	r3, [r3, #0]
 800ae50:	001a      	movs	r2, r3
 800ae52:	231f      	movs	r3, #31
 800ae54:	401a      	ands	r2, r3
 800ae56:	4b04      	ldr	r3, [pc, #16]	; (800ae68 <__NVIC_EnableIRQ+0x30>)
 800ae58:	2101      	movs	r1, #1
 800ae5a:	4091      	lsls	r1, r2
 800ae5c:	000a      	movs	r2, r1
 800ae5e:	601a      	str	r2, [r3, #0]
}
 800ae60:	46c0      	nop			; (mov r8, r8)
 800ae62:	46bd      	mov	sp, r7
 800ae64:	b002      	add	sp, #8
 800ae66:	bd80      	pop	{r7, pc}
 800ae68:	e000e100 	.word	0xe000e100

0800ae6c <__NVIC_SetPriority>:
{
 800ae6c:	b590      	push	{r4, r7, lr}
 800ae6e:	b083      	sub	sp, #12
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	0002      	movs	r2, r0
 800ae74:	6039      	str	r1, [r7, #0]
 800ae76:	1dfb      	adds	r3, r7, #7
 800ae78:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800ae7a:	1dfb      	adds	r3, r7, #7
 800ae7c:	781b      	ldrb	r3, [r3, #0]
 800ae7e:	2b7f      	cmp	r3, #127	; 0x7f
 800ae80:	d828      	bhi.n	800aed4 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ae82:	4a2f      	ldr	r2, [pc, #188]	; (800af40 <__NVIC_SetPriority+0xd4>)
 800ae84:	1dfb      	adds	r3, r7, #7
 800ae86:	781b      	ldrb	r3, [r3, #0]
 800ae88:	b25b      	sxtb	r3, r3
 800ae8a:	089b      	lsrs	r3, r3, #2
 800ae8c:	33c0      	adds	r3, #192	; 0xc0
 800ae8e:	009b      	lsls	r3, r3, #2
 800ae90:	589b      	ldr	r3, [r3, r2]
 800ae92:	1dfa      	adds	r2, r7, #7
 800ae94:	7812      	ldrb	r2, [r2, #0]
 800ae96:	0011      	movs	r1, r2
 800ae98:	2203      	movs	r2, #3
 800ae9a:	400a      	ands	r2, r1
 800ae9c:	00d2      	lsls	r2, r2, #3
 800ae9e:	21ff      	movs	r1, #255	; 0xff
 800aea0:	4091      	lsls	r1, r2
 800aea2:	000a      	movs	r2, r1
 800aea4:	43d2      	mvns	r2, r2
 800aea6:	401a      	ands	r2, r3
 800aea8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	019b      	lsls	r3, r3, #6
 800aeae:	22ff      	movs	r2, #255	; 0xff
 800aeb0:	401a      	ands	r2, r3
 800aeb2:	1dfb      	adds	r3, r7, #7
 800aeb4:	781b      	ldrb	r3, [r3, #0]
 800aeb6:	0018      	movs	r0, r3
 800aeb8:	2303      	movs	r3, #3
 800aeba:	4003      	ands	r3, r0
 800aebc:	00db      	lsls	r3, r3, #3
 800aebe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800aec0:	481f      	ldr	r0, [pc, #124]	; (800af40 <__NVIC_SetPriority+0xd4>)
 800aec2:	1dfb      	adds	r3, r7, #7
 800aec4:	781b      	ldrb	r3, [r3, #0]
 800aec6:	b25b      	sxtb	r3, r3
 800aec8:	089b      	lsrs	r3, r3, #2
 800aeca:	430a      	orrs	r2, r1
 800aecc:	33c0      	adds	r3, #192	; 0xc0
 800aece:	009b      	lsls	r3, r3, #2
 800aed0:	501a      	str	r2, [r3, r0]
}
 800aed2:	e031      	b.n	800af38 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800aed4:	4a1b      	ldr	r2, [pc, #108]	; (800af44 <__NVIC_SetPriority+0xd8>)
 800aed6:	1dfb      	adds	r3, r7, #7
 800aed8:	781b      	ldrb	r3, [r3, #0]
 800aeda:	0019      	movs	r1, r3
 800aedc:	230f      	movs	r3, #15
 800aede:	400b      	ands	r3, r1
 800aee0:	3b08      	subs	r3, #8
 800aee2:	089b      	lsrs	r3, r3, #2
 800aee4:	3306      	adds	r3, #6
 800aee6:	009b      	lsls	r3, r3, #2
 800aee8:	18d3      	adds	r3, r2, r3
 800aeea:	3304      	adds	r3, #4
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	1dfa      	adds	r2, r7, #7
 800aef0:	7812      	ldrb	r2, [r2, #0]
 800aef2:	0011      	movs	r1, r2
 800aef4:	2203      	movs	r2, #3
 800aef6:	400a      	ands	r2, r1
 800aef8:	00d2      	lsls	r2, r2, #3
 800aefa:	21ff      	movs	r1, #255	; 0xff
 800aefc:	4091      	lsls	r1, r2
 800aefe:	000a      	movs	r2, r1
 800af00:	43d2      	mvns	r2, r2
 800af02:	401a      	ands	r2, r3
 800af04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	019b      	lsls	r3, r3, #6
 800af0a:	22ff      	movs	r2, #255	; 0xff
 800af0c:	401a      	ands	r2, r3
 800af0e:	1dfb      	adds	r3, r7, #7
 800af10:	781b      	ldrb	r3, [r3, #0]
 800af12:	0018      	movs	r0, r3
 800af14:	2303      	movs	r3, #3
 800af16:	4003      	ands	r3, r0
 800af18:	00db      	lsls	r3, r3, #3
 800af1a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800af1c:	4809      	ldr	r0, [pc, #36]	; (800af44 <__NVIC_SetPriority+0xd8>)
 800af1e:	1dfb      	adds	r3, r7, #7
 800af20:	781b      	ldrb	r3, [r3, #0]
 800af22:	001c      	movs	r4, r3
 800af24:	230f      	movs	r3, #15
 800af26:	4023      	ands	r3, r4
 800af28:	3b08      	subs	r3, #8
 800af2a:	089b      	lsrs	r3, r3, #2
 800af2c:	430a      	orrs	r2, r1
 800af2e:	3306      	adds	r3, #6
 800af30:	009b      	lsls	r3, r3, #2
 800af32:	18c3      	adds	r3, r0, r3
 800af34:	3304      	adds	r3, #4
 800af36:	601a      	str	r2, [r3, #0]
}
 800af38:	46c0      	nop			; (mov r8, r8)
 800af3a:	46bd      	mov	sp, r7
 800af3c:	b003      	add	sp, #12
 800af3e:	bd90      	pop	{r4, r7, pc}
 800af40:	e000e100 	.word	0xe000e100
 800af44:	e000ed00 	.word	0xe000ed00

0800af48 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800af4c:	f3bf 8f4f 	dsb	sy
}
 800af50:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800af52:	4b04      	ldr	r3, [pc, #16]	; (800af64 <__NVIC_SystemReset+0x1c>)
 800af54:	4a04      	ldr	r2, [pc, #16]	; (800af68 <__NVIC_SystemReset+0x20>)
 800af56:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800af58:	f3bf 8f4f 	dsb	sy
}
 800af5c:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800af5e:	46c0      	nop			; (mov r8, r8)
 800af60:	e7fd      	b.n	800af5e <__NVIC_SystemReset+0x16>
 800af62:	46c0      	nop			; (mov r8, r8)
 800af64:	e000ed00 	.word	0xe000ed00
 800af68:	05fa0004 	.word	0x05fa0004

0800af6c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b084      	sub	sp, #16
 800af70:	af00      	add	r7, sp, #0
 800af72:	60b9      	str	r1, [r7, #8]
 800af74:	607a      	str	r2, [r7, #4]
 800af76:	210f      	movs	r1, #15
 800af78:	187b      	adds	r3, r7, r1
 800af7a:	1c02      	adds	r2, r0, #0
 800af7c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800af7e:	68ba      	ldr	r2, [r7, #8]
 800af80:	187b      	adds	r3, r7, r1
 800af82:	781b      	ldrb	r3, [r3, #0]
 800af84:	b25b      	sxtb	r3, r3
 800af86:	0011      	movs	r1, r2
 800af88:	0018      	movs	r0, r3
 800af8a:	f7ff ff6f 	bl	800ae6c <__NVIC_SetPriority>
}
 800af8e:	46c0      	nop			; (mov r8, r8)
 800af90:	46bd      	mov	sp, r7
 800af92:	b004      	add	sp, #16
 800af94:	bd80      	pop	{r7, pc}

0800af96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800af96:	b580      	push	{r7, lr}
 800af98:	b082      	sub	sp, #8
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	0002      	movs	r2, r0
 800af9e:	1dfb      	adds	r3, r7, #7
 800afa0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800afa2:	1dfb      	adds	r3, r7, #7
 800afa4:	781b      	ldrb	r3, [r3, #0]
 800afa6:	b25b      	sxtb	r3, r3
 800afa8:	0018      	movs	r0, r3
 800afaa:	f7ff ff45 	bl	800ae38 <__NVIC_EnableIRQ>
}
 800afae:	46c0      	nop			; (mov r8, r8)
 800afb0:	46bd      	mov	sp, r7
 800afb2:	b002      	add	sp, #8
 800afb4:	bd80      	pop	{r7, pc}

0800afb6 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800afb6:	b580      	push	{r7, lr}
 800afb8:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800afba:	f7ff ffc5 	bl	800af48 <__NVIC_SystemReset>
	...

0800afc0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b082      	sub	sp, #8
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d101      	bne.n	800afd2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800afce:	2301      	movs	r3, #1
 800afd0:	e091      	b.n	800b0f6 <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	001a      	movs	r2, r3
 800afd8:	4b49      	ldr	r3, [pc, #292]	; (800b100 <HAL_DMA_Init+0x140>)
 800afda:	429a      	cmp	r2, r3
 800afdc:	d810      	bhi.n	800b000 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	4a48      	ldr	r2, [pc, #288]	; (800b104 <HAL_DMA_Init+0x144>)
 800afe4:	4694      	mov	ip, r2
 800afe6:	4463      	add	r3, ip
 800afe8:	2114      	movs	r1, #20
 800afea:	0018      	movs	r0, r3
 800afec:	f7fb f900 	bl	80061f0 <__udivsi3>
 800aff0:	0003      	movs	r3, r0
 800aff2:	009a      	lsls	r2, r3, #2
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	4a43      	ldr	r2, [pc, #268]	; (800b108 <HAL_DMA_Init+0x148>)
 800affc:	641a      	str	r2, [r3, #64]	; 0x40
 800affe:	e00f      	b.n	800b020 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	4a41      	ldr	r2, [pc, #260]	; (800b10c <HAL_DMA_Init+0x14c>)
 800b006:	4694      	mov	ip, r2
 800b008:	4463      	add	r3, ip
 800b00a:	2114      	movs	r1, #20
 800b00c:	0018      	movs	r0, r3
 800b00e:	f7fb f8ef 	bl	80061f0 <__udivsi3>
 800b012:	0003      	movs	r3, r0
 800b014:	009a      	lsls	r2, r3, #2
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	4a3c      	ldr	r2, [pc, #240]	; (800b110 <HAL_DMA_Init+0x150>)
 800b01e:	641a      	str	r2, [r3, #64]	; 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2225      	movs	r2, #37	; 0x25
 800b024:	2102      	movs	r1, #2
 800b026:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	681a      	ldr	r2, [r3, #0]
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	4938      	ldr	r1, [pc, #224]	; (800b114 <HAL_DMA_Init+0x154>)
 800b034:	400a      	ands	r2, r1
 800b036:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	6819      	ldr	r1, [r3, #0]
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	689a      	ldr	r2, [r3, #8]
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	68db      	ldr	r3, [r3, #12]
 800b046:	431a      	orrs	r2, r3
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	691b      	ldr	r3, [r3, #16]
 800b04c:	431a      	orrs	r2, r3
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	695b      	ldr	r3, [r3, #20]
 800b052:	431a      	orrs	r2, r3
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	699b      	ldr	r3, [r3, #24]
 800b058:	431a      	orrs	r2, r3
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	69db      	ldr	r3, [r3, #28]
 800b05e:	431a      	orrs	r2, r3
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	6a1b      	ldr	r3, [r3, #32]
 800b064:	431a      	orrs	r2, r3
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	430a      	orrs	r2, r1
 800b06c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	0018      	movs	r0, r3
 800b072:	f000 f9d7 	bl	800b424 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	689a      	ldr	r2, [r3, #8]
 800b07a:	2380      	movs	r3, #128	; 0x80
 800b07c:	01db      	lsls	r3, r3, #7
 800b07e:	429a      	cmp	r2, r3
 800b080:	d102      	bne.n	800b088 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2200      	movs	r2, #0
 800b086:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	685a      	ldr	r2, [r3, #4]
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b090:	217f      	movs	r1, #127	; 0x7f
 800b092:	400a      	ands	r2, r1
 800b094:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b09a:	687a      	ldr	r2, [r7, #4]
 800b09c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800b09e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	685b      	ldr	r3, [r3, #4]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d011      	beq.n	800b0cc <HAL_DMA_Init+0x10c>
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	2b04      	cmp	r3, #4
 800b0ae:	d80d      	bhi.n	800b0cc <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	0018      	movs	r0, r3
 800b0b4:	f000 fa00 	bl	800b4b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0bc:	2200      	movs	r2, #0
 800b0be:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b0c4:	687a      	ldr	r2, [r7, #4]
 800b0c6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800b0c8:	605a      	str	r2, [r3, #4]
 800b0ca:	e008      	b.n	800b0de <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2200      	movs	r2, #0
 800b0dc:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	2225      	movs	r2, #37	; 0x25
 800b0e8:	2101      	movs	r1, #1
 800b0ea:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	2224      	movs	r2, #36	; 0x24
 800b0f0:	2100      	movs	r1, #0
 800b0f2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b0f4:	2300      	movs	r3, #0
}
 800b0f6:	0018      	movs	r0, r3
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	b002      	add	sp, #8
 800b0fc:	bd80      	pop	{r7, pc}
 800b0fe:	46c0      	nop			; (mov r8, r8)
 800b100:	40020407 	.word	0x40020407
 800b104:	bffdfff8 	.word	0xbffdfff8
 800b108:	40020000 	.word	0x40020000
 800b10c:	bffdfbf8 	.word	0xbffdfbf8
 800b110:	40020400 	.word	0x40020400
 800b114:	ffff800f 	.word	0xffff800f

0800b118 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b086      	sub	sp, #24
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	60f8      	str	r0, [r7, #12]
 800b120:	60b9      	str	r1, [r7, #8]
 800b122:	607a      	str	r2, [r7, #4]
 800b124:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b126:	2317      	movs	r3, #23
 800b128:	18fb      	adds	r3, r7, r3
 800b12a:	2200      	movs	r2, #0
 800b12c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	2224      	movs	r2, #36	; 0x24
 800b132:	5c9b      	ldrb	r3, [r3, r2]
 800b134:	2b01      	cmp	r3, #1
 800b136:	d101      	bne.n	800b13c <HAL_DMA_Start_IT+0x24>
 800b138:	2302      	movs	r3, #2
 800b13a:	e06f      	b.n	800b21c <HAL_DMA_Start_IT+0x104>
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	2224      	movs	r2, #36	; 0x24
 800b140:	2101      	movs	r1, #1
 800b142:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	2225      	movs	r2, #37	; 0x25
 800b148:	5c9b      	ldrb	r3, [r3, r2]
 800b14a:	b2db      	uxtb	r3, r3
 800b14c:	2b01      	cmp	r3, #1
 800b14e:	d157      	bne.n	800b200 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	2225      	movs	r2, #37	; 0x25
 800b154:	2102      	movs	r1, #2
 800b156:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	2200      	movs	r2, #0
 800b15c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	681a      	ldr	r2, [r3, #0]
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	2101      	movs	r1, #1
 800b16a:	438a      	bics	r2, r1
 800b16c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	687a      	ldr	r2, [r7, #4]
 800b172:	68b9      	ldr	r1, [r7, #8]
 800b174:	68f8      	ldr	r0, [r7, #12]
 800b176:	f000 f919 	bl	800b3ac <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d008      	beq.n	800b194 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	681a      	ldr	r2, [r3, #0]
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	210e      	movs	r1, #14
 800b18e:	430a      	orrs	r2, r1
 800b190:	601a      	str	r2, [r3, #0]
 800b192:	e00f      	b.n	800b1b4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	681a      	ldr	r2, [r3, #0]
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	2104      	movs	r1, #4
 800b1a0:	438a      	bics	r2, r1
 800b1a2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	681a      	ldr	r2, [r3, #0]
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	210a      	movs	r1, #10
 800b1b0:	430a      	orrs	r2, r1
 800b1b2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b1b8:	681a      	ldr	r2, [r3, #0]
 800b1ba:	2380      	movs	r3, #128	; 0x80
 800b1bc:	025b      	lsls	r3, r3, #9
 800b1be:	4013      	ands	r3, r2
 800b1c0:	d008      	beq.n	800b1d4 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b1c6:	681a      	ldr	r2, [r3, #0]
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b1cc:	2180      	movs	r1, #128	; 0x80
 800b1ce:	0049      	lsls	r1, r1, #1
 800b1d0:	430a      	orrs	r2, r1
 800b1d2:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d008      	beq.n	800b1ee <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b1e0:	681a      	ldr	r2, [r3, #0]
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b1e6:	2180      	movs	r1, #128	; 0x80
 800b1e8:	0049      	lsls	r1, r1, #1
 800b1ea:	430a      	orrs	r2, r1
 800b1ec:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	681a      	ldr	r2, [r3, #0]
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	2101      	movs	r1, #1
 800b1fa:	430a      	orrs	r2, r1
 800b1fc:	601a      	str	r2, [r3, #0]
 800b1fe:	e00a      	b.n	800b216 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	2280      	movs	r2, #128	; 0x80
 800b204:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	2224      	movs	r2, #36	; 0x24
 800b20a:	2100      	movs	r1, #0
 800b20c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800b20e:	2317      	movs	r3, #23
 800b210:	18fb      	adds	r3, r7, r3
 800b212:	2201      	movs	r2, #1
 800b214:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800b216:	2317      	movs	r3, #23
 800b218:	18fb      	adds	r3, r7, r3
 800b21a:	781b      	ldrb	r3, [r3, #0]
}
 800b21c:	0018      	movs	r0, r3
 800b21e:	46bd      	mov	sp, r7
 800b220:	b006      	add	sp, #24
 800b222:	bd80      	pop	{r7, pc}

0800b224 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b084      	sub	sp, #16
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b240:	221c      	movs	r2, #28
 800b242:	4013      	ands	r3, r2
 800b244:	2204      	movs	r2, #4
 800b246:	409a      	lsls	r2, r3
 800b248:	0013      	movs	r3, r2
 800b24a:	68fa      	ldr	r2, [r7, #12]
 800b24c:	4013      	ands	r3, r2
 800b24e:	d026      	beq.n	800b29e <HAL_DMA_IRQHandler+0x7a>
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	2204      	movs	r2, #4
 800b254:	4013      	ands	r3, r2
 800b256:	d022      	beq.n	800b29e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	2220      	movs	r2, #32
 800b260:	4013      	ands	r3, r2
 800b262:	d107      	bne.n	800b274 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	681a      	ldr	r2, [r3, #0]
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	2104      	movs	r1, #4
 800b270:	438a      	bics	r2, r1
 800b272:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b278:	221c      	movs	r2, #28
 800b27a:	401a      	ands	r2, r3
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b280:	2104      	movs	r1, #4
 800b282:	4091      	lsls	r1, r2
 800b284:	000a      	movs	r2, r1
 800b286:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d100      	bne.n	800b292 <HAL_DMA_IRQHandler+0x6e>
 800b290:	e080      	b.n	800b394 <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b296:	687a      	ldr	r2, [r7, #4]
 800b298:	0010      	movs	r0, r2
 800b29a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800b29c:	e07a      	b.n	800b394 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2a2:	221c      	movs	r2, #28
 800b2a4:	4013      	ands	r3, r2
 800b2a6:	2202      	movs	r2, #2
 800b2a8:	409a      	lsls	r2, r3
 800b2aa:	0013      	movs	r3, r2
 800b2ac:	68fa      	ldr	r2, [r7, #12]
 800b2ae:	4013      	ands	r3, r2
 800b2b0:	d03c      	beq.n	800b32c <HAL_DMA_IRQHandler+0x108>
 800b2b2:	68bb      	ldr	r3, [r7, #8]
 800b2b4:	2202      	movs	r2, #2
 800b2b6:	4013      	ands	r3, r2
 800b2b8:	d038      	beq.n	800b32c <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	2220      	movs	r2, #32
 800b2c2:	4013      	ands	r3, r2
 800b2c4:	d10b      	bne.n	800b2de <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	681a      	ldr	r2, [r3, #0]
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	210a      	movs	r1, #10
 800b2d2:	438a      	bics	r2, r1
 800b2d4:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2225      	movs	r2, #37	; 0x25
 800b2da:	2101      	movs	r1, #1
 800b2dc:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	001a      	movs	r2, r3
 800b2e4:	4b2e      	ldr	r3, [pc, #184]	; (800b3a0 <HAL_DMA_IRQHandler+0x17c>)
 800b2e6:	429a      	cmp	r2, r3
 800b2e8:	d909      	bls.n	800b2fe <HAL_DMA_IRQHandler+0xda>
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2ee:	221c      	movs	r2, #28
 800b2f0:	401a      	ands	r2, r3
 800b2f2:	4b2c      	ldr	r3, [pc, #176]	; (800b3a4 <HAL_DMA_IRQHandler+0x180>)
 800b2f4:	2102      	movs	r1, #2
 800b2f6:	4091      	lsls	r1, r2
 800b2f8:	000a      	movs	r2, r1
 800b2fa:	605a      	str	r2, [r3, #4]
 800b2fc:	e008      	b.n	800b310 <HAL_DMA_IRQHandler+0xec>
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b302:	221c      	movs	r2, #28
 800b304:	401a      	ands	r2, r3
 800b306:	4b28      	ldr	r3, [pc, #160]	; (800b3a8 <HAL_DMA_IRQHandler+0x184>)
 800b308:	2102      	movs	r1, #2
 800b30a:	4091      	lsls	r1, r2
 800b30c:	000a      	movs	r2, r1
 800b30e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2224      	movs	r2, #36	; 0x24
 800b314:	2100      	movs	r1, #0
 800b316:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d039      	beq.n	800b394 <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b324:	687a      	ldr	r2, [r7, #4]
 800b326:	0010      	movs	r0, r2
 800b328:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800b32a:	e033      	b.n	800b394 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b330:	221c      	movs	r2, #28
 800b332:	4013      	ands	r3, r2
 800b334:	2208      	movs	r2, #8
 800b336:	409a      	lsls	r2, r3
 800b338:	0013      	movs	r3, r2
 800b33a:	68fa      	ldr	r2, [r7, #12]
 800b33c:	4013      	ands	r3, r2
 800b33e:	d02a      	beq.n	800b396 <HAL_DMA_IRQHandler+0x172>
 800b340:	68bb      	ldr	r3, [r7, #8]
 800b342:	2208      	movs	r2, #8
 800b344:	4013      	ands	r3, r2
 800b346:	d026      	beq.n	800b396 <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	681a      	ldr	r2, [r3, #0]
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	210e      	movs	r1, #14
 800b354:	438a      	bics	r2, r1
 800b356:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b35c:	221c      	movs	r2, #28
 800b35e:	401a      	ands	r2, r3
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b364:	2101      	movs	r1, #1
 800b366:	4091      	lsls	r1, r2
 800b368:	000a      	movs	r2, r1
 800b36a:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2201      	movs	r2, #1
 800b370:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	2225      	movs	r2, #37	; 0x25
 800b376:	2101      	movs	r1, #1
 800b378:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	2224      	movs	r2, #36	; 0x24
 800b37e:	2100      	movs	r1, #0
 800b380:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b386:	2b00      	cmp	r3, #0
 800b388:	d005      	beq.n	800b396 <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b38e:	687a      	ldr	r2, [r7, #4]
 800b390:	0010      	movs	r0, r2
 800b392:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800b394:	46c0      	nop			; (mov r8, r8)
 800b396:	46c0      	nop			; (mov r8, r8)
}
 800b398:	46bd      	mov	sp, r7
 800b39a:	b004      	add	sp, #16
 800b39c:	bd80      	pop	{r7, pc}
 800b39e:	46c0      	nop			; (mov r8, r8)
 800b3a0:	40020080 	.word	0x40020080
 800b3a4:	40020400 	.word	0x40020400
 800b3a8:	40020000 	.word	0x40020000

0800b3ac <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b084      	sub	sp, #16
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	60f8      	str	r0, [r7, #12]
 800b3b4:	60b9      	str	r1, [r7, #8]
 800b3b6:	607a      	str	r2, [r7, #4]
 800b3b8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b3be:	68fa      	ldr	r2, [r7, #12]
 800b3c0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800b3c2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d004      	beq.n	800b3d6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b3d0:	68fa      	ldr	r2, [r7, #12]
 800b3d2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800b3d4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3da:	221c      	movs	r2, #28
 800b3dc:	401a      	ands	r2, r3
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3e2:	2101      	movs	r1, #1
 800b3e4:	4091      	lsls	r1, r2
 800b3e6:	000a      	movs	r2, r1
 800b3e8:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	683a      	ldr	r2, [r7, #0]
 800b3f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	689b      	ldr	r3, [r3, #8]
 800b3f6:	2b10      	cmp	r3, #16
 800b3f8:	d108      	bne.n	800b40c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	687a      	ldr	r2, [r7, #4]
 800b400:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	68ba      	ldr	r2, [r7, #8]
 800b408:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800b40a:	e007      	b.n	800b41c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	68ba      	ldr	r2, [r7, #8]
 800b412:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	687a      	ldr	r2, [r7, #4]
 800b41a:	60da      	str	r2, [r3, #12]
}
 800b41c:	46c0      	nop			; (mov r8, r8)
 800b41e:	46bd      	mov	sp, r7
 800b420:	b004      	add	sp, #16
 800b422:	bd80      	pop	{r7, pc}

0800b424 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b084      	sub	sp, #16
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	001a      	movs	r2, r3
 800b432:	4b1d      	ldr	r3, [pc, #116]	; (800b4a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800b434:	429a      	cmp	r2, r3
 800b436:	d814      	bhi.n	800b462 <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b43c:	089b      	lsrs	r3, r3, #2
 800b43e:	009b      	lsls	r3, r3, #2
 800b440:	4a1a      	ldr	r2, [pc, #104]	; (800b4ac <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800b442:	189a      	adds	r2, r3, r2
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	649a      	str	r2, [r3, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	001a      	movs	r2, r3
 800b44e:	23ff      	movs	r3, #255	; 0xff
 800b450:	4013      	ands	r3, r2
 800b452:	3b08      	subs	r3, #8
 800b454:	2114      	movs	r1, #20
 800b456:	0018      	movs	r0, r3
 800b458:	f7fa feca 	bl	80061f0 <__udivsi3>
 800b45c:	0003      	movs	r3, r0
 800b45e:	60fb      	str	r3, [r7, #12]
 800b460:	e014      	b.n	800b48c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b466:	089b      	lsrs	r3, r3, #2
 800b468:	009b      	lsls	r3, r3, #2
 800b46a:	4a11      	ldr	r2, [pc, #68]	; (800b4b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 800b46c:	189a      	adds	r2, r3, r2
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	649a      	str	r2, [r3, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	001a      	movs	r2, r3
 800b478:	23ff      	movs	r3, #255	; 0xff
 800b47a:	4013      	ands	r3, r2
 800b47c:	3b08      	subs	r3, #8
 800b47e:	2114      	movs	r1, #20
 800b480:	0018      	movs	r0, r3
 800b482:	f7fa feb5 	bl	80061f0 <__udivsi3>
 800b486:	0003      	movs	r3, r0
 800b488:	3307      	adds	r3, #7
 800b48a:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	4a09      	ldr	r2, [pc, #36]	; (800b4b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 800b490:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	221f      	movs	r2, #31
 800b496:	4013      	ands	r3, r2
 800b498:	2201      	movs	r2, #1
 800b49a:	409a      	lsls	r2, r3
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	651a      	str	r2, [r3, #80]	; 0x50
}
 800b4a0:	46c0      	nop			; (mov r8, r8)
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	b004      	add	sp, #16
 800b4a6:	bd80      	pop	{r7, pc}
 800b4a8:	40020407 	.word	0x40020407
 800b4ac:	40020800 	.word	0x40020800
 800b4b0:	4002081c 	.word	0x4002081c
 800b4b4:	40020880 	.word	0x40020880

0800b4b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b084      	sub	sp, #16
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	685b      	ldr	r3, [r3, #4]
 800b4c4:	227f      	movs	r2, #127	; 0x7f
 800b4c6:	4013      	ands	r3, r2
 800b4c8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	4a0a      	ldr	r2, [pc, #40]	; (800b4f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800b4ce:	4694      	mov	ip, r2
 800b4d0:	4463      	add	r3, ip
 800b4d2:	009b      	lsls	r3, r3, #2
 800b4d4:	001a      	movs	r2, r3
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	4a07      	ldr	r2, [pc, #28]	; (800b4fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800b4de:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	3b01      	subs	r3, #1
 800b4e4:	2203      	movs	r2, #3
 800b4e6:	4013      	ands	r3, r2
 800b4e8:	2201      	movs	r2, #1
 800b4ea:	409a      	lsls	r2, r3
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800b4f0:	46c0      	nop			; (mov r8, r8)
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	b004      	add	sp, #16
 800b4f6:	bd80      	pop	{r7, pc}
 800b4f8:	1000823f 	.word	0x1000823f
 800b4fc:	40020940 	.word	0x40020940

0800b500 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800b500:	b5b0      	push	{r4, r5, r7, lr}
 800b502:	b086      	sub	sp, #24
 800b504:	af00      	add	r7, sp, #0
 800b506:	60f8      	str	r0, [r7, #12]
 800b508:	60b9      	str	r1, [r7, #8]
 800b50a:	603a      	str	r2, [r7, #0]
 800b50c:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800b50e:	4b21      	ldr	r3, [pc, #132]	; (800b594 <HAL_FLASH_Program+0x94>)
 800b510:	781b      	ldrb	r3, [r3, #0]
 800b512:	2b01      	cmp	r3, #1
 800b514:	d101      	bne.n	800b51a <HAL_FLASH_Program+0x1a>
 800b516:	2302      	movs	r3, #2
 800b518:	e038      	b.n	800b58c <HAL_FLASH_Program+0x8c>
 800b51a:	4b1e      	ldr	r3, [pc, #120]	; (800b594 <HAL_FLASH_Program+0x94>)
 800b51c:	2201      	movs	r2, #1
 800b51e:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800b520:	4b1c      	ldr	r3, [pc, #112]	; (800b594 <HAL_FLASH_Program+0x94>)
 800b522:	2200      	movs	r2, #0
 800b524:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800b526:	2517      	movs	r5, #23
 800b528:	197c      	adds	r4, r7, r5
 800b52a:	23fa      	movs	r3, #250	; 0xfa
 800b52c:	009b      	lsls	r3, r3, #2
 800b52e:	0018      	movs	r0, r3
 800b530:	f000 f87a 	bl	800b628 <FLASH_WaitForLastOperation>
 800b534:	0003      	movs	r3, r0
 800b536:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800b538:	197b      	adds	r3, r7, r5
 800b53a:	781b      	ldrb	r3, [r3, #0]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d11f      	bne.n	800b580 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	2b01      	cmp	r3, #1
 800b544:	d106      	bne.n	800b554 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800b546:	683a      	ldr	r2, [r7, #0]
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	68b9      	ldr	r1, [r7, #8]
 800b54c:	0008      	movs	r0, r1
 800b54e:	f000 f8b9 	bl	800b6c4 <FLASH_Program_DoubleWord>
 800b552:	e005      	b.n	800b560 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800b554:	683a      	ldr	r2, [r7, #0]
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	0011      	movs	r1, r2
 800b55a:	0018      	movs	r0, r3
 800b55c:	f011 fbac 	bl	801ccb8 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800b560:	2317      	movs	r3, #23
 800b562:	18fc      	adds	r4, r7, r3
 800b564:	23fa      	movs	r3, #250	; 0xfa
 800b566:	009b      	lsls	r3, r3, #2
 800b568:	0018      	movs	r0, r3
 800b56a:	f000 f85d 	bl	800b628 <FLASH_WaitForLastOperation>
 800b56e:	0003      	movs	r3, r0
 800b570:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 800b572:	4b09      	ldr	r3, [pc, #36]	; (800b598 <HAL_FLASH_Program+0x98>)
 800b574:	695a      	ldr	r2, [r3, #20]
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	43d9      	mvns	r1, r3
 800b57a:	4b07      	ldr	r3, [pc, #28]	; (800b598 <HAL_FLASH_Program+0x98>)
 800b57c:	400a      	ands	r2, r1
 800b57e:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800b580:	4b04      	ldr	r3, [pc, #16]	; (800b594 <HAL_FLASH_Program+0x94>)
 800b582:	2200      	movs	r2, #0
 800b584:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800b586:	2317      	movs	r3, #23
 800b588:	18fb      	adds	r3, r7, r3
 800b58a:	781b      	ldrb	r3, [r3, #0]
}
 800b58c:	0018      	movs	r0, r3
 800b58e:	46bd      	mov	sp, r7
 800b590:	b006      	add	sp, #24
 800b592:	bdb0      	pop	{r4, r5, r7, pc}
 800b594:	20000424 	.word	0x20000424
 800b598:	40022000 	.word	0x40022000

0800b59c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800b59c:	b580      	push	{r7, lr}
 800b59e:	b082      	sub	sp, #8
 800b5a0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800b5a2:	1dfb      	adds	r3, r7, #7
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800b5a8:	4b0b      	ldr	r3, [pc, #44]	; (800b5d8 <HAL_FLASH_Unlock+0x3c>)
 800b5aa:	695b      	ldr	r3, [r3, #20]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	da0c      	bge.n	800b5ca <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800b5b0:	4b09      	ldr	r3, [pc, #36]	; (800b5d8 <HAL_FLASH_Unlock+0x3c>)
 800b5b2:	4a0a      	ldr	r2, [pc, #40]	; (800b5dc <HAL_FLASH_Unlock+0x40>)
 800b5b4:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800b5b6:	4b08      	ldr	r3, [pc, #32]	; (800b5d8 <HAL_FLASH_Unlock+0x3c>)
 800b5b8:	4a09      	ldr	r2, [pc, #36]	; (800b5e0 <HAL_FLASH_Unlock+0x44>)
 800b5ba:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800b5bc:	4b06      	ldr	r3, [pc, #24]	; (800b5d8 <HAL_FLASH_Unlock+0x3c>)
 800b5be:	695b      	ldr	r3, [r3, #20]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	da02      	bge.n	800b5ca <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 800b5c4:	1dfb      	adds	r3, r7, #7
 800b5c6:	2201      	movs	r2, #1
 800b5c8:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800b5ca:	1dfb      	adds	r3, r7, #7
 800b5cc:	781b      	ldrb	r3, [r3, #0]
}
 800b5ce:	0018      	movs	r0, r3
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	b002      	add	sp, #8
 800b5d4:	bd80      	pop	{r7, pc}
 800b5d6:	46c0      	nop			; (mov r8, r8)
 800b5d8:	40022000 	.word	0x40022000
 800b5dc:	45670123 	.word	0x45670123
 800b5e0:	cdef89ab 	.word	0xcdef89ab

0800b5e4 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b082      	sub	sp, #8
 800b5e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800b5ea:	1dfb      	adds	r3, r7, #7
 800b5ec:	2201      	movs	r2, #1
 800b5ee:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800b5f0:	23fa      	movs	r3, #250	; 0xfa
 800b5f2:	009b      	lsls	r3, r3, #2
 800b5f4:	0018      	movs	r0, r3
 800b5f6:	f000 f817 	bl	800b628 <FLASH_WaitForLastOperation>

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800b5fa:	4b0a      	ldr	r3, [pc, #40]	; (800b624 <HAL_FLASH_Lock+0x40>)
 800b5fc:	695a      	ldr	r2, [r3, #20]
 800b5fe:	4b09      	ldr	r3, [pc, #36]	; (800b624 <HAL_FLASH_Lock+0x40>)
 800b600:	2180      	movs	r1, #128	; 0x80
 800b602:	0609      	lsls	r1, r1, #24
 800b604:	430a      	orrs	r2, r1
 800b606:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 800b608:	4b06      	ldr	r3, [pc, #24]	; (800b624 <HAL_FLASH_Lock+0x40>)
 800b60a:	695b      	ldr	r3, [r3, #20]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	da02      	bge.n	800b616 <HAL_FLASH_Lock+0x32>
  {
    status = HAL_OK;
 800b610:	1dfb      	adds	r3, r7, #7
 800b612:	2200      	movs	r2, #0
 800b614:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800b616:	1dfb      	adds	r3, r7, #7
 800b618:	781b      	ldrb	r3, [r3, #0]
}
 800b61a:	0018      	movs	r0, r3
 800b61c:	46bd      	mov	sp, r7
 800b61e:	b002      	add	sp, #8
 800b620:	bd80      	pop	{r7, pc}
 800b622:	46c0      	nop			; (mov r8, r8)
 800b624:	40022000 	.word	0x40022000

0800b628 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b084      	sub	sp, #16
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 800b630:	f7fe fb3a 	bl	8009ca8 <HAL_GetTick>
 800b634:	0003      	movs	r3, r0
 800b636:	60fb      	str	r3, [r7, #12]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
 800b638:	23c0      	movs	r3, #192	; 0xc0
 800b63a:	029b      	lsls	r3, r3, #10
 800b63c:	60bb      	str	r3, [r7, #8]
#else
  error = FLASH_SR_BSY1;
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 800b63e:	e00c      	b.n	800b65a <FLASH_WaitForLastOperation+0x32>
  {
    if(Timeout != HAL_MAX_DELAY)
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	3301      	adds	r3, #1
 800b644:	d009      	beq.n	800b65a <FLASH_WaitForLastOperation+0x32>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800b646:	f7fe fb2f 	bl	8009ca8 <HAL_GetTick>
 800b64a:	0002      	movs	r2, r0
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	1ad3      	subs	r3, r2, r3
 800b650:	687a      	ldr	r2, [r7, #4]
 800b652:	429a      	cmp	r2, r3
 800b654:	d801      	bhi.n	800b65a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800b656:	2303      	movs	r3, #3
 800b658:	e028      	b.n	800b6ac <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & error) != 0x00U)
 800b65a:	4b16      	ldr	r3, [pc, #88]	; (800b6b4 <FLASH_WaitForLastOperation+0x8c>)
 800b65c:	691b      	ldr	r3, [r3, #16]
 800b65e:	68ba      	ldr	r2, [r7, #8]
 800b660:	4013      	ands	r3, r2
 800b662:	d1ed      	bne.n	800b640 <FLASH_WaitForLastOperation+0x18>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 800b664:	4b13      	ldr	r3, [pc, #76]	; (800b6b4 <FLASH_WaitForLastOperation+0x8c>)
 800b666:	691b      	ldr	r3, [r3, #16]
 800b668:	4a13      	ldr	r2, [pc, #76]	; (800b6b8 <FLASH_WaitForLastOperation+0x90>)
 800b66a:	4013      	ands	r3, r2
 800b66c:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 800b66e:	4b11      	ldr	r3, [pc, #68]	; (800b6b4 <FLASH_WaitForLastOperation+0x8c>)
 800b670:	4a12      	ldr	r2, [pc, #72]	; (800b6bc <FLASH_WaitForLastOperation+0x94>)
 800b672:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 800b674:	68bb      	ldr	r3, [r7, #8]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d011      	beq.n	800b69e <FLASH_WaitForLastOperation+0x76>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 800b67a:	4b11      	ldr	r3, [pc, #68]	; (800b6c0 <FLASH_WaitForLastOperation+0x98>)
 800b67c:	68ba      	ldr	r2, [r7, #8]
 800b67e:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 800b680:	2301      	movs	r3, #1
 800b682:	e013      	b.n	800b6ac <FLASH_WaitForLastOperation+0x84>
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
  {
    if(Timeout != HAL_MAX_DELAY)
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	3301      	adds	r3, #1
 800b688:	d009      	beq.n	800b69e <FLASH_WaitForLastOperation+0x76>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800b68a:	f7fe fb0d 	bl	8009ca8 <HAL_GetTick>
 800b68e:	0002      	movs	r2, r0
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	1ad3      	subs	r3, r2, r3
 800b694:	687a      	ldr	r2, [r7, #4]
 800b696:	429a      	cmp	r2, r3
 800b698:	d801      	bhi.n	800b69e <FLASH_WaitForLastOperation+0x76>
      {
        return HAL_TIMEOUT;
 800b69a:	2303      	movs	r3, #3
 800b69c:	e006      	b.n	800b6ac <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800b69e:	4b05      	ldr	r3, [pc, #20]	; (800b6b4 <FLASH_WaitForLastOperation+0x8c>)
 800b6a0:	691a      	ldr	r2, [r3, #16]
 800b6a2:	2380      	movs	r3, #128	; 0x80
 800b6a4:	02db      	lsls	r3, r3, #11
 800b6a6:	4013      	ands	r3, r2
 800b6a8:	d1ec      	bne.n	800b684 <FLASH_WaitForLastOperation+0x5c>
      }
    }
  }

  return HAL_OK;
 800b6aa:	2300      	movs	r3, #0
}
 800b6ac:	0018      	movs	r0, r3
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	b004      	add	sp, #16
 800b6b2:	bd80      	pop	{r7, pc}
 800b6b4:	40022000 	.word	0x40022000
 800b6b8:	0000c3fa 	.word	0x0000c3fa
 800b6bc:	0008c3fb 	.word	0x0008c3fb
 800b6c0:	20000424 	.word	0x20000424

0800b6c4 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800b6c4:	b5b0      	push	{r4, r5, r7, lr}
 800b6c6:	b084      	sub	sp, #16
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	60f8      	str	r0, [r7, #12]
 800b6cc:	603a      	str	r2, [r7, #0]
 800b6ce:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800b6d0:	4b0b      	ldr	r3, [pc, #44]	; (800b700 <FLASH_Program_DoubleWord+0x3c>)
 800b6d2:	695a      	ldr	r2, [r3, #20]
 800b6d4:	4b0a      	ldr	r3, [pc, #40]	; (800b700 <FLASH_Program_DoubleWord+0x3c>)
 800b6d6:	2101      	movs	r1, #1
 800b6d8:	430a      	orrs	r2, r1
 800b6da:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	683a      	ldr	r2, [r7, #0]
 800b6e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800b6e2:	f3bf 8f6f 	isb	sy
}
 800b6e6:	46c0      	nop			; (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	001c      	movs	r4, r3
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	001d      	movs	r5, r3
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	3304      	adds	r3, #4
 800b6f4:	0022      	movs	r2, r4
 800b6f6:	601a      	str	r2, [r3, #0]
}
 800b6f8:	46c0      	nop			; (mov r8, r8)
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	b004      	add	sp, #16
 800b6fe:	bdb0      	pop	{r4, r5, r7, pc}
 800b700:	40022000 	.word	0x40022000

0800b704 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800b704:	b5b0      	push	{r4, r5, r7, lr}
 800b706:	b084      	sub	sp, #16
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
 800b70c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800b70e:	4b33      	ldr	r3, [pc, #204]	; (800b7dc <HAL_FLASHEx_Erase+0xd8>)
 800b710:	781b      	ldrb	r3, [r3, #0]
 800b712:	2b01      	cmp	r3, #1
 800b714:	d101      	bne.n	800b71a <HAL_FLASHEx_Erase+0x16>
 800b716:	2302      	movs	r3, #2
 800b718:	e05c      	b.n	800b7d4 <HAL_FLASHEx_Erase+0xd0>
 800b71a:	4b30      	ldr	r3, [pc, #192]	; (800b7dc <HAL_FLASHEx_Erase+0xd8>)
 800b71c:	2201      	movs	r2, #1
 800b71e:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800b720:	4b2e      	ldr	r3, [pc, #184]	; (800b7dc <HAL_FLASHEx_Erase+0xd8>)
 800b722:	2200      	movs	r2, #0
 800b724:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800b726:	250f      	movs	r5, #15
 800b728:	197c      	adds	r4, r7, r5
 800b72a:	23fa      	movs	r3, #250	; 0xfa
 800b72c:	009b      	lsls	r3, r3, #2
 800b72e:	0018      	movs	r0, r3
 800b730:	f7ff ff7a 	bl	800b628 <FLASH_WaitForLastOperation>
 800b734:	0003      	movs	r3, r0
 800b736:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800b738:	002c      	movs	r4, r5
 800b73a:	193b      	adds	r3, r7, r4
 800b73c:	781b      	ldrb	r3, [r3, #0]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d142      	bne.n	800b7c8 <HAL_FLASHEx_Erase+0xc4>
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
#endif /* FLASH_DBANK_SUPPORT */

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	2b04      	cmp	r3, #4
 800b748:	d10d      	bne.n	800b766 <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	0018      	movs	r0, r3
 800b750:	f000 f848 	bl	800b7e4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800b754:	193c      	adds	r4, r7, r4
 800b756:	23fa      	movs	r3, #250	; 0xfa
 800b758:	009b      	lsls	r3, r3, #2
 800b75a:	0018      	movs	r0, r3
 800b75c:	f7ff ff64 	bl	800b628 <FLASH_WaitForLastOperation>
 800b760:	0003      	movs	r3, r0
 800b762:	7023      	strb	r3, [r4, #0]
 800b764:	e030      	b.n	800b7c8 <HAL_FLASHEx_Erase+0xc4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800b766:	683b      	ldr	r3, [r7, #0]
 800b768:	2201      	movs	r2, #1
 800b76a:	4252      	negs	r2, r2
 800b76c:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	689b      	ldr	r3, [r3, #8]
 800b772:	60bb      	str	r3, [r7, #8]
 800b774:	e01a      	b.n	800b7ac <HAL_FLASHEx_Erase+0xa8>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	685b      	ldr	r3, [r3, #4]
 800b77a:	68ba      	ldr	r2, [r7, #8]
 800b77c:	0011      	movs	r1, r2
 800b77e:	0018      	movs	r0, r3
 800b780:	f000 f844 	bl	800b80c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800b784:	250f      	movs	r5, #15
 800b786:	197c      	adds	r4, r7, r5
 800b788:	23fa      	movs	r3, #250	; 0xfa
 800b78a:	009b      	lsls	r3, r3, #2
 800b78c:	0018      	movs	r0, r3
 800b78e:	f7ff ff4b 	bl	800b628 <FLASH_WaitForLastOperation>
 800b792:	0003      	movs	r3, r0
 800b794:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 800b796:	197b      	adds	r3, r7, r5
 800b798:	781b      	ldrb	r3, [r3, #0]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d003      	beq.n	800b7a6 <HAL_FLASHEx_Erase+0xa2>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 800b79e:	683b      	ldr	r3, [r7, #0]
 800b7a0:	68ba      	ldr	r2, [r7, #8]
 800b7a2:	601a      	str	r2, [r3, #0]
          break;
 800b7a4:	e00a      	b.n	800b7bc <HAL_FLASHEx_Erase+0xb8>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	3301      	adds	r3, #1
 800b7aa:	60bb      	str	r3, [r7, #8]
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	689a      	ldr	r2, [r3, #8]
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	68db      	ldr	r3, [r3, #12]
 800b7b4:	18d3      	adds	r3, r2, r3
 800b7b6:	68ba      	ldr	r2, [r7, #8]
 800b7b8:	429a      	cmp	r2, r3
 800b7ba:	d3dc      	bcc.n	800b776 <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800b7bc:	4b08      	ldr	r3, [pc, #32]	; (800b7e0 <HAL_FLASHEx_Erase+0xdc>)
 800b7be:	695a      	ldr	r2, [r3, #20]
 800b7c0:	4b07      	ldr	r3, [pc, #28]	; (800b7e0 <HAL_FLASHEx_Erase+0xdc>)
 800b7c2:	2102      	movs	r1, #2
 800b7c4:	438a      	bics	r2, r1
 800b7c6:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800b7c8:	4b04      	ldr	r3, [pc, #16]	; (800b7dc <HAL_FLASHEx_Erase+0xd8>)
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800b7ce:	230f      	movs	r3, #15
 800b7d0:	18fb      	adds	r3, r7, r3
 800b7d2:	781b      	ldrb	r3, [r3, #0]
}
 800b7d4:	0018      	movs	r0, r3
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	b004      	add	sp, #16
 800b7da:	bdb0      	pop	{r4, r5, r7, pc}
 800b7dc:	20000424 	.word	0x20000424
 800b7e0:	40022000 	.word	0x40022000

0800b7e4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b082      	sub	sp, #8
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 800b7ec:	4b06      	ldr	r3, [pc, #24]	; (800b808 <FLASH_MassErase+0x24>)
 800b7ee:	695a      	ldr	r2, [r3, #20]
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	431a      	orrs	r2, r3
 800b7f4:	4b04      	ldr	r3, [pc, #16]	; (800b808 <FLASH_MassErase+0x24>)
 800b7f6:	2180      	movs	r1, #128	; 0x80
 800b7f8:	0249      	lsls	r1, r1, #9
 800b7fa:	430a      	orrs	r2, r1
 800b7fc:	615a      	str	r2, [r3, #20]
}
 800b7fe:	46c0      	nop			; (mov r8, r8)
 800b800:	46bd      	mov	sp, r7
 800b802:	b002      	add	sp, #8
 800b804:	bd80      	pop	{r7, pc}
 800b806:	46c0      	nop			; (mov r8, r8)
 800b808:	40022000 	.word	0x40022000

0800b80c <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b084      	sub	sp, #16
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
 800b814:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 800b816:	4b0f      	ldr	r3, [pc, #60]	; (800b854 <FLASH_PageErase+0x48>)
 800b818:	695b      	ldr	r3, [r3, #20]
 800b81a:	4a0f      	ldr	r2, [pc, #60]	; (800b858 <FLASH_PageErase+0x4c>)
 800b81c:	4013      	ands	r3, r2
 800b81e:	60fb      	str	r3, [r7, #12]

#if defined(FLASH_DBANK_SUPPORT)
  /* Check if page has to be erased in bank 1 or 2 */
  if (Banks != FLASH_BANK_1)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2b04      	cmp	r3, #4
 800b824:	d005      	beq.n	800b832 <FLASH_PageErase+0x26>
  {
    tmp |= FLASH_CR_BKER;
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	2280      	movs	r2, #128	; 0x80
 800b82a:	0192      	lsls	r2, r2, #6
 800b82c:	4313      	orrs	r3, r2
 800b82e:	60fb      	str	r3, [r7, #12]
 800b830:	e003      	b.n	800b83a <FLASH_PageErase+0x2e>
  }
  else
  {
    tmp &= ~FLASH_CR_BKER;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	4a09      	ldr	r2, [pc, #36]	; (800b85c <FLASH_PageErase+0x50>)
 800b836:	4013      	ands	r3, r2
 800b838:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	00da      	lsls	r2, r3, #3
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	431a      	orrs	r2, r3
 800b842:	4b04      	ldr	r3, [pc, #16]	; (800b854 <FLASH_PageErase+0x48>)
 800b844:	4906      	ldr	r1, [pc, #24]	; (800b860 <FLASH_PageErase+0x54>)
 800b846:	430a      	orrs	r2, r1
 800b848:	615a      	str	r2, [r3, #20]
}
 800b84a:	46c0      	nop			; (mov r8, r8)
 800b84c:	46bd      	mov	sp, r7
 800b84e:	b004      	add	sp, #16
 800b850:	bd80      	pop	{r7, pc}
 800b852:	46c0      	nop			; (mov r8, r8)
 800b854:	40022000 	.word	0x40022000
 800b858:	ffffe007 	.word	0xffffe007
 800b85c:	ffffdfff 	.word	0xffffdfff
 800b860:	00010002 	.word	0x00010002

0800b864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b086      	sub	sp, #24
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
 800b86c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800b86e:	2300      	movs	r3, #0
 800b870:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b872:	e14d      	b.n	800bb10 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	2101      	movs	r1, #1
 800b87a:	697a      	ldr	r2, [r7, #20]
 800b87c:	4091      	lsls	r1, r2
 800b87e:	000a      	movs	r2, r1
 800b880:	4013      	ands	r3, r2
 800b882:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d100      	bne.n	800b88c <HAL_GPIO_Init+0x28>
 800b88a:	e13e      	b.n	800bb0a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	685b      	ldr	r3, [r3, #4]
 800b890:	2203      	movs	r2, #3
 800b892:	4013      	ands	r3, r2
 800b894:	2b01      	cmp	r3, #1
 800b896:	d005      	beq.n	800b8a4 <HAL_GPIO_Init+0x40>
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	685b      	ldr	r3, [r3, #4]
 800b89c:	2203      	movs	r2, #3
 800b89e:	4013      	ands	r3, r2
 800b8a0:	2b02      	cmp	r3, #2
 800b8a2:	d130      	bne.n	800b906 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	689b      	ldr	r3, [r3, #8]
 800b8a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800b8aa:	697b      	ldr	r3, [r7, #20]
 800b8ac:	005b      	lsls	r3, r3, #1
 800b8ae:	2203      	movs	r2, #3
 800b8b0:	409a      	lsls	r2, r3
 800b8b2:	0013      	movs	r3, r2
 800b8b4:	43da      	mvns	r2, r3
 800b8b6:	693b      	ldr	r3, [r7, #16]
 800b8b8:	4013      	ands	r3, r2
 800b8ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	68da      	ldr	r2, [r3, #12]
 800b8c0:	697b      	ldr	r3, [r7, #20]
 800b8c2:	005b      	lsls	r3, r3, #1
 800b8c4:	409a      	lsls	r2, r3
 800b8c6:	0013      	movs	r3, r2
 800b8c8:	693a      	ldr	r2, [r7, #16]
 800b8ca:	4313      	orrs	r3, r2
 800b8cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	693a      	ldr	r2, [r7, #16]
 800b8d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	685b      	ldr	r3, [r3, #4]
 800b8d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b8da:	2201      	movs	r2, #1
 800b8dc:	697b      	ldr	r3, [r7, #20]
 800b8de:	409a      	lsls	r2, r3
 800b8e0:	0013      	movs	r3, r2
 800b8e2:	43da      	mvns	r2, r3
 800b8e4:	693b      	ldr	r3, [r7, #16]
 800b8e6:	4013      	ands	r3, r2
 800b8e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b8ea:	683b      	ldr	r3, [r7, #0]
 800b8ec:	685b      	ldr	r3, [r3, #4]
 800b8ee:	091b      	lsrs	r3, r3, #4
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	401a      	ands	r2, r3
 800b8f4:	697b      	ldr	r3, [r7, #20]
 800b8f6:	409a      	lsls	r2, r3
 800b8f8:	0013      	movs	r3, r2
 800b8fa:	693a      	ldr	r2, [r7, #16]
 800b8fc:	4313      	orrs	r3, r2
 800b8fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	693a      	ldr	r2, [r7, #16]
 800b904:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	685b      	ldr	r3, [r3, #4]
 800b90a:	2203      	movs	r2, #3
 800b90c:	4013      	ands	r3, r2
 800b90e:	2b03      	cmp	r3, #3
 800b910:	d017      	beq.n	800b942 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	68db      	ldr	r3, [r3, #12]
 800b916:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800b918:	697b      	ldr	r3, [r7, #20]
 800b91a:	005b      	lsls	r3, r3, #1
 800b91c:	2203      	movs	r2, #3
 800b91e:	409a      	lsls	r2, r3
 800b920:	0013      	movs	r3, r2
 800b922:	43da      	mvns	r2, r3
 800b924:	693b      	ldr	r3, [r7, #16]
 800b926:	4013      	ands	r3, r2
 800b928:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	689a      	ldr	r2, [r3, #8]
 800b92e:	697b      	ldr	r3, [r7, #20]
 800b930:	005b      	lsls	r3, r3, #1
 800b932:	409a      	lsls	r2, r3
 800b934:	0013      	movs	r3, r2
 800b936:	693a      	ldr	r2, [r7, #16]
 800b938:	4313      	orrs	r3, r2
 800b93a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	693a      	ldr	r2, [r7, #16]
 800b940:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	685b      	ldr	r3, [r3, #4]
 800b946:	2203      	movs	r2, #3
 800b948:	4013      	ands	r3, r2
 800b94a:	2b02      	cmp	r3, #2
 800b94c:	d123      	bne.n	800b996 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	08da      	lsrs	r2, r3, #3
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	3208      	adds	r2, #8
 800b956:	0092      	lsls	r2, r2, #2
 800b958:	58d3      	ldr	r3, [r2, r3]
 800b95a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800b95c:	697b      	ldr	r3, [r7, #20]
 800b95e:	2207      	movs	r2, #7
 800b960:	4013      	ands	r3, r2
 800b962:	009b      	lsls	r3, r3, #2
 800b964:	220f      	movs	r2, #15
 800b966:	409a      	lsls	r2, r3
 800b968:	0013      	movs	r3, r2
 800b96a:	43da      	mvns	r2, r3
 800b96c:	693b      	ldr	r3, [r7, #16]
 800b96e:	4013      	ands	r3, r2
 800b970:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	691a      	ldr	r2, [r3, #16]
 800b976:	697b      	ldr	r3, [r7, #20]
 800b978:	2107      	movs	r1, #7
 800b97a:	400b      	ands	r3, r1
 800b97c:	009b      	lsls	r3, r3, #2
 800b97e:	409a      	lsls	r2, r3
 800b980:	0013      	movs	r3, r2
 800b982:	693a      	ldr	r2, [r7, #16]
 800b984:	4313      	orrs	r3, r2
 800b986:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800b988:	697b      	ldr	r3, [r7, #20]
 800b98a:	08da      	lsrs	r2, r3, #3
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	3208      	adds	r2, #8
 800b990:	0092      	lsls	r2, r2, #2
 800b992:	6939      	ldr	r1, [r7, #16]
 800b994:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800b99c:	697b      	ldr	r3, [r7, #20]
 800b99e:	005b      	lsls	r3, r3, #1
 800b9a0:	2203      	movs	r2, #3
 800b9a2:	409a      	lsls	r2, r3
 800b9a4:	0013      	movs	r3, r2
 800b9a6:	43da      	mvns	r2, r3
 800b9a8:	693b      	ldr	r3, [r7, #16]
 800b9aa:	4013      	ands	r3, r2
 800b9ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	685b      	ldr	r3, [r3, #4]
 800b9b2:	2203      	movs	r2, #3
 800b9b4:	401a      	ands	r2, r3
 800b9b6:	697b      	ldr	r3, [r7, #20]
 800b9b8:	005b      	lsls	r3, r3, #1
 800b9ba:	409a      	lsls	r2, r3
 800b9bc:	0013      	movs	r3, r2
 800b9be:	693a      	ldr	r2, [r7, #16]
 800b9c0:	4313      	orrs	r3, r2
 800b9c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	693a      	ldr	r2, [r7, #16]
 800b9c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	685a      	ldr	r2, [r3, #4]
 800b9ce:	23c0      	movs	r3, #192	; 0xc0
 800b9d0:	029b      	lsls	r3, r3, #10
 800b9d2:	4013      	ands	r3, r2
 800b9d4:	d100      	bne.n	800b9d8 <HAL_GPIO_Init+0x174>
 800b9d6:	e098      	b.n	800bb0a <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800b9d8:	4a53      	ldr	r2, [pc, #332]	; (800bb28 <HAL_GPIO_Init+0x2c4>)
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	089b      	lsrs	r3, r3, #2
 800b9de:	3318      	adds	r3, #24
 800b9e0:	009b      	lsls	r3, r3, #2
 800b9e2:	589b      	ldr	r3, [r3, r2]
 800b9e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800b9e6:	697b      	ldr	r3, [r7, #20]
 800b9e8:	2203      	movs	r2, #3
 800b9ea:	4013      	ands	r3, r2
 800b9ec:	00db      	lsls	r3, r3, #3
 800b9ee:	220f      	movs	r2, #15
 800b9f0:	409a      	lsls	r2, r3
 800b9f2:	0013      	movs	r3, r2
 800b9f4:	43da      	mvns	r2, r3
 800b9f6:	693b      	ldr	r3, [r7, #16]
 800b9f8:	4013      	ands	r3, r2
 800b9fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800b9fc:	687a      	ldr	r2, [r7, #4]
 800b9fe:	23a0      	movs	r3, #160	; 0xa0
 800ba00:	05db      	lsls	r3, r3, #23
 800ba02:	429a      	cmp	r2, r3
 800ba04:	d019      	beq.n	800ba3a <HAL_GPIO_Init+0x1d6>
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	4a48      	ldr	r2, [pc, #288]	; (800bb2c <HAL_GPIO_Init+0x2c8>)
 800ba0a:	4293      	cmp	r3, r2
 800ba0c:	d013      	beq.n	800ba36 <HAL_GPIO_Init+0x1d2>
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	4a47      	ldr	r2, [pc, #284]	; (800bb30 <HAL_GPIO_Init+0x2cc>)
 800ba12:	4293      	cmp	r3, r2
 800ba14:	d00d      	beq.n	800ba32 <HAL_GPIO_Init+0x1ce>
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	4a46      	ldr	r2, [pc, #280]	; (800bb34 <HAL_GPIO_Init+0x2d0>)
 800ba1a:	4293      	cmp	r3, r2
 800ba1c:	d007      	beq.n	800ba2e <HAL_GPIO_Init+0x1ca>
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	4a45      	ldr	r2, [pc, #276]	; (800bb38 <HAL_GPIO_Init+0x2d4>)
 800ba22:	4293      	cmp	r3, r2
 800ba24:	d101      	bne.n	800ba2a <HAL_GPIO_Init+0x1c6>
 800ba26:	2304      	movs	r3, #4
 800ba28:	e008      	b.n	800ba3c <HAL_GPIO_Init+0x1d8>
 800ba2a:	2305      	movs	r3, #5
 800ba2c:	e006      	b.n	800ba3c <HAL_GPIO_Init+0x1d8>
 800ba2e:	2303      	movs	r3, #3
 800ba30:	e004      	b.n	800ba3c <HAL_GPIO_Init+0x1d8>
 800ba32:	2302      	movs	r3, #2
 800ba34:	e002      	b.n	800ba3c <HAL_GPIO_Init+0x1d8>
 800ba36:	2301      	movs	r3, #1
 800ba38:	e000      	b.n	800ba3c <HAL_GPIO_Init+0x1d8>
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	697a      	ldr	r2, [r7, #20]
 800ba3e:	2103      	movs	r1, #3
 800ba40:	400a      	ands	r2, r1
 800ba42:	00d2      	lsls	r2, r2, #3
 800ba44:	4093      	lsls	r3, r2
 800ba46:	693a      	ldr	r2, [r7, #16]
 800ba48:	4313      	orrs	r3, r2
 800ba4a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800ba4c:	4936      	ldr	r1, [pc, #216]	; (800bb28 <HAL_GPIO_Init+0x2c4>)
 800ba4e:	697b      	ldr	r3, [r7, #20]
 800ba50:	089b      	lsrs	r3, r3, #2
 800ba52:	3318      	adds	r3, #24
 800ba54:	009b      	lsls	r3, r3, #2
 800ba56:	693a      	ldr	r2, [r7, #16]
 800ba58:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ba5a:	4b33      	ldr	r3, [pc, #204]	; (800bb28 <HAL_GPIO_Init+0x2c4>)
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	43da      	mvns	r2, r3
 800ba64:	693b      	ldr	r3, [r7, #16]
 800ba66:	4013      	ands	r3, r2
 800ba68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800ba6a:	683b      	ldr	r3, [r7, #0]
 800ba6c:	685a      	ldr	r2, [r3, #4]
 800ba6e:	2380      	movs	r3, #128	; 0x80
 800ba70:	035b      	lsls	r3, r3, #13
 800ba72:	4013      	ands	r3, r2
 800ba74:	d003      	beq.n	800ba7e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800ba76:	693a      	ldr	r2, [r7, #16]
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	4313      	orrs	r3, r2
 800ba7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ba7e:	4b2a      	ldr	r3, [pc, #168]	; (800bb28 <HAL_GPIO_Init+0x2c4>)
 800ba80:	693a      	ldr	r2, [r7, #16]
 800ba82:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800ba84:	4b28      	ldr	r3, [pc, #160]	; (800bb28 <HAL_GPIO_Init+0x2c4>)
 800ba86:	685b      	ldr	r3, [r3, #4]
 800ba88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	43da      	mvns	r2, r3
 800ba8e:	693b      	ldr	r3, [r7, #16]
 800ba90:	4013      	ands	r3, r2
 800ba92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	685a      	ldr	r2, [r3, #4]
 800ba98:	2380      	movs	r3, #128	; 0x80
 800ba9a:	039b      	lsls	r3, r3, #14
 800ba9c:	4013      	ands	r3, r2
 800ba9e:	d003      	beq.n	800baa8 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 800baa0:	693a      	ldr	r2, [r7, #16]
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	4313      	orrs	r3, r2
 800baa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800baa8:	4b1f      	ldr	r3, [pc, #124]	; (800bb28 <HAL_GPIO_Init+0x2c4>)
 800baaa:	693a      	ldr	r2, [r7, #16]
 800baac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800baae:	4a1e      	ldr	r2, [pc, #120]	; (800bb28 <HAL_GPIO_Init+0x2c4>)
 800bab0:	2384      	movs	r3, #132	; 0x84
 800bab2:	58d3      	ldr	r3, [r2, r3]
 800bab4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	43da      	mvns	r2, r3
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	4013      	ands	r3, r2
 800babe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	685a      	ldr	r2, [r3, #4]
 800bac4:	2380      	movs	r3, #128	; 0x80
 800bac6:	029b      	lsls	r3, r3, #10
 800bac8:	4013      	ands	r3, r2
 800baca:	d003      	beq.n	800bad4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800bacc:	693a      	ldr	r2, [r7, #16]
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	4313      	orrs	r3, r2
 800bad2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800bad4:	4914      	ldr	r1, [pc, #80]	; (800bb28 <HAL_GPIO_Init+0x2c4>)
 800bad6:	2284      	movs	r2, #132	; 0x84
 800bad8:	693b      	ldr	r3, [r7, #16]
 800bada:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800badc:	4a12      	ldr	r2, [pc, #72]	; (800bb28 <HAL_GPIO_Init+0x2c4>)
 800bade:	2380      	movs	r3, #128	; 0x80
 800bae0:	58d3      	ldr	r3, [r2, r3]
 800bae2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	43da      	mvns	r2, r3
 800bae8:	693b      	ldr	r3, [r7, #16]
 800baea:	4013      	ands	r3, r2
 800baec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	685a      	ldr	r2, [r3, #4]
 800baf2:	2380      	movs	r3, #128	; 0x80
 800baf4:	025b      	lsls	r3, r3, #9
 800baf6:	4013      	ands	r3, r2
 800baf8:	d003      	beq.n	800bb02 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800bafa:	693a      	ldr	r2, [r7, #16]
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	4313      	orrs	r3, r2
 800bb00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800bb02:	4909      	ldr	r1, [pc, #36]	; (800bb28 <HAL_GPIO_Init+0x2c4>)
 800bb04:	2280      	movs	r2, #128	; 0x80
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	3301      	adds	r3, #1
 800bb0e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	681a      	ldr	r2, [r3, #0]
 800bb14:	697b      	ldr	r3, [r7, #20]
 800bb16:	40da      	lsrs	r2, r3
 800bb18:	1e13      	subs	r3, r2, #0
 800bb1a:	d000      	beq.n	800bb1e <HAL_GPIO_Init+0x2ba>
 800bb1c:	e6aa      	b.n	800b874 <HAL_GPIO_Init+0x10>
  }
}
 800bb1e:	46c0      	nop			; (mov r8, r8)
 800bb20:	46c0      	nop			; (mov r8, r8)
 800bb22:	46bd      	mov	sp, r7
 800bb24:	b006      	add	sp, #24
 800bb26:	bd80      	pop	{r7, pc}
 800bb28:	40021800 	.word	0x40021800
 800bb2c:	50000400 	.word	0x50000400
 800bb30:	50000800 	.word	0x50000800
 800bb34:	50000c00 	.word	0x50000c00
 800bb38:	50001000 	.word	0x50001000

0800bb3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b082      	sub	sp, #8
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
 800bb44:	0008      	movs	r0, r1
 800bb46:	0011      	movs	r1, r2
 800bb48:	1cbb      	adds	r3, r7, #2
 800bb4a:	1c02      	adds	r2, r0, #0
 800bb4c:	801a      	strh	r2, [r3, #0]
 800bb4e:	1c7b      	adds	r3, r7, #1
 800bb50:	1c0a      	adds	r2, r1, #0
 800bb52:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800bb54:	1c7b      	adds	r3, r7, #1
 800bb56:	781b      	ldrb	r3, [r3, #0]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d004      	beq.n	800bb66 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800bb5c:	1cbb      	adds	r3, r7, #2
 800bb5e:	881a      	ldrh	r2, [r3, #0]
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800bb64:	e003      	b.n	800bb6e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800bb66:	1cbb      	adds	r3, r7, #2
 800bb68:	881a      	ldrh	r2, [r3, #0]
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800bb6e:	46c0      	nop			; (mov r8, r8)
 800bb70:	46bd      	mov	sp, r7
 800bb72:	b002      	add	sp, #8
 800bb74:	bd80      	pop	{r7, pc}
	...

0800bb78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b082      	sub	sp, #8
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	0002      	movs	r2, r0
 800bb80:	1dbb      	adds	r3, r7, #6
 800bb82:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800bb84:	4b10      	ldr	r3, [pc, #64]	; (800bbc8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800bb86:	68db      	ldr	r3, [r3, #12]
 800bb88:	1dba      	adds	r2, r7, #6
 800bb8a:	8812      	ldrh	r2, [r2, #0]
 800bb8c:	4013      	ands	r3, r2
 800bb8e:	d008      	beq.n	800bba2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800bb90:	4b0d      	ldr	r3, [pc, #52]	; (800bbc8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800bb92:	1dba      	adds	r2, r7, #6
 800bb94:	8812      	ldrh	r2, [r2, #0]
 800bb96:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800bb98:	1dbb      	adds	r3, r7, #6
 800bb9a:	881b      	ldrh	r3, [r3, #0]
 800bb9c:	0018      	movs	r0, r3
 800bb9e:	f000 f815 	bl	800bbcc <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800bba2:	4b09      	ldr	r3, [pc, #36]	; (800bbc8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800bba4:	691b      	ldr	r3, [r3, #16]
 800bba6:	1dba      	adds	r2, r7, #6
 800bba8:	8812      	ldrh	r2, [r2, #0]
 800bbaa:	4013      	ands	r3, r2
 800bbac:	d008      	beq.n	800bbc0 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800bbae:	4b06      	ldr	r3, [pc, #24]	; (800bbc8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800bbb0:	1dba      	adds	r2, r7, #6
 800bbb2:	8812      	ldrh	r2, [r2, #0]
 800bbb4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800bbb6:	1dbb      	adds	r3, r7, #6
 800bbb8:	881b      	ldrh	r3, [r3, #0]
 800bbba:	0018      	movs	r0, r3
 800bbbc:	f7fd fd0c 	bl	80095d8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800bbc0:	46c0      	nop			; (mov r8, r8)
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	b002      	add	sp, #8
 800bbc6:	bd80      	pop	{r7, pc}
 800bbc8:	40021800 	.word	0x40021800

0800bbcc <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b082      	sub	sp, #8
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	0002      	movs	r2, r0
 800bbd4:	1dbb      	adds	r3, r7, #6
 800bbd6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800bbd8:	46c0      	nop			; (mov r8, r8)
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	b002      	add	sp, #8
 800bbde:	bd80      	pop	{r7, pc}

0800bbe0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b084      	sub	sp, #16
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800bbe8:	4b19      	ldr	r3, [pc, #100]	; (800bc50 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	4a19      	ldr	r2, [pc, #100]	; (800bc54 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800bbee:	4013      	ands	r3, r2
 800bbf0:	0019      	movs	r1, r3
 800bbf2:	4b17      	ldr	r3, [pc, #92]	; (800bc50 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800bbf4:	687a      	ldr	r2, [r7, #4]
 800bbf6:	430a      	orrs	r2, r1
 800bbf8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800bbfa:	687a      	ldr	r2, [r7, #4]
 800bbfc:	2380      	movs	r3, #128	; 0x80
 800bbfe:	009b      	lsls	r3, r3, #2
 800bc00:	429a      	cmp	r2, r3
 800bc02:	d11f      	bne.n	800bc44 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800bc04:	4b14      	ldr	r3, [pc, #80]	; (800bc58 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800bc06:	681a      	ldr	r2, [r3, #0]
 800bc08:	0013      	movs	r3, r2
 800bc0a:	005b      	lsls	r3, r3, #1
 800bc0c:	189b      	adds	r3, r3, r2
 800bc0e:	005b      	lsls	r3, r3, #1
 800bc10:	4912      	ldr	r1, [pc, #72]	; (800bc5c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800bc12:	0018      	movs	r0, r3
 800bc14:	f7fa faec 	bl	80061f0 <__udivsi3>
 800bc18:	0003      	movs	r3, r0
 800bc1a:	3301      	adds	r3, #1
 800bc1c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800bc1e:	e008      	b.n	800bc32 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d003      	beq.n	800bc2e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	3b01      	subs	r3, #1
 800bc2a:	60fb      	str	r3, [r7, #12]
 800bc2c:	e001      	b.n	800bc32 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800bc2e:	2303      	movs	r3, #3
 800bc30:	e009      	b.n	800bc46 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800bc32:	4b07      	ldr	r3, [pc, #28]	; (800bc50 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800bc34:	695a      	ldr	r2, [r3, #20]
 800bc36:	2380      	movs	r3, #128	; 0x80
 800bc38:	00db      	lsls	r3, r3, #3
 800bc3a:	401a      	ands	r2, r3
 800bc3c:	2380      	movs	r3, #128	; 0x80
 800bc3e:	00db      	lsls	r3, r3, #3
 800bc40:	429a      	cmp	r2, r3
 800bc42:	d0ed      	beq.n	800bc20 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800bc44:	2300      	movs	r3, #0
}
 800bc46:	0018      	movs	r0, r3
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	b004      	add	sp, #16
 800bc4c:	bd80      	pop	{r7, pc}
 800bc4e:	46c0      	nop			; (mov r8, r8)
 800bc50:	40007000 	.word	0x40007000
 800bc54:	fffff9ff 	.word	0xfffff9ff
 800bc58:	2000002c 	.word	0x2000002c
 800bc5c:	000f4240 	.word	0x000f4240

0800bc60 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800bc64:	4b03      	ldr	r3, [pc, #12]	; (800bc74 <LL_RCC_GetAPB1Prescaler+0x14>)
 800bc66:	689a      	ldr	r2, [r3, #8]
 800bc68:	23e0      	movs	r3, #224	; 0xe0
 800bc6a:	01db      	lsls	r3, r3, #7
 800bc6c:	4013      	ands	r3, r2
}
 800bc6e:	0018      	movs	r0, r3
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}
 800bc74:	40021000 	.word	0x40021000

0800bc78 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bc78:	b580      	push	{r7, lr}
 800bc7a:	b088      	sub	sp, #32
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d102      	bne.n	800bc8c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800bc86:	2301      	movs	r3, #1
 800bc88:	f000 fb50 	bl	800c32c <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	2201      	movs	r2, #1
 800bc92:	4013      	ands	r3, r2
 800bc94:	d100      	bne.n	800bc98 <HAL_RCC_OscConfig+0x20>
 800bc96:	e07c      	b.n	800bd92 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bc98:	4bc3      	ldr	r3, [pc, #780]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bc9a:	689b      	ldr	r3, [r3, #8]
 800bc9c:	2238      	movs	r2, #56	; 0x38
 800bc9e:	4013      	ands	r3, r2
 800bca0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bca2:	4bc1      	ldr	r3, [pc, #772]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bca4:	68db      	ldr	r3, [r3, #12]
 800bca6:	2203      	movs	r2, #3
 800bca8:	4013      	ands	r3, r2
 800bcaa:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800bcac:	69bb      	ldr	r3, [r7, #24]
 800bcae:	2b10      	cmp	r3, #16
 800bcb0:	d102      	bne.n	800bcb8 <HAL_RCC_OscConfig+0x40>
 800bcb2:	697b      	ldr	r3, [r7, #20]
 800bcb4:	2b03      	cmp	r3, #3
 800bcb6:	d002      	beq.n	800bcbe <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800bcb8:	69bb      	ldr	r3, [r7, #24]
 800bcba:	2b08      	cmp	r3, #8
 800bcbc:	d10b      	bne.n	800bcd6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bcbe:	4bba      	ldr	r3, [pc, #744]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bcc0:	681a      	ldr	r2, [r3, #0]
 800bcc2:	2380      	movs	r3, #128	; 0x80
 800bcc4:	029b      	lsls	r3, r3, #10
 800bcc6:	4013      	ands	r3, r2
 800bcc8:	d062      	beq.n	800bd90 <HAL_RCC_OscConfig+0x118>
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	685b      	ldr	r3, [r3, #4]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d15e      	bne.n	800bd90 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800bcd2:	2301      	movs	r3, #1
 800bcd4:	e32a      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	685a      	ldr	r2, [r3, #4]
 800bcda:	2380      	movs	r3, #128	; 0x80
 800bcdc:	025b      	lsls	r3, r3, #9
 800bcde:	429a      	cmp	r2, r3
 800bce0:	d107      	bne.n	800bcf2 <HAL_RCC_OscConfig+0x7a>
 800bce2:	4bb1      	ldr	r3, [pc, #708]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bce4:	681a      	ldr	r2, [r3, #0]
 800bce6:	4bb0      	ldr	r3, [pc, #704]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bce8:	2180      	movs	r1, #128	; 0x80
 800bcea:	0249      	lsls	r1, r1, #9
 800bcec:	430a      	orrs	r2, r1
 800bcee:	601a      	str	r2, [r3, #0]
 800bcf0:	e020      	b.n	800bd34 <HAL_RCC_OscConfig+0xbc>
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	685a      	ldr	r2, [r3, #4]
 800bcf6:	23a0      	movs	r3, #160	; 0xa0
 800bcf8:	02db      	lsls	r3, r3, #11
 800bcfa:	429a      	cmp	r2, r3
 800bcfc:	d10e      	bne.n	800bd1c <HAL_RCC_OscConfig+0xa4>
 800bcfe:	4baa      	ldr	r3, [pc, #680]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bd00:	681a      	ldr	r2, [r3, #0]
 800bd02:	4ba9      	ldr	r3, [pc, #676]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bd04:	2180      	movs	r1, #128	; 0x80
 800bd06:	02c9      	lsls	r1, r1, #11
 800bd08:	430a      	orrs	r2, r1
 800bd0a:	601a      	str	r2, [r3, #0]
 800bd0c:	4ba6      	ldr	r3, [pc, #664]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bd0e:	681a      	ldr	r2, [r3, #0]
 800bd10:	4ba5      	ldr	r3, [pc, #660]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bd12:	2180      	movs	r1, #128	; 0x80
 800bd14:	0249      	lsls	r1, r1, #9
 800bd16:	430a      	orrs	r2, r1
 800bd18:	601a      	str	r2, [r3, #0]
 800bd1a:	e00b      	b.n	800bd34 <HAL_RCC_OscConfig+0xbc>
 800bd1c:	4ba2      	ldr	r3, [pc, #648]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bd1e:	681a      	ldr	r2, [r3, #0]
 800bd20:	4ba1      	ldr	r3, [pc, #644]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bd22:	49a2      	ldr	r1, [pc, #648]	; (800bfac <HAL_RCC_OscConfig+0x334>)
 800bd24:	400a      	ands	r2, r1
 800bd26:	601a      	str	r2, [r3, #0]
 800bd28:	4b9f      	ldr	r3, [pc, #636]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bd2a:	681a      	ldr	r2, [r3, #0]
 800bd2c:	4b9e      	ldr	r3, [pc, #632]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bd2e:	49a0      	ldr	r1, [pc, #640]	; (800bfb0 <HAL_RCC_OscConfig+0x338>)
 800bd30:	400a      	ands	r2, r1
 800bd32:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	685b      	ldr	r3, [r3, #4]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d014      	beq.n	800bd66 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd3c:	f7fd ffb4 	bl	8009ca8 <HAL_GetTick>
 800bd40:	0003      	movs	r3, r0
 800bd42:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bd44:	e008      	b.n	800bd58 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bd46:	f7fd ffaf 	bl	8009ca8 <HAL_GetTick>
 800bd4a:	0002      	movs	r2, r0
 800bd4c:	693b      	ldr	r3, [r7, #16]
 800bd4e:	1ad3      	subs	r3, r2, r3
 800bd50:	2b64      	cmp	r3, #100	; 0x64
 800bd52:	d901      	bls.n	800bd58 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800bd54:	2303      	movs	r3, #3
 800bd56:	e2e9      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bd58:	4b93      	ldr	r3, [pc, #588]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bd5a:	681a      	ldr	r2, [r3, #0]
 800bd5c:	2380      	movs	r3, #128	; 0x80
 800bd5e:	029b      	lsls	r3, r3, #10
 800bd60:	4013      	ands	r3, r2
 800bd62:	d0f0      	beq.n	800bd46 <HAL_RCC_OscConfig+0xce>
 800bd64:	e015      	b.n	800bd92 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd66:	f7fd ff9f 	bl	8009ca8 <HAL_GetTick>
 800bd6a:	0003      	movs	r3, r0
 800bd6c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bd6e:	e008      	b.n	800bd82 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bd70:	f7fd ff9a 	bl	8009ca8 <HAL_GetTick>
 800bd74:	0002      	movs	r2, r0
 800bd76:	693b      	ldr	r3, [r7, #16]
 800bd78:	1ad3      	subs	r3, r2, r3
 800bd7a:	2b64      	cmp	r3, #100	; 0x64
 800bd7c:	d901      	bls.n	800bd82 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800bd7e:	2303      	movs	r3, #3
 800bd80:	e2d4      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bd82:	4b89      	ldr	r3, [pc, #548]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bd84:	681a      	ldr	r2, [r3, #0]
 800bd86:	2380      	movs	r3, #128	; 0x80
 800bd88:	029b      	lsls	r3, r3, #10
 800bd8a:	4013      	ands	r3, r2
 800bd8c:	d1f0      	bne.n	800bd70 <HAL_RCC_OscConfig+0xf8>
 800bd8e:	e000      	b.n	800bd92 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bd90:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	2202      	movs	r2, #2
 800bd98:	4013      	ands	r3, r2
 800bd9a:	d100      	bne.n	800bd9e <HAL_RCC_OscConfig+0x126>
 800bd9c:	e099      	b.n	800bed2 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bd9e:	4b82      	ldr	r3, [pc, #520]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bda0:	689b      	ldr	r3, [r3, #8]
 800bda2:	2238      	movs	r2, #56	; 0x38
 800bda4:	4013      	ands	r3, r2
 800bda6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bda8:	4b7f      	ldr	r3, [pc, #508]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bdaa:	68db      	ldr	r3, [r3, #12]
 800bdac:	2203      	movs	r2, #3
 800bdae:	4013      	ands	r3, r2
 800bdb0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800bdb2:	69bb      	ldr	r3, [r7, #24]
 800bdb4:	2b10      	cmp	r3, #16
 800bdb6:	d102      	bne.n	800bdbe <HAL_RCC_OscConfig+0x146>
 800bdb8:	697b      	ldr	r3, [r7, #20]
 800bdba:	2b02      	cmp	r3, #2
 800bdbc:	d002      	beq.n	800bdc4 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800bdbe:	69bb      	ldr	r3, [r7, #24]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d135      	bne.n	800be30 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bdc4:	4b78      	ldr	r3, [pc, #480]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bdc6:	681a      	ldr	r2, [r3, #0]
 800bdc8:	2380      	movs	r3, #128	; 0x80
 800bdca:	00db      	lsls	r3, r3, #3
 800bdcc:	4013      	ands	r3, r2
 800bdce:	d005      	beq.n	800bddc <HAL_RCC_OscConfig+0x164>
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	68db      	ldr	r3, [r3, #12]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d101      	bne.n	800bddc <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800bdd8:	2301      	movs	r3, #1
 800bdda:	e2a7      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bddc:	4b72      	ldr	r3, [pc, #456]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bdde:	685b      	ldr	r3, [r3, #4]
 800bde0:	4a74      	ldr	r2, [pc, #464]	; (800bfb4 <HAL_RCC_OscConfig+0x33c>)
 800bde2:	4013      	ands	r3, r2
 800bde4:	0019      	movs	r1, r3
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	695b      	ldr	r3, [r3, #20]
 800bdea:	021a      	lsls	r2, r3, #8
 800bdec:	4b6e      	ldr	r3, [pc, #440]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bdee:	430a      	orrs	r2, r1
 800bdf0:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800bdf2:	69bb      	ldr	r3, [r7, #24]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d112      	bne.n	800be1e <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800bdf8:	4b6b      	ldr	r3, [pc, #428]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	4a6e      	ldr	r2, [pc, #440]	; (800bfb8 <HAL_RCC_OscConfig+0x340>)
 800bdfe:	4013      	ands	r3, r2
 800be00:	0019      	movs	r1, r3
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	691a      	ldr	r2, [r3, #16]
 800be06:	4b68      	ldr	r3, [pc, #416]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800be08:	430a      	orrs	r2, r1
 800be0a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800be0c:	4b66      	ldr	r3, [pc, #408]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	0adb      	lsrs	r3, r3, #11
 800be12:	2207      	movs	r2, #7
 800be14:	4013      	ands	r3, r2
 800be16:	4a69      	ldr	r2, [pc, #420]	; (800bfbc <HAL_RCC_OscConfig+0x344>)
 800be18:	40da      	lsrs	r2, r3
 800be1a:	4b69      	ldr	r3, [pc, #420]	; (800bfc0 <HAL_RCC_OscConfig+0x348>)
 800be1c:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800be1e:	4b69      	ldr	r3, [pc, #420]	; (800bfc4 <HAL_RCC_OscConfig+0x34c>)
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	0018      	movs	r0, r3
 800be24:	f7fd fd80 	bl	8009928 <HAL_InitTick>
 800be28:	1e03      	subs	r3, r0, #0
 800be2a:	d051      	beq.n	800bed0 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800be2c:	2301      	movs	r3, #1
 800be2e:	e27d      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	68db      	ldr	r3, [r3, #12]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d030      	beq.n	800be9a <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800be38:	4b5b      	ldr	r3, [pc, #364]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	4a5e      	ldr	r2, [pc, #376]	; (800bfb8 <HAL_RCC_OscConfig+0x340>)
 800be3e:	4013      	ands	r3, r2
 800be40:	0019      	movs	r1, r3
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	691a      	ldr	r2, [r3, #16]
 800be46:	4b58      	ldr	r3, [pc, #352]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800be48:	430a      	orrs	r2, r1
 800be4a:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800be4c:	4b56      	ldr	r3, [pc, #344]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800be4e:	681a      	ldr	r2, [r3, #0]
 800be50:	4b55      	ldr	r3, [pc, #340]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800be52:	2180      	movs	r1, #128	; 0x80
 800be54:	0049      	lsls	r1, r1, #1
 800be56:	430a      	orrs	r2, r1
 800be58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be5a:	f7fd ff25 	bl	8009ca8 <HAL_GetTick>
 800be5e:	0003      	movs	r3, r0
 800be60:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800be62:	e008      	b.n	800be76 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800be64:	f7fd ff20 	bl	8009ca8 <HAL_GetTick>
 800be68:	0002      	movs	r2, r0
 800be6a:	693b      	ldr	r3, [r7, #16]
 800be6c:	1ad3      	subs	r3, r2, r3
 800be6e:	2b02      	cmp	r3, #2
 800be70:	d901      	bls.n	800be76 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800be72:	2303      	movs	r3, #3
 800be74:	e25a      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800be76:	4b4c      	ldr	r3, [pc, #304]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800be78:	681a      	ldr	r2, [r3, #0]
 800be7a:	2380      	movs	r3, #128	; 0x80
 800be7c:	00db      	lsls	r3, r3, #3
 800be7e:	4013      	ands	r3, r2
 800be80:	d0f0      	beq.n	800be64 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800be82:	4b49      	ldr	r3, [pc, #292]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800be84:	685b      	ldr	r3, [r3, #4]
 800be86:	4a4b      	ldr	r2, [pc, #300]	; (800bfb4 <HAL_RCC_OscConfig+0x33c>)
 800be88:	4013      	ands	r3, r2
 800be8a:	0019      	movs	r1, r3
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	695b      	ldr	r3, [r3, #20]
 800be90:	021a      	lsls	r2, r3, #8
 800be92:	4b45      	ldr	r3, [pc, #276]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800be94:	430a      	orrs	r2, r1
 800be96:	605a      	str	r2, [r3, #4]
 800be98:	e01b      	b.n	800bed2 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800be9a:	4b43      	ldr	r3, [pc, #268]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800be9c:	681a      	ldr	r2, [r3, #0]
 800be9e:	4b42      	ldr	r3, [pc, #264]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bea0:	4949      	ldr	r1, [pc, #292]	; (800bfc8 <HAL_RCC_OscConfig+0x350>)
 800bea2:	400a      	ands	r2, r1
 800bea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bea6:	f7fd feff 	bl	8009ca8 <HAL_GetTick>
 800beaa:	0003      	movs	r3, r0
 800beac:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800beae:	e008      	b.n	800bec2 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800beb0:	f7fd fefa 	bl	8009ca8 <HAL_GetTick>
 800beb4:	0002      	movs	r2, r0
 800beb6:	693b      	ldr	r3, [r7, #16]
 800beb8:	1ad3      	subs	r3, r2, r3
 800beba:	2b02      	cmp	r3, #2
 800bebc:	d901      	bls.n	800bec2 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800bebe:	2303      	movs	r3, #3
 800bec0:	e234      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bec2:	4b39      	ldr	r3, [pc, #228]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bec4:	681a      	ldr	r2, [r3, #0]
 800bec6:	2380      	movs	r3, #128	; 0x80
 800bec8:	00db      	lsls	r3, r3, #3
 800beca:	4013      	ands	r3, r2
 800becc:	d1f0      	bne.n	800beb0 <HAL_RCC_OscConfig+0x238>
 800bece:	e000      	b.n	800bed2 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bed0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	2208      	movs	r2, #8
 800bed8:	4013      	ands	r3, r2
 800beda:	d047      	beq.n	800bf6c <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800bedc:	4b32      	ldr	r3, [pc, #200]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bede:	689b      	ldr	r3, [r3, #8]
 800bee0:	2238      	movs	r2, #56	; 0x38
 800bee2:	4013      	ands	r3, r2
 800bee4:	2b18      	cmp	r3, #24
 800bee6:	d10a      	bne.n	800befe <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800bee8:	4b2f      	ldr	r3, [pc, #188]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800beea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800beec:	2202      	movs	r2, #2
 800beee:	4013      	ands	r3, r2
 800bef0:	d03c      	beq.n	800bf6c <HAL_RCC_OscConfig+0x2f4>
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	699b      	ldr	r3, [r3, #24]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d138      	bne.n	800bf6c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800befa:	2301      	movs	r3, #1
 800befc:	e216      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	699b      	ldr	r3, [r3, #24]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d019      	beq.n	800bf3a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800bf06:	4b28      	ldr	r3, [pc, #160]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bf08:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800bf0a:	4b27      	ldr	r3, [pc, #156]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bf0c:	2101      	movs	r1, #1
 800bf0e:	430a      	orrs	r2, r1
 800bf10:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf12:	f7fd fec9 	bl	8009ca8 <HAL_GetTick>
 800bf16:	0003      	movs	r3, r0
 800bf18:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bf1a:	e008      	b.n	800bf2e <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bf1c:	f7fd fec4 	bl	8009ca8 <HAL_GetTick>
 800bf20:	0002      	movs	r2, r0
 800bf22:	693b      	ldr	r3, [r7, #16]
 800bf24:	1ad3      	subs	r3, r2, r3
 800bf26:	2b02      	cmp	r3, #2
 800bf28:	d901      	bls.n	800bf2e <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800bf2a:	2303      	movs	r3, #3
 800bf2c:	e1fe      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bf2e:	4b1e      	ldr	r3, [pc, #120]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bf30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf32:	2202      	movs	r2, #2
 800bf34:	4013      	ands	r3, r2
 800bf36:	d0f1      	beq.n	800bf1c <HAL_RCC_OscConfig+0x2a4>
 800bf38:	e018      	b.n	800bf6c <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800bf3a:	4b1b      	ldr	r3, [pc, #108]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bf3c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800bf3e:	4b1a      	ldr	r3, [pc, #104]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bf40:	2101      	movs	r1, #1
 800bf42:	438a      	bics	r2, r1
 800bf44:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf46:	f7fd feaf 	bl	8009ca8 <HAL_GetTick>
 800bf4a:	0003      	movs	r3, r0
 800bf4c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bf4e:	e008      	b.n	800bf62 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bf50:	f7fd feaa 	bl	8009ca8 <HAL_GetTick>
 800bf54:	0002      	movs	r2, r0
 800bf56:	693b      	ldr	r3, [r7, #16]
 800bf58:	1ad3      	subs	r3, r2, r3
 800bf5a:	2b02      	cmp	r3, #2
 800bf5c:	d901      	bls.n	800bf62 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800bf5e:	2303      	movs	r3, #3
 800bf60:	e1e4      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bf62:	4b11      	ldr	r3, [pc, #68]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bf64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf66:	2202      	movs	r2, #2
 800bf68:	4013      	ands	r3, r2
 800bf6a:	d1f1      	bne.n	800bf50 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	2204      	movs	r2, #4
 800bf72:	4013      	ands	r3, r2
 800bf74:	d100      	bne.n	800bf78 <HAL_RCC_OscConfig+0x300>
 800bf76:	e0c7      	b.n	800c108 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bf78:	231f      	movs	r3, #31
 800bf7a:	18fb      	adds	r3, r7, r3
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800bf80:	4b09      	ldr	r3, [pc, #36]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bf82:	689b      	ldr	r3, [r3, #8]
 800bf84:	2238      	movs	r2, #56	; 0x38
 800bf86:	4013      	ands	r3, r2
 800bf88:	2b20      	cmp	r3, #32
 800bf8a:	d11f      	bne.n	800bfcc <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800bf8c:	4b06      	ldr	r3, [pc, #24]	; (800bfa8 <HAL_RCC_OscConfig+0x330>)
 800bf8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bf90:	2202      	movs	r2, #2
 800bf92:	4013      	ands	r3, r2
 800bf94:	d100      	bne.n	800bf98 <HAL_RCC_OscConfig+0x320>
 800bf96:	e0b7      	b.n	800c108 <HAL_RCC_OscConfig+0x490>
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	689b      	ldr	r3, [r3, #8]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d000      	beq.n	800bfa2 <HAL_RCC_OscConfig+0x32a>
 800bfa0:	e0b2      	b.n	800c108 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	e1c2      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
 800bfa6:	46c0      	nop			; (mov r8, r8)
 800bfa8:	40021000 	.word	0x40021000
 800bfac:	fffeffff 	.word	0xfffeffff
 800bfb0:	fffbffff 	.word	0xfffbffff
 800bfb4:	ffff80ff 	.word	0xffff80ff
 800bfb8:	ffffc7ff 	.word	0xffffc7ff
 800bfbc:	00f42400 	.word	0x00f42400
 800bfc0:	2000002c 	.word	0x2000002c
 800bfc4:	20000030 	.word	0x20000030
 800bfc8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800bfcc:	4bb5      	ldr	r3, [pc, #724]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800bfce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bfd0:	2380      	movs	r3, #128	; 0x80
 800bfd2:	055b      	lsls	r3, r3, #21
 800bfd4:	4013      	ands	r3, r2
 800bfd6:	d101      	bne.n	800bfdc <HAL_RCC_OscConfig+0x364>
 800bfd8:	2301      	movs	r3, #1
 800bfda:	e000      	b.n	800bfde <HAL_RCC_OscConfig+0x366>
 800bfdc:	2300      	movs	r3, #0
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d011      	beq.n	800c006 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800bfe2:	4bb0      	ldr	r3, [pc, #704]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800bfe4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bfe6:	4baf      	ldr	r3, [pc, #700]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800bfe8:	2180      	movs	r1, #128	; 0x80
 800bfea:	0549      	lsls	r1, r1, #21
 800bfec:	430a      	orrs	r2, r1
 800bfee:	63da      	str	r2, [r3, #60]	; 0x3c
 800bff0:	4bac      	ldr	r3, [pc, #688]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800bff2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bff4:	2380      	movs	r3, #128	; 0x80
 800bff6:	055b      	lsls	r3, r3, #21
 800bff8:	4013      	ands	r3, r2
 800bffa:	60fb      	str	r3, [r7, #12]
 800bffc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800bffe:	231f      	movs	r3, #31
 800c000:	18fb      	adds	r3, r7, r3
 800c002:	2201      	movs	r2, #1
 800c004:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c006:	4ba8      	ldr	r3, [pc, #672]	; (800c2a8 <HAL_RCC_OscConfig+0x630>)
 800c008:	681a      	ldr	r2, [r3, #0]
 800c00a:	2380      	movs	r3, #128	; 0x80
 800c00c:	005b      	lsls	r3, r3, #1
 800c00e:	4013      	ands	r3, r2
 800c010:	d11a      	bne.n	800c048 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c012:	4ba5      	ldr	r3, [pc, #660]	; (800c2a8 <HAL_RCC_OscConfig+0x630>)
 800c014:	681a      	ldr	r2, [r3, #0]
 800c016:	4ba4      	ldr	r3, [pc, #656]	; (800c2a8 <HAL_RCC_OscConfig+0x630>)
 800c018:	2180      	movs	r1, #128	; 0x80
 800c01a:	0049      	lsls	r1, r1, #1
 800c01c:	430a      	orrs	r2, r1
 800c01e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800c020:	f7fd fe42 	bl	8009ca8 <HAL_GetTick>
 800c024:	0003      	movs	r3, r0
 800c026:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c028:	e008      	b.n	800c03c <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c02a:	f7fd fe3d 	bl	8009ca8 <HAL_GetTick>
 800c02e:	0002      	movs	r2, r0
 800c030:	693b      	ldr	r3, [r7, #16]
 800c032:	1ad3      	subs	r3, r2, r3
 800c034:	2b02      	cmp	r3, #2
 800c036:	d901      	bls.n	800c03c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800c038:	2303      	movs	r3, #3
 800c03a:	e177      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c03c:	4b9a      	ldr	r3, [pc, #616]	; (800c2a8 <HAL_RCC_OscConfig+0x630>)
 800c03e:	681a      	ldr	r2, [r3, #0]
 800c040:	2380      	movs	r3, #128	; 0x80
 800c042:	005b      	lsls	r3, r3, #1
 800c044:	4013      	ands	r3, r2
 800c046:	d0f0      	beq.n	800c02a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	689b      	ldr	r3, [r3, #8]
 800c04c:	2b01      	cmp	r3, #1
 800c04e:	d106      	bne.n	800c05e <HAL_RCC_OscConfig+0x3e6>
 800c050:	4b94      	ldr	r3, [pc, #592]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c052:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c054:	4b93      	ldr	r3, [pc, #588]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c056:	2101      	movs	r1, #1
 800c058:	430a      	orrs	r2, r1
 800c05a:	65da      	str	r2, [r3, #92]	; 0x5c
 800c05c:	e01c      	b.n	800c098 <HAL_RCC_OscConfig+0x420>
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	689b      	ldr	r3, [r3, #8]
 800c062:	2b05      	cmp	r3, #5
 800c064:	d10c      	bne.n	800c080 <HAL_RCC_OscConfig+0x408>
 800c066:	4b8f      	ldr	r3, [pc, #572]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c068:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c06a:	4b8e      	ldr	r3, [pc, #568]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c06c:	2104      	movs	r1, #4
 800c06e:	430a      	orrs	r2, r1
 800c070:	65da      	str	r2, [r3, #92]	; 0x5c
 800c072:	4b8c      	ldr	r3, [pc, #560]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c074:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c076:	4b8b      	ldr	r3, [pc, #556]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c078:	2101      	movs	r1, #1
 800c07a:	430a      	orrs	r2, r1
 800c07c:	65da      	str	r2, [r3, #92]	; 0x5c
 800c07e:	e00b      	b.n	800c098 <HAL_RCC_OscConfig+0x420>
 800c080:	4b88      	ldr	r3, [pc, #544]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c082:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c084:	4b87      	ldr	r3, [pc, #540]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c086:	2101      	movs	r1, #1
 800c088:	438a      	bics	r2, r1
 800c08a:	65da      	str	r2, [r3, #92]	; 0x5c
 800c08c:	4b85      	ldr	r3, [pc, #532]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c08e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c090:	4b84      	ldr	r3, [pc, #528]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c092:	2104      	movs	r1, #4
 800c094:	438a      	bics	r2, r1
 800c096:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	689b      	ldr	r3, [r3, #8]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d014      	beq.n	800c0ca <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c0a0:	f7fd fe02 	bl	8009ca8 <HAL_GetTick>
 800c0a4:	0003      	movs	r3, r0
 800c0a6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c0a8:	e009      	b.n	800c0be <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c0aa:	f7fd fdfd 	bl	8009ca8 <HAL_GetTick>
 800c0ae:	0002      	movs	r2, r0
 800c0b0:	693b      	ldr	r3, [r7, #16]
 800c0b2:	1ad3      	subs	r3, r2, r3
 800c0b4:	4a7d      	ldr	r2, [pc, #500]	; (800c2ac <HAL_RCC_OscConfig+0x634>)
 800c0b6:	4293      	cmp	r3, r2
 800c0b8:	d901      	bls.n	800c0be <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800c0ba:	2303      	movs	r3, #3
 800c0bc:	e136      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c0be:	4b79      	ldr	r3, [pc, #484]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c0c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c0c2:	2202      	movs	r2, #2
 800c0c4:	4013      	ands	r3, r2
 800c0c6:	d0f0      	beq.n	800c0aa <HAL_RCC_OscConfig+0x432>
 800c0c8:	e013      	b.n	800c0f2 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c0ca:	f7fd fded 	bl	8009ca8 <HAL_GetTick>
 800c0ce:	0003      	movs	r3, r0
 800c0d0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c0d2:	e009      	b.n	800c0e8 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c0d4:	f7fd fde8 	bl	8009ca8 <HAL_GetTick>
 800c0d8:	0002      	movs	r2, r0
 800c0da:	693b      	ldr	r3, [r7, #16]
 800c0dc:	1ad3      	subs	r3, r2, r3
 800c0de:	4a73      	ldr	r2, [pc, #460]	; (800c2ac <HAL_RCC_OscConfig+0x634>)
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	d901      	bls.n	800c0e8 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800c0e4:	2303      	movs	r3, #3
 800c0e6:	e121      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c0e8:	4b6e      	ldr	r3, [pc, #440]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c0ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c0ec:	2202      	movs	r2, #2
 800c0ee:	4013      	ands	r3, r2
 800c0f0:	d1f0      	bne.n	800c0d4 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800c0f2:	231f      	movs	r3, #31
 800c0f4:	18fb      	adds	r3, r7, r3
 800c0f6:	781b      	ldrb	r3, [r3, #0]
 800c0f8:	2b01      	cmp	r3, #1
 800c0fa:	d105      	bne.n	800c108 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800c0fc:	4b69      	ldr	r3, [pc, #420]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c0fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c100:	4b68      	ldr	r3, [pc, #416]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c102:	496b      	ldr	r1, [pc, #428]	; (800c2b0 <HAL_RCC_OscConfig+0x638>)
 800c104:	400a      	ands	r2, r1
 800c106:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	2220      	movs	r2, #32
 800c10e:	4013      	ands	r3, r2
 800c110:	d039      	beq.n	800c186 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	69db      	ldr	r3, [r3, #28]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d01b      	beq.n	800c152 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c11a:	4b62      	ldr	r3, [pc, #392]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c11c:	681a      	ldr	r2, [r3, #0]
 800c11e:	4b61      	ldr	r3, [pc, #388]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c120:	2180      	movs	r1, #128	; 0x80
 800c122:	03c9      	lsls	r1, r1, #15
 800c124:	430a      	orrs	r2, r1
 800c126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c128:	f7fd fdbe 	bl	8009ca8 <HAL_GetTick>
 800c12c:	0003      	movs	r3, r0
 800c12e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800c130:	e008      	b.n	800c144 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c132:	f7fd fdb9 	bl	8009ca8 <HAL_GetTick>
 800c136:	0002      	movs	r2, r0
 800c138:	693b      	ldr	r3, [r7, #16]
 800c13a:	1ad3      	subs	r3, r2, r3
 800c13c:	2b02      	cmp	r3, #2
 800c13e:	d901      	bls.n	800c144 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800c140:	2303      	movs	r3, #3
 800c142:	e0f3      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800c144:	4b57      	ldr	r3, [pc, #348]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c146:	681a      	ldr	r2, [r3, #0]
 800c148:	2380      	movs	r3, #128	; 0x80
 800c14a:	041b      	lsls	r3, r3, #16
 800c14c:	4013      	ands	r3, r2
 800c14e:	d0f0      	beq.n	800c132 <HAL_RCC_OscConfig+0x4ba>
 800c150:	e019      	b.n	800c186 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c152:	4b54      	ldr	r3, [pc, #336]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c154:	681a      	ldr	r2, [r3, #0]
 800c156:	4b53      	ldr	r3, [pc, #332]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c158:	4956      	ldr	r1, [pc, #344]	; (800c2b4 <HAL_RCC_OscConfig+0x63c>)
 800c15a:	400a      	ands	r2, r1
 800c15c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c15e:	f7fd fda3 	bl	8009ca8 <HAL_GetTick>
 800c162:	0003      	movs	r3, r0
 800c164:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800c166:	e008      	b.n	800c17a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c168:	f7fd fd9e 	bl	8009ca8 <HAL_GetTick>
 800c16c:	0002      	movs	r2, r0
 800c16e:	693b      	ldr	r3, [r7, #16]
 800c170:	1ad3      	subs	r3, r2, r3
 800c172:	2b02      	cmp	r3, #2
 800c174:	d901      	bls.n	800c17a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800c176:	2303      	movs	r3, #3
 800c178:	e0d8      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800c17a:	4b4a      	ldr	r3, [pc, #296]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c17c:	681a      	ldr	r2, [r3, #0]
 800c17e:	2380      	movs	r3, #128	; 0x80
 800c180:	041b      	lsls	r3, r3, #16
 800c182:	4013      	ands	r3, r2
 800c184:	d1f0      	bne.n	800c168 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	6a1b      	ldr	r3, [r3, #32]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d100      	bne.n	800c190 <HAL_RCC_OscConfig+0x518>
 800c18e:	e0cc      	b.n	800c32a <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c190:	4b44      	ldr	r3, [pc, #272]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c192:	689b      	ldr	r3, [r3, #8]
 800c194:	2238      	movs	r2, #56	; 0x38
 800c196:	4013      	ands	r3, r2
 800c198:	2b10      	cmp	r3, #16
 800c19a:	d100      	bne.n	800c19e <HAL_RCC_OscConfig+0x526>
 800c19c:	e07b      	b.n	800c296 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	6a1b      	ldr	r3, [r3, #32]
 800c1a2:	2b02      	cmp	r3, #2
 800c1a4:	d156      	bne.n	800c254 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c1a6:	4b3f      	ldr	r3, [pc, #252]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c1a8:	681a      	ldr	r2, [r3, #0]
 800c1aa:	4b3e      	ldr	r3, [pc, #248]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c1ac:	4942      	ldr	r1, [pc, #264]	; (800c2b8 <HAL_RCC_OscConfig+0x640>)
 800c1ae:	400a      	ands	r2, r1
 800c1b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c1b2:	f7fd fd79 	bl	8009ca8 <HAL_GetTick>
 800c1b6:	0003      	movs	r3, r0
 800c1b8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c1ba:	e008      	b.n	800c1ce <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c1bc:	f7fd fd74 	bl	8009ca8 <HAL_GetTick>
 800c1c0:	0002      	movs	r2, r0
 800c1c2:	693b      	ldr	r3, [r7, #16]
 800c1c4:	1ad3      	subs	r3, r2, r3
 800c1c6:	2b02      	cmp	r3, #2
 800c1c8:	d901      	bls.n	800c1ce <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800c1ca:	2303      	movs	r3, #3
 800c1cc:	e0ae      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c1ce:	4b35      	ldr	r3, [pc, #212]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c1d0:	681a      	ldr	r2, [r3, #0]
 800c1d2:	2380      	movs	r3, #128	; 0x80
 800c1d4:	049b      	lsls	r3, r3, #18
 800c1d6:	4013      	ands	r3, r2
 800c1d8:	d1f0      	bne.n	800c1bc <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c1da:	4b32      	ldr	r3, [pc, #200]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c1dc:	68db      	ldr	r3, [r3, #12]
 800c1de:	4a37      	ldr	r2, [pc, #220]	; (800c2bc <HAL_RCC_OscConfig+0x644>)
 800c1e0:	4013      	ands	r3, r2
 800c1e2:	0019      	movs	r1, r3
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1ec:	431a      	orrs	r2, r3
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1f2:	021b      	lsls	r3, r3, #8
 800c1f4:	431a      	orrs	r2, r3
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1fa:	431a      	orrs	r2, r3
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c200:	431a      	orrs	r2, r3
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c206:	431a      	orrs	r2, r3
 800c208:	4b26      	ldr	r3, [pc, #152]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c20a:	430a      	orrs	r2, r1
 800c20c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c20e:	4b25      	ldr	r3, [pc, #148]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c210:	681a      	ldr	r2, [r3, #0]
 800c212:	4b24      	ldr	r3, [pc, #144]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c214:	2180      	movs	r1, #128	; 0x80
 800c216:	0449      	lsls	r1, r1, #17
 800c218:	430a      	orrs	r2, r1
 800c21a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800c21c:	4b21      	ldr	r3, [pc, #132]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c21e:	68da      	ldr	r2, [r3, #12]
 800c220:	4b20      	ldr	r3, [pc, #128]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c222:	2180      	movs	r1, #128	; 0x80
 800c224:	0549      	lsls	r1, r1, #21
 800c226:	430a      	orrs	r2, r1
 800c228:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c22a:	f7fd fd3d 	bl	8009ca8 <HAL_GetTick>
 800c22e:	0003      	movs	r3, r0
 800c230:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c232:	e008      	b.n	800c246 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c234:	f7fd fd38 	bl	8009ca8 <HAL_GetTick>
 800c238:	0002      	movs	r2, r0
 800c23a:	693b      	ldr	r3, [r7, #16]
 800c23c:	1ad3      	subs	r3, r2, r3
 800c23e:	2b02      	cmp	r3, #2
 800c240:	d901      	bls.n	800c246 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800c242:	2303      	movs	r3, #3
 800c244:	e072      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c246:	4b17      	ldr	r3, [pc, #92]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c248:	681a      	ldr	r2, [r3, #0]
 800c24a:	2380      	movs	r3, #128	; 0x80
 800c24c:	049b      	lsls	r3, r3, #18
 800c24e:	4013      	ands	r3, r2
 800c250:	d0f0      	beq.n	800c234 <HAL_RCC_OscConfig+0x5bc>
 800c252:	e06a      	b.n	800c32a <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c254:	4b13      	ldr	r3, [pc, #76]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c256:	681a      	ldr	r2, [r3, #0]
 800c258:	4b12      	ldr	r3, [pc, #72]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c25a:	4917      	ldr	r1, [pc, #92]	; (800c2b8 <HAL_RCC_OscConfig+0x640>)
 800c25c:	400a      	ands	r2, r1
 800c25e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c260:	f7fd fd22 	bl	8009ca8 <HAL_GetTick>
 800c264:	0003      	movs	r3, r0
 800c266:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c268:	e008      	b.n	800c27c <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c26a:	f7fd fd1d 	bl	8009ca8 <HAL_GetTick>
 800c26e:	0002      	movs	r2, r0
 800c270:	693b      	ldr	r3, [r7, #16]
 800c272:	1ad3      	subs	r3, r2, r3
 800c274:	2b02      	cmp	r3, #2
 800c276:	d901      	bls.n	800c27c <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800c278:	2303      	movs	r3, #3
 800c27a:	e057      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c27c:	4b09      	ldr	r3, [pc, #36]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c27e:	681a      	ldr	r2, [r3, #0]
 800c280:	2380      	movs	r3, #128	; 0x80
 800c282:	049b      	lsls	r3, r3, #18
 800c284:	4013      	ands	r3, r2
 800c286:	d1f0      	bne.n	800c26a <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800c288:	4b06      	ldr	r3, [pc, #24]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c28a:	68da      	ldr	r2, [r3, #12]
 800c28c:	4b05      	ldr	r3, [pc, #20]	; (800c2a4 <HAL_RCC_OscConfig+0x62c>)
 800c28e:	490c      	ldr	r1, [pc, #48]	; (800c2c0 <HAL_RCC_OscConfig+0x648>)
 800c290:	400a      	ands	r2, r1
 800c292:	60da      	str	r2, [r3, #12]
 800c294:	e049      	b.n	800c32a <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	6a1b      	ldr	r3, [r3, #32]
 800c29a:	2b01      	cmp	r3, #1
 800c29c:	d112      	bne.n	800c2c4 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800c29e:	2301      	movs	r3, #1
 800c2a0:	e044      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
 800c2a2:	46c0      	nop			; (mov r8, r8)
 800c2a4:	40021000 	.word	0x40021000
 800c2a8:	40007000 	.word	0x40007000
 800c2ac:	00001388 	.word	0x00001388
 800c2b0:	efffffff 	.word	0xefffffff
 800c2b4:	ffbfffff 	.word	0xffbfffff
 800c2b8:	feffffff 	.word	0xfeffffff
 800c2bc:	11c1808c 	.word	0x11c1808c
 800c2c0:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800c2c4:	4b1b      	ldr	r3, [pc, #108]	; (800c334 <HAL_RCC_OscConfig+0x6bc>)
 800c2c6:	68db      	ldr	r3, [r3, #12]
 800c2c8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c2ca:	697b      	ldr	r3, [r7, #20]
 800c2cc:	2203      	movs	r2, #3
 800c2ce:	401a      	ands	r2, r3
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2d4:	429a      	cmp	r2, r3
 800c2d6:	d126      	bne.n	800c326 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c2d8:	697b      	ldr	r3, [r7, #20]
 800c2da:	2270      	movs	r2, #112	; 0x70
 800c2dc:	401a      	ands	r2, r3
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c2e2:	429a      	cmp	r2, r3
 800c2e4:	d11f      	bne.n	800c326 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c2e6:	697a      	ldr	r2, [r7, #20]
 800c2e8:	23fe      	movs	r3, #254	; 0xfe
 800c2ea:	01db      	lsls	r3, r3, #7
 800c2ec:	401a      	ands	r2, r3
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2f2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c2f4:	429a      	cmp	r2, r3
 800c2f6:	d116      	bne.n	800c326 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c2f8:	697a      	ldr	r2, [r7, #20]
 800c2fa:	23f8      	movs	r3, #248	; 0xf8
 800c2fc:	039b      	lsls	r3, r3, #14
 800c2fe:	401a      	ands	r2, r3
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c304:	429a      	cmp	r2, r3
 800c306:	d10e      	bne.n	800c326 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c308:	697a      	ldr	r2, [r7, #20]
 800c30a:	23e0      	movs	r3, #224	; 0xe0
 800c30c:	051b      	lsls	r3, r3, #20
 800c30e:	401a      	ands	r2, r3
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c314:	429a      	cmp	r2, r3
 800c316:	d106      	bne.n	800c326 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800c318:	697b      	ldr	r3, [r7, #20]
 800c31a:	0f5b      	lsrs	r3, r3, #29
 800c31c:	075a      	lsls	r2, r3, #29
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c322:	429a      	cmp	r2, r3
 800c324:	d001      	beq.n	800c32a <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800c326:	2301      	movs	r3, #1
 800c328:	e000      	b.n	800c32c <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800c32a:	2300      	movs	r3, #0
}
 800c32c:	0018      	movs	r0, r3
 800c32e:	46bd      	mov	sp, r7
 800c330:	b008      	add	sp, #32
 800c332:	bd80      	pop	{r7, pc}
 800c334:	40021000 	.word	0x40021000

0800c338 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c338:	b580      	push	{r7, lr}
 800c33a:	b084      	sub	sp, #16
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	6078      	str	r0, [r7, #4]
 800c340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d101      	bne.n	800c34c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c348:	2301      	movs	r3, #1
 800c34a:	e0e9      	b.n	800c520 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c34c:	4b76      	ldr	r3, [pc, #472]	; (800c528 <HAL_RCC_ClockConfig+0x1f0>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	2207      	movs	r2, #7
 800c352:	4013      	ands	r3, r2
 800c354:	683a      	ldr	r2, [r7, #0]
 800c356:	429a      	cmp	r2, r3
 800c358:	d91e      	bls.n	800c398 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c35a:	4b73      	ldr	r3, [pc, #460]	; (800c528 <HAL_RCC_ClockConfig+0x1f0>)
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	2207      	movs	r2, #7
 800c360:	4393      	bics	r3, r2
 800c362:	0019      	movs	r1, r3
 800c364:	4b70      	ldr	r3, [pc, #448]	; (800c528 <HAL_RCC_ClockConfig+0x1f0>)
 800c366:	683a      	ldr	r2, [r7, #0]
 800c368:	430a      	orrs	r2, r1
 800c36a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c36c:	f7fd fc9c 	bl	8009ca8 <HAL_GetTick>
 800c370:	0003      	movs	r3, r0
 800c372:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c374:	e009      	b.n	800c38a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c376:	f7fd fc97 	bl	8009ca8 <HAL_GetTick>
 800c37a:	0002      	movs	r2, r0
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	1ad3      	subs	r3, r2, r3
 800c380:	4a6a      	ldr	r2, [pc, #424]	; (800c52c <HAL_RCC_ClockConfig+0x1f4>)
 800c382:	4293      	cmp	r3, r2
 800c384:	d901      	bls.n	800c38a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800c386:	2303      	movs	r3, #3
 800c388:	e0ca      	b.n	800c520 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c38a:	4b67      	ldr	r3, [pc, #412]	; (800c528 <HAL_RCC_ClockConfig+0x1f0>)
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	2207      	movs	r2, #7
 800c390:	4013      	ands	r3, r2
 800c392:	683a      	ldr	r2, [r7, #0]
 800c394:	429a      	cmp	r2, r3
 800c396:	d1ee      	bne.n	800c376 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	2202      	movs	r2, #2
 800c39e:	4013      	ands	r3, r2
 800c3a0:	d015      	beq.n	800c3ce <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	2204      	movs	r2, #4
 800c3a8:	4013      	ands	r3, r2
 800c3aa:	d006      	beq.n	800c3ba <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800c3ac:	4b60      	ldr	r3, [pc, #384]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c3ae:	689a      	ldr	r2, [r3, #8]
 800c3b0:	4b5f      	ldr	r3, [pc, #380]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c3b2:	21e0      	movs	r1, #224	; 0xe0
 800c3b4:	01c9      	lsls	r1, r1, #7
 800c3b6:	430a      	orrs	r2, r1
 800c3b8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c3ba:	4b5d      	ldr	r3, [pc, #372]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c3bc:	689b      	ldr	r3, [r3, #8]
 800c3be:	4a5d      	ldr	r2, [pc, #372]	; (800c534 <HAL_RCC_ClockConfig+0x1fc>)
 800c3c0:	4013      	ands	r3, r2
 800c3c2:	0019      	movs	r1, r3
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	689a      	ldr	r2, [r3, #8]
 800c3c8:	4b59      	ldr	r3, [pc, #356]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c3ca:	430a      	orrs	r2, r1
 800c3cc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	2201      	movs	r2, #1
 800c3d4:	4013      	ands	r3, r2
 800c3d6:	d057      	beq.n	800c488 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	685b      	ldr	r3, [r3, #4]
 800c3dc:	2b01      	cmp	r3, #1
 800c3de:	d107      	bne.n	800c3f0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c3e0:	4b53      	ldr	r3, [pc, #332]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c3e2:	681a      	ldr	r2, [r3, #0]
 800c3e4:	2380      	movs	r3, #128	; 0x80
 800c3e6:	029b      	lsls	r3, r3, #10
 800c3e8:	4013      	ands	r3, r2
 800c3ea:	d12b      	bne.n	800c444 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	e097      	b.n	800c520 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	685b      	ldr	r3, [r3, #4]
 800c3f4:	2b02      	cmp	r3, #2
 800c3f6:	d107      	bne.n	800c408 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c3f8:	4b4d      	ldr	r3, [pc, #308]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c3fa:	681a      	ldr	r2, [r3, #0]
 800c3fc:	2380      	movs	r3, #128	; 0x80
 800c3fe:	049b      	lsls	r3, r3, #18
 800c400:	4013      	ands	r3, r2
 800c402:	d11f      	bne.n	800c444 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c404:	2301      	movs	r3, #1
 800c406:	e08b      	b.n	800c520 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	685b      	ldr	r3, [r3, #4]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d107      	bne.n	800c420 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c410:	4b47      	ldr	r3, [pc, #284]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c412:	681a      	ldr	r2, [r3, #0]
 800c414:	2380      	movs	r3, #128	; 0x80
 800c416:	00db      	lsls	r3, r3, #3
 800c418:	4013      	ands	r3, r2
 800c41a:	d113      	bne.n	800c444 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c41c:	2301      	movs	r3, #1
 800c41e:	e07f      	b.n	800c520 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	685b      	ldr	r3, [r3, #4]
 800c424:	2b03      	cmp	r3, #3
 800c426:	d106      	bne.n	800c436 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c428:	4b41      	ldr	r3, [pc, #260]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c42a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c42c:	2202      	movs	r2, #2
 800c42e:	4013      	ands	r3, r2
 800c430:	d108      	bne.n	800c444 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c432:	2301      	movs	r3, #1
 800c434:	e074      	b.n	800c520 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c436:	4b3e      	ldr	r3, [pc, #248]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c438:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c43a:	2202      	movs	r2, #2
 800c43c:	4013      	ands	r3, r2
 800c43e:	d101      	bne.n	800c444 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c440:	2301      	movs	r3, #1
 800c442:	e06d      	b.n	800c520 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c444:	4b3a      	ldr	r3, [pc, #232]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c446:	689b      	ldr	r3, [r3, #8]
 800c448:	2207      	movs	r2, #7
 800c44a:	4393      	bics	r3, r2
 800c44c:	0019      	movs	r1, r3
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	685a      	ldr	r2, [r3, #4]
 800c452:	4b37      	ldr	r3, [pc, #220]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c454:	430a      	orrs	r2, r1
 800c456:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c458:	f7fd fc26 	bl	8009ca8 <HAL_GetTick>
 800c45c:	0003      	movs	r3, r0
 800c45e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c460:	e009      	b.n	800c476 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c462:	f7fd fc21 	bl	8009ca8 <HAL_GetTick>
 800c466:	0002      	movs	r2, r0
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	1ad3      	subs	r3, r2, r3
 800c46c:	4a2f      	ldr	r2, [pc, #188]	; (800c52c <HAL_RCC_ClockConfig+0x1f4>)
 800c46e:	4293      	cmp	r3, r2
 800c470:	d901      	bls.n	800c476 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800c472:	2303      	movs	r3, #3
 800c474:	e054      	b.n	800c520 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c476:	4b2e      	ldr	r3, [pc, #184]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c478:	689b      	ldr	r3, [r3, #8]
 800c47a:	2238      	movs	r2, #56	; 0x38
 800c47c:	401a      	ands	r2, r3
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	685b      	ldr	r3, [r3, #4]
 800c482:	00db      	lsls	r3, r3, #3
 800c484:	429a      	cmp	r2, r3
 800c486:	d1ec      	bne.n	800c462 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c488:	4b27      	ldr	r3, [pc, #156]	; (800c528 <HAL_RCC_ClockConfig+0x1f0>)
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	2207      	movs	r2, #7
 800c48e:	4013      	ands	r3, r2
 800c490:	683a      	ldr	r2, [r7, #0]
 800c492:	429a      	cmp	r2, r3
 800c494:	d21e      	bcs.n	800c4d4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c496:	4b24      	ldr	r3, [pc, #144]	; (800c528 <HAL_RCC_ClockConfig+0x1f0>)
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	2207      	movs	r2, #7
 800c49c:	4393      	bics	r3, r2
 800c49e:	0019      	movs	r1, r3
 800c4a0:	4b21      	ldr	r3, [pc, #132]	; (800c528 <HAL_RCC_ClockConfig+0x1f0>)
 800c4a2:	683a      	ldr	r2, [r7, #0]
 800c4a4:	430a      	orrs	r2, r1
 800c4a6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c4a8:	f7fd fbfe 	bl	8009ca8 <HAL_GetTick>
 800c4ac:	0003      	movs	r3, r0
 800c4ae:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c4b0:	e009      	b.n	800c4c6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c4b2:	f7fd fbf9 	bl	8009ca8 <HAL_GetTick>
 800c4b6:	0002      	movs	r2, r0
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	1ad3      	subs	r3, r2, r3
 800c4bc:	4a1b      	ldr	r2, [pc, #108]	; (800c52c <HAL_RCC_ClockConfig+0x1f4>)
 800c4be:	4293      	cmp	r3, r2
 800c4c0:	d901      	bls.n	800c4c6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800c4c2:	2303      	movs	r3, #3
 800c4c4:	e02c      	b.n	800c520 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c4c6:	4b18      	ldr	r3, [pc, #96]	; (800c528 <HAL_RCC_ClockConfig+0x1f0>)
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	2207      	movs	r2, #7
 800c4cc:	4013      	ands	r3, r2
 800c4ce:	683a      	ldr	r2, [r7, #0]
 800c4d0:	429a      	cmp	r2, r3
 800c4d2:	d1ee      	bne.n	800c4b2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	2204      	movs	r2, #4
 800c4da:	4013      	ands	r3, r2
 800c4dc:	d009      	beq.n	800c4f2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800c4de:	4b14      	ldr	r3, [pc, #80]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c4e0:	689b      	ldr	r3, [r3, #8]
 800c4e2:	4a15      	ldr	r2, [pc, #84]	; (800c538 <HAL_RCC_ClockConfig+0x200>)
 800c4e4:	4013      	ands	r3, r2
 800c4e6:	0019      	movs	r1, r3
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	68da      	ldr	r2, [r3, #12]
 800c4ec:	4b10      	ldr	r3, [pc, #64]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c4ee:	430a      	orrs	r2, r1
 800c4f0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800c4f2:	f000 f829 	bl	800c548 <HAL_RCC_GetSysClockFreq>
 800c4f6:	0001      	movs	r1, r0
 800c4f8:	4b0d      	ldr	r3, [pc, #52]	; (800c530 <HAL_RCC_ClockConfig+0x1f8>)
 800c4fa:	689b      	ldr	r3, [r3, #8]
 800c4fc:	0a1b      	lsrs	r3, r3, #8
 800c4fe:	220f      	movs	r2, #15
 800c500:	401a      	ands	r2, r3
 800c502:	4b0e      	ldr	r3, [pc, #56]	; (800c53c <HAL_RCC_ClockConfig+0x204>)
 800c504:	0092      	lsls	r2, r2, #2
 800c506:	58d3      	ldr	r3, [r2, r3]
 800c508:	221f      	movs	r2, #31
 800c50a:	4013      	ands	r3, r2
 800c50c:	000a      	movs	r2, r1
 800c50e:	40da      	lsrs	r2, r3
 800c510:	4b0b      	ldr	r3, [pc, #44]	; (800c540 <HAL_RCC_ClockConfig+0x208>)
 800c512:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c514:	4b0b      	ldr	r3, [pc, #44]	; (800c544 <HAL_RCC_ClockConfig+0x20c>)
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	0018      	movs	r0, r3
 800c51a:	f7fd fa05 	bl	8009928 <HAL_InitTick>
 800c51e:	0003      	movs	r3, r0
}
 800c520:	0018      	movs	r0, r3
 800c522:	46bd      	mov	sp, r7
 800c524:	b004      	add	sp, #16
 800c526:	bd80      	pop	{r7, pc}
 800c528:	40022000 	.word	0x40022000
 800c52c:	00001388 	.word	0x00001388
 800c530:	40021000 	.word	0x40021000
 800c534:	fffff0ff 	.word	0xfffff0ff
 800c538:	ffff8fff 	.word	0xffff8fff
 800c53c:	0801dca0 	.word	0x0801dca0
 800c540:	2000002c 	.word	0x2000002c
 800c544:	20000030 	.word	0x20000030

0800c548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b086      	sub	sp, #24
 800c54c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c54e:	4b3c      	ldr	r3, [pc, #240]	; (800c640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c550:	689b      	ldr	r3, [r3, #8]
 800c552:	2238      	movs	r2, #56	; 0x38
 800c554:	4013      	ands	r3, r2
 800c556:	d10f      	bne.n	800c578 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800c558:	4b39      	ldr	r3, [pc, #228]	; (800c640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	0adb      	lsrs	r3, r3, #11
 800c55e:	2207      	movs	r2, #7
 800c560:	4013      	ands	r3, r2
 800c562:	2201      	movs	r2, #1
 800c564:	409a      	lsls	r2, r3
 800c566:	0013      	movs	r3, r2
 800c568:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800c56a:	6839      	ldr	r1, [r7, #0]
 800c56c:	4835      	ldr	r0, [pc, #212]	; (800c644 <HAL_RCC_GetSysClockFreq+0xfc>)
 800c56e:	f7f9 fe3f 	bl	80061f0 <__udivsi3>
 800c572:	0003      	movs	r3, r0
 800c574:	613b      	str	r3, [r7, #16]
 800c576:	e05d      	b.n	800c634 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800c578:	4b31      	ldr	r3, [pc, #196]	; (800c640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c57a:	689b      	ldr	r3, [r3, #8]
 800c57c:	2238      	movs	r2, #56	; 0x38
 800c57e:	4013      	ands	r3, r2
 800c580:	2b08      	cmp	r3, #8
 800c582:	d102      	bne.n	800c58a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c584:	4b30      	ldr	r3, [pc, #192]	; (800c648 <HAL_RCC_GetSysClockFreq+0x100>)
 800c586:	613b      	str	r3, [r7, #16]
 800c588:	e054      	b.n	800c634 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c58a:	4b2d      	ldr	r3, [pc, #180]	; (800c640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c58c:	689b      	ldr	r3, [r3, #8]
 800c58e:	2238      	movs	r2, #56	; 0x38
 800c590:	4013      	ands	r3, r2
 800c592:	2b10      	cmp	r3, #16
 800c594:	d138      	bne.n	800c608 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800c596:	4b2a      	ldr	r3, [pc, #168]	; (800c640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c598:	68db      	ldr	r3, [r3, #12]
 800c59a:	2203      	movs	r2, #3
 800c59c:	4013      	ands	r3, r2
 800c59e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c5a0:	4b27      	ldr	r3, [pc, #156]	; (800c640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c5a2:	68db      	ldr	r3, [r3, #12]
 800c5a4:	091b      	lsrs	r3, r3, #4
 800c5a6:	2207      	movs	r2, #7
 800c5a8:	4013      	ands	r3, r2
 800c5aa:	3301      	adds	r3, #1
 800c5ac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	2b03      	cmp	r3, #3
 800c5b2:	d10d      	bne.n	800c5d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c5b4:	68b9      	ldr	r1, [r7, #8]
 800c5b6:	4824      	ldr	r0, [pc, #144]	; (800c648 <HAL_RCC_GetSysClockFreq+0x100>)
 800c5b8:	f7f9 fe1a 	bl	80061f0 <__udivsi3>
 800c5bc:	0003      	movs	r3, r0
 800c5be:	0019      	movs	r1, r3
 800c5c0:	4b1f      	ldr	r3, [pc, #124]	; (800c640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c5c2:	68db      	ldr	r3, [r3, #12]
 800c5c4:	0a1b      	lsrs	r3, r3, #8
 800c5c6:	227f      	movs	r2, #127	; 0x7f
 800c5c8:	4013      	ands	r3, r2
 800c5ca:	434b      	muls	r3, r1
 800c5cc:	617b      	str	r3, [r7, #20]
        break;
 800c5ce:	e00d      	b.n	800c5ec <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800c5d0:	68b9      	ldr	r1, [r7, #8]
 800c5d2:	481c      	ldr	r0, [pc, #112]	; (800c644 <HAL_RCC_GetSysClockFreq+0xfc>)
 800c5d4:	f7f9 fe0c 	bl	80061f0 <__udivsi3>
 800c5d8:	0003      	movs	r3, r0
 800c5da:	0019      	movs	r1, r3
 800c5dc:	4b18      	ldr	r3, [pc, #96]	; (800c640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c5de:	68db      	ldr	r3, [r3, #12]
 800c5e0:	0a1b      	lsrs	r3, r3, #8
 800c5e2:	227f      	movs	r2, #127	; 0x7f
 800c5e4:	4013      	ands	r3, r2
 800c5e6:	434b      	muls	r3, r1
 800c5e8:	617b      	str	r3, [r7, #20]
        break;
 800c5ea:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800c5ec:	4b14      	ldr	r3, [pc, #80]	; (800c640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c5ee:	68db      	ldr	r3, [r3, #12]
 800c5f0:	0f5b      	lsrs	r3, r3, #29
 800c5f2:	2207      	movs	r2, #7
 800c5f4:	4013      	ands	r3, r2
 800c5f6:	3301      	adds	r3, #1
 800c5f8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800c5fa:	6879      	ldr	r1, [r7, #4]
 800c5fc:	6978      	ldr	r0, [r7, #20]
 800c5fe:	f7f9 fdf7 	bl	80061f0 <__udivsi3>
 800c602:	0003      	movs	r3, r0
 800c604:	613b      	str	r3, [r7, #16]
 800c606:	e015      	b.n	800c634 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800c608:	4b0d      	ldr	r3, [pc, #52]	; (800c640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c60a:	689b      	ldr	r3, [r3, #8]
 800c60c:	2238      	movs	r2, #56	; 0x38
 800c60e:	4013      	ands	r3, r2
 800c610:	2b20      	cmp	r3, #32
 800c612:	d103      	bne.n	800c61c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800c614:	2380      	movs	r3, #128	; 0x80
 800c616:	021b      	lsls	r3, r3, #8
 800c618:	613b      	str	r3, [r7, #16]
 800c61a:	e00b      	b.n	800c634 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800c61c:	4b08      	ldr	r3, [pc, #32]	; (800c640 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c61e:	689b      	ldr	r3, [r3, #8]
 800c620:	2238      	movs	r2, #56	; 0x38
 800c622:	4013      	ands	r3, r2
 800c624:	2b18      	cmp	r3, #24
 800c626:	d103      	bne.n	800c630 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800c628:	23fa      	movs	r3, #250	; 0xfa
 800c62a:	01db      	lsls	r3, r3, #7
 800c62c:	613b      	str	r3, [r7, #16]
 800c62e:	e001      	b.n	800c634 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800c630:	2300      	movs	r3, #0
 800c632:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800c634:	693b      	ldr	r3, [r7, #16]
}
 800c636:	0018      	movs	r0, r3
 800c638:	46bd      	mov	sp, r7
 800c63a:	b006      	add	sp, #24
 800c63c:	bd80      	pop	{r7, pc}
 800c63e:	46c0      	nop			; (mov r8, r8)
 800c640:	40021000 	.word	0x40021000
 800c644:	00f42400 	.word	0x00f42400
 800c648:	007a1200 	.word	0x007a1200

0800c64c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c650:	4b02      	ldr	r3, [pc, #8]	; (800c65c <HAL_RCC_GetHCLKFreq+0x10>)
 800c652:	681b      	ldr	r3, [r3, #0]
}
 800c654:	0018      	movs	r0, r3
 800c656:	46bd      	mov	sp, r7
 800c658:	bd80      	pop	{r7, pc}
 800c65a:	46c0      	nop			; (mov r8, r8)
 800c65c:	2000002c 	.word	0x2000002c

0800c660 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c660:	b5b0      	push	{r4, r5, r7, lr}
 800c662:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800c664:	f7ff fff2 	bl	800c64c <HAL_RCC_GetHCLKFreq>
 800c668:	0004      	movs	r4, r0
 800c66a:	f7ff faf9 	bl	800bc60 <LL_RCC_GetAPB1Prescaler>
 800c66e:	0003      	movs	r3, r0
 800c670:	0b1a      	lsrs	r2, r3, #12
 800c672:	4b05      	ldr	r3, [pc, #20]	; (800c688 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c674:	0092      	lsls	r2, r2, #2
 800c676:	58d3      	ldr	r3, [r2, r3]
 800c678:	221f      	movs	r2, #31
 800c67a:	4013      	ands	r3, r2
 800c67c:	40dc      	lsrs	r4, r3
 800c67e:	0023      	movs	r3, r4
}
 800c680:	0018      	movs	r0, r3
 800c682:	46bd      	mov	sp, r7
 800c684:	bdb0      	pop	{r4, r5, r7, pc}
 800c686:	46c0      	nop			; (mov r8, r8)
 800c688:	0801dce0 	.word	0x0801dce0

0800c68c <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b082      	sub	sp, #8
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
 800c694:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	2207      	movs	r2, #7
 800c69a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800c69c:	4b0e      	ldr	r3, [pc, #56]	; (800c6d8 <HAL_RCC_GetClockConfig+0x4c>)
 800c69e:	689b      	ldr	r3, [r3, #8]
 800c6a0:	2207      	movs	r2, #7
 800c6a2:	401a      	ands	r2, r3
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800c6a8:	4b0b      	ldr	r3, [pc, #44]	; (800c6d8 <HAL_RCC_GetClockConfig+0x4c>)
 800c6aa:	689a      	ldr	r2, [r3, #8]
 800c6ac:	23f0      	movs	r3, #240	; 0xf0
 800c6ae:	011b      	lsls	r3, r3, #4
 800c6b0:	401a      	ands	r2, r3
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800c6b6:	4b08      	ldr	r3, [pc, #32]	; (800c6d8 <HAL_RCC_GetClockConfig+0x4c>)
 800c6b8:	689a      	ldr	r2, [r3, #8]
 800c6ba:	23e0      	movs	r3, #224	; 0xe0
 800c6bc:	01db      	lsls	r3, r3, #7
 800c6be:	401a      	ands	r2, r3
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800c6c4:	4b05      	ldr	r3, [pc, #20]	; (800c6dc <HAL_RCC_GetClockConfig+0x50>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	2207      	movs	r2, #7
 800c6ca:	401a      	ands	r2, r3
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	601a      	str	r2, [r3, #0]
}
 800c6d0:	46c0      	nop			; (mov r8, r8)
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	b002      	add	sp, #8
 800c6d6:	bd80      	pop	{r7, pc}
 800c6d8:	40021000 	.word	0x40021000
 800c6dc:	40022000 	.word	0x40022000

0800c6e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b086      	sub	sp, #24
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800c6e8:	2313      	movs	r3, #19
 800c6ea:	18fb      	adds	r3, r7, r3
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c6f0:	2312      	movs	r3, #18
 800c6f2:	18fb      	adds	r3, r7, r3
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681a      	ldr	r2, [r3, #0]
 800c6fc:	2380      	movs	r3, #128	; 0x80
 800c6fe:	029b      	lsls	r3, r3, #10
 800c700:	4013      	ands	r3, r2
 800c702:	d100      	bne.n	800c706 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800c704:	e0ad      	b.n	800c862 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c706:	2011      	movs	r0, #17
 800c708:	183b      	adds	r3, r7, r0
 800c70a:	2200      	movs	r2, #0
 800c70c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c70e:	4b47      	ldr	r3, [pc, #284]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c710:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c712:	2380      	movs	r3, #128	; 0x80
 800c714:	055b      	lsls	r3, r3, #21
 800c716:	4013      	ands	r3, r2
 800c718:	d110      	bne.n	800c73c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c71a:	4b44      	ldr	r3, [pc, #272]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c71c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c71e:	4b43      	ldr	r3, [pc, #268]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c720:	2180      	movs	r1, #128	; 0x80
 800c722:	0549      	lsls	r1, r1, #21
 800c724:	430a      	orrs	r2, r1
 800c726:	63da      	str	r2, [r3, #60]	; 0x3c
 800c728:	4b40      	ldr	r3, [pc, #256]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c72a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c72c:	2380      	movs	r3, #128	; 0x80
 800c72e:	055b      	lsls	r3, r3, #21
 800c730:	4013      	ands	r3, r2
 800c732:	60bb      	str	r3, [r7, #8]
 800c734:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c736:	183b      	adds	r3, r7, r0
 800c738:	2201      	movs	r2, #1
 800c73a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c73c:	4b3c      	ldr	r3, [pc, #240]	; (800c830 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800c73e:	681a      	ldr	r2, [r3, #0]
 800c740:	4b3b      	ldr	r3, [pc, #236]	; (800c830 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800c742:	2180      	movs	r1, #128	; 0x80
 800c744:	0049      	lsls	r1, r1, #1
 800c746:	430a      	orrs	r2, r1
 800c748:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c74a:	f7fd faad 	bl	8009ca8 <HAL_GetTick>
 800c74e:	0003      	movs	r3, r0
 800c750:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c752:	e00b      	b.n	800c76c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c754:	f7fd faa8 	bl	8009ca8 <HAL_GetTick>
 800c758:	0002      	movs	r2, r0
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	1ad3      	subs	r3, r2, r3
 800c75e:	2b02      	cmp	r3, #2
 800c760:	d904      	bls.n	800c76c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800c762:	2313      	movs	r3, #19
 800c764:	18fb      	adds	r3, r7, r3
 800c766:	2203      	movs	r2, #3
 800c768:	701a      	strb	r2, [r3, #0]
        break;
 800c76a:	e005      	b.n	800c778 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c76c:	4b30      	ldr	r3, [pc, #192]	; (800c830 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800c76e:	681a      	ldr	r2, [r3, #0]
 800c770:	2380      	movs	r3, #128	; 0x80
 800c772:	005b      	lsls	r3, r3, #1
 800c774:	4013      	ands	r3, r2
 800c776:	d0ed      	beq.n	800c754 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800c778:	2313      	movs	r3, #19
 800c77a:	18fb      	adds	r3, r7, r3
 800c77c:	781b      	ldrb	r3, [r3, #0]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d15e      	bne.n	800c840 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c782:	4b2a      	ldr	r3, [pc, #168]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c784:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c786:	23c0      	movs	r3, #192	; 0xc0
 800c788:	009b      	lsls	r3, r3, #2
 800c78a:	4013      	ands	r3, r2
 800c78c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c78e:	697b      	ldr	r3, [r7, #20]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d019      	beq.n	800c7c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c798:	697a      	ldr	r2, [r7, #20]
 800c79a:	429a      	cmp	r2, r3
 800c79c:	d014      	beq.n	800c7c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c79e:	4b23      	ldr	r3, [pc, #140]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c7a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c7a2:	4a24      	ldr	r2, [pc, #144]	; (800c834 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800c7a4:	4013      	ands	r3, r2
 800c7a6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c7a8:	4b20      	ldr	r3, [pc, #128]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c7aa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c7ac:	4b1f      	ldr	r3, [pc, #124]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c7ae:	2180      	movs	r1, #128	; 0x80
 800c7b0:	0249      	lsls	r1, r1, #9
 800c7b2:	430a      	orrs	r2, r1
 800c7b4:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c7b6:	4b1d      	ldr	r3, [pc, #116]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c7b8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c7ba:	4b1c      	ldr	r3, [pc, #112]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c7bc:	491e      	ldr	r1, [pc, #120]	; (800c838 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800c7be:	400a      	ands	r2, r1
 800c7c0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c7c2:	4b1a      	ldr	r3, [pc, #104]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c7c4:	697a      	ldr	r2, [r7, #20]
 800c7c6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c7c8:	697b      	ldr	r3, [r7, #20]
 800c7ca:	2201      	movs	r2, #1
 800c7cc:	4013      	ands	r3, r2
 800c7ce:	d016      	beq.n	800c7fe <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c7d0:	f7fd fa6a 	bl	8009ca8 <HAL_GetTick>
 800c7d4:	0003      	movs	r3, r0
 800c7d6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c7d8:	e00c      	b.n	800c7f4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c7da:	f7fd fa65 	bl	8009ca8 <HAL_GetTick>
 800c7de:	0002      	movs	r2, r0
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	1ad3      	subs	r3, r2, r3
 800c7e4:	4a15      	ldr	r2, [pc, #84]	; (800c83c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800c7e6:	4293      	cmp	r3, r2
 800c7e8:	d904      	bls.n	800c7f4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800c7ea:	2313      	movs	r3, #19
 800c7ec:	18fb      	adds	r3, r7, r3
 800c7ee:	2203      	movs	r2, #3
 800c7f0:	701a      	strb	r2, [r3, #0]
            break;
 800c7f2:	e004      	b.n	800c7fe <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c7f4:	4b0d      	ldr	r3, [pc, #52]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c7f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c7f8:	2202      	movs	r2, #2
 800c7fa:	4013      	ands	r3, r2
 800c7fc:	d0ed      	beq.n	800c7da <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800c7fe:	2313      	movs	r3, #19
 800c800:	18fb      	adds	r3, r7, r3
 800c802:	781b      	ldrb	r3, [r3, #0]
 800c804:	2b00      	cmp	r3, #0
 800c806:	d10a      	bne.n	800c81e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c808:	4b08      	ldr	r3, [pc, #32]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c80a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c80c:	4a09      	ldr	r2, [pc, #36]	; (800c834 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800c80e:	4013      	ands	r3, r2
 800c810:	0019      	movs	r1, r3
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c816:	4b05      	ldr	r3, [pc, #20]	; (800c82c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800c818:	430a      	orrs	r2, r1
 800c81a:	65da      	str	r2, [r3, #92]	; 0x5c
 800c81c:	e016      	b.n	800c84c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c81e:	2312      	movs	r3, #18
 800c820:	18fb      	adds	r3, r7, r3
 800c822:	2213      	movs	r2, #19
 800c824:	18ba      	adds	r2, r7, r2
 800c826:	7812      	ldrb	r2, [r2, #0]
 800c828:	701a      	strb	r2, [r3, #0]
 800c82a:	e00f      	b.n	800c84c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800c82c:	40021000 	.word	0x40021000
 800c830:	40007000 	.word	0x40007000
 800c834:	fffffcff 	.word	0xfffffcff
 800c838:	fffeffff 	.word	0xfffeffff
 800c83c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c840:	2312      	movs	r3, #18
 800c842:	18fb      	adds	r3, r7, r3
 800c844:	2213      	movs	r2, #19
 800c846:	18ba      	adds	r2, r7, r2
 800c848:	7812      	ldrb	r2, [r2, #0]
 800c84a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800c84c:	2311      	movs	r3, #17
 800c84e:	18fb      	adds	r3, r7, r3
 800c850:	781b      	ldrb	r3, [r3, #0]
 800c852:	2b01      	cmp	r3, #1
 800c854:	d105      	bne.n	800c862 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c856:	4bb6      	ldr	r3, [pc, #728]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c858:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c85a:	4bb5      	ldr	r3, [pc, #724]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c85c:	49b5      	ldr	r1, [pc, #724]	; (800cb34 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800c85e:	400a      	ands	r2, r1
 800c860:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	2201      	movs	r2, #1
 800c868:	4013      	ands	r3, r2
 800c86a:	d009      	beq.n	800c880 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c86c:	4bb0      	ldr	r3, [pc, #704]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c86e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c870:	2203      	movs	r2, #3
 800c872:	4393      	bics	r3, r2
 800c874:	0019      	movs	r1, r3
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	685a      	ldr	r2, [r3, #4]
 800c87a:	4bad      	ldr	r3, [pc, #692]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c87c:	430a      	orrs	r2, r1
 800c87e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	2202      	movs	r2, #2
 800c886:	4013      	ands	r3, r2
 800c888:	d009      	beq.n	800c89e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c88a:	4ba9      	ldr	r3, [pc, #676]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c88c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c88e:	220c      	movs	r2, #12
 800c890:	4393      	bics	r3, r2
 800c892:	0019      	movs	r1, r3
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	689a      	ldr	r2, [r3, #8]
 800c898:	4ba5      	ldr	r3, [pc, #660]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c89a:	430a      	orrs	r2, r1
 800c89c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	2204      	movs	r2, #4
 800c8a4:	4013      	ands	r3, r2
 800c8a6:	d009      	beq.n	800c8bc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c8a8:	4ba1      	ldr	r3, [pc, #644]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c8aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8ac:	2230      	movs	r2, #48	; 0x30
 800c8ae:	4393      	bics	r3, r2
 800c8b0:	0019      	movs	r1, r3
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	68da      	ldr	r2, [r3, #12]
 800c8b6:	4b9e      	ldr	r3, [pc, #632]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c8b8:	430a      	orrs	r2, r1
 800c8ba:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	2210      	movs	r2, #16
 800c8c2:	4013      	ands	r3, r2
 800c8c4:	d009      	beq.n	800c8da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c8c6:	4b9a      	ldr	r3, [pc, #616]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c8c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8ca:	4a9b      	ldr	r2, [pc, #620]	; (800cb38 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800c8cc:	4013      	ands	r3, r2
 800c8ce:	0019      	movs	r1, r3
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	691a      	ldr	r2, [r3, #16]
 800c8d4:	4b96      	ldr	r3, [pc, #600]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c8d6:	430a      	orrs	r2, r1
 800c8d8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681a      	ldr	r2, [r3, #0]
 800c8de:	2380      	movs	r3, #128	; 0x80
 800c8e0:	015b      	lsls	r3, r3, #5
 800c8e2:	4013      	ands	r3, r2
 800c8e4:	d009      	beq.n	800c8fa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800c8e6:	4b92      	ldr	r3, [pc, #584]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c8e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8ea:	4a94      	ldr	r2, [pc, #592]	; (800cb3c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800c8ec:	4013      	ands	r3, r2
 800c8ee:	0019      	movs	r1, r3
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	695a      	ldr	r2, [r3, #20]
 800c8f4:	4b8e      	ldr	r3, [pc, #568]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c8f6:	430a      	orrs	r2, r1
 800c8f8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681a      	ldr	r2, [r3, #0]
 800c8fe:	2380      	movs	r3, #128	; 0x80
 800c900:	009b      	lsls	r3, r3, #2
 800c902:	4013      	ands	r3, r2
 800c904:	d009      	beq.n	800c91a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c906:	4b8a      	ldr	r3, [pc, #552]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c90a:	4a8d      	ldr	r2, [pc, #564]	; (800cb40 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800c90c:	4013      	ands	r3, r2
 800c90e:	0019      	movs	r1, r3
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c914:	4b86      	ldr	r3, [pc, #536]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c916:	430a      	orrs	r2, r1
 800c918:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681a      	ldr	r2, [r3, #0]
 800c91e:	2380      	movs	r3, #128	; 0x80
 800c920:	00db      	lsls	r3, r3, #3
 800c922:	4013      	ands	r3, r2
 800c924:	d009      	beq.n	800c93a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c926:	4b82      	ldr	r3, [pc, #520]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c928:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c92a:	4a86      	ldr	r2, [pc, #536]	; (800cb44 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800c92c:	4013      	ands	r3, r2
 800c92e:	0019      	movs	r1, r3
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c934:	4b7e      	ldr	r3, [pc, #504]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c936:	430a      	orrs	r2, r1
 800c938:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	2220      	movs	r2, #32
 800c940:	4013      	ands	r3, r2
 800c942:	d009      	beq.n	800c958 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c944:	4b7a      	ldr	r3, [pc, #488]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c948:	4a7f      	ldr	r2, [pc, #508]	; (800cb48 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c94a:	4013      	ands	r3, r2
 800c94c:	0019      	movs	r1, r3
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	699a      	ldr	r2, [r3, #24]
 800c952:	4b77      	ldr	r3, [pc, #476]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c954:	430a      	orrs	r2, r1
 800c956:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	2240      	movs	r2, #64	; 0x40
 800c95e:	4013      	ands	r3, r2
 800c960:	d009      	beq.n	800c976 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c962:	4b73      	ldr	r3, [pc, #460]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c966:	4a79      	ldr	r2, [pc, #484]	; (800cb4c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800c968:	4013      	ands	r3, r2
 800c96a:	0019      	movs	r1, r3
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	69da      	ldr	r2, [r3, #28]
 800c970:	4b6f      	ldr	r3, [pc, #444]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c972:	430a      	orrs	r2, r1
 800c974:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681a      	ldr	r2, [r3, #0]
 800c97a:	2380      	movs	r3, #128	; 0x80
 800c97c:	01db      	lsls	r3, r3, #7
 800c97e:	4013      	ands	r3, r2
 800c980:	d015      	beq.n	800c9ae <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c982:	4b6b      	ldr	r3, [pc, #428]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c986:	009b      	lsls	r3, r3, #2
 800c988:	0899      	lsrs	r1, r3, #2
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c98e:	4b68      	ldr	r3, [pc, #416]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c990:	430a      	orrs	r2, r1
 800c992:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c998:	2380      	movs	r3, #128	; 0x80
 800c99a:	05db      	lsls	r3, r3, #23
 800c99c:	429a      	cmp	r2, r3
 800c99e:	d106      	bne.n	800c9ae <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800c9a0:	4b63      	ldr	r3, [pc, #396]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c9a2:	68da      	ldr	r2, [r3, #12]
 800c9a4:	4b62      	ldr	r3, [pc, #392]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c9a6:	2180      	movs	r1, #128	; 0x80
 800c9a8:	0249      	lsls	r1, r1, #9
 800c9aa:	430a      	orrs	r2, r1
 800c9ac:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	681a      	ldr	r2, [r3, #0]
 800c9b2:	2380      	movs	r3, #128	; 0x80
 800c9b4:	031b      	lsls	r3, r3, #12
 800c9b6:	4013      	ands	r3, r2
 800c9b8:	d009      	beq.n	800c9ce <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c9ba:	4b5d      	ldr	r3, [pc, #372]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c9bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c9be:	2240      	movs	r2, #64	; 0x40
 800c9c0:	4393      	bics	r3, r2
 800c9c2:	0019      	movs	r1, r3
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c9c8:	4b59      	ldr	r3, [pc, #356]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c9ca:	430a      	orrs	r2, r1
 800c9cc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	681a      	ldr	r2, [r3, #0]
 800c9d2:	2380      	movs	r3, #128	; 0x80
 800c9d4:	039b      	lsls	r3, r3, #14
 800c9d6:	4013      	ands	r3, r2
 800c9d8:	d016      	beq.n	800ca08 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800c9da:	4b55      	ldr	r3, [pc, #340]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c9dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c9de:	4a5c      	ldr	r2, [pc, #368]	; (800cb50 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c9e0:	4013      	ands	r3, r2
 800c9e2:	0019      	movs	r1, r3
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c9e8:	4b51      	ldr	r3, [pc, #324]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c9ea:	430a      	orrs	r2, r1
 800c9ec:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c9f2:	2380      	movs	r3, #128	; 0x80
 800c9f4:	03db      	lsls	r3, r3, #15
 800c9f6:	429a      	cmp	r2, r3
 800c9f8:	d106      	bne.n	800ca08 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800c9fa:	4b4d      	ldr	r3, [pc, #308]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800c9fc:	68da      	ldr	r2, [r3, #12]
 800c9fe:	4b4c      	ldr	r3, [pc, #304]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ca00:	2180      	movs	r1, #128	; 0x80
 800ca02:	0449      	lsls	r1, r1, #17
 800ca04:	430a      	orrs	r2, r1
 800ca06:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681a      	ldr	r2, [r3, #0]
 800ca0c:	2380      	movs	r3, #128	; 0x80
 800ca0e:	03db      	lsls	r3, r3, #15
 800ca10:	4013      	ands	r3, r2
 800ca12:	d016      	beq.n	800ca42 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800ca14:	4b46      	ldr	r3, [pc, #280]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ca16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca18:	4a4e      	ldr	r2, [pc, #312]	; (800cb54 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800ca1a:	4013      	ands	r3, r2
 800ca1c:	0019      	movs	r1, r3
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ca22:	4b43      	ldr	r3, [pc, #268]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ca24:	430a      	orrs	r2, r1
 800ca26:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ca2c:	2380      	movs	r3, #128	; 0x80
 800ca2e:	045b      	lsls	r3, r3, #17
 800ca30:	429a      	cmp	r2, r3
 800ca32:	d106      	bne.n	800ca42 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800ca34:	4b3e      	ldr	r3, [pc, #248]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ca36:	68da      	ldr	r2, [r3, #12]
 800ca38:	4b3d      	ldr	r3, [pc, #244]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ca3a:	2180      	movs	r1, #128	; 0x80
 800ca3c:	0449      	lsls	r1, r1, #17
 800ca3e:	430a      	orrs	r2, r1
 800ca40:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	681a      	ldr	r2, [r3, #0]
 800ca46:	2380      	movs	r3, #128	; 0x80
 800ca48:	011b      	lsls	r3, r3, #4
 800ca4a:	4013      	ands	r3, r2
 800ca4c:	d014      	beq.n	800ca78 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800ca4e:	4b38      	ldr	r3, [pc, #224]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ca50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ca52:	2203      	movs	r2, #3
 800ca54:	4393      	bics	r3, r2
 800ca56:	0019      	movs	r1, r3
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	6a1a      	ldr	r2, [r3, #32]
 800ca5c:	4b34      	ldr	r3, [pc, #208]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ca5e:	430a      	orrs	r2, r1
 800ca60:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	6a1b      	ldr	r3, [r3, #32]
 800ca66:	2b01      	cmp	r3, #1
 800ca68:	d106      	bne.n	800ca78 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800ca6a:	4b31      	ldr	r3, [pc, #196]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ca6c:	68da      	ldr	r2, [r3, #12]
 800ca6e:	4b30      	ldr	r3, [pc, #192]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ca70:	2180      	movs	r1, #128	; 0x80
 800ca72:	0249      	lsls	r1, r1, #9
 800ca74:	430a      	orrs	r2, r1
 800ca76:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681a      	ldr	r2, [r3, #0]
 800ca7c:	2380      	movs	r3, #128	; 0x80
 800ca7e:	019b      	lsls	r3, r3, #6
 800ca80:	4013      	ands	r3, r2
 800ca82:	d014      	beq.n	800caae <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800ca84:	4b2a      	ldr	r3, [pc, #168]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ca86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ca88:	220c      	movs	r2, #12
 800ca8a:	4393      	bics	r3, r2
 800ca8c:	0019      	movs	r1, r3
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ca92:	4b27      	ldr	r3, [pc, #156]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ca94:	430a      	orrs	r2, r1
 800ca96:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca9c:	2b04      	cmp	r3, #4
 800ca9e:	d106      	bne.n	800caae <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800caa0:	4b23      	ldr	r3, [pc, #140]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800caa2:	68da      	ldr	r2, [r3, #12]
 800caa4:	4b22      	ldr	r3, [pc, #136]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800caa6:	2180      	movs	r1, #128	; 0x80
 800caa8:	0249      	lsls	r1, r1, #9
 800caaa:	430a      	orrs	r2, r1
 800caac:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	681a      	ldr	r2, [r3, #0]
 800cab2:	2380      	movs	r3, #128	; 0x80
 800cab4:	045b      	lsls	r3, r3, #17
 800cab6:	4013      	ands	r3, r2
 800cab8:	d016      	beq.n	800cae8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800caba:	4b1d      	ldr	r3, [pc, #116]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cabc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cabe:	4a22      	ldr	r2, [pc, #136]	; (800cb48 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cac0:	4013      	ands	r3, r2
 800cac2:	0019      	movs	r1, r3
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cac8:	4b19      	ldr	r3, [pc, #100]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800caca:	430a      	orrs	r2, r1
 800cacc:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cad2:	2380      	movs	r3, #128	; 0x80
 800cad4:	019b      	lsls	r3, r3, #6
 800cad6:	429a      	cmp	r2, r3
 800cad8:	d106      	bne.n	800cae8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800cada:	4b15      	ldr	r3, [pc, #84]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cadc:	68da      	ldr	r2, [r3, #12]
 800cade:	4b14      	ldr	r3, [pc, #80]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cae0:	2180      	movs	r1, #128	; 0x80
 800cae2:	0449      	lsls	r1, r1, #17
 800cae4:	430a      	orrs	r2, r1
 800cae6:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681a      	ldr	r2, [r3, #0]
 800caec:	2380      	movs	r3, #128	; 0x80
 800caee:	049b      	lsls	r3, r3, #18
 800caf0:	4013      	ands	r3, r2
 800caf2:	d016      	beq.n	800cb22 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800caf4:	4b0e      	ldr	r3, [pc, #56]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800caf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800caf8:	4a10      	ldr	r2, [pc, #64]	; (800cb3c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800cafa:	4013      	ands	r3, r2
 800cafc:	0019      	movs	r1, r3
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cb02:	4b0b      	ldr	r3, [pc, #44]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cb04:	430a      	orrs	r2, r1
 800cb06:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cb0c:	2380      	movs	r3, #128	; 0x80
 800cb0e:	005b      	lsls	r3, r3, #1
 800cb10:	429a      	cmp	r2, r3
 800cb12:	d106      	bne.n	800cb22 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800cb14:	4b06      	ldr	r3, [pc, #24]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cb16:	68da      	ldr	r2, [r3, #12]
 800cb18:	4b05      	ldr	r3, [pc, #20]	; (800cb30 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cb1a:	2180      	movs	r1, #128	; 0x80
 800cb1c:	0449      	lsls	r1, r1, #17
 800cb1e:	430a      	orrs	r2, r1
 800cb20:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800cb22:	2312      	movs	r3, #18
 800cb24:	18fb      	adds	r3, r7, r3
 800cb26:	781b      	ldrb	r3, [r3, #0]
}
 800cb28:	0018      	movs	r0, r3
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	b006      	add	sp, #24
 800cb2e:	bd80      	pop	{r7, pc}
 800cb30:	40021000 	.word	0x40021000
 800cb34:	efffffff 	.word	0xefffffff
 800cb38:	fffff3ff 	.word	0xfffff3ff
 800cb3c:	fffffcff 	.word	0xfffffcff
 800cb40:	fff3ffff 	.word	0xfff3ffff
 800cb44:	ffcfffff 	.word	0xffcfffff
 800cb48:	ffffcfff 	.word	0xffffcfff
 800cb4c:	ffff3fff 	.word	0xffff3fff
 800cb50:	ffbfffff 	.word	0xffbfffff
 800cb54:	feffffff 	.word	0xfeffffff

0800cb58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	b084      	sub	sp, #16
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d101      	bne.n	800cb6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cb66:	2301      	movs	r3, #1
 800cb68:	e0a8      	b.n	800ccbc <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d109      	bne.n	800cb86 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	685a      	ldr	r2, [r3, #4]
 800cb76:	2382      	movs	r3, #130	; 0x82
 800cb78:	005b      	lsls	r3, r3, #1
 800cb7a:	429a      	cmp	r2, r3
 800cb7c:	d009      	beq.n	800cb92 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	2200      	movs	r2, #0
 800cb82:	61da      	str	r2, [r3, #28]
 800cb84:	e005      	b.n	800cb92 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	2200      	movs	r2, #0
 800cb8a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	2200      	movs	r2, #0
 800cb90:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	2200      	movs	r2, #0
 800cb96:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	225d      	movs	r2, #93	; 0x5d
 800cb9c:	5c9b      	ldrb	r3, [r3, r2]
 800cb9e:	b2db      	uxtb	r3, r3
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d107      	bne.n	800cbb4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	225c      	movs	r2, #92	; 0x5c
 800cba8:	2100      	movs	r1, #0
 800cbaa:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	0018      	movs	r0, r3
 800cbb0:	f7fc fe20 	bl	80097f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	225d      	movs	r2, #93	; 0x5d
 800cbb8:	2102      	movs	r1, #2
 800cbba:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	681a      	ldr	r2, [r3, #0]
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	2140      	movs	r1, #64	; 0x40
 800cbc8:	438a      	bics	r2, r1
 800cbca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	68da      	ldr	r2, [r3, #12]
 800cbd0:	23e0      	movs	r3, #224	; 0xe0
 800cbd2:	00db      	lsls	r3, r3, #3
 800cbd4:	429a      	cmp	r2, r3
 800cbd6:	d902      	bls.n	800cbde <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800cbd8:	2300      	movs	r3, #0
 800cbda:	60fb      	str	r3, [r7, #12]
 800cbdc:	e002      	b.n	800cbe4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800cbde:	2380      	movs	r3, #128	; 0x80
 800cbe0:	015b      	lsls	r3, r3, #5
 800cbe2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	68da      	ldr	r2, [r3, #12]
 800cbe8:	23f0      	movs	r3, #240	; 0xf0
 800cbea:	011b      	lsls	r3, r3, #4
 800cbec:	429a      	cmp	r2, r3
 800cbee:	d008      	beq.n	800cc02 <HAL_SPI_Init+0xaa>
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	68da      	ldr	r2, [r3, #12]
 800cbf4:	23e0      	movs	r3, #224	; 0xe0
 800cbf6:	00db      	lsls	r3, r3, #3
 800cbf8:	429a      	cmp	r2, r3
 800cbfa:	d002      	beq.n	800cc02 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2200      	movs	r2, #0
 800cc00:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	685a      	ldr	r2, [r3, #4]
 800cc06:	2382      	movs	r3, #130	; 0x82
 800cc08:	005b      	lsls	r3, r3, #1
 800cc0a:	401a      	ands	r2, r3
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	6899      	ldr	r1, [r3, #8]
 800cc10:	2384      	movs	r3, #132	; 0x84
 800cc12:	021b      	lsls	r3, r3, #8
 800cc14:	400b      	ands	r3, r1
 800cc16:	431a      	orrs	r2, r3
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	691b      	ldr	r3, [r3, #16]
 800cc1c:	2102      	movs	r1, #2
 800cc1e:	400b      	ands	r3, r1
 800cc20:	431a      	orrs	r2, r3
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	695b      	ldr	r3, [r3, #20]
 800cc26:	2101      	movs	r1, #1
 800cc28:	400b      	ands	r3, r1
 800cc2a:	431a      	orrs	r2, r3
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	6999      	ldr	r1, [r3, #24]
 800cc30:	2380      	movs	r3, #128	; 0x80
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	400b      	ands	r3, r1
 800cc36:	431a      	orrs	r2, r3
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	69db      	ldr	r3, [r3, #28]
 800cc3c:	2138      	movs	r1, #56	; 0x38
 800cc3e:	400b      	ands	r3, r1
 800cc40:	431a      	orrs	r2, r3
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	6a1b      	ldr	r3, [r3, #32]
 800cc46:	2180      	movs	r1, #128	; 0x80
 800cc48:	400b      	ands	r3, r1
 800cc4a:	431a      	orrs	r2, r3
 800cc4c:	0011      	movs	r1, r2
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cc52:	2380      	movs	r3, #128	; 0x80
 800cc54:	019b      	lsls	r3, r3, #6
 800cc56:	401a      	ands	r2, r3
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	430a      	orrs	r2, r1
 800cc5e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	699b      	ldr	r3, [r3, #24]
 800cc64:	0c1b      	lsrs	r3, r3, #16
 800cc66:	2204      	movs	r2, #4
 800cc68:	401a      	ands	r2, r3
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc6e:	2110      	movs	r1, #16
 800cc70:	400b      	ands	r3, r1
 800cc72:	431a      	orrs	r2, r3
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc78:	2108      	movs	r1, #8
 800cc7a:	400b      	ands	r3, r1
 800cc7c:	431a      	orrs	r2, r3
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	68d9      	ldr	r1, [r3, #12]
 800cc82:	23f0      	movs	r3, #240	; 0xf0
 800cc84:	011b      	lsls	r3, r3, #4
 800cc86:	400b      	ands	r3, r1
 800cc88:	431a      	orrs	r2, r3
 800cc8a:	0011      	movs	r1, r2
 800cc8c:	68fa      	ldr	r2, [r7, #12]
 800cc8e:	2380      	movs	r3, #128	; 0x80
 800cc90:	015b      	lsls	r3, r3, #5
 800cc92:	401a      	ands	r2, r3
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	430a      	orrs	r2, r1
 800cc9a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	69da      	ldr	r2, [r3, #28]
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	4907      	ldr	r1, [pc, #28]	; (800ccc4 <HAL_SPI_Init+0x16c>)
 800cca8:	400a      	ands	r2, r1
 800ccaa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2200      	movs	r2, #0
 800ccb0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	225d      	movs	r2, #93	; 0x5d
 800ccb6:	2101      	movs	r1, #1
 800ccb8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ccba:	2300      	movs	r3, #0
}
 800ccbc:	0018      	movs	r0, r3
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	b004      	add	sp, #16
 800ccc2:	bd80      	pop	{r7, pc}
 800ccc4:	fffff7ff 	.word	0xfffff7ff

0800ccc8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b088      	sub	sp, #32
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	60f8      	str	r0, [r7, #12]
 800ccd0:	60b9      	str	r1, [r7, #8]
 800ccd2:	603b      	str	r3, [r7, #0]
 800ccd4:	1dbb      	adds	r3, r7, #6
 800ccd6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ccd8:	231f      	movs	r3, #31
 800ccda:	18fb      	adds	r3, r7, r3
 800ccdc:	2200      	movs	r2, #0
 800ccde:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	225c      	movs	r2, #92	; 0x5c
 800cce4:	5c9b      	ldrb	r3, [r3, r2]
 800cce6:	2b01      	cmp	r3, #1
 800cce8:	d101      	bne.n	800ccee <HAL_SPI_Transmit+0x26>
 800ccea:	2302      	movs	r3, #2
 800ccec:	e147      	b.n	800cf7e <HAL_SPI_Transmit+0x2b6>
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	225c      	movs	r2, #92	; 0x5c
 800ccf2:	2101      	movs	r1, #1
 800ccf4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ccf6:	f7fc ffd7 	bl	8009ca8 <HAL_GetTick>
 800ccfa:	0003      	movs	r3, r0
 800ccfc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800ccfe:	2316      	movs	r3, #22
 800cd00:	18fb      	adds	r3, r7, r3
 800cd02:	1dba      	adds	r2, r7, #6
 800cd04:	8812      	ldrh	r2, [r2, #0]
 800cd06:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	225d      	movs	r2, #93	; 0x5d
 800cd0c:	5c9b      	ldrb	r3, [r3, r2]
 800cd0e:	b2db      	uxtb	r3, r3
 800cd10:	2b01      	cmp	r3, #1
 800cd12:	d004      	beq.n	800cd1e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800cd14:	231f      	movs	r3, #31
 800cd16:	18fb      	adds	r3, r7, r3
 800cd18:	2202      	movs	r2, #2
 800cd1a:	701a      	strb	r2, [r3, #0]
    goto error;
 800cd1c:	e128      	b.n	800cf70 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800cd1e:	68bb      	ldr	r3, [r7, #8]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d003      	beq.n	800cd2c <HAL_SPI_Transmit+0x64>
 800cd24:	1dbb      	adds	r3, r7, #6
 800cd26:	881b      	ldrh	r3, [r3, #0]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d104      	bne.n	800cd36 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800cd2c:	231f      	movs	r3, #31
 800cd2e:	18fb      	adds	r3, r7, r3
 800cd30:	2201      	movs	r2, #1
 800cd32:	701a      	strb	r2, [r3, #0]
    goto error;
 800cd34:	e11c      	b.n	800cf70 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	225d      	movs	r2, #93	; 0x5d
 800cd3a:	2103      	movs	r1, #3
 800cd3c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	2200      	movs	r2, #0
 800cd42:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	68ba      	ldr	r2, [r7, #8]
 800cd48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	1dba      	adds	r2, r7, #6
 800cd4e:	8812      	ldrh	r2, [r2, #0]
 800cd50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	1dba      	adds	r2, r7, #6
 800cd56:	8812      	ldrh	r2, [r2, #0]
 800cd58:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	2200      	movs	r2, #0
 800cd5e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	2244      	movs	r2, #68	; 0x44
 800cd64:	2100      	movs	r1, #0
 800cd66:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	2246      	movs	r2, #70	; 0x46
 800cd6c:	2100      	movs	r1, #0
 800cd6e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	2200      	movs	r2, #0
 800cd74:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	2200      	movs	r2, #0
 800cd7a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	689a      	ldr	r2, [r3, #8]
 800cd80:	2380      	movs	r3, #128	; 0x80
 800cd82:	021b      	lsls	r3, r3, #8
 800cd84:	429a      	cmp	r2, r3
 800cd86:	d110      	bne.n	800cdaa <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	681a      	ldr	r2, [r3, #0]
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	2140      	movs	r1, #64	; 0x40
 800cd94:	438a      	bics	r2, r1
 800cd96:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	681a      	ldr	r2, [r3, #0]
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	2180      	movs	r1, #128	; 0x80
 800cda4:	01c9      	lsls	r1, r1, #7
 800cda6:	430a      	orrs	r2, r1
 800cda8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	2240      	movs	r2, #64	; 0x40
 800cdb2:	4013      	ands	r3, r2
 800cdb4:	2b40      	cmp	r3, #64	; 0x40
 800cdb6:	d007      	beq.n	800cdc8 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	681a      	ldr	r2, [r3, #0]
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	2140      	movs	r1, #64	; 0x40
 800cdc4:	430a      	orrs	r2, r1
 800cdc6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	68da      	ldr	r2, [r3, #12]
 800cdcc:	23e0      	movs	r3, #224	; 0xe0
 800cdce:	00db      	lsls	r3, r3, #3
 800cdd0:	429a      	cmp	r2, r3
 800cdd2:	d952      	bls.n	800ce7a <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	685b      	ldr	r3, [r3, #4]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d004      	beq.n	800cde6 <HAL_SPI_Transmit+0x11e>
 800cddc:	2316      	movs	r3, #22
 800cdde:	18fb      	adds	r3, r7, r3
 800cde0:	881b      	ldrh	r3, [r3, #0]
 800cde2:	2b01      	cmp	r3, #1
 800cde4:	d143      	bne.n	800ce6e <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdea:	881a      	ldrh	r2, [r3, #0]
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdf6:	1c9a      	adds	r2, r3, #2
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce00:	b29b      	uxth	r3, r3
 800ce02:	3b01      	subs	r3, #1
 800ce04:	b29a      	uxth	r2, r3
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ce0a:	e030      	b.n	800ce6e <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	689b      	ldr	r3, [r3, #8]
 800ce12:	2202      	movs	r2, #2
 800ce14:	4013      	ands	r3, r2
 800ce16:	2b02      	cmp	r3, #2
 800ce18:	d112      	bne.n	800ce40 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce1e:	881a      	ldrh	r2, [r3, #0]
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce2a:	1c9a      	adds	r2, r3, #2
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce34:	b29b      	uxth	r3, r3
 800ce36:	3b01      	subs	r3, #1
 800ce38:	b29a      	uxth	r2, r3
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ce3e:	e016      	b.n	800ce6e <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ce40:	f7fc ff32 	bl	8009ca8 <HAL_GetTick>
 800ce44:	0002      	movs	r2, r0
 800ce46:	69bb      	ldr	r3, [r7, #24]
 800ce48:	1ad3      	subs	r3, r2, r3
 800ce4a:	683a      	ldr	r2, [r7, #0]
 800ce4c:	429a      	cmp	r2, r3
 800ce4e:	d802      	bhi.n	800ce56 <HAL_SPI_Transmit+0x18e>
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	3301      	adds	r3, #1
 800ce54:	d102      	bne.n	800ce5c <HAL_SPI_Transmit+0x194>
 800ce56:	683b      	ldr	r3, [r7, #0]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d108      	bne.n	800ce6e <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 800ce5c:	231f      	movs	r3, #31
 800ce5e:	18fb      	adds	r3, r7, r3
 800ce60:	2203      	movs	r2, #3
 800ce62:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	225d      	movs	r2, #93	; 0x5d
 800ce68:	2101      	movs	r1, #1
 800ce6a:	5499      	strb	r1, [r3, r2]
          goto error;
 800ce6c:	e080      	b.n	800cf70 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce72:	b29b      	uxth	r3, r3
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d1c9      	bne.n	800ce0c <HAL_SPI_Transmit+0x144>
 800ce78:	e053      	b.n	800cf22 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	685b      	ldr	r3, [r3, #4]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d004      	beq.n	800ce8c <HAL_SPI_Transmit+0x1c4>
 800ce82:	2316      	movs	r3, #22
 800ce84:	18fb      	adds	r3, r7, r3
 800ce86:	881b      	ldrh	r3, [r3, #0]
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	d145      	bne.n	800cf18 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	330c      	adds	r3, #12
 800ce96:	7812      	ldrb	r2, [r2, #0]
 800ce98:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce9e:	1c5a      	adds	r2, r3, #1
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cea8:	b29b      	uxth	r3, r3
 800ceaa:	3b01      	subs	r3, #1
 800ceac:	b29a      	uxth	r2, r3
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800ceb2:	e031      	b.n	800cf18 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	689b      	ldr	r3, [r3, #8]
 800ceba:	2202      	movs	r2, #2
 800cebc:	4013      	ands	r3, r2
 800cebe:	2b02      	cmp	r3, #2
 800cec0:	d113      	bne.n	800ceea <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	330c      	adds	r3, #12
 800cecc:	7812      	ldrb	r2, [r2, #0]
 800cece:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ced4:	1c5a      	adds	r2, r3, #1
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cede:	b29b      	uxth	r3, r3
 800cee0:	3b01      	subs	r3, #1
 800cee2:	b29a      	uxth	r2, r3
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cee8:	e016      	b.n	800cf18 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ceea:	f7fc fedd 	bl	8009ca8 <HAL_GetTick>
 800ceee:	0002      	movs	r2, r0
 800cef0:	69bb      	ldr	r3, [r7, #24]
 800cef2:	1ad3      	subs	r3, r2, r3
 800cef4:	683a      	ldr	r2, [r7, #0]
 800cef6:	429a      	cmp	r2, r3
 800cef8:	d802      	bhi.n	800cf00 <HAL_SPI_Transmit+0x238>
 800cefa:	683b      	ldr	r3, [r7, #0]
 800cefc:	3301      	adds	r3, #1
 800cefe:	d102      	bne.n	800cf06 <HAL_SPI_Transmit+0x23e>
 800cf00:	683b      	ldr	r3, [r7, #0]
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d108      	bne.n	800cf18 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800cf06:	231f      	movs	r3, #31
 800cf08:	18fb      	adds	r3, r7, r3
 800cf0a:	2203      	movs	r2, #3
 800cf0c:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	225d      	movs	r2, #93	; 0x5d
 800cf12:	2101      	movs	r1, #1
 800cf14:	5499      	strb	r1, [r3, r2]
          goto error;
 800cf16:	e02b      	b.n	800cf70 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cf1c:	b29b      	uxth	r3, r3
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d1c8      	bne.n	800ceb4 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cf22:	69ba      	ldr	r2, [r7, #24]
 800cf24:	6839      	ldr	r1, [r7, #0]
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	0018      	movs	r0, r3
 800cf2a:	f000 f95d 	bl	800d1e8 <SPI_EndRxTxTransaction>
 800cf2e:	1e03      	subs	r3, r0, #0
 800cf30:	d002      	beq.n	800cf38 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	2220      	movs	r2, #32
 800cf36:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	689b      	ldr	r3, [r3, #8]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d10a      	bne.n	800cf56 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cf40:	2300      	movs	r3, #0
 800cf42:	613b      	str	r3, [r7, #16]
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	68db      	ldr	r3, [r3, #12]
 800cf4a:	613b      	str	r3, [r7, #16]
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	689b      	ldr	r3, [r3, #8]
 800cf52:	613b      	str	r3, [r7, #16]
 800cf54:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d004      	beq.n	800cf68 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800cf5e:	231f      	movs	r3, #31
 800cf60:	18fb      	adds	r3, r7, r3
 800cf62:	2201      	movs	r2, #1
 800cf64:	701a      	strb	r2, [r3, #0]
 800cf66:	e003      	b.n	800cf70 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	225d      	movs	r2, #93	; 0x5d
 800cf6c:	2101      	movs	r1, #1
 800cf6e:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	225c      	movs	r2, #92	; 0x5c
 800cf74:	2100      	movs	r1, #0
 800cf76:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800cf78:	231f      	movs	r3, #31
 800cf7a:	18fb      	adds	r3, r7, r3
 800cf7c:	781b      	ldrb	r3, [r3, #0]
}
 800cf7e:	0018      	movs	r0, r3
 800cf80:	46bd      	mov	sp, r7
 800cf82:	b008      	add	sp, #32
 800cf84:	bd80      	pop	{r7, pc}
	...

0800cf88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b088      	sub	sp, #32
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	60f8      	str	r0, [r7, #12]
 800cf90:	60b9      	str	r1, [r7, #8]
 800cf92:	603b      	str	r3, [r7, #0]
 800cf94:	1dfb      	adds	r3, r7, #7
 800cf96:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800cf98:	f7fc fe86 	bl	8009ca8 <HAL_GetTick>
 800cf9c:	0002      	movs	r2, r0
 800cf9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfa0:	1a9b      	subs	r3, r3, r2
 800cfa2:	683a      	ldr	r2, [r7, #0]
 800cfa4:	18d3      	adds	r3, r2, r3
 800cfa6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800cfa8:	f7fc fe7e 	bl	8009ca8 <HAL_GetTick>
 800cfac:	0003      	movs	r3, r0
 800cfae:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800cfb0:	4b3a      	ldr	r3, [pc, #232]	; (800d09c <SPI_WaitFlagStateUntilTimeout+0x114>)
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	015b      	lsls	r3, r3, #5
 800cfb6:	0d1b      	lsrs	r3, r3, #20
 800cfb8:	69fa      	ldr	r2, [r7, #28]
 800cfba:	4353      	muls	r3, r2
 800cfbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cfbe:	e058      	b.n	800d072 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800cfc0:	683b      	ldr	r3, [r7, #0]
 800cfc2:	3301      	adds	r3, #1
 800cfc4:	d055      	beq.n	800d072 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800cfc6:	f7fc fe6f 	bl	8009ca8 <HAL_GetTick>
 800cfca:	0002      	movs	r2, r0
 800cfcc:	69bb      	ldr	r3, [r7, #24]
 800cfce:	1ad3      	subs	r3, r2, r3
 800cfd0:	69fa      	ldr	r2, [r7, #28]
 800cfd2:	429a      	cmp	r2, r3
 800cfd4:	d902      	bls.n	800cfdc <SPI_WaitFlagStateUntilTimeout+0x54>
 800cfd6:	69fb      	ldr	r3, [r7, #28]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d142      	bne.n	800d062 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	685a      	ldr	r2, [r3, #4]
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	21e0      	movs	r1, #224	; 0xe0
 800cfe8:	438a      	bics	r2, r1
 800cfea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	685a      	ldr	r2, [r3, #4]
 800cff0:	2382      	movs	r3, #130	; 0x82
 800cff2:	005b      	lsls	r3, r3, #1
 800cff4:	429a      	cmp	r2, r3
 800cff6:	d113      	bne.n	800d020 <SPI_WaitFlagStateUntilTimeout+0x98>
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	689a      	ldr	r2, [r3, #8]
 800cffc:	2380      	movs	r3, #128	; 0x80
 800cffe:	021b      	lsls	r3, r3, #8
 800d000:	429a      	cmp	r2, r3
 800d002:	d005      	beq.n	800d010 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	689a      	ldr	r2, [r3, #8]
 800d008:	2380      	movs	r3, #128	; 0x80
 800d00a:	00db      	lsls	r3, r3, #3
 800d00c:	429a      	cmp	r2, r3
 800d00e:	d107      	bne.n	800d020 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	681a      	ldr	r2, [r3, #0]
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	2140      	movs	r1, #64	; 0x40
 800d01c:	438a      	bics	r2, r1
 800d01e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d024:	2380      	movs	r3, #128	; 0x80
 800d026:	019b      	lsls	r3, r3, #6
 800d028:	429a      	cmp	r2, r3
 800d02a:	d110      	bne.n	800d04e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	681a      	ldr	r2, [r3, #0]
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	491a      	ldr	r1, [pc, #104]	; (800d0a0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800d038:	400a      	ands	r2, r1
 800d03a:	601a      	str	r2, [r3, #0]
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	681a      	ldr	r2, [r3, #0]
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	2180      	movs	r1, #128	; 0x80
 800d048:	0189      	lsls	r1, r1, #6
 800d04a:	430a      	orrs	r2, r1
 800d04c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	225d      	movs	r2, #93	; 0x5d
 800d052:	2101      	movs	r1, #1
 800d054:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	225c      	movs	r2, #92	; 0x5c
 800d05a:	2100      	movs	r1, #0
 800d05c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800d05e:	2303      	movs	r3, #3
 800d060:	e017      	b.n	800d092 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d062:	697b      	ldr	r3, [r7, #20]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d101      	bne.n	800d06c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800d068:	2300      	movs	r3, #0
 800d06a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d06c:	697b      	ldr	r3, [r7, #20]
 800d06e:	3b01      	subs	r3, #1
 800d070:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	689b      	ldr	r3, [r3, #8]
 800d078:	68ba      	ldr	r2, [r7, #8]
 800d07a:	4013      	ands	r3, r2
 800d07c:	68ba      	ldr	r2, [r7, #8]
 800d07e:	1ad3      	subs	r3, r2, r3
 800d080:	425a      	negs	r2, r3
 800d082:	4153      	adcs	r3, r2
 800d084:	b2db      	uxtb	r3, r3
 800d086:	001a      	movs	r2, r3
 800d088:	1dfb      	adds	r3, r7, #7
 800d08a:	781b      	ldrb	r3, [r3, #0]
 800d08c:	429a      	cmp	r2, r3
 800d08e:	d197      	bne.n	800cfc0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d090:	2300      	movs	r3, #0
}
 800d092:	0018      	movs	r0, r3
 800d094:	46bd      	mov	sp, r7
 800d096:	b008      	add	sp, #32
 800d098:	bd80      	pop	{r7, pc}
 800d09a:	46c0      	nop			; (mov r8, r8)
 800d09c:	2000002c 	.word	0x2000002c
 800d0a0:	ffffdfff 	.word	0xffffdfff

0800d0a4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b08a      	sub	sp, #40	; 0x28
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	60f8      	str	r0, [r7, #12]
 800d0ac:	60b9      	str	r1, [r7, #8]
 800d0ae:	607a      	str	r2, [r7, #4]
 800d0b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800d0b2:	2317      	movs	r3, #23
 800d0b4:	18fb      	adds	r3, r7, r3
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800d0ba:	f7fc fdf5 	bl	8009ca8 <HAL_GetTick>
 800d0be:	0002      	movs	r2, r0
 800d0c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0c2:	1a9b      	subs	r3, r3, r2
 800d0c4:	683a      	ldr	r2, [r7, #0]
 800d0c6:	18d3      	adds	r3, r2, r3
 800d0c8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800d0ca:	f7fc fded 	bl	8009ca8 <HAL_GetTick>
 800d0ce:	0003      	movs	r3, r0
 800d0d0:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	330c      	adds	r3, #12
 800d0d8:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800d0da:	4b41      	ldr	r3, [pc, #260]	; (800d1e0 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800d0dc:	681a      	ldr	r2, [r3, #0]
 800d0de:	0013      	movs	r3, r2
 800d0e0:	009b      	lsls	r3, r3, #2
 800d0e2:	189b      	adds	r3, r3, r2
 800d0e4:	00da      	lsls	r2, r3, #3
 800d0e6:	1ad3      	subs	r3, r2, r3
 800d0e8:	0d1b      	lsrs	r3, r3, #20
 800d0ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0ec:	4353      	muls	r3, r2
 800d0ee:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800d0f0:	e068      	b.n	800d1c4 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800d0f2:	68ba      	ldr	r2, [r7, #8]
 800d0f4:	23c0      	movs	r3, #192	; 0xc0
 800d0f6:	00db      	lsls	r3, r3, #3
 800d0f8:	429a      	cmp	r2, r3
 800d0fa:	d10a      	bne.n	800d112 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d107      	bne.n	800d112 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800d102:	69fb      	ldr	r3, [r7, #28]
 800d104:	781b      	ldrb	r3, [r3, #0]
 800d106:	b2da      	uxtb	r2, r3
 800d108:	2117      	movs	r1, #23
 800d10a:	187b      	adds	r3, r7, r1
 800d10c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800d10e:	187b      	adds	r3, r7, r1
 800d110:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800d112:	683b      	ldr	r3, [r7, #0]
 800d114:	3301      	adds	r3, #1
 800d116:	d055      	beq.n	800d1c4 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d118:	f7fc fdc6 	bl	8009ca8 <HAL_GetTick>
 800d11c:	0002      	movs	r2, r0
 800d11e:	6a3b      	ldr	r3, [r7, #32]
 800d120:	1ad3      	subs	r3, r2, r3
 800d122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d124:	429a      	cmp	r2, r3
 800d126:	d902      	bls.n	800d12e <SPI_WaitFifoStateUntilTimeout+0x8a>
 800d128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d142      	bne.n	800d1b4 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	685a      	ldr	r2, [r3, #4]
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	21e0      	movs	r1, #224	; 0xe0
 800d13a:	438a      	bics	r2, r1
 800d13c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	685a      	ldr	r2, [r3, #4]
 800d142:	2382      	movs	r3, #130	; 0x82
 800d144:	005b      	lsls	r3, r3, #1
 800d146:	429a      	cmp	r2, r3
 800d148:	d113      	bne.n	800d172 <SPI_WaitFifoStateUntilTimeout+0xce>
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	689a      	ldr	r2, [r3, #8]
 800d14e:	2380      	movs	r3, #128	; 0x80
 800d150:	021b      	lsls	r3, r3, #8
 800d152:	429a      	cmp	r2, r3
 800d154:	d005      	beq.n	800d162 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	689a      	ldr	r2, [r3, #8]
 800d15a:	2380      	movs	r3, #128	; 0x80
 800d15c:	00db      	lsls	r3, r3, #3
 800d15e:	429a      	cmp	r2, r3
 800d160:	d107      	bne.n	800d172 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	681a      	ldr	r2, [r3, #0]
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	2140      	movs	r1, #64	; 0x40
 800d16e:	438a      	bics	r2, r1
 800d170:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d176:	2380      	movs	r3, #128	; 0x80
 800d178:	019b      	lsls	r3, r3, #6
 800d17a:	429a      	cmp	r2, r3
 800d17c:	d110      	bne.n	800d1a0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	681a      	ldr	r2, [r3, #0]
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	4916      	ldr	r1, [pc, #88]	; (800d1e4 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800d18a:	400a      	ands	r2, r1
 800d18c:	601a      	str	r2, [r3, #0]
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	681a      	ldr	r2, [r3, #0]
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	2180      	movs	r1, #128	; 0x80
 800d19a:	0189      	lsls	r1, r1, #6
 800d19c:	430a      	orrs	r2, r1
 800d19e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	225d      	movs	r2, #93	; 0x5d
 800d1a4:	2101      	movs	r1, #1
 800d1a6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	225c      	movs	r2, #92	; 0x5c
 800d1ac:	2100      	movs	r1, #0
 800d1ae:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800d1b0:	2303      	movs	r3, #3
 800d1b2:	e010      	b.n	800d1d6 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d1b4:	69bb      	ldr	r3, [r7, #24]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d101      	bne.n	800d1be <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800d1be:	69bb      	ldr	r3, [r7, #24]
 800d1c0:	3b01      	subs	r3, #1
 800d1c2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	689b      	ldr	r3, [r3, #8]
 800d1ca:	68ba      	ldr	r2, [r7, #8]
 800d1cc:	4013      	ands	r3, r2
 800d1ce:	687a      	ldr	r2, [r7, #4]
 800d1d0:	429a      	cmp	r2, r3
 800d1d2:	d18e      	bne.n	800d0f2 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800d1d4:	2300      	movs	r3, #0
}
 800d1d6:	0018      	movs	r0, r3
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	b00a      	add	sp, #40	; 0x28
 800d1dc:	bd80      	pop	{r7, pc}
 800d1de:	46c0      	nop			; (mov r8, r8)
 800d1e0:	2000002c 	.word	0x2000002c
 800d1e4:	ffffdfff 	.word	0xffffdfff

0800d1e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b086      	sub	sp, #24
 800d1ec:	af02      	add	r7, sp, #8
 800d1ee:	60f8      	str	r0, [r7, #12]
 800d1f0:	60b9      	str	r1, [r7, #8]
 800d1f2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d1f4:	68ba      	ldr	r2, [r7, #8]
 800d1f6:	23c0      	movs	r3, #192	; 0xc0
 800d1f8:	0159      	lsls	r1, r3, #5
 800d1fa:	68f8      	ldr	r0, [r7, #12]
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	9300      	str	r3, [sp, #0]
 800d200:	0013      	movs	r3, r2
 800d202:	2200      	movs	r2, #0
 800d204:	f7ff ff4e 	bl	800d0a4 <SPI_WaitFifoStateUntilTimeout>
 800d208:	1e03      	subs	r3, r0, #0
 800d20a:	d007      	beq.n	800d21c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d210:	2220      	movs	r2, #32
 800d212:	431a      	orrs	r2, r3
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d218:	2303      	movs	r3, #3
 800d21a:	e027      	b.n	800d26c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d21c:	68ba      	ldr	r2, [r7, #8]
 800d21e:	68f8      	ldr	r0, [r7, #12]
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	9300      	str	r3, [sp, #0]
 800d224:	0013      	movs	r3, r2
 800d226:	2200      	movs	r2, #0
 800d228:	2180      	movs	r1, #128	; 0x80
 800d22a:	f7ff fead 	bl	800cf88 <SPI_WaitFlagStateUntilTimeout>
 800d22e:	1e03      	subs	r3, r0, #0
 800d230:	d007      	beq.n	800d242 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d236:	2220      	movs	r2, #32
 800d238:	431a      	orrs	r2, r3
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d23e:	2303      	movs	r3, #3
 800d240:	e014      	b.n	800d26c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d242:	68ba      	ldr	r2, [r7, #8]
 800d244:	23c0      	movs	r3, #192	; 0xc0
 800d246:	00d9      	lsls	r1, r3, #3
 800d248:	68f8      	ldr	r0, [r7, #12]
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	9300      	str	r3, [sp, #0]
 800d24e:	0013      	movs	r3, r2
 800d250:	2200      	movs	r2, #0
 800d252:	f7ff ff27 	bl	800d0a4 <SPI_WaitFifoStateUntilTimeout>
 800d256:	1e03      	subs	r3, r0, #0
 800d258:	d007      	beq.n	800d26a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d25e:	2220      	movs	r2, #32
 800d260:	431a      	orrs	r2, r3
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d266:	2303      	movs	r3, #3
 800d268:	e000      	b.n	800d26c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d26a:	2300      	movs	r3, #0
}
 800d26c:	0018      	movs	r0, r3
 800d26e:	46bd      	mov	sp, r7
 800d270:	b004      	add	sp, #16
 800d272:	bd80      	pop	{r7, pc}

0800d274 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b082      	sub	sp, #8
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d101      	bne.n	800d286 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d282:	2301      	movs	r3, #1
 800d284:	e04a      	b.n	800d31c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	223d      	movs	r2, #61	; 0x3d
 800d28a:	5c9b      	ldrb	r3, [r3, r2]
 800d28c:	b2db      	uxtb	r3, r3
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d107      	bne.n	800d2a2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	223c      	movs	r2, #60	; 0x3c
 800d296:	2100      	movs	r1, #0
 800d298:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	0018      	movs	r0, r3
 800d29e:	f000 f841 	bl	800d324 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	223d      	movs	r2, #61	; 0x3d
 800d2a6:	2102      	movs	r1, #2
 800d2a8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	681a      	ldr	r2, [r3, #0]
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	3304      	adds	r3, #4
 800d2b2:	0019      	movs	r1, r3
 800d2b4:	0010      	movs	r0, r2
 800d2b6:	f000 fb33 	bl	800d920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	2248      	movs	r2, #72	; 0x48
 800d2be:	2101      	movs	r1, #1
 800d2c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	223e      	movs	r2, #62	; 0x3e
 800d2c6:	2101      	movs	r1, #1
 800d2c8:	5499      	strb	r1, [r3, r2]
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	223f      	movs	r2, #63	; 0x3f
 800d2ce:	2101      	movs	r1, #1
 800d2d0:	5499      	strb	r1, [r3, r2]
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	2240      	movs	r2, #64	; 0x40
 800d2d6:	2101      	movs	r1, #1
 800d2d8:	5499      	strb	r1, [r3, r2]
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	2241      	movs	r2, #65	; 0x41
 800d2de:	2101      	movs	r1, #1
 800d2e0:	5499      	strb	r1, [r3, r2]
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	2242      	movs	r2, #66	; 0x42
 800d2e6:	2101      	movs	r1, #1
 800d2e8:	5499      	strb	r1, [r3, r2]
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	2243      	movs	r2, #67	; 0x43
 800d2ee:	2101      	movs	r1, #1
 800d2f0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2244      	movs	r2, #68	; 0x44
 800d2f6:	2101      	movs	r1, #1
 800d2f8:	5499      	strb	r1, [r3, r2]
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	2245      	movs	r2, #69	; 0x45
 800d2fe:	2101      	movs	r1, #1
 800d300:	5499      	strb	r1, [r3, r2]
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	2246      	movs	r2, #70	; 0x46
 800d306:	2101      	movs	r1, #1
 800d308:	5499      	strb	r1, [r3, r2]
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	2247      	movs	r2, #71	; 0x47
 800d30e:	2101      	movs	r1, #1
 800d310:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	223d      	movs	r2, #61	; 0x3d
 800d316:	2101      	movs	r1, #1
 800d318:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d31a:	2300      	movs	r3, #0
}
 800d31c:	0018      	movs	r0, r3
 800d31e:	46bd      	mov	sp, r7
 800d320:	b002      	add	sp, #8
 800d322:	bd80      	pop	{r7, pc}

0800d324 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800d324:	b580      	push	{r7, lr}
 800d326:	b082      	sub	sp, #8
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800d32c:	46c0      	nop			; (mov r8, r8)
 800d32e:	46bd      	mov	sp, r7
 800d330:	b002      	add	sp, #8
 800d332:	bd80      	pop	{r7, pc}

0800d334 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b084      	sub	sp, #16
 800d338:	af00      	add	r7, sp, #0
 800d33a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	223d      	movs	r2, #61	; 0x3d
 800d340:	5c9b      	ldrb	r3, [r3, r2]
 800d342:	b2db      	uxtb	r3, r3
 800d344:	2b01      	cmp	r3, #1
 800d346:	d001      	beq.n	800d34c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d348:	2301      	movs	r3, #1
 800d34a:	e047      	b.n	800d3dc <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	223d      	movs	r2, #61	; 0x3d
 800d350:	2102      	movs	r1, #2
 800d352:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	68da      	ldr	r2, [r3, #12]
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	2101      	movs	r1, #1
 800d360:	430a      	orrs	r2, r1
 800d362:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	4a1e      	ldr	r2, [pc, #120]	; (800d3e4 <HAL_TIM_Base_Start_IT+0xb0>)
 800d36a:	4293      	cmp	r3, r2
 800d36c:	d014      	beq.n	800d398 <HAL_TIM_Base_Start_IT+0x64>
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	681a      	ldr	r2, [r3, #0]
 800d372:	2380      	movs	r3, #128	; 0x80
 800d374:	05db      	lsls	r3, r3, #23
 800d376:	429a      	cmp	r2, r3
 800d378:	d00e      	beq.n	800d398 <HAL_TIM_Base_Start_IT+0x64>
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	4a1a      	ldr	r2, [pc, #104]	; (800d3e8 <HAL_TIM_Base_Start_IT+0xb4>)
 800d380:	4293      	cmp	r3, r2
 800d382:	d009      	beq.n	800d398 <HAL_TIM_Base_Start_IT+0x64>
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	4a18      	ldr	r2, [pc, #96]	; (800d3ec <HAL_TIM_Base_Start_IT+0xb8>)
 800d38a:	4293      	cmp	r3, r2
 800d38c:	d004      	beq.n	800d398 <HAL_TIM_Base_Start_IT+0x64>
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	4a17      	ldr	r2, [pc, #92]	; (800d3f0 <HAL_TIM_Base_Start_IT+0xbc>)
 800d394:	4293      	cmp	r3, r2
 800d396:	d116      	bne.n	800d3c6 <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	689b      	ldr	r3, [r3, #8]
 800d39e:	4a15      	ldr	r2, [pc, #84]	; (800d3f4 <HAL_TIM_Base_Start_IT+0xc0>)
 800d3a0:	4013      	ands	r3, r2
 800d3a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	2b06      	cmp	r3, #6
 800d3a8:	d016      	beq.n	800d3d8 <HAL_TIM_Base_Start_IT+0xa4>
 800d3aa:	68fa      	ldr	r2, [r7, #12]
 800d3ac:	2380      	movs	r3, #128	; 0x80
 800d3ae:	025b      	lsls	r3, r3, #9
 800d3b0:	429a      	cmp	r2, r3
 800d3b2:	d011      	beq.n	800d3d8 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	681a      	ldr	r2, [r3, #0]
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	2101      	movs	r1, #1
 800d3c0:	430a      	orrs	r2, r1
 800d3c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d3c4:	e008      	b.n	800d3d8 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	681a      	ldr	r2, [r3, #0]
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	2101      	movs	r1, #1
 800d3d2:	430a      	orrs	r2, r1
 800d3d4:	601a      	str	r2, [r3, #0]
 800d3d6:	e000      	b.n	800d3da <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d3d8:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800d3da:	2300      	movs	r3, #0
}
 800d3dc:	0018      	movs	r0, r3
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	b004      	add	sp, #16
 800d3e2:	bd80      	pop	{r7, pc}
 800d3e4:	40012c00 	.word	0x40012c00
 800d3e8:	40000400 	.word	0x40000400
 800d3ec:	40000800 	.word	0x40000800
 800d3f0:	40014000 	.word	0x40014000
 800d3f4:	00010007 	.word	0x00010007

0800d3f8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800d3f8:	b580      	push	{r7, lr}
 800d3fa:	b086      	sub	sp, #24
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
 800d400:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d101      	bne.n	800d40c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d408:	2301      	movs	r3, #1
 800d40a:	e090      	b.n	800d52e <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	223d      	movs	r2, #61	; 0x3d
 800d410:	5c9b      	ldrb	r3, [r3, r2]
 800d412:	b2db      	uxtb	r3, r3
 800d414:	2b00      	cmp	r3, #0
 800d416:	d107      	bne.n	800d428 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	223c      	movs	r2, #60	; 0x3c
 800d41c:	2100      	movs	r1, #0
 800d41e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	0018      	movs	r0, r3
 800d424:	f7fc fa30 	bl	8009888 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	223d      	movs	r2, #61	; 0x3d
 800d42c:	2102      	movs	r1, #2
 800d42e:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	689a      	ldr	r2, [r3, #8]
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	493f      	ldr	r1, [pc, #252]	; (800d538 <HAL_TIM_Encoder_Init+0x140>)
 800d43c:	400a      	ands	r2, r1
 800d43e:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681a      	ldr	r2, [r3, #0]
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	3304      	adds	r3, #4
 800d448:	0019      	movs	r1, r3
 800d44a:	0010      	movs	r0, r2
 800d44c:	f000 fa68 	bl	800d920 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	689b      	ldr	r3, [r3, #8]
 800d456:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	699b      	ldr	r3, [r3, #24]
 800d45e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	6a1b      	ldr	r3, [r3, #32]
 800d466:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	697a      	ldr	r2, [r7, #20]
 800d46e:	4313      	orrs	r3, r2
 800d470:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d472:	693b      	ldr	r3, [r7, #16]
 800d474:	4a31      	ldr	r2, [pc, #196]	; (800d53c <HAL_TIM_Encoder_Init+0x144>)
 800d476:	4013      	ands	r3, r2
 800d478:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	689a      	ldr	r2, [r3, #8]
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	699b      	ldr	r3, [r3, #24]
 800d482:	021b      	lsls	r3, r3, #8
 800d484:	4313      	orrs	r3, r2
 800d486:	693a      	ldr	r2, [r7, #16]
 800d488:	4313      	orrs	r3, r2
 800d48a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d48c:	693b      	ldr	r3, [r7, #16]
 800d48e:	4a2c      	ldr	r2, [pc, #176]	; (800d540 <HAL_TIM_Encoder_Init+0x148>)
 800d490:	4013      	ands	r3, r2
 800d492:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d494:	693b      	ldr	r3, [r7, #16]
 800d496:	4a2b      	ldr	r2, [pc, #172]	; (800d544 <HAL_TIM_Encoder_Init+0x14c>)
 800d498:	4013      	ands	r3, r2
 800d49a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	68da      	ldr	r2, [r3, #12]
 800d4a0:	683b      	ldr	r3, [r7, #0]
 800d4a2:	69db      	ldr	r3, [r3, #28]
 800d4a4:	021b      	lsls	r3, r3, #8
 800d4a6:	4313      	orrs	r3, r2
 800d4a8:	693a      	ldr	r2, [r7, #16]
 800d4aa:	4313      	orrs	r3, r2
 800d4ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d4ae:	683b      	ldr	r3, [r7, #0]
 800d4b0:	691b      	ldr	r3, [r3, #16]
 800d4b2:	011a      	lsls	r2, r3, #4
 800d4b4:	683b      	ldr	r3, [r7, #0]
 800d4b6:	6a1b      	ldr	r3, [r3, #32]
 800d4b8:	031b      	lsls	r3, r3, #12
 800d4ba:	4313      	orrs	r3, r2
 800d4bc:	693a      	ldr	r2, [r7, #16]
 800d4be:	4313      	orrs	r3, r2
 800d4c0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	2222      	movs	r2, #34	; 0x22
 800d4c6:	4393      	bics	r3, r2
 800d4c8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	2288      	movs	r2, #136	; 0x88
 800d4ce:	4393      	bics	r3, r2
 800d4d0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d4d2:	683b      	ldr	r3, [r7, #0]
 800d4d4:	685a      	ldr	r2, [r3, #4]
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	695b      	ldr	r3, [r3, #20]
 800d4da:	011b      	lsls	r3, r3, #4
 800d4dc:	4313      	orrs	r3, r2
 800d4de:	68fa      	ldr	r2, [r7, #12]
 800d4e0:	4313      	orrs	r3, r2
 800d4e2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	697a      	ldr	r2, [r7, #20]
 800d4ea:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	693a      	ldr	r2, [r7, #16]
 800d4f2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	68fa      	ldr	r2, [r7, #12]
 800d4fa:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	2248      	movs	r2, #72	; 0x48
 800d500:	2101      	movs	r1, #1
 800d502:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	223e      	movs	r2, #62	; 0x3e
 800d508:	2101      	movs	r1, #1
 800d50a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	223f      	movs	r2, #63	; 0x3f
 800d510:	2101      	movs	r1, #1
 800d512:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	2244      	movs	r2, #68	; 0x44
 800d518:	2101      	movs	r1, #1
 800d51a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	2245      	movs	r2, #69	; 0x45
 800d520:	2101      	movs	r1, #1
 800d522:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	223d      	movs	r2, #61	; 0x3d
 800d528:	2101      	movs	r1, #1
 800d52a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d52c:	2300      	movs	r3, #0
}
 800d52e:	0018      	movs	r0, r3
 800d530:	46bd      	mov	sp, r7
 800d532:	b006      	add	sp, #24
 800d534:	bd80      	pop	{r7, pc}
 800d536:	46c0      	nop			; (mov r8, r8)
 800d538:	fffebff8 	.word	0xfffebff8
 800d53c:	fffffcfc 	.word	0xfffffcfc
 800d540:	fffff3f3 	.word	0xfffff3f3
 800d544:	ffff0f0f 	.word	0xffff0f0f

0800d548 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d548:	b590      	push	{r4, r7, lr}
 800d54a:	b085      	sub	sp, #20
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
 800d550:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d552:	200f      	movs	r0, #15
 800d554:	183b      	adds	r3, r7, r0
 800d556:	687a      	ldr	r2, [r7, #4]
 800d558:	213e      	movs	r1, #62	; 0x3e
 800d55a:	5c52      	ldrb	r2, [r2, r1]
 800d55c:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d55e:	230e      	movs	r3, #14
 800d560:	18fb      	adds	r3, r7, r3
 800d562:	687a      	ldr	r2, [r7, #4]
 800d564:	213f      	movs	r1, #63	; 0x3f
 800d566:	5c52      	ldrb	r2, [r2, r1]
 800d568:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d56a:	240d      	movs	r4, #13
 800d56c:	193b      	adds	r3, r7, r4
 800d56e:	687a      	ldr	r2, [r7, #4]
 800d570:	2144      	movs	r1, #68	; 0x44
 800d572:	5c52      	ldrb	r2, [r2, r1]
 800d574:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d576:	230c      	movs	r3, #12
 800d578:	18fb      	adds	r3, r7, r3
 800d57a:	687a      	ldr	r2, [r7, #4]
 800d57c:	2145      	movs	r1, #69	; 0x45
 800d57e:	5c52      	ldrb	r2, [r2, r1]
 800d580:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800d582:	683b      	ldr	r3, [r7, #0]
 800d584:	2b00      	cmp	r3, #0
 800d586:	d112      	bne.n	800d5ae <HAL_TIM_Encoder_Start_IT+0x66>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d588:	183b      	adds	r3, r7, r0
 800d58a:	781b      	ldrb	r3, [r3, #0]
 800d58c:	2b01      	cmp	r3, #1
 800d58e:	d103      	bne.n	800d598 <HAL_TIM_Encoder_Start_IT+0x50>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800d590:	193b      	adds	r3, r7, r4
 800d592:	781b      	ldrb	r3, [r3, #0]
 800d594:	2b01      	cmp	r3, #1
 800d596:	d001      	beq.n	800d59c <HAL_TIM_Encoder_Start_IT+0x54>
    {
      return HAL_ERROR;
 800d598:	2301      	movs	r3, #1
 800d59a:	e095      	b.n	800d6c8 <HAL_TIM_Encoder_Start_IT+0x180>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	223e      	movs	r2, #62	; 0x3e
 800d5a0:	2102      	movs	r1, #2
 800d5a2:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	2244      	movs	r2, #68	; 0x44
 800d5a8:	2102      	movs	r1, #2
 800d5aa:	5499      	strb	r1, [r3, r2]
 800d5ac:	e03d      	b.n	800d62a <HAL_TIM_Encoder_Start_IT+0xe2>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800d5ae:	683b      	ldr	r3, [r7, #0]
 800d5b0:	2b04      	cmp	r3, #4
 800d5b2:	d114      	bne.n	800d5de <HAL_TIM_Encoder_Start_IT+0x96>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d5b4:	230e      	movs	r3, #14
 800d5b6:	18fb      	adds	r3, r7, r3
 800d5b8:	781b      	ldrb	r3, [r3, #0]
 800d5ba:	2b01      	cmp	r3, #1
 800d5bc:	d104      	bne.n	800d5c8 <HAL_TIM_Encoder_Start_IT+0x80>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d5be:	230c      	movs	r3, #12
 800d5c0:	18fb      	adds	r3, r7, r3
 800d5c2:	781b      	ldrb	r3, [r3, #0]
 800d5c4:	2b01      	cmp	r3, #1
 800d5c6:	d001      	beq.n	800d5cc <HAL_TIM_Encoder_Start_IT+0x84>
    {
      return HAL_ERROR;
 800d5c8:	2301      	movs	r3, #1
 800d5ca:	e07d      	b.n	800d6c8 <HAL_TIM_Encoder_Start_IT+0x180>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	223f      	movs	r2, #63	; 0x3f
 800d5d0:	2102      	movs	r1, #2
 800d5d2:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	2245      	movs	r2, #69	; 0x45
 800d5d8:	2102      	movs	r1, #2
 800d5da:	5499      	strb	r1, [r3, r2]
 800d5dc:	e025      	b.n	800d62a <HAL_TIM_Encoder_Start_IT+0xe2>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d5de:	230f      	movs	r3, #15
 800d5e0:	18fb      	adds	r3, r7, r3
 800d5e2:	781b      	ldrb	r3, [r3, #0]
 800d5e4:	2b01      	cmp	r3, #1
 800d5e6:	d10e      	bne.n	800d606 <HAL_TIM_Encoder_Start_IT+0xbe>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d5e8:	230e      	movs	r3, #14
 800d5ea:	18fb      	adds	r3, r7, r3
 800d5ec:	781b      	ldrb	r3, [r3, #0]
 800d5ee:	2b01      	cmp	r3, #1
 800d5f0:	d109      	bne.n	800d606 <HAL_TIM_Encoder_Start_IT+0xbe>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d5f2:	230d      	movs	r3, #13
 800d5f4:	18fb      	adds	r3, r7, r3
 800d5f6:	781b      	ldrb	r3, [r3, #0]
 800d5f8:	2b01      	cmp	r3, #1
 800d5fa:	d104      	bne.n	800d606 <HAL_TIM_Encoder_Start_IT+0xbe>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d5fc:	230c      	movs	r3, #12
 800d5fe:	18fb      	adds	r3, r7, r3
 800d600:	781b      	ldrb	r3, [r3, #0]
 800d602:	2b01      	cmp	r3, #1
 800d604:	d001      	beq.n	800d60a <HAL_TIM_Encoder_Start_IT+0xc2>
    {
      return HAL_ERROR;
 800d606:	2301      	movs	r3, #1
 800d608:	e05e      	b.n	800d6c8 <HAL_TIM_Encoder_Start_IT+0x180>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	223e      	movs	r2, #62	; 0x3e
 800d60e:	2102      	movs	r1, #2
 800d610:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	223f      	movs	r2, #63	; 0x3f
 800d616:	2102      	movs	r1, #2
 800d618:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	2244      	movs	r2, #68	; 0x44
 800d61e:	2102      	movs	r1, #2
 800d620:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2245      	movs	r2, #69	; 0x45
 800d626:	2102      	movs	r1, #2
 800d628:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d003      	beq.n	800d638 <HAL_TIM_Encoder_Start_IT+0xf0>
 800d630:	683b      	ldr	r3, [r7, #0]
 800d632:	2b04      	cmp	r3, #4
 800d634:	d010      	beq.n	800d658 <HAL_TIM_Encoder_Start_IT+0x110>
 800d636:	e01f      	b.n	800d678 <HAL_TIM_Encoder_Start_IT+0x130>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	2201      	movs	r2, #1
 800d63e:	2100      	movs	r1, #0
 800d640:	0018      	movs	r0, r3
 800d642:	f000 fa05 	bl	800da50 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	68da      	ldr	r2, [r3, #12]
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	2102      	movs	r1, #2
 800d652:	430a      	orrs	r2, r1
 800d654:	60da      	str	r2, [r3, #12]
      break;
 800d656:	e02e      	b.n	800d6b6 <HAL_TIM_Encoder_Start_IT+0x16e>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	2201      	movs	r2, #1
 800d65e:	2104      	movs	r1, #4
 800d660:	0018      	movs	r0, r3
 800d662:	f000 f9f5 	bl	800da50 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	68da      	ldr	r2, [r3, #12]
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	2104      	movs	r1, #4
 800d672:	430a      	orrs	r2, r1
 800d674:	60da      	str	r2, [r3, #12]
      break;
 800d676:	e01e      	b.n	800d6b6 <HAL_TIM_Encoder_Start_IT+0x16e>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	2201      	movs	r2, #1
 800d67e:	2100      	movs	r1, #0
 800d680:	0018      	movs	r0, r3
 800d682:	f000 f9e5 	bl	800da50 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	2201      	movs	r2, #1
 800d68c:	2104      	movs	r1, #4
 800d68e:	0018      	movs	r0, r3
 800d690:	f000 f9de 	bl	800da50 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	68da      	ldr	r2, [r3, #12]
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	2102      	movs	r1, #2
 800d6a0:	430a      	orrs	r2, r1
 800d6a2:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	68da      	ldr	r2, [r3, #12]
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	2104      	movs	r1, #4
 800d6b0:	430a      	orrs	r2, r1
 800d6b2:	60da      	str	r2, [r3, #12]
      break;
 800d6b4:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	681a      	ldr	r2, [r3, #0]
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	2101      	movs	r1, #1
 800d6c2:	430a      	orrs	r2, r1
 800d6c4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d6c6:	2300      	movs	r3, #0
}
 800d6c8:	0018      	movs	r0, r3
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	b005      	add	sp, #20
 800d6ce:	bd90      	pop	{r4, r7, pc}

0800d6d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b084      	sub	sp, #16
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	68db      	ldr	r3, [r3, #12]
 800d6de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	691b      	ldr	r3, [r3, #16]
 800d6e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d6e8:	68bb      	ldr	r3, [r7, #8]
 800d6ea:	2202      	movs	r2, #2
 800d6ec:	4013      	ands	r3, r2
 800d6ee:	d021      	beq.n	800d734 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	2202      	movs	r2, #2
 800d6f4:	4013      	ands	r3, r2
 800d6f6:	d01d      	beq.n	800d734 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	2203      	movs	r2, #3
 800d6fe:	4252      	negs	r2, r2
 800d700:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	2201      	movs	r2, #1
 800d706:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	699b      	ldr	r3, [r3, #24]
 800d70e:	2203      	movs	r2, #3
 800d710:	4013      	ands	r3, r2
 800d712:	d004      	beq.n	800d71e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	0018      	movs	r0, r3
 800d718:	f000 f8ea 	bl	800d8f0 <HAL_TIM_IC_CaptureCallback>
 800d71c:	e007      	b.n	800d72e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	0018      	movs	r0, r3
 800d722:	f000 f8dd 	bl	800d8e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	0018      	movs	r0, r3
 800d72a:	f000 f8e9 	bl	800d900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	2200      	movs	r2, #0
 800d732:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d734:	68bb      	ldr	r3, [r7, #8]
 800d736:	2204      	movs	r2, #4
 800d738:	4013      	ands	r3, r2
 800d73a:	d022      	beq.n	800d782 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	2204      	movs	r2, #4
 800d740:	4013      	ands	r3, r2
 800d742:	d01e      	beq.n	800d782 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	2205      	movs	r2, #5
 800d74a:	4252      	negs	r2, r2
 800d74c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	2202      	movs	r2, #2
 800d752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	699a      	ldr	r2, [r3, #24]
 800d75a:	23c0      	movs	r3, #192	; 0xc0
 800d75c:	009b      	lsls	r3, r3, #2
 800d75e:	4013      	ands	r3, r2
 800d760:	d004      	beq.n	800d76c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	0018      	movs	r0, r3
 800d766:	f000 f8c3 	bl	800d8f0 <HAL_TIM_IC_CaptureCallback>
 800d76a:	e007      	b.n	800d77c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	0018      	movs	r0, r3
 800d770:	f000 f8b6 	bl	800d8e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	0018      	movs	r0, r3
 800d778:	f000 f8c2 	bl	800d900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	2200      	movs	r2, #0
 800d780:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d782:	68bb      	ldr	r3, [r7, #8]
 800d784:	2208      	movs	r2, #8
 800d786:	4013      	ands	r3, r2
 800d788:	d021      	beq.n	800d7ce <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	2208      	movs	r2, #8
 800d78e:	4013      	ands	r3, r2
 800d790:	d01d      	beq.n	800d7ce <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	2209      	movs	r2, #9
 800d798:	4252      	negs	r2, r2
 800d79a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	2204      	movs	r2, #4
 800d7a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	69db      	ldr	r3, [r3, #28]
 800d7a8:	2203      	movs	r2, #3
 800d7aa:	4013      	ands	r3, r2
 800d7ac:	d004      	beq.n	800d7b8 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	0018      	movs	r0, r3
 800d7b2:	f000 f89d 	bl	800d8f0 <HAL_TIM_IC_CaptureCallback>
 800d7b6:	e007      	b.n	800d7c8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	0018      	movs	r0, r3
 800d7bc:	f000 f890 	bl	800d8e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	0018      	movs	r0, r3
 800d7c4:	f000 f89c 	bl	800d900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d7ce:	68bb      	ldr	r3, [r7, #8]
 800d7d0:	2210      	movs	r2, #16
 800d7d2:	4013      	ands	r3, r2
 800d7d4:	d022      	beq.n	800d81c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	2210      	movs	r2, #16
 800d7da:	4013      	ands	r3, r2
 800d7dc:	d01e      	beq.n	800d81c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	2211      	movs	r2, #17
 800d7e4:	4252      	negs	r2, r2
 800d7e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2208      	movs	r2, #8
 800d7ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	69da      	ldr	r2, [r3, #28]
 800d7f4:	23c0      	movs	r3, #192	; 0xc0
 800d7f6:	009b      	lsls	r3, r3, #2
 800d7f8:	4013      	ands	r3, r2
 800d7fa:	d004      	beq.n	800d806 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	0018      	movs	r0, r3
 800d800:	f000 f876 	bl	800d8f0 <HAL_TIM_IC_CaptureCallback>
 800d804:	e007      	b.n	800d816 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	0018      	movs	r0, r3
 800d80a:	f000 f869 	bl	800d8e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	0018      	movs	r0, r3
 800d812:	f000 f875 	bl	800d900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	2200      	movs	r2, #0
 800d81a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d81c:	68bb      	ldr	r3, [r7, #8]
 800d81e:	2201      	movs	r2, #1
 800d820:	4013      	ands	r3, r2
 800d822:	d00c      	beq.n	800d83e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	2201      	movs	r2, #1
 800d828:	4013      	ands	r3, r2
 800d82a:	d008      	beq.n	800d83e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	2202      	movs	r2, #2
 800d832:	4252      	negs	r2, r2
 800d834:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	0018      	movs	r0, r3
 800d83a:	f7fb ff1b 	bl	8009674 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d83e:	68bb      	ldr	r3, [r7, #8]
 800d840:	2280      	movs	r2, #128	; 0x80
 800d842:	4013      	ands	r3, r2
 800d844:	d104      	bne.n	800d850 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d846:	68ba      	ldr	r2, [r7, #8]
 800d848:	2380      	movs	r3, #128	; 0x80
 800d84a:	019b      	lsls	r3, r3, #6
 800d84c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d84e:	d00b      	beq.n	800d868 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	2280      	movs	r2, #128	; 0x80
 800d854:	4013      	ands	r3, r2
 800d856:	d007      	beq.n	800d868 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	4a1e      	ldr	r2, [pc, #120]	; (800d8d8 <HAL_TIM_IRQHandler+0x208>)
 800d85e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	0018      	movs	r0, r3
 800d864:	f000 f996 	bl	800db94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d868:	68ba      	ldr	r2, [r7, #8]
 800d86a:	2380      	movs	r3, #128	; 0x80
 800d86c:	005b      	lsls	r3, r3, #1
 800d86e:	4013      	ands	r3, r2
 800d870:	d00b      	beq.n	800d88a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	2280      	movs	r2, #128	; 0x80
 800d876:	4013      	ands	r3, r2
 800d878:	d007      	beq.n	800d88a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	4a17      	ldr	r2, [pc, #92]	; (800d8dc <HAL_TIM_IRQHandler+0x20c>)
 800d880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	0018      	movs	r0, r3
 800d886:	f000 f98d 	bl	800dba4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d88a:	68bb      	ldr	r3, [r7, #8]
 800d88c:	2240      	movs	r2, #64	; 0x40
 800d88e:	4013      	ands	r3, r2
 800d890:	d00c      	beq.n	800d8ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	2240      	movs	r2, #64	; 0x40
 800d896:	4013      	ands	r3, r2
 800d898:	d008      	beq.n	800d8ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	2241      	movs	r2, #65	; 0x41
 800d8a0:	4252      	negs	r2, r2
 800d8a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	0018      	movs	r0, r3
 800d8a8:	f000 f832 	bl	800d910 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d8ac:	68bb      	ldr	r3, [r7, #8]
 800d8ae:	2220      	movs	r2, #32
 800d8b0:	4013      	ands	r3, r2
 800d8b2:	d00c      	beq.n	800d8ce <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	2220      	movs	r2, #32
 800d8b8:	4013      	ands	r3, r2
 800d8ba:	d008      	beq.n	800d8ce <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	2221      	movs	r2, #33	; 0x21
 800d8c2:	4252      	negs	r2, r2
 800d8c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	0018      	movs	r0, r3
 800d8ca:	f000 f95b 	bl	800db84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d8ce:	46c0      	nop			; (mov r8, r8)
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	b004      	add	sp, #16
 800d8d4:	bd80      	pop	{r7, pc}
 800d8d6:	46c0      	nop			; (mov r8, r8)
 800d8d8:	ffffdf7f 	.word	0xffffdf7f
 800d8dc:	fffffeff 	.word	0xfffffeff

0800d8e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	b082      	sub	sp, #8
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d8e8:	46c0      	nop			; (mov r8, r8)
 800d8ea:	46bd      	mov	sp, r7
 800d8ec:	b002      	add	sp, #8
 800d8ee:	bd80      	pop	{r7, pc}

0800d8f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b082      	sub	sp, #8
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d8f8:	46c0      	nop			; (mov r8, r8)
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	b002      	add	sp, #8
 800d8fe:	bd80      	pop	{r7, pc}

0800d900 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d900:	b580      	push	{r7, lr}
 800d902:	b082      	sub	sp, #8
 800d904:	af00      	add	r7, sp, #0
 800d906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d908:	46c0      	nop			; (mov r8, r8)
 800d90a:	46bd      	mov	sp, r7
 800d90c:	b002      	add	sp, #8
 800d90e:	bd80      	pop	{r7, pc}

0800d910 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d910:	b580      	push	{r7, lr}
 800d912:	b082      	sub	sp, #8
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d918:	46c0      	nop			; (mov r8, r8)
 800d91a:	46bd      	mov	sp, r7
 800d91c:	b002      	add	sp, #8
 800d91e:	bd80      	pop	{r7, pc}

0800d920 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d920:	b580      	push	{r7, lr}
 800d922:	b084      	sub	sp, #16
 800d924:	af00      	add	r7, sp, #0
 800d926:	6078      	str	r0, [r7, #4]
 800d928:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	4a3f      	ldr	r2, [pc, #252]	; (800da30 <TIM_Base_SetConfig+0x110>)
 800d934:	4293      	cmp	r3, r2
 800d936:	d00c      	beq.n	800d952 <TIM_Base_SetConfig+0x32>
 800d938:	687a      	ldr	r2, [r7, #4]
 800d93a:	2380      	movs	r3, #128	; 0x80
 800d93c:	05db      	lsls	r3, r3, #23
 800d93e:	429a      	cmp	r2, r3
 800d940:	d007      	beq.n	800d952 <TIM_Base_SetConfig+0x32>
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	4a3b      	ldr	r2, [pc, #236]	; (800da34 <TIM_Base_SetConfig+0x114>)
 800d946:	4293      	cmp	r3, r2
 800d948:	d003      	beq.n	800d952 <TIM_Base_SetConfig+0x32>
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	4a3a      	ldr	r2, [pc, #232]	; (800da38 <TIM_Base_SetConfig+0x118>)
 800d94e:	4293      	cmp	r3, r2
 800d950:	d108      	bne.n	800d964 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	2270      	movs	r2, #112	; 0x70
 800d956:	4393      	bics	r3, r2
 800d958:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d95a:	683b      	ldr	r3, [r7, #0]
 800d95c:	685b      	ldr	r3, [r3, #4]
 800d95e:	68fa      	ldr	r2, [r7, #12]
 800d960:	4313      	orrs	r3, r2
 800d962:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	4a32      	ldr	r2, [pc, #200]	; (800da30 <TIM_Base_SetConfig+0x110>)
 800d968:	4293      	cmp	r3, r2
 800d96a:	d01c      	beq.n	800d9a6 <TIM_Base_SetConfig+0x86>
 800d96c:	687a      	ldr	r2, [r7, #4]
 800d96e:	2380      	movs	r3, #128	; 0x80
 800d970:	05db      	lsls	r3, r3, #23
 800d972:	429a      	cmp	r2, r3
 800d974:	d017      	beq.n	800d9a6 <TIM_Base_SetConfig+0x86>
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	4a2e      	ldr	r2, [pc, #184]	; (800da34 <TIM_Base_SetConfig+0x114>)
 800d97a:	4293      	cmp	r3, r2
 800d97c:	d013      	beq.n	800d9a6 <TIM_Base_SetConfig+0x86>
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	4a2d      	ldr	r2, [pc, #180]	; (800da38 <TIM_Base_SetConfig+0x118>)
 800d982:	4293      	cmp	r3, r2
 800d984:	d00f      	beq.n	800d9a6 <TIM_Base_SetConfig+0x86>
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	4a2c      	ldr	r2, [pc, #176]	; (800da3c <TIM_Base_SetConfig+0x11c>)
 800d98a:	4293      	cmp	r3, r2
 800d98c:	d00b      	beq.n	800d9a6 <TIM_Base_SetConfig+0x86>
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	4a2b      	ldr	r2, [pc, #172]	; (800da40 <TIM_Base_SetConfig+0x120>)
 800d992:	4293      	cmp	r3, r2
 800d994:	d007      	beq.n	800d9a6 <TIM_Base_SetConfig+0x86>
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	4a2a      	ldr	r2, [pc, #168]	; (800da44 <TIM_Base_SetConfig+0x124>)
 800d99a:	4293      	cmp	r3, r2
 800d99c:	d003      	beq.n	800d9a6 <TIM_Base_SetConfig+0x86>
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	4a29      	ldr	r2, [pc, #164]	; (800da48 <TIM_Base_SetConfig+0x128>)
 800d9a2:	4293      	cmp	r3, r2
 800d9a4:	d108      	bne.n	800d9b8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	4a28      	ldr	r2, [pc, #160]	; (800da4c <TIM_Base_SetConfig+0x12c>)
 800d9aa:	4013      	ands	r3, r2
 800d9ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d9ae:	683b      	ldr	r3, [r7, #0]
 800d9b0:	68db      	ldr	r3, [r3, #12]
 800d9b2:	68fa      	ldr	r2, [r7, #12]
 800d9b4:	4313      	orrs	r3, r2
 800d9b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	2280      	movs	r2, #128	; 0x80
 800d9bc:	4393      	bics	r3, r2
 800d9be:	001a      	movs	r2, r3
 800d9c0:	683b      	ldr	r3, [r7, #0]
 800d9c2:	695b      	ldr	r3, [r3, #20]
 800d9c4:	4313      	orrs	r3, r2
 800d9c6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	68fa      	ldr	r2, [r7, #12]
 800d9cc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d9ce:	683b      	ldr	r3, [r7, #0]
 800d9d0:	689a      	ldr	r2, [r3, #8]
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d9d6:	683b      	ldr	r3, [r7, #0]
 800d9d8:	681a      	ldr	r2, [r3, #0]
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	4a13      	ldr	r2, [pc, #76]	; (800da30 <TIM_Base_SetConfig+0x110>)
 800d9e2:	4293      	cmp	r3, r2
 800d9e4:	d00b      	beq.n	800d9fe <TIM_Base_SetConfig+0xde>
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	4a15      	ldr	r2, [pc, #84]	; (800da40 <TIM_Base_SetConfig+0x120>)
 800d9ea:	4293      	cmp	r3, r2
 800d9ec:	d007      	beq.n	800d9fe <TIM_Base_SetConfig+0xde>
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	4a14      	ldr	r2, [pc, #80]	; (800da44 <TIM_Base_SetConfig+0x124>)
 800d9f2:	4293      	cmp	r3, r2
 800d9f4:	d003      	beq.n	800d9fe <TIM_Base_SetConfig+0xde>
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	4a13      	ldr	r2, [pc, #76]	; (800da48 <TIM_Base_SetConfig+0x128>)
 800d9fa:	4293      	cmp	r3, r2
 800d9fc:	d103      	bne.n	800da06 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d9fe:	683b      	ldr	r3, [r7, #0]
 800da00:	691a      	ldr	r2, [r3, #16]
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	2201      	movs	r2, #1
 800da0a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	691b      	ldr	r3, [r3, #16]
 800da10:	2201      	movs	r2, #1
 800da12:	4013      	ands	r3, r2
 800da14:	2b01      	cmp	r3, #1
 800da16:	d106      	bne.n	800da26 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	691b      	ldr	r3, [r3, #16]
 800da1c:	2201      	movs	r2, #1
 800da1e:	4393      	bics	r3, r2
 800da20:	001a      	movs	r2, r3
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	611a      	str	r2, [r3, #16]
  }
}
 800da26:	46c0      	nop			; (mov r8, r8)
 800da28:	46bd      	mov	sp, r7
 800da2a:	b004      	add	sp, #16
 800da2c:	bd80      	pop	{r7, pc}
 800da2e:	46c0      	nop			; (mov r8, r8)
 800da30:	40012c00 	.word	0x40012c00
 800da34:	40000400 	.word	0x40000400
 800da38:	40000800 	.word	0x40000800
 800da3c:	40002000 	.word	0x40002000
 800da40:	40014000 	.word	0x40014000
 800da44:	40014400 	.word	0x40014400
 800da48:	40014800 	.word	0x40014800
 800da4c:	fffffcff 	.word	0xfffffcff

0800da50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800da50:	b580      	push	{r7, lr}
 800da52:	b086      	sub	sp, #24
 800da54:	af00      	add	r7, sp, #0
 800da56:	60f8      	str	r0, [r7, #12]
 800da58:	60b9      	str	r1, [r7, #8]
 800da5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800da5c:	68bb      	ldr	r3, [r7, #8]
 800da5e:	221f      	movs	r2, #31
 800da60:	4013      	ands	r3, r2
 800da62:	2201      	movs	r2, #1
 800da64:	409a      	lsls	r2, r3
 800da66:	0013      	movs	r3, r2
 800da68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	6a1b      	ldr	r3, [r3, #32]
 800da6e:	697a      	ldr	r2, [r7, #20]
 800da70:	43d2      	mvns	r2, r2
 800da72:	401a      	ands	r2, r3
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	6a1a      	ldr	r2, [r3, #32]
 800da7c:	68bb      	ldr	r3, [r7, #8]
 800da7e:	211f      	movs	r1, #31
 800da80:	400b      	ands	r3, r1
 800da82:	6879      	ldr	r1, [r7, #4]
 800da84:	4099      	lsls	r1, r3
 800da86:	000b      	movs	r3, r1
 800da88:	431a      	orrs	r2, r3
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	621a      	str	r2, [r3, #32]
}
 800da8e:	46c0      	nop			; (mov r8, r8)
 800da90:	46bd      	mov	sp, r7
 800da92:	b006      	add	sp, #24
 800da94:	bd80      	pop	{r7, pc}
	...

0800da98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b084      	sub	sp, #16
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
 800daa0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	223c      	movs	r2, #60	; 0x3c
 800daa6:	5c9b      	ldrb	r3, [r3, r2]
 800daa8:	2b01      	cmp	r3, #1
 800daaa:	d101      	bne.n	800dab0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800daac:	2302      	movs	r3, #2
 800daae:	e05a      	b.n	800db66 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	223c      	movs	r2, #60	; 0x3c
 800dab4:	2101      	movs	r1, #1
 800dab6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	223d      	movs	r2, #61	; 0x3d
 800dabc:	2102      	movs	r1, #2
 800dabe:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	685b      	ldr	r3, [r3, #4]
 800dac6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	689b      	ldr	r3, [r3, #8]
 800dace:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	4a26      	ldr	r2, [pc, #152]	; (800db70 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800dad6:	4293      	cmp	r3, r2
 800dad8:	d108      	bne.n	800daec <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	4a25      	ldr	r2, [pc, #148]	; (800db74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800dade:	4013      	ands	r3, r2
 800dae0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dae2:	683b      	ldr	r3, [r7, #0]
 800dae4:	685b      	ldr	r3, [r3, #4]
 800dae6:	68fa      	ldr	r2, [r7, #12]
 800dae8:	4313      	orrs	r3, r2
 800daea:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	2270      	movs	r2, #112	; 0x70
 800daf0:	4393      	bics	r3, r2
 800daf2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800daf4:	683b      	ldr	r3, [r7, #0]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	68fa      	ldr	r2, [r7, #12]
 800dafa:	4313      	orrs	r3, r2
 800dafc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	68fa      	ldr	r2, [r7, #12]
 800db04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	4a19      	ldr	r2, [pc, #100]	; (800db70 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800db0c:	4293      	cmp	r3, r2
 800db0e:	d014      	beq.n	800db3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	681a      	ldr	r2, [r3, #0]
 800db14:	2380      	movs	r3, #128	; 0x80
 800db16:	05db      	lsls	r3, r3, #23
 800db18:	429a      	cmp	r2, r3
 800db1a:	d00e      	beq.n	800db3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	4a15      	ldr	r2, [pc, #84]	; (800db78 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800db22:	4293      	cmp	r3, r2
 800db24:	d009      	beq.n	800db3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	4a14      	ldr	r2, [pc, #80]	; (800db7c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800db2c:	4293      	cmp	r3, r2
 800db2e:	d004      	beq.n	800db3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	4a12      	ldr	r2, [pc, #72]	; (800db80 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800db36:	4293      	cmp	r3, r2
 800db38:	d10c      	bne.n	800db54 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800db3a:	68bb      	ldr	r3, [r7, #8]
 800db3c:	2280      	movs	r2, #128	; 0x80
 800db3e:	4393      	bics	r3, r2
 800db40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800db42:	683b      	ldr	r3, [r7, #0]
 800db44:	689b      	ldr	r3, [r3, #8]
 800db46:	68ba      	ldr	r2, [r7, #8]
 800db48:	4313      	orrs	r3, r2
 800db4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	68ba      	ldr	r2, [r7, #8]
 800db52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	223d      	movs	r2, #61	; 0x3d
 800db58:	2101      	movs	r1, #1
 800db5a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	223c      	movs	r2, #60	; 0x3c
 800db60:	2100      	movs	r1, #0
 800db62:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800db64:	2300      	movs	r3, #0
}
 800db66:	0018      	movs	r0, r3
 800db68:	46bd      	mov	sp, r7
 800db6a:	b004      	add	sp, #16
 800db6c:	bd80      	pop	{r7, pc}
 800db6e:	46c0      	nop			; (mov r8, r8)
 800db70:	40012c00 	.word	0x40012c00
 800db74:	ff0fffff 	.word	0xff0fffff
 800db78:	40000400 	.word	0x40000400
 800db7c:	40000800 	.word	0x40000800
 800db80:	40014000 	.word	0x40014000

0800db84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b082      	sub	sp, #8
 800db88:	af00      	add	r7, sp, #0
 800db8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800db8c:	46c0      	nop			; (mov r8, r8)
 800db8e:	46bd      	mov	sp, r7
 800db90:	b002      	add	sp, #8
 800db92:	bd80      	pop	{r7, pc}

0800db94 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b082      	sub	sp, #8
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800db9c:	46c0      	nop			; (mov r8, r8)
 800db9e:	46bd      	mov	sp, r7
 800dba0:	b002      	add	sp, #8
 800dba2:	bd80      	pop	{r7, pc}

0800dba4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b082      	sub	sp, #8
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800dbac:	46c0      	nop			; (mov r8, r8)
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	b002      	add	sp, #8
 800dbb2:	bd80      	pop	{r7, pc}

0800dbb4 <LL_DMA_ConfigTransfer>:
{
 800dbb4:	b580      	push	{r7, lr}
 800dbb6:	b086      	sub	sp, #24
 800dbb8:	af00      	add	r7, sp, #0
 800dbba:	60f8      	str	r0, [r7, #12]
 800dbbc:	60b9      	str	r1, [r7, #8]
 800dbbe:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800dbc4:	4a0c      	ldr	r2, [pc, #48]	; (800dbf8 <LL_DMA_ConfigTransfer+0x44>)
 800dbc6:	68bb      	ldr	r3, [r7, #8]
 800dbc8:	18d3      	adds	r3, r2, r3
 800dbca:	781b      	ldrb	r3, [r3, #0]
 800dbcc:	001a      	movs	r2, r3
 800dbce:	697b      	ldr	r3, [r7, #20]
 800dbd0:	18d3      	adds	r3, r2, r3
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	4a09      	ldr	r2, [pc, #36]	; (800dbfc <LL_DMA_ConfigTransfer+0x48>)
 800dbd6:	4013      	ands	r3, r2
 800dbd8:	0019      	movs	r1, r3
 800dbda:	4a07      	ldr	r2, [pc, #28]	; (800dbf8 <LL_DMA_ConfigTransfer+0x44>)
 800dbdc:	68bb      	ldr	r3, [r7, #8]
 800dbde:	18d3      	adds	r3, r2, r3
 800dbe0:	781b      	ldrb	r3, [r3, #0]
 800dbe2:	001a      	movs	r2, r3
 800dbe4:	697b      	ldr	r3, [r7, #20]
 800dbe6:	18d3      	adds	r3, r2, r3
 800dbe8:	687a      	ldr	r2, [r7, #4]
 800dbea:	430a      	orrs	r2, r1
 800dbec:	601a      	str	r2, [r3, #0]
}
 800dbee:	46c0      	nop			; (mov r8, r8)
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	b006      	add	sp, #24
 800dbf4:	bd80      	pop	{r7, pc}
 800dbf6:	46c0      	nop			; (mov r8, r8)
 800dbf8:	0801dd00 	.word	0x0801dd00
 800dbfc:	ffff800f 	.word	0xffff800f

0800dc00 <LL_DMA_SetDataLength>:
{
 800dc00:	b580      	push	{r7, lr}
 800dc02:	b086      	sub	sp, #24
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	60f8      	str	r0, [r7, #12]
 800dc08:	60b9      	str	r1, [r7, #8]
 800dc0a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 800dc10:	4a0b      	ldr	r2, [pc, #44]	; (800dc40 <LL_DMA_SetDataLength+0x40>)
 800dc12:	68bb      	ldr	r3, [r7, #8]
 800dc14:	18d3      	adds	r3, r2, r3
 800dc16:	781b      	ldrb	r3, [r3, #0]
 800dc18:	001a      	movs	r2, r3
 800dc1a:	697b      	ldr	r3, [r7, #20]
 800dc1c:	18d3      	adds	r3, r2, r3
 800dc1e:	685b      	ldr	r3, [r3, #4]
 800dc20:	0c1b      	lsrs	r3, r3, #16
 800dc22:	0419      	lsls	r1, r3, #16
 800dc24:	4a06      	ldr	r2, [pc, #24]	; (800dc40 <LL_DMA_SetDataLength+0x40>)
 800dc26:	68bb      	ldr	r3, [r7, #8]
 800dc28:	18d3      	adds	r3, r2, r3
 800dc2a:	781b      	ldrb	r3, [r3, #0]
 800dc2c:	001a      	movs	r2, r3
 800dc2e:	697b      	ldr	r3, [r7, #20]
 800dc30:	18d3      	adds	r3, r2, r3
 800dc32:	687a      	ldr	r2, [r7, #4]
 800dc34:	430a      	orrs	r2, r1
 800dc36:	605a      	str	r2, [r3, #4]
}
 800dc38:	46c0      	nop			; (mov r8, r8)
 800dc3a:	46bd      	mov	sp, r7
 800dc3c:	b006      	add	sp, #24
 800dc3e:	bd80      	pop	{r7, pc}
 800dc40:	0801dd00 	.word	0x0801dd00

0800dc44 <LL_DMA_SetMemoryAddress>:
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b086      	sub	sp, #24
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	60f8      	str	r0, [r7, #12]
 800dc4c:	60b9      	str	r1, [r7, #8]
 800dc4e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 800dc54:	4a06      	ldr	r2, [pc, #24]	; (800dc70 <LL_DMA_SetMemoryAddress+0x2c>)
 800dc56:	68bb      	ldr	r3, [r7, #8]
 800dc58:	18d3      	adds	r3, r2, r3
 800dc5a:	781b      	ldrb	r3, [r3, #0]
 800dc5c:	001a      	movs	r2, r3
 800dc5e:	697b      	ldr	r3, [r7, #20]
 800dc60:	18d3      	adds	r3, r2, r3
 800dc62:	687a      	ldr	r2, [r7, #4]
 800dc64:	60da      	str	r2, [r3, #12]
}
 800dc66:	46c0      	nop			; (mov r8, r8)
 800dc68:	46bd      	mov	sp, r7
 800dc6a:	b006      	add	sp, #24
 800dc6c:	bd80      	pop	{r7, pc}
 800dc6e:	46c0      	nop			; (mov r8, r8)
 800dc70:	0801dd00 	.word	0x0801dd00

0800dc74 <LL_DMA_SetPeriphAddress>:
{
 800dc74:	b580      	push	{r7, lr}
 800dc76:	b086      	sub	sp, #24
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	60f8      	str	r0, [r7, #12]
 800dc7c:	60b9      	str	r1, [r7, #8]
 800dc7e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 800dc84:	4a06      	ldr	r2, [pc, #24]	; (800dca0 <LL_DMA_SetPeriphAddress+0x2c>)
 800dc86:	68bb      	ldr	r3, [r7, #8]
 800dc88:	18d3      	adds	r3, r2, r3
 800dc8a:	781b      	ldrb	r3, [r3, #0]
 800dc8c:	001a      	movs	r2, r3
 800dc8e:	697b      	ldr	r3, [r7, #20]
 800dc90:	18d3      	adds	r3, r2, r3
 800dc92:	687a      	ldr	r2, [r7, #4]
 800dc94:	609a      	str	r2, [r3, #8]
}
 800dc96:	46c0      	nop			; (mov r8, r8)
 800dc98:	46bd      	mov	sp, r7
 800dc9a:	b006      	add	sp, #24
 800dc9c:	bd80      	pop	{r7, pc}
 800dc9e:	46c0      	nop			; (mov r8, r8)
 800dca0:	0801dd00 	.word	0x0801dd00

0800dca4 <LL_DMA_SetPeriphRequest>:
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b086      	sub	sp, #24
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	60f8      	str	r0, [r7, #12]
 800dcac:	60b9      	str	r1, [r7, #8]
 800dcae:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	0a9b      	lsrs	r3, r3, #10
 800dcb4:	4a0f      	ldr	r2, [pc, #60]	; (800dcf4 <LL_DMA_SetPeriphRequest+0x50>)
 800dcb6:	405a      	eors	r2, r3
 800dcb8:	0013      	movs	r3, r2
 800dcba:	00db      	lsls	r3, r3, #3
 800dcbc:	1a9b      	subs	r3, r3, r2
 800dcbe:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 800dcc0:	68ba      	ldr	r2, [r7, #8]
 800dcc2:	697b      	ldr	r3, [r7, #20]
 800dcc4:	18d3      	adds	r3, r2, r3
 800dcc6:	009b      	lsls	r3, r3, #2
 800dcc8:	4a0b      	ldr	r2, [pc, #44]	; (800dcf8 <LL_DMA_SetPeriphRequest+0x54>)
 800dcca:	4694      	mov	ip, r2
 800dccc:	4463      	add	r3, ip
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	227f      	movs	r2, #127	; 0x7f
 800dcd2:	4393      	bics	r3, r2
 800dcd4:	0019      	movs	r1, r3
 800dcd6:	68ba      	ldr	r2, [r7, #8]
 800dcd8:	697b      	ldr	r3, [r7, #20]
 800dcda:	18d3      	adds	r3, r2, r3
 800dcdc:	009b      	lsls	r3, r3, #2
 800dcde:	4a06      	ldr	r2, [pc, #24]	; (800dcf8 <LL_DMA_SetPeriphRequest+0x54>)
 800dce0:	4694      	mov	ip, r2
 800dce2:	4463      	add	r3, ip
 800dce4:	687a      	ldr	r2, [r7, #4]
 800dce6:	430a      	orrs	r2, r1
 800dce8:	601a      	str	r2, [r3, #0]
}
 800dcea:	46c0      	nop			; (mov r8, r8)
 800dcec:	46bd      	mov	sp, r7
 800dcee:	b006      	add	sp, #24
 800dcf0:	bd80      	pop	{r7, pc}
 800dcf2:	46c0      	nop			; (mov r8, r8)
 800dcf4:	00100080 	.word	0x00100080
 800dcf8:	40020800 	.word	0x40020800

0800dcfc <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b084      	sub	sp, #16
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	60f8      	str	r0, [r7, #12]
 800dd04:	60b9      	str	r1, [r7, #8]
 800dd06:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800dd10:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 800dd16:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800dd1c:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800dd22:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800dd28:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800dd2e:	431a      	orrs	r2, r3
 800dd30:	68b9      	ldr	r1, [r7, #8]
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	0018      	movs	r0, r3
 800dd36:	f7ff ff3d 	bl	800dbb4 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	685a      	ldr	r2, [r3, #4]
 800dd3e:	68b9      	ldr	r1, [r7, #8]
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	0018      	movs	r0, r3
 800dd44:	f7ff ff7e 	bl	800dc44 <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681a      	ldr	r2, [r3, #0]
 800dd4c:	68b9      	ldr	r1, [r7, #8]
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	0018      	movs	r0, r3
 800dd52:	f7ff ff8f 	bl	800dc74 <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	6a1a      	ldr	r2, [r3, #32]
 800dd5a:	68b9      	ldr	r1, [r7, #8]
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	0018      	movs	r0, r3
 800dd60:	f7ff ff4e 	bl	800dc00 <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dd68:	68b9      	ldr	r1, [r7, #8]
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	0018      	movs	r0, r3
 800dd6e:	f7ff ff99 	bl	800dca4 <LL_DMA_SetPeriphRequest>

  return SUCCESS;
 800dd72:	2300      	movs	r3, #0
}
 800dd74:	0018      	movs	r0, r3
 800dd76:	46bd      	mov	sp, r7
 800dd78:	b004      	add	sp, #16
 800dd7a:	bd80      	pop	{r7, pc}

0800dd7c <LL_DMA_StructInit>:
  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800dd7c:	b580      	push	{r7, lr}
 800dd7e:	b082      	sub	sp, #8
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	6078      	str	r0, [r7, #4]
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	2200      	movs	r2, #0
 800dd88:	601a      	str	r2, [r3, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	605a      	str	r2, [r3, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2200      	movs	r2, #0
 800dd94:	609a      	str	r2, [r3, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	2200      	movs	r2, #0
 800dd9a:	60da      	str	r2, [r3, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2200      	movs	r2, #0
 800dda0:	611a      	str	r2, [r3, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	2200      	movs	r2, #0
 800dda6:	615a      	str	r2, [r3, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	2200      	movs	r2, #0
 800ddac:	619a      	str	r2, [r3, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	2200      	movs	r2, #0
 800ddb2:	61da      	str	r2, [r3, #28]
  DMA_InitStruct->NbData                 = 0x00000000U;
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	621a      	str	r2, [r3, #32]
  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	625a      	str	r2, [r3, #36]	; 0x24
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	2200      	movs	r2, #0
 800ddc4:	629a      	str	r2, [r3, #40]	; 0x28
}
 800ddc6:	46c0      	nop			; (mov r8, r8)
 800ddc8:	46bd      	mov	sp, r7
 800ddca:	b002      	add	sp, #8
 800ddcc:	bd80      	pop	{r7, pc}

0800ddce <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800ddce:	b580      	push	{r7, lr}
 800ddd0:	b084      	sub	sp, #16
 800ddd2:	af00      	add	r7, sp, #0
 800ddd4:	60f8      	str	r0, [r7, #12]
 800ddd6:	60b9      	str	r1, [r7, #8]
 800ddd8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	6819      	ldr	r1, [r3, #0]
 800ddde:	68bb      	ldr	r3, [r7, #8]
 800dde0:	435b      	muls	r3, r3
 800dde2:	001a      	movs	r2, r3
 800dde4:	0013      	movs	r3, r2
 800dde6:	005b      	lsls	r3, r3, #1
 800dde8:	189b      	adds	r3, r3, r2
 800ddea:	43db      	mvns	r3, r3
 800ddec:	400b      	ands	r3, r1
 800ddee:	001a      	movs	r2, r3
 800ddf0:	68bb      	ldr	r3, [r7, #8]
 800ddf2:	435b      	muls	r3, r3
 800ddf4:	6879      	ldr	r1, [r7, #4]
 800ddf6:	434b      	muls	r3, r1
 800ddf8:	431a      	orrs	r2, r3
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	601a      	str	r2, [r3, #0]
}
 800ddfe:	46c0      	nop			; (mov r8, r8)
 800de00:	46bd      	mov	sp, r7
 800de02:	b004      	add	sp, #16
 800de04:	bd80      	pop	{r7, pc}

0800de06 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800de06:	b580      	push	{r7, lr}
 800de08:	b084      	sub	sp, #16
 800de0a:	af00      	add	r7, sp, #0
 800de0c:	60f8      	str	r0, [r7, #12]
 800de0e:	60b9      	str	r1, [r7, #8]
 800de10:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	685b      	ldr	r3, [r3, #4]
 800de16:	68ba      	ldr	r2, [r7, #8]
 800de18:	43d2      	mvns	r2, r2
 800de1a:	401a      	ands	r2, r3
 800de1c:	68bb      	ldr	r3, [r7, #8]
 800de1e:	6879      	ldr	r1, [r7, #4]
 800de20:	434b      	muls	r3, r1
 800de22:	431a      	orrs	r2, r3
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	605a      	str	r2, [r3, #4]
}
 800de28:	46c0      	nop			; (mov r8, r8)
 800de2a:	46bd      	mov	sp, r7
 800de2c:	b004      	add	sp, #16
 800de2e:	bd80      	pop	{r7, pc}

0800de30 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800de30:	b580      	push	{r7, lr}
 800de32:	b084      	sub	sp, #16
 800de34:	af00      	add	r7, sp, #0
 800de36:	60f8      	str	r0, [r7, #12]
 800de38:	60b9      	str	r1, [r7, #8]
 800de3a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	6899      	ldr	r1, [r3, #8]
 800de40:	68bb      	ldr	r3, [r7, #8]
 800de42:	435b      	muls	r3, r3
 800de44:	001a      	movs	r2, r3
 800de46:	0013      	movs	r3, r2
 800de48:	005b      	lsls	r3, r3, #1
 800de4a:	189b      	adds	r3, r3, r2
 800de4c:	43db      	mvns	r3, r3
 800de4e:	400b      	ands	r3, r1
 800de50:	001a      	movs	r2, r3
 800de52:	68bb      	ldr	r3, [r7, #8]
 800de54:	435b      	muls	r3, r3
 800de56:	6879      	ldr	r1, [r7, #4]
 800de58:	434b      	muls	r3, r1
 800de5a:	431a      	orrs	r2, r3
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	609a      	str	r2, [r3, #8]
}
 800de60:	46c0      	nop			; (mov r8, r8)
 800de62:	46bd      	mov	sp, r7
 800de64:	b004      	add	sp, #16
 800de66:	bd80      	pop	{r7, pc}

0800de68 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800de68:	b580      	push	{r7, lr}
 800de6a:	b084      	sub	sp, #16
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	60f8      	str	r0, [r7, #12]
 800de70:	60b9      	str	r1, [r7, #8]
 800de72:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	68d9      	ldr	r1, [r3, #12]
 800de78:	68bb      	ldr	r3, [r7, #8]
 800de7a:	435b      	muls	r3, r3
 800de7c:	001a      	movs	r2, r3
 800de7e:	0013      	movs	r3, r2
 800de80:	005b      	lsls	r3, r3, #1
 800de82:	189b      	adds	r3, r3, r2
 800de84:	43db      	mvns	r3, r3
 800de86:	400b      	ands	r3, r1
 800de88:	001a      	movs	r2, r3
 800de8a:	68bb      	ldr	r3, [r7, #8]
 800de8c:	435b      	muls	r3, r3
 800de8e:	6879      	ldr	r1, [r7, #4]
 800de90:	434b      	muls	r3, r1
 800de92:	431a      	orrs	r2, r3
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	60da      	str	r2, [r3, #12]
}
 800de98:	46c0      	nop			; (mov r8, r8)
 800de9a:	46bd      	mov	sp, r7
 800de9c:	b004      	add	sp, #16
 800de9e:	bd80      	pop	{r7, pc}

0800dea0 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800dea0:	b580      	push	{r7, lr}
 800dea2:	b084      	sub	sp, #16
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	60f8      	str	r0, [r7, #12]
 800dea8:	60b9      	str	r1, [r7, #8]
 800deaa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	6a19      	ldr	r1, [r3, #32]
 800deb0:	68bb      	ldr	r3, [r7, #8]
 800deb2:	435b      	muls	r3, r3
 800deb4:	68ba      	ldr	r2, [r7, #8]
 800deb6:	4353      	muls	r3, r2
 800deb8:	68ba      	ldr	r2, [r7, #8]
 800deba:	435a      	muls	r2, r3
 800debc:	0013      	movs	r3, r2
 800debe:	011b      	lsls	r3, r3, #4
 800dec0:	1a9b      	subs	r3, r3, r2
 800dec2:	43db      	mvns	r3, r3
 800dec4:	400b      	ands	r3, r1
 800dec6:	001a      	movs	r2, r3
 800dec8:	68bb      	ldr	r3, [r7, #8]
 800deca:	435b      	muls	r3, r3
 800decc:	68b9      	ldr	r1, [r7, #8]
 800dece:	434b      	muls	r3, r1
 800ded0:	68b9      	ldr	r1, [r7, #8]
 800ded2:	434b      	muls	r3, r1
 800ded4:	6879      	ldr	r1, [r7, #4]
 800ded6:	434b      	muls	r3, r1
 800ded8:	431a      	orrs	r2, r3
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 800dede:	46c0      	nop			; (mov r8, r8)
 800dee0:	46bd      	mov	sp, r7
 800dee2:	b004      	add	sp, #16
 800dee4:	bd80      	pop	{r7, pc}

0800dee6 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800dee6:	b580      	push	{r7, lr}
 800dee8:	b084      	sub	sp, #16
 800deea:	af00      	add	r7, sp, #0
 800deec:	60f8      	str	r0, [r7, #12]
 800deee:	60b9      	str	r1, [r7, #8]
 800def0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800def6:	68bb      	ldr	r3, [r7, #8]
 800def8:	0a1b      	lsrs	r3, r3, #8
 800defa:	68ba      	ldr	r2, [r7, #8]
 800defc:	0a12      	lsrs	r2, r2, #8
 800defe:	4353      	muls	r3, r2
 800df00:	68ba      	ldr	r2, [r7, #8]
 800df02:	0a12      	lsrs	r2, r2, #8
 800df04:	4353      	muls	r3, r2
 800df06:	68ba      	ldr	r2, [r7, #8]
 800df08:	0a12      	lsrs	r2, r2, #8
 800df0a:	435a      	muls	r2, r3
 800df0c:	0013      	movs	r3, r2
 800df0e:	011b      	lsls	r3, r3, #4
 800df10:	1a9b      	subs	r3, r3, r2
 800df12:	43db      	mvns	r3, r3
 800df14:	400b      	ands	r3, r1
 800df16:	001a      	movs	r2, r3
 800df18:	68bb      	ldr	r3, [r7, #8]
 800df1a:	0a1b      	lsrs	r3, r3, #8
 800df1c:	68b9      	ldr	r1, [r7, #8]
 800df1e:	0a09      	lsrs	r1, r1, #8
 800df20:	434b      	muls	r3, r1
 800df22:	68b9      	ldr	r1, [r7, #8]
 800df24:	0a09      	lsrs	r1, r1, #8
 800df26:	434b      	muls	r3, r1
 800df28:	68b9      	ldr	r1, [r7, #8]
 800df2a:	0a09      	lsrs	r1, r1, #8
 800df2c:	434b      	muls	r3, r1
 800df2e:	6879      	ldr	r1, [r7, #4]
 800df30:	434b      	muls	r3, r1
 800df32:	431a      	orrs	r2, r3
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	625a      	str	r2, [r3, #36]	; 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 800df38:	46c0      	nop			; (mov r8, r8)
 800df3a:	46bd      	mov	sp, r7
 800df3c:	b004      	add	sp, #16
 800df3e:	bd80      	pop	{r7, pc}

0800df40 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b084      	sub	sp, #16
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
 800df48:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800df4a:	2300      	movs	r3, #0
 800df4c:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800df4e:	e047      	b.n	800dfe0 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800df50:	683b      	ldr	r3, [r7, #0]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	2101      	movs	r1, #1
 800df56:	68fa      	ldr	r2, [r7, #12]
 800df58:	4091      	lsls	r1, r2
 800df5a:	000a      	movs	r2, r1
 800df5c:	4013      	ands	r3, r2
 800df5e:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800df60:	68bb      	ldr	r3, [r7, #8]
 800df62:	2b00      	cmp	r3, #0
 800df64:	d039      	beq.n	800dfda <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800df66:	683b      	ldr	r3, [r7, #0]
 800df68:	685b      	ldr	r3, [r3, #4]
 800df6a:	2b01      	cmp	r3, #1
 800df6c:	d003      	beq.n	800df76 <LL_GPIO_Init+0x36>
 800df6e:	683b      	ldr	r3, [r7, #0]
 800df70:	685b      	ldr	r3, [r3, #4]
 800df72:	2b02      	cmp	r3, #2
 800df74:	d10d      	bne.n	800df92 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800df76:	683b      	ldr	r3, [r7, #0]
 800df78:	689a      	ldr	r2, [r3, #8]
 800df7a:	68b9      	ldr	r1, [r7, #8]
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	0018      	movs	r0, r3
 800df80:	f7ff ff56 	bl	800de30 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800df84:	683b      	ldr	r3, [r7, #0]
 800df86:	68da      	ldr	r2, [r3, #12]
 800df88:	68b9      	ldr	r1, [r7, #8]
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	0018      	movs	r0, r3
 800df8e:	f7ff ff3a 	bl	800de06 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800df92:	683b      	ldr	r3, [r7, #0]
 800df94:	691a      	ldr	r2, [r3, #16]
 800df96:	68b9      	ldr	r1, [r7, #8]
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	0018      	movs	r0, r3
 800df9c:	f7ff ff64 	bl	800de68 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800dfa0:	683b      	ldr	r3, [r7, #0]
 800dfa2:	685b      	ldr	r3, [r3, #4]
 800dfa4:	2b02      	cmp	r3, #2
 800dfa6:	d111      	bne.n	800dfcc <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800dfa8:	68bb      	ldr	r3, [r7, #8]
 800dfaa:	2bff      	cmp	r3, #255	; 0xff
 800dfac:	d807      	bhi.n	800dfbe <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800dfae:	683b      	ldr	r3, [r7, #0]
 800dfb0:	695a      	ldr	r2, [r3, #20]
 800dfb2:	68b9      	ldr	r1, [r7, #8]
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	0018      	movs	r0, r3
 800dfb8:	f7ff ff72 	bl	800dea0 <LL_GPIO_SetAFPin_0_7>
 800dfbc:	e006      	b.n	800dfcc <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	695a      	ldr	r2, [r3, #20]
 800dfc2:	68b9      	ldr	r1, [r7, #8]
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	0018      	movs	r0, r3
 800dfc8:	f7ff ff8d 	bl	800dee6 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800dfcc:	683b      	ldr	r3, [r7, #0]
 800dfce:	685a      	ldr	r2, [r3, #4]
 800dfd0:	68b9      	ldr	r1, [r7, #8]
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	0018      	movs	r0, r3
 800dfd6:	f7ff fefa 	bl	800ddce <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	3301      	adds	r3, #1
 800dfde:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800dfe0:	683b      	ldr	r3, [r7, #0]
 800dfe2:	681a      	ldr	r2, [r3, #0]
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	40da      	lsrs	r2, r3
 800dfe8:	1e13      	subs	r3, r2, #0
 800dfea:	d1b1      	bne.n	800df50 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800dfec:	2300      	movs	r3, #0
}
 800dfee:	0018      	movs	r0, r3
 800dff0:	46bd      	mov	sp, r7
 800dff2:	b004      	add	sp, #16
 800dff4:	bd80      	pop	{r7, pc}

0800dff6 <LL_LPUART_IsEnabled>:
{
 800dff6:	b580      	push	{r7, lr}
 800dff8:	b082      	sub	sp, #8
 800dffa:	af00      	add	r7, sp, #0
 800dffc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	2201      	movs	r2, #1
 800e004:	4013      	ands	r3, r2
 800e006:	2b01      	cmp	r3, #1
 800e008:	d101      	bne.n	800e00e <LL_LPUART_IsEnabled+0x18>
 800e00a:	2301      	movs	r3, #1
 800e00c:	e000      	b.n	800e010 <LL_LPUART_IsEnabled+0x1a>
 800e00e:	2300      	movs	r3, #0
}
 800e010:	0018      	movs	r0, r3
 800e012:	46bd      	mov	sp, r7
 800e014:	b002      	add	sp, #8
 800e016:	bd80      	pop	{r7, pc}

0800e018 <LL_LPUART_SetPrescaler>:
{
 800e018:	b580      	push	{r7, lr}
 800e01a:	b082      	sub	sp, #8
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	6078      	str	r0, [r7, #4]
 800e020:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPUARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e026:	220f      	movs	r2, #15
 800e028:	4393      	bics	r3, r2
 800e02a:	683a      	ldr	r2, [r7, #0]
 800e02c:	b292      	uxth	r2, r2
 800e02e:	431a      	orrs	r2, r3
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800e034:	46c0      	nop			; (mov r8, r8)
 800e036:	46bd      	mov	sp, r7
 800e038:	b002      	add	sp, #8
 800e03a:	bd80      	pop	{r7, pc}

0800e03c <LL_LPUART_SetStopBitsLength>:
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b082      	sub	sp, #8
 800e040:	af00      	add	r7, sp, #0
 800e042:	6078      	str	r0, [r7, #4]
 800e044:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPUARTx->CR2, USART_CR2_STOP, StopBits);
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	685b      	ldr	r3, [r3, #4]
 800e04a:	4a05      	ldr	r2, [pc, #20]	; (800e060 <LL_LPUART_SetStopBitsLength+0x24>)
 800e04c:	401a      	ands	r2, r3
 800e04e:	683b      	ldr	r3, [r7, #0]
 800e050:	431a      	orrs	r2, r3
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	605a      	str	r2, [r3, #4]
}
 800e056:	46c0      	nop			; (mov r8, r8)
 800e058:	46bd      	mov	sp, r7
 800e05a:	b002      	add	sp, #8
 800e05c:	bd80      	pop	{r7, pc}
 800e05e:	46c0      	nop			; (mov r8, r8)
 800e060:	ffffcfff 	.word	0xffffcfff

0800e064 <LL_LPUART_SetHWFlowCtrl>:
{
 800e064:	b580      	push	{r7, lr}
 800e066:	b082      	sub	sp, #8
 800e068:	af00      	add	r7, sp, #0
 800e06a:	6078      	str	r0, [r7, #4]
 800e06c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPUARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	689b      	ldr	r3, [r3, #8]
 800e072:	4a05      	ldr	r2, [pc, #20]	; (800e088 <LL_LPUART_SetHWFlowCtrl+0x24>)
 800e074:	401a      	ands	r2, r3
 800e076:	683b      	ldr	r3, [r7, #0]
 800e078:	431a      	orrs	r2, r3
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	609a      	str	r2, [r3, #8]
}
 800e07e:	46c0      	nop			; (mov r8, r8)
 800e080:	46bd      	mov	sp, r7
 800e082:	b002      	add	sp, #8
 800e084:	bd80      	pop	{r7, pc}
 800e086:	46c0      	nop			; (mov r8, r8)
 800e088:	fffffcff 	.word	0xfffffcff

0800e08c <LL_LPUART_SetBaudRate>:
{
 800e08c:	b5b0      	push	{r4, r5, r7, lr}
 800e08e:	b08c      	sub	sp, #48	; 0x30
 800e090:	af00      	add	r7, sp, #0
 800e092:	62f8      	str	r0, [r7, #44]	; 0x2c
 800e094:	62b9      	str	r1, [r7, #40]	; 0x28
 800e096:	627a      	str	r2, [r7, #36]	; 0x24
 800e098:	623b      	str	r3, [r7, #32]
  if (BaudRate != 0U)
 800e09a:	6a3b      	ldr	r3, [r7, #32]
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d030      	beq.n	800e102 <LL_LPUART_SetBaudRate+0x76>
    LPUARTx->BRR = __LL_LPUART_DIV(PeriphClk, PrescalerValue, BaudRate);
 800e0a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0a2:	61bb      	str	r3, [r7, #24]
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	61fb      	str	r3, [r7, #28]
 800e0a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0aa:	b29b      	uxth	r3, r3
 800e0ac:	001a      	movs	r2, r3
 800e0ae:	4b17      	ldr	r3, [pc, #92]	; (800e10c <LL_LPUART_SetBaudRate+0x80>)
 800e0b0:	0052      	lsls	r2, r2, #1
 800e0b2:	5ad3      	ldrh	r3, [r2, r3]
 800e0b4:	613b      	str	r3, [r7, #16]
 800e0b6:	2300      	movs	r3, #0
 800e0b8:	617b      	str	r3, [r7, #20]
 800e0ba:	693a      	ldr	r2, [r7, #16]
 800e0bc:	697b      	ldr	r3, [r7, #20]
 800e0be:	69b8      	ldr	r0, [r7, #24]
 800e0c0:	69f9      	ldr	r1, [r7, #28]
 800e0c2:	f7f8 fa0b 	bl	80064dc <__aeabi_uldivmod>
 800e0c6:	0002      	movs	r2, r0
 800e0c8:	000b      	movs	r3, r1
 800e0ca:	0e11      	lsrs	r1, r2, #24
 800e0cc:	021d      	lsls	r5, r3, #8
 800e0ce:	430d      	orrs	r5, r1
 800e0d0:	0214      	lsls	r4, r2, #8
 800e0d2:	6a3b      	ldr	r3, [r7, #32]
 800e0d4:	085b      	lsrs	r3, r3, #1
 800e0d6:	60bb      	str	r3, [r7, #8]
 800e0d8:	2300      	movs	r3, #0
 800e0da:	60fb      	str	r3, [r7, #12]
 800e0dc:	68b8      	ldr	r0, [r7, #8]
 800e0de:	68f9      	ldr	r1, [r7, #12]
 800e0e0:	1900      	adds	r0, r0, r4
 800e0e2:	4169      	adcs	r1, r5
 800e0e4:	6a3b      	ldr	r3, [r7, #32]
 800e0e6:	603b      	str	r3, [r7, #0]
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	607b      	str	r3, [r7, #4]
 800e0ec:	683a      	ldr	r2, [r7, #0]
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	f7f8 f9f4 	bl	80064dc <__aeabi_uldivmod>
 800e0f4:	0002      	movs	r2, r0
 800e0f6:	000b      	movs	r3, r1
 800e0f8:	0013      	movs	r3, r2
 800e0fa:	031b      	lsls	r3, r3, #12
 800e0fc:	0b1a      	lsrs	r2, r3, #12
 800e0fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e100:	60da      	str	r2, [r3, #12]
}
 800e102:	46c0      	nop			; (mov r8, r8)
 800e104:	46bd      	mov	sp, r7
 800e106:	b00c      	add	sp, #48	; 0x30
 800e108:	bdb0      	pop	{r4, r5, r7, pc}
 800e10a:	46c0      	nop			; (mov r8, r8)
 800e10c:	0801dd08 	.word	0x0801dd08

0800e110 <LL_LPUART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: LPUART registers are initialized according to LPUART_InitStruct content
  *          - ERROR: Problem occurred during LPUART Registers initialization
  */
ErrorStatus LL_LPUART_Init(USART_TypeDef *LPUARTx, const LL_LPUART_InitTypeDef *LPUART_InitStruct)
{
 800e110:	b580      	push	{r7, lr}
 800e112:	b084      	sub	sp, #16
 800e114:	af00      	add	r7, sp, #0
 800e116:	6078      	str	r0, [r7, #4]
 800e118:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800e11a:	230f      	movs	r3, #15
 800e11c:	18fb      	adds	r3, r7, r3
 800e11e:	2201      	movs	r2, #1
 800e120:	701a      	strb	r2, [r3, #0]
#if defined(LPUART2)
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800e122:	2300      	movs	r3, #0
 800e124:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_LPUART_DIRECTION(LPUART_InitStruct->TransferDirection));
  assert_param(IS_LL_LPUART_HWCONTROL(LPUART_InitStruct->HardwareFlowControl));

  /* LPUART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers. Otherwise (LPUART not in Disabled state) => return ERROR */
  if (LL_LPUART_IsEnabled(LPUARTx) == 0U)
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	0018      	movs	r0, r3
 800e12a:	f7ff ff64 	bl	800dff6 <LL_LPUART_IsEnabled>
 800e12e:	1e03      	subs	r3, r0, #0
 800e130:	d14d      	bne.n	800e1ce <LL_LPUART_Init+0xbe>
     * Configure LPUARTx CR1 (LPUART Word Length, Parity and Transfer Direction bits) with parameters:
     * - DataWidth:          USART_CR1_M bits according to LPUART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to LPUART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to LPUART_InitStruct->TransferDirection value
     */
    MODIFY_REG(LPUARTx->CR1,
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	4a29      	ldr	r2, [pc, #164]	; (800e1dc <LL_LPUART_Init+0xcc>)
 800e138:	401a      	ands	r2, r3
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	6899      	ldr	r1, [r3, #8]
 800e13e:	683b      	ldr	r3, [r7, #0]
 800e140:	691b      	ldr	r3, [r3, #16]
 800e142:	4319      	orrs	r1, r3
 800e144:	683b      	ldr	r3, [r7, #0]
 800e146:	695b      	ldr	r3, [r3, #20]
 800e148:	430b      	orrs	r3, r1
 800e14a:	431a      	orrs	r2, r3
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	601a      	str	r2, [r3, #0]

    /*---------------------------- LPUART CR2 Configuration -----------------------
     * Configure LPUARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to LPUART_InitStruct->StopBits value.
     */
    LL_LPUART_SetStopBitsLength(LPUARTx, LPUART_InitStruct->StopBits);
 800e150:	683b      	ldr	r3, [r7, #0]
 800e152:	68da      	ldr	r2, [r3, #12]
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	0011      	movs	r1, r2
 800e158:	0018      	movs	r0, r3
 800e15a:	f7ff ff6f 	bl	800e03c <LL_LPUART_SetStopBitsLength>
    /*---------------------------- LPUART CR3 Configuration -----------------------
     * Configure LPUARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according
     *   to LPUART_InitStruct->HardwareFlowControl value.
     */
    LL_LPUART_SetHWFlowCtrl(LPUARTx, LPUART_InitStruct->HardwareFlowControl);
 800e15e:	683b      	ldr	r3, [r7, #0]
 800e160:	699a      	ldr	r2, [r3, #24]
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	0011      	movs	r1, r2
 800e166:	0018      	movs	r0, r3
 800e168:	f7ff ff7c 	bl	800e064 <LL_LPUART_SetHWFlowCtrl>

    /*---------------------------- LPUART BRR Configuration -----------------------
     * Retrieve Clock frequency used for LPUART Peripheral
     */
#if defined(LPUART2)
    if (LPUARTx == LPUART1)
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	4a1c      	ldr	r2, [pc, #112]	; (800e1e0 <LL_LPUART_Init+0xd0>)
 800e170:	4293      	cmp	r3, r2
 800e172:	d107      	bne.n	800e184 <LL_LPUART_Init+0x74>
    {
      periphclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART1_CLKSOURCE);
 800e174:	23c0      	movs	r3, #192	; 0xc0
 800e176:	011b      	lsls	r3, r3, #4
 800e178:	0018      	movs	r0, r3
 800e17a:	f000 f8bf 	bl	800e2fc <LL_RCC_GetLPUARTClockFreq>
 800e17e:	0003      	movs	r3, r0
 800e180:	60bb      	str	r3, [r7, #8]
 800e182:	e00a      	b.n	800e19a <LL_LPUART_Init+0x8a>
    }
    else if (LPUARTx == LPUART2)
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	4a17      	ldr	r2, [pc, #92]	; (800e1e4 <LL_LPUART_Init+0xd4>)
 800e188:	4293      	cmp	r3, r2
 800e18a:	d106      	bne.n	800e19a <LL_LPUART_Init+0x8a>
    {
      periphclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART2_CLKSOURCE);
 800e18c:	23c0      	movs	r3, #192	; 0xc0
 800e18e:	009b      	lsls	r3, r3, #2
 800e190:	0018      	movs	r0, r3
 800e192:	f000 f8b3 	bl	800e2fc <LL_RCC_GetLPUARTClockFreq>
 800e196:	0003      	movs	r3, r0
 800e198:	60bb      	str	r3, [r7, #8]
    /* Configure the LPUART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800e19a:	68bb      	ldr	r3, [r7, #8]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d00f      	beq.n	800e1c0 <LL_LPUART_Init+0xb0>
        && (LPUART_InitStruct->BaudRate != 0U))
 800e1a0:	683b      	ldr	r3, [r7, #0]
 800e1a2:	685b      	ldr	r3, [r3, #4]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d00b      	beq.n	800e1c0 <LL_LPUART_Init+0xb0>
    {
      status = SUCCESS;
 800e1a8:	230f      	movs	r3, #15
 800e1aa:	18fb      	adds	r3, r7, r3
 800e1ac:	2200      	movs	r2, #0
 800e1ae:	701a      	strb	r2, [r3, #0]
      LL_LPUART_SetBaudRate(LPUARTx,
                            periphclk,
                            LPUART_InitStruct->PrescalerValue,
 800e1b0:	683b      	ldr	r3, [r7, #0]
 800e1b2:	681a      	ldr	r2, [r3, #0]
                            LPUART_InitStruct->BaudRate);
 800e1b4:	683b      	ldr	r3, [r7, #0]
 800e1b6:	685b      	ldr	r3, [r3, #4]
      LL_LPUART_SetBaudRate(LPUARTx,
 800e1b8:	68b9      	ldr	r1, [r7, #8]
 800e1ba:	6878      	ldr	r0, [r7, #4]
 800e1bc:	f7ff ff66 	bl	800e08c <LL_LPUART_SetBaudRate>

    /*---------------------------- LPUART PRESC Configuration -----------------------
     * Configure LPUARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: LPUART_PRESC_PRESCALER bits according to LPUART_InitStruct->PrescalerValue value.
     */
    LL_LPUART_SetPrescaler(LPUARTx, LPUART_InitStruct->PrescalerValue);
 800e1c0:	683b      	ldr	r3, [r7, #0]
 800e1c2:	681a      	ldr	r2, [r3, #0]
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	0011      	movs	r1, r2
 800e1c8:	0018      	movs	r0, r3
 800e1ca:	f7ff ff25 	bl	800e018 <LL_LPUART_SetPrescaler>
  }

  return (status);
 800e1ce:	230f      	movs	r3, #15
 800e1d0:	18fb      	adds	r3, r7, r3
 800e1d2:	781b      	ldrb	r3, [r3, #0]
}
 800e1d4:	0018      	movs	r0, r3
 800e1d6:	46bd      	mov	sp, r7
 800e1d8:	b004      	add	sp, #16
 800e1da:	bd80      	pop	{r7, pc}
 800e1dc:	efffe9f3 	.word	0xefffe9f3
 800e1e0:	40008000 	.word	0x40008000
 800e1e4:	40008400 	.word	0x40008400

0800e1e8 <LL_RCC_HSI_IsReady>:
{
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800e1ec:	4b07      	ldr	r3, [pc, #28]	; (800e20c <LL_RCC_HSI_IsReady+0x24>)
 800e1ee:	681a      	ldr	r2, [r3, #0]
 800e1f0:	2380      	movs	r3, #128	; 0x80
 800e1f2:	00db      	lsls	r3, r3, #3
 800e1f4:	401a      	ands	r2, r3
 800e1f6:	2380      	movs	r3, #128	; 0x80
 800e1f8:	00db      	lsls	r3, r3, #3
 800e1fa:	429a      	cmp	r2, r3
 800e1fc:	d101      	bne.n	800e202 <LL_RCC_HSI_IsReady+0x1a>
 800e1fe:	2301      	movs	r3, #1
 800e200:	e000      	b.n	800e204 <LL_RCC_HSI_IsReady+0x1c>
 800e202:	2300      	movs	r3, #0
}
 800e204:	0018      	movs	r0, r3
 800e206:	46bd      	mov	sp, r7
 800e208:	bd80      	pop	{r7, pc}
 800e20a:	46c0      	nop			; (mov r8, r8)
 800e20c:	40021000 	.word	0x40021000

0800e210 <LL_RCC_LSE_IsReady>:
{
 800e210:	b580      	push	{r7, lr}
 800e212:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800e214:	4b05      	ldr	r3, [pc, #20]	; (800e22c <LL_RCC_LSE_IsReady+0x1c>)
 800e216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e218:	2202      	movs	r2, #2
 800e21a:	4013      	ands	r3, r2
 800e21c:	2b02      	cmp	r3, #2
 800e21e:	d101      	bne.n	800e224 <LL_RCC_LSE_IsReady+0x14>
 800e220:	2301      	movs	r3, #1
 800e222:	e000      	b.n	800e226 <LL_RCC_LSE_IsReady+0x16>
 800e224:	2300      	movs	r3, #0
}
 800e226:	0018      	movs	r0, r3
 800e228:	46bd      	mov	sp, r7
 800e22a:	bd80      	pop	{r7, pc}
 800e22c:	40021000 	.word	0x40021000

0800e230 <LL_RCC_GetSysClkSource>:
{
 800e230:	b580      	push	{r7, lr}
 800e232:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800e234:	4b03      	ldr	r3, [pc, #12]	; (800e244 <LL_RCC_GetSysClkSource+0x14>)
 800e236:	689b      	ldr	r3, [r3, #8]
 800e238:	2238      	movs	r2, #56	; 0x38
 800e23a:	4013      	ands	r3, r2
}
 800e23c:	0018      	movs	r0, r3
 800e23e:	46bd      	mov	sp, r7
 800e240:	bd80      	pop	{r7, pc}
 800e242:	46c0      	nop			; (mov r8, r8)
 800e244:	40021000 	.word	0x40021000

0800e248 <LL_RCC_GetAHBPrescaler>:
{
 800e248:	b580      	push	{r7, lr}
 800e24a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800e24c:	4b03      	ldr	r3, [pc, #12]	; (800e25c <LL_RCC_GetAHBPrescaler+0x14>)
 800e24e:	689a      	ldr	r2, [r3, #8]
 800e250:	23f0      	movs	r3, #240	; 0xf0
 800e252:	011b      	lsls	r3, r3, #4
 800e254:	4013      	ands	r3, r2
}
 800e256:	0018      	movs	r0, r3
 800e258:	46bd      	mov	sp, r7
 800e25a:	bd80      	pop	{r7, pc}
 800e25c:	40021000 	.word	0x40021000

0800e260 <LL_RCC_GetAPB1Prescaler>:
{
 800e260:	b580      	push	{r7, lr}
 800e262:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800e264:	4b03      	ldr	r3, [pc, #12]	; (800e274 <LL_RCC_GetAPB1Prescaler+0x14>)
 800e266:	689a      	ldr	r2, [r3, #8]
 800e268:	23e0      	movs	r3, #224	; 0xe0
 800e26a:	01db      	lsls	r3, r3, #7
 800e26c:	4013      	ands	r3, r2
}
 800e26e:	0018      	movs	r0, r3
 800e270:	46bd      	mov	sp, r7
 800e272:	bd80      	pop	{r7, pc}
 800e274:	40021000 	.word	0x40021000

0800e278 <LL_RCC_GetLPUARTClockSource>:
  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE_HSI (*)
  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE_LSE (*)
  * (*) feature not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
{
 800e278:	b580      	push	{r7, lr}
 800e27a:	b082      	sub	sp, #8
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx) | (LPUARTx << 16U));
 800e280:	4b05      	ldr	r3, [pc, #20]	; (800e298 <LL_RCC_GetLPUARTClockSource+0x20>)
 800e282:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e284:	687a      	ldr	r2, [r7, #4]
 800e286:	401a      	ands	r2, r3
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	041b      	lsls	r3, r3, #16
 800e28c:	4313      	orrs	r3, r2
}
 800e28e:	0018      	movs	r0, r3
 800e290:	46bd      	mov	sp, r7
 800e292:	b002      	add	sp, #8
 800e294:	bd80      	pop	{r7, pc}
 800e296:	46c0      	nop			; (mov r8, r8)
 800e298:	40021000 	.word	0x40021000

0800e29c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800e29c:	b580      	push	{r7, lr}
 800e29e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800e2a0:	4b03      	ldr	r3, [pc, #12]	; (800e2b0 <LL_RCC_PLL_GetN+0x14>)
 800e2a2:	68db      	ldr	r3, [r3, #12]
 800e2a4:	0a1b      	lsrs	r3, r3, #8
 800e2a6:	227f      	movs	r2, #127	; 0x7f
 800e2a8:	4013      	ands	r3, r2
}
 800e2aa:	0018      	movs	r0, r3
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	bd80      	pop	{r7, pc}
 800e2b0:	40021000 	.word	0x40021000

0800e2b4 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800e2b8:	4b03      	ldr	r3, [pc, #12]	; (800e2c8 <LL_RCC_PLL_GetR+0x14>)
 800e2ba:	68db      	ldr	r3, [r3, #12]
 800e2bc:	0f5b      	lsrs	r3, r3, #29
 800e2be:	075b      	lsls	r3, r3, #29
}
 800e2c0:	0018      	movs	r0, r3
 800e2c2:	46bd      	mov	sp, r7
 800e2c4:	bd80      	pop	{r7, pc}
 800e2c6:	46c0      	nop			; (mov r8, r8)
 800e2c8:	40021000 	.word	0x40021000

0800e2cc <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800e2cc:	b580      	push	{r7, lr}
 800e2ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800e2d0:	4b03      	ldr	r3, [pc, #12]	; (800e2e0 <LL_RCC_PLL_GetMainSource+0x14>)
 800e2d2:	68db      	ldr	r3, [r3, #12]
 800e2d4:	2203      	movs	r2, #3
 800e2d6:	4013      	ands	r3, r2
}
 800e2d8:	0018      	movs	r0, r3
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	bd80      	pop	{r7, pc}
 800e2de:	46c0      	nop			; (mov r8, r8)
 800e2e0:	40021000 	.word	0x40021000

0800e2e4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800e2e4:	b580      	push	{r7, lr}
 800e2e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800e2e8:	4b03      	ldr	r3, [pc, #12]	; (800e2f8 <LL_RCC_PLL_GetDivider+0x14>)
 800e2ea:	68db      	ldr	r3, [r3, #12]
 800e2ec:	2270      	movs	r2, #112	; 0x70
 800e2ee:	4013      	ands	r3, r2
}
 800e2f0:	0018      	movs	r0, r3
 800e2f2:	46bd      	mov	sp, r7
 800e2f4:	bd80      	pop	{r7, pc}
 800e2f6:	46c0      	nop			; (mov r8, r8)
 800e2f8:	40021000 	.word	0x40021000

0800e2fc <LL_RCC_GetLPUARTClockFreq>:
  * @retval LPUART clock frequency (in Hz)
  *         @arg @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  * (*) feature not available on all devices
  */
uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource)
{
 800e2fc:	b580      	push	{r7, lr}
 800e2fe:	b084      	sub	sp, #16
 800e300:	af00      	add	r7, sp, #0
 800e302:	6078      	str	r0, [r7, #4]
  uint32_t lpuart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800e304:	2300      	movs	r3, #0
 800e306:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_LPUART_CLKSOURCE(LPUARTxSource));

  if (LPUARTxSource == LL_RCC_LPUART1_CLKSOURCE)
 800e308:	687a      	ldr	r2, [r7, #4]
 800e30a:	23c0      	movs	r3, #192	; 0xc0
 800e30c:	011b      	lsls	r3, r3, #4
 800e30e:	429a      	cmp	r2, r3
 800e310:	d134      	bne.n	800e37c <LL_RCC_GetLPUARTClockFreq+0x80>
  {
    /* LPUART1CLK clock frequency */
    switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	0018      	movs	r0, r3
 800e316:	f7ff ffaf 	bl	800e278 <LL_RCC_GetLPUARTClockSource>
 800e31a:	0003      	movs	r3, r0
 800e31c:	4a3a      	ldr	r2, [pc, #232]	; (800e408 <LL_RCC_GetLPUARTClockFreq+0x10c>)
 800e31e:	4293      	cmp	r3, r2
 800e320:	d016      	beq.n	800e350 <LL_RCC_GetLPUARTClockFreq+0x54>
 800e322:	4a39      	ldr	r2, [pc, #228]	; (800e408 <LL_RCC_GetLPUARTClockFreq+0x10c>)
 800e324:	4293      	cmp	r3, r2
 800e326:	d81c      	bhi.n	800e362 <LL_RCC_GetLPUARTClockFreq+0x66>
 800e328:	4a38      	ldr	r2, [pc, #224]	; (800e40c <LL_RCC_GetLPUARTClockFreq+0x110>)
 800e32a:	4293      	cmp	r3, r2
 800e32c:	d003      	beq.n	800e336 <LL_RCC_GetLPUARTClockFreq+0x3a>
 800e32e:	4a38      	ldr	r2, [pc, #224]	; (800e410 <LL_RCC_GetLPUARTClockFreq+0x114>)
 800e330:	4293      	cmp	r3, r2
 800e332:	d005      	beq.n	800e340 <LL_RCC_GetLPUARTClockFreq+0x44>
 800e334:	e015      	b.n	800e362 <LL_RCC_GetLPUARTClockFreq+0x66>
    {
      case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */
        lpuart_frequency = RCC_GetSystemClockFreq();
 800e336:	f000 f875 	bl	800e424 <RCC_GetSystemClockFreq>
 800e33a:	0003      	movs	r3, r0
 800e33c:	60fb      	str	r3, [r7, #12]
        break;
 800e33e:	e05e      	b.n	800e3fe <LL_RCC_GetLPUARTClockFreq+0x102>

      case LL_RCC_LPUART1_CLKSOURCE_HSI:    /* LPUART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800e340:	f7ff ff52 	bl	800e1e8 <LL_RCC_HSI_IsReady>
 800e344:	0003      	movs	r3, r0
 800e346:	2b01      	cmp	r3, #1
 800e348:	d152      	bne.n	800e3f0 <LL_RCC_GetLPUARTClockFreq+0xf4>
        {
          lpuart_frequency = HSI_VALUE;
 800e34a:	4b32      	ldr	r3, [pc, #200]	; (800e414 <LL_RCC_GetLPUARTClockFreq+0x118>)
 800e34c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800e34e:	e04f      	b.n	800e3f0 <LL_RCC_GetLPUARTClockFreq+0xf4>

      case LL_RCC_LPUART1_CLKSOURCE_LSE:    /* LPUART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800e350:	f7ff ff5e 	bl	800e210 <LL_RCC_LSE_IsReady>
 800e354:	0003      	movs	r3, r0
 800e356:	2b01      	cmp	r3, #1
 800e358:	d14c      	bne.n	800e3f4 <LL_RCC_GetLPUARTClockFreq+0xf8>
        {
          lpuart_frequency = LSE_VALUE;
 800e35a:	2380      	movs	r3, #128	; 0x80
 800e35c:	021b      	lsls	r3, r3, #8
 800e35e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800e360:	e048      	b.n	800e3f4 <LL_RCC_GetLPUARTClockFreq+0xf8>

      case LL_RCC_LPUART1_CLKSOURCE_PCLK1:  /* LPUART1 Clock is PCLK1 */
      default:
        lpuart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800e362:	f000 f85f 	bl	800e424 <RCC_GetSystemClockFreq>
 800e366:	0003      	movs	r3, r0
 800e368:	0018      	movs	r0, r3
 800e36a:	f000 f889 	bl	800e480 <RCC_GetHCLKClockFreq>
 800e36e:	0003      	movs	r3, r0
 800e370:	0018      	movs	r0, r3
 800e372:	f000 f89d 	bl	800e4b0 <RCC_GetPCLK1ClockFreq>
 800e376:	0003      	movs	r3, r0
 800e378:	60fb      	str	r3, [r7, #12]
        break;
 800e37a:	e040      	b.n	800e3fe <LL_RCC_GetLPUARTClockFreq+0x102>
    }
  }
#if defined(LPUART2)
  else if (LPUARTxSource == LL_RCC_LPUART2_CLKSOURCE)
 800e37c:	687a      	ldr	r2, [r7, #4]
 800e37e:	23c0      	movs	r3, #192	; 0xc0
 800e380:	009b      	lsls	r3, r3, #2
 800e382:	429a      	cmp	r2, r3
 800e384:	d13b      	bne.n	800e3fe <LL_RCC_GetLPUARTClockFreq+0x102>
  {
    /* LPUART2CLK clock frequency */
    switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	0018      	movs	r0, r3
 800e38a:	f7ff ff75 	bl	800e278 <LL_RCC_GetLPUARTClockSource>
 800e38e:	0003      	movs	r3, r0
 800e390:	4a21      	ldr	r2, [pc, #132]	; (800e418 <LL_RCC_GetLPUARTClockFreq+0x11c>)
 800e392:	4293      	cmp	r3, r2
 800e394:	d016      	beq.n	800e3c4 <LL_RCC_GetLPUARTClockFreq+0xc8>
 800e396:	4a20      	ldr	r2, [pc, #128]	; (800e418 <LL_RCC_GetLPUARTClockFreq+0x11c>)
 800e398:	4293      	cmp	r3, r2
 800e39a:	d81c      	bhi.n	800e3d6 <LL_RCC_GetLPUARTClockFreq+0xda>
 800e39c:	4a1f      	ldr	r2, [pc, #124]	; (800e41c <LL_RCC_GetLPUARTClockFreq+0x120>)
 800e39e:	4293      	cmp	r3, r2
 800e3a0:	d003      	beq.n	800e3aa <LL_RCC_GetLPUARTClockFreq+0xae>
 800e3a2:	4a1f      	ldr	r2, [pc, #124]	; (800e420 <LL_RCC_GetLPUARTClockFreq+0x124>)
 800e3a4:	4293      	cmp	r3, r2
 800e3a6:	d005      	beq.n	800e3b4 <LL_RCC_GetLPUARTClockFreq+0xb8>
 800e3a8:	e015      	b.n	800e3d6 <LL_RCC_GetLPUARTClockFreq+0xda>
    {
      case LL_RCC_LPUART2_CLKSOURCE_SYSCLK: /* LPUART2 Clock is System Clock */
        lpuart_frequency = RCC_GetSystemClockFreq();
 800e3aa:	f000 f83b 	bl	800e424 <RCC_GetSystemClockFreq>
 800e3ae:	0003      	movs	r3, r0
 800e3b0:	60fb      	str	r3, [r7, #12]
        break;
 800e3b2:	e024      	b.n	800e3fe <LL_RCC_GetLPUARTClockFreq+0x102>

      case LL_RCC_LPUART2_CLKSOURCE_HSI:    /* LPUART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800e3b4:	f7ff ff18 	bl	800e1e8 <LL_RCC_HSI_IsReady>
 800e3b8:	0003      	movs	r3, r0
 800e3ba:	2b01      	cmp	r3, #1
 800e3bc:	d11c      	bne.n	800e3f8 <LL_RCC_GetLPUARTClockFreq+0xfc>
        {
          lpuart_frequency = HSI_VALUE;
 800e3be:	4b15      	ldr	r3, [pc, #84]	; (800e414 <LL_RCC_GetLPUARTClockFreq+0x118>)
 800e3c0:	60fb      	str	r3, [r7, #12]
        }
        break;
 800e3c2:	e019      	b.n	800e3f8 <LL_RCC_GetLPUARTClockFreq+0xfc>

      case LL_RCC_LPUART2_CLKSOURCE_LSE:    /* LPUART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800e3c4:	f7ff ff24 	bl	800e210 <LL_RCC_LSE_IsReady>
 800e3c8:	0003      	movs	r3, r0
 800e3ca:	2b01      	cmp	r3, #1
 800e3cc:	d116      	bne.n	800e3fc <LL_RCC_GetLPUARTClockFreq+0x100>
        {
          lpuart_frequency = LSE_VALUE;
 800e3ce:	2380      	movs	r3, #128	; 0x80
 800e3d0:	021b      	lsls	r3, r3, #8
 800e3d2:	60fb      	str	r3, [r7, #12]
        }
        break;
 800e3d4:	e012      	b.n	800e3fc <LL_RCC_GetLPUARTClockFreq+0x100>

      case LL_RCC_LPUART2_CLKSOURCE_PCLK1:  /* LPUART2 Clock is PCLK1 */
      default:
        lpuart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800e3d6:	f000 f825 	bl	800e424 <RCC_GetSystemClockFreq>
 800e3da:	0003      	movs	r3, r0
 800e3dc:	0018      	movs	r0, r3
 800e3de:	f000 f84f 	bl	800e480 <RCC_GetHCLKClockFreq>
 800e3e2:	0003      	movs	r3, r0
 800e3e4:	0018      	movs	r0, r3
 800e3e6:	f000 f863 	bl	800e4b0 <RCC_GetPCLK1ClockFreq>
 800e3ea:	0003      	movs	r3, r0
 800e3ec:	60fb      	str	r3, [r7, #12]
        break;
 800e3ee:	e006      	b.n	800e3fe <LL_RCC_GetLPUARTClockFreq+0x102>
        break;
 800e3f0:	46c0      	nop			; (mov r8, r8)
 800e3f2:	e004      	b.n	800e3fe <LL_RCC_GetLPUARTClockFreq+0x102>
        break;
 800e3f4:	46c0      	nop			; (mov r8, r8)
 800e3f6:	e002      	b.n	800e3fe <LL_RCC_GetLPUARTClockFreq+0x102>
        break;
 800e3f8:	46c0      	nop			; (mov r8, r8)
 800e3fa:	e000      	b.n	800e3fe <LL_RCC_GetLPUARTClockFreq+0x102>
        break;
 800e3fc:	46c0      	nop			; (mov r8, r8)
  else
  {
    /*nothing to do*/
  }

  return lpuart_frequency;
 800e3fe:	68fb      	ldr	r3, [r7, #12]
}
 800e400:	0018      	movs	r0, r3
 800e402:	46bd      	mov	sp, r7
 800e404:	b004      	add	sp, #16
 800e406:	bd80      	pop	{r7, pc}
 800e408:	0c000c00 	.word	0x0c000c00
 800e40c:	0c000400 	.word	0x0c000400
 800e410:	0c000800 	.word	0x0c000800
 800e414:	00f42400 	.word	0x00f42400
 800e418:	03000300 	.word	0x03000300
 800e41c:	03000100 	.word	0x03000100
 800e420:	03000200 	.word	0x03000200

0800e424 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b082      	sub	sp, #8
 800e428:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800e42a:	f7ff ff01 	bl	800e230 <LL_RCC_GetSysClkSource>
 800e42e:	0003      	movs	r3, r0
 800e430:	2b08      	cmp	r3, #8
 800e432:	d002      	beq.n	800e43a <RCC_GetSystemClockFreq+0x16>
 800e434:	2b10      	cmp	r3, #16
 800e436:	d003      	beq.n	800e440 <RCC_GetSystemClockFreq+0x1c>
 800e438:	e007      	b.n	800e44a <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800e43a:	4b0e      	ldr	r3, [pc, #56]	; (800e474 <RCC_GetSystemClockFreq+0x50>)
 800e43c:	607b      	str	r3, [r7, #4]
      break;
 800e43e:	e014      	b.n	800e46a <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800e440:	f000 f84c 	bl	800e4dc <RCC_PLL_GetFreqDomain_SYS>
 800e444:	0003      	movs	r3, r0
 800e446:	607b      	str	r3, [r7, #4]
      break;
 800e448:	e00f      	b.n	800e46a <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800e44a:	4b0b      	ldr	r3, [pc, #44]	; (800e478 <RCC_GetSystemClockFreq+0x54>)
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	0adb      	lsrs	r3, r3, #11
 800e450:	2207      	movs	r2, #7
 800e452:	4013      	ands	r3, r2
 800e454:	2201      	movs	r2, #1
 800e456:	409a      	lsls	r2, r3
 800e458:	0013      	movs	r3, r2
 800e45a:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 800e45c:	6839      	ldr	r1, [r7, #0]
 800e45e:	4807      	ldr	r0, [pc, #28]	; (800e47c <RCC_GetSystemClockFreq+0x58>)
 800e460:	f7f7 fec6 	bl	80061f0 <__udivsi3>
 800e464:	0003      	movs	r3, r0
 800e466:	607b      	str	r3, [r7, #4]
      break;
 800e468:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 800e46a:	687b      	ldr	r3, [r7, #4]
}
 800e46c:	0018      	movs	r0, r3
 800e46e:	46bd      	mov	sp, r7
 800e470:	b002      	add	sp, #8
 800e472:	bd80      	pop	{r7, pc}
 800e474:	007a1200 	.word	0x007a1200
 800e478:	40021000 	.word	0x40021000
 800e47c:	00f42400 	.word	0x00f42400

0800e480 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b082      	sub	sp, #8
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800e488:	f7ff fede 	bl	800e248 <LL_RCC_GetAHBPrescaler>
 800e48c:	0003      	movs	r3, r0
 800e48e:	0a1b      	lsrs	r3, r3, #8
 800e490:	220f      	movs	r2, #15
 800e492:	401a      	ands	r2, r3
 800e494:	4b05      	ldr	r3, [pc, #20]	; (800e4ac <RCC_GetHCLKClockFreq+0x2c>)
 800e496:	0092      	lsls	r2, r2, #2
 800e498:	58d3      	ldr	r3, [r2, r3]
 800e49a:	221f      	movs	r2, #31
 800e49c:	4013      	ands	r3, r2
 800e49e:	687a      	ldr	r2, [r7, #4]
 800e4a0:	40da      	lsrs	r2, r3
 800e4a2:	0013      	movs	r3, r2
}
 800e4a4:	0018      	movs	r0, r3
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	b002      	add	sp, #8
 800e4aa:	bd80      	pop	{r7, pc}
 800e4ac:	0801dca0 	.word	0x0801dca0

0800e4b0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b082      	sub	sp, #8
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800e4b8:	f7ff fed2 	bl	800e260 <LL_RCC_GetAPB1Prescaler>
 800e4bc:	0003      	movs	r3, r0
 800e4be:	0b1a      	lsrs	r2, r3, #12
 800e4c0:	4b05      	ldr	r3, [pc, #20]	; (800e4d8 <RCC_GetPCLK1ClockFreq+0x28>)
 800e4c2:	0092      	lsls	r2, r2, #2
 800e4c4:	58d3      	ldr	r3, [r2, r3]
 800e4c6:	221f      	movs	r2, #31
 800e4c8:	4013      	ands	r3, r2
 800e4ca:	687a      	ldr	r2, [r7, #4]
 800e4cc:	40da      	lsrs	r2, r3
 800e4ce:	0013      	movs	r3, r2
}
 800e4d0:	0018      	movs	r0, r3
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	b002      	add	sp, #8
 800e4d6:	bd80      	pop	{r7, pc}
 800e4d8:	0801dce0 	.word	0x0801dce0

0800e4dc <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800e4dc:	b590      	push	{r4, r7, lr}
 800e4de:	b083      	sub	sp, #12
 800e4e0:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800e4e2:	f7ff fef3 	bl	800e2cc <LL_RCC_PLL_GetMainSource>
 800e4e6:	0003      	movs	r3, r0
 800e4e8:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 800e4ea:	683b      	ldr	r3, [r7, #0]
 800e4ec:	2b02      	cmp	r3, #2
 800e4ee:	d003      	beq.n	800e4f8 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 800e4f0:	683b      	ldr	r3, [r7, #0]
 800e4f2:	2b03      	cmp	r3, #3
 800e4f4:	d003      	beq.n	800e4fe <RCC_PLL_GetFreqDomain_SYS+0x22>
 800e4f6:	e005      	b.n	800e504 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800e4f8:	4b13      	ldr	r3, [pc, #76]	; (800e548 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800e4fa:	607b      	str	r3, [r7, #4]
      break;
 800e4fc:	e005      	b.n	800e50a <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800e4fe:	4b13      	ldr	r3, [pc, #76]	; (800e54c <RCC_PLL_GetFreqDomain_SYS+0x70>)
 800e500:	607b      	str	r3, [r7, #4]
      break;
 800e502:	e002      	b.n	800e50a <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 800e504:	4b10      	ldr	r3, [pc, #64]	; (800e548 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800e506:	607b      	str	r3, [r7, #4]
      break;
 800e508:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800e50a:	f7ff fec7 	bl	800e29c <LL_RCC_PLL_GetN>
 800e50e:	0002      	movs	r2, r0
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	4353      	muls	r3, r2
 800e514:	001c      	movs	r4, r3
 800e516:	f7ff fee5 	bl	800e2e4 <LL_RCC_PLL_GetDivider>
 800e51a:	0003      	movs	r3, r0
 800e51c:	091b      	lsrs	r3, r3, #4
 800e51e:	3301      	adds	r3, #1
 800e520:	0019      	movs	r1, r3
 800e522:	0020      	movs	r0, r4
 800e524:	f7f7 fe64 	bl	80061f0 <__udivsi3>
 800e528:	0003      	movs	r3, r0
 800e52a:	001c      	movs	r4, r3
 800e52c:	f7ff fec2 	bl	800e2b4 <LL_RCC_PLL_GetR>
 800e530:	0003      	movs	r3, r0
 800e532:	0f5b      	lsrs	r3, r3, #29
 800e534:	3301      	adds	r3, #1
 800e536:	0019      	movs	r1, r3
 800e538:	0020      	movs	r0, r4
 800e53a:	f7f7 fe59 	bl	80061f0 <__udivsi3>
 800e53e:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800e540:	0018      	movs	r0, r3
 800e542:	46bd      	mov	sp, r7
 800e544:	b003      	add	sp, #12
 800e546:	bd90      	pop	{r4, r7, pc}
 800e548:	00f42400 	.word	0x00f42400
 800e54c:	007a1200 	.word	0x007a1200

0800e550 <LL_TIM_SetPrescaler>:
{
 800e550:	b580      	push	{r7, lr}
 800e552:	b082      	sub	sp, #8
 800e554:	af00      	add	r7, sp, #0
 800e556:	6078      	str	r0, [r7, #4]
 800e558:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	683a      	ldr	r2, [r7, #0]
 800e55e:	629a      	str	r2, [r3, #40]	; 0x28
}
 800e560:	46c0      	nop			; (mov r8, r8)
 800e562:	46bd      	mov	sp, r7
 800e564:	b002      	add	sp, #8
 800e566:	bd80      	pop	{r7, pc}

0800e568 <LL_TIM_SetAutoReload>:
{
 800e568:	b580      	push	{r7, lr}
 800e56a:	b082      	sub	sp, #8
 800e56c:	af00      	add	r7, sp, #0
 800e56e:	6078      	str	r0, [r7, #4]
 800e570:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	683a      	ldr	r2, [r7, #0]
 800e576:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800e578:	46c0      	nop			; (mov r8, r8)
 800e57a:	46bd      	mov	sp, r7
 800e57c:	b002      	add	sp, #8
 800e57e:	bd80      	pop	{r7, pc}

0800e580 <LL_TIM_SetRepetitionCounter>:
{
 800e580:	b580      	push	{r7, lr}
 800e582:	b082      	sub	sp, #8
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
 800e588:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	683a      	ldr	r2, [r7, #0]
 800e58e:	631a      	str	r2, [r3, #48]	; 0x30
}
 800e590:	46c0      	nop			; (mov r8, r8)
 800e592:	46bd      	mov	sp, r7
 800e594:	b002      	add	sp, #8
 800e596:	bd80      	pop	{r7, pc}

0800e598 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800e598:	b580      	push	{r7, lr}
 800e59a:	b082      	sub	sp, #8
 800e59c:	af00      	add	r7, sp, #0
 800e59e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	695b      	ldr	r3, [r3, #20]
 800e5a4:	2201      	movs	r2, #1
 800e5a6:	431a      	orrs	r2, r3
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	615a      	str	r2, [r3, #20]
}
 800e5ac:	46c0      	nop			; (mov r8, r8)
 800e5ae:	46bd      	mov	sp, r7
 800e5b0:	b002      	add	sp, #8
 800e5b2:	bd80      	pop	{r7, pc}

0800e5b4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b084      	sub	sp, #16
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
 800e5bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	4a39      	ldr	r2, [pc, #228]	; (800e6ac <LL_TIM_Init+0xf8>)
 800e5c8:	4293      	cmp	r3, r2
 800e5ca:	d00c      	beq.n	800e5e6 <LL_TIM_Init+0x32>
 800e5cc:	687a      	ldr	r2, [r7, #4]
 800e5ce:	2380      	movs	r3, #128	; 0x80
 800e5d0:	05db      	lsls	r3, r3, #23
 800e5d2:	429a      	cmp	r2, r3
 800e5d4:	d007      	beq.n	800e5e6 <LL_TIM_Init+0x32>
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	4a35      	ldr	r2, [pc, #212]	; (800e6b0 <LL_TIM_Init+0xfc>)
 800e5da:	4293      	cmp	r3, r2
 800e5dc:	d003      	beq.n	800e5e6 <LL_TIM_Init+0x32>
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	4a34      	ldr	r2, [pc, #208]	; (800e6b4 <LL_TIM_Init+0x100>)
 800e5e2:	4293      	cmp	r3, r2
 800e5e4:	d107      	bne.n	800e5f6 <LL_TIM_Init+0x42>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	2270      	movs	r2, #112	; 0x70
 800e5ea:	4393      	bics	r3, r2
 800e5ec:	001a      	movs	r2, r3
 800e5ee:	683b      	ldr	r3, [r7, #0]
 800e5f0:	685b      	ldr	r3, [r3, #4]
 800e5f2:	4313      	orrs	r3, r2
 800e5f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	4a2c      	ldr	r2, [pc, #176]	; (800e6ac <LL_TIM_Init+0xf8>)
 800e5fa:	4293      	cmp	r3, r2
 800e5fc:	d01c      	beq.n	800e638 <LL_TIM_Init+0x84>
 800e5fe:	687a      	ldr	r2, [r7, #4]
 800e600:	2380      	movs	r3, #128	; 0x80
 800e602:	05db      	lsls	r3, r3, #23
 800e604:	429a      	cmp	r2, r3
 800e606:	d017      	beq.n	800e638 <LL_TIM_Init+0x84>
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	4a29      	ldr	r2, [pc, #164]	; (800e6b0 <LL_TIM_Init+0xfc>)
 800e60c:	4293      	cmp	r3, r2
 800e60e:	d013      	beq.n	800e638 <LL_TIM_Init+0x84>
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	4a28      	ldr	r2, [pc, #160]	; (800e6b4 <LL_TIM_Init+0x100>)
 800e614:	4293      	cmp	r3, r2
 800e616:	d00f      	beq.n	800e638 <LL_TIM_Init+0x84>
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	4a27      	ldr	r2, [pc, #156]	; (800e6b8 <LL_TIM_Init+0x104>)
 800e61c:	4293      	cmp	r3, r2
 800e61e:	d00b      	beq.n	800e638 <LL_TIM_Init+0x84>
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	4a26      	ldr	r2, [pc, #152]	; (800e6bc <LL_TIM_Init+0x108>)
 800e624:	4293      	cmp	r3, r2
 800e626:	d007      	beq.n	800e638 <LL_TIM_Init+0x84>
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	4a25      	ldr	r2, [pc, #148]	; (800e6c0 <LL_TIM_Init+0x10c>)
 800e62c:	4293      	cmp	r3, r2
 800e62e:	d003      	beq.n	800e638 <LL_TIM_Init+0x84>
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	4a24      	ldr	r2, [pc, #144]	; (800e6c4 <LL_TIM_Init+0x110>)
 800e634:	4293      	cmp	r3, r2
 800e636:	d106      	bne.n	800e646 <LL_TIM_Init+0x92>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	4a23      	ldr	r2, [pc, #140]	; (800e6c8 <LL_TIM_Init+0x114>)
 800e63c:	401a      	ands	r2, r3
 800e63e:	683b      	ldr	r3, [r7, #0]
 800e640:	68db      	ldr	r3, [r3, #12]
 800e642:	4313      	orrs	r3, r2
 800e644:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	68fa      	ldr	r2, [r7, #12]
 800e64a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800e64c:	683b      	ldr	r3, [r7, #0]
 800e64e:	689a      	ldr	r2, [r3, #8]
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	0011      	movs	r1, r2
 800e654:	0018      	movs	r0, r3
 800e656:	f7ff ff87 	bl	800e568 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800e65a:	683b      	ldr	r3, [r7, #0]
 800e65c:	881b      	ldrh	r3, [r3, #0]
 800e65e:	001a      	movs	r2, r3
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	0011      	movs	r1, r2
 800e664:	0018      	movs	r0, r3
 800e666:	f7ff ff73 	bl	800e550 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	4a0f      	ldr	r2, [pc, #60]	; (800e6ac <LL_TIM_Init+0xf8>)
 800e66e:	4293      	cmp	r3, r2
 800e670:	d00b      	beq.n	800e68a <LL_TIM_Init+0xd6>
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	4a11      	ldr	r2, [pc, #68]	; (800e6bc <LL_TIM_Init+0x108>)
 800e676:	4293      	cmp	r3, r2
 800e678:	d007      	beq.n	800e68a <LL_TIM_Init+0xd6>
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	4a10      	ldr	r2, [pc, #64]	; (800e6c0 <LL_TIM_Init+0x10c>)
 800e67e:	4293      	cmp	r3, r2
 800e680:	d003      	beq.n	800e68a <LL_TIM_Init+0xd6>
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	4a0f      	ldr	r2, [pc, #60]	; (800e6c4 <LL_TIM_Init+0x110>)
 800e686:	4293      	cmp	r3, r2
 800e688:	d106      	bne.n	800e698 <LL_TIM_Init+0xe4>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800e68a:	683b      	ldr	r3, [r7, #0]
 800e68c:	691a      	ldr	r2, [r3, #16]
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	0011      	movs	r1, r2
 800e692:	0018      	movs	r0, r3
 800e694:	f7ff ff74 	bl	800e580 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	0018      	movs	r0, r3
 800e69c:	f7ff ff7c 	bl	800e598 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800e6a0:	2300      	movs	r3, #0
}
 800e6a2:	0018      	movs	r0, r3
 800e6a4:	46bd      	mov	sp, r7
 800e6a6:	b004      	add	sp, #16
 800e6a8:	bd80      	pop	{r7, pc}
 800e6aa:	46c0      	nop			; (mov r8, r8)
 800e6ac:	40012c00 	.word	0x40012c00
 800e6b0:	40000400 	.word	0x40000400
 800e6b4:	40000800 	.word	0x40000800
 800e6b8:	40002000 	.word	0x40002000
 800e6bc:	40014000 	.word	0x40014000
 800e6c0:	40014400 	.word	0x40014400
 800e6c4:	40014800 	.word	0x40014800
 800e6c8:	fffffcff 	.word	0xfffffcff

0800e6cc <LL_UCPD_Disable>:
  * @rmtoll CFG1          UCPDEN           LL_UCPD_Disable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx)
{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b082      	sub	sp, #8
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	005b      	lsls	r3, r3, #1
 800e6da:	085a      	lsrs	r2, r3, #1
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	601a      	str	r2, [r3, #0]
}
 800e6e0:	46c0      	nop			; (mov r8, r8)
 800e6e2:	46bd      	mov	sp, r7
 800e6e4:	b002      	add	sp, #8
 800e6e6:	bd80      	pop	{r7, pc}

0800e6e8 <LL_APB1_GRP1_EnableClock>:
{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b084      	sub	sp, #16
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 800e6f0:	4b07      	ldr	r3, [pc, #28]	; (800e710 <LL_APB1_GRP1_EnableClock+0x28>)
 800e6f2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800e6f4:	4b06      	ldr	r3, [pc, #24]	; (800e710 <LL_APB1_GRP1_EnableClock+0x28>)
 800e6f6:	687a      	ldr	r2, [r7, #4]
 800e6f8:	430a      	orrs	r2, r1
 800e6fa:	63da      	str	r2, [r3, #60]	; 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800e6fc:	4b04      	ldr	r3, [pc, #16]	; (800e710 <LL_APB1_GRP1_EnableClock+0x28>)
 800e6fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e700:	687a      	ldr	r2, [r7, #4]
 800e702:	4013      	ands	r3, r2
 800e704:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800e706:	68fb      	ldr	r3, [r7, #12]
}
 800e708:	46c0      	nop			; (mov r8, r8)
 800e70a:	46bd      	mov	sp, r7
 800e70c:	b004      	add	sp, #16
 800e70e:	bd80      	pop	{r7, pc}
 800e710:	40021000 	.word	0x40021000

0800e714 <LL_UCPD_Init>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure that contains
  *         the configuration information for the UCPD peripheral.
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b082      	sub	sp, #8
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]
 800e71c:	6039      	str	r1, [r7, #0]
  /* Check the ucpd Instance UCPDx*/
  assert_param(IS_UCPD_ALL_INSTANCE(UCPDx));

  if (UCPD1 == UCPDx)
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	4a16      	ldr	r2, [pc, #88]	; (800e77c <LL_UCPD_Init+0x68>)
 800e722:	4293      	cmp	r3, r2
 800e724:	d104      	bne.n	800e730 <LL_UCPD_Init+0x1c>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 800e726:	2380      	movs	r3, #128	; 0x80
 800e728:	049b      	lsls	r3, r3, #18
 800e72a:	0018      	movs	r0, r3
 800e72c:	f7ff ffdc 	bl	800e6e8 <LL_APB1_GRP1_EnableClock>
  }

  if (UCPD2 == UCPDx)
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	4a13      	ldr	r2, [pc, #76]	; (800e780 <LL_UCPD_Init+0x6c>)
 800e734:	4293      	cmp	r3, r2
 800e736:	d104      	bne.n	800e742 <LL_UCPD_Init+0x2e>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD2);
 800e738:	2380      	movs	r3, #128	; 0x80
 800e73a:	04db      	lsls	r3, r3, #19
 800e73c:	0018      	movs	r0, r3
 800e73e:	f7ff ffd3 	bl	800e6e8 <LL_APB1_GRP1_EnableClock>
  }

  LL_UCPD_Disable(UCPDx);
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	0018      	movs	r0, r3
 800e746:	f7ff ffc1 	bl	800e6cc <LL_UCPD_Disable>

  /*---------------------------- UCPDx CFG1 Configuration ------------------------*/
  MODIFY_REG(UCPDx->CFG1,
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	4a0d      	ldr	r2, [pc, #52]	; (800e784 <LL_UCPD_Init+0x70>)
 800e750:	401a      	ands	r2, r3
 800e752:	683b      	ldr	r3, [r7, #0]
 800e754:	6819      	ldr	r1, [r3, #0]
 800e756:	683b      	ldr	r3, [r7, #0]
 800e758:	685b      	ldr	r3, [r3, #4]
 800e75a:	02db      	lsls	r3, r3, #11
 800e75c:	4319      	orrs	r1, r3
 800e75e:	683b      	ldr	r3, [r7, #0]
 800e760:	689b      	ldr	r3, [r3, #8]
 800e762:	019b      	lsls	r3, r3, #6
 800e764:	4319      	orrs	r1, r3
 800e766:	683b      	ldr	r3, [r7, #0]
 800e768:	68db      	ldr	r3, [r3, #12]
 800e76a:	430b      	orrs	r3, r1
 800e76c:	431a      	orrs	r2, r3
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	601a      	str	r2, [r3, #0]
             UCPD_CFG1_PSC_UCPDCLK | UCPD_CFG1_TRANSWIN | UCPD_CFG1_IFRGAP | UCPD_CFG1_HBITCLKDIV,
             UCPD_InitStruct->psc_ucpdclk | (UCPD_InitStruct->transwin  << UCPD_CFG1_TRANSWIN_Pos) |
             (UCPD_InitStruct->IfrGap << UCPD_CFG1_IFRGAP_Pos) | UCPD_InitStruct->HbitClockDiv);

  return SUCCESS;
 800e772:	2300      	movs	r3, #0
}
 800e774:	0018      	movs	r0, r3
 800e776:	46bd      	mov	sp, r7
 800e778:	b002      	add	sp, #8
 800e77a:	bd80      	pop	{r7, pc}
 800e77c:	4000a000 	.word	0x4000a000
 800e780:	4000a400 	.word	0x4000a400
 800e784:	fff10000 	.word	0xfff10000

0800e788 <LL_UCPD_StructInit>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure
  *         whose fields will be set to default values.
  * @retval None
  */
void LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800e788:	b580      	push	{r7, lr}
 800e78a:	b082      	sub	sp, #8
 800e78c:	af00      	add	r7, sp, #0
 800e78e:	6078      	str	r0, [r7, #4]
  /* Set UCPD_InitStruct fields to default values */
  UCPD_InitStruct->psc_ucpdclk  = LL_UCPD_PSC_DIV2;
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	2280      	movs	r2, #128	; 0x80
 800e794:	0292      	lsls	r2, r2, #10
 800e796:	601a      	str	r2, [r3, #0]
  UCPD_InitStruct->transwin     = 0x7;   /* Divide by 8                     */
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	2207      	movs	r2, #7
 800e79c:	605a      	str	r2, [r3, #4]
  UCPD_InitStruct->IfrGap       = 0x10;  /* Divide by 17                    */
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	2210      	movs	r2, #16
 800e7a2:	609a      	str	r2, [r3, #8]
  UCPD_InitStruct->HbitClockDiv = 0x0D;  /* Divide by 14 to produce HBITCLK */
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	220d      	movs	r2, #13
 800e7a8:	60da      	str	r2, [r3, #12]
}
 800e7aa:	46c0      	nop			; (mov r8, r8)
 800e7ac:	46bd      	mov	sp, r7
 800e7ae:	b002      	add	sp, #8
 800e7b0:	bd80      	pop	{r7, pc}
	...

0800e7b4 <USBPD_TRACE_Init>:

/** @addtogroup USBPD_CORE_TRACE_Exported_Functions
  * @{
  */
void USBPD_TRACE_Init(void)
{
 800e7b4:	b580      	push	{r7, lr}
 800e7b6:	af00      	add	r7, sp, #0
    'T', 'R', 'A', 'C', 'E', ' ', 'O', 'V', 'E', 'R', '_', 'F', 'L', 'O', 'W', /* Data */
    TLV_EOF, TLV_EOF, TLV_EOF, TLV_EOF                                         /* Buffer end */
  };

  /* initialize tracer module */
  TRACER_EMB_Init();
 800e7b8:	f00c fcea 	bl	801b190 <TRACER_EMB_Init>

  /* Initialize PE trace */
  USBPD_PE_SetTrace(USBPD_TRACE_Add, 3u);
 800e7bc:	4b06      	ldr	r3, [pc, #24]	; (800e7d8 <USBPD_TRACE_Init+0x24>)
 800e7be:	2103      	movs	r1, #3
 800e7c0:	0018      	movs	r0, r3
 800e7c2:	f7f2 fe85 	bl	80014d0 <USBPD_PE_SetTrace>

  /* Initialize the overflow detection */
  (void)TRACER_EMB_EnableOverFlow(OverFlow_String, (uint8_t)sizeof(OverFlow_String));
 800e7c6:	4b05      	ldr	r3, [pc, #20]	; (800e7dc <USBPD_TRACE_Init+0x28>)
 800e7c8:	2123      	movs	r1, #35	; 0x23
 800e7ca:	0018      	movs	r0, r3
 800e7cc:	f00c fd6c 	bl	801b2a8 <TRACER_EMB_EnableOverFlow>
#else
  return;
#endif /* _TRACE */
}
 800e7d0:	46c0      	nop			; (mov r8, r8)
 800e7d2:	46bd      	mov	sp, r7
 800e7d4:	bd80      	pop	{r7, pc}
 800e7d6:	46c0      	nop			; (mov r8, r8)
 800e7d8:	0800e7e1 	.word	0x0800e7e1
 800e7dc:	0801dd20 	.word	0x0801dd20

0800e7e0 <USBPD_TRACE_Add>:
  /* Nothing to do */
  return;
}

void  USBPD_TRACE_Add(TRACE_EVENT Type, uint8_t PortNum, uint8_t Sop, uint8_t *Ptr, uint32_t Size)
{
 800e7e0:	b5b0      	push	{r4, r5, r7, lr}
 800e7e2:	b086      	sub	sp, #24
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	0004      	movs	r4, r0
 800e7e8:	0008      	movs	r0, r1
 800e7ea:	0011      	movs	r1, r2
 800e7ec:	603b      	str	r3, [r7, #0]
 800e7ee:	1dfb      	adds	r3, r7, #7
 800e7f0:	1c22      	adds	r2, r4, #0
 800e7f2:	701a      	strb	r2, [r3, #0]
 800e7f4:	1dbb      	adds	r3, r7, #6
 800e7f6:	1c02      	adds	r2, r0, #0
 800e7f8:	701a      	strb	r2, [r3, #0]
 800e7fa:	1d7b      	adds	r3, r7, #5
 800e7fc:	1c0a      	adds	r2, r1, #0
 800e7fe:	701a      	strb	r2, [r3, #0]
  uint32_t _time;
  int32_t _allocation;
  uint16_t index;

  /*  Get trace timing */
  _time = HAL_GetTick();
 800e800:	f7fb fa52 	bl	8009ca8 <HAL_GetTick>
 800e804:	0003      	movs	r3, r0
 800e806:	613b      	str	r3, [r7, #16]

  TRACER_EMB_Lock();
 800e808:	f00c fdb2 	bl	801b370 <TRACER_EMB_Lock>

  /* Data are encapsulate inside a TLV string*/
  /* Allocate buffer Size */
  _allocation = TRACER_EMB_AllocateBufer(Size + TRACE_SIZE_HEADER_TRACE +
 800e80c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e80e:	3314      	adds	r3, #20
 800e810:	0018      	movs	r0, r3
 800e812:	f00c fe47 	bl	801b4a4 <TRACER_EMB_AllocateBufer>
 800e816:	0003      	movs	r3, r0
 800e818:	60fb      	str	r3, [r7, #12]
                                         TLV_HEADER_SIZE + TLV_SOF_SIZE + TLV_EOF_SIZE);

  /* Check allocation */
  if (_allocation  != -1)
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	3301      	adds	r3, #1
 800e81e:	d100      	bne.n	800e822 <USBPD_TRACE_Add+0x42>
 800e820:	e11d      	b.n	800ea5e <USBPD_TRACE_Add+0x27e>
  {
    uint16_t _writepos = (uint16_t)_allocation;
 800e822:	2314      	movs	r3, #20
 800e824:	18fb      	adds	r3, r7, r3
 800e826:	68fa      	ldr	r2, [r7, #12]
 800e828:	801a      	strh	r2, [r3, #0]

    /* Copy SOF bytes */
    for (index = 0u; index < TLV_SOF_SIZE; index++)
 800e82a:	2316      	movs	r3, #22
 800e82c:	18fb      	adds	r3, r7, r3
 800e82e:	2200      	movs	r2, #0
 800e830:	801a      	strh	r2, [r3, #0]
 800e832:	e011      	b.n	800e858 <USBPD_TRACE_Add+0x78>
    {
      TRACER_EMB_WRITE_DATA(_writepos, TLV_SOF);
 800e834:	2414      	movs	r4, #20
 800e836:	193b      	adds	r3, r7, r4
 800e838:	881b      	ldrh	r3, [r3, #0]
 800e83a:	21fd      	movs	r1, #253	; 0xfd
 800e83c:	0018      	movs	r0, r3
 800e83e:	f00c fd0d 	bl	801b25c <TRACER_EMB_WriteData>
 800e842:	193b      	adds	r3, r7, r4
 800e844:	193a      	adds	r2, r7, r4
 800e846:	8812      	ldrh	r2, [r2, #0]
 800e848:	3201      	adds	r2, #1
 800e84a:	801a      	strh	r2, [r3, #0]
    for (index = 0u; index < TLV_SOF_SIZE; index++)
 800e84c:	2116      	movs	r1, #22
 800e84e:	187b      	adds	r3, r7, r1
 800e850:	881a      	ldrh	r2, [r3, #0]
 800e852:	187b      	adds	r3, r7, r1
 800e854:	3201      	adds	r2, #1
 800e856:	801a      	strh	r2, [r3, #0]
 800e858:	2516      	movs	r5, #22
 800e85a:	197b      	adds	r3, r7, r5
 800e85c:	881b      	ldrh	r3, [r3, #0]
 800e85e:	2b03      	cmp	r3, #3
 800e860:	d9e8      	bls.n	800e834 <USBPD_TRACE_Add+0x54>
    }
    /* Copy the TAG */
    TRACER_EMB_WRITE_DATA(_writepos, TRACE_SET_TAG_ID((PortNum + 1u), DEBUG_STACK_MESSAGE));
 800e862:	1dbb      	adds	r3, r7, #6
 800e864:	781b      	ldrb	r3, [r3, #0]
 800e866:	3301      	adds	r3, #1
 800e868:	b2db      	uxtb	r3, r3
 800e86a:	015b      	lsls	r3, r3, #5
 800e86c:	b2db      	uxtb	r3, r3
 800e86e:	2212      	movs	r2, #18
 800e870:	4313      	orrs	r3, r2
 800e872:	b2da      	uxtb	r2, r3
 800e874:	2414      	movs	r4, #20
 800e876:	193b      	adds	r3, r7, r4
 800e878:	881b      	ldrh	r3, [r3, #0]
 800e87a:	0011      	movs	r1, r2
 800e87c:	0018      	movs	r0, r3
 800e87e:	f00c fced 	bl	801b25c <TRACER_EMB_WriteData>
 800e882:	0021      	movs	r1, r4
 800e884:	187b      	adds	r3, r7, r1
 800e886:	187a      	adds	r2, r7, r1
 800e888:	8812      	ldrh	r2, [r2, #0]
 800e88a:	3201      	adds	r2, #1
 800e88c:	801a      	strh	r2, [r3, #0]
    /* Copy the LENGTH */
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)((Size + TRACE_SIZE_HEADER_TRACE) >> 8u));
 800e88e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e890:	3309      	adds	r3, #9
 800e892:	0a1b      	lsrs	r3, r3, #8
 800e894:	b2da      	uxtb	r2, r3
 800e896:	000c      	movs	r4, r1
 800e898:	187b      	adds	r3, r7, r1
 800e89a:	881b      	ldrh	r3, [r3, #0]
 800e89c:	0011      	movs	r1, r2
 800e89e:	0018      	movs	r0, r3
 800e8a0:	f00c fcdc 	bl	801b25c <TRACER_EMB_WriteData>
 800e8a4:	0021      	movs	r1, r4
 800e8a6:	187b      	adds	r3, r7, r1
 800e8a8:	187a      	adds	r2, r7, r1
 800e8aa:	8812      	ldrh	r2, [r2, #0]
 800e8ac:	3201      	adds	r2, #1
 800e8ae:	801a      	strh	r2, [r3, #0]
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)(Size + TRACE_SIZE_HEADER_TRACE));
 800e8b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8b2:	b2db      	uxtb	r3, r3
 800e8b4:	3309      	adds	r3, #9
 800e8b6:	b2da      	uxtb	r2, r3
 800e8b8:	000c      	movs	r4, r1
 800e8ba:	187b      	adds	r3, r7, r1
 800e8bc:	881b      	ldrh	r3, [r3, #0]
 800e8be:	0011      	movs	r1, r2
 800e8c0:	0018      	movs	r0, r3
 800e8c2:	f00c fccb 	bl	801b25c <TRACER_EMB_WriteData>
 800e8c6:	0021      	movs	r1, r4
 800e8c8:	187b      	adds	r3, r7, r1
 800e8ca:	187a      	adds	r2, r7, r1
 800e8cc:	8812      	ldrh	r2, [r2, #0]
 800e8ce:	3201      	adds	r2, #1
 800e8d0:	801a      	strh	r2, [r3, #0]

    /* Trace type */
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)Type);
 800e8d2:	1dfb      	adds	r3, r7, #7
 800e8d4:	781a      	ldrb	r2, [r3, #0]
 800e8d6:	000c      	movs	r4, r1
 800e8d8:	187b      	adds	r3, r7, r1
 800e8da:	881b      	ldrh	r3, [r3, #0]
 800e8dc:	0011      	movs	r1, r2
 800e8de:	0018      	movs	r0, r3
 800e8e0:	f00c fcbc 	bl	801b25c <TRACER_EMB_WriteData>
 800e8e4:	0021      	movs	r1, r4
 800e8e6:	187b      	adds	r3, r7, r1
 800e8e8:	187a      	adds	r2, r7, r1
 800e8ea:	8812      	ldrh	r2, [r2, #0]
 800e8ec:	3201      	adds	r2, #1
 800e8ee:	801a      	strh	r2, [r3, #0]

    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)_time);
 800e8f0:	693b      	ldr	r3, [r7, #16]
 800e8f2:	b2da      	uxtb	r2, r3
 800e8f4:	000c      	movs	r4, r1
 800e8f6:	187b      	adds	r3, r7, r1
 800e8f8:	881b      	ldrh	r3, [r3, #0]
 800e8fa:	0011      	movs	r1, r2
 800e8fc:	0018      	movs	r0, r3
 800e8fe:	f00c fcad 	bl	801b25c <TRACER_EMB_WriteData>
 800e902:	0021      	movs	r1, r4
 800e904:	187b      	adds	r3, r7, r1
 800e906:	187a      	adds	r2, r7, r1
 800e908:	8812      	ldrh	r2, [r2, #0]
 800e90a:	3201      	adds	r2, #1
 800e90c:	801a      	strh	r2, [r3, #0]
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)(_time >> 8u));
 800e90e:	693b      	ldr	r3, [r7, #16]
 800e910:	0a1b      	lsrs	r3, r3, #8
 800e912:	b2da      	uxtb	r2, r3
 800e914:	000c      	movs	r4, r1
 800e916:	187b      	adds	r3, r7, r1
 800e918:	881b      	ldrh	r3, [r3, #0]
 800e91a:	0011      	movs	r1, r2
 800e91c:	0018      	movs	r0, r3
 800e91e:	f00c fc9d 	bl	801b25c <TRACER_EMB_WriteData>
 800e922:	0021      	movs	r1, r4
 800e924:	187b      	adds	r3, r7, r1
 800e926:	187a      	adds	r2, r7, r1
 800e928:	8812      	ldrh	r2, [r2, #0]
 800e92a:	3201      	adds	r2, #1
 800e92c:	801a      	strh	r2, [r3, #0]
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)(_time >> 16u));
 800e92e:	693b      	ldr	r3, [r7, #16]
 800e930:	0c1b      	lsrs	r3, r3, #16
 800e932:	b2da      	uxtb	r2, r3
 800e934:	000c      	movs	r4, r1
 800e936:	187b      	adds	r3, r7, r1
 800e938:	881b      	ldrh	r3, [r3, #0]
 800e93a:	0011      	movs	r1, r2
 800e93c:	0018      	movs	r0, r3
 800e93e:	f00c fc8d 	bl	801b25c <TRACER_EMB_WriteData>
 800e942:	0021      	movs	r1, r4
 800e944:	187b      	adds	r3, r7, r1
 800e946:	187a      	adds	r2, r7, r1
 800e948:	8812      	ldrh	r2, [r2, #0]
 800e94a:	3201      	adds	r2, #1
 800e94c:	801a      	strh	r2, [r3, #0]
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)(_time >> 24u));
 800e94e:	693b      	ldr	r3, [r7, #16]
 800e950:	0e1b      	lsrs	r3, r3, #24
 800e952:	b2da      	uxtb	r2, r3
 800e954:	000c      	movs	r4, r1
 800e956:	187b      	adds	r3, r7, r1
 800e958:	881b      	ldrh	r3, [r3, #0]
 800e95a:	0011      	movs	r1, r2
 800e95c:	0018      	movs	r0, r3
 800e95e:	f00c fc7d 	bl	801b25c <TRACER_EMB_WriteData>
 800e962:	0021      	movs	r1, r4
 800e964:	187b      	adds	r3, r7, r1
 800e966:	187a      	adds	r2, r7, r1
 800e968:	8812      	ldrh	r2, [r2, #0]
 800e96a:	3201      	adds	r2, #1
 800e96c:	801a      	strh	r2, [r3, #0]

    TRACER_EMB_WRITE_DATA(_writepos, PortNum);
 800e96e:	1dbb      	adds	r3, r7, #6
 800e970:	781a      	ldrb	r2, [r3, #0]
 800e972:	000c      	movs	r4, r1
 800e974:	187b      	adds	r3, r7, r1
 800e976:	881b      	ldrh	r3, [r3, #0]
 800e978:	0011      	movs	r1, r2
 800e97a:	0018      	movs	r0, r3
 800e97c:	f00c fc6e 	bl	801b25c <TRACER_EMB_WriteData>
 800e980:	0021      	movs	r1, r4
 800e982:	187b      	adds	r3, r7, r1
 800e984:	187a      	adds	r2, r7, r1
 800e986:	8812      	ldrh	r2, [r2, #0]
 800e988:	3201      	adds	r2, #1
 800e98a:	801a      	strh	r2, [r3, #0]
    TRACER_EMB_WRITE_DATA(_writepos, Sop);
 800e98c:	1d7b      	adds	r3, r7, #5
 800e98e:	781a      	ldrb	r2, [r3, #0]
 800e990:	000c      	movs	r4, r1
 800e992:	187b      	adds	r3, r7, r1
 800e994:	881b      	ldrh	r3, [r3, #0]
 800e996:	0011      	movs	r1, r2
 800e998:	0018      	movs	r0, r3
 800e99a:	f00c fc5f 	bl	801b25c <TRACER_EMB_WriteData>
 800e99e:	0021      	movs	r1, r4
 800e9a0:	187b      	adds	r3, r7, r1
 800e9a2:	187a      	adds	r2, r7, r1
 800e9a4:	8812      	ldrh	r2, [r2, #0]
 800e9a6:	3201      	adds	r2, #1
 800e9a8:	801a      	strh	r2, [r3, #0]

    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)(Size >> 8u));
 800e9aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9ac:	0a1b      	lsrs	r3, r3, #8
 800e9ae:	b2da      	uxtb	r2, r3
 800e9b0:	000c      	movs	r4, r1
 800e9b2:	187b      	adds	r3, r7, r1
 800e9b4:	881b      	ldrh	r3, [r3, #0]
 800e9b6:	0011      	movs	r1, r2
 800e9b8:	0018      	movs	r0, r3
 800e9ba:	f00c fc4f 	bl	801b25c <TRACER_EMB_WriteData>
 800e9be:	0021      	movs	r1, r4
 800e9c0:	187b      	adds	r3, r7, r1
 800e9c2:	187a      	adds	r2, r7, r1
 800e9c4:	8812      	ldrh	r2, [r2, #0]
 800e9c6:	3201      	adds	r2, #1
 800e9c8:	801a      	strh	r2, [r3, #0]
    TRACER_EMB_WRITE_DATA(_writepos, (uint8_t)Size);
 800e9ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9cc:	b2da      	uxtb	r2, r3
 800e9ce:	000c      	movs	r4, r1
 800e9d0:	187b      	adds	r3, r7, r1
 800e9d2:	881b      	ldrh	r3, [r3, #0]
 800e9d4:	0011      	movs	r1, r2
 800e9d6:	0018      	movs	r0, r3
 800e9d8:	f00c fc40 	bl	801b25c <TRACER_EMB_WriteData>
 800e9dc:	193b      	adds	r3, r7, r4
 800e9de:	193a      	adds	r2, r7, r4
 800e9e0:	8812      	ldrh	r2, [r2, #0]
 800e9e2:	3201      	adds	r2, #1
 800e9e4:	801a      	strh	r2, [r3, #0]

    /* initialize the Ptr for Read/Write */
    for (index = 0u; index < Size; index++)
 800e9e6:	197b      	adds	r3, r7, r5
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	801a      	strh	r2, [r3, #0]
 800e9ec:	e016      	b.n	800ea1c <USBPD_TRACE_Add+0x23c>
    {
      TRACER_EMB_WRITE_DATA(_writepos, Ptr[index]);
 800e9ee:	2416      	movs	r4, #22
 800e9f0:	193b      	adds	r3, r7, r4
 800e9f2:	881b      	ldrh	r3, [r3, #0]
 800e9f4:	683a      	ldr	r2, [r7, #0]
 800e9f6:	18d3      	adds	r3, r2, r3
 800e9f8:	781a      	ldrb	r2, [r3, #0]
 800e9fa:	2514      	movs	r5, #20
 800e9fc:	197b      	adds	r3, r7, r5
 800e9fe:	881b      	ldrh	r3, [r3, #0]
 800ea00:	0011      	movs	r1, r2
 800ea02:	0018      	movs	r0, r3
 800ea04:	f00c fc2a 	bl	801b25c <TRACER_EMB_WriteData>
 800ea08:	197b      	adds	r3, r7, r5
 800ea0a:	197a      	adds	r2, r7, r5
 800ea0c:	8812      	ldrh	r2, [r2, #0]
 800ea0e:	3201      	adds	r2, #1
 800ea10:	801a      	strh	r2, [r3, #0]
    for (index = 0u; index < Size; index++)
 800ea12:	193b      	adds	r3, r7, r4
 800ea14:	881a      	ldrh	r2, [r3, #0]
 800ea16:	193b      	adds	r3, r7, r4
 800ea18:	3201      	adds	r2, #1
 800ea1a:	801a      	strh	r2, [r3, #0]
 800ea1c:	2116      	movs	r1, #22
 800ea1e:	187b      	adds	r3, r7, r1
 800ea20:	881b      	ldrh	r3, [r3, #0]
 800ea22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ea24:	429a      	cmp	r2, r3
 800ea26:	d8e2      	bhi.n	800e9ee <USBPD_TRACE_Add+0x20e>
    }

    /* Copy EOF bytes */
    for (index = 0u; index < TLV_EOF_SIZE; index++)
 800ea28:	187b      	adds	r3, r7, r1
 800ea2a:	2200      	movs	r2, #0
 800ea2c:	801a      	strh	r2, [r3, #0]
 800ea2e:	e011      	b.n	800ea54 <USBPD_TRACE_Add+0x274>
    {
      TRACER_EMB_WRITE_DATA(_writepos, TLV_EOF);
 800ea30:	2414      	movs	r4, #20
 800ea32:	193b      	adds	r3, r7, r4
 800ea34:	881b      	ldrh	r3, [r3, #0]
 800ea36:	21a5      	movs	r1, #165	; 0xa5
 800ea38:	0018      	movs	r0, r3
 800ea3a:	f00c fc0f 	bl	801b25c <TRACER_EMB_WriteData>
 800ea3e:	193b      	adds	r3, r7, r4
 800ea40:	193a      	adds	r2, r7, r4
 800ea42:	8812      	ldrh	r2, [r2, #0]
 800ea44:	3201      	adds	r2, #1
 800ea46:	801a      	strh	r2, [r3, #0]
    for (index = 0u; index < TLV_EOF_SIZE; index++)
 800ea48:	2116      	movs	r1, #22
 800ea4a:	187b      	adds	r3, r7, r1
 800ea4c:	881a      	ldrh	r2, [r3, #0]
 800ea4e:	187b      	adds	r3, r7, r1
 800ea50:	3201      	adds	r2, #1
 800ea52:	801a      	strh	r2, [r3, #0]
 800ea54:	2316      	movs	r3, #22
 800ea56:	18fb      	adds	r3, r7, r3
 800ea58:	881b      	ldrh	r3, [r3, #0]
 800ea5a:	2b03      	cmp	r3, #3
 800ea5c:	d9e8      	bls.n	800ea30 <USBPD_TRACE_Add+0x250>
    }
  }

  TRACER_EMB_UnLock();
 800ea5e:	f00c fca5 	bl	801b3ac <TRACER_EMB_UnLock>

  TRACER_EMB_SendData();
 800ea62:	f00c fcc1 	bl	801b3e8 <TRACER_EMB_SendData>
#else
  return;
#endif /* _TRACE */
}
 800ea66:	46c0      	nop			; (mov r8, r8)
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	b006      	add	sp, #24
 800ea6c:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800ea70 <__NVIC_EnableIRQ>:
{
 800ea70:	b580      	push	{r7, lr}
 800ea72:	b082      	sub	sp, #8
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	0002      	movs	r2, r0
 800ea78:	1dfb      	adds	r3, r7, #7
 800ea7a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800ea7c:	1dfb      	adds	r3, r7, #7
 800ea7e:	781b      	ldrb	r3, [r3, #0]
 800ea80:	2b7f      	cmp	r3, #127	; 0x7f
 800ea82:	d809      	bhi.n	800ea98 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ea84:	1dfb      	adds	r3, r7, #7
 800ea86:	781b      	ldrb	r3, [r3, #0]
 800ea88:	001a      	movs	r2, r3
 800ea8a:	231f      	movs	r3, #31
 800ea8c:	401a      	ands	r2, r3
 800ea8e:	4b04      	ldr	r3, [pc, #16]	; (800eaa0 <__NVIC_EnableIRQ+0x30>)
 800ea90:	2101      	movs	r1, #1
 800ea92:	4091      	lsls	r1, r2
 800ea94:	000a      	movs	r2, r1
 800ea96:	601a      	str	r2, [r3, #0]
}
 800ea98:	46c0      	nop			; (mov r8, r8)
 800ea9a:	46bd      	mov	sp, r7
 800ea9c:	b002      	add	sp, #8
 800ea9e:	bd80      	pop	{r7, pc}
 800eaa0:	e000e100 	.word	0xe000e100

0800eaa4 <__NVIC_SetPriority>:
{
 800eaa4:	b590      	push	{r4, r7, lr}
 800eaa6:	b083      	sub	sp, #12
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	0002      	movs	r2, r0
 800eaac:	6039      	str	r1, [r7, #0]
 800eaae:	1dfb      	adds	r3, r7, #7
 800eab0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800eab2:	1dfb      	adds	r3, r7, #7
 800eab4:	781b      	ldrb	r3, [r3, #0]
 800eab6:	2b7f      	cmp	r3, #127	; 0x7f
 800eab8:	d828      	bhi.n	800eb0c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800eaba:	4a2f      	ldr	r2, [pc, #188]	; (800eb78 <__NVIC_SetPriority+0xd4>)
 800eabc:	1dfb      	adds	r3, r7, #7
 800eabe:	781b      	ldrb	r3, [r3, #0]
 800eac0:	b25b      	sxtb	r3, r3
 800eac2:	089b      	lsrs	r3, r3, #2
 800eac4:	33c0      	adds	r3, #192	; 0xc0
 800eac6:	009b      	lsls	r3, r3, #2
 800eac8:	589b      	ldr	r3, [r3, r2]
 800eaca:	1dfa      	adds	r2, r7, #7
 800eacc:	7812      	ldrb	r2, [r2, #0]
 800eace:	0011      	movs	r1, r2
 800ead0:	2203      	movs	r2, #3
 800ead2:	400a      	ands	r2, r1
 800ead4:	00d2      	lsls	r2, r2, #3
 800ead6:	21ff      	movs	r1, #255	; 0xff
 800ead8:	4091      	lsls	r1, r2
 800eada:	000a      	movs	r2, r1
 800eadc:	43d2      	mvns	r2, r2
 800eade:	401a      	ands	r2, r3
 800eae0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800eae2:	683b      	ldr	r3, [r7, #0]
 800eae4:	019b      	lsls	r3, r3, #6
 800eae6:	22ff      	movs	r2, #255	; 0xff
 800eae8:	401a      	ands	r2, r3
 800eaea:	1dfb      	adds	r3, r7, #7
 800eaec:	781b      	ldrb	r3, [r3, #0]
 800eaee:	0018      	movs	r0, r3
 800eaf0:	2303      	movs	r3, #3
 800eaf2:	4003      	ands	r3, r0
 800eaf4:	00db      	lsls	r3, r3, #3
 800eaf6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800eaf8:	481f      	ldr	r0, [pc, #124]	; (800eb78 <__NVIC_SetPriority+0xd4>)
 800eafa:	1dfb      	adds	r3, r7, #7
 800eafc:	781b      	ldrb	r3, [r3, #0]
 800eafe:	b25b      	sxtb	r3, r3
 800eb00:	089b      	lsrs	r3, r3, #2
 800eb02:	430a      	orrs	r2, r1
 800eb04:	33c0      	adds	r3, #192	; 0xc0
 800eb06:	009b      	lsls	r3, r3, #2
 800eb08:	501a      	str	r2, [r3, r0]
}
 800eb0a:	e031      	b.n	800eb70 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800eb0c:	4a1b      	ldr	r2, [pc, #108]	; (800eb7c <__NVIC_SetPriority+0xd8>)
 800eb0e:	1dfb      	adds	r3, r7, #7
 800eb10:	781b      	ldrb	r3, [r3, #0]
 800eb12:	0019      	movs	r1, r3
 800eb14:	230f      	movs	r3, #15
 800eb16:	400b      	ands	r3, r1
 800eb18:	3b08      	subs	r3, #8
 800eb1a:	089b      	lsrs	r3, r3, #2
 800eb1c:	3306      	adds	r3, #6
 800eb1e:	009b      	lsls	r3, r3, #2
 800eb20:	18d3      	adds	r3, r2, r3
 800eb22:	3304      	adds	r3, #4
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	1dfa      	adds	r2, r7, #7
 800eb28:	7812      	ldrb	r2, [r2, #0]
 800eb2a:	0011      	movs	r1, r2
 800eb2c:	2203      	movs	r2, #3
 800eb2e:	400a      	ands	r2, r1
 800eb30:	00d2      	lsls	r2, r2, #3
 800eb32:	21ff      	movs	r1, #255	; 0xff
 800eb34:	4091      	lsls	r1, r2
 800eb36:	000a      	movs	r2, r1
 800eb38:	43d2      	mvns	r2, r2
 800eb3a:	401a      	ands	r2, r3
 800eb3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800eb3e:	683b      	ldr	r3, [r7, #0]
 800eb40:	019b      	lsls	r3, r3, #6
 800eb42:	22ff      	movs	r2, #255	; 0xff
 800eb44:	401a      	ands	r2, r3
 800eb46:	1dfb      	adds	r3, r7, #7
 800eb48:	781b      	ldrb	r3, [r3, #0]
 800eb4a:	0018      	movs	r0, r3
 800eb4c:	2303      	movs	r3, #3
 800eb4e:	4003      	ands	r3, r0
 800eb50:	00db      	lsls	r3, r3, #3
 800eb52:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800eb54:	4809      	ldr	r0, [pc, #36]	; (800eb7c <__NVIC_SetPriority+0xd8>)
 800eb56:	1dfb      	adds	r3, r7, #7
 800eb58:	781b      	ldrb	r3, [r3, #0]
 800eb5a:	001c      	movs	r4, r3
 800eb5c:	230f      	movs	r3, #15
 800eb5e:	4023      	ands	r3, r4
 800eb60:	3b08      	subs	r3, #8
 800eb62:	089b      	lsrs	r3, r3, #2
 800eb64:	430a      	orrs	r2, r1
 800eb66:	3306      	adds	r3, #6
 800eb68:	009b      	lsls	r3, r3, #2
 800eb6a:	18c3      	adds	r3, r0, r3
 800eb6c:	3304      	adds	r3, #4
 800eb6e:	601a      	str	r2, [r3, #0]
}
 800eb70:	46c0      	nop			; (mov r8, r8)
 800eb72:	46bd      	mov	sp, r7
 800eb74:	b003      	add	sp, #12
 800eb76:	bd90      	pop	{r4, r7, pc}
 800eb78:	e000e100 	.word	0xe000e100
 800eb7c:	e000ed00 	.word	0xe000ed00

0800eb80 <LL_UCPD_Enable>:
{
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b082      	sub	sp, #8
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	2280      	movs	r2, #128	; 0x80
 800eb8e:	0612      	lsls	r2, r2, #24
 800eb90:	431a      	orrs	r2, r3
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	601a      	str	r2, [r3, #0]
}
 800eb96:	46c0      	nop			; (mov r8, r8)
 800eb98:	46bd      	mov	sp, r7
 800eb9a:	b002      	add	sp, #8
 800eb9c:	bd80      	pop	{r7, pc}
	...

0800eba0 <LL_UCPD_SetRxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT1
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet)
{
 800eba0:	b580      	push	{r7, lr}
 800eba2:	b082      	sub	sp, #8
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	6078      	str	r0, [r7, #4]
 800eba8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet);
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	4a05      	ldr	r2, [pc, #20]	; (800ebc4 <LL_UCPD_SetRxOrderSet+0x24>)
 800ebb0:	401a      	ands	r2, r3
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	431a      	orrs	r2, r3
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	601a      	str	r2, [r3, #0]
}
 800ebba:	46c0      	nop			; (mov r8, r8)
 800ebbc:	46bd      	mov	sp, r7
 800ebbe:	b002      	add	sp, #8
 800ebc0:	bd80      	pop	{r7, pc}
 800ebc2:	46c0      	nop			; (mov r8, r8)
 800ebc4:	e00fffff 	.word	0xe00fffff

0800ebc8 <LL_UCPD_SetccEnable>:
  *         @arg @ref LL_UCPD_CCENABLE_CC2
  *         @arg @ref LL_UCPD_CCENABLE_CC1CC2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable)
{
 800ebc8:	b580      	push	{r7, lr}
 800ebca:	b082      	sub	sp, #8
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	6078      	str	r0, [r7, #4]
 800ebd0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	68db      	ldr	r3, [r3, #12]
 800ebd6:	4a05      	ldr	r2, [pc, #20]	; (800ebec <LL_UCPD_SetccEnable+0x24>)
 800ebd8:	401a      	ands	r2, r3
 800ebda:	683b      	ldr	r3, [r7, #0]
 800ebdc:	431a      	orrs	r2, r3
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	60da      	str	r2, [r3, #12]
}
 800ebe2:	46c0      	nop			; (mov r8, r8)
 800ebe4:	46bd      	mov	sp, r7
 800ebe6:	b002      	add	sp, #8
 800ebe8:	bd80      	pop	{r7, pc}
 800ebea:	46c0      	nop			; (mov r8, r8)
 800ebec:	fffff3ff 	.word	0xfffff3ff

0800ebf0 <LL_UCPD_EnableIT_TypeCEventCC2>:
  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_EnableIT_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 800ebf0:	b580      	push	{r7, lr}
 800ebf2:	b082      	sub	sp, #8
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	691b      	ldr	r3, [r3, #16]
 800ebfc:	2280      	movs	r2, #128	; 0x80
 800ebfe:	0212      	lsls	r2, r2, #8
 800ec00:	431a      	orrs	r2, r3
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	611a      	str	r2, [r3, #16]
}
 800ec06:	46c0      	nop			; (mov r8, r8)
 800ec08:	46bd      	mov	sp, r7
 800ec0a:	b002      	add	sp, #8
 800ec0c:	bd80      	pop	{r7, pc}

0800ec0e <LL_UCPD_EnableIT_TypeCEventCC1>:
  * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_EnableIT_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 800ec0e:	b580      	push	{r7, lr}
 800ec10:	b082      	sub	sp, #8
 800ec12:	af00      	add	r7, sp, #0
 800ec14:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	691b      	ldr	r3, [r3, #16]
 800ec1a:	2280      	movs	r2, #128	; 0x80
 800ec1c:	01d2      	lsls	r2, r2, #7
 800ec1e:	431a      	orrs	r2, r3
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	611a      	str	r2, [r3, #16]
}
 800ec24:	46c0      	nop			; (mov r8, r8)
 800ec26:	46bd      	mov	sp, r7
 800ec28:	b002      	add	sp, #8
 800ec2a:	bd80      	pop	{r7, pc}

0800ec2c <CAD_Init>:
  * @param  pParams       Pointer on PD params based on @ref USBPD_ParamsTypeDef
  * @param  WakeUp        Wake-up callback function used for waking up CAD
  * @retval None
  */
void CAD_Init(uint8_t PortNum, USBPD_SettingsTypeDef *pSettings, USBPD_ParamsTypeDef *pParams,  void (*WakeUp)(void))
{
 800ec2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec2e:	b08b      	sub	sp, #44	; 0x2c
 800ec30:	af00      	add	r7, sp, #0
 800ec32:	60b9      	str	r1, [r7, #8]
 800ec34:	607a      	str	r2, [r7, #4]
 800ec36:	603b      	str	r3, [r7, #0]
 800ec38:	240f      	movs	r4, #15
 800ec3a:	193b      	adds	r3, r7, r4
 800ec3c:	1c02      	adds	r2, r0, #0
 800ec3e:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800ec40:	193b      	adds	r3, r7, r4
 800ec42:	781a      	ldrb	r2, [r3, #0]
 800ec44:	0013      	movs	r3, r2
 800ec46:	005b      	lsls	r3, r3, #1
 800ec48:	189b      	adds	r3, r3, r2
 800ec4a:	009b      	lsls	r3, r3, #2
 800ec4c:	4a65      	ldr	r2, [pc, #404]	; (800ede4 <CAD_Init+0x1b8>)
 800ec4e:	189b      	adds	r3, r3, r2
 800ec50:	627b      	str	r3, [r7, #36]	; 0x24
  LL_UCPD_InitTypeDef settings;

  Ports[PortNum].params = pParams;
 800ec52:	193b      	adds	r3, r7, r4
 800ec54:	781a      	ldrb	r2, [r3, #0]
 800ec56:	4964      	ldr	r1, [pc, #400]	; (800ede8 <CAD_Init+0x1bc>)
 800ec58:	0013      	movs	r3, r2
 800ec5a:	011b      	lsls	r3, r3, #4
 800ec5c:	1a9b      	subs	r3, r3, r2
 800ec5e:	009b      	lsls	r3, r3, #2
 800ec60:	18cb      	adds	r3, r1, r3
 800ec62:	3310      	adds	r3, #16
 800ec64:	687a      	ldr	r2, [r7, #4]
 800ec66:	601a      	str	r2, [r3, #0]
  Ports[PortNum].settings = pSettings;
 800ec68:	193b      	adds	r3, r7, r4
 800ec6a:	781a      	ldrb	r2, [r3, #0]
 800ec6c:	495e      	ldr	r1, [pc, #376]	; (800ede8 <CAD_Init+0x1bc>)
 800ec6e:	0013      	movs	r3, r2
 800ec70:	011b      	lsls	r3, r3, #4
 800ec72:	1a9b      	subs	r3, r3, r2
 800ec74:	009b      	lsls	r3, r3, #2
 800ec76:	18cb      	adds	r3, r1, r3
 800ec78:	330c      	adds	r3, #12
 800ec7a:	68ba      	ldr	r2, [r7, #8]
 800ec7c:	601a      	str	r2, [r3, #0]
  Ports[PortNum].params->RpResistor = Ports[PortNum].settings->CAD_DefaultResistor;
 800ec7e:	193b      	adds	r3, r7, r4
 800ec80:	781a      	ldrb	r2, [r3, #0]
 800ec82:	4959      	ldr	r1, [pc, #356]	; (800ede8 <CAD_Init+0x1bc>)
 800ec84:	0013      	movs	r3, r2
 800ec86:	011b      	lsls	r3, r3, #4
 800ec88:	1a9b      	subs	r3, r3, r2
 800ec8a:	009b      	lsls	r3, r3, #2
 800ec8c:	18cb      	adds	r3, r1, r3
 800ec8e:	330c      	adds	r3, #12
 800ec90:	6819      	ldr	r1, [r3, #0]
 800ec92:	193b      	adds	r3, r7, r4
 800ec94:	781a      	ldrb	r2, [r3, #0]
 800ec96:	4854      	ldr	r0, [pc, #336]	; (800ede8 <CAD_Init+0x1bc>)
 800ec98:	0013      	movs	r3, r2
 800ec9a:	011b      	lsls	r3, r3, #4
 800ec9c:	1a9b      	subs	r3, r3, r2
 800ec9e:	009b      	lsls	r3, r3, #2
 800eca0:	18c3      	adds	r3, r0, r3
 800eca2:	3310      	adds	r3, #16
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	794a      	ldrb	r2, [r1, #5]
 800eca8:	0612      	lsls	r2, r2, #24
 800ecaa:	0f92      	lsrs	r2, r2, #30
 800ecac:	b2d2      	uxtb	r2, r2
 800ecae:	2103      	movs	r1, #3
 800ecb0:	400a      	ands	r2, r1
 800ecb2:	0010      	movs	r0, r2
 800ecb4:	789a      	ldrb	r2, [r3, #2]
 800ecb6:	2103      	movs	r1, #3
 800ecb8:	438a      	bics	r2, r1
 800ecba:	1c11      	adds	r1, r2, #0
 800ecbc:	1c02      	adds	r2, r0, #0
 800ecbe:	430a      	orrs	r2, r1
 800ecc0:	709a      	strb	r2, [r3, #2]
  Ports[PortNum].params->SNKExposedRP_AtAttach = vRd_Undefined;
 800ecc2:	193b      	adds	r3, r7, r4
 800ecc4:	781a      	ldrb	r2, [r3, #0]
 800ecc6:	4948      	ldr	r1, [pc, #288]	; (800ede8 <CAD_Init+0x1bc>)
 800ecc8:	0013      	movs	r3, r2
 800ecca:	011b      	lsls	r3, r3, #4
 800eccc:	1a9b      	subs	r3, r3, r2
 800ecce:	009b      	lsls	r3, r3, #2
 800ecd0:	18cb      	adds	r3, r1, r3
 800ecd2:	3310      	adds	r3, #16
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	789a      	ldrb	r2, [r3, #2]
 800ecd8:	210c      	movs	r1, #12
 800ecda:	438a      	bics	r2, r1
 800ecdc:	709a      	strb	r2, [r3, #2]

  memset(_handle, 0, sizeof(CAD_HW_HandleTypeDef));
 800ecde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ece0:	220c      	movs	r2, #12
 800ece2:	2100      	movs	r1, #0
 800ece4:	0018      	movs	r0, r3
 800ece6:	f00d fb99 	bl	801c41c <memset>

  Ports[PortNum].USBPD_CAD_WakeUp = WakeUp;
 800ecea:	193b      	adds	r3, r7, r4
 800ecec:	781a      	ldrb	r2, [r3, #0]
 800ecee:	493e      	ldr	r1, [pc, #248]	; (800ede8 <CAD_Init+0x1bc>)
 800ecf0:	0013      	movs	r3, r2
 800ecf2:	011b      	lsls	r3, r3, #4
 800ecf4:	1a9b      	subs	r3, r3, r2
 800ecf6:	009b      	lsls	r3, r3, #2
 800ecf8:	18cb      	adds	r3, r1, r3
 800ecfa:	332c      	adds	r3, #44	; 0x2c
 800ecfc:	683a      	ldr	r2, [r7, #0]
 800ecfe:	601a      	str	r2, [r3, #0]

  /* Initialize the USBPD_IP */
  Ports[PortNum].husbpd = USBPD_HW_GetUSPDInstance(PortNum);
 800ed00:	0025      	movs	r5, r4
 800ed02:	193b      	adds	r3, r7, r4
 800ed04:	781c      	ldrb	r4, [r3, #0]
 800ed06:	197b      	adds	r3, r7, r5
 800ed08:	781b      	ldrb	r3, [r3, #0]
 800ed0a:	0018      	movs	r0, r3
 800ed0c:	f000 fc42 	bl	800f594 <USBPD_HW_GetUSPDInstance>
 800ed10:	0001      	movs	r1, r0
 800ed12:	4a35      	ldr	r2, [pc, #212]	; (800ede8 <CAD_Init+0x1bc>)
 800ed14:	0023      	movs	r3, r4
 800ed16:	011b      	lsls	r3, r3, #4
 800ed18:	1b1b      	subs	r3, r3, r4
 800ed1a:	009b      	lsls	r3, r3, #2
 800ed1c:	5099      	str	r1, [r3, r2]

  /* Initialize usbpd */
  LL_UCPD_StructInit(&settings);
 800ed1e:	2614      	movs	r6, #20
 800ed20:	19bb      	adds	r3, r7, r6
 800ed22:	0018      	movs	r0, r3
 800ed24:	f7ff fd30 	bl	800e788 <LL_UCPD_StructInit>
  (void)LL_UCPD_Init(Ports[PortNum].husbpd, &settings);
 800ed28:	002c      	movs	r4, r5
 800ed2a:	193b      	adds	r3, r7, r4
 800ed2c:	781a      	ldrb	r2, [r3, #0]
 800ed2e:	492e      	ldr	r1, [pc, #184]	; (800ede8 <CAD_Init+0x1bc>)
 800ed30:	0013      	movs	r3, r2
 800ed32:	011b      	lsls	r3, r3, #4
 800ed34:	1a9b      	subs	r3, r3, r2
 800ed36:	009b      	lsls	r3, r3, #2
 800ed38:	585b      	ldr	r3, [r3, r1]
 800ed3a:	19ba      	adds	r2, r7, r6
 800ed3c:	0011      	movs	r1, r2
 800ed3e:	0018      	movs	r0, r3
 800ed40:	f7ff fce8 	bl	800e714 <LL_UCPD_Init>
  LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd,
 800ed44:	193b      	adds	r3, r7, r4
 800ed46:	781a      	ldrb	r2, [r3, #0]
 800ed48:	4927      	ldr	r1, [pc, #156]	; (800ede8 <CAD_Init+0x1bc>)
 800ed4a:	0013      	movs	r3, r2
 800ed4c:	011b      	lsls	r3, r3, #4
 800ed4e:	1a9b      	subs	r3, r3, r2
 800ed50:	009b      	lsls	r3, r3, #2
 800ed52:	585b      	ldr	r3, [r3, r1]
 800ed54:	22f8      	movs	r2, #248	; 0xf8
 800ed56:	0452      	lsls	r2, r2, #17
 800ed58:	0011      	movs	r1, r2
 800ed5a:	0018      	movs	r0, r3
 800ed5c:	f7ff ff20 	bl	800eba0 <LL_UCPD_SetRxOrderSet>
                        LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UCPD_ORDERSET_SOP2 |
                        LL_UCPD_ORDERSET_CABLERST | LL_UCPD_ORDERSET_HARDRST);
  /* Controls whether pull-ups and pull-downs controls related to ANAMODE and ANASUBMODE
     should be applied to CC1 and CC2 analog PHYs */
  /* Should be done when UCPDEN is 1 */
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 800ed60:	193b      	adds	r3, r7, r4
 800ed62:	781a      	ldrb	r2, [r3, #0]
 800ed64:	4920      	ldr	r1, [pc, #128]	; (800ede8 <CAD_Init+0x1bc>)
 800ed66:	0013      	movs	r3, r2
 800ed68:	011b      	lsls	r3, r3, #4
 800ed6a:	1a9b      	subs	r3, r3, r2
 800ed6c:	009b      	lsls	r3, r3, #2
 800ed6e:	585b      	ldr	r3, [r3, r1]
 800ed70:	22c0      	movs	r2, #192	; 0xc0
 800ed72:	0112      	lsls	r2, r2, #4
 800ed74:	0011      	movs	r1, r2
 800ed76:	0018      	movs	r0, r3
 800ed78:	f7ff ff26 	bl	800ebc8 <LL_UCPD_SetccEnable>
  LL_UCPD_WakeUpEnable(Ports[PortNum].husbpd);
#endif /* _LOW_POWER */


  /* Init power */
  BSP_USBPD_PWR_Init(PortNum);
 800ed7c:	193b      	adds	r3, r7, r4
 800ed7e:	781b      	ldrb	r3, [r3, #0]
 800ed80:	0018      	movs	r0, r3
 800ed82:	f007 f93b 	bl	8015ffc <BSP_USBPD_PWR_Init>
#ifdef USBPD_PWR_CAPTIVE_CABLE_ENABLED
  BSP_USBPD_PWR_CaptiveCablePreConfig(PortNum);
#endif /* USBPD_PWR_CAPTIVE_CABLE_ENABLED */

  /* Enable USBPD IP */
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 800ed86:	193b      	adds	r3, r7, r4
 800ed88:	781a      	ldrb	r2, [r3, #0]
 800ed8a:	4917      	ldr	r1, [pc, #92]	; (800ede8 <CAD_Init+0x1bc>)
 800ed8c:	0013      	movs	r3, r2
 800ed8e:	011b      	lsls	r3, r3, #4
 800ed90:	1a9b      	subs	r3, r3, r2
 800ed92:	009b      	lsls	r3, r3, #2
 800ed94:	585b      	ldr	r3, [r3, r1]
 800ed96:	0018      	movs	r0, r3
 800ed98:	f7ff fef2 	bl	800eb80 <LL_UCPD_Enable>
#if defined(_DRP)
  else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
  {
    USBPDM1_AssertRd(PortNum);
 800ed9c:	193b      	adds	r3, r7, r4
 800ed9e:	781b      	ldrb	r3, [r3, #0]
 800eda0:	0018      	movs	r0, r3
 800eda2:	f001 fdc1 	bl	8010928 <USBPDM1_AssertRd>
    }
    else
#endif /* _SRC */
    {
#if defined(_SNK)
      _handle->CAD_PtrStateMachine = CAD_StateMachine_SNK;
 800eda6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eda8:	4a10      	ldr	r2, [pc, #64]	; (800edec <CAD_Init+0x1c0>)
 800edaa:	609a      	str	r2, [r3, #8]
      _handle->CAD_Accessory_SNK = Ports[PortNum].settings->CAD_AccesorySupport;
 800edac:	193b      	adds	r3, r7, r4
 800edae:	781a      	ldrb	r2, [r3, #0]
 800edb0:	490d      	ldr	r1, [pc, #52]	; (800ede8 <CAD_Init+0x1bc>)
 800edb2:	0013      	movs	r3, r2
 800edb4:	011b      	lsls	r3, r3, #4
 800edb6:	1a9b      	subs	r3, r3, r2
 800edb8:	009b      	lsls	r3, r3, #2
 800edba:	18cb      	adds	r3, r1, r3
 800edbc:	330c      	adds	r3, #12
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	795b      	ldrb	r3, [r3, #5]
 800edc2:	06db      	lsls	r3, r3, #27
 800edc4:	0fdb      	lsrs	r3, r3, #31
 800edc6:	b2da      	uxtb	r2, r3
 800edc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edca:	01d0      	lsls	r0, r2, #7
 800edcc:	785a      	ldrb	r2, [r3, #1]
 800edce:	217f      	movs	r1, #127	; 0x7f
 800edd0:	400a      	ands	r2, r1
 800edd2:	1c11      	adds	r1, r2, #0
 800edd4:	1c02      	adds	r2, r0, #0
 800edd6:	430a      	orrs	r2, r1
 800edd8:	705a      	strb	r2, [r3, #1]
    _handle->CAD_VPD_SNK = Ports[PortNum].settings->CAD_VPDSupport;
#endif /* USBPDCORE_VPD */
#endif /* _SNK */
  }
#endif  /* USBPDCORE_LIB_NO_PD */
}
 800edda:	46c0      	nop			; (mov r8, r8)
 800eddc:	46bd      	mov	sp, r7
 800edde:	b00b      	add	sp, #44	; 0x2c
 800ede0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ede2:	46c0      	nop			; (mov r8, r8)
 800ede4:	20000440 	.word	0x20000440
 800ede8:	20000458 	.word	0x20000458
 800edec:	0800eeed 	.word	0x0800eeed

0800edf0 <CAD_Enter_ErrorRecovery>:
  * @brief  function to force CAD state machine into error recovery state
  * @param  PortNum Index of current used port
  * @retval None
  */
void CAD_Enter_ErrorRecovery(uint8_t PortNum)
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b082      	sub	sp, #8
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	0002      	movs	r2, r0
 800edf8:	1dfb      	adds	r3, r7, #7
 800edfa:	701a      	strb	r2, [r3, #0]
  /* remove the ucpd resistor */
  USBPDM1_EnterErrorRecovery(PortNum);
 800edfc:	1dfb      	adds	r3, r7, #7
 800edfe:	781b      	ldrb	r3, [r3, #0]
 800ee00:	0018      	movs	r0, r3
 800ee02:	f001 fe41 	bl	8010a88 <USBPDM1_EnterErrorRecovery>
  /* set the error recovery flag to allow the stack to switch into errorRecovery Flag */
  CAD_HW_Handles[PortNum].CAD_ErrorRecoveryflag = USBPD_TRUE;
 800ee06:	1dfb      	adds	r3, r7, #7
 800ee08:	7819      	ldrb	r1, [r3, #0]
 800ee0a:	4a0c      	ldr	r2, [pc, #48]	; (800ee3c <CAD_Enter_ErrorRecovery+0x4c>)
 800ee0c:	000b      	movs	r3, r1
 800ee0e:	005b      	lsls	r3, r3, #1
 800ee10:	185b      	adds	r3, r3, r1
 800ee12:	009b      	lsls	r3, r3, #2
 800ee14:	5c99      	ldrb	r1, [r3, r2]
 800ee16:	2080      	movs	r0, #128	; 0x80
 800ee18:	4240      	negs	r0, r0
 800ee1a:	4301      	orrs	r1, r0
 800ee1c:	5499      	strb	r1, [r3, r2]
  Ports[PortNum].USBPD_CAD_WakeUp();
 800ee1e:	1dfb      	adds	r3, r7, #7
 800ee20:	781a      	ldrb	r2, [r3, #0]
 800ee22:	4907      	ldr	r1, [pc, #28]	; (800ee40 <CAD_Enter_ErrorRecovery+0x50>)
 800ee24:	0013      	movs	r3, r2
 800ee26:	011b      	lsls	r3, r3, #4
 800ee28:	1a9b      	subs	r3, r3, r2
 800ee2a:	009b      	lsls	r3, r3, #2
 800ee2c:	18cb      	adds	r3, r1, r3
 800ee2e:	332c      	adds	r3, #44	; 0x2c
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	4798      	blx	r3
}
 800ee34:	46c0      	nop			; (mov r8, r8)
 800ee36:	46bd      	mov	sp, r7
 800ee38:	b002      	add	sp, #8
 800ee3a:	bd80      	pop	{r7, pc}
 800ee3c:	20000440 	.word	0x20000440
 800ee40:	20000458 	.word	0x20000458

0800ee44 <CAD_SRC_Set_ResistorRp>:
  * @param  PortNum Index of current used port
  * @param  RpValue RP value to set in devices based on @ref CAD_RP_Source_Current_Adv_Typedef
  * @retval 0 success else error
  */
uint32_t CAD_SRC_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 800ee44:	b580      	push	{r7, lr}
 800ee46:	b082      	sub	sp, #8
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	0002      	movs	r2, r0
 800ee4c:	6039      	str	r1, [r7, #0]
 800ee4e:	1dfb      	adds	r3, r7, #7
 800ee50:	701a      	strb	r2, [r3, #0]
  /* update the information about the default resistor value presented in detach mode */
  Ports[PortNum].params->RpResistor = RpValue;
 800ee52:	1dfb      	adds	r3, r7, #7
 800ee54:	781a      	ldrb	r2, [r3, #0]
 800ee56:	4919      	ldr	r1, [pc, #100]	; (800eebc <CAD_SRC_Set_ResistorRp+0x78>)
 800ee58:	0013      	movs	r3, r2
 800ee5a:	011b      	lsls	r3, r3, #4
 800ee5c:	1a9b      	subs	r3, r3, r2
 800ee5e:	009b      	lsls	r3, r3, #2
 800ee60:	18cb      	adds	r3, r1, r3
 800ee62:	3310      	adds	r3, #16
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	683a      	ldr	r2, [r7, #0]
 800ee68:	1c11      	adds	r1, r2, #0
 800ee6a:	2203      	movs	r2, #3
 800ee6c:	400a      	ands	r2, r1
 800ee6e:	b2d2      	uxtb	r2, r2
 800ee70:	2103      	movs	r1, #3
 800ee72:	400a      	ands	r2, r1
 800ee74:	0010      	movs	r0, r2
 800ee76:	789a      	ldrb	r2, [r3, #2]
 800ee78:	2103      	movs	r1, #3
 800ee7a:	438a      	bics	r2, r1
 800ee7c:	1c11      	adds	r1, r2, #0
 800ee7e:	1c02      	adds	r2, r0, #0
 800ee80:	430a      	orrs	r2, r1
 800ee82:	709a      	strb	r2, [r3, #2]

  /* inform state machine about a resistor update */
  CAD_HW_Handles[PortNum].CAD_ResistorUpdateflag = USBPD_TRUE;
 800ee84:	1dfb      	adds	r3, r7, #7
 800ee86:	781a      	ldrb	r2, [r3, #0]
 800ee88:	490d      	ldr	r1, [pc, #52]	; (800eec0 <CAD_SRC_Set_ResistorRp+0x7c>)
 800ee8a:	0013      	movs	r3, r2
 800ee8c:	005b      	lsls	r3, r3, #1
 800ee8e:	189b      	adds	r3, r3, r2
 800ee90:	009b      	lsls	r3, r3, #2
 800ee92:	18cb      	adds	r3, r1, r3
 800ee94:	785a      	ldrb	r2, [r3, #1]
 800ee96:	2101      	movs	r1, #1
 800ee98:	430a      	orrs	r2, r1
 800ee9a:	705a      	strb	r2, [r3, #1]
  Ports[PortNum].USBPD_CAD_WakeUp();
 800ee9c:	1dfb      	adds	r3, r7, #7
 800ee9e:	781a      	ldrb	r2, [r3, #0]
 800eea0:	4906      	ldr	r1, [pc, #24]	; (800eebc <CAD_SRC_Set_ResistorRp+0x78>)
 800eea2:	0013      	movs	r3, r2
 800eea4:	011b      	lsls	r3, r3, #4
 800eea6:	1a9b      	subs	r3, r3, r2
 800eea8:	009b      	lsls	r3, r3, #2
 800eeaa:	18cb      	adds	r3, r1, r3
 800eeac:	332c      	adds	r3, #44	; 0x2c
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	4798      	blx	r3
  return 0;
 800eeb2:	2300      	movs	r3, #0
}
 800eeb4:	0018      	movs	r0, r3
 800eeb6:	46bd      	mov	sp, r7
 800eeb8:	b002      	add	sp, #8
 800eeba:	bd80      	pop	{r7, pc}
 800eebc:	20000458 	.word	0x20000458
 800eec0:	20000440 	.word	0x20000440

0800eec4 <CAD_Set_ResistorRp>:

/* Keep for legacy */
uint32_t CAD_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b082      	sub	sp, #8
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	0002      	movs	r2, r0
 800eecc:	6039      	str	r1, [r7, #0]
 800eece:	1dfb      	adds	r3, r7, #7
 800eed0:	701a      	strb	r2, [r3, #0]
  return CAD_SRC_Set_ResistorRp(PortNum, RpValue);
 800eed2:	683a      	ldr	r2, [r7, #0]
 800eed4:	1dfb      	adds	r3, r7, #7
 800eed6:	781b      	ldrb	r3, [r3, #0]
 800eed8:	0011      	movs	r1, r2
 800eeda:	0018      	movs	r0, r3
 800eedc:	f7ff ffb2 	bl	800ee44 <CAD_SRC_Set_ResistorRp>
 800eee0:	0003      	movs	r3, r0
}
 800eee2:	0018      	movs	r0, r3
 800eee4:	46bd      	mov	sp, r7
 800eee6:	b002      	add	sp, #8
 800eee8:	bd80      	pop	{r7, pc}
	...

0800eeec <CAD_StateMachine_SNK>:
  * @retval Timeout value
  */
#if defined(_SNK)
/* function to handle SNK and SNK  + ACCESSORY OPTION */
uint32_t CAD_StateMachine_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800eeec:	b580      	push	{r7, lr}
 800eeee:	b086      	sub	sp, #24
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	60b9      	str	r1, [r7, #8]
 800eef4:	607a      	str	r2, [r7, #4]
 800eef6:	210f      	movs	r1, #15
 800eef8:	187b      	adds	r3, r7, r1
 800eefa:	1c02      	adds	r2, r0, #0
 800eefc:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800eefe:	187b      	adds	r3, r7, r1
 800ef00:	781a      	ldrb	r2, [r3, #0]
 800ef02:	0013      	movs	r3, r2
 800ef04:	005b      	lsls	r3, r3, #1
 800ef06:	189b      	adds	r3, r3, r2
 800ef08:	009b      	lsls	r3, r3, #2
 800ef0a:	4a1b      	ldr	r2, [pc, #108]	; (800ef78 <CAD_StateMachine_SNK+0x8c>)
 800ef0c:	189b      	adds	r3, r3, r2
 800ef0e:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800ef10:	2302      	movs	r3, #2
 800ef12:	617b      	str	r3, [r7, #20]
#if defined(USBPDM1_VCC_FEATURE_ENABLED)
  BSP_USBPD_PWR_VCCSetState(PortNum, 1);
#endif /* USBPDM1_VCC_FEATURE_ENABLED */

  /*Check CAD STATE*/
  switch (_handle->cstate)
 800ef14:	693b      	ldr	r3, [r7, #16]
 800ef16:	785b      	ldrb	r3, [r3, #1]
 800ef18:	069b      	lsls	r3, r3, #26
 800ef1a:	0edb      	lsrs	r3, r3, #27
 800ef1c:	b2db      	uxtb	r3, r3
 800ef1e:	2b03      	cmp	r3, #3
 800ef20:	d019      	beq.n	800ef56 <CAD_StateMachine_SNK+0x6a>
 800ef22:	dc23      	bgt.n	800ef6c <CAD_StateMachine_SNK+0x80>
 800ef24:	2b01      	cmp	r3, #1
 800ef26:	d002      	beq.n	800ef2e <CAD_StateMachine_SNK+0x42>
 800ef28:	2b02      	cmp	r3, #2
 800ef2a:	d009      	beq.n	800ef40 <CAD_StateMachine_SNK+0x54>
#endif /* USBPDCORE_VPD */
#endif /* _ACCESSORY_SNK */

    default:
    {
      break;
 800ef2c:	e01e      	b.n	800ef6c <CAD_StateMachine_SNK+0x80>
      _timing = ManageStateDetached_SNK(PortNum);
 800ef2e:	230f      	movs	r3, #15
 800ef30:	18fb      	adds	r3, r7, r3
 800ef32:	781b      	ldrb	r3, [r3, #0]
 800ef34:	0018      	movs	r0, r3
 800ef36:	f000 f9c5 	bl	800f2c4 <ManageStateDetached_SNK>
 800ef3a:	0003      	movs	r3, r0
 800ef3c:	617b      	str	r3, [r7, #20]
      break;
 800ef3e:	e016      	b.n	800ef6e <CAD_StateMachine_SNK+0x82>
      _timing = ManageStateAttachedWait_SNK(PortNum, pEvent, pCCXX);
 800ef40:	687a      	ldr	r2, [r7, #4]
 800ef42:	68b9      	ldr	r1, [r7, #8]
 800ef44:	230f      	movs	r3, #15
 800ef46:	18fb      	adds	r3, r7, r3
 800ef48:	781b      	ldrb	r3, [r3, #0]
 800ef4a:	0018      	movs	r0, r3
 800ef4c:	f000 fa0c 	bl	800f368 <ManageStateAttachedWait_SNK>
 800ef50:	0003      	movs	r3, r0
 800ef52:	617b      	str	r3, [r7, #20]
      break;
 800ef54:	e00b      	b.n	800ef6e <CAD_StateMachine_SNK+0x82>
      _timing = ManageStateAttached_SNK(PortNum, pEvent, pCCXX);
 800ef56:	687a      	ldr	r2, [r7, #4]
 800ef58:	68b9      	ldr	r1, [r7, #8]
 800ef5a:	230f      	movs	r3, #15
 800ef5c:	18fb      	adds	r3, r7, r3
 800ef5e:	781b      	ldrb	r3, [r3, #0]
 800ef60:	0018      	movs	r0, r3
 800ef62:	f000 fa8f 	bl	800f484 <ManageStateAttached_SNK>
 800ef66:	0003      	movs	r3, r0
 800ef68:	617b      	str	r3, [r7, #20]
      break;
 800ef6a:	e000      	b.n	800ef6e <CAD_StateMachine_SNK+0x82>
      break;
 800ef6c:	46c0      	nop			; (mov r8, r8)
      BSP_USBPD_PWR_VCCSetState(PortNum, 0);
      break;
  }
#endif /* USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 800ef6e:	697b      	ldr	r3, [r7, #20]
}
 800ef70:	0018      	movs	r0, r3
 800ef72:	46bd      	mov	sp, r7
 800ef74:	b006      	add	sp, #24
 800ef76:	bd80      	pop	{r7, pc}
 800ef78:	20000440 	.word	0x20000440

0800ef7c <CAD_StateMachine>:
}
#endif /* _DRP */

#if !defined(USBPDCORE_LIB_NO_PD)
uint32_t CAD_StateMachine(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800ef7c:	b590      	push	{r4, r7, lr}
 800ef7e:	b089      	sub	sp, #36	; 0x24
 800ef80:	af02      	add	r7, sp, #8
 800ef82:	60b9      	str	r1, [r7, #8]
 800ef84:	607a      	str	r2, [r7, #4]
 800ef86:	210f      	movs	r1, #15
 800ef88:	187b      	adds	r3, r7, r1
 800ef8a:	1c02      	adds	r2, r0, #0
 800ef8c:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800ef8e:	187b      	adds	r3, r7, r1
 800ef90:	781a      	ldrb	r2, [r3, #0]
 800ef92:	0013      	movs	r3, r2
 800ef94:	005b      	lsls	r3, r3, #1
 800ef96:	189b      	adds	r3, r3, r2
 800ef98:	009b      	lsls	r3, r3, #2
 800ef9a:	4a7a      	ldr	r2, [pc, #488]	; (800f184 <CAD_StateMachine+0x208>)
 800ef9c:	189b      	adds	r3, r3, r2
 800ef9e:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800efa0:	2302      	movs	r3, #2
 800efa2:	617b      	str	r3, [r7, #20]

  /* set by default event to none */
  *pEvent = USBPD_CAD_EVENT_NONE;
 800efa4:	68bb      	ldr	r3, [r7, #8]
 800efa6:	2200      	movs	r2, #0
 800efa8:	701a      	strb	r2, [r3, #0]

  if (USBPD_TRUE == Ports[PortNum].params->PE_SwapOngoing)
 800efaa:	187b      	adds	r3, r7, r1
 800efac:	781a      	ldrb	r2, [r3, #0]
 800efae:	4976      	ldr	r1, [pc, #472]	; (800f188 <CAD_StateMachine+0x20c>)
 800efb0:	0013      	movs	r3, r2
 800efb2:	011b      	lsls	r3, r3, #4
 800efb4:	1a9b      	subs	r3, r3, r2
 800efb6:	009b      	lsls	r3, r3, #2
 800efb8:	18cb      	adds	r3, r1, r3
 800efba:	3310      	adds	r3, #16
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	781b      	ldrb	r3, [r3, #0]
 800efc0:	2210      	movs	r2, #16
 800efc2:	4013      	ands	r3, r2
 800efc4:	b2db      	uxtb	r3, r3
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d001      	beq.n	800efce <CAD_StateMachine+0x52>
  {
    return _timing;
 800efca:	697b      	ldr	r3, [r7, #20]
 800efcc:	e0d6      	b.n	800f17c <CAD_StateMachine+0x200>
  }

  if (_handle->CAD_ErrorRecoveryflag == USBPD_TRUE)
 800efce:	693b      	ldr	r3, [r7, #16]
 800efd0:	781b      	ldrb	r3, [r3, #0]
 800efd2:	227f      	movs	r2, #127	; 0x7f
 800efd4:	4393      	bics	r3, r2
 800efd6:	b2db      	uxtb	r3, r3
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d01b      	beq.n	800f014 <CAD_StateMachine+0x98>
  {
    /* Force the state error recovery */
    _handle->CAD_ErrorRecoveryflag = USBPD_FALSE;
 800efdc:	693b      	ldr	r3, [r7, #16]
 800efde:	781a      	ldrb	r2, [r3, #0]
 800efe0:	217f      	movs	r1, #127	; 0x7f
 800efe2:	400a      	ands	r2, r1
 800efe4:	701a      	strb	r2, [r3, #0]
    _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY;
 800efe6:	693b      	ldr	r3, [r7, #16]
 800efe8:	785a      	ldrb	r2, [r3, #1]
 800efea:	213e      	movs	r1, #62	; 0x3e
 800efec:	438a      	bics	r2, r1
 800efee:	1c11      	adds	r1, r2, #0
 800eff0:	2218      	movs	r2, #24
 800eff2:	430a      	orrs	r2, r1
 800eff4:	705a      	strb	r2, [r3, #1]
#if defined(_TRACE)
    USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
 800eff6:	693b      	ldr	r3, [r7, #16]
 800eff8:	785b      	ldrb	r3, [r3, #1]
 800effa:	069b      	lsls	r3, r3, #26
 800effc:	0edb      	lsrs	r3, r3, #27
 800effe:	b2db      	uxtb	r3, r3
 800f000:	001a      	movs	r2, r3
 800f002:	230f      	movs	r3, #15
 800f004:	18fb      	adds	r3, r7, r3
 800f006:	7819      	ldrb	r1, [r3, #0]
 800f008:	2300      	movs	r3, #0
 800f00a:	9300      	str	r3, [sp, #0]
 800f00c:	2300      	movs	r3, #0
 800f00e:	2005      	movs	r0, #5
 800f010:	f7ff fbe6 	bl	800e7e0 <USBPD_TRACE_Add>
#endif /* _TRACE */
  }

  switch (_handle->cstate)
 800f014:	693b      	ldr	r3, [r7, #16]
 800f016:	785b      	ldrb	r3, [r3, #1]
 800f018:	069b      	lsls	r3, r3, #26
 800f01a:	0edb      	lsrs	r3, r3, #27
 800f01c:	b2db      	uxtb	r3, r3
 800f01e:	2b0d      	cmp	r3, #13
 800f020:	d05c      	beq.n	800f0dc <CAD_StateMachine+0x160>
 800f022:	dc72      	bgt.n	800f10a <CAD_StateMachine+0x18e>
 800f024:	2b00      	cmp	r3, #0
 800f026:	d002      	beq.n	800f02e <CAD_StateMachine+0xb2>
 800f028:	2b0c      	cmp	r3, #12
 800f02a:	d02b      	beq.n	800f084 <CAD_StateMachine+0x108>
 800f02c:	e06d      	b.n	800f10a <CAD_StateMachine+0x18e>
  {
    case USBPD_CAD_STATE_RESET:
    {
#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
      LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
 800f02e:	240f      	movs	r4, #15
 800f030:	193b      	adds	r3, r7, r4
 800f032:	781a      	ldrb	r2, [r3, #0]
 800f034:	4954      	ldr	r1, [pc, #336]	; (800f188 <CAD_StateMachine+0x20c>)
 800f036:	0013      	movs	r3, r2
 800f038:	011b      	lsls	r3, r3, #4
 800f03a:	1a9b      	subs	r3, r3, r2
 800f03c:	009b      	lsls	r3, r3, #2
 800f03e:	585b      	ldr	r3, [r3, r1]
 800f040:	0018      	movs	r0, r3
 800f042:	f7ff fdd5 	bl	800ebf0 <LL_UCPD_EnableIT_TypeCEventCC2>
      LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
 800f046:	193b      	adds	r3, r7, r4
 800f048:	781a      	ldrb	r2, [r3, #0]
 800f04a:	494f      	ldr	r1, [pc, #316]	; (800f188 <CAD_StateMachine+0x20c>)
 800f04c:	0013      	movs	r3, r2
 800f04e:	011b      	lsls	r3, r3, #4
 800f050:	1a9b      	subs	r3, r3, r2
 800f052:	009b      	lsls	r3, r3, #2
 800f054:	585b      	ldr	r3, [r3, r1]
 800f056:	0018      	movs	r0, r3
 800f058:	f7ff fdd9 	bl	800ec0e <LL_UCPD_EnableIT_TypeCEventCC1>
        LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
        LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
      }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

      if (0 == PortNum)
 800f05c:	193b      	adds	r3, r7, r4
 800f05e:	781b      	ldrb	r3, [r3, #0]
 800f060:	2b00      	cmp	r3, #0
 800f062:	d106      	bne.n	800f072 <CAD_StateMachine+0xf6>
      {
        UCPD_INSTANCE0_ENABLEIRQ;
 800f064:	2102      	movs	r1, #2
 800f066:	2008      	movs	r0, #8
 800f068:	f7ff fd1c 	bl	800eaa4 <__NVIC_SetPriority>
 800f06c:	2008      	movs	r0, #8
 800f06e:	f7ff fcff 	bl	800ea70 <__NVIC_EnableIRQ>
      }
#endif /* USBPD_PORT_COUNT > 1 */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
      _handle->CAD_tToggle_start = HAL_GetTick();
#endif /* _DRP || _ACCESSORY_SNK */
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800f072:	693b      	ldr	r3, [r7, #16]
 800f074:	785a      	ldrb	r2, [r3, #1]
 800f076:	213e      	movs	r1, #62	; 0x3e
 800f078:	438a      	bics	r2, r1
 800f07a:	1c11      	adds	r1, r2, #0
 800f07c:	2202      	movs	r2, #2
 800f07e:	430a      	orrs	r2, r1
 800f080:	705a      	strb	r2, [r3, #1]
      break;
 800f082:	e04f      	b.n	800f124 <CAD_StateMachine+0x1a8>

    case USBPD_CAD_STATE_ERRORRECOVERY :
    {
      /* Remove the resistor */
      /* Enter recovery = Switch to SRC with no resistor */
      USBPDM1_EnterErrorRecovery(PortNum);
 800f084:	240f      	movs	r4, #15
 800f086:	193b      	adds	r3, r7, r4
 800f088:	781b      	ldrb	r3, [r3, #0]
 800f08a:	0018      	movs	r0, r3
 800f08c:	f001 fcfc 	bl	8010a88 <USBPDM1_EnterErrorRecovery>

      /* forward detach event to DPM */
      Ports[PortNum].CCx = CCNONE;
 800f090:	193b      	adds	r3, r7, r4
 800f092:	781a      	ldrb	r2, [r3, #0]
 800f094:	493c      	ldr	r1, [pc, #240]	; (800f188 <CAD_StateMachine+0x20c>)
 800f096:	0013      	movs	r3, r2
 800f098:	011b      	lsls	r3, r3, #4
 800f09a:	1a9b      	subs	r3, r3, r2
 800f09c:	009b      	lsls	r3, r3, #2
 800f09e:	18cb      	adds	r3, r1, r3
 800f0a0:	3334      	adds	r3, #52	; 0x34
 800f0a2:	2200      	movs	r2, #0
 800f0a4:	601a      	str	r2, [r3, #0]
      *pCCXX = CCNONE;
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	2200      	movs	r2, #0
 800f0aa:	601a      	str	r2, [r3, #0]
      _handle->cc = CCNONE;
 800f0ac:	693b      	ldr	r3, [r7, #16]
 800f0ae:	781a      	ldrb	r2, [r3, #0]
 800f0b0:	2103      	movs	r1, #3
 800f0b2:	438a      	bics	r2, r1
 800f0b4:	701a      	strb	r2, [r3, #0]
      *pEvent = USBPD_CAD_EVENT_DETACHED;
 800f0b6:	68bb      	ldr	r3, [r7, #8]
 800f0b8:	2201      	movs	r2, #1
 800f0ba:	701a      	strb	r2, [r3, #0]

      /* start tErrorRecovery timeout */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800f0bc:	f7fa fdf4 	bl	8009ca8 <HAL_GetTick>
 800f0c0:	0002      	movs	r2, r0
 800f0c2:	693b      	ldr	r3, [r7, #16]
 800f0c4:	605a      	str	r2, [r3, #4]
      _timing = CAD_TERROR_RECOVERY_TIME;
 800f0c6:	231a      	movs	r3, #26
 800f0c8:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY_EXIT;
 800f0ca:	693b      	ldr	r3, [r7, #16]
 800f0cc:	785a      	ldrb	r2, [r3, #1]
 800f0ce:	213e      	movs	r1, #62	; 0x3e
 800f0d0:	438a      	bics	r2, r1
 800f0d2:	1c11      	adds	r1, r2, #0
 800f0d4:	221a      	movs	r2, #26
 800f0d6:	430a      	orrs	r2, r1
 800f0d8:	705a      	strb	r2, [r3, #1]
      break;
 800f0da:	e023      	b.n	800f124 <CAD_StateMachine+0x1a8>
    }

    case USBPD_CAD_STATE_ERRORRECOVERY_EXIT :
    {
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start) >  CAD_TERROR_RECOVERY_TIME)
 800f0dc:	f7fa fde4 	bl	8009ca8 <HAL_GetTick>
 800f0e0:	0002      	movs	r2, r0
 800f0e2:	693b      	ldr	r3, [r7, #16]
 800f0e4:	685b      	ldr	r3, [r3, #4]
 800f0e6:	1ad3      	subs	r3, r2, r3
 800f0e8:	2b1a      	cmp	r3, #26
 800f0ea:	d91a      	bls.n	800f122 <CAD_StateMachine+0x1a6>
#if defined(_DRP)
        else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
        {
          USBPDM1_AssertRd(PortNum);
 800f0ec:	230f      	movs	r3, #15
 800f0ee:	18fb      	adds	r3, r7, r3
 800f0f0:	781b      	ldrb	r3, [r3, #0]
 800f0f2:	0018      	movs	r0, r3
 800f0f4:	f001 fc18 	bl	8010928 <USBPDM1_AssertRd>
#endif /* _SNK || _DRP */
        /* switch to state detach */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
        _handle->CAD_tToggle_start = HAL_GetTick();
#endif /* _DRP || _ACCESSORY_SNK */
        _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800f0f8:	693b      	ldr	r3, [r7, #16]
 800f0fa:	785a      	ldrb	r2, [r3, #1]
 800f0fc:	213e      	movs	r1, #62	; 0x3e
 800f0fe:	438a      	bics	r2, r1
 800f100:	1c11      	adds	r1, r2, #0
 800f102:	2202      	movs	r2, #2
 800f104:	430a      	orrs	r2, r1
 800f106:	705a      	strb	r2, [r3, #1]
      }
      break;
 800f108:	e00b      	b.n	800f122 <CAD_StateMachine+0x1a6>
    }

    default:
    {
      /* call the state machine corresponding to the port SNK or SRC or DRP */
      _timing = _handle->CAD_PtrStateMachine(PortNum, pEvent, pCCXX);
 800f10a:	693b      	ldr	r3, [r7, #16]
 800f10c:	689b      	ldr	r3, [r3, #8]
 800f10e:	687c      	ldr	r4, [r7, #4]
 800f110:	68b9      	ldr	r1, [r7, #8]
 800f112:	220f      	movs	r2, #15
 800f114:	18ba      	adds	r2, r7, r2
 800f116:	7810      	ldrb	r0, [r2, #0]
 800f118:	0022      	movs	r2, r4
 800f11a:	4798      	blx	r3
 800f11c:	0003      	movs	r3, r0
 800f11e:	617b      	str	r3, [r7, #20]
      break;
 800f120:	e000      	b.n	800f124 <CAD_StateMachine+0x1a8>
      break;
 800f122:	46c0      	nop			; (mov r8, r8)
    }
  }

#if defined(_TRACE)
  if (_handle->cstate != _handle->pstate)
 800f124:	693b      	ldr	r3, [r7, #16]
 800f126:	785b      	ldrb	r3, [r3, #1]
 800f128:	069b      	lsls	r3, r3, #26
 800f12a:	0edb      	lsrs	r3, r3, #27
 800f12c:	b2da      	uxtb	r2, r3
 800f12e:	693b      	ldr	r3, [r7, #16]
 800f130:	789b      	ldrb	r3, [r3, #2]
 800f132:	069b      	lsls	r3, r3, #26
 800f134:	0edb      	lsrs	r3, r3, #27
 800f136:	b2db      	uxtb	r3, r3
 800f138:	429a      	cmp	r2, r3
 800f13a:	d01e      	beq.n	800f17a <CAD_StateMachine+0x1fe>
  {
    _handle->pstate = _handle->cstate;
 800f13c:	693b      	ldr	r3, [r7, #16]
 800f13e:	785b      	ldrb	r3, [r3, #1]
 800f140:	069b      	lsls	r3, r3, #26
 800f142:	0edb      	lsrs	r3, r3, #27
 800f144:	b2da      	uxtb	r2, r3
 800f146:	693b      	ldr	r3, [r7, #16]
 800f148:	211f      	movs	r1, #31
 800f14a:	400a      	ands	r2, r1
 800f14c:	1890      	adds	r0, r2, r2
 800f14e:	789a      	ldrb	r2, [r3, #2]
 800f150:	213e      	movs	r1, #62	; 0x3e
 800f152:	438a      	bics	r2, r1
 800f154:	1c11      	adds	r1, r2, #0
 800f156:	1c02      	adds	r2, r0, #0
 800f158:	430a      	orrs	r2, r1
 800f15a:	709a      	strb	r2, [r3, #2]
    USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
 800f15c:	693b      	ldr	r3, [r7, #16]
 800f15e:	785b      	ldrb	r3, [r3, #1]
 800f160:	069b      	lsls	r3, r3, #26
 800f162:	0edb      	lsrs	r3, r3, #27
 800f164:	b2db      	uxtb	r3, r3
 800f166:	001a      	movs	r2, r3
 800f168:	230f      	movs	r3, #15
 800f16a:	18fb      	adds	r3, r7, r3
 800f16c:	7819      	ldrb	r1, [r3, #0]
 800f16e:	2300      	movs	r3, #0
 800f170:	9300      	str	r3, [sp, #0]
 800f172:	2300      	movs	r3, #0
 800f174:	2005      	movs	r0, #5
 800f176:	f7ff fb33 	bl	800e7e0 <USBPD_TRACE_Add>
    }
#endif /* CAD_DEBUG_TRACE */
  }
#endif /* _TRACE */

  return _timing;
 800f17a:	697b      	ldr	r3, [r7, #20]
}
 800f17c:	0018      	movs	r0, r3
 800f17e:	46bd      	mov	sp, r7
 800f180:	b007      	add	sp, #28
 800f182:	bd90      	pop	{r4, r7, pc}
 800f184:	20000440 	.word	0x20000440
 800f188:	20000458 	.word	0x20000458

0800f18c <CAD_Check_HW_SNK>:
  * @param  PortNum                     port
  * @retval none
  */
#if defined(_DRP) || defined(_SNK)
void CAD_Check_HW_SNK(uint8_t PortNum)
{
 800f18c:	b580      	push	{r7, lr}
 800f18e:	b086      	sub	sp, #24
 800f190:	af00      	add	r7, sp, #0
 800f192:	0002      	movs	r2, r0
 800f194:	1dfb      	adds	r3, r7, #7
 800f196:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f198:	1dfb      	adds	r3, r7, #7
 800f19a:	781a      	ldrb	r2, [r3, #0]
 800f19c:	0013      	movs	r3, r2
 800f19e:	005b      	lsls	r3, r3, #1
 800f1a0:	189b      	adds	r3, r3, r2
 800f1a2:	009b      	lsls	r3, r3, #2
 800f1a4:	4a45      	ldr	r2, [pc, #276]	; (800f2bc <CAD_Check_HW_SNK+0x130>)
 800f1a6:	189b      	adds	r3, r3, r2
 800f1a8:	617b      	str	r3, [r7, #20]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;

  /* Disable the C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#else
  CC1_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1;
 800f1aa:	1dfb      	adds	r3, r7, #7
 800f1ac:	781a      	ldrb	r2, [r3, #0]
 800f1ae:	4944      	ldr	r1, [pc, #272]	; (800f2c0 <CAD_Check_HW_SNK+0x134>)
 800f1b0:	0013      	movs	r3, r2
 800f1b2:	011b      	lsls	r3, r3, #4
 800f1b4:	1a9b      	subs	r3, r3, r2
 800f1b6:	009b      	lsls	r3, r3, #2
 800f1b8:	585b      	ldr	r3, [r3, r1]
 800f1ba:	695a      	ldr	r2, [r3, #20]
 800f1bc:	23c0      	movs	r3, #192	; 0xc0
 800f1be:	029b      	lsls	r3, r3, #10
 800f1c0:	4013      	ands	r3, r2
 800f1c2:	613b      	str	r3, [r7, #16]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;
 800f1c4:	1dfb      	adds	r3, r7, #7
 800f1c6:	781a      	ldrb	r2, [r3, #0]
 800f1c8:	493d      	ldr	r1, [pc, #244]	; (800f2c0 <CAD_Check_HW_SNK+0x134>)
 800f1ca:	0013      	movs	r3, r2
 800f1cc:	011b      	lsls	r3, r3, #4
 800f1ce:	1a9b      	subs	r3, r3, r2
 800f1d0:	009b      	lsls	r3, r3, #2
 800f1d2:	585b      	ldr	r3, [r3, r1]
 800f1d4:	695a      	ldr	r2, [r3, #20]
 800f1d6:	23c0      	movs	r3, #192	; 0xc0
 800f1d8:	031b      	lsls	r3, r3, #12
 800f1da:	4013      	ands	r3, r2
 800f1dc:	60fb      	str	r3, [r7, #12]
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  _handle->cc  = CCNONE;
 800f1de:	697b      	ldr	r3, [r7, #20]
 800f1e0:	781a      	ldrb	r2, [r3, #0]
 800f1e2:	2103      	movs	r1, #3
 800f1e4:	438a      	bics	r2, r1
 800f1e6:	701a      	strb	r2, [r3, #0]
  _handle->CurrentHWcondition     = HW_Detachment;
 800f1e8:	697b      	ldr	r3, [r7, #20]
 800f1ea:	781a      	ldrb	r2, [r3, #0]
 800f1ec:	211c      	movs	r1, #28
 800f1ee:	438a      	bics	r2, r1
 800f1f0:	701a      	strb	r2, [r3, #0]

  if ((CC1_value != LL_UCPD_SNK_CC1_VOPEN) && (CC2_value == LL_UCPD_SNK_CC2_VOPEN))
 800f1f2:	693b      	ldr	r3, [r7, #16]
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d02c      	beq.n	800f252 <CAD_Check_HW_SNK+0xc6>
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d129      	bne.n	800f252 <CAD_Check_HW_SNK+0xc6>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 800f1fe:	697b      	ldr	r3, [r7, #20]
 800f200:	781a      	ldrb	r2, [r3, #0]
 800f202:	211c      	movs	r1, #28
 800f204:	438a      	bics	r2, r1
 800f206:	1c11      	adds	r1, r2, #0
 800f208:	2204      	movs	r2, #4
 800f20a:	430a      	orrs	r2, r1
 800f20c:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC1;
 800f20e:	697b      	ldr	r3, [r7, #20]
 800f210:	781a      	ldrb	r2, [r3, #0]
 800f212:	2103      	movs	r1, #3
 800f214:	438a      	bics	r2, r1
 800f216:	1c11      	adds	r1, r2, #0
 800f218:	2201      	movs	r2, #1
 800f21a:	430a      	orrs	r2, r1
 800f21c:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC1_value >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 800f21e:	693b      	ldr	r3, [r7, #16]
 800f220:	0c18      	lsrs	r0, r3, #16
 800f222:	1dfb      	adds	r3, r7, #7
 800f224:	781a      	ldrb	r2, [r3, #0]
 800f226:	4926      	ldr	r1, [pc, #152]	; (800f2c0 <CAD_Check_HW_SNK+0x134>)
 800f228:	0013      	movs	r3, r2
 800f22a:	011b      	lsls	r3, r3, #4
 800f22c:	1a9b      	subs	r3, r3, r2
 800f22e:	009b      	lsls	r3, r3, #2
 800f230:	18cb      	adds	r3, r1, r3
 800f232:	3310      	adds	r3, #16
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	1c01      	adds	r1, r0, #0
 800f238:	2203      	movs	r2, #3
 800f23a:	400a      	ands	r2, r1
 800f23c:	b2d2      	uxtb	r2, r2
 800f23e:	2103      	movs	r1, #3
 800f240:	400a      	ands	r2, r1
 800f242:	0090      	lsls	r0, r2, #2
 800f244:	789a      	ldrb	r2, [r3, #2]
 800f246:	210c      	movs	r1, #12
 800f248:	438a      	bics	r2, r1
 800f24a:	1c11      	adds	r1, r2, #0
 800f24c:	1c02      	adds	r2, r0, #0
 800f24e:	430a      	orrs	r2, r1
 800f250:	709a      	strb	r2, [r3, #2]
  }

  if ((CC1_value == LL_UCPD_SNK_CC1_VOPEN) && (CC2_value != LL_UCPD_SNK_CC2_VOPEN))
 800f252:	693b      	ldr	r3, [r7, #16]
 800f254:	2b00      	cmp	r3, #0
 800f256:	d12c      	bne.n	800f2b2 <CAD_Check_HW_SNK+0x126>
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d029      	beq.n	800f2b2 <CAD_Check_HW_SNK+0x126>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 800f25e:	697b      	ldr	r3, [r7, #20]
 800f260:	781a      	ldrb	r2, [r3, #0]
 800f262:	211c      	movs	r1, #28
 800f264:	438a      	bics	r2, r1
 800f266:	1c11      	adds	r1, r2, #0
 800f268:	2204      	movs	r2, #4
 800f26a:	430a      	orrs	r2, r1
 800f26c:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC2;
 800f26e:	697b      	ldr	r3, [r7, #20]
 800f270:	781a      	ldrb	r2, [r3, #0]
 800f272:	2103      	movs	r1, #3
 800f274:	438a      	bics	r2, r1
 800f276:	1c11      	adds	r1, r2, #0
 800f278:	2202      	movs	r2, #2
 800f27a:	430a      	orrs	r2, r1
 800f27c:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC2_value >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;;
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	0c98      	lsrs	r0, r3, #18
 800f282:	1dfb      	adds	r3, r7, #7
 800f284:	781a      	ldrb	r2, [r3, #0]
 800f286:	490e      	ldr	r1, [pc, #56]	; (800f2c0 <CAD_Check_HW_SNK+0x134>)
 800f288:	0013      	movs	r3, r2
 800f28a:	011b      	lsls	r3, r3, #4
 800f28c:	1a9b      	subs	r3, r3, r2
 800f28e:	009b      	lsls	r3, r3, #2
 800f290:	18cb      	adds	r3, r1, r3
 800f292:	3310      	adds	r3, #16
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	1c01      	adds	r1, r0, #0
 800f298:	2203      	movs	r2, #3
 800f29a:	400a      	ands	r2, r1
 800f29c:	b2d2      	uxtb	r2, r2
 800f29e:	2103      	movs	r1, #3
 800f2a0:	400a      	ands	r2, r1
 800f2a2:	0090      	lsls	r0, r2, #2
 800f2a4:	789a      	ldrb	r2, [r3, #2]
 800f2a6:	210c      	movs	r1, #12
 800f2a8:	438a      	bics	r2, r1
 800f2aa:	1c11      	adds	r1, r2, #0
 800f2ac:	1c02      	adds	r2, r0, #0
 800f2ae:	430a      	orrs	r2, r1
 800f2b0:	709a      	strb	r2, [r3, #2]
  }
}
 800f2b2:	46c0      	nop			; (mov r8, r8)
 800f2b4:	46bd      	mov	sp, r7
 800f2b6:	b006      	add	sp, #24
 800f2b8:	bd80      	pop	{r7, pc}
 800f2ba:	46c0      	nop			; (mov r8, r8)
 800f2bc:	20000440 	.word	0x20000440
 800f2c0:	20000458 	.word	0x20000458

0800f2c4 <ManageStateDetached_SNK>:
}
#endif /* _DRP || _SRC */

#if defined(_DRP) || defined(_SNK)
static uint32_t ManageStateDetached_SNK(uint8_t PortNum)
{
 800f2c4:	b580      	push	{r7, lr}
 800f2c6:	b084      	sub	sp, #16
 800f2c8:	af00      	add	r7, sp, #0
 800f2ca:	0002      	movs	r2, r0
 800f2cc:	1dfb      	adds	r3, r7, #7
 800f2ce:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f2d0:	1dfb      	adds	r3, r7, #7
 800f2d2:	781a      	ldrb	r2, [r3, #0]
 800f2d4:	0013      	movs	r3, r2
 800f2d6:	005b      	lsls	r3, r3, #1
 800f2d8:	189b      	adds	r3, r3, r2
 800f2da:	009b      	lsls	r3, r3, #2
 800f2dc:	4a21      	ldr	r2, [pc, #132]	; (800f364 <ManageStateDetached_SNK+0xa0>)
 800f2de:	189b      	adds	r3, r3, r2
 800f2e0:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f2e2:	2302      	movs	r3, #2
 800f2e4:	60fb      	str	r3, [r7, #12]

  CAD_Check_HW_SNK(PortNum);
 800f2e6:	1dfb      	adds	r3, r7, #7
 800f2e8:	781b      	ldrb	r3, [r3, #0]
 800f2ea:	0018      	movs	r0, r3
 800f2ec:	f7ff ff4e 	bl	800f18c <CAD_Check_HW_SNK>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 800f2f0:	68bb      	ldr	r3, [r7, #8]
 800f2f2:	781b      	ldrb	r3, [r3, #0]
 800f2f4:	221c      	movs	r2, #28
 800f2f6:	4013      	ands	r3, r2
 800f2f8:	b2db      	uxtb	r3, r3
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d103      	bne.n	800f306 <ManageStateDetached_SNK+0x42>
    /* value returned by a SRC or a SINK */
    _timing = CAD_DETACH_POLLING; /* 100ms in the sink cases */
#elif defined(USBPDM1_VCC_FEATURE_ENABLED)
    _timing = CAD_DEFAULT_TIME;
#else
    _timing = CAD_INFINITE_TIME;
 800f2fe:	2301      	movs	r3, #1
 800f300:	425b      	negs	r3, r3
 800f302:	60fb      	str	r3, [r7, #12]
 800f304:	e029      	b.n	800f35a <ManageStateDetached_SNK+0x96>
#endif /* _ACCESSORY_SNK */
  }
  else
  {
    /* Get the time of this event */
    _handle->CAD_tDebounce_start = HAL_GetTick();
 800f306:	f7fa fccf 	bl	8009ca8 <HAL_GetTick>
 800f30a:	0002      	movs	r2, r0
 800f30c:	68bb      	ldr	r3, [r7, #8]
 800f30e:	605a      	str	r2, [r3, #4]
    _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 800f310:	68bb      	ldr	r3, [r7, #8]
 800f312:	785a      	ldrb	r2, [r3, #1]
 800f314:	213e      	movs	r1, #62	; 0x3e
 800f316:	438a      	bics	r2, r1
 800f318:	1c11      	adds	r1, r2, #0
 800f31a:	2204      	movs	r2, #4
 800f31c:	430a      	orrs	r2, r1
 800f31e:	705a      	strb	r2, [r3, #1]

    /* Temporary patch for test TD.PD 4.5.2 + rework for Patch TP.PD.C.E5 */
    HAL_Delay(1);
 800f320:	2001      	movs	r0, #1
 800f322:	f7fa fccb 	bl	8009cbc <HAL_Delay>
    CAD_Check_HW_SNK(PortNum);
 800f326:	1dfb      	adds	r3, r7, #7
 800f328:	781b      	ldrb	r3, [r3, #0]
 800f32a:	0018      	movs	r0, r3
 800f32c:	f7ff ff2e 	bl	800f18c <CAD_Check_HW_SNK>

    if (_handle->CurrentHWcondition == HW_Detachment)
 800f330:	68bb      	ldr	r3, [r7, #8]
 800f332:	781b      	ldrb	r3, [r3, #0]
 800f334:	221c      	movs	r2, #28
 800f336:	4013      	ands	r3, r2
 800f338:	b2db      	uxtb	r3, r3
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d108      	bne.n	800f350 <ManageStateDetached_SNK+0x8c>
    {
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800f33e:	68bb      	ldr	r3, [r7, #8]
 800f340:	785a      	ldrb	r2, [r3, #1]
 800f342:	213e      	movs	r1, #62	; 0x3e
 800f344:	438a      	bics	r2, r1
 800f346:	1c11      	adds	r1, r2, #0
 800f348:	2202      	movs	r2, #2
 800f34a:	430a      	orrs	r2, r1
 800f34c:	705a      	strb	r2, [r3, #1]
 800f34e:	e004      	b.n	800f35a <ManageStateDetached_SNK+0x96>
    }
    else
    {
      BSP_USBPD_PWR_VBUSInit(PortNum);
 800f350:	1dfb      	adds	r3, r7, #7
 800f352:	781b      	ldrb	r3, [r3, #0]
 800f354:	0018      	movs	r0, r3
 800f356:	f006 fe63 	bl	8016020 <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 800f35a:	68fb      	ldr	r3, [r7, #12]
}
 800f35c:	0018      	movs	r0, r3
 800f35e:	46bd      	mov	sp, r7
 800f360:	b004      	add	sp, #16
 800f362:	bd80      	pop	{r7, pc}
 800f364:	20000440 	.word	0x20000440

0800f368 <ManageStateAttachedWait_SNK>:
}
#endif /* _SRC || _DRP */

#if defined(_SNK) || defined(_DRP)
static uint32_t ManageStateAttachedWait_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800f368:	b590      	push	{r4, r7, lr}
 800f36a:	b089      	sub	sp, #36	; 0x24
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	60b9      	str	r1, [r7, #8]
 800f370:	607a      	str	r2, [r7, #4]
 800f372:	240f      	movs	r4, #15
 800f374:	193b      	adds	r3, r7, r4
 800f376:	1c02      	adds	r2, r0, #0
 800f378:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f37a:	193b      	adds	r3, r7, r4
 800f37c:	781a      	ldrb	r2, [r3, #0]
 800f37e:	0013      	movs	r3, r2
 800f380:	005b      	lsls	r3, r3, #1
 800f382:	189b      	adds	r3, r3, r2
 800f384:	009b      	lsls	r3, r3, #2
 800f386:	4a3e      	ldr	r2, [pc, #248]	; (800f480 <ManageStateAttachedWait_SNK+0x118>)
 800f388:	189b      	adds	r3, r3, r2
 800f38a:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f38c:	2302      	movs	r3, #2
 800f38e:	61fb      	str	r3, [r7, #28]

  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 800f390:	f7fa fc8a 	bl	8009ca8 <HAL_GetTick>
 800f394:	0002      	movs	r2, r0
 800f396:	69bb      	ldr	r3, [r7, #24]
 800f398:	685b      	ldr	r3, [r3, #4]
 800f39a:	1ad3      	subs	r3, r2, r3
 800f39c:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SNK(PortNum);
 800f39e:	193b      	adds	r3, r7, r4
 800f3a0:	781b      	ldrb	r3, [r3, #0]
 800f3a2:	0018      	movs	r0, r3
 800f3a4:	f7ff fef2 	bl	800f18c <CAD_Check_HW_SNK>
  if (_handle->CurrentHWcondition == HW_Attachment)
 800f3a8:	69bb      	ldr	r3, [r7, #24]
 800f3aa:	781b      	ldrb	r3, [r3, #0]
 800f3ac:	221c      	movs	r2, #28
 800f3ae:	4013      	ands	r3, r2
 800f3b0:	b2db      	uxtb	r3, r3
 800f3b2:	2b04      	cmp	r3, #4
 800f3b4:	d130      	bne.n	800f418 <ManageStateAttachedWait_SNK+0xb0>
  {
    if (CAD_tDebounce > CAD_TCCDEBOUCE_THRESHOLD)
 800f3b6:	697b      	ldr	r3, [r7, #20]
 800f3b8:	2b78      	cmp	r3, #120	; 0x78
 800f3ba:	d927      	bls.n	800f40c <ManageStateAttachedWait_SNK+0xa4>
    {
      if (USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_VSAFE5V)) /* Check if Vbus is on */
 800f3bc:	193b      	adds	r3, r7, r4
 800f3be:	781b      	ldrb	r3, [r3, #0]
 800f3c0:	2101      	movs	r1, #1
 800f3c2:	0018      	movs	r0, r3
 800f3c4:	f005 fb74 	bl	8014ab0 <USBPD_PWR_IF_GetVBUSStatus>
 800f3c8:	0003      	movs	r3, r0
 800f3ca:	2b01      	cmp	r3, #1
 800f3cc:	d11e      	bne.n	800f40c <ManageStateAttachedWait_SNK+0xa4>
      {
        HW_SignalAttachement(PortNum, _handle->cc);
 800f3ce:	69bb      	ldr	r3, [r7, #24]
 800f3d0:	781b      	ldrb	r3, [r3, #0]
 800f3d2:	079b      	lsls	r3, r3, #30
 800f3d4:	0f9b      	lsrs	r3, r3, #30
 800f3d6:	b2db      	uxtb	r3, r3
 800f3d8:	001a      	movs	r2, r3
 800f3da:	193b      	adds	r3, r7, r4
 800f3dc:	781b      	ldrb	r3, [r3, #0]
 800f3de:	0011      	movs	r1, r2
 800f3e0:	0018      	movs	r0, r3
 800f3e2:	f001 fbf3 	bl	8010bcc <HW_SignalAttachement>
        _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 800f3e6:	69bb      	ldr	r3, [r7, #24]
 800f3e8:	785a      	ldrb	r2, [r3, #1]
 800f3ea:	213e      	movs	r1, #62	; 0x3e
 800f3ec:	438a      	bics	r2, r1
 800f3ee:	1c11      	adds	r1, r2, #0
 800f3f0:	2206      	movs	r2, #6
 800f3f2:	430a      	orrs	r2, r1
 800f3f4:	705a      	strb	r2, [r3, #1]
        *pEvent = USBPD_CAD_EVENT_ATTACHED;
 800f3f6:	68bb      	ldr	r3, [r7, #8]
 800f3f8:	2202      	movs	r2, #2
 800f3fa:	701a      	strb	r2, [r3, #0]
        *pCCXX = _handle->cc;
 800f3fc:	69bb      	ldr	r3, [r7, #24]
 800f3fe:	781b      	ldrb	r3, [r3, #0]
 800f400:	079b      	lsls	r3, r3, #30
 800f402:	0f9b      	lsrs	r3, r3, #30
 800f404:	b2db      	uxtb	r3, r3
 800f406:	001a      	movs	r2, r3
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	601a      	str	r2, [r3, #0]
      }
    }
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800f40c:	69bb      	ldr	r3, [r7, #24]
 800f40e:	781a      	ldrb	r2, [r3, #0]
 800f410:	2120      	movs	r1, #32
 800f412:	438a      	bics	r2, r1
 800f414:	701a      	strb	r2, [r3, #0]
 800f416:	e02e      	b.n	800f476 <ManageStateAttachedWait_SNK+0x10e>
  }
  else
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 800f418:	69bb      	ldr	r3, [r7, #24]
 800f41a:	781b      	ldrb	r3, [r3, #0]
 800f41c:	2220      	movs	r2, #32
 800f41e:	4013      	ands	r3, r2
 800f420:	b2db      	uxtb	r3, r3
 800f422:	2b00      	cmp	r3, #0
 800f424:	d10c      	bne.n	800f440 <ManageStateAttachedWait_SNK+0xd8>
    {
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800f426:	f7fa fc3f 	bl	8009ca8 <HAL_GetTick>
 800f42a:	0002      	movs	r2, r0
 800f42c:	69bb      	ldr	r3, [r7, #24]
 800f42e:	605a      	str	r2, [r3, #4]
      _handle->CAD_tDebounce_flag = USBPD_TRUE;
 800f430:	69bb      	ldr	r3, [r7, #24]
 800f432:	781a      	ldrb	r2, [r3, #0]
 800f434:	2120      	movs	r1, #32
 800f436:	430a      	orrs	r2, r1
 800f438:	701a      	strb	r2, [r3, #0]
      _timing = CAD_TPDDEBOUCE_THRESHOLD;
 800f43a:	230c      	movs	r3, #12
 800f43c:	61fb      	str	r3, [r7, #28]
 800f43e:	e01a      	b.n	800f476 <ManageStateAttachedWait_SNK+0x10e>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start > CAD_TPDDEBOUCE_THRESHOLD))
 800f440:	f7fa fc32 	bl	8009ca8 <HAL_GetTick>
 800f444:	0002      	movs	r2, r0
 800f446:	69bb      	ldr	r3, [r7, #24]
 800f448:	685b      	ldr	r3, [r3, #4]
 800f44a:	1ad3      	subs	r3, r2, r3
 800f44c:	2b0c      	cmp	r3, #12
 800f44e:	d912      	bls.n	800f476 <ManageStateAttachedWait_SNK+0x10e>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800f450:	69bb      	ldr	r3, [r7, #24]
 800f452:	781a      	ldrb	r2, [r3, #0]
 800f454:	2120      	movs	r1, #32
 800f456:	438a      	bics	r2, r1
 800f458:	701a      	strb	r2, [r3, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 800f45a:	69bb      	ldr	r3, [r7, #24]
 800f45c:	785a      	ldrb	r2, [r3, #1]
 800f45e:	213e      	movs	r1, #62	; 0x3e
 800f460:	438a      	bics	r2, r1
 800f462:	1c11      	adds	r1, r2, #0
 800f464:	2202      	movs	r2, #2
 800f466:	430a      	orrs	r2, r1
 800f468:	705a      	strb	r2, [r3, #1]
        BSP_USBPD_PWR_VBUSDeInit(PortNum);
 800f46a:	230f      	movs	r3, #15
 800f46c:	18fb      	adds	r3, r7, r3
 800f46e:	781b      	ldrb	r3, [r3, #0]
 800f470:	0018      	movs	r0, r3
 800f472:	f006 fdf3 	bl	801605c <BSP_USBPD_PWR_VBUSDeInit>
        }
#endif /* _ACCESSORY_SNK */
      }
    }
  }
  return _timing;
 800f476:	69fb      	ldr	r3, [r7, #28]
}
 800f478:	0018      	movs	r0, r3
 800f47a:	46bd      	mov	sp, r7
 800f47c:	b009      	add	sp, #36	; 0x24
 800f47e:	bd90      	pop	{r4, r7, pc}
 800f480:	20000440 	.word	0x20000440

0800f484 <ManageStateAttached_SNK>:

static uint32_t ManageStateAttached_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800f484:	b590      	push	{r4, r7, lr}
 800f486:	b089      	sub	sp, #36	; 0x24
 800f488:	af00      	add	r7, sp, #0
 800f48a:	60b9      	str	r1, [r7, #8]
 800f48c:	607a      	str	r2, [r7, #4]
 800f48e:	210f      	movs	r1, #15
 800f490:	187b      	adds	r3, r7, r1
 800f492:	1c02      	adds	r2, r0, #0
 800f494:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f496:	0008      	movs	r0, r1
 800f498:	183b      	adds	r3, r7, r0
 800f49a:	781a      	ldrb	r2, [r3, #0]
 800f49c:	0013      	movs	r3, r2
 800f49e:	005b      	lsls	r3, r3, #1
 800f4a0:	189b      	adds	r3, r3, r2
 800f4a2:	009b      	lsls	r3, r3, #2
 800f4a4:	4a2e      	ldr	r2, [pc, #184]	; (800f560 <ManageStateAttached_SNK+0xdc>)
 800f4a6:	189b      	adds	r3, r3, r2
 800f4a8:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f4aa:	2302      	movs	r3, #2
 800f4ac:	61fb      	str	r3, [r7, #28]

  uint32_t ccx;
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SNK_CC1_VOPEN : LL_UCPD_SNK_CC2_VOPEN;
 800f4ae:	2300      	movs	r3, #0
 800f4b0:	617b      	str	r3, [r7, #20]
  {
    __DSB();
  };
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 800f4b2:	183b      	adds	r3, r7, r0
 800f4b4:	781a      	ldrb	r2, [r3, #0]
 800f4b6:	492b      	ldr	r1, [pc, #172]	; (800f564 <ManageStateAttached_SNK+0xe0>)
 800f4b8:	0013      	movs	r3, r2
 800f4ba:	011b      	lsls	r3, r3, #4
 800f4bc:	1a9b      	subs	r3, r3, r2
 800f4be:	009b      	lsls	r3, r3, #2
 800f4c0:	18cb      	adds	r3, r1, r3
 800f4c2:	3334      	adds	r3, #52	; 0x34
 800f4c4:	681b      	ldr	r3, [r3, #0]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 800f4c6:	2b01      	cmp	r3, #1
 800f4c8:	d10c      	bne.n	800f4e4 <ManageStateAttached_SNK+0x60>
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 800f4ca:	183b      	adds	r3, r7, r0
 800f4cc:	781a      	ldrb	r2, [r3, #0]
 800f4ce:	4925      	ldr	r1, [pc, #148]	; (800f564 <ManageStateAttached_SNK+0xe0>)
 800f4d0:	0013      	movs	r3, r2
 800f4d2:	011b      	lsls	r3, r3, #4
 800f4d4:	1a9b      	subs	r3, r3, r2
 800f4d6:	009b      	lsls	r3, r3, #2
 800f4d8:	585b      	ldr	r3, [r3, r1]
 800f4da:	695a      	ldr	r2, [r3, #20]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 800f4dc:	23c0      	movs	r3, #192	; 0xc0
 800f4de:	029b      	lsls	r3, r3, #10
 800f4e0:	4013      	ands	r3, r2
 800f4e2:	e00c      	b.n	800f4fe <ManageStateAttached_SNK+0x7a>
 800f4e4:	230f      	movs	r3, #15
 800f4e6:	18fb      	adds	r3, r7, r3
 800f4e8:	781a      	ldrb	r2, [r3, #0]
 800f4ea:	491e      	ldr	r1, [pc, #120]	; (800f564 <ManageStateAttached_SNK+0xe0>)
 800f4ec:	0013      	movs	r3, r2
 800f4ee:	011b      	lsls	r3, r3, #4
 800f4f0:	1a9b      	subs	r3, r3, r2
 800f4f2:	009b      	lsls	r3, r3, #2
 800f4f4:	585b      	ldr	r3, [r3, r1]
 800f4f6:	695a      	ldr	r2, [r3, #20]
 800f4f8:	23c0      	movs	r3, #192	; 0xc0
 800f4fa:	031b      	lsls	r3, r3, #12
 800f4fc:	4013      	ands	r3, r2
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 800f4fe:	613b      	str	r3, [r7, #16]
  if ((USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum,
 800f500:	240f      	movs	r4, #15
 800f502:	193b      	adds	r3, r7, r4
 800f504:	781b      	ldrb	r3, [r3, #0]
 800f506:	2102      	movs	r1, #2
 800f508:	0018      	movs	r0, r3
 800f50a:	f005 fad1 	bl	8014ab0 <USBPD_PWR_IF_GetVBUSStatus>
 800f50e:	0003      	movs	r3, r0
 800f510:	2b01      	cmp	r3, #1
 800f512:	d11e      	bne.n	800f552 <ManageStateAttached_SNK+0xce>
                                                USBPD_PWR_SNKDETACH)) /* Check if Vbus is below disconnect threshold */
      &&
 800f514:	697a      	ldr	r2, [r7, #20]
 800f516:	693b      	ldr	r3, [r7, #16]
 800f518:	429a      	cmp	r2, r3
 800f51a:	d11a      	bne.n	800f552 <ManageStateAttached_SNK+0xce>
      (comp == ccx)                                                   /* Confirm that there is no RP */
     )
  {
    HW_SignalDetachment(PortNum);
 800f51c:	193b      	adds	r3, r7, r4
 800f51e:	781b      	ldrb	r3, [r3, #0]
 800f520:	0018      	movs	r0, r3
 800f522:	f001 fcb5 	bl	8010e90 <HW_SignalDetachment>
    /* Restart the toggle time */
    _handle->CurrentHWcondition = HW_Detachment;
 800f526:	69bb      	ldr	r3, [r7, #24]
 800f528:	781a      	ldrb	r2, [r3, #0]
 800f52a:	211c      	movs	r1, #28
 800f52c:	438a      	bics	r2, r1
 800f52e:	701a      	strb	r2, [r3, #0]
    _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 800f530:	69bb      	ldr	r3, [r7, #24]
 800f532:	785a      	ldrb	r2, [r3, #1]
 800f534:	213e      	movs	r1, #62	; 0x3e
 800f536:	438a      	bics	r2, r1
 800f538:	1c11      	adds	r1, r2, #0
 800f53a:	2202      	movs	r2, #2
 800f53c:	430a      	orrs	r2, r1
 800f53e:	705a      	strb	r2, [r3, #1]
    if (USBPD_TRUE ==  _handle->CAD_Accessory_SNK)
    {
      _handle->CAD_tToggle_start = HAL_GetTick();
    }
#endif /* _ACCESSORY_SNK */
    *pEvent = USBPD_CAD_EVENT_DETACHED;
 800f540:	68bb      	ldr	r3, [r7, #8]
 800f542:	2201      	movs	r2, #1
 800f544:	701a      	strb	r2, [r3, #0]
    *pCCXX = CCNONE;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	2200      	movs	r2, #0
 800f54a:	601a      	str	r2, [r3, #0]
    _timing = 0;
 800f54c:	2300      	movs	r3, #0
 800f54e:	61fb      	str	r3, [r7, #28]
 800f550:	e001      	b.n	800f556 <ManageStateAttached_SNK+0xd2>
  }
  else
  {
    _timing = CAD_VBUS_POLLING_TIME;
 800f552:	230a      	movs	r3, #10
 800f554:	61fb      	str	r3, [r7, #28]
#if defined(_LOW_POWER) || defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 800f556:	69fb      	ldr	r3, [r7, #28]
}
 800f558:	0018      	movs	r0, r3
 800f55a:	46bd      	mov	sp, r7
 800f55c:	b009      	add	sp, #36	; 0x24
 800f55e:	bd90      	pop	{r4, r7, pc}
 800f560:	20000440 	.word	0x20000440
 800f564:	20000458 	.word	0x20000458

0800f568 <LL_AHB1_GRP1_EnableClock>:
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	b084      	sub	sp, #16
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 800f570:	4b07      	ldr	r3, [pc, #28]	; (800f590 <LL_AHB1_GRP1_EnableClock+0x28>)
 800f572:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800f574:	4b06      	ldr	r3, [pc, #24]	; (800f590 <LL_AHB1_GRP1_EnableClock+0x28>)
 800f576:	687a      	ldr	r2, [r7, #4]
 800f578:	430a      	orrs	r2, r1
 800f57a:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800f57c:	4b04      	ldr	r3, [pc, #16]	; (800f590 <LL_AHB1_GRP1_EnableClock+0x28>)
 800f57e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f580:	687a      	ldr	r2, [r7, #4]
 800f582:	4013      	ands	r3, r2
 800f584:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800f586:	68fb      	ldr	r3, [r7, #12]
}
 800f588:	46c0      	nop			; (mov r8, r8)
 800f58a:	46bd      	mov	sp, r7
 800f58c:	b004      	add	sp, #16
 800f58e:	bd80      	pop	{r7, pc}
 800f590:	40021000 	.word	0x40021000

0800f594 <USBPD_HW_GetUSPDInstance>:
/* Variable containing ADC conversions results */
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

UCPD_TypeDef *USBPD_HW_GetUSPDInstance(uint8_t PortNum)
{
 800f594:	b580      	push	{r7, lr}
 800f596:	b082      	sub	sp, #8
 800f598:	af00      	add	r7, sp, #0
 800f59a:	0002      	movs	r2, r0
 800f59c:	1dfb      	adds	r3, r7, #7
 800f59e:	701a      	strb	r2, [r3, #0]
#if defined(UCPD_INSTANCE0) && defined(UCPD_INSTANCE1)
  return PortNum == 0u ? UCPD_INSTANCE0 : UCPD_INSTANCE1;
#else
  return UCPD_INSTANCE0;
 800f5a0:	4b02      	ldr	r3, [pc, #8]	; (800f5ac <USBPD_HW_GetUSPDInstance+0x18>)
#endif /* UCPD_INSTANCE0 && UCPD_INSTANCE1 */
}
 800f5a2:	0018      	movs	r0, r3
 800f5a4:	46bd      	mov	sp, r7
 800f5a6:	b002      	add	sp, #8
 800f5a8:	bd80      	pop	{r7, pc}
 800f5aa:	46c0      	nop			; (mov r8, r8)
 800f5ac:	4000a000 	.word	0x4000a000

0800f5b0 <USBPD_HW_Init_DMARxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMARxInstance(uint8_t PortNum)
{
 800f5b0:	b590      	push	{r4, r7, lr}
 800f5b2:	b08f      	sub	sp, #60	; 0x3c
 800f5b4:	af00      	add	r7, sp, #0
 800f5b6:	0002      	movs	r2, r0
 800f5b8:	1dfb      	adds	r3, r7, #7
 800f5ba:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 800f5bc:	240c      	movs	r4, #12
 800f5be:	193b      	adds	r3, r7, r4
 800f5c0:	0018      	movs	r0, r3
 800f5c2:	f7fe fbdb 	bl	800dd7c <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800f5c6:	193b      	adds	r3, r7, r4
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 800f5cc:	193b      	adds	r3, r7, r4
 800f5ce:	2200      	movs	r2, #0
 800f5d0:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 800f5d2:	193b      	adds	r3, r7, r4
 800f5d4:	2200      	movs	r2, #0
 800f5d6:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 800f5d8:	193b      	adds	r3, r7, r4
 800f5da:	2280      	movs	r2, #128	; 0x80
 800f5dc:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800f5de:	193b      	adds	r3, r7, r4
 800f5e0:	2200      	movs	r2, #0
 800f5e2:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800f5e4:	193b      	adds	r3, r7, r4
 800f5e6:	2200      	movs	r2, #0
 800f5e8:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 800f5ea:	193b      	adds	r3, r7, r4
 800f5ec:	2200      	movs	r2, #0
 800f5ee:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 800f5f0:	193b      	adds	r3, r7, r4
 800f5f2:	2200      	movs	r2, #0
 800f5f4:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 800f5f6:	193b      	adds	r3, r7, r4
 800f5f8:	2200      	movs	r2, #0
 800f5fa:	601a      	str	r2, [r3, #0]
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 800f5fc:	193b      	adds	r3, r7, r4
 800f5fe:	2280      	movs	r2, #128	; 0x80
 800f600:	0192      	lsls	r2, r2, #6
 800f602:	629a      	str	r2, [r3, #40]	; 0x28

  switch (PortNum)
 800f604:	1dfb      	adds	r3, r7, #7
 800f606:	781b      	ldrb	r3, [r3, #0]
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d10c      	bne.n	800f626 <USBPD_HW_Init_DMARxInstance+0x76>
  {
    case 0 :
      /* Enable the clock */
      UCPDDMA_INSTANCE0_CLOCKENABLE_RX;
 800f60c:	2001      	movs	r0, #1
 800f60e:	f7ff ffab 	bl	800f568 <LL_AHB1_GRP1_EnableClock>

      /* Initialise the DMA */
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_RX;
 800f612:	193b      	adds	r3, r7, r4
 800f614:	223a      	movs	r2, #58	; 0x3a
 800f616:	625a      	str	r2, [r3, #36]	; 0x24

      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_RX, UCPDDMA_INSTANCE0_LL_CHANNEL_RX, &DMA_InitStruct);
 800f618:	193b      	adds	r3, r7, r4
 800f61a:	4806      	ldr	r0, [pc, #24]	; (800f634 <USBPD_HW_Init_DMARxInstance+0x84>)
 800f61c:	001a      	movs	r2, r3
 800f61e:	2100      	movs	r1, #0
 800f620:	f7fe fb6c 	bl	800dcfc <LL_DMA_Init>
      break;
 800f624:	e000      	b.n	800f628 <USBPD_HW_Init_DMARxInstance+0x78>

      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_RX, UCPDDMA_INSTANCE1_LL_CHANNEL_RX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 800f626:	46c0      	nop			; (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_RX : UCPDDMA_INSTANCE1_CHANNEL_RX;
#else
  return UCPDDMA_INSTANCE0_CHANNEL_RX;
 800f628:	4b03      	ldr	r3, [pc, #12]	; (800f638 <USBPD_HW_Init_DMARxInstance+0x88>)
#endif /* UCPD_INSTANCE1 */
}
 800f62a:	0018      	movs	r0, r3
 800f62c:	46bd      	mov	sp, r7
 800f62e:	b00f      	add	sp, #60	; 0x3c
 800f630:	bd90      	pop	{r4, r7, pc}
 800f632:	46c0      	nop			; (mov r8, r8)
 800f634:	40020000 	.word	0x40020000
 800f638:	40020008 	.word	0x40020008

0800f63c <USBPD_HW_DeInit_DMARxInstance>:

void USBPD_HW_DeInit_DMARxInstance(uint8_t PortNum)
{
 800f63c:	b580      	push	{r7, lr}
 800f63e:	b082      	sub	sp, #8
 800f640:	af00      	add	r7, sp, #0
 800f642:	0002      	movs	r2, r0
 800f644:	1dfb      	adds	r3, r7, #7
 800f646:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 800f648:	46c0      	nop			; (mov r8, r8)
 800f64a:	46bd      	mov	sp, r7
 800f64c:	b002      	add	sp, #8
 800f64e:	bd80      	pop	{r7, pc}

0800f650 <USBPD_HW_Init_DMATxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMATxInstance(uint8_t PortNum)
{
 800f650:	b590      	push	{r4, r7, lr}
 800f652:	b08f      	sub	sp, #60	; 0x3c
 800f654:	af00      	add	r7, sp, #0
 800f656:	0002      	movs	r2, r0
 800f658:	1dfb      	adds	r3, r7, #7
 800f65a:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 800f65c:	240c      	movs	r4, #12
 800f65e:	193b      	adds	r3, r7, r4
 800f660:	0018      	movs	r0, r3
 800f662:	f7fe fb8b 	bl	800dd7c <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 800f666:	193b      	adds	r3, r7, r4
 800f668:	2210      	movs	r2, #16
 800f66a:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 800f66c:	193b      	adds	r3, r7, r4
 800f66e:	2200      	movs	r2, #0
 800f670:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 800f672:	193b      	adds	r3, r7, r4
 800f674:	2200      	movs	r2, #0
 800f676:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 800f678:	193b      	adds	r3, r7, r4
 800f67a:	2280      	movs	r2, #128	; 0x80
 800f67c:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800f67e:	193b      	adds	r3, r7, r4
 800f680:	2200      	movs	r2, #0
 800f682:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800f684:	193b      	adds	r3, r7, r4
 800f686:	2200      	movs	r2, #0
 800f688:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 800f68a:	193b      	adds	r3, r7, r4
 800f68c:	2200      	movs	r2, #0
 800f68e:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 800f690:	193b      	adds	r3, r7, r4
 800f692:	2200      	movs	r2, #0
 800f694:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 800f696:	193b      	adds	r3, r7, r4
 800f698:	2200      	movs	r2, #0
 800f69a:	601a      	str	r2, [r3, #0]

  switch (PortNum)
 800f69c:	1dfb      	adds	r3, r7, #7
 800f69e:	781b      	ldrb	r3, [r3, #0]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d110      	bne.n	800f6c6 <USBPD_HW_Init_DMATxInstance+0x76>
  {
    case 0 :
      /* Enable the clock */
      UCPDDMA_INSTANCE0_CLOCKENABLE_TX;
 800f6a4:	2001      	movs	r0, #1
 800f6a6:	f7ff ff5f 	bl	800f568 <LL_AHB1_GRP1_EnableClock>

      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_TX;
 800f6aa:	193b      	adds	r3, r7, r4
 800f6ac:	223b      	movs	r2, #59	; 0x3b
 800f6ae:	625a      	str	r2, [r3, #36]	; 0x24
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 800f6b0:	193b      	adds	r3, r7, r4
 800f6b2:	2280      	movs	r2, #128	; 0x80
 800f6b4:	0152      	lsls	r2, r2, #5
 800f6b6:	629a      	str	r2, [r3, #40]	; 0x28
      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_TX, UCPDDMA_INSTANCE0_LL_CHANNEL_TX, &DMA_InitStruct);
 800f6b8:	193b      	adds	r3, r7, r4
 800f6ba:	4806      	ldr	r0, [pc, #24]	; (800f6d4 <USBPD_HW_Init_DMATxInstance+0x84>)
 800f6bc:	001a      	movs	r2, r3
 800f6be:	2101      	movs	r1, #1
 800f6c0:	f7fe fb1c 	bl	800dcfc <LL_DMA_Init>
      break;
 800f6c4:	e000      	b.n	800f6c8 <USBPD_HW_Init_DMATxInstance+0x78>
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_TX, UCPDDMA_INSTANCE1_LL_CHANNEL_TX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 800f6c6:	46c0      	nop			; (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_TX : UCPDDMA_INSTANCE1_CHANNEL_TX;
#else
  return UCPDDMA_INSTANCE0_CHANNEL_TX;
 800f6c8:	4b03      	ldr	r3, [pc, #12]	; (800f6d8 <USBPD_HW_Init_DMATxInstance+0x88>)
#endif /* UCPD_INSTANCE1 */
}
 800f6ca:	0018      	movs	r0, r3
 800f6cc:	46bd      	mov	sp, r7
 800f6ce:	b00f      	add	sp, #60	; 0x3c
 800f6d0:	bd90      	pop	{r4, r7, pc}
 800f6d2:	46c0      	nop			; (mov r8, r8)
 800f6d4:	40020000 	.word	0x40020000
 800f6d8:	4002001c 	.word	0x4002001c

0800f6dc <USBPD_HW_DeInit_DMATxInstance>:

void USBPD_HW_DeInit_DMATxInstance(uint8_t PortNum)
{
 800f6dc:	b580      	push	{r7, lr}
 800f6de:	b082      	sub	sp, #8
 800f6e0:	af00      	add	r7, sp, #0
 800f6e2:	0002      	movs	r2, r0
 800f6e4:	1dfb      	adds	r3, r7, #7
 800f6e6:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 800f6e8:	46c0      	nop			; (mov r8, r8)
 800f6ea:	46bd      	mov	sp, r7
 800f6ec:	b002      	add	sp, #8
 800f6ee:	bd80      	pop	{r7, pc}

0800f6f0 <USBPD_HW_SetFRSSignalling>:
  (void)PortNum;
  return LL_UCPD_RESISTOR_3_0A;
}

void USBPD_HW_SetFRSSignalling(uint8_t PortNum, uint8_t cc)
{
 800f6f0:	b580      	push	{r7, lr}
 800f6f2:	b082      	sub	sp, #8
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	0002      	movs	r2, r0
 800f6f8:	1dfb      	adds	r3, r7, #7
 800f6fa:	701a      	strb	r2, [r3, #0]
 800f6fc:	1dbb      	adds	r3, r7, #6
 800f6fe:	1c0a      	adds	r2, r1, #0
 800f700:	701a      	strb	r2, [r3, #0]
      }
      break;
    }
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 800f702:	46c0      	nop			; (mov r8, r8)
  }
}
 800f704:	46c0      	nop			; (mov r8, r8)
 800f706:	46bd      	mov	sp, r7
 800f708:	b002      	add	sp, #8
 800f70a:	bd80      	pop	{r7, pc}

0800f70c <LL_UCPD_ClearFlag_TypeCEventCC2>:
  * @rmtoll IIMR          TYPECEVT2IE        LL_UCPD_ClearFlag_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 800f70c:	b580      	push	{r7, lr}
 800f70e:	b082      	sub	sp, #8
 800f710:	af00      	add	r7, sp, #0
 800f712:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF);
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	699b      	ldr	r3, [r3, #24]
 800f718:	2280      	movs	r2, #128	; 0x80
 800f71a:	0212      	lsls	r2, r2, #8
 800f71c:	431a      	orrs	r2, r3
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	619a      	str	r2, [r3, #24]
}
 800f722:	46c0      	nop			; (mov r8, r8)
 800f724:	46bd      	mov	sp, r7
 800f726:	b002      	add	sp, #8
 800f728:	bd80      	pop	{r7, pc}

0800f72a <LL_UCPD_ClearFlag_TypeCEventCC1>:
  * @rmtoll IIMR          TYPECEVT1IE        LL_UCPD_ClearFlag_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 800f72a:	b580      	push	{r7, lr}
 800f72c:	b082      	sub	sp, #8
 800f72e:	af00      	add	r7, sp, #0
 800f730:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF);
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	699b      	ldr	r3, [r3, #24]
 800f736:	2280      	movs	r2, #128	; 0x80
 800f738:	01d2      	lsls	r2, r2, #7
 800f73a:	431a      	orrs	r2, r3
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	619a      	str	r2, [r3, #24]
}
 800f740:	46c0      	nop			; (mov r8, r8)
 800f742:	46bd      	mov	sp, r7
 800f744:	b002      	add	sp, #8
 800f746:	bd80      	pop	{r7, pc}

0800f748 <LL_UCPD_ClearFlag_RxMsgEnd>:
  * @rmtoll ICR          RXMSGENDIE         LL_UCPD_ClearFlag_RxMsgEnd
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx)
{
 800f748:	b580      	push	{r7, lr}
 800f74a:	b082      	sub	sp, #8
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF);
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	699b      	ldr	r3, [r3, #24]
 800f754:	2280      	movs	r2, #128	; 0x80
 800f756:	0152      	lsls	r2, r2, #5
 800f758:	431a      	orrs	r2, r3
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	619a      	str	r2, [r3, #24]
}
 800f75e:	46c0      	nop			; (mov r8, r8)
 800f760:	46bd      	mov	sp, r7
 800f762:	b002      	add	sp, #8
 800f764:	bd80      	pop	{r7, pc}

0800f766 <LL_UCPD_ClearFlag_RxOvr>:
  * @rmtoll ICR          RXOVRIE         LL_UCPD_ClearFlag_RxOvr
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx)
{
 800f766:	b580      	push	{r7, lr}
 800f768:	b082      	sub	sp, #8
 800f76a:	af00      	add	r7, sp, #0
 800f76c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF);
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	699b      	ldr	r3, [r3, #24]
 800f772:	2280      	movs	r2, #128	; 0x80
 800f774:	0112      	lsls	r2, r2, #4
 800f776:	431a      	orrs	r2, r3
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	619a      	str	r2, [r3, #24]
}
 800f77c:	46c0      	nop			; (mov r8, r8)
 800f77e:	46bd      	mov	sp, r7
 800f780:	b002      	add	sp, #8
 800f782:	bd80      	pop	{r7, pc}

0800f784 <LL_UCPD_ClearFlag_RxHRST>:
  * @rmtoll ICR          RXHRSTDETIE         LL_UCPD_ClearFlag_RxHRST
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx)
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b082      	sub	sp, #8
 800f788:	af00      	add	r7, sp, #0
 800f78a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF);
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	699b      	ldr	r3, [r3, #24]
 800f790:	2280      	movs	r2, #128	; 0x80
 800f792:	00d2      	lsls	r2, r2, #3
 800f794:	431a      	orrs	r2, r3
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	619a      	str	r2, [r3, #24]
}
 800f79a:	46c0      	nop			; (mov r8, r8)
 800f79c:	46bd      	mov	sp, r7
 800f79e:	b002      	add	sp, #8
 800f7a0:	bd80      	pop	{r7, pc}

0800f7a2 <LL_UCPD_ClearFlag_RxOrderSet>:
  * @rmtoll ICR          RXORDDETIE         LL_UCPD_ClearFlag_RxOrderSet
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx)
{
 800f7a2:	b580      	push	{r7, lr}
 800f7a4:	b082      	sub	sp, #8
 800f7a6:	af00      	add	r7, sp, #0
 800f7a8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF);
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	699b      	ldr	r3, [r3, #24]
 800f7ae:	2280      	movs	r2, #128	; 0x80
 800f7b0:	0092      	lsls	r2, r2, #2
 800f7b2:	431a      	orrs	r2, r3
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	619a      	str	r2, [r3, #24]
}
 800f7b8:	46c0      	nop			; (mov r8, r8)
 800f7ba:	46bd      	mov	sp, r7
 800f7bc:	b002      	add	sp, #8
 800f7be:	bd80      	pop	{r7, pc}

0800f7c0 <LL_UCPD_ClearFlag_TxUND>:
  * @rmtoll ICR          TXUNDIE         LL_UCPD_ClearFlag_TxUND
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx)
{
 800f7c0:	b580      	push	{r7, lr}
 800f7c2:	b082      	sub	sp, #8
 800f7c4:	af00      	add	r7, sp, #0
 800f7c6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF);
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	699b      	ldr	r3, [r3, #24]
 800f7cc:	2240      	movs	r2, #64	; 0x40
 800f7ce:	431a      	orrs	r2, r3
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	619a      	str	r2, [r3, #24]
}
 800f7d4:	46c0      	nop			; (mov r8, r8)
 800f7d6:	46bd      	mov	sp, r7
 800f7d8:	b002      	add	sp, #8
 800f7da:	bd80      	pop	{r7, pc}

0800f7dc <LL_UCPD_ClearFlag_TxHRSTSENT>:
  * @rmtoll ICR          HRSTSENTIE         LL_UCPD_ClearFlag_TxHRSTSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx)
{
 800f7dc:	b580      	push	{r7, lr}
 800f7de:	b082      	sub	sp, #8
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF);
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	699b      	ldr	r3, [r3, #24]
 800f7e8:	2220      	movs	r2, #32
 800f7ea:	431a      	orrs	r2, r3
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	619a      	str	r2, [r3, #24]
}
 800f7f0:	46c0      	nop			; (mov r8, r8)
 800f7f2:	46bd      	mov	sp, r7
 800f7f4:	b002      	add	sp, #8
 800f7f6:	bd80      	pop	{r7, pc}

0800f7f8 <LL_UCPD_ClearFlag_TxHRSTDISC>:
  * @rmtoll ICR          HRSTDISCIE         LL_UCPD_ClearFlag_TxHRSTDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx)
{
 800f7f8:	b580      	push	{r7, lr}
 800f7fa:	b082      	sub	sp, #8
 800f7fc:	af00      	add	r7, sp, #0
 800f7fe:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF);
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	699b      	ldr	r3, [r3, #24]
 800f804:	2210      	movs	r2, #16
 800f806:	431a      	orrs	r2, r3
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	619a      	str	r2, [r3, #24]
}
 800f80c:	46c0      	nop			; (mov r8, r8)
 800f80e:	46bd      	mov	sp, r7
 800f810:	b002      	add	sp, #8
 800f812:	bd80      	pop	{r7, pc}

0800f814 <LL_UCPD_ClearFlag_TxMSGABT>:
  * @rmtoll ICR          TXMSGABTIE         LL_UCPD_ClearFlag_TxMSGABT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx)
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b082      	sub	sp, #8
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF);
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	699b      	ldr	r3, [r3, #24]
 800f820:	2208      	movs	r2, #8
 800f822:	431a      	orrs	r2, r3
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	619a      	str	r2, [r3, #24]
}
 800f828:	46c0      	nop			; (mov r8, r8)
 800f82a:	46bd      	mov	sp, r7
 800f82c:	b002      	add	sp, #8
 800f82e:	bd80      	pop	{r7, pc}

0800f830 <LL_UCPD_ClearFlag_TxMSGSENT>:
  * @rmtoll ICR          TXMSGSENTIE         LL_UCPD_ClearFlag_TxMSGSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx)
{
 800f830:	b580      	push	{r7, lr}
 800f832:	b082      	sub	sp, #8
 800f834:	af00      	add	r7, sp, #0
 800f836:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF);
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	699b      	ldr	r3, [r3, #24]
 800f83c:	2204      	movs	r2, #4
 800f83e:	431a      	orrs	r2, r3
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	619a      	str	r2, [r3, #24]
}
 800f844:	46c0      	nop			; (mov r8, r8)
 800f846:	46bd      	mov	sp, r7
 800f848:	b002      	add	sp, #8
 800f84a:	bd80      	pop	{r7, pc}

0800f84c <LL_UCPD_ClearFlag_TxMSGDISC>:
  * @rmtoll ICR          TXMSGDISCIE         LL_UCPD_ClearFlag_TxMSGDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx)
{
 800f84c:	b580      	push	{r7, lr}
 800f84e:	b082      	sub	sp, #8
 800f850:	af00      	add	r7, sp, #0
 800f852:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF);
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	699b      	ldr	r3, [r3, #24]
 800f858:	2202      	movs	r2, #2
 800f85a:	431a      	orrs	r2, r3
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	619a      	str	r2, [r3, #24]
}
 800f860:	46c0      	nop			; (mov r8, r8)
 800f862:	46bd      	mov	sp, r7
 800f864:	b002      	add	sp, #8
 800f866:	bd80      	pop	{r7, pc}

0800f868 <USBPD_PORT0_IRQHandler>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
void PORTx_IRQHandler(uint8_t PortNum);

void USBPD_PORT0_IRQHandler(void)
{
 800f868:	b580      	push	{r7, lr}
 800f86a:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_0);
 800f86c:	2000      	movs	r0, #0
 800f86e:	f000 f803 	bl	800f878 <PORTx_IRQHandler>
}
 800f872:	46c0      	nop			; (mov r8, r8)
 800f874:	46bd      	mov	sp, r7
 800f876:	bd80      	pop	{r7, pc}

0800f878 <PORTx_IRQHandler>:
{
  PORTx_IRQHandler(USBPD_PORT_1);
}

void PORTx_IRQHandler(uint8_t PortNum)
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b084      	sub	sp, #16
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	0002      	movs	r2, r0
 800f880:	1dfb      	adds	r3, r7, #7
 800f882:	701a      	strb	r2, [r3, #0]
  UCPD_TypeDef *hucpd = Ports[PortNum].husbpd;
 800f884:	1dfb      	adds	r3, r7, #7
 800f886:	781a      	ldrb	r2, [r3, #0]
 800f888:	49a6      	ldr	r1, [pc, #664]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800f88a:	0013      	movs	r3, r2
 800f88c:	011b      	lsls	r3, r3, #4
 800f88e:	1a9b      	subs	r3, r3, r2
 800f890:	009b      	lsls	r3, r3, #2
 800f892:	585b      	ldr	r3, [r3, r1]
 800f894:	60fb      	str	r3, [r7, #12]
  uint32_t _interrupt = LL_UCPD_ReadReg(hucpd, SR);
 800f896:	68fb      	ldr	r3, [r7, #12]
 800f898:	695b      	ldr	r3, [r3, #20]
 800f89a:	60bb      	str	r3, [r7, #8]
  static uint8_t ovrflag[2] = {0, 0};

  if ((hucpd->IMR & _interrupt) != 0u)
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	691b      	ldr	r3, [r3, #16]
 800f8a0:	68ba      	ldr	r2, [r7, #8]
 800f8a2:	4013      	ands	r3, r2
 800f8a4:	d100      	bne.n	800f8a8 <PORTx_IRQHandler+0x30>
 800f8a6:	e1fc      	b.n	800fca2 <PORTx_IRQHandler+0x42a>
  {
    /* TXIS no need to enable it all the transfer are done by DMA */
    if (UCPD_SR_TXMSGDISC == (_interrupt & UCPD_SR_TXMSGDISC))
 800f8a8:	68bb      	ldr	r3, [r7, #8]
 800f8aa:	2202      	movs	r2, #2
 800f8ac:	4013      	ands	r3, r2
 800f8ae:	d03c      	beq.n	800f92a <PORTx_IRQHandler+0xb2>
    {
      /* Message has been discarded */
      LL_UCPD_ClearFlag_TxMSGDISC(hucpd);
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	0018      	movs	r0, r3
 800f8b4:	f7ff ffca 	bl	800f84c <LL_UCPD_ClearFlag_TxMSGDISC>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 800f8b8:	1dfb      	adds	r3, r7, #7
 800f8ba:	781a      	ldrb	r2, [r3, #0]
 800f8bc:	4999      	ldr	r1, [pc, #612]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800f8be:	0013      	movs	r3, r2
 800f8c0:	011b      	lsls	r3, r3, #4
 800f8c2:	1a9b      	subs	r3, r3, r2
 800f8c4:	009b      	lsls	r3, r3, #2
 800f8c6:	18cb      	adds	r3, r1, r3
 800f8c8:	3304      	adds	r3, #4
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	6819      	ldr	r1, [r3, #0]
 800f8ce:	1dfb      	adds	r3, r7, #7
 800f8d0:	781a      	ldrb	r2, [r3, #0]
 800f8d2:	4894      	ldr	r0, [pc, #592]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800f8d4:	0013      	movs	r3, r2
 800f8d6:	011b      	lsls	r3, r3, #4
 800f8d8:	1a9b      	subs	r3, r3, r2
 800f8da:	009b      	lsls	r3, r3, #2
 800f8dc:	18c3      	adds	r3, r0, r3
 800f8de:	3304      	adds	r3, #4
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	2201      	movs	r2, #1
 800f8e4:	4391      	bics	r1, r2
 800f8e6:	000a      	movs	r2, r1
 800f8e8:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 800f8ea:	46c0      	nop			; (mov r8, r8)
 800f8ec:	1dfb      	adds	r3, r7, #7
 800f8ee:	781a      	ldrb	r2, [r3, #0]
 800f8f0:	498c      	ldr	r1, [pc, #560]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800f8f2:	0013      	movs	r3, r2
 800f8f4:	011b      	lsls	r3, r3, #4
 800f8f6:	1a9b      	subs	r3, r3, r2
 800f8f8:	009b      	lsls	r3, r3, #2
 800f8fa:	18cb      	adds	r3, r1, r3
 800f8fc:	3304      	adds	r3, #4
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	2201      	movs	r2, #1
 800f904:	4013      	ands	r3, r2
 800f906:	2b01      	cmp	r3, #1
 800f908:	d0f0      	beq.n	800f8ec <PORTx_IRQHandler+0x74>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 1);
 800f90a:	1dfb      	adds	r3, r7, #7
 800f90c:	781a      	ldrb	r2, [r3, #0]
 800f90e:	4985      	ldr	r1, [pc, #532]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800f910:	0013      	movs	r3, r2
 800f912:	011b      	lsls	r3, r3, #4
 800f914:	1a9b      	subs	r3, r3, r2
 800f916:	009b      	lsls	r3, r3, #2
 800f918:	18cb      	adds	r3, r1, r3
 800f91a:	3314      	adds	r3, #20
 800f91c:	681b      	ldr	r3, [r3, #0]
 800f91e:	1dfa      	adds	r2, r7, #7
 800f920:	7812      	ldrb	r2, [r2, #0]
 800f922:	2101      	movs	r1, #1
 800f924:	0010      	movs	r0, r2
 800f926:	4798      	blx	r3
      return;
 800f928:	e1bb      	b.n	800fca2 <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGSENT == (_interrupt & UCPD_SR_TXMSGSENT))
 800f92a:	68bb      	ldr	r3, [r7, #8]
 800f92c:	2204      	movs	r2, #4
 800f92e:	4013      	ands	r3, r2
 800f930:	d03c      	beq.n	800f9ac <PORTx_IRQHandler+0x134>
    {
      /* Message has been fully transferred */
      LL_UCPD_ClearFlag_TxMSGSENT(hucpd);
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	0018      	movs	r0, r3
 800f936:	f7ff ff7b 	bl	800f830 <LL_UCPD_ClearFlag_TxMSGSENT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 800f93a:	1dfb      	adds	r3, r7, #7
 800f93c:	781a      	ldrb	r2, [r3, #0]
 800f93e:	4979      	ldr	r1, [pc, #484]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800f940:	0013      	movs	r3, r2
 800f942:	011b      	lsls	r3, r3, #4
 800f944:	1a9b      	subs	r3, r3, r2
 800f946:	009b      	lsls	r3, r3, #2
 800f948:	18cb      	adds	r3, r1, r3
 800f94a:	3304      	adds	r3, #4
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	6819      	ldr	r1, [r3, #0]
 800f950:	1dfb      	adds	r3, r7, #7
 800f952:	781a      	ldrb	r2, [r3, #0]
 800f954:	4873      	ldr	r0, [pc, #460]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800f956:	0013      	movs	r3, r2
 800f958:	011b      	lsls	r3, r3, #4
 800f95a:	1a9b      	subs	r3, r3, r2
 800f95c:	009b      	lsls	r3, r3, #2
 800f95e:	18c3      	adds	r3, r0, r3
 800f960:	3304      	adds	r3, #4
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	2201      	movs	r2, #1
 800f966:	4391      	bics	r1, r2
 800f968:	000a      	movs	r2, r1
 800f96a:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 800f96c:	46c0      	nop			; (mov r8, r8)
 800f96e:	1dfb      	adds	r3, r7, #7
 800f970:	781a      	ldrb	r2, [r3, #0]
 800f972:	496c      	ldr	r1, [pc, #432]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800f974:	0013      	movs	r3, r2
 800f976:	011b      	lsls	r3, r3, #4
 800f978:	1a9b      	subs	r3, r3, r2
 800f97a:	009b      	lsls	r3, r3, #2
 800f97c:	18cb      	adds	r3, r1, r3
 800f97e:	3304      	adds	r3, #4
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	2201      	movs	r2, #1
 800f986:	4013      	ands	r3, r2
 800f988:	2b01      	cmp	r3, #1
 800f98a:	d0f0      	beq.n	800f96e <PORTx_IRQHandler+0xf6>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 0);
 800f98c:	1dfb      	adds	r3, r7, #7
 800f98e:	781a      	ldrb	r2, [r3, #0]
 800f990:	4964      	ldr	r1, [pc, #400]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800f992:	0013      	movs	r3, r2
 800f994:	011b      	lsls	r3, r3, #4
 800f996:	1a9b      	subs	r3, r3, r2
 800f998:	009b      	lsls	r3, r3, #2
 800f99a:	18cb      	adds	r3, r1, r3
 800f99c:	3314      	adds	r3, #20
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	1dfa      	adds	r2, r7, #7
 800f9a2:	7812      	ldrb	r2, [r2, #0]
 800f9a4:	2100      	movs	r1, #0
 800f9a6:	0010      	movs	r0, r2
 800f9a8:	4798      	blx	r3

#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */
      return;
 800f9aa:	e17a      	b.n	800fca2 <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGABT == (_interrupt & UCPD_SR_TXMSGABT))
 800f9ac:	68bb      	ldr	r3, [r7, #8]
 800f9ae:	2208      	movs	r2, #8
 800f9b0:	4013      	ands	r3, r2
 800f9b2:	d03c      	beq.n	800fa2e <PORTx_IRQHandler+0x1b6>
    {
      LL_UCPD_ClearFlag_TxMSGABT(hucpd);
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	0018      	movs	r0, r3
 800f9b8:	f7ff ff2c 	bl	800f814 <LL_UCPD_ClearFlag_TxMSGABT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 800f9bc:	1dfb      	adds	r3, r7, #7
 800f9be:	781a      	ldrb	r2, [r3, #0]
 800f9c0:	4958      	ldr	r1, [pc, #352]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800f9c2:	0013      	movs	r3, r2
 800f9c4:	011b      	lsls	r3, r3, #4
 800f9c6:	1a9b      	subs	r3, r3, r2
 800f9c8:	009b      	lsls	r3, r3, #2
 800f9ca:	18cb      	adds	r3, r1, r3
 800f9cc:	3304      	adds	r3, #4
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	6819      	ldr	r1, [r3, #0]
 800f9d2:	1dfb      	adds	r3, r7, #7
 800f9d4:	781a      	ldrb	r2, [r3, #0]
 800f9d6:	4853      	ldr	r0, [pc, #332]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800f9d8:	0013      	movs	r3, r2
 800f9da:	011b      	lsls	r3, r3, #4
 800f9dc:	1a9b      	subs	r3, r3, r2
 800f9de:	009b      	lsls	r3, r3, #2
 800f9e0:	18c3      	adds	r3, r0, r3
 800f9e2:	3304      	adds	r3, #4
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	2201      	movs	r2, #1
 800f9e8:	4391      	bics	r1, r2
 800f9ea:	000a      	movs	r2, r1
 800f9ec:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 800f9ee:	46c0      	nop			; (mov r8, r8)
 800f9f0:	1dfb      	adds	r3, r7, #7
 800f9f2:	781a      	ldrb	r2, [r3, #0]
 800f9f4:	494b      	ldr	r1, [pc, #300]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800f9f6:	0013      	movs	r3, r2
 800f9f8:	011b      	lsls	r3, r3, #4
 800f9fa:	1a9b      	subs	r3, r3, r2
 800f9fc:	009b      	lsls	r3, r3, #2
 800f9fe:	18cb      	adds	r3, r1, r3
 800fa00:	3304      	adds	r3, #4
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	2201      	movs	r2, #1
 800fa08:	4013      	ands	r3, r2
 800fa0a:	2b01      	cmp	r3, #1
 800fa0c:	d0f0      	beq.n	800f9f0 <PORTx_IRQHandler+0x178>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 2);
 800fa0e:	1dfb      	adds	r3, r7, #7
 800fa10:	781a      	ldrb	r2, [r3, #0]
 800fa12:	4944      	ldr	r1, [pc, #272]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800fa14:	0013      	movs	r3, r2
 800fa16:	011b      	lsls	r3, r3, #4
 800fa18:	1a9b      	subs	r3, r3, r2
 800fa1a:	009b      	lsls	r3, r3, #2
 800fa1c:	18cb      	adds	r3, r1, r3
 800fa1e:	3314      	adds	r3, #20
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	1dfa      	adds	r2, r7, #7
 800fa24:	7812      	ldrb	r2, [r2, #0]
 800fa26:	2102      	movs	r1, #2
 800fa28:	0010      	movs	r0, r2
 800fa2a:	4798      	blx	r3
      return;
 800fa2c:	e139      	b.n	800fca2 <PORTx_IRQHandler+0x42a>
    }

    /* HRSTDISC : hard reset sending has been discarded */
    if (UCPD_SR_HRSTDISC == (_interrupt & UCPD_SR_HRSTDISC))
 800fa2e:	68bb      	ldr	r3, [r7, #8]
 800fa30:	2210      	movs	r2, #16
 800fa32:	4013      	ands	r3, r2
 800fa34:	d004      	beq.n	800fa40 <PORTx_IRQHandler+0x1c8>
    {
      LL_UCPD_ClearFlag_TxHRSTDISC(hucpd);
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	0018      	movs	r0, r3
 800fa3a:	f7ff fedd 	bl	800f7f8 <LL_UCPD_ClearFlag_TxHRSTDISC>
      return;
 800fa3e:	e130      	b.n	800fca2 <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_HRSTSENT == (_interrupt & UCPD_SR_HRSTSENT))
 800fa40:	68bb      	ldr	r3, [r7, #8]
 800fa42:	2220      	movs	r2, #32
 800fa44:	4013      	ands	r3, r2
 800fa46:	d013      	beq.n	800fa70 <PORTx_IRQHandler+0x1f8>
    {
      /* Answer not expected by the stack */
      LL_UCPD_ClearFlag_TxHRSTSENT(hucpd);
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	0018      	movs	r0, r3
 800fa4c:	f7ff fec6 	bl	800f7dc <LL_UCPD_ClearFlag_TxHRSTSENT>
      Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted(PortNum, USBPD_SOPTYPE_HARD_RESET);
 800fa50:	1dfb      	adds	r3, r7, #7
 800fa52:	781a      	ldrb	r2, [r3, #0]
 800fa54:	4933      	ldr	r1, [pc, #204]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800fa56:	0013      	movs	r3, r2
 800fa58:	011b      	lsls	r3, r3, #4
 800fa5a:	1a9b      	subs	r3, r3, r2
 800fa5c:	009b      	lsls	r3, r3, #2
 800fa5e:	18cb      	adds	r3, r1, r3
 800fa60:	3324      	adds	r3, #36	; 0x24
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	1dfa      	adds	r2, r7, #7
 800fa66:	7812      	ldrb	r2, [r2, #0]
 800fa68:	2105      	movs	r1, #5
 800fa6a:	0010      	movs	r0, r2
 800fa6c:	4798      	blx	r3
      return;
 800fa6e:	e118      	b.n	800fca2 <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_TXUND == (_interrupt & UCPD_SR_TXUND))
 800fa70:	68bb      	ldr	r3, [r7, #8]
 800fa72:	2240      	movs	r2, #64	; 0x40
 800fa74:	4013      	ands	r3, r2
 800fa76:	d004      	beq.n	800fa82 <PORTx_IRQHandler+0x20a>
    {
      /* Nothing to do.
         The port partner checks the message integrity with CRC, so PRL will repeat the sending.
         Can be used for debugging purpose */
      LL_UCPD_ClearFlag_TxUND(hucpd);
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	0018      	movs	r0, r3
 800fa7c:	f7ff fea0 	bl	800f7c0 <LL_UCPD_ClearFlag_TxUND>
      return;
 800fa80:	e10f      	b.n	800fca2 <PORTx_IRQHandler+0x42a>
    }

    /* RXNE : not needed the stack only perform transfer by DMA */
    /* RXORDDET: not needed so stack will not enabled this interrupt */
    if (UCPD_SR_RXORDDET == (_interrupt & UCPD_SR_RXORDDET))
 800fa82:	68ba      	ldr	r2, [r7, #8]
 800fa84:	2380      	movs	r3, #128	; 0x80
 800fa86:	009b      	lsls	r3, r3, #2
 800fa88:	4013      	ands	r3, r2
 800fa8a:	d023      	beq.n	800fad4 <PORTx_IRQHandler+0x25c>
    {
      if (LL_UCPD_RXORDSET_CABLE_RESET == hucpd->RX_ORDSET)
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa90:	2b05      	cmp	r3, #5
 800fa92:	d10e      	bne.n	800fab2 <PORTx_IRQHandler+0x23a>
      {
        /* Cable reset detected */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 800fa94:	1dfb      	adds	r3, r7, #7
 800fa96:	781a      	ldrb	r2, [r3, #0]
 800fa98:	4922      	ldr	r1, [pc, #136]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800fa9a:	0013      	movs	r3, r2
 800fa9c:	011b      	lsls	r3, r3, #4
 800fa9e:	1a9b      	subs	r3, r3, r2
 800faa0:	009b      	lsls	r3, r3, #2
 800faa2:	18cb      	adds	r3, r1, r3
 800faa4:	331c      	adds	r3, #28
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	1dfa      	adds	r2, r7, #7
 800faaa:	7812      	ldrb	r2, [r2, #0]
 800faac:	2106      	movs	r1, #6
 800faae:	0010      	movs	r0, r2
 800fab0:	4798      	blx	r3
      }
      LL_UCPD_ClearFlag_RxOrderSet(hucpd);
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	0018      	movs	r0, r3
 800fab6:	f7ff fe74 	bl	800f7a2 <LL_UCPD_ClearFlag_RxOrderSet>
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

      /* Forbid message sending */
      Ports[PortNum].RXStatus = USBPD_TRUE;
 800faba:	1dfb      	adds	r3, r7, #7
 800fabc:	781a      	ldrb	r2, [r3, #0]
 800fabe:	4919      	ldr	r1, [pc, #100]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800fac0:	2038      	movs	r0, #56	; 0x38
 800fac2:	0013      	movs	r3, r2
 800fac4:	011b      	lsls	r3, r3, #4
 800fac6:	1a9b      	subs	r3, r3, r2
 800fac8:	009b      	lsls	r3, r3, #2
 800faca:	18cb      	adds	r3, r1, r3
 800facc:	181b      	adds	r3, r3, r0
 800face:	2201      	movs	r2, #1
 800fad0:	701a      	strb	r2, [r3, #0]
      return;
 800fad2:	e0e6      	b.n	800fca2 <PORTx_IRQHandler+0x42a>
    }

    /* Check RXHRSTDET */
    if (UCPD_SR_RXHRSTDET == (_interrupt & UCPD_SR_RXHRSTDET))
 800fad4:	68ba      	ldr	r2, [r7, #8]
 800fad6:	2380      	movs	r3, #128	; 0x80
 800fad8:	00db      	lsls	r3, r3, #3
 800fada:	4013      	ands	r3, r2
 800fadc:	d013      	beq.n	800fb06 <PORTx_IRQHandler+0x28e>
    {
      Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_HARD_RESET);
 800fade:	1dfb      	adds	r3, r7, #7
 800fae0:	781a      	ldrb	r2, [r3, #0]
 800fae2:	4910      	ldr	r1, [pc, #64]	; (800fb24 <PORTx_IRQHandler+0x2ac>)
 800fae4:	0013      	movs	r3, r2
 800fae6:	011b      	lsls	r3, r3, #4
 800fae8:	1a9b      	subs	r3, r3, r2
 800faea:	009b      	lsls	r3, r3, #2
 800faec:	18cb      	adds	r3, r1, r3
 800faee:	331c      	adds	r3, #28
 800faf0:	681b      	ldr	r3, [r3, #0]
 800faf2:	1dfa      	adds	r2, r7, #7
 800faf4:	7812      	ldrb	r2, [r2, #0]
 800faf6:	2105      	movs	r1, #5
 800faf8:	0010      	movs	r0, r2
 800fafa:	4798      	blx	r3
      LL_UCPD_ClearFlag_RxHRST(hucpd);
 800fafc:	68fb      	ldr	r3, [r7, #12]
 800fafe:	0018      	movs	r0, r3
 800fb00:	f7ff fe40 	bl	800f784 <LL_UCPD_ClearFlag_RxHRST>
      return;
 800fb04:	e0cd      	b.n	800fca2 <PORTx_IRQHandler+0x42a>
    }

    /* Check RXOVR */
    if (UCPD_SR_RXOVR == (_interrupt & UCPD_SR_RXOVR))
 800fb06:	68ba      	ldr	r2, [r7, #8]
 800fb08:	2380      	movs	r3, #128	; 0x80
 800fb0a:	011b      	lsls	r3, r3, #4
 800fb0c:	4013      	ands	r3, r2
 800fb0e:	d00d      	beq.n	800fb2c <PORTx_IRQHandler+0x2b4>
    {
      /* Nothing to do, the message will be discarded and port Partner will try sending again. */
      ovrflag[PortNum] = 1;
 800fb10:	1dfb      	adds	r3, r7, #7
 800fb12:	781b      	ldrb	r3, [r3, #0]
 800fb14:	4a04      	ldr	r2, [pc, #16]	; (800fb28 <PORTx_IRQHandler+0x2b0>)
 800fb16:	2101      	movs	r1, #1
 800fb18:	54d1      	strb	r1, [r2, r3]
      LL_UCPD_ClearFlag_RxOvr(hucpd);
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	0018      	movs	r0, r3
 800fb1e:	f7ff fe22 	bl	800f766 <LL_UCPD_ClearFlag_RxOvr>
      return;
 800fb22:	e0be      	b.n	800fca2 <PORTx_IRQHandler+0x42a>
 800fb24:	20000458 	.word	0x20000458
 800fb28:	2000044c 	.word	0x2000044c
    }

    /* Check RXMSGEND an Rx message has been received */
    if (UCPD_SR_RXMSGEND == (_interrupt & UCPD_SR_RXMSGEND))
 800fb2c:	68ba      	ldr	r2, [r7, #8]
 800fb2e:	2380      	movs	r3, #128	; 0x80
 800fb30:	015b      	lsls	r3, r3, #5
 800fb32:	4013      	ands	r3, r2
 800fb34:	d100      	bne.n	800fb38 <PORTx_IRQHandler+0x2c0>
 800fb36:	e096      	b.n	800fc66 <PORTx_IRQHandler+0x3ee>
    {
      Ports[PortNum].RXStatus = USBPD_FALSE;
 800fb38:	1dfb      	adds	r3, r7, #7
 800fb3a:	781a      	ldrb	r2, [r3, #0]
 800fb3c:	495a      	ldr	r1, [pc, #360]	; (800fca8 <PORTx_IRQHandler+0x430>)
 800fb3e:	2038      	movs	r0, #56	; 0x38
 800fb40:	0013      	movs	r3, r2
 800fb42:	011b      	lsls	r3, r3, #4
 800fb44:	1a9b      	subs	r3, r3, r2
 800fb46:	009b      	lsls	r3, r3, #2
 800fb48:	18cb      	adds	r3, r1, r3
 800fb4a:	181b      	adds	r3, r3, r0
 800fb4c:	2200      	movs	r2, #0
 800fb4e:	701a      	strb	r2, [r3, #0]

      /* For DMA mode, add a check to ensure the number of data received matches
         the number of data received by UCPD */
      LL_UCPD_ClearFlag_RxMsgEnd(hucpd);
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	0018      	movs	r0, r3
 800fb54:	f7ff fdf8 	bl	800f748 <LL_UCPD_ClearFlag_RxMsgEnd>

      /* Disable DMA */
      CLEAR_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 800fb58:	1dfb      	adds	r3, r7, #7
 800fb5a:	781a      	ldrb	r2, [r3, #0]
 800fb5c:	4952      	ldr	r1, [pc, #328]	; (800fca8 <PORTx_IRQHandler+0x430>)
 800fb5e:	0013      	movs	r3, r2
 800fb60:	011b      	lsls	r3, r3, #4
 800fb62:	1a9b      	subs	r3, r3, r2
 800fb64:	009b      	lsls	r3, r3, #2
 800fb66:	18cb      	adds	r3, r1, r3
 800fb68:	3308      	adds	r3, #8
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	6819      	ldr	r1, [r3, #0]
 800fb6e:	1dfb      	adds	r3, r7, #7
 800fb70:	781a      	ldrb	r2, [r3, #0]
 800fb72:	484d      	ldr	r0, [pc, #308]	; (800fca8 <PORTx_IRQHandler+0x430>)
 800fb74:	0013      	movs	r3, r2
 800fb76:	011b      	lsls	r3, r3, #4
 800fb78:	1a9b      	subs	r3, r3, r2
 800fb7a:	009b      	lsls	r3, r3, #2
 800fb7c:	18c3      	adds	r3, r0, r3
 800fb7e:	3308      	adds	r3, #8
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	2201      	movs	r2, #1
 800fb84:	4391      	bics	r1, r2
 800fb86:	000a      	movs	r2, r1
 800fb88:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmarx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 800fb8a:	46c0      	nop			; (mov r8, r8)
 800fb8c:	1dfb      	adds	r3, r7, #7
 800fb8e:	781a      	ldrb	r2, [r3, #0]
 800fb90:	4945      	ldr	r1, [pc, #276]	; (800fca8 <PORTx_IRQHandler+0x430>)
 800fb92:	0013      	movs	r3, r2
 800fb94:	011b      	lsls	r3, r3, #4
 800fb96:	1a9b      	subs	r3, r3, r2
 800fb98:	009b      	lsls	r3, r3, #2
 800fb9a:	18cb      	adds	r3, r1, r3
 800fb9c:	3308      	adds	r3, #8
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	2201      	movs	r2, #1
 800fba4:	4013      	ands	r3, r2
 800fba6:	2b01      	cmp	r3, #1
 800fba8:	d0f0      	beq.n	800fb8c <PORTx_IRQHandler+0x314>

      /* Ready for next transaction */
      WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 800fbaa:	1dfb      	adds	r3, r7, #7
 800fbac:	781a      	ldrb	r2, [r3, #0]
 800fbae:	493e      	ldr	r1, [pc, #248]	; (800fca8 <PORTx_IRQHandler+0x430>)
 800fbb0:	0013      	movs	r3, r2
 800fbb2:	011b      	lsls	r3, r3, #4
 800fbb4:	1a9b      	subs	r3, r3, r2
 800fbb6:	009b      	lsls	r3, r3, #2
 800fbb8:	18cb      	adds	r3, r1, r3
 800fbba:	3330      	adds	r3, #48	; 0x30
 800fbbc:	6818      	ldr	r0, [r3, #0]
 800fbbe:	1dfb      	adds	r3, r7, #7
 800fbc0:	781a      	ldrb	r2, [r3, #0]
 800fbc2:	4939      	ldr	r1, [pc, #228]	; (800fca8 <PORTx_IRQHandler+0x430>)
 800fbc4:	0013      	movs	r3, r2
 800fbc6:	011b      	lsls	r3, r3, #4
 800fbc8:	1a9b      	subs	r3, r3, r2
 800fbca:	009b      	lsls	r3, r3, #2
 800fbcc:	18cb      	adds	r3, r1, r3
 800fbce:	3308      	adds	r3, #8
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	0002      	movs	r2, r0
 800fbd4:	60da      	str	r2, [r3, #12]
      WRITE_REG(Ports[PortNum].hdmarx->CNDTR, SIZE_MAX_PD_TRANSACTION_UNCHUNK);
 800fbd6:	1dfb      	adds	r3, r7, #7
 800fbd8:	781a      	ldrb	r2, [r3, #0]
 800fbda:	4933      	ldr	r1, [pc, #204]	; (800fca8 <PORTx_IRQHandler+0x430>)
 800fbdc:	0013      	movs	r3, r2
 800fbde:	011b      	lsls	r3, r3, #4
 800fbe0:	1a9b      	subs	r3, r3, r2
 800fbe2:	009b      	lsls	r3, r3, #2
 800fbe4:	18cb      	adds	r3, r1, r3
 800fbe6:	3308      	adds	r3, #8
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	2284      	movs	r2, #132	; 0x84
 800fbec:	0052      	lsls	r2, r2, #1
 800fbee:	605a      	str	r2, [r3, #4]

      /* Enable the DMA */
      SET_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 800fbf0:	1dfb      	adds	r3, r7, #7
 800fbf2:	781a      	ldrb	r2, [r3, #0]
 800fbf4:	492c      	ldr	r1, [pc, #176]	; (800fca8 <PORTx_IRQHandler+0x430>)
 800fbf6:	0013      	movs	r3, r2
 800fbf8:	011b      	lsls	r3, r3, #4
 800fbfa:	1a9b      	subs	r3, r3, r2
 800fbfc:	009b      	lsls	r3, r3, #2
 800fbfe:	18cb      	adds	r3, r1, r3
 800fc00:	3308      	adds	r3, #8
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	6819      	ldr	r1, [r3, #0]
 800fc06:	1dfb      	adds	r3, r7, #7
 800fc08:	781a      	ldrb	r2, [r3, #0]
 800fc0a:	4827      	ldr	r0, [pc, #156]	; (800fca8 <PORTx_IRQHandler+0x430>)
 800fc0c:	0013      	movs	r3, r2
 800fc0e:	011b      	lsls	r3, r3, #4
 800fc10:	1a9b      	subs	r3, r3, r2
 800fc12:	009b      	lsls	r3, r3, #2
 800fc14:	18c3      	adds	r3, r0, r3
 800fc16:	3308      	adds	r3, #8
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	2201      	movs	r2, #1
 800fc1c:	430a      	orrs	r2, r1
 800fc1e:	601a      	str	r2, [r3, #0]
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */

      if (((_interrupt & UCPD_SR_RXERR) == 0u) && (ovrflag[PortNum] == 0u))
 800fc20:	68ba      	ldr	r2, [r7, #8]
 800fc22:	2380      	movs	r3, #128	; 0x80
 800fc24:	019b      	lsls	r3, r3, #6
 800fc26:	4013      	ands	r3, r2
 800fc28:	d117      	bne.n	800fc5a <PORTx_IRQHandler+0x3e2>
 800fc2a:	1dfb      	adds	r3, r7, #7
 800fc2c:	781b      	ldrb	r3, [r3, #0]
 800fc2e:	4a1f      	ldr	r2, [pc, #124]	; (800fcac <PORTx_IRQHandler+0x434>)
 800fc30:	5cd3      	ldrb	r3, [r2, r3]
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d111      	bne.n	800fc5a <PORTx_IRQHandler+0x3e2>
      {
        /* Rx message has been received without error */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed(PortNum, hucpd->RX_ORDSET & UCPD_RX_ORDSET_RXORDSET);
 800fc36:	1dfb      	adds	r3, r7, #7
 800fc38:	781a      	ldrb	r2, [r3, #0]
 800fc3a:	491b      	ldr	r1, [pc, #108]	; (800fca8 <PORTx_IRQHandler+0x430>)
 800fc3c:	0013      	movs	r3, r2
 800fc3e:	011b      	lsls	r3, r3, #4
 800fc40:	1a9b      	subs	r3, r3, r2
 800fc42:	009b      	lsls	r3, r3, #2
 800fc44:	18cb      	adds	r3, r1, r3
 800fc46:	3320      	adds	r3, #32
 800fc48:	681a      	ldr	r2, [r3, #0]
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc4e:	2107      	movs	r1, #7
 800fc50:	4019      	ands	r1, r3
 800fc52:	1dfb      	adds	r3, r7, #7
 800fc54:	781b      	ldrb	r3, [r3, #0]
 800fc56:	0018      	movs	r0, r3
 800fc58:	4790      	blx	r2
      }
      ovrflag[PortNum] = 0;
 800fc5a:	1dfb      	adds	r3, r7, #7
 800fc5c:	781b      	ldrb	r3, [r3, #0]
 800fc5e:	4a13      	ldr	r2, [pc, #76]	; (800fcac <PORTx_IRQHandler+0x434>)
 800fc60:	2100      	movs	r1, #0
 800fc62:	54d1      	strb	r1, [r2, r3]
      return;
 800fc64:	e01d      	b.n	800fca2 <PORTx_IRQHandler+0x42a>
    }

    /* Check TYPECEVT1IE/TYPECEVT1IE || check TYPECEVT2IE/TYPECEVT2IE */
    if ((UCPD_SR_TYPECEVT1 == (_interrupt & UCPD_SR_TYPECEVT1))
 800fc66:	68ba      	ldr	r2, [r7, #8]
 800fc68:	2380      	movs	r3, #128	; 0x80
 800fc6a:	01db      	lsls	r3, r3, #7
 800fc6c:	4013      	ands	r3, r2
 800fc6e:	d104      	bne.n	800fc7a <PORTx_IRQHandler+0x402>
        || (UCPD_SR_TYPECEVT2 == (_interrupt & UCPD_SR_TYPECEVT2)))
 800fc70:	68ba      	ldr	r2, [r7, #8]
 800fc72:	2380      	movs	r3, #128	; 0x80
 800fc74:	021b      	lsls	r3, r3, #8
 800fc76:	4013      	ands	r3, r2
 800fc78:	d013      	beq.n	800fca2 <PORTx_IRQHandler+0x42a>
    {
      /* Clear both interrupt */
      LL_UCPD_ClearFlag_TypeCEventCC1(hucpd);
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	0018      	movs	r0, r3
 800fc7e:	f7ff fd54 	bl	800f72a <LL_UCPD_ClearFlag_TypeCEventCC1>
      LL_UCPD_ClearFlag_TypeCEventCC2(hucpd);
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	0018      	movs	r0, r3
 800fc86:	f7ff fd41 	bl	800f70c <LL_UCPD_ClearFlag_TypeCEventCC2>
      Ports[PortNum].USBPD_CAD_WakeUp();
 800fc8a:	1dfb      	adds	r3, r7, #7
 800fc8c:	781a      	ldrb	r2, [r3, #0]
 800fc8e:	4906      	ldr	r1, [pc, #24]	; (800fca8 <PORTx_IRQHandler+0x430>)
 800fc90:	0013      	movs	r3, r2
 800fc92:	011b      	lsls	r3, r3, #4
 800fc94:	1a9b      	subs	r3, r3, r2
 800fc96:	009b      	lsls	r3, r3, #2
 800fc98:	18cb      	adds	r3, r1, r3
 800fc9a:	332c      	adds	r3, #44	; 0x2c
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	4798      	blx	r3
      /* Wakeup CAD to check the detection event */
      return;
 800fca0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
#endif /* _FRS */
  }
}
 800fca2:	46bd      	mov	sp, r7
 800fca4:	b004      	add	sp, #16
 800fca6:	bd80      	pop	{r7, pc}
 800fca8:	20000458 	.word	0x20000458
 800fcac:	2000044c 	.word	0x2000044c

0800fcb0 <USBPD_PHY_Init>:
  * @param  SupportedSOP  bit field of the supported SOP
  * @retval status        @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Init(uint8_t PortNum, const USBPD_PHY_Callbacks *pCallbacks, uint8_t *pRxBuffer,
                                   USBPD_PortPowerRole_TypeDef PowerRole, uint32_t SupportedSOP)
{
 800fcb0:	b590      	push	{r4, r7, lr}
 800fcb2:	b085      	sub	sp, #20
 800fcb4:	af00      	add	r7, sp, #0
 800fcb6:	60b9      	str	r1, [r7, #8]
 800fcb8:	607a      	str	r2, [r7, #4]
 800fcba:	603b      	str	r3, [r7, #0]
 800fcbc:	240f      	movs	r4, #15
 800fcbe:	193b      	adds	r3, r7, r4
 800fcc0:	1c02      	adds	r2, r0, #0
 800fcc2:	701a      	strb	r2, [r3, #0]
  (void)PowerRole;

  /* set all callbacks */
  Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted            = pCallbacks->USBPD_PHY_TxCompleted;
 800fcc4:	193b      	adds	r3, r7, r4
 800fcc6:	781a      	ldrb	r2, [r3, #0]
 800fcc8:	68bb      	ldr	r3, [r7, #8]
 800fcca:	6919      	ldr	r1, [r3, #16]
 800fccc:	4830      	ldr	r0, [pc, #192]	; (800fd90 <USBPD_PHY_Init+0xe0>)
 800fcce:	0013      	movs	r3, r2
 800fcd0:	011b      	lsls	r3, r3, #4
 800fcd2:	1a9b      	subs	r3, r3, r2
 800fcd4:	009b      	lsls	r3, r3, #2
 800fcd6:	18c3      	adds	r3, r0, r3
 800fcd8:	3314      	adds	r3, #20
 800fcda:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_BistCompleted          = pCallbacks->USBPD_PHY_BistCompleted;
 800fcdc:	193b      	adds	r3, r7, r4
 800fcde:	781a      	ldrb	r2, [r3, #0]
 800fce0:	68bb      	ldr	r3, [r7, #8]
 800fce2:	68d9      	ldr	r1, [r3, #12]
 800fce4:	482a      	ldr	r0, [pc, #168]	; (800fd90 <USBPD_PHY_Init+0xe0>)
 800fce6:	0013      	movs	r3, r2
 800fce8:	011b      	lsls	r3, r3, #4
 800fcea:	1a9b      	subs	r3, r3, r2
 800fcec:	009b      	lsls	r3, r3, #2
 800fcee:	18c3      	adds	r3, r0, r3
 800fcf0:	3318      	adds	r3, #24
 800fcf2:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication     = pCallbacks->USBPD_PHY_ResetIndication;
 800fcf4:	193b      	adds	r3, r7, r4
 800fcf6:	781a      	ldrb	r2, [r3, #0]
 800fcf8:	68bb      	ldr	r3, [r7, #8]
 800fcfa:	6859      	ldr	r1, [r3, #4]
 800fcfc:	4824      	ldr	r0, [pc, #144]	; (800fd90 <USBPD_PHY_Init+0xe0>)
 800fcfe:	0013      	movs	r3, r2
 800fd00:	011b      	lsls	r3, r3, #4
 800fd02:	1a9b      	subs	r3, r3, r2
 800fd04:	009b      	lsls	r3, r3, #2
 800fd06:	18c3      	adds	r3, r0, r3
 800fd08:	331c      	adds	r3, #28
 800fd0a:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed           = PHY_Rx_Completed;
 800fd0c:	193b      	adds	r3, r7, r4
 800fd0e:	781a      	ldrb	r2, [r3, #0]
 800fd10:	491f      	ldr	r1, [pc, #124]	; (800fd90 <USBPD_PHY_Init+0xe0>)
 800fd12:	0013      	movs	r3, r2
 800fd14:	011b      	lsls	r3, r3, #4
 800fd16:	1a9b      	subs	r3, r3, r2
 800fd18:	009b      	lsls	r3, r3, #2
 800fd1a:	18cb      	adds	r3, r1, r3
 800fd1c:	3320      	adds	r3, #32
 800fd1e:	4a1d      	ldr	r2, [pc, #116]	; (800fd94 <USBPD_PHY_Init+0xe4>)
 800fd20:	601a      	str	r2, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted  = pCallbacks->USBPD_PHY_ResetCompleted;
 800fd22:	193b      	adds	r3, r7, r4
 800fd24:	781a      	ldrb	r2, [r3, #0]
 800fd26:	68bb      	ldr	r3, [r7, #8]
 800fd28:	6899      	ldr	r1, [r3, #8]
 800fd2a:	4819      	ldr	r0, [pc, #100]	; (800fd90 <USBPD_PHY_Init+0xe0>)
 800fd2c:	0013      	movs	r3, r2
 800fd2e:	011b      	lsls	r3, r3, #4
 800fd30:	1a9b      	subs	r3, r3, r2
 800fd32:	009b      	lsls	r3, r3, #2
 800fd34:	18c3      	adds	r3, r0, r3
 800fd36:	3324      	adds	r3, #36	; 0x24
 800fd38:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_FRSReception        = pCallbacks->USBPD_PHY_FastRoleSwapReception;
 800fd3a:	193b      	adds	r3, r7, r4
 800fd3c:	781a      	ldrb	r2, [r3, #0]
 800fd3e:	68bb      	ldr	r3, [r7, #8]
 800fd40:	6959      	ldr	r1, [r3, #20]
 800fd42:	4813      	ldr	r0, [pc, #76]	; (800fd90 <USBPD_PHY_Init+0xe0>)
 800fd44:	0013      	movs	r3, r2
 800fd46:	011b      	lsls	r3, r3, #4
 800fd48:	1a9b      	subs	r3, r3, r2
 800fd4a:	009b      	lsls	r3, r3, #2
 800fd4c:	18c3      	adds	r3, r0, r3
 800fd4e:	3328      	adds	r3, #40	; 0x28
 800fd50:	6019      	str	r1, [r3, #0]
  /* Initialize the hardware for the port */
  Ports[PortNum].ptr_RxBuff = pRxBuffer;
 800fd52:	193b      	adds	r3, r7, r4
 800fd54:	781a      	ldrb	r2, [r3, #0]
 800fd56:	490e      	ldr	r1, [pc, #56]	; (800fd90 <USBPD_PHY_Init+0xe0>)
 800fd58:	0013      	movs	r3, r2
 800fd5a:	011b      	lsls	r3, r3, #4
 800fd5c:	1a9b      	subs	r3, r3, r2
 800fd5e:	009b      	lsls	r3, r3, #2
 800fd60:	18cb      	adds	r3, r1, r3
 800fd62:	3330      	adds	r3, #48	; 0x30
 800fd64:	687a      	ldr	r2, [r7, #4]
 800fd66:	601a      	str	r2, [r3, #0]

  /* Initialize port related functionalities inside this layer */
  PHY_Ports[PortNum].SupportedSOP = SupportedSOP;
 800fd68:	193b      	adds	r3, r7, r4
 800fd6a:	781b      	ldrb	r3, [r3, #0]
 800fd6c:	4a0a      	ldr	r2, [pc, #40]	; (800fd98 <USBPD_PHY_Init+0xe8>)
 800fd6e:	00db      	lsls	r3, r3, #3
 800fd70:	18d3      	adds	r3, r2, r3
 800fd72:	3304      	adds	r3, #4
 800fd74:	6a3a      	ldr	r2, [r7, #32]
 800fd76:	601a      	str	r2, [r3, #0]
  PHY_Ports[PortNum].USBPD_PHY_MessageReceived = pCallbacks->USBPD_PHY_MessageReceived;
 800fd78:	193b      	adds	r3, r7, r4
 800fd7a:	781a      	ldrb	r2, [r3, #0]
 800fd7c:	68bb      	ldr	r3, [r7, #8]
 800fd7e:	6819      	ldr	r1, [r3, #0]
 800fd80:	4b05      	ldr	r3, [pc, #20]	; (800fd98 <USBPD_PHY_Init+0xe8>)
 800fd82:	00d2      	lsls	r2, r2, #3
 800fd84:	50d1      	str	r1, [r2, r3]

  return USBPD_OK;
 800fd86:	2300      	movs	r3, #0
}
 800fd88:	0018      	movs	r0, r3
 800fd8a:	46bd      	mov	sp, r7
 800fd8c:	b005      	add	sp, #20
 800fd8e:	bd90      	pop	{r4, r7, pc}
 800fd90:	20000458 	.word	0x20000458
 800fd94:	0800ff81 	.word	0x0800ff81
 800fd98:	20000450 	.word	0x20000450

0800fd9c <USBPD_PHY_GetRetryTimerValue>:
  * @note   time used to determine when the protocol layer must re-send a message not acknowledged by a goodCRC
  * @param  PortNum    Number of the port.
  * @retval retry counter value in us.
  */
uint16_t USBPD_PHY_GetRetryTimerValue(uint8_t PortNum)
{
 800fd9c:	b580      	push	{r7, lr}
 800fd9e:	b082      	sub	sp, #8
 800fda0:	af00      	add	r7, sp, #0
 800fda2:	0002      	movs	r2, r0
 800fda4:	1dfb      	adds	r3, r7, #7
 800fda6:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  return 905u;
 800fda8:	4b02      	ldr	r3, [pc, #8]	; (800fdb4 <USBPD_PHY_GetRetryTimerValue+0x18>)
}
 800fdaa:	0018      	movs	r0, r3
 800fdac:	46bd      	mov	sp, r7
 800fdae:	b002      	add	sp, #8
 800fdb0:	bd80      	pop	{r7, pc}
 800fdb2:	46c0      	nop			; (mov r8, r8)
 800fdb4:	00000389 	.word	0x00000389

0800fdb8 <USBPD_PHY_GetMinGOODCRCTimerValue>:
  * @note   time used to guarantee the min time of 26us between two PD message.
  * @param  PortNum    Number of the port.
  * @retval value in us.
  */
uint16_t USBPD_PHY_GetMinGOODCRCTimerValue(uint8_t PortNum)
{
 800fdb8:	b580      	push	{r7, lr}
 800fdba:	b082      	sub	sp, #8
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	0002      	movs	r2, r0
 800fdc0:	1dfb      	adds	r3, r7, #7
 800fdc2:	701a      	strb	r2, [r3, #0]
  return 30u;
 800fdc4:	231e      	movs	r3, #30
}
 800fdc6:	0018      	movs	r0, r3
 800fdc8:	46bd      	mov	sp, r7
 800fdca:	b002      	add	sp, #8
 800fdcc:	bd80      	pop	{r7, pc}

0800fdce <USBPD_PHY_Reset>:
  * @brief  Reset the PHY of a specified port.
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_Reset(uint8_t PortNum)
{
 800fdce:	b580      	push	{r7, lr}
 800fdd0:	b082      	sub	sp, #8
 800fdd2:	af00      	add	r7, sp, #0
 800fdd4:	0002      	movs	r2, r0
 800fdd6:	1dfb      	adds	r3, r7, #7
 800fdd8:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  /* reset PHY layer   */
  /* reset HW_IF layer */
}
 800fdda:	46c0      	nop			; (mov r8, r8)
 800fddc:	46bd      	mov	sp, r7
 800fdde:	b002      	add	sp, #8
 800fde0:	bd80      	pop	{r7, pc}

0800fde2 <USBPD_PHY_ResetRequest>:
  * @param  PortNum Number of the port
  * @param  Type    Type of reset (hard or cable reset) @ref USBPD_SOPTYPE_HARD_RESET or @ref USBPD_SOPTYPE_CABLE_RESET
  * @retval status  @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_ResetRequest(uint8_t PortNum, USBPD_SOPType_TypeDef Type)
{
 800fde2:	b580      	push	{r7, lr}
 800fde4:	b082      	sub	sp, #8
 800fde6:	af00      	add	r7, sp, #0
 800fde8:	0002      	movs	r2, r0
 800fdea:	1dfb      	adds	r3, r7, #7
 800fdec:	701a      	strb	r2, [r3, #0]
 800fdee:	1dbb      	adds	r3, r7, #6
 800fdf0:	1c0a      	adds	r2, r1, #0
 800fdf2:	701a      	strb	r2, [r3, #0]
  /* Send the requested reset */
  return USBPD_PHY_SendMessage(PortNum, Type, NULL, 0);
 800fdf4:	1dbb      	adds	r3, r7, #6
 800fdf6:	7819      	ldrb	r1, [r3, #0]
 800fdf8:	1dfb      	adds	r3, r7, #7
 800fdfa:	7818      	ldrb	r0, [r3, #0]
 800fdfc:	2300      	movs	r3, #0
 800fdfe:	2200      	movs	r2, #0
 800fe00:	f000 f805 	bl	800fe0e <USBPD_PHY_SendMessage>
 800fe04:	0003      	movs	r3, r0
}
 800fe06:	0018      	movs	r0, r3
 800fe08:	46bd      	mov	sp, r7
 800fe0a:	b002      	add	sp, #8
 800fe0c:	bd80      	pop	{r7, pc}

0800fe0e <USBPD_PHY_SendMessage>:
  * @param  pBuffer   Pointer to the buffer to be transmitted
  * @param  Size      Size of the buffer (bytes)
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_SendMessage(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint16_t Size)
{
 800fe0e:	b590      	push	{r4, r7, lr}
 800fe10:	b083      	sub	sp, #12
 800fe12:	af00      	add	r7, sp, #0
 800fe14:	0004      	movs	r4, r0
 800fe16:	0008      	movs	r0, r1
 800fe18:	603a      	str	r2, [r7, #0]
 800fe1a:	0019      	movs	r1, r3
 800fe1c:	1dfb      	adds	r3, r7, #7
 800fe1e:	1c22      	adds	r2, r4, #0
 800fe20:	701a      	strb	r2, [r3, #0]
 800fe22:	1dbb      	adds	r3, r7, #6
 800fe24:	1c02      	adds	r2, r0, #0
 800fe26:	701a      	strb	r2, [r3, #0]
 800fe28:	1d3b      	adds	r3, r7, #4
 800fe2a:	1c0a      	adds	r2, r1, #0
 800fe2c:	801a      	strh	r2, [r3, #0]
  /* Trace to track message */
  return USBPD_HW_IF_SendBuffer(PortNum, Type, pBuffer,  Size);
 800fe2e:	1d3b      	adds	r3, r7, #4
 800fe30:	881c      	ldrh	r4, [r3, #0]
 800fe32:	683a      	ldr	r2, [r7, #0]
 800fe34:	1dbb      	adds	r3, r7, #6
 800fe36:	7819      	ldrb	r1, [r3, #0]
 800fe38:	1dfb      	adds	r3, r7, #7
 800fe3a:	7818      	ldrb	r0, [r3, #0]
 800fe3c:	0023      	movs	r3, r4
 800fe3e:	f000 fb2f 	bl	80104a0 <USBPD_HW_IF_SendBuffer>
 800fe42:	0003      	movs	r3, r0
}
 800fe44:	0018      	movs	r0, r3
 800fe46:	46bd      	mov	sp, r7
 800fe48:	b003      	add	sp, #12
 800fe4a:	bd90      	pop	{r4, r7, pc}

0800fe4c <USBPD_PHY_Send_BIST_Pattern>:
  * @brief  Send BIST pattern.
  * @param  PortNum   Number of the port
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Send_BIST_Pattern(uint8_t PortNum)
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b082      	sub	sp, #8
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	0002      	movs	r2, r0
 800fe54:	1dfb      	adds	r3, r7, #7
 800fe56:	701a      	strb	r2, [r3, #0]
  /* Call the low-level function (HW_IF) to accomplish the BIST Carrier Mode Transmission */
  USBPD_HW_IF_Send_BIST_Pattern(PortNum);
 800fe58:	1dfb      	adds	r3, r7, #7
 800fe5a:	781b      	ldrb	r3, [r3, #0]
 800fe5c:	0018      	movs	r0, r3
 800fe5e:	f000 fc7d 	bl	801075c <USBPD_HW_IF_Send_BIST_Pattern>
  return USBPD_OK;
 800fe62:	2300      	movs	r3, #0
}
 800fe64:	0018      	movs	r0, r3
 800fe66:	46bd      	mov	sp, r7
 800fe68:	b002      	add	sp, #8
 800fe6a:	bd80      	pop	{r7, pc}

0800fe6c <USBPD_PHY_ExitTransmit>:
  * @param  PortNum port number value
  * @param  mode    SOP BIST MODE 2
  * @retval USBPD   status
  */
USBPD_StatusTypeDef USBPD_PHY_ExitTransmit(uint8_t PortNum, USBPD_SOPType_TypeDef mode)
{
 800fe6c:	b580      	push	{r7, lr}
 800fe6e:	b082      	sub	sp, #8
 800fe70:	af00      	add	r7, sp, #0
 800fe72:	0002      	movs	r2, r0
 800fe74:	1dfb      	adds	r3, r7, #7
 800fe76:	701a      	strb	r2, [r3, #0]
 800fe78:	1dbb      	adds	r3, r7, #6
 800fe7a:	1c0a      	adds	r2, r1, #0
 800fe7c:	701a      	strb	r2, [r3, #0]
  if (USBPD_SOPTYPE_BIST_MODE_2 == mode)
 800fe7e:	1dbb      	adds	r3, r7, #6
 800fe80:	781b      	ldrb	r3, [r3, #0]
 800fe82:	2b07      	cmp	r3, #7
 800fe84:	d104      	bne.n	800fe90 <USBPD_PHY_ExitTransmit+0x24>
  {
    USBPD_HW_IF_StopBISTMode2(PortNum);
 800fe86:	1dfb      	adds	r3, r7, #7
 800fe88:	781b      	ldrb	r3, [r3, #0]
 800fe8a:	0018      	movs	r0, r3
 800fe8c:	f000 fad0 	bl	8010430 <USBPD_HW_IF_StopBISTMode2>
  }
  return USBPD_OK;
 800fe90:	2300      	movs	r3, #0
}
 800fe92:	0018      	movs	r0, r3
 800fe94:	46bd      	mov	sp, r7
 800fe96:	b002      	add	sp, #8
 800fe98:	bd80      	pop	{r7, pc}

0800fe9a <USBPD_PHY_SetResistor_SinkTxNG>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port
  * @retval None
  */
void USBPD_PHY_SetResistor_SinkTxNG(uint8_t PortNum)
{
 800fe9a:	b580      	push	{r7, lr}
 800fe9c:	b082      	sub	sp, #8
 800fe9e:	af00      	add	r7, sp, #0
 800fea0:	0002      	movs	r2, r0
 800fea2:	1dfb      	adds	r3, r7, #7
 800fea4:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxNG(PortNum);
 800fea6:	1dfb      	adds	r3, r7, #7
 800fea8:	781b      	ldrb	r3, [r3, #0]
 800feaa:	0018      	movs	r0, r3
 800feac:	f001 f87e 	bl	8010fac <USBPD_HW_IF_SetResistor_SinkTxNG>
}
 800feb0:	46c0      	nop			; (mov r8, r8)
 800feb2:	46bd      	mov	sp, r7
 800feb4:	b002      	add	sp, #8
 800feb6:	bd80      	pop	{r7, pc}

0800feb8 <USBPD_PHY_SetResistor_SinkTxOK>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval none.
  */
void USBPD_PHY_SetResistor_SinkTxOK(uint8_t PortNum)
{
 800feb8:	b580      	push	{r7, lr}
 800feba:	b082      	sub	sp, #8
 800febc:	af00      	add	r7, sp, #0
 800febe:	0002      	movs	r2, r0
 800fec0:	1dfb      	adds	r3, r7, #7
 800fec2:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxOK(PortNum);
 800fec4:	1dfb      	adds	r3, r7, #7
 800fec6:	781b      	ldrb	r3, [r3, #0]
 800fec8:	0018      	movs	r0, r3
 800feca:	f001 f889 	bl	8010fe0 <USBPD_HW_IF_SetResistor_SinkTxOK>
}
 800fece:	46c0      	nop			; (mov r8, r8)
 800fed0:	46bd      	mov	sp, r7
 800fed2:	b002      	add	sp, #8
 800fed4:	bd80      	pop	{r7, pc}
	...

0800fed8 <USBPD_PHY_SOPSupported>:
  * @param  PortNum  Number of the port.
  * @param  SOPSupported  List of the supported SOP
  * @retval None.
  */
void USBPD_PHY_SOPSupported(uint8_t PortNum, uint32_t SOPSupported)
{
 800fed8:	b580      	push	{r7, lr}
 800feda:	b082      	sub	sp, #8
 800fedc:	af00      	add	r7, sp, #0
 800fede:	0002      	movs	r2, r0
 800fee0:	6039      	str	r1, [r7, #0]
 800fee2:	1dfb      	adds	r3, r7, #7
 800fee4:	701a      	strb	r2, [r3, #0]
  PHY_Ports[PortNum].SupportedSOP = SOPSupported;
 800fee6:	1dfb      	adds	r3, r7, #7
 800fee8:	781b      	ldrb	r3, [r3, #0]
 800feea:	4a05      	ldr	r2, [pc, #20]	; (800ff00 <USBPD_PHY_SOPSupported+0x28>)
 800feec:	00db      	lsls	r3, r3, #3
 800feee:	18d3      	adds	r3, r2, r3
 800fef0:	3304      	adds	r3, #4
 800fef2:	683a      	ldr	r2, [r7, #0]
 800fef4:	601a      	str	r2, [r3, #0]
}
 800fef6:	46c0      	nop			; (mov r8, r8)
 800fef8:	46bd      	mov	sp, r7
 800fefa:	b002      	add	sp, #8
 800fefc:	bd80      	pop	{r7, pc}
 800fefe:	46c0      	nop			; (mov r8, r8)
 800ff00:	20000450 	.word	0x20000450

0800ff04 <USBPD_PHY_IsResistor_SinkTxOk>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval USBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PHY_IsResistor_SinkTxOk(uint8_t PortNum)
{
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b082      	sub	sp, #8
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	0002      	movs	r2, r0
 800ff0c:	1dfb      	adds	r3, r7, #7
 800ff0e:	701a      	strb	r2, [r3, #0]
  return USBPD_HW_IF_IsResistor_SinkTxOk(PortNum);
 800ff10:	1dfb      	adds	r3, r7, #7
 800ff12:	781b      	ldrb	r3, [r3, #0]
 800ff14:	0018      	movs	r0, r3
 800ff16:	f001 f87d 	bl	8011014 <USBPD_HW_IF_IsResistor_SinkTxOk>
 800ff1a:	0003      	movs	r3, r0
}
 800ff1c:	0018      	movs	r0, r3
 800ff1e:	46bd      	mov	sp, r7
 800ff20:	b002      	add	sp, #8
 800ff22:	bd80      	pop	{r7, pc}

0800ff24 <USBPD_PHY_FastRoleSwapSignalling>:
  * @brief  function to generate an FRS signalling
  * @param  PortNum  Number of the port.
  * @retval None.
  */
void USBPD_PHY_FastRoleSwapSignalling(uint8_t PortNum)
{
 800ff24:	b580      	push	{r7, lr}
 800ff26:	b082      	sub	sp, #8
 800ff28:	af00      	add	r7, sp, #0
 800ff2a:	0002      	movs	r2, r0
 800ff2c:	1dfb      	adds	r3, r7, #7
 800ff2e:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_FastRoleSwapSignalling(PortNum);
 800ff30:	1dfb      	adds	r3, r7, #7
 800ff32:	781b      	ldrb	r3, [r3, #0]
 800ff34:	0018      	movs	r0, r3
 800ff36:	f001 f8b1 	bl	801109c <USBPD_HW_IF_FastRoleSwapSignalling>
}
 800ff3a:	46c0      	nop			; (mov r8, r8)
 800ff3c:	46bd      	mov	sp, r7
 800ff3e:	b002      	add	sp, #8
 800ff40:	bd80      	pop	{r7, pc}

0800ff42 <USBPD_PHY_EnableRX>:
  * @brief  function used to enable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_EnableRX(uint8_t PortNum)
{
 800ff42:	b580      	push	{r7, lr}
 800ff44:	b082      	sub	sp, #8
 800ff46:	af00      	add	r7, sp, #0
 800ff48:	0002      	movs	r2, r0
 800ff4a:	1dfb      	adds	r3, r7, #7
 800ff4c:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_EnableRX(PortNum);
 800ff4e:	1dfb      	adds	r3, r7, #7
 800ff50:	781b      	ldrb	r3, [r3, #0]
 800ff52:	0018      	movs	r0, r3
 800ff54:	f000 fe0a 	bl	8010b6c <USBPD_HW_IF_EnableRX>
}
 800ff58:	46c0      	nop			; (mov r8, r8)
 800ff5a:	46bd      	mov	sp, r7
 800ff5c:	b002      	add	sp, #8
 800ff5e:	bd80      	pop	{r7, pc}

0800ff60 <USBPD_PHY_DisableRX>:
  * @brief  function used to disable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_DisableRX(uint8_t PortNum)
{
 800ff60:	b580      	push	{r7, lr}
 800ff62:	b082      	sub	sp, #8
 800ff64:	af00      	add	r7, sp, #0
 800ff66:	0002      	movs	r2, r0
 800ff68:	1dfb      	adds	r3, r7, #7
 800ff6a:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_DisableRX(PortNum);
 800ff6c:	1dfb      	adds	r3, r7, #7
 800ff6e:	781b      	ldrb	r3, [r3, #0]
 800ff70:	0018      	movs	r0, r3
 800ff72:	f000 fe13 	bl	8010b9c <USBPD_HW_IF_DisableRX>
}
 800ff76:	46c0      	nop			; (mov r8, r8)
 800ff78:	46bd      	mov	sp, r7
 800ff7a:	b002      	add	sp, #8
 800ff7c:	bd80      	pop	{r7, pc}
	...

0800ff80 <PHY_Rx_Completed>:
  * @param  PortNum   Number of the port.
  * @param  MsgType   SOP Message Type
  * @retval None.
  */
void PHY_Rx_Completed(uint8_t PortNum, uint32_t MsgType)
{
 800ff80:	b590      	push	{r4, r7, lr}
 800ff82:	b085      	sub	sp, #20
 800ff84:	af00      	add	r7, sp, #0
 800ff86:	0002      	movs	r2, r0
 800ff88:	6039      	str	r1, [r7, #0]
 800ff8a:	1dfb      	adds	r3, r7, #7
 800ff8c:	701a      	strb	r2, [r3, #0]
  const USBPD_SOPType_TypeDef tab_sop_value[] =
 800ff8e:	2008      	movs	r0, #8
 800ff90:	183b      	adds	r3, r7, r0
 800ff92:	4a2e      	ldr	r2, [pc, #184]	; (801004c <PHY_Rx_Completed+0xcc>)
 800ff94:	6811      	ldr	r1, [r2, #0]
 800ff96:	6019      	str	r1, [r3, #0]
 800ff98:	8892      	ldrh	r2, [r2, #4]
 800ff9a:	809a      	strh	r2, [r3, #4]
    USBPD_SOPTYPE_SOP, USBPD_SOPTYPE_SOP1, USBPD_SOPTYPE_SOP2,
    USBPD_SOPTYPE_SOP1_DEBUG, USBPD_SOPTYPE_SOP2_DEBUG, USBPD_SOPTYPE_CABLE_RESET
  };
  USBPD_SOPType_TypeDef _msgtype;

  _msgtype = tab_sop_value[MsgType];
 800ff9c:	240f      	movs	r4, #15
 800ff9e:	193b      	adds	r3, r7, r4
 800ffa0:	1839      	adds	r1, r7, r0
 800ffa2:	683a      	ldr	r2, [r7, #0]
 800ffa4:	188a      	adds	r2, r1, r2
 800ffa6:	7812      	ldrb	r2, [r2, #0]
 800ffa8:	701a      	strb	r2, [r3, #0]

  /* check if the message must be forwarded to usbpd stack */
  switch (_msgtype)
 800ffaa:	193b      	adds	r3, r7, r4
 800ffac:	781b      	ldrb	r3, [r3, #0]
 800ffae:	2b04      	cmp	r3, #4
 800ffb0:	dc02      	bgt.n	800ffb8 <PHY_Rx_Completed+0x38>
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	da1d      	bge.n	800fff2 <PHY_Rx_Completed+0x72>
                        2u + (header_rx.b.NumberOfDataObjects * 4u));
      }
#endif /* DEBUG_NOTFWD */
      break;
    default :
      break;
 800ffb6:	e040      	b.n	801003a <PHY_Rx_Completed+0xba>
  switch (_msgtype)
 800ffb8:	2b06      	cmp	r3, #6
 800ffba:	d13e      	bne.n	801003a <PHY_Rx_Completed+0xba>
      if (0x1Eu == (PHY_Ports[PortNum].SupportedSOP & 0x1Eu))
 800ffbc:	1dfb      	adds	r3, r7, #7
 800ffbe:	781b      	ldrb	r3, [r3, #0]
 800ffc0:	4a23      	ldr	r2, [pc, #140]	; (8010050 <PHY_Rx_Completed+0xd0>)
 800ffc2:	00db      	lsls	r3, r3, #3
 800ffc4:	18d3      	adds	r3, r2, r3
 800ffc6:	3304      	adds	r3, #4
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	221e      	movs	r2, #30
 800ffcc:	4013      	ands	r3, r2
 800ffce:	2b1e      	cmp	r3, #30
 800ffd0:	d135      	bne.n	801003e <PHY_Rx_Completed+0xbe>
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 800ffd2:	1dfb      	adds	r3, r7, #7
 800ffd4:	781a      	ldrb	r2, [r3, #0]
 800ffd6:	491f      	ldr	r1, [pc, #124]	; (8010054 <PHY_Rx_Completed+0xd4>)
 800ffd8:	0013      	movs	r3, r2
 800ffda:	011b      	lsls	r3, r3, #4
 800ffdc:	1a9b      	subs	r3, r3, r2
 800ffde:	009b      	lsls	r3, r3, #2
 800ffe0:	18cb      	adds	r3, r1, r3
 800ffe2:	331c      	adds	r3, #28
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	1dfa      	adds	r2, r7, #7
 800ffe8:	7812      	ldrb	r2, [r2, #0]
 800ffea:	2106      	movs	r1, #6
 800ffec:	0010      	movs	r0, r2
 800ffee:	4798      	blx	r3
      break;
 800fff0:	e025      	b.n	801003e <PHY_Rx_Completed+0xbe>
      if (!((uint8_t)(0x1u << _msgtype) != (PHY_Ports[PortNum].SupportedSOP & (uint8_t)(0x1u << _msgtype))))
 800fff2:	240f      	movs	r4, #15
 800fff4:	193b      	adds	r3, r7, r4
 800fff6:	781b      	ldrb	r3, [r3, #0]
 800fff8:	2201      	movs	r2, #1
 800fffa:	409a      	lsls	r2, r3
 800fffc:	0013      	movs	r3, r2
 800fffe:	b2db      	uxtb	r3, r3
 8010000:	0018      	movs	r0, r3
 8010002:	1dfb      	adds	r3, r7, #7
 8010004:	781b      	ldrb	r3, [r3, #0]
 8010006:	4a12      	ldr	r2, [pc, #72]	; (8010050 <PHY_Rx_Completed+0xd0>)
 8010008:	00db      	lsls	r3, r3, #3
 801000a:	18d3      	adds	r3, r2, r3
 801000c:	3304      	adds	r3, #4
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	193a      	adds	r2, r7, r4
 8010012:	7812      	ldrb	r2, [r2, #0]
 8010014:	2101      	movs	r1, #1
 8010016:	4091      	lsls	r1, r2
 8010018:	000a      	movs	r2, r1
 801001a:	b2d2      	uxtb	r2, r2
 801001c:	4013      	ands	r3, r2
 801001e:	4298      	cmp	r0, r3
 8010020:	d10f      	bne.n	8010042 <PHY_Rx_Completed+0xc2>
        PHY_Ports[PortNum].USBPD_PHY_MessageReceived(PortNum, _msgtype);
 8010022:	1dfb      	adds	r3, r7, #7
 8010024:	781a      	ldrb	r2, [r3, #0]
 8010026:	4b0a      	ldr	r3, [pc, #40]	; (8010050 <PHY_Rx_Completed+0xd0>)
 8010028:	00d2      	lsls	r2, r2, #3
 801002a:	58d3      	ldr	r3, [r2, r3]
 801002c:	193a      	adds	r2, r7, r4
 801002e:	7811      	ldrb	r1, [r2, #0]
 8010030:	1dfa      	adds	r2, r7, #7
 8010032:	7812      	ldrb	r2, [r2, #0]
 8010034:	0010      	movs	r0, r2
 8010036:	4798      	blx	r3
      break;
 8010038:	e003      	b.n	8010042 <PHY_Rx_Completed+0xc2>
      break;
 801003a:	46c0      	nop			; (mov r8, r8)
 801003c:	e002      	b.n	8010044 <PHY_Rx_Completed+0xc4>
      break;
 801003e:	46c0      	nop			; (mov r8, r8)
 8010040:	e000      	b.n	8010044 <PHY_Rx_Completed+0xc4>
      break;
 8010042:	46c0      	nop			; (mov r8, r8)
  }
}
 8010044:	46c0      	nop			; (mov r8, r8)
 8010046:	46bd      	mov	sp, r7
 8010048:	b005      	add	sp, #20
 801004a:	bd90      	pop	{r4, r7, pc}
 801004c:	0801cda0 	.word	0x0801cda0
 8010050:	20000450 	.word	0x20000450
 8010054:	20000458 	.word	0x20000458

08010058 <LL_AHB1_GRP1_EnableClock>:
{
 8010058:	b580      	push	{r7, lr}
 801005a:	b084      	sub	sp, #16
 801005c:	af00      	add	r7, sp, #0
 801005e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8010060:	4b07      	ldr	r3, [pc, #28]	; (8010080 <LL_AHB1_GRP1_EnableClock+0x28>)
 8010062:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8010064:	4b06      	ldr	r3, [pc, #24]	; (8010080 <LL_AHB1_GRP1_EnableClock+0x28>)
 8010066:	687a      	ldr	r2, [r7, #4]
 8010068:	430a      	orrs	r2, r1
 801006a:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 801006c:	4b04      	ldr	r3, [pc, #16]	; (8010080 <LL_AHB1_GRP1_EnableClock+0x28>)
 801006e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010070:	687a      	ldr	r2, [r7, #4]
 8010072:	4013      	ands	r3, r2
 8010074:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8010076:	68fb      	ldr	r3, [r7, #12]
}
 8010078:	46c0      	nop			; (mov r8, r8)
 801007a:	46bd      	mov	sp, r7
 801007c:	b004      	add	sp, #16
 801007e:	bd80      	pop	{r7, pc}
 8010080:	40021000 	.word	0x40021000

08010084 <LL_APB1_GRP1_EnableClock>:
{
 8010084:	b580      	push	{r7, lr}
 8010086:	b084      	sub	sp, #16
 8010088:	af00      	add	r7, sp, #0
 801008a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 801008c:	4b07      	ldr	r3, [pc, #28]	; (80100ac <LL_APB1_GRP1_EnableClock+0x28>)
 801008e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8010090:	4b06      	ldr	r3, [pc, #24]	; (80100ac <LL_APB1_GRP1_EnableClock+0x28>)
 8010092:	687a      	ldr	r2, [r7, #4]
 8010094:	430a      	orrs	r2, r1
 8010096:	63da      	str	r2, [r3, #60]	; 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8010098:	4b04      	ldr	r3, [pc, #16]	; (80100ac <LL_APB1_GRP1_EnableClock+0x28>)
 801009a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801009c:	687a      	ldr	r2, [r7, #4]
 801009e:	4013      	ands	r3, r2
 80100a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80100a2:	68fb      	ldr	r3, [r7, #12]
}
 80100a4:	46c0      	nop			; (mov r8, r8)
 80100a6:	46bd      	mov	sp, r7
 80100a8:	b004      	add	sp, #16
 80100aa:	bd80      	pop	{r7, pc}
 80100ac:	40021000 	.word	0x40021000

080100b0 <LL_APB2_GRP1_EnableClock>:
{
 80100b0:	b580      	push	{r7, lr}
 80100b2:	b084      	sub	sp, #16
 80100b4:	af00      	add	r7, sp, #0
 80100b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 80100b8:	4b07      	ldr	r3, [pc, #28]	; (80100d8 <LL_APB2_GRP1_EnableClock+0x28>)
 80100ba:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80100bc:	4b06      	ldr	r3, [pc, #24]	; (80100d8 <LL_APB2_GRP1_EnableClock+0x28>)
 80100be:	687a      	ldr	r2, [r7, #4]
 80100c0:	430a      	orrs	r2, r1
 80100c2:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 80100c4:	4b04      	ldr	r3, [pc, #16]	; (80100d8 <LL_APB2_GRP1_EnableClock+0x28>)
 80100c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80100c8:	687a      	ldr	r2, [r7, #4]
 80100ca:	4013      	ands	r3, r2
 80100cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80100ce:	68fb      	ldr	r3, [r7, #12]
}
 80100d0:	46c0      	nop			; (mov r8, r8)
 80100d2:	46bd      	mov	sp, r7
 80100d4:	b004      	add	sp, #16
 80100d6:	bd80      	pop	{r7, pc}
 80100d8:	40021000 	.word	0x40021000

080100dc <LL_UCPD_Enable>:
{
 80100dc:	b580      	push	{r7, lr}
 80100de:	b082      	sub	sp, #8
 80100e0:	af00      	add	r7, sp, #0
 80100e2:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	2280      	movs	r2, #128	; 0x80
 80100ea:	0612      	lsls	r2, r2, #24
 80100ec:	431a      	orrs	r2, r3
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	601a      	str	r2, [r3, #0]
}
 80100f2:	46c0      	nop			; (mov r8, r8)
 80100f4:	46bd      	mov	sp, r7
 80100f6:	b002      	add	sp, #8
 80100f8:	bd80      	pop	{r7, pc}

080100fa <LL_UCPD_Disable>:
{
 80100fa:	b580      	push	{r7, lr}
 80100fc:	b082      	sub	sp, #8
 80100fe:	af00      	add	r7, sp, #0
 8010100:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	681b      	ldr	r3, [r3, #0]
 8010106:	005b      	lsls	r3, r3, #1
 8010108:	085a      	lsrs	r2, r3, #1
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	601a      	str	r2, [r3, #0]
}
 801010e:	46c0      	nop			; (mov r8, r8)
 8010110:	46bd      	mov	sp, r7
 8010112:	b002      	add	sp, #8
 8010114:	bd80      	pop	{r7, pc}
	...

08010118 <LL_UCPD_TypeCDetectionCC2Enable>:
{
 8010118:	b580      	push	{r7, lr}
 801011a:	b082      	sub	sp, #8
 801011c:	af00      	add	r7, sp, #0
 801011e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	68db      	ldr	r3, [r3, #12]
 8010124:	4a03      	ldr	r2, [pc, #12]	; (8010134 <LL_UCPD_TypeCDetectionCC2Enable+0x1c>)
 8010126:	401a      	ands	r2, r3
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	60da      	str	r2, [r3, #12]
}
 801012c:	46c0      	nop			; (mov r8, r8)
 801012e:	46bd      	mov	sp, r7
 8010130:	b002      	add	sp, #8
 8010132:	bd80      	pop	{r7, pc}
 8010134:	ffdfffff 	.word	0xffdfffff

08010138 <LL_UCPD_TypeCDetectionCC2Disable>:
{
 8010138:	b580      	push	{r7, lr}
 801013a:	b082      	sub	sp, #8
 801013c:	af00      	add	r7, sp, #0
 801013e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	68db      	ldr	r3, [r3, #12]
 8010144:	2280      	movs	r2, #128	; 0x80
 8010146:	0392      	lsls	r2, r2, #14
 8010148:	431a      	orrs	r2, r3
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	60da      	str	r2, [r3, #12]
}
 801014e:	46c0      	nop			; (mov r8, r8)
 8010150:	46bd      	mov	sp, r7
 8010152:	b002      	add	sp, #8
 8010154:	bd80      	pop	{r7, pc}
	...

08010158 <LL_UCPD_TypeCDetectionCC1Enable>:
{
 8010158:	b580      	push	{r7, lr}
 801015a:	b082      	sub	sp, #8
 801015c:	af00      	add	r7, sp, #0
 801015e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	68db      	ldr	r3, [r3, #12]
 8010164:	4a03      	ldr	r2, [pc, #12]	; (8010174 <LL_UCPD_TypeCDetectionCC1Enable+0x1c>)
 8010166:	401a      	ands	r2, r3
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	60da      	str	r2, [r3, #12]
}
 801016c:	46c0      	nop			; (mov r8, r8)
 801016e:	46bd      	mov	sp, r7
 8010170:	b002      	add	sp, #8
 8010172:	bd80      	pop	{r7, pc}
 8010174:	ffefffff 	.word	0xffefffff

08010178 <LL_UCPD_TypeCDetectionCC1Disable>:
{
 8010178:	b580      	push	{r7, lr}
 801017a:	b082      	sub	sp, #8
 801017c:	af00      	add	r7, sp, #0
 801017e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	68db      	ldr	r3, [r3, #12]
 8010184:	2280      	movs	r2, #128	; 0x80
 8010186:	0352      	lsls	r2, r2, #13
 8010188:	431a      	orrs	r2, r3
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	60da      	str	r2, [r3, #12]
}
 801018e:	46c0      	nop			; (mov r8, r8)
 8010190:	46bd      	mov	sp, r7
 8010192:	b002      	add	sp, #8
 8010194:	bd80      	pop	{r7, pc}

08010196 <LL_UCPD_SignalFRSTX>:
{
 8010196:	b580      	push	{r7, lr}
 8010198:	b082      	sub	sp, #8
 801019a:	af00      	add	r7, sp, #0
 801019c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSTX);
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	68db      	ldr	r3, [r3, #12]
 80101a2:	2280      	movs	r2, #128	; 0x80
 80101a4:	0292      	lsls	r2, r2, #10
 80101a6:	431a      	orrs	r2, r3
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	60da      	str	r2, [r3, #12]
}
 80101ac:	46c0      	nop			; (mov r8, r8)
 80101ae:	46bd      	mov	sp, r7
 80101b0:	b002      	add	sp, #8
 80101b2:	bd80      	pop	{r7, pc}

080101b4 <LL_UCPD_FRSDetectionEnable>:
{
 80101b4:	b580      	push	{r7, lr}
 80101b6:	b082      	sub	sp, #8
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	68db      	ldr	r3, [r3, #12]
 80101c0:	2280      	movs	r2, #128	; 0x80
 80101c2:	0252      	lsls	r2, r2, #9
 80101c4:	431a      	orrs	r2, r3
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	60da      	str	r2, [r3, #12]
}
 80101ca:	46c0      	nop			; (mov r8, r8)
 80101cc:	46bd      	mov	sp, r7
 80101ce:	b002      	add	sp, #8
 80101d0:	bd80      	pop	{r7, pc}
	...

080101d4 <LL_UCPD_FRSDetectionDisable>:
{
 80101d4:	b580      	push	{r7, lr}
 80101d6:	b082      	sub	sp, #8
 80101d8:	af00      	add	r7, sp, #0
 80101da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	68db      	ldr	r3, [r3, #12]
 80101e0:	4a03      	ldr	r2, [pc, #12]	; (80101f0 <LL_UCPD_FRSDetectionDisable+0x1c>)
 80101e2:	401a      	ands	r2, r3
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	60da      	str	r2, [r3, #12]
}
 80101e8:	46c0      	nop			; (mov r8, r8)
 80101ea:	46bd      	mov	sp, r7
 80101ec:	b002      	add	sp, #8
 80101ee:	bd80      	pop	{r7, pc}
 80101f0:	fffeffff 	.word	0xfffeffff

080101f4 <LL_UCPD_SetccEnable>:
{
 80101f4:	b580      	push	{r7, lr}
 80101f6:	b082      	sub	sp, #8
 80101f8:	af00      	add	r7, sp, #0
 80101fa:	6078      	str	r0, [r7, #4]
 80101fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	68db      	ldr	r3, [r3, #12]
 8010202:	4a05      	ldr	r2, [pc, #20]	; (8010218 <LL_UCPD_SetccEnable+0x24>)
 8010204:	401a      	ands	r2, r3
 8010206:	683b      	ldr	r3, [r7, #0]
 8010208:	431a      	orrs	r2, r3
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	60da      	str	r2, [r3, #12]
}
 801020e:	46c0      	nop			; (mov r8, r8)
 8010210:	46bd      	mov	sp, r7
 8010212:	b002      	add	sp, #8
 8010214:	bd80      	pop	{r7, pc}
 8010216:	46c0      	nop			; (mov r8, r8)
 8010218:	fffff3ff 	.word	0xfffff3ff

0801021c <LL_UCPD_SetSNKRole>:
{
 801021c:	b580      	push	{r7, lr}
 801021e:	b082      	sub	sp, #8
 8010220:	af00      	add	r7, sp, #0
 8010222:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	68db      	ldr	r3, [r3, #12]
 8010228:	2280      	movs	r2, #128	; 0x80
 801022a:	0092      	lsls	r2, r2, #2
 801022c:	431a      	orrs	r2, r3
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	60da      	str	r2, [r3, #12]
}
 8010232:	46c0      	nop			; (mov r8, r8)
 8010234:	46bd      	mov	sp, r7
 8010236:	b002      	add	sp, #8
 8010238:	bd80      	pop	{r7, pc}
	...

0801023c <LL_UCPD_SetSRCRole>:
{
 801023c:	b580      	push	{r7, lr}
 801023e:	b082      	sub	sp, #8
 8010240:	af00      	add	r7, sp, #0
 8010242:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	68db      	ldr	r3, [r3, #12]
 8010248:	4a03      	ldr	r2, [pc, #12]	; (8010258 <LL_UCPD_SetSRCRole+0x1c>)
 801024a:	401a      	ands	r2, r3
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	60da      	str	r2, [r3, #12]
}
 8010250:	46c0      	nop			; (mov r8, r8)
 8010252:	46bd      	mov	sp, r7
 8010254:	b002      	add	sp, #8
 8010256:	bd80      	pop	{r7, pc}
 8010258:	fffffdff 	.word	0xfffffdff

0801025c <LL_UCPD_SetRpResistor>:
{
 801025c:	b580      	push	{r7, lr}
 801025e:	b082      	sub	sp, #8
 8010260:	af00      	add	r7, sp, #0
 8010262:	6078      	str	r0, [r7, #4]
 8010264:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE,  Resistor);
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	68db      	ldr	r3, [r3, #12]
 801026a:	4a05      	ldr	r2, [pc, #20]	; (8010280 <LL_UCPD_SetRpResistor+0x24>)
 801026c:	401a      	ands	r2, r3
 801026e:	683b      	ldr	r3, [r7, #0]
 8010270:	431a      	orrs	r2, r3
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	60da      	str	r2, [r3, #12]
}
 8010276:	46c0      	nop			; (mov r8, r8)
 8010278:	46bd      	mov	sp, r7
 801027a:	b002      	add	sp, #8
 801027c:	bd80      	pop	{r7, pc}
 801027e:	46c0      	nop			; (mov r8, r8)
 8010280:	fffffe7f 	.word	0xfffffe7f

08010284 <LL_UCPD_SetCCPin>:
{
 8010284:	b580      	push	{r7, lr}
 8010286:	b082      	sub	sp, #8
 8010288:	af00      	add	r7, sp, #0
 801028a:	6078      	str	r0, [r7, #4]
 801028c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL,  CCPin);
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	68db      	ldr	r3, [r3, #12]
 8010292:	2240      	movs	r2, #64	; 0x40
 8010294:	4393      	bics	r3, r2
 8010296:	001a      	movs	r2, r3
 8010298:	683b      	ldr	r3, [r7, #0]
 801029a:	431a      	orrs	r2, r3
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	60da      	str	r2, [r3, #12]
}
 80102a0:	46c0      	nop			; (mov r8, r8)
 80102a2:	46bd      	mov	sp, r7
 80102a4:	b002      	add	sp, #8
 80102a6:	bd80      	pop	{r7, pc}

080102a8 <LL_UCPD_RxEnable>:
{
 80102a8:	b580      	push	{r7, lr}
 80102aa:	b082      	sub	sp, #8
 80102ac:	af00      	add	r7, sp, #0
 80102ae:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	68db      	ldr	r3, [r3, #12]
 80102b4:	2220      	movs	r2, #32
 80102b6:	431a      	orrs	r2, r3
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	60da      	str	r2, [r3, #12]
}
 80102bc:	46c0      	nop			; (mov r8, r8)
 80102be:	46bd      	mov	sp, r7
 80102c0:	b002      	add	sp, #8
 80102c2:	bd80      	pop	{r7, pc}

080102c4 <LL_UCPD_RxDisable>:
{
 80102c4:	b580      	push	{r7, lr}
 80102c6:	b082      	sub	sp, #8
 80102c8:	af00      	add	r7, sp, #0
 80102ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	68db      	ldr	r3, [r3, #12]
 80102d0:	2220      	movs	r2, #32
 80102d2:	4393      	bics	r3, r2
 80102d4:	001a      	movs	r2, r3
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	60da      	str	r2, [r3, #12]
}
 80102da:	46c0      	nop			; (mov r8, r8)
 80102dc:	46bd      	mov	sp, r7
 80102de:	b002      	add	sp, #8
 80102e0:	bd80      	pop	{r7, pc}

080102e2 <LL_UCPD_SetRxMode>:
{
 80102e2:	b580      	push	{r7, lr}
 80102e4:	b082      	sub	sp, #8
 80102e6:	af00      	add	r7, sp, #0
 80102e8:	6078      	str	r0, [r7, #4]
 80102ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode);
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	68db      	ldr	r3, [r3, #12]
 80102f0:	2210      	movs	r2, #16
 80102f2:	4393      	bics	r3, r2
 80102f4:	001a      	movs	r2, r3
 80102f6:	683b      	ldr	r3, [r7, #0]
 80102f8:	431a      	orrs	r2, r3
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	60da      	str	r2, [r3, #12]
}
 80102fe:	46c0      	nop			; (mov r8, r8)
 8010300:	46bd      	mov	sp, r7
 8010302:	b002      	add	sp, #8
 8010304:	bd80      	pop	{r7, pc}

08010306 <LL_UCPD_SendHardReset>:
{
 8010306:	b580      	push	{r7, lr}
 8010308:	b082      	sub	sp, #8
 801030a:	af00      	add	r7, sp, #0
 801030c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXHRST);
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	68db      	ldr	r3, [r3, #12]
 8010312:	2208      	movs	r2, #8
 8010314:	431a      	orrs	r2, r3
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	60da      	str	r2, [r3, #12]
}
 801031a:	46c0      	nop			; (mov r8, r8)
 801031c:	46bd      	mov	sp, r7
 801031e:	b002      	add	sp, #8
 8010320:	bd80      	pop	{r7, pc}

08010322 <LL_UCPD_SendMessage>:
{
 8010322:	b580      	push	{r7, lr}
 8010324:	b082      	sub	sp, #8
 8010326:	af00      	add	r7, sp, #0
 8010328:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXSEND);
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	68db      	ldr	r3, [r3, #12]
 801032e:	2204      	movs	r2, #4
 8010330:	431a      	orrs	r2, r3
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	60da      	str	r2, [r3, #12]
}
 8010336:	46c0      	nop			; (mov r8, r8)
 8010338:	46bd      	mov	sp, r7
 801033a:	b002      	add	sp, #8
 801033c:	bd80      	pop	{r7, pc}

0801033e <LL_UCPD_SetTxMode>:
{
 801033e:	b580      	push	{r7, lr}
 8010340:	b082      	sub	sp, #8
 8010342:	af00      	add	r7, sp, #0
 8010344:	6078      	str	r0, [r7, #4]
 8010346:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode);
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	68db      	ldr	r3, [r3, #12]
 801034c:	2203      	movs	r2, #3
 801034e:	4393      	bics	r3, r2
 8010350:	001a      	movs	r2, r3
 8010352:	683b      	ldr	r3, [r7, #0]
 8010354:	431a      	orrs	r2, r3
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	60da      	str	r2, [r3, #12]
}
 801035a:	46c0      	nop			; (mov r8, r8)
 801035c:	46bd      	mov	sp, r7
 801035e:	b002      	add	sp, #8
 8010360:	bd80      	pop	{r7, pc}

08010362 <LL_UCPD_RxDMAEnable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMAEnable(UCPD_TypeDef *UCPDx)
{
 8010362:	b580      	push	{r7, lr}
 8010364:	b082      	sub	sp, #8
 8010366:	af00      	add	r7, sp, #0
 8010368:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	681b      	ldr	r3, [r3, #0]
 801036e:	2280      	movs	r2, #128	; 0x80
 8010370:	05d2      	lsls	r2, r2, #23
 8010372:	431a      	orrs	r2, r3
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	601a      	str	r2, [r3, #0]
}
 8010378:	46c0      	nop			; (mov r8, r8)
 801037a:	46bd      	mov	sp, r7
 801037c:	b002      	add	sp, #8
 801037e:	bd80      	pop	{r7, pc}

08010380 <LL_UCPD_RxDMADisable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMADisable(UCPD_TypeDef *UCPDx)
{
 8010380:	b580      	push	{r7, lr}
 8010382:	b082      	sub	sp, #8
 8010384:	af00      	add	r7, sp, #0
 8010386:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	4a03      	ldr	r2, [pc, #12]	; (801039c <LL_UCPD_RxDMADisable+0x1c>)
 801038e:	401a      	ands	r2, r3
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	601a      	str	r2, [r3, #0]
}
 8010394:	46c0      	nop			; (mov r8, r8)
 8010396:	46bd      	mov	sp, r7
 8010398:	b002      	add	sp, #8
 801039a:	bd80      	pop	{r7, pc}
 801039c:	bfffffff 	.word	0xbfffffff

080103a0 <LL_UCPD_TxDMAEnable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMAEnable(UCPD_TypeDef *UCPDx)
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b082      	sub	sp, #8
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	681b      	ldr	r3, [r3, #0]
 80103ac:	2280      	movs	r2, #128	; 0x80
 80103ae:	0592      	lsls	r2, r2, #22
 80103b0:	431a      	orrs	r2, r3
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	601a      	str	r2, [r3, #0]
}
 80103b6:	46c0      	nop			; (mov r8, r8)
 80103b8:	46bd      	mov	sp, r7
 80103ba:	b002      	add	sp, #8
 80103bc:	bd80      	pop	{r7, pc}
	...

080103c0 <LL_UCPD_TxDMADisable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMADisable(UCPD_TypeDef *UCPDx)
{
 80103c0:	b580      	push	{r7, lr}
 80103c2:	b082      	sub	sp, #8
 80103c4:	af00      	add	r7, sp, #0
 80103c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	681b      	ldr	r3, [r3, #0]
 80103cc:	4a03      	ldr	r2, [pc, #12]	; (80103dc <LL_UCPD_TxDMADisable+0x1c>)
 80103ce:	401a      	ands	r2, r3
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	601a      	str	r2, [r3, #0]
}
 80103d4:	46c0      	nop			; (mov r8, r8)
 80103d6:	46bd      	mov	sp, r7
 80103d8:	b002      	add	sp, #8
 80103da:	bd80      	pop	{r7, pc}
 80103dc:	dfffffff 	.word	0xdfffffff

080103e0 <LL_UCPD_WriteTxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP1_DEBUG
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP2_DEBUG
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_WriteTxOrderSet(UCPD_TypeDef *UCPDx, uint32_t TxOrderSet)
{
 80103e0:	b580      	push	{r7, lr}
 80103e2:	b082      	sub	sp, #8
 80103e4:	af00      	add	r7, sp, #0
 80103e6:	6078      	str	r0, [r7, #4]
 80103e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_ORDSET, TxOrderSet);
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	683a      	ldr	r2, [r7, #0]
 80103ee:	61da      	str	r2, [r3, #28]
}
 80103f0:	46c0      	nop			; (mov r8, r8)
 80103f2:	46bd      	mov	sp, r7
 80103f4:	b002      	add	sp, #8
 80103f6:	bd80      	pop	{r7, pc}

080103f8 <LL_UCPD_WriteTxPaySize>:
  * @param  UCPDx UCPD Instance
  * @param  TxPaySize
  * @retval None.
  */
__STATIC_INLINE void LL_UCPD_WriteTxPaySize(UCPD_TypeDef *UCPDx, uint32_t TxPaySize)
{
 80103f8:	b580      	push	{r7, lr}
 80103fa:	b082      	sub	sp, #8
 80103fc:	af00      	add	r7, sp, #0
 80103fe:	6078      	str	r0, [r7, #4]
 8010400:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_PAYSZ, TxPaySize);
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	683a      	ldr	r2, [r7, #0]
 8010406:	621a      	str	r2, [r3, #32]
}
 8010408:	46c0      	nop			; (mov r8, r8)
 801040a:	46bd      	mov	sp, r7
 801040c:	b002      	add	sp, #8
 801040e:	bd80      	pop	{r7, pc}

08010410 <USBPD_HW_IF_GlobalHwInit>:

/* Private functions ---------------------------------------------------------*/


void USBPD_HW_IF_GlobalHwInit(void)
{
 8010410:	b580      	push	{r7, lr}
 8010412:	af00      	add	r7, sp, #0
  /* PWR register access (for disabling dead battery feature) */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8010414:	2380      	movs	r3, #128	; 0x80
 8010416:	055b      	lsls	r3, r3, #21
 8010418:	0018      	movs	r0, r3
 801041a:	f7ff fe33 	bl	8010084 <LL_APB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
 801041e:	2380      	movs	r3, #128	; 0x80
 8010420:	015b      	lsls	r3, r3, #5
 8010422:	0018      	movs	r0, r3
 8010424:	f7ff fe18 	bl	8010058 <LL_AHB1_GRP1_EnableClock>
}
 8010428:	46c0      	nop			; (mov r8, r8)
 801042a:	46bd      	mov	sp, r7
 801042c:	bd80      	pop	{r7, pc}
	...

08010430 <USBPD_HW_IF_StopBISTMode2>:

#if !defined(USBPDCORE_LIB_NO_PD)
void USBPD_HW_IF_StopBISTMode2(uint8_t PortNum)
{
 8010430:	b580      	push	{r7, lr}
 8010432:	b084      	sub	sp, #16
 8010434:	af00      	add	r7, sp, #0
 8010436:	0002      	movs	r2, r0
 8010438:	1dfb      	adds	r3, r7, #7
 801043a:	701a      	strb	r2, [r3, #0]
  uint32_t  _cr = READ_REG(Ports[PortNum].husbpd->CR) & ~(UCPD_CR_TXMODE | UCPD_CR_TXSEND);
 801043c:	1dfb      	adds	r3, r7, #7
 801043e:	781a      	ldrb	r2, [r3, #0]
 8010440:	4916      	ldr	r1, [pc, #88]	; (801049c <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8010442:	0013      	movs	r3, r2
 8010444:	011b      	lsls	r3, r3, #4
 8010446:	1a9b      	subs	r3, r3, r2
 8010448:	009b      	lsls	r3, r3, #2
 801044a:	585b      	ldr	r3, [r3, r1]
 801044c:	68db      	ldr	r3, [r3, #12]
 801044e:	2207      	movs	r2, #7
 8010450:	4393      	bics	r3, r2
 8010452:	60fb      	str	r3, [r7, #12]

  LL_UCPD_Disable(Ports[PortNum].husbpd);
 8010454:	1dfb      	adds	r3, r7, #7
 8010456:	781a      	ldrb	r2, [r3, #0]
 8010458:	4910      	ldr	r1, [pc, #64]	; (801049c <USBPD_HW_IF_StopBISTMode2+0x6c>)
 801045a:	0013      	movs	r3, r2
 801045c:	011b      	lsls	r3, r3, #4
 801045e:	1a9b      	subs	r3, r3, r2
 8010460:	009b      	lsls	r3, r3, #2
 8010462:	585b      	ldr	r3, [r3, r1]
 8010464:	0018      	movs	r0, r3
 8010466:	f7ff fe48 	bl	80100fa <LL_UCPD_Disable>
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 801046a:	1dfb      	adds	r3, r7, #7
 801046c:	781a      	ldrb	r2, [r3, #0]
 801046e:	490b      	ldr	r1, [pc, #44]	; (801049c <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8010470:	0013      	movs	r3, r2
 8010472:	011b      	lsls	r3, r3, #4
 8010474:	1a9b      	subs	r3, r3, r2
 8010476:	009b      	lsls	r3, r3, #2
 8010478:	585b      	ldr	r3, [r3, r1]
 801047a:	0018      	movs	r0, r3
 801047c:	f7ff fe2e 	bl	80100dc <LL_UCPD_Enable>

  Ports[PortNum].husbpd->CR = _cr;
 8010480:	1dfb      	adds	r3, r7, #7
 8010482:	781a      	ldrb	r2, [r3, #0]
 8010484:	4905      	ldr	r1, [pc, #20]	; (801049c <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8010486:	0013      	movs	r3, r2
 8010488:	011b      	lsls	r3, r3, #4
 801048a:	1a9b      	subs	r3, r3, r2
 801048c:	009b      	lsls	r3, r3, #2
 801048e:	585b      	ldr	r3, [r3, r1]
 8010490:	68fa      	ldr	r2, [r7, #12]
 8010492:	60da      	str	r2, [r3, #12]
}
 8010494:	46c0      	nop			; (mov r8, r8)
 8010496:	46bd      	mov	sp, r7
 8010498:	b004      	add	sp, #16
 801049a:	bd80      	pop	{r7, pc}
 801049c:	20000458 	.word	0x20000458

080104a0 <USBPD_HW_IF_SendBuffer>:

USBPD_StatusTypeDef USBPD_HW_IF_SendBuffer(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint32_t Size)
{
 80104a0:	b590      	push	{r4, r7, lr}
 80104a2:	b08b      	sub	sp, #44	; 0x2c
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	60ba      	str	r2, [r7, #8]
 80104a8:	607b      	str	r3, [r7, #4]
 80104aa:	240f      	movs	r4, #15
 80104ac:	193b      	adds	r3, r7, r4
 80104ae:	1c02      	adds	r2, r0, #0
 80104b0:	701a      	strb	r2, [r3, #0]
 80104b2:	200e      	movs	r0, #14
 80104b4:	183b      	adds	r3, r7, r0
 80104b6:	1c0a      	adds	r2, r1, #0
 80104b8:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_OK;
 80104ba:	2327      	movs	r3, #39	; 0x27
 80104bc:	18fb      	adds	r3, r7, r3
 80104be:	2200      	movs	r2, #0
 80104c0:	701a      	strb	r2, [r3, #0]

  if (USBPD_SOPTYPE_HARD_RESET == Type)
 80104c2:	183b      	adds	r3, r7, r0
 80104c4:	781b      	ldrb	r3, [r3, #0]
 80104c6:	2b05      	cmp	r3, #5
 80104c8:	d10b      	bne.n	80104e2 <USBPD_HW_IF_SendBuffer+0x42>
  {
    LL_UCPD_SendHardReset(Ports[PortNum].husbpd);
 80104ca:	193b      	adds	r3, r7, r4
 80104cc:	781a      	ldrb	r2, [r3, #0]
 80104ce:	499e      	ldr	r1, [pc, #632]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80104d0:	0013      	movs	r3, r2
 80104d2:	011b      	lsls	r3, r3, #4
 80104d4:	1a9b      	subs	r3, r3, r2
 80104d6:	009b      	lsls	r3, r3, #2
 80104d8:	585b      	ldr	r3, [r3, r1]
 80104da:	0018      	movs	r0, r3
 80104dc:	f7ff ff13 	bl	8010306 <LL_UCPD_SendHardReset>
 80104e0:	e12a      	b.n	8010738 <USBPD_HW_IF_SendBuffer+0x298>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80104e2:	f3ef 8310 	mrs	r3, PRIMASK
 80104e6:	61fb      	str	r3, [r7, #28]
  return(result);
 80104e8:	69fb      	ldr	r3, [r7, #28]
  }
  else
  {
    PHY_ENTER_CRITICAL_SECTION()
 80104ea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80104ec:	b672      	cpsid	i
}
 80104ee:	46c0      	nop			; (mov r8, r8)

    /* If RX is ongoing or if a DMA transfer is active then discard the buffer sending */
    if ((Ports[PortNum].RXStatus == USBPD_TRUE) || ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN))
 80104f0:	240f      	movs	r4, #15
 80104f2:	193b      	adds	r3, r7, r4
 80104f4:	781a      	ldrb	r2, [r3, #0]
 80104f6:	4994      	ldr	r1, [pc, #592]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80104f8:	2038      	movs	r0, #56	; 0x38
 80104fa:	0013      	movs	r3, r2
 80104fc:	011b      	lsls	r3, r3, #4
 80104fe:	1a9b      	subs	r3, r3, r2
 8010500:	009b      	lsls	r3, r3, #2
 8010502:	18cb      	adds	r3, r1, r3
 8010504:	181b      	adds	r3, r3, r0
 8010506:	781b      	ldrb	r3, [r3, #0]
 8010508:	b2db      	uxtb	r3, r3
 801050a:	2b01      	cmp	r3, #1
 801050c:	d00e      	beq.n	801052c <USBPD_HW_IF_SendBuffer+0x8c>
 801050e:	193b      	adds	r3, r7, r4
 8010510:	781a      	ldrb	r2, [r3, #0]
 8010512:	498d      	ldr	r1, [pc, #564]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010514:	0013      	movs	r3, r2
 8010516:	011b      	lsls	r3, r3, #4
 8010518:	1a9b      	subs	r3, r3, r2
 801051a:	009b      	lsls	r3, r3, #2
 801051c:	18cb      	adds	r3, r1, r3
 801051e:	3304      	adds	r3, #4
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	2201      	movs	r2, #1
 8010526:	4013      	ands	r3, r2
 8010528:	2b01      	cmp	r3, #1
 801052a:	d10a      	bne.n	8010542 <USBPD_HW_IF_SendBuffer+0xa2>
 801052c:	6a3b      	ldr	r3, [r7, #32]
 801052e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010530:	69bb      	ldr	r3, [r7, #24]
 8010532:	f383 8810 	msr	PRIMASK, r3
}
 8010536:	46c0      	nop			; (mov r8, r8)
    {
      PHY_LEAVE_CRITICAL_SECTION()
      _status = USBPD_ERROR;
 8010538:	2327      	movs	r3, #39	; 0x27
 801053a:	18fb      	adds	r3, r7, r3
 801053c:	2202      	movs	r2, #2
 801053e:	701a      	strb	r2, [r3, #0]
 8010540:	e0fa      	b.n	8010738 <USBPD_HW_IF_SendBuffer+0x298>
 8010542:	6a3b      	ldr	r3, [r7, #32]
 8010544:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010546:	697b      	ldr	r3, [r7, #20]
 8010548:	f383 8810 	msr	PRIMASK, r3
}
 801054c:	46c0      	nop			; (mov r8, r8)
    }
    else
    {
      PHY_LEAVE_CRITICAL_SECTION()

      switch (Type)
 801054e:	230e      	movs	r3, #14
 8010550:	18fb      	adds	r3, r7, r3
 8010552:	781b      	ldrb	r3, [r3, #0]
 8010554:	2b07      	cmp	r3, #7
 8010556:	d871      	bhi.n	801063c <USBPD_HW_IF_SendBuffer+0x19c>
 8010558:	009a      	lsls	r2, r3, #2
 801055a:	4b7c      	ldr	r3, [pc, #496]	; (801074c <USBPD_HW_IF_SendBuffer+0x2ac>)
 801055c:	18d3      	adds	r3, r2, r3
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	469f      	mov	pc, r3
      {
        case USBPD_SOPTYPE_SOP :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP);
 8010562:	240f      	movs	r4, #15
 8010564:	193b      	adds	r3, r7, r4
 8010566:	781a      	ldrb	r2, [r3, #0]
 8010568:	4977      	ldr	r1, [pc, #476]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801056a:	0013      	movs	r3, r2
 801056c:	011b      	lsls	r3, r3, #4
 801056e:	1a9b      	subs	r3, r3, r2
 8010570:	009b      	lsls	r3, r3, #2
 8010572:	585b      	ldr	r3, [r3, r1]
 8010574:	4a76      	ldr	r2, [pc, #472]	; (8010750 <USBPD_HW_IF_SendBuffer+0x2b0>)
 8010576:	0011      	movs	r1, r2
 8010578:	0018      	movs	r0, r3
 801057a:	f7ff ff31 	bl	80103e0 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 801057e:	193b      	adds	r3, r7, r4
 8010580:	781a      	ldrb	r2, [r3, #0]
 8010582:	4971      	ldr	r1, [pc, #452]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010584:	0013      	movs	r3, r2
 8010586:	011b      	lsls	r3, r3, #4
 8010588:	1a9b      	subs	r3, r3, r2
 801058a:	009b      	lsls	r3, r3, #2
 801058c:	585b      	ldr	r3, [r3, r1]
 801058e:	2100      	movs	r1, #0
 8010590:	0018      	movs	r0, r3
 8010592:	f7ff fed4 	bl	801033e <LL_UCPD_SetTxMode>
          break;
 8010596:	e056      	b.n	8010646 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP1 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP1);
 8010598:	240f      	movs	r4, #15
 801059a:	193b      	adds	r3, r7, r4
 801059c:	781a      	ldrb	r2, [r3, #0]
 801059e:	496a      	ldr	r1, [pc, #424]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80105a0:	0013      	movs	r3, r2
 80105a2:	011b      	lsls	r3, r3, #4
 80105a4:	1a9b      	subs	r3, r3, r2
 80105a6:	009b      	lsls	r3, r3, #2
 80105a8:	585b      	ldr	r3, [r3, r1]
 80105aa:	4a6a      	ldr	r2, [pc, #424]	; (8010754 <USBPD_HW_IF_SendBuffer+0x2b4>)
 80105ac:	0011      	movs	r1, r2
 80105ae:	0018      	movs	r0, r3
 80105b0:	f7ff ff16 	bl	80103e0 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 80105b4:	193b      	adds	r3, r7, r4
 80105b6:	781a      	ldrb	r2, [r3, #0]
 80105b8:	4963      	ldr	r1, [pc, #396]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80105ba:	0013      	movs	r3, r2
 80105bc:	011b      	lsls	r3, r3, #4
 80105be:	1a9b      	subs	r3, r3, r2
 80105c0:	009b      	lsls	r3, r3, #2
 80105c2:	585b      	ldr	r3, [r3, r1]
 80105c4:	2100      	movs	r1, #0
 80105c6:	0018      	movs	r0, r3
 80105c8:	f7ff feb9 	bl	801033e <LL_UCPD_SetTxMode>
          break;
 80105cc:	e03b      	b.n	8010646 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP2 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP2);
 80105ce:	240f      	movs	r4, #15
 80105d0:	193b      	adds	r3, r7, r4
 80105d2:	781a      	ldrb	r2, [r3, #0]
 80105d4:	495c      	ldr	r1, [pc, #368]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80105d6:	0013      	movs	r3, r2
 80105d8:	011b      	lsls	r3, r3, #4
 80105da:	1a9b      	subs	r3, r3, r2
 80105dc:	009b      	lsls	r3, r3, #2
 80105de:	585b      	ldr	r3, [r3, r1]
 80105e0:	4a5d      	ldr	r2, [pc, #372]	; (8010758 <USBPD_HW_IF_SendBuffer+0x2b8>)
 80105e2:	0011      	movs	r1, r2
 80105e4:	0018      	movs	r0, r3
 80105e6:	f7ff fefb 	bl	80103e0 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 80105ea:	193b      	adds	r3, r7, r4
 80105ec:	781a      	ldrb	r2, [r3, #0]
 80105ee:	4956      	ldr	r1, [pc, #344]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80105f0:	0013      	movs	r3, r2
 80105f2:	011b      	lsls	r3, r3, #4
 80105f4:	1a9b      	subs	r3, r3, r2
 80105f6:	009b      	lsls	r3, r3, #2
 80105f8:	585b      	ldr	r3, [r3, r1]
 80105fa:	2100      	movs	r1, #0
 80105fc:	0018      	movs	r0, r3
 80105fe:	f7ff fe9e 	bl	801033e <LL_UCPD_SetTxMode>
          break;
 8010602:	e020      	b.n	8010646 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_CABLE_RESET :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_CABLE_RESET);
 8010604:	230f      	movs	r3, #15
 8010606:	18fb      	adds	r3, r7, r3
 8010608:	781a      	ldrb	r2, [r3, #0]
 801060a:	494f      	ldr	r1, [pc, #316]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801060c:	0013      	movs	r3, r2
 801060e:	011b      	lsls	r3, r3, #4
 8010610:	1a9b      	subs	r3, r3, r2
 8010612:	009b      	lsls	r3, r3, #2
 8010614:	585b      	ldr	r3, [r3, r1]
 8010616:	2101      	movs	r1, #1
 8010618:	0018      	movs	r0, r3
 801061a:	f7ff fe90 	bl	801033e <LL_UCPD_SetTxMode>
          break;
 801061e:	e012      	b.n	8010646 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_BIST_MODE_2 :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8010620:	230f      	movs	r3, #15
 8010622:	18fb      	adds	r3, r7, r3
 8010624:	781a      	ldrb	r2, [r3, #0]
 8010626:	4948      	ldr	r1, [pc, #288]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010628:	0013      	movs	r3, r2
 801062a:	011b      	lsls	r3, r3, #4
 801062c:	1a9b      	subs	r3, r3, r2
 801062e:	009b      	lsls	r3, r3, #2
 8010630:	585b      	ldr	r3, [r3, r1]
 8010632:	2102      	movs	r1, #2
 8010634:	0018      	movs	r0, r3
 8010636:	f7ff fe82 	bl	801033e <LL_UCPD_SetTxMode>
          break;
 801063a:	e004      	b.n	8010646 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        default :
          _status = USBPD_ERROR;
 801063c:	2327      	movs	r3, #39	; 0x27
 801063e:	18fb      	adds	r3, r7, r3
 8010640:	2202      	movs	r2, #2
 8010642:	701a      	strb	r2, [r3, #0]
          break;
 8010644:	46c0      	nop			; (mov r8, r8)
      }

      if (USBPD_OK == _status)
 8010646:	2327      	movs	r3, #39	; 0x27
 8010648:	18fb      	adds	r3, r7, r3
 801064a:	781b      	ldrb	r3, [r3, #0]
 801064c:	2b00      	cmp	r3, #0
 801064e:	d173      	bne.n	8010738 <USBPD_HW_IF_SendBuffer+0x298>
      {
#if defined(_LOW_POWER)
        UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
        CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8010650:	200f      	movs	r0, #15
 8010652:	183b      	adds	r3, r7, r0
 8010654:	781a      	ldrb	r2, [r3, #0]
 8010656:	493c      	ldr	r1, [pc, #240]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010658:	0013      	movs	r3, r2
 801065a:	011b      	lsls	r3, r3, #4
 801065c:	1a9b      	subs	r3, r3, r2
 801065e:	009b      	lsls	r3, r3, #2
 8010660:	18cb      	adds	r3, r1, r3
 8010662:	3304      	adds	r3, #4
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	6819      	ldr	r1, [r3, #0]
 8010668:	183b      	adds	r3, r7, r0
 801066a:	781a      	ldrb	r2, [r3, #0]
 801066c:	4836      	ldr	r0, [pc, #216]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801066e:	0013      	movs	r3, r2
 8010670:	011b      	lsls	r3, r3, #4
 8010672:	1a9b      	subs	r3, r3, r2
 8010674:	009b      	lsls	r3, r3, #2
 8010676:	18c3      	adds	r3, r0, r3
 8010678:	3304      	adds	r3, #4
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	2201      	movs	r2, #1
 801067e:	4391      	bics	r1, r2
 8010680:	000a      	movs	r2, r1
 8010682:	601a      	str	r2, [r3, #0]
        while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 8010684:	46c0      	nop			; (mov r8, r8)
 8010686:	200f      	movs	r0, #15
 8010688:	183b      	adds	r3, r7, r0
 801068a:	781a      	ldrb	r2, [r3, #0]
 801068c:	492e      	ldr	r1, [pc, #184]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801068e:	0013      	movs	r3, r2
 8010690:	011b      	lsls	r3, r3, #4
 8010692:	1a9b      	subs	r3, r3, r2
 8010694:	009b      	lsls	r3, r3, #2
 8010696:	18cb      	adds	r3, r1, r3
 8010698:	3304      	adds	r3, #4
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	2201      	movs	r2, #1
 80106a0:	4013      	ands	r3, r2
 80106a2:	2b01      	cmp	r3, #1
 80106a4:	d0ef      	beq.n	8010686 <USBPD_HW_IF_SendBuffer+0x1e6>

        WRITE_REG(Ports[PortNum].hdmatx->CMAR, (uint32_t)pBuffer);
 80106a6:	0004      	movs	r4, r0
 80106a8:	193b      	adds	r3, r7, r4
 80106aa:	781a      	ldrb	r2, [r3, #0]
 80106ac:	4926      	ldr	r1, [pc, #152]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80106ae:	0013      	movs	r3, r2
 80106b0:	011b      	lsls	r3, r3, #4
 80106b2:	1a9b      	subs	r3, r3, r2
 80106b4:	009b      	lsls	r3, r3, #2
 80106b6:	18cb      	adds	r3, r1, r3
 80106b8:	3304      	adds	r3, #4
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	68ba      	ldr	r2, [r7, #8]
 80106be:	60da      	str	r2, [r3, #12]
        WRITE_REG(Ports[PortNum].hdmatx->CNDTR, Size);
 80106c0:	193b      	adds	r3, r7, r4
 80106c2:	781a      	ldrb	r2, [r3, #0]
 80106c4:	4920      	ldr	r1, [pc, #128]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80106c6:	0013      	movs	r3, r2
 80106c8:	011b      	lsls	r3, r3, #4
 80106ca:	1a9b      	subs	r3, r3, r2
 80106cc:	009b      	lsls	r3, r3, #2
 80106ce:	18cb      	adds	r3, r1, r3
 80106d0:	3304      	adds	r3, #4
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	687a      	ldr	r2, [r7, #4]
 80106d6:	605a      	str	r2, [r3, #4]
        SET_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 80106d8:	193b      	adds	r3, r7, r4
 80106da:	781a      	ldrb	r2, [r3, #0]
 80106dc:	491a      	ldr	r1, [pc, #104]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80106de:	0013      	movs	r3, r2
 80106e0:	011b      	lsls	r3, r3, #4
 80106e2:	1a9b      	subs	r3, r3, r2
 80106e4:	009b      	lsls	r3, r3, #2
 80106e6:	18cb      	adds	r3, r1, r3
 80106e8:	3304      	adds	r3, #4
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	6819      	ldr	r1, [r3, #0]
 80106ee:	193b      	adds	r3, r7, r4
 80106f0:	781a      	ldrb	r2, [r3, #0]
 80106f2:	4815      	ldr	r0, [pc, #84]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80106f4:	0013      	movs	r3, r2
 80106f6:	011b      	lsls	r3, r3, #4
 80106f8:	1a9b      	subs	r3, r3, r2
 80106fa:	009b      	lsls	r3, r3, #2
 80106fc:	18c3      	adds	r3, r0, r3
 80106fe:	3304      	adds	r3, #4
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	2201      	movs	r2, #1
 8010704:	430a      	orrs	r2, r1
 8010706:	601a      	str	r2, [r3, #0]

        LL_UCPD_WriteTxPaySize(Ports[PortNum].husbpd, Size);
 8010708:	193b      	adds	r3, r7, r4
 801070a:	781a      	ldrb	r2, [r3, #0]
 801070c:	490e      	ldr	r1, [pc, #56]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801070e:	0013      	movs	r3, r2
 8010710:	011b      	lsls	r3, r3, #4
 8010712:	1a9b      	subs	r3, r3, r2
 8010714:	009b      	lsls	r3, r3, #2
 8010716:	585b      	ldr	r3, [r3, r1]
 8010718:	687a      	ldr	r2, [r7, #4]
 801071a:	0011      	movs	r1, r2
 801071c:	0018      	movs	r0, r3
 801071e:	f7ff fe6b 	bl	80103f8 <LL_UCPD_WriteTxPaySize>
        LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 8010722:	193b      	adds	r3, r7, r4
 8010724:	781a      	ldrb	r2, [r3, #0]
 8010726:	4908      	ldr	r1, [pc, #32]	; (8010748 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010728:	0013      	movs	r3, r2
 801072a:	011b      	lsls	r3, r3, #4
 801072c:	1a9b      	subs	r3, r3, r2
 801072e:	009b      	lsls	r3, r3, #2
 8010730:	585b      	ldr	r3, [r3, r1]
 8010732:	0018      	movs	r0, r3
 8010734:	f7ff fdf5 	bl	8010322 <LL_UCPD_SendMessage>
      }
    }
  }
  return _status;
 8010738:	2327      	movs	r3, #39	; 0x27
 801073a:	18fb      	adds	r3, r7, r3
 801073c:	781b      	ldrb	r3, [r3, #0]
}
 801073e:	0018      	movs	r0, r3
 8010740:	46bd      	mov	sp, r7
 8010742:	b00b      	add	sp, #44	; 0x2c
 8010744:	bd90      	pop	{r4, r7, pc}
 8010746:	46c0      	nop			; (mov r8, r8)
 8010748:	20000458 	.word	0x20000458
 801074c:	0801dd44 	.word	0x0801dd44
 8010750:	0008e318 	.word	0x0008e318
 8010754:	00031b18 	.word	0x00031b18
 8010758:	000360d8 	.word	0x000360d8

0801075c <USBPD_HW_IF_Send_BIST_Pattern>:

void USBPD_HW_IF_Send_BIST_Pattern(uint8_t PortNum)
{
 801075c:	b580      	push	{r7, lr}
 801075e:	b082      	sub	sp, #8
 8010760:	af00      	add	r7, sp, #0
 8010762:	0002      	movs	r2, r0
 8010764:	1dfb      	adds	r3, r7, #7
 8010766:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8010768:	1dfb      	adds	r3, r7, #7
 801076a:	781a      	ldrb	r2, [r3, #0]
 801076c:	490c      	ldr	r1, [pc, #48]	; (80107a0 <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 801076e:	0013      	movs	r3, r2
 8010770:	011b      	lsls	r3, r3, #4
 8010772:	1a9b      	subs	r3, r3, r2
 8010774:	009b      	lsls	r3, r3, #2
 8010776:	585b      	ldr	r3, [r3, r1]
 8010778:	2102      	movs	r1, #2
 801077a:	0018      	movs	r0, r3
 801077c:	f7ff fddf 	bl	801033e <LL_UCPD_SetTxMode>
  LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 8010780:	1dfb      	adds	r3, r7, #7
 8010782:	781a      	ldrb	r2, [r3, #0]
 8010784:	4906      	ldr	r1, [pc, #24]	; (80107a0 <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 8010786:	0013      	movs	r3, r2
 8010788:	011b      	lsls	r3, r3, #4
 801078a:	1a9b      	subs	r3, r3, r2
 801078c:	009b      	lsls	r3, r3, #2
 801078e:	585b      	ldr	r3, [r3, r1]
 8010790:	0018      	movs	r0, r3
 8010792:	f7ff fdc6 	bl	8010322 <LL_UCPD_SendMessage>
}
 8010796:	46c0      	nop			; (mov r8, r8)
 8010798:	46bd      	mov	sp, r7
 801079a:	b002      	add	sp, #8
 801079c:	bd80      	pop	{r7, pc}
 801079e:	46c0      	nop			; (mov r8, r8)
 80107a0:	20000458 	.word	0x20000458

080107a4 <USBPDM1_AssertRp>:
#endif /* !USBPDCORE_LIB_NO_PD */

void USBPDM1_AssertRp(uint8_t PortNum)
{
 80107a4:	b580      	push	{r7, lr}
 80107a6:	b082      	sub	sp, #8
 80107a8:	af00      	add	r7, sp, #0
 80107aa:	0002      	movs	r2, r0
 80107ac:	1dfb      	adds	r3, r7, #7
 80107ae:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80107b0:	2001      	movs	r0, #1
 80107b2:	f7ff fc7d 	bl	80100b0 <LL_APB2_GRP1_EnableClock>
  switch (Ports[PortNum].params->RpResistor)
 80107b6:	1dfb      	adds	r3, r7, #7
 80107b8:	781a      	ldrb	r2, [r3, #0]
 80107ba:	4953      	ldr	r1, [pc, #332]	; (8010908 <USBPDM1_AssertRp+0x164>)
 80107bc:	0013      	movs	r3, r2
 80107be:	011b      	lsls	r3, r3, #4
 80107c0:	1a9b      	subs	r3, r3, r2
 80107c2:	009b      	lsls	r3, r3, #2
 80107c4:	18cb      	adds	r3, r1, r3
 80107c6:	3310      	adds	r3, #16
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	789b      	ldrb	r3, [r3, #2]
 80107cc:	079b      	lsls	r3, r3, #30
 80107ce:	0f9b      	lsrs	r3, r3, #30
 80107d0:	b2db      	uxtb	r3, r3
 80107d2:	2b02      	cmp	r3, #2
 80107d4:	d021      	beq.n	801081a <USBPDM1_AssertRp+0x76>
 80107d6:	dc2f      	bgt.n	8010838 <USBPDM1_AssertRp+0x94>
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d002      	beq.n	80107e2 <USBPDM1_AssertRp+0x3e>
 80107dc:	2b01      	cmp	r3, #1
 80107de:	d00d      	beq.n	80107fc <USBPDM1_AssertRp+0x58>
      break;
    case vRp_3_0A:
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
      break;
    default:
      break;
 80107e0:	e02a      	b.n	8010838 <USBPDM1_AssertRp+0x94>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_DEFAULT);
 80107e2:	1dfb      	adds	r3, r7, #7
 80107e4:	781a      	ldrb	r2, [r3, #0]
 80107e6:	4948      	ldr	r1, [pc, #288]	; (8010908 <USBPDM1_AssertRp+0x164>)
 80107e8:	0013      	movs	r3, r2
 80107ea:	011b      	lsls	r3, r3, #4
 80107ec:	1a9b      	subs	r3, r3, r2
 80107ee:	009b      	lsls	r3, r3, #2
 80107f0:	585b      	ldr	r3, [r3, r1]
 80107f2:	2180      	movs	r1, #128	; 0x80
 80107f4:	0018      	movs	r0, r3
 80107f6:	f7ff fd31 	bl	801025c <LL_UCPD_SetRpResistor>
      break;
 80107fa:	e01e      	b.n	801083a <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 80107fc:	1dfb      	adds	r3, r7, #7
 80107fe:	781a      	ldrb	r2, [r3, #0]
 8010800:	4941      	ldr	r1, [pc, #260]	; (8010908 <USBPDM1_AssertRp+0x164>)
 8010802:	0013      	movs	r3, r2
 8010804:	011b      	lsls	r3, r3, #4
 8010806:	1a9b      	subs	r3, r3, r2
 8010808:	009b      	lsls	r3, r3, #2
 801080a:	585b      	ldr	r3, [r3, r1]
 801080c:	2280      	movs	r2, #128	; 0x80
 801080e:	0052      	lsls	r2, r2, #1
 8010810:	0011      	movs	r1, r2
 8010812:	0018      	movs	r0, r3
 8010814:	f7ff fd22 	bl	801025c <LL_UCPD_SetRpResistor>
      break;
 8010818:	e00f      	b.n	801083a <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 801081a:	1dfb      	adds	r3, r7, #7
 801081c:	781a      	ldrb	r2, [r3, #0]
 801081e:	493a      	ldr	r1, [pc, #232]	; (8010908 <USBPDM1_AssertRp+0x164>)
 8010820:	0013      	movs	r3, r2
 8010822:	011b      	lsls	r3, r3, #4
 8010824:	1a9b      	subs	r3, r3, r2
 8010826:	009b      	lsls	r3, r3, #2
 8010828:	585b      	ldr	r3, [r3, r1]
 801082a:	22c0      	movs	r2, #192	; 0xc0
 801082c:	0052      	lsls	r2, r2, #1
 801082e:	0011      	movs	r1, r2
 8010830:	0018      	movs	r0, r3
 8010832:	f7ff fd13 	bl	801025c <LL_UCPD_SetRpResistor>
      break;
 8010836:	e000      	b.n	801083a <USBPDM1_AssertRp+0x96>
      break;
 8010838:	46c0      	nop			; (mov r8, r8)
  }
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 801083a:	1dfb      	adds	r3, r7, #7
 801083c:	781a      	ldrb	r2, [r3, #0]
 801083e:	4932      	ldr	r1, [pc, #200]	; (8010908 <USBPDM1_AssertRp+0x164>)
 8010840:	0013      	movs	r3, r2
 8010842:	011b      	lsls	r3, r3, #4
 8010844:	1a9b      	subs	r3, r3, r2
 8010846:	009b      	lsls	r3, r3, #2
 8010848:	585b      	ldr	r3, [r3, r1]
 801084a:	2100      	movs	r1, #0
 801084c:	0018      	movs	r0, r3
 801084e:	f7ff fcd1 	bl	80101f4 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8010852:	1dfb      	adds	r3, r7, #7
 8010854:	781a      	ldrb	r2, [r3, #0]
 8010856:	492c      	ldr	r1, [pc, #176]	; (8010908 <USBPDM1_AssertRp+0x164>)
 8010858:	0013      	movs	r3, r2
 801085a:	011b      	lsls	r3, r3, #4
 801085c:	1a9b      	subs	r3, r3, r2
 801085e:	009b      	lsls	r3, r3, #2
 8010860:	585b      	ldr	r3, [r3, r1]
 8010862:	0018      	movs	r0, r3
 8010864:	f7ff fcea 	bl	801023c <LL_UCPD_SetSRCRole>
  if (CCNONE == Ports[PortNum].CCx)
 8010868:	1dfb      	adds	r3, r7, #7
 801086a:	781a      	ldrb	r2, [r3, #0]
 801086c:	4926      	ldr	r1, [pc, #152]	; (8010908 <USBPDM1_AssertRp+0x164>)
 801086e:	0013      	movs	r3, r2
 8010870:	011b      	lsls	r3, r3, #4
 8010872:	1a9b      	subs	r3, r3, r2
 8010874:	009b      	lsls	r3, r3, #2
 8010876:	18cb      	adds	r3, r1, r3
 8010878:	3334      	adds	r3, #52	; 0x34
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	2b00      	cmp	r3, #0
 801087e:	d10e      	bne.n	801089e <USBPDM1_AssertRp+0xfa>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8010880:	1dfb      	adds	r3, r7, #7
 8010882:	781a      	ldrb	r2, [r3, #0]
 8010884:	4920      	ldr	r1, [pc, #128]	; (8010908 <USBPDM1_AssertRp+0x164>)
 8010886:	0013      	movs	r3, r2
 8010888:	011b      	lsls	r3, r3, #4
 801088a:	1a9b      	subs	r3, r3, r2
 801088c:	009b      	lsls	r3, r3, #2
 801088e:	585b      	ldr	r3, [r3, r1]
 8010890:	22c0      	movs	r2, #192	; 0xc0
 8010892:	0112      	lsls	r2, r2, #4
 8010894:	0011      	movs	r1, r2
 8010896:	0018      	movs	r0, r3
 8010898:	f7ff fcac 	bl	80101f4 <LL_UCPD_SetccEnable>
 801089c:	e01b      	b.n	80108d6 <USBPDM1_AssertRp+0x132>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 801089e:	1dfb      	adds	r3, r7, #7
 80108a0:	781a      	ldrb	r2, [r3, #0]
 80108a2:	4919      	ldr	r1, [pc, #100]	; (8010908 <USBPDM1_AssertRp+0x164>)
 80108a4:	0013      	movs	r3, r2
 80108a6:	011b      	lsls	r3, r3, #4
 80108a8:	1a9b      	subs	r3, r3, r2
 80108aa:	009b      	lsls	r3, r3, #2
 80108ac:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 80108ae:	1dfb      	adds	r3, r7, #7
 80108b0:	781a      	ldrb	r2, [r3, #0]
 80108b2:	4915      	ldr	r1, [pc, #84]	; (8010908 <USBPDM1_AssertRp+0x164>)
 80108b4:	0013      	movs	r3, r2
 80108b6:	011b      	lsls	r3, r3, #4
 80108b8:	1a9b      	subs	r3, r3, r2
 80108ba:	009b      	lsls	r3, r3, #2
 80108bc:	18cb      	adds	r3, r1, r3
 80108be:	3334      	adds	r3, #52	; 0x34
 80108c0:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 80108c2:	2b01      	cmp	r3, #1
 80108c4:	d102      	bne.n	80108cc <USBPDM1_AssertRp+0x128>
 80108c6:	2380      	movs	r3, #128	; 0x80
 80108c8:	00db      	lsls	r3, r3, #3
 80108ca:	e001      	b.n	80108d0 <USBPDM1_AssertRp+0x12c>
 80108cc:	2380      	movs	r3, #128	; 0x80
 80108ce:	011b      	lsls	r3, r3, #4
 80108d0:	0019      	movs	r1, r3
 80108d2:	f7ff fc8f 	bl	80101f4 <LL_UCPD_SetccEnable>
  }
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 80108d6:	4b0d      	ldr	r3, [pc, #52]	; (801090c <USBPDM1_AssertRp+0x168>)
 80108d8:	6819      	ldr	r1, [r3, #0]
 80108da:	1dfb      	adds	r3, r7, #7
 80108dc:	781a      	ldrb	r2, [r3, #0]
 80108de:	480a      	ldr	r0, [pc, #40]	; (8010908 <USBPDM1_AssertRp+0x164>)
 80108e0:	0013      	movs	r3, r2
 80108e2:	011b      	lsls	r3, r3, #4
 80108e4:	1a9b      	subs	r3, r3, r2
 80108e6:	009b      	lsls	r3, r3, #2
 80108e8:	581b      	ldr	r3, [r3, r0]
 80108ea:	4a09      	ldr	r2, [pc, #36]	; (8010910 <USBPDM1_AssertRp+0x16c>)
 80108ec:	4293      	cmp	r3, r2
 80108ee:	d102      	bne.n	80108f6 <USBPDM1_AssertRp+0x152>
 80108f0:	2380      	movs	r3, #128	; 0x80
 80108f2:	009b      	lsls	r3, r3, #2
 80108f4:	e001      	b.n	80108fa <USBPDM1_AssertRp+0x156>
 80108f6:	2380      	movs	r3, #128	; 0x80
 80108f8:	00db      	lsls	r3, r3, #3
 80108fa:	4a04      	ldr	r2, [pc, #16]	; (801090c <USBPDM1_AssertRp+0x168>)
 80108fc:	430b      	orrs	r3, r1
 80108fe:	6013      	str	r3, [r2, #0]

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SOURCE);
#endif /* TCPP0203_SUPPORT */
}
 8010900:	46c0      	nop			; (mov r8, r8)
 8010902:	46bd      	mov	sp, r7
 8010904:	b002      	add	sp, #8
 8010906:	bd80      	pop	{r7, pc}
 8010908:	20000458 	.word	0x20000458
 801090c:	40010000 	.word	0x40010000
 8010910:	4000a000 	.word	0x4000a000

08010914 <USBPDM1_DeAssertRp>:

void USBPDM1_DeAssertRp(uint8_t PortNum)
{
 8010914:	b580      	push	{r7, lr}
 8010916:	b082      	sub	sp, #8
 8010918:	af00      	add	r7, sp, #0
 801091a:	0002      	movs	r2, r0
 801091c:	1dfb      	adds	r3, r7, #7
 801091e:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 8010920:	46c0      	nop			; (mov r8, r8)
 8010922:	46bd      	mov	sp, r7
 8010924:	b002      	add	sp, #8
 8010926:	bd80      	pop	{r7, pc}

08010928 <USBPDM1_AssertRd>:

void USBPDM1_AssertRd(uint8_t PortNum)
{
 8010928:	b580      	push	{r7, lr}
 801092a:	b082      	sub	sp, #8
 801092c:	af00      	add	r7, sp, #0
 801092e:	0002      	movs	r2, r0
 8010930:	1dfb      	adds	r3, r7, #7
 8010932:	701a      	strb	r2, [r3, #0]
  LL_UCPD_TypeCDetectionCC2Disable(Ports[PortNum].husbpd);
 8010934:	1dfb      	adds	r3, r7, #7
 8010936:	781a      	ldrb	r2, [r3, #0]
 8010938:	494b      	ldr	r1, [pc, #300]	; (8010a68 <USBPDM1_AssertRd+0x140>)
 801093a:	0013      	movs	r3, r2
 801093c:	011b      	lsls	r3, r3, #4
 801093e:	1a9b      	subs	r3, r3, r2
 8010940:	009b      	lsls	r3, r3, #2
 8010942:	585b      	ldr	r3, [r3, r1]
 8010944:	0018      	movs	r0, r3
 8010946:	f7ff fbf7 	bl	8010138 <LL_UCPD_TypeCDetectionCC2Disable>
  LL_UCPD_TypeCDetectionCC1Disable(Ports[PortNum].husbpd);
 801094a:	1dfb      	adds	r3, r7, #7
 801094c:	781a      	ldrb	r2, [r3, #0]
 801094e:	4946      	ldr	r1, [pc, #280]	; (8010a68 <USBPDM1_AssertRd+0x140>)
 8010950:	0013      	movs	r3, r2
 8010952:	011b      	lsls	r3, r3, #4
 8010954:	1a9b      	subs	r3, r3, r2
 8010956:	009b      	lsls	r3, r3, #2
 8010958:	585b      	ldr	r3, [r3, r1]
 801095a:	0018      	movs	r0, r3
 801095c:	f7ff fc0c 	bl	8010178 <LL_UCPD_TypeCDetectionCC1Disable>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8010960:	2001      	movs	r0, #1
 8010962:	f7ff fba5 	bl	80100b0 <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8010966:	1dfb      	adds	r3, r7, #7
 8010968:	781a      	ldrb	r2, [r3, #0]
 801096a:	493f      	ldr	r1, [pc, #252]	; (8010a68 <USBPDM1_AssertRd+0x140>)
 801096c:	0013      	movs	r3, r2
 801096e:	011b      	lsls	r3, r3, #4
 8010970:	1a9b      	subs	r3, r3, r2
 8010972:	009b      	lsls	r3, r3, #2
 8010974:	585b      	ldr	r3, [r3, r1]
 8010976:	2100      	movs	r1, #0
 8010978:	0018      	movs	r0, r3
 801097a:	f7ff fc3b 	bl	80101f4 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSNKRole(Ports[PortNum].husbpd);
 801097e:	1dfb      	adds	r3, r7, #7
 8010980:	781a      	ldrb	r2, [r3, #0]
 8010982:	4939      	ldr	r1, [pc, #228]	; (8010a68 <USBPDM1_AssertRd+0x140>)
 8010984:	0013      	movs	r3, r2
 8010986:	011b      	lsls	r3, r3, #4
 8010988:	1a9b      	subs	r3, r3, r2
 801098a:	009b      	lsls	r3, r3, #2
 801098c:	585b      	ldr	r3, [r3, r1]
 801098e:	0018      	movs	r0, r3
 8010990:	f7ff fc44 	bl	801021c <LL_UCPD_SetSNKRole>
  if (CCNONE == Ports[PortNum].CCx)
 8010994:	1dfb      	adds	r3, r7, #7
 8010996:	781a      	ldrb	r2, [r3, #0]
 8010998:	4933      	ldr	r1, [pc, #204]	; (8010a68 <USBPDM1_AssertRd+0x140>)
 801099a:	0013      	movs	r3, r2
 801099c:	011b      	lsls	r3, r3, #4
 801099e:	1a9b      	subs	r3, r3, r2
 80109a0:	009b      	lsls	r3, r3, #2
 80109a2:	18cb      	adds	r3, r1, r3
 80109a4:	3334      	adds	r3, #52	; 0x34
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d10e      	bne.n	80109ca <USBPDM1_AssertRd+0xa2>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 80109ac:	1dfb      	adds	r3, r7, #7
 80109ae:	781a      	ldrb	r2, [r3, #0]
 80109b0:	492d      	ldr	r1, [pc, #180]	; (8010a68 <USBPDM1_AssertRd+0x140>)
 80109b2:	0013      	movs	r3, r2
 80109b4:	011b      	lsls	r3, r3, #4
 80109b6:	1a9b      	subs	r3, r3, r2
 80109b8:	009b      	lsls	r3, r3, #2
 80109ba:	585b      	ldr	r3, [r3, r1]
 80109bc:	22c0      	movs	r2, #192	; 0xc0
 80109be:	0112      	lsls	r2, r2, #4
 80109c0:	0011      	movs	r1, r2
 80109c2:	0018      	movs	r0, r3
 80109c4:	f7ff fc16 	bl	80101f4 <LL_UCPD_SetccEnable>
 80109c8:	e01b      	b.n	8010a02 <USBPDM1_AssertRd+0xda>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 80109ca:	1dfb      	adds	r3, r7, #7
 80109cc:	781a      	ldrb	r2, [r3, #0]
 80109ce:	4926      	ldr	r1, [pc, #152]	; (8010a68 <USBPDM1_AssertRd+0x140>)
 80109d0:	0013      	movs	r3, r2
 80109d2:	011b      	lsls	r3, r3, #4
 80109d4:	1a9b      	subs	r3, r3, r2
 80109d6:	009b      	lsls	r3, r3, #2
 80109d8:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 80109da:	1dfb      	adds	r3, r7, #7
 80109dc:	781a      	ldrb	r2, [r3, #0]
 80109de:	4922      	ldr	r1, [pc, #136]	; (8010a68 <USBPDM1_AssertRd+0x140>)
 80109e0:	0013      	movs	r3, r2
 80109e2:	011b      	lsls	r3, r3, #4
 80109e4:	1a9b      	subs	r3, r3, r2
 80109e6:	009b      	lsls	r3, r3, #2
 80109e8:	18cb      	adds	r3, r1, r3
 80109ea:	3334      	adds	r3, #52	; 0x34
 80109ec:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 80109ee:	2b01      	cmp	r3, #1
 80109f0:	d102      	bne.n	80109f8 <USBPDM1_AssertRd+0xd0>
 80109f2:	2380      	movs	r3, #128	; 0x80
 80109f4:	00db      	lsls	r3, r3, #3
 80109f6:	e001      	b.n	80109fc <USBPDM1_AssertRd+0xd4>
 80109f8:	2380      	movs	r3, #128	; 0x80
 80109fa:	011b      	lsls	r3, r3, #4
 80109fc:	0019      	movs	r1, r3
 80109fe:	f7ff fbf9 	bl	80101f4 <LL_UCPD_SetccEnable>
  }

  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8010a02:	4b1a      	ldr	r3, [pc, #104]	; (8010a6c <USBPDM1_AssertRd+0x144>)
 8010a04:	6819      	ldr	r1, [r3, #0]
 8010a06:	1dfb      	adds	r3, r7, #7
 8010a08:	781a      	ldrb	r2, [r3, #0]
 8010a0a:	4817      	ldr	r0, [pc, #92]	; (8010a68 <USBPDM1_AssertRd+0x140>)
 8010a0c:	0013      	movs	r3, r2
 8010a0e:	011b      	lsls	r3, r3, #4
 8010a10:	1a9b      	subs	r3, r3, r2
 8010a12:	009b      	lsls	r3, r3, #2
 8010a14:	581b      	ldr	r3, [r3, r0]
 8010a16:	4a16      	ldr	r2, [pc, #88]	; (8010a70 <USBPDM1_AssertRd+0x148>)
 8010a18:	4293      	cmp	r3, r2
 8010a1a:	d102      	bne.n	8010a22 <USBPDM1_AssertRd+0xfa>
 8010a1c:	2380      	movs	r3, #128	; 0x80
 8010a1e:	009b      	lsls	r3, r3, #2
 8010a20:	e001      	b.n	8010a26 <USBPDM1_AssertRd+0xfe>
 8010a22:	2380      	movs	r3, #128	; 0x80
 8010a24:	00db      	lsls	r3, r3, #3
 8010a26:	4a11      	ldr	r2, [pc, #68]	; (8010a6c <USBPDM1_AssertRd+0x144>)
 8010a28:	430b      	orrs	r3, r1
 8010a2a:	6013      	str	r3, [r2, #0]
  HAL_Delay(1);
 8010a2c:	2001      	movs	r0, #1
 8010a2e:	f7f9 f945 	bl	8009cbc <HAL_Delay>

#ifndef _LOW_POWER
  LL_UCPD_TypeCDetectionCC2Enable(Ports[PortNum].husbpd);
 8010a32:	1dfb      	adds	r3, r7, #7
 8010a34:	781a      	ldrb	r2, [r3, #0]
 8010a36:	490c      	ldr	r1, [pc, #48]	; (8010a68 <USBPDM1_AssertRd+0x140>)
 8010a38:	0013      	movs	r3, r2
 8010a3a:	011b      	lsls	r3, r3, #4
 8010a3c:	1a9b      	subs	r3, r3, r2
 8010a3e:	009b      	lsls	r3, r3, #2
 8010a40:	585b      	ldr	r3, [r3, r1]
 8010a42:	0018      	movs	r0, r3
 8010a44:	f7ff fb68 	bl	8010118 <LL_UCPD_TypeCDetectionCC2Enable>
  LL_UCPD_TypeCDetectionCC1Enable(Ports[PortNum].husbpd);
 8010a48:	1dfb      	adds	r3, r7, #7
 8010a4a:	781a      	ldrb	r2, [r3, #0]
 8010a4c:	4906      	ldr	r1, [pc, #24]	; (8010a68 <USBPDM1_AssertRd+0x140>)
 8010a4e:	0013      	movs	r3, r2
 8010a50:	011b      	lsls	r3, r3, #4
 8010a52:	1a9b      	subs	r3, r3, r2
 8010a54:	009b      	lsls	r3, r3, #2
 8010a56:	585b      	ldr	r3, [r3, r1]
 8010a58:	0018      	movs	r0, r3
 8010a5a:	f7ff fb7d 	bl	8010158 <LL_UCPD_TypeCDetectionCC1Enable>
#endif /* _LOW_POWER */

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SINK);
#endif /* TCPP0203_SUPPORT */
}
 8010a5e:	46c0      	nop			; (mov r8, r8)
 8010a60:	46bd      	mov	sp, r7
 8010a62:	b002      	add	sp, #8
 8010a64:	bd80      	pop	{r7, pc}
 8010a66:	46c0      	nop			; (mov r8, r8)
 8010a68:	20000458 	.word	0x20000458
 8010a6c:	40010000 	.word	0x40010000
 8010a70:	4000a000 	.word	0x4000a000

08010a74 <USBPDM1_DeAssertRd>:

void USBPDM1_DeAssertRd(uint8_t PortNum)
{
 8010a74:	b580      	push	{r7, lr}
 8010a76:	b082      	sub	sp, #8
 8010a78:	af00      	add	r7, sp, #0
 8010a7a:	0002      	movs	r2, r0
 8010a7c:	1dfb      	adds	r3, r7, #7
 8010a7e:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 8010a80:	46c0      	nop			; (mov r8, r8)
 8010a82:	46bd      	mov	sp, r7
 8010a84:	b002      	add	sp, #8
 8010a86:	bd80      	pop	{r7, pc}

08010a88 <USBPDM1_EnterErrorRecovery>:

void USBPDM1_EnterErrorRecovery(uint8_t PortNum)
{
 8010a88:	b580      	push	{r7, lr}
 8010a8a:	b082      	sub	sp, #8
 8010a8c:	af00      	add	r7, sp, #0
 8010a8e:	0002      	movs	r2, r0
 8010a90:	1dfb      	adds	r3, r7, #7
 8010a92:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8010a94:	2001      	movs	r0, #1
 8010a96:	f7ff fb0b 	bl	80100b0 <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8010a9a:	1dfb      	adds	r3, r7, #7
 8010a9c:	781a      	ldrb	r2, [r3, #0]
 8010a9e:	4930      	ldr	r1, [pc, #192]	; (8010b60 <USBPDM1_EnterErrorRecovery+0xd8>)
 8010aa0:	0013      	movs	r3, r2
 8010aa2:	011b      	lsls	r3, r3, #4
 8010aa4:	1a9b      	subs	r3, r3, r2
 8010aa6:	009b      	lsls	r3, r3, #2
 8010aa8:	585b      	ldr	r3, [r3, r1]
 8010aaa:	0018      	movs	r0, r3
 8010aac:	f7ff fbc6 	bl	801023c <LL_UCPD_SetSRCRole>
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_NONE);
 8010ab0:	1dfb      	adds	r3, r7, #7
 8010ab2:	781a      	ldrb	r2, [r3, #0]
 8010ab4:	492a      	ldr	r1, [pc, #168]	; (8010b60 <USBPDM1_EnterErrorRecovery+0xd8>)
 8010ab6:	0013      	movs	r3, r2
 8010ab8:	011b      	lsls	r3, r3, #4
 8010aba:	1a9b      	subs	r3, r3, r2
 8010abc:	009b      	lsls	r3, r3, #2
 8010abe:	585b      	ldr	r3, [r3, r1]
 8010ac0:	2100      	movs	r1, #0
 8010ac2:	0018      	movs	r0, r3
 8010ac4:	f7ff fbca 	bl	801025c <LL_UCPD_SetRpResistor>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8010ac8:	1dfb      	adds	r3, r7, #7
 8010aca:	781a      	ldrb	r2, [r3, #0]
 8010acc:	4924      	ldr	r1, [pc, #144]	; (8010b60 <USBPDM1_EnterErrorRecovery+0xd8>)
 8010ace:	0013      	movs	r3, r2
 8010ad0:	011b      	lsls	r3, r3, #4
 8010ad2:	1a9b      	subs	r3, r3, r2
 8010ad4:	009b      	lsls	r3, r3, #2
 8010ad6:	585b      	ldr	r3, [r3, r1]
 8010ad8:	2100      	movs	r1, #0
 8010ada:	0018      	movs	r0, r3
 8010adc:	f7ff fb8a 	bl	80101f4 <LL_UCPD_SetccEnable>
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8010ae0:	4b20      	ldr	r3, [pc, #128]	; (8010b64 <USBPDM1_EnterErrorRecovery+0xdc>)
 8010ae2:	6819      	ldr	r1, [r3, #0]
 8010ae4:	1dfb      	adds	r3, r7, #7
 8010ae6:	781a      	ldrb	r2, [r3, #0]
 8010ae8:	481d      	ldr	r0, [pc, #116]	; (8010b60 <USBPDM1_EnterErrorRecovery+0xd8>)
 8010aea:	0013      	movs	r3, r2
 8010aec:	011b      	lsls	r3, r3, #4
 8010aee:	1a9b      	subs	r3, r3, r2
 8010af0:	009b      	lsls	r3, r3, #2
 8010af2:	581b      	ldr	r3, [r3, r0]
 8010af4:	4a1c      	ldr	r2, [pc, #112]	; (8010b68 <USBPDM1_EnterErrorRecovery+0xe0>)
 8010af6:	4293      	cmp	r3, r2
 8010af8:	d102      	bne.n	8010b00 <USBPDM1_EnterErrorRecovery+0x78>
 8010afa:	2380      	movs	r3, #128	; 0x80
 8010afc:	009b      	lsls	r3, r3, #2
 8010afe:	e001      	b.n	8010b04 <USBPDM1_EnterErrorRecovery+0x7c>
 8010b00:	2380      	movs	r3, #128	; 0x80
 8010b02:	00db      	lsls	r3, r3, #3
 8010b04:	4a17      	ldr	r2, [pc, #92]	; (8010b64 <USBPDM1_EnterErrorRecovery+0xdc>)
 8010b06:	430b      	orrs	r3, r1
 8010b08:	6013      	str	r3, [r2, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8010b0a:	1dfb      	adds	r3, r7, #7
 8010b0c:	781a      	ldrb	r2, [r3, #0]
 8010b0e:	4914      	ldr	r1, [pc, #80]	; (8010b60 <USBPDM1_EnterErrorRecovery+0xd8>)
 8010b10:	0013      	movs	r3, r2
 8010b12:	011b      	lsls	r3, r3, #4
 8010b14:	1a9b      	subs	r3, r3, r2
 8010b16:	009b      	lsls	r3, r3, #2
 8010b18:	585b      	ldr	r3, [r3, r1]
 8010b1a:	0018      	movs	r0, r3
 8010b1c:	f7ff fbd2 	bl	80102c4 <LL_UCPD_RxDisable>

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8010b20:	1dfb      	adds	r3, r7, #7
 8010b22:	781a      	ldrb	r2, [r3, #0]
 8010b24:	490e      	ldr	r1, [pc, #56]	; (8010b60 <USBPDM1_EnterErrorRecovery+0xd8>)
 8010b26:	0013      	movs	r3, r2
 8010b28:	011b      	lsls	r3, r3, #4
 8010b2a:	1a9b      	subs	r3, r3, r2
 8010b2c:	009b      	lsls	r3, r3, #2
 8010b2e:	18cb      	adds	r3, r1, r3
 8010b30:	330c      	adds	r3, #12
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	7a1b      	ldrb	r3, [r3, #8]
 8010b36:	2202      	movs	r2, #2
 8010b38:	4013      	ands	r3, r2
 8010b3a:	b2db      	uxtb	r3, r3
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d00a      	beq.n	8010b56 <USBPDM1_EnterErrorRecovery+0xce>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 8010b40:	1dfb      	adds	r3, r7, #7
 8010b42:	781a      	ldrb	r2, [r3, #0]
 8010b44:	4906      	ldr	r1, [pc, #24]	; (8010b60 <USBPDM1_EnterErrorRecovery+0xd8>)
 8010b46:	0013      	movs	r3, r2
 8010b48:	011b      	lsls	r3, r3, #4
 8010b4a:	1a9b      	subs	r3, r3, r2
 8010b4c:	009b      	lsls	r3, r3, #2
 8010b4e:	585b      	ldr	r3, [r3, r1]
 8010b50:	0018      	movs	r0, r3
 8010b52:	f7ff fb3f 	bl	80101d4 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */
}
 8010b56:	46c0      	nop			; (mov r8, r8)
 8010b58:	46bd      	mov	sp, r7
 8010b5a:	b002      	add	sp, #8
 8010b5c:	bd80      	pop	{r7, pc}
 8010b5e:	46c0      	nop			; (mov r8, r8)
 8010b60:	20000458 	.word	0x20000458
 8010b64:	40010000 	.word	0x40010000
 8010b68:	4000a000 	.word	0x4000a000

08010b6c <USBPD_HW_IF_EnableRX>:
             UCPD_IMR_RXORDDETIE | UCPD_IMR_RXHRSTDETIE | UCPD_IMR_RXOVRIE | UCPD_IMR_RXMSGENDIE);
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
}

void USBPD_HW_IF_EnableRX(uint8_t PortNum)
{
 8010b6c:	b580      	push	{r7, lr}
 8010b6e:	b082      	sub	sp, #8
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	0002      	movs	r2, r0
 8010b74:	1dfb      	adds	r3, r7, #7
 8010b76:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxEnable(Ports[PortNum].husbpd);
 8010b78:	1dfb      	adds	r3, r7, #7
 8010b7a:	781a      	ldrb	r2, [r3, #0]
 8010b7c:	4906      	ldr	r1, [pc, #24]	; (8010b98 <USBPD_HW_IF_EnableRX+0x2c>)
 8010b7e:	0013      	movs	r3, r2
 8010b80:	011b      	lsls	r3, r3, #4
 8010b82:	1a9b      	subs	r3, r3, r2
 8010b84:	009b      	lsls	r3, r3, #2
 8010b86:	585b      	ldr	r3, [r3, r1]
 8010b88:	0018      	movs	r0, r3
 8010b8a:	f7ff fb8d 	bl	80102a8 <LL_UCPD_RxEnable>
}
 8010b8e:	46c0      	nop			; (mov r8, r8)
 8010b90:	46bd      	mov	sp, r7
 8010b92:	b002      	add	sp, #8
 8010b94:	bd80      	pop	{r7, pc}
 8010b96:	46c0      	nop			; (mov r8, r8)
 8010b98:	20000458 	.word	0x20000458

08010b9c <USBPD_HW_IF_DisableRX>:

void USBPD_HW_IF_DisableRX(uint8_t PortNum)
{
 8010b9c:	b580      	push	{r7, lr}
 8010b9e:	b082      	sub	sp, #8
 8010ba0:	af00      	add	r7, sp, #0
 8010ba2:	0002      	movs	r2, r0
 8010ba4:	1dfb      	adds	r3, r7, #7
 8010ba6:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8010ba8:	1dfb      	adds	r3, r7, #7
 8010baa:	781a      	ldrb	r2, [r3, #0]
 8010bac:	4906      	ldr	r1, [pc, #24]	; (8010bc8 <USBPD_HW_IF_DisableRX+0x2c>)
 8010bae:	0013      	movs	r3, r2
 8010bb0:	011b      	lsls	r3, r3, #4
 8010bb2:	1a9b      	subs	r3, r3, r2
 8010bb4:	009b      	lsls	r3, r3, #2
 8010bb6:	585b      	ldr	r3, [r3, r1]
 8010bb8:	0018      	movs	r0, r3
 8010bba:	f7ff fb83 	bl	80102c4 <LL_UCPD_RxDisable>
}
 8010bbe:	46c0      	nop			; (mov r8, r8)
 8010bc0:	46bd      	mov	sp, r7
 8010bc2:	b002      	add	sp, #8
 8010bc4:	bd80      	pop	{r7, pc}
 8010bc6:	46c0      	nop			; (mov r8, r8)
 8010bc8:	20000458 	.word	0x20000458

08010bcc <HW_SignalAttachement>:

void HW_SignalAttachement(uint8_t PortNum, CCxPin_TypeDef cc)
{
 8010bcc:	b590      	push	{r4, r7, lr}
 8010bce:	b085      	sub	sp, #20
 8010bd0:	af00      	add	r7, sp, #0
 8010bd2:	0002      	movs	r2, r0
 8010bd4:	6039      	str	r1, [r7, #0]
 8010bd6:	1dfb      	adds	r3, r7, #7
 8010bd8:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  uint32_t _temp;

  /* Init timer to detect the reception of goodCRC */
  USBPD_TIM_Init();
 8010bda:	f000 fc65 	bl	80114a8 <USBPD_TIM_Init>

  /* Prepare ucpd to handle PD message
            RX message start listen
            TX prepare the DMA to be transfer ready
            Detection listen only the line corresponding CC=Rd for SRC/SNK */
  Ports[PortNum].hdmatx = USBPD_HW_Init_DMATxInstance(PortNum);
 8010bde:	1dfb      	adds	r3, r7, #7
 8010be0:	781c      	ldrb	r4, [r3, #0]
 8010be2:	1dfb      	adds	r3, r7, #7
 8010be4:	781b      	ldrb	r3, [r3, #0]
 8010be6:	0018      	movs	r0, r3
 8010be8:	f7fe fd32 	bl	800f650 <USBPD_HW_Init_DMATxInstance>
 8010bec:	0001      	movs	r1, r0
 8010bee:	4aa6      	ldr	r2, [pc, #664]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010bf0:	0023      	movs	r3, r4
 8010bf2:	011b      	lsls	r3, r3, #4
 8010bf4:	1b1b      	subs	r3, r3, r4
 8010bf6:	009b      	lsls	r3, r3, #2
 8010bf8:	18d3      	adds	r3, r2, r3
 8010bfa:	3304      	adds	r3, #4
 8010bfc:	6019      	str	r1, [r3, #0]
  Ports[PortNum].hdmarx = USBPD_HW_Init_DMARxInstance(PortNum);
 8010bfe:	1dfb      	adds	r3, r7, #7
 8010c00:	781c      	ldrb	r4, [r3, #0]
 8010c02:	1dfb      	adds	r3, r7, #7
 8010c04:	781b      	ldrb	r3, [r3, #0]
 8010c06:	0018      	movs	r0, r3
 8010c08:	f7fe fcd2 	bl	800f5b0 <USBPD_HW_Init_DMARxInstance>
 8010c0c:	0001      	movs	r1, r0
 8010c0e:	4a9e      	ldr	r2, [pc, #632]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010c10:	0023      	movs	r3, r4
 8010c12:	011b      	lsls	r3, r3, #4
 8010c14:	1b1b      	subs	r3, r3, r4
 8010c16:	009b      	lsls	r3, r3, #2
 8010c18:	18d3      	adds	r3, r2, r3
 8010c1a:	3308      	adds	r3, #8
 8010c1c:	6019      	str	r1, [r3, #0]

  /* Set the RX dma to allow reception */
  _temp = (uint32_t)&Ports[PortNum].husbpd->RXDR;
 8010c1e:	1dfb      	adds	r3, r7, #7
 8010c20:	781a      	ldrb	r2, [r3, #0]
 8010c22:	4999      	ldr	r1, [pc, #612]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010c24:	0013      	movs	r3, r2
 8010c26:	011b      	lsls	r3, r3, #4
 8010c28:	1a9b      	subs	r3, r3, r2
 8010c2a:	009b      	lsls	r3, r3, #2
 8010c2c:	585b      	ldr	r3, [r3, r1]
 8010c2e:	3330      	adds	r3, #48	; 0x30
 8010c30:	60fb      	str	r3, [r7, #12]
  WRITE_REG(Ports[PortNum].hdmarx->CPAR, _temp);
 8010c32:	1dfb      	adds	r3, r7, #7
 8010c34:	781a      	ldrb	r2, [r3, #0]
 8010c36:	4994      	ldr	r1, [pc, #592]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010c38:	0013      	movs	r3, r2
 8010c3a:	011b      	lsls	r3, r3, #4
 8010c3c:	1a9b      	subs	r3, r3, r2
 8010c3e:	009b      	lsls	r3, r3, #2
 8010c40:	18cb      	adds	r3, r1, r3
 8010c42:	3308      	adds	r3, #8
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	68fa      	ldr	r2, [r7, #12]
 8010c48:	609a      	str	r2, [r3, #8]
  WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8010c4a:	1dfb      	adds	r3, r7, #7
 8010c4c:	781a      	ldrb	r2, [r3, #0]
 8010c4e:	498e      	ldr	r1, [pc, #568]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010c50:	0013      	movs	r3, r2
 8010c52:	011b      	lsls	r3, r3, #4
 8010c54:	1a9b      	subs	r3, r3, r2
 8010c56:	009b      	lsls	r3, r3, #2
 8010c58:	18cb      	adds	r3, r1, r3
 8010c5a:	3330      	adds	r3, #48	; 0x30
 8010c5c:	6818      	ldr	r0, [r3, #0]
 8010c5e:	1dfb      	adds	r3, r7, #7
 8010c60:	781a      	ldrb	r2, [r3, #0]
 8010c62:	4989      	ldr	r1, [pc, #548]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010c64:	0013      	movs	r3, r2
 8010c66:	011b      	lsls	r3, r3, #4
 8010c68:	1a9b      	subs	r3, r3, r2
 8010c6a:	009b      	lsls	r3, r3, #2
 8010c6c:	18cb      	adds	r3, r1, r3
 8010c6e:	3308      	adds	r3, #8
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	0002      	movs	r2, r0
 8010c74:	60da      	str	r2, [r3, #12]
  Ports[PortNum].hdmarx->CNDTR = SIZE_MAX_PD_TRANSACTION_UNCHUNK;
 8010c76:	1dfb      	adds	r3, r7, #7
 8010c78:	781a      	ldrb	r2, [r3, #0]
 8010c7a:	4983      	ldr	r1, [pc, #524]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010c7c:	0013      	movs	r3, r2
 8010c7e:	011b      	lsls	r3, r3, #4
 8010c80:	1a9b      	subs	r3, r3, r2
 8010c82:	009b      	lsls	r3, r3, #2
 8010c84:	18cb      	adds	r3, r1, r3
 8010c86:	3308      	adds	r3, #8
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	2284      	movs	r2, #132	; 0x84
 8010c8c:	0052      	lsls	r2, r2, #1
 8010c8e:	605a      	str	r2, [r3, #4]
  Ports[PortNum].hdmarx->CCR |= DMA_CCR_EN;
 8010c90:	1dfb      	adds	r3, r7, #7
 8010c92:	781a      	ldrb	r2, [r3, #0]
 8010c94:	497c      	ldr	r1, [pc, #496]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010c96:	0013      	movs	r3, r2
 8010c98:	011b      	lsls	r3, r3, #4
 8010c9a:	1a9b      	subs	r3, r3, r2
 8010c9c:	009b      	lsls	r3, r3, #2
 8010c9e:	18cb      	adds	r3, r1, r3
 8010ca0:	3308      	adds	r3, #8
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	6819      	ldr	r1, [r3, #0]
 8010ca6:	1dfb      	adds	r3, r7, #7
 8010ca8:	781a      	ldrb	r2, [r3, #0]
 8010caa:	4877      	ldr	r0, [pc, #476]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010cac:	0013      	movs	r3, r2
 8010cae:	011b      	lsls	r3, r3, #4
 8010cb0:	1a9b      	subs	r3, r3, r2
 8010cb2:	009b      	lsls	r3, r3, #2
 8010cb4:	18c3      	adds	r3, r0, r3
 8010cb6:	3308      	adds	r3, #8
 8010cb8:	681b      	ldr	r3, [r3, #0]
 8010cba:	2201      	movs	r2, #1
 8010cbc:	430a      	orrs	r2, r1
 8010cbe:	601a      	str	r2, [r3, #0]

  /* Set the TX dma only UCPD address */
  _temp = (uint32_t)&Ports[PortNum].husbpd->TXDR;
 8010cc0:	1dfb      	adds	r3, r7, #7
 8010cc2:	781a      	ldrb	r2, [r3, #0]
 8010cc4:	4970      	ldr	r1, [pc, #448]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010cc6:	0013      	movs	r3, r2
 8010cc8:	011b      	lsls	r3, r3, #4
 8010cca:	1a9b      	subs	r3, r3, r2
 8010ccc:	009b      	lsls	r3, r3, #2
 8010cce:	585b      	ldr	r3, [r3, r1]
 8010cd0:	3324      	adds	r3, #36	; 0x24
 8010cd2:	60fb      	str	r3, [r7, #12]
  Ports[PortNum].hdmatx->CPAR = _temp;
 8010cd4:	1dfb      	adds	r3, r7, #7
 8010cd6:	781a      	ldrb	r2, [r3, #0]
 8010cd8:	496b      	ldr	r1, [pc, #428]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010cda:	0013      	movs	r3, r2
 8010cdc:	011b      	lsls	r3, r3, #4
 8010cde:	1a9b      	subs	r3, r3, r2
 8010ce0:	009b      	lsls	r3, r3, #2
 8010ce2:	18cb      	adds	r3, r1, r3
 8010ce4:	3304      	adds	r3, #4
 8010ce6:	681b      	ldr	r3, [r3, #0]
 8010ce8:	68fa      	ldr	r2, [r7, #12]
 8010cea:	609a      	str	r2, [r3, #8]
  /* disabled non Rd line set CC line enable */
#define INTERRUPT_MASK  UCPD_IMR_TXMSGDISCIE | UCPD_IMR_TXMSGSENTIE | UCPD_IMR_HRSTDISCIE  | UCPD_IMR_HRSTSENTIE |  \
  UCPD_IMR_TXMSGABTIE  | UCPD_IMR_TXUNDIE     | UCPD_IMR_RXORDDETIE  | UCPD_IMR_RXHRSTDETIE | \
  UCPD_IMR_RXOVRIE     | UCPD_IMR_RXMSGENDIE

  MODIFY_REG(Ports[PortNum].husbpd->IMR, INTERRUPT_MASK, INTERRUPT_MASK);
 8010cec:	1dfb      	adds	r3, r7, #7
 8010cee:	781a      	ldrb	r2, [r3, #0]
 8010cf0:	4965      	ldr	r1, [pc, #404]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010cf2:	0013      	movs	r3, r2
 8010cf4:	011b      	lsls	r3, r3, #4
 8010cf6:	1a9b      	subs	r3, r3, r2
 8010cf8:	009b      	lsls	r3, r3, #2
 8010cfa:	585b      	ldr	r3, [r3, r1]
 8010cfc:	6919      	ldr	r1, [r3, #16]
 8010cfe:	1dfb      	adds	r3, r7, #7
 8010d00:	781a      	ldrb	r2, [r3, #0]
 8010d02:	4861      	ldr	r0, [pc, #388]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010d04:	0013      	movs	r3, r2
 8010d06:	011b      	lsls	r3, r3, #4
 8010d08:	1a9b      	subs	r3, r3, r2
 8010d0a:	009b      	lsls	r3, r3, #2
 8010d0c:	581b      	ldr	r3, [r3, r0]
 8010d0e:	4a5f      	ldr	r2, [pc, #380]	; (8010e8c <HW_SignalAttachement+0x2c0>)
 8010d10:	430a      	orrs	r2, r1
 8010d12:	611a      	str	r2, [r3, #16]
#endif /* !USBPDCORE_LIB_NO_PD */

  /* Handle CC enable */
  Ports[PortNum].CCx = cc;
 8010d14:	1dfb      	adds	r3, r7, #7
 8010d16:	781a      	ldrb	r2, [r3, #0]
 8010d18:	495b      	ldr	r1, [pc, #364]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010d1a:	0013      	movs	r3, r2
 8010d1c:	011b      	lsls	r3, r3, #4
 8010d1e:	1a9b      	subs	r3, r3, r2
 8010d20:	009b      	lsls	r3, r3, #2
 8010d22:	18cb      	adds	r3, r1, r3
 8010d24:	3334      	adds	r3, #52	; 0x34
 8010d26:	683a      	ldr	r2, [r7, #0]
 8010d28:	601a      	str	r2, [r3, #0]

#if !defined(USBPDCORE_LIB_NO_PD)
  /* Set CC pin for PD message */
  LL_UCPD_SetCCPin(Ports[PortNum].husbpd, (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCPIN_CC1 : LL_UCPD_CCPIN_CC2);
 8010d2a:	1dfb      	adds	r3, r7, #7
 8010d2c:	781a      	ldrb	r2, [r3, #0]
 8010d2e:	4956      	ldr	r1, [pc, #344]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010d30:	0013      	movs	r3, r2
 8010d32:	011b      	lsls	r3, r3, #4
 8010d34:	1a9b      	subs	r3, r3, r2
 8010d36:	009b      	lsls	r3, r3, #2
 8010d38:	5858      	ldr	r0, [r3, r1]
 8010d3a:	1dfb      	adds	r3, r7, #7
 8010d3c:	781a      	ldrb	r2, [r3, #0]
 8010d3e:	4952      	ldr	r1, [pc, #328]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010d40:	0013      	movs	r3, r2
 8010d42:	011b      	lsls	r3, r3, #4
 8010d44:	1a9b      	subs	r3, r3, r2
 8010d46:	009b      	lsls	r3, r3, #2
 8010d48:	18cb      	adds	r3, r1, r3
 8010d4a:	3334      	adds	r3, #52	; 0x34
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	2b01      	cmp	r3, #1
 8010d50:	d101      	bne.n	8010d56 <HW_SignalAttachement+0x18a>
 8010d52:	2300      	movs	r3, #0
 8010d54:	e000      	b.n	8010d58 <HW_SignalAttachement+0x18c>
 8010d56:	2340      	movs	r3, #64	; 0x40
 8010d58:	0019      	movs	r1, r3
 8010d5a:	f7ff fa93 	bl	8010284 <LL_UCPD_SetCCPin>
  /* Initialize Vconn management */
  (void)BSP_USBPD_PWR_VCONNInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8010d5e:	1dfb      	adds	r3, r7, #7
 8010d60:	781a      	ldrb	r2, [r3, #0]
 8010d62:	4949      	ldr	r1, [pc, #292]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010d64:	0013      	movs	r3, r2
 8010d66:	011b      	lsls	r3, r3, #4
 8010d68:	1a9b      	subs	r3, r3, r2
 8010d6a:	009b      	lsls	r3, r3, #2
 8010d6c:	18cb      	adds	r3, r1, r3
 8010d6e:	330c      	adds	r3, #12
 8010d70:	681b      	ldr	r3, [r3, #0]
 8010d72:	7a1b      	ldrb	r3, [r3, #8]
 8010d74:	2202      	movs	r2, #2
 8010d76:	4013      	ands	r3, r2
 8010d78:	b2db      	uxtb	r3, r3
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d034      	beq.n	8010de8 <HW_SignalAttachement+0x21c>
  {
    /* Set GPIO to allow the FRSTX handling */
    USBPD_HW_SetFRSSignalling(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
 8010d7e:	1dfb      	adds	r3, r7, #7
 8010d80:	781a      	ldrb	r2, [r3, #0]
 8010d82:	4941      	ldr	r1, [pc, #260]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010d84:	0013      	movs	r3, r2
 8010d86:	011b      	lsls	r3, r3, #4
 8010d88:	1a9b      	subs	r3, r3, r2
 8010d8a:	009b      	lsls	r3, r3, #2
 8010d8c:	18cb      	adds	r3, r1, r3
 8010d8e:	3334      	adds	r3, #52	; 0x34
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	2b01      	cmp	r3, #1
 8010d94:	d101      	bne.n	8010d9a <HW_SignalAttachement+0x1ce>
 8010d96:	2301      	movs	r3, #1
 8010d98:	e000      	b.n	8010d9c <HW_SignalAttachement+0x1d0>
 8010d9a:	2302      	movs	r3, #2
 8010d9c:	1dfa      	adds	r2, r7, #7
 8010d9e:	7812      	ldrb	r2, [r2, #0]
 8010da0:	0019      	movs	r1, r3
 8010da2:	0010      	movs	r0, r2
 8010da4:	f7fe fca4 	bl	800f6f0 <USBPD_HW_SetFRSSignalling>
    LL_UCPD_FRSDetectionEnable(Ports[PortNum].husbpd);
 8010da8:	1dfb      	adds	r3, r7, #7
 8010daa:	781a      	ldrb	r2, [r3, #0]
 8010dac:	4936      	ldr	r1, [pc, #216]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010dae:	0013      	movs	r3, r2
 8010db0:	011b      	lsls	r3, r3, #4
 8010db2:	1a9b      	subs	r3, r3, r2
 8010db4:	009b      	lsls	r3, r3, #2
 8010db6:	585b      	ldr	r3, [r3, r1]
 8010db8:	0018      	movs	r0, r3
 8010dba:	f7ff f9fb 	bl	80101b4 <LL_UCPD_FRSDetectionEnable>
    Ports[PortNum].husbpd->IMR |= UCPD_IMR_FRSEVTIE;
 8010dbe:	1dfb      	adds	r3, r7, #7
 8010dc0:	781a      	ldrb	r2, [r3, #0]
 8010dc2:	4931      	ldr	r1, [pc, #196]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010dc4:	0013      	movs	r3, r2
 8010dc6:	011b      	lsls	r3, r3, #4
 8010dc8:	1a9b      	subs	r3, r3, r2
 8010dca:	009b      	lsls	r3, r3, #2
 8010dcc:	585b      	ldr	r3, [r3, r1]
 8010dce:	6919      	ldr	r1, [r3, #16]
 8010dd0:	1dfb      	adds	r3, r7, #7
 8010dd2:	781a      	ldrb	r2, [r3, #0]
 8010dd4:	482c      	ldr	r0, [pc, #176]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010dd6:	0013      	movs	r3, r2
 8010dd8:	011b      	lsls	r3, r3, #4
 8010dda:	1a9b      	subs	r3, r3, r2
 8010ddc:	009b      	lsls	r3, r3, #2
 8010dde:	581b      	ldr	r3, [r3, r0]
 8010de0:	2280      	movs	r2, #128	; 0x80
 8010de2:	0352      	lsls	r2, r2, #13
 8010de4:	430a      	orrs	r2, r1
 8010de6:	611a      	str	r2, [r3, #16]
  }
#endif /* USBPD_REV30_SUPPORT */

  /* Disable the Resistor on Vconn PIN */
  if (Ports[PortNum].CCx == CC1)
 8010de8:	1dfb      	adds	r3, r7, #7
 8010dea:	781a      	ldrb	r2, [r3, #0]
 8010dec:	4926      	ldr	r1, [pc, #152]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010dee:	0013      	movs	r3, r2
 8010df0:	011b      	lsls	r3, r3, #4
 8010df2:	1a9b      	subs	r3, r3, r2
 8010df4:	009b      	lsls	r3, r3, #2
 8010df6:	18cb      	adds	r3, r1, r3
 8010df8:	3334      	adds	r3, #52	; 0x34
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	2b01      	cmp	r3, #1
 8010dfe:	d10e      	bne.n	8010e1e <HW_SignalAttachement+0x252>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1);
 8010e00:	1dfb      	adds	r3, r7, #7
 8010e02:	781a      	ldrb	r2, [r3, #0]
 8010e04:	4920      	ldr	r1, [pc, #128]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010e06:	0013      	movs	r3, r2
 8010e08:	011b      	lsls	r3, r3, #4
 8010e0a:	1a9b      	subs	r3, r3, r2
 8010e0c:	009b      	lsls	r3, r3, #2
 8010e0e:	585b      	ldr	r3, [r3, r1]
 8010e10:	2280      	movs	r2, #128	; 0x80
 8010e12:	00d2      	lsls	r2, r2, #3
 8010e14:	0011      	movs	r1, r2
 8010e16:	0018      	movs	r0, r3
 8010e18:	f7ff f9ec 	bl	80101f4 <LL_UCPD_SetccEnable>
 8010e1c:	e00d      	b.n	8010e3a <HW_SignalAttachement+0x26e>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC2);
 8010e1e:	1dfb      	adds	r3, r7, #7
 8010e20:	781a      	ldrb	r2, [r3, #0]
 8010e22:	4919      	ldr	r1, [pc, #100]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010e24:	0013      	movs	r3, r2
 8010e26:	011b      	lsls	r3, r3, #4
 8010e28:	1a9b      	subs	r3, r3, r2
 8010e2a:	009b      	lsls	r3, r3, #2
 8010e2c:	585b      	ldr	r3, [r3, r1]
 8010e2e:	2280      	movs	r2, #128	; 0x80
 8010e30:	0112      	lsls	r2, r2, #4
 8010e32:	0011      	movs	r1, r2
 8010e34:	0018      	movs	r0, r3
 8010e36:	f7ff f9dd 	bl	80101f4 <LL_UCPD_SetccEnable>
  }

  /* Prepare the rx processing */
  LL_UCPD_SetRxMode(Ports[PortNum].husbpd, LL_UCPD_RXMODE_NORMAL);
 8010e3a:	1dfb      	adds	r3, r7, #7
 8010e3c:	781a      	ldrb	r2, [r3, #0]
 8010e3e:	4912      	ldr	r1, [pc, #72]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010e40:	0013      	movs	r3, r2
 8010e42:	011b      	lsls	r3, r3, #4
 8010e44:	1a9b      	subs	r3, r3, r2
 8010e46:	009b      	lsls	r3, r3, #2
 8010e48:	585b      	ldr	r3, [r3, r1]
 8010e4a:	2100      	movs	r1, #0
 8010e4c:	0018      	movs	r0, r3
 8010e4e:	f7ff fa48 	bl	80102e2 <LL_UCPD_SetRxMode>
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
 8010e52:	1dfb      	adds	r3, r7, #7
 8010e54:	781a      	ldrb	r2, [r3, #0]
 8010e56:	490c      	ldr	r1, [pc, #48]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010e58:	0013      	movs	r3, r2
 8010e5a:	011b      	lsls	r3, r3, #4
 8010e5c:	1a9b      	subs	r3, r3, r2
 8010e5e:	009b      	lsls	r3, r3, #2
 8010e60:	585b      	ldr	r3, [r3, r1]
 8010e62:	0018      	movs	r0, r3
 8010e64:	f7ff fa7d 	bl	8010362 <LL_UCPD_RxDMAEnable>
  LL_UCPD_TxDMAEnable(Ports[PortNum].husbpd);
 8010e68:	1dfb      	adds	r3, r7, #7
 8010e6a:	781a      	ldrb	r2, [r3, #0]
 8010e6c:	4906      	ldr	r1, [pc, #24]	; (8010e88 <HW_SignalAttachement+0x2bc>)
 8010e6e:	0013      	movs	r3, r2
 8010e70:	011b      	lsls	r3, r3, #4
 8010e72:	1a9b      	subs	r3, r3, r2
 8010e74:	009b      	lsls	r3, r3, #2
 8010e76:	585b      	ldr	r3, [r3, r1]
 8010e78:	0018      	movs	r0, r3
 8010e7a:	f7ff fa91 	bl	80103a0 <LL_UCPD_TxDMAEnable>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 8010e7e:	46c0      	nop			; (mov r8, r8)
 8010e80:	46bd      	mov	sp, r7
 8010e82:	b005      	add	sp, #20
 8010e84:	bd90      	pop	{r4, r7, pc}
 8010e86:	46c0      	nop			; (mov r8, r8)
 8010e88:	20000458 	.word	0x20000458
 8010e8c:	00001e7e 	.word	0x00001e7e

08010e90 <HW_SignalDetachment>:


void HW_SignalDetachment(uint8_t PortNum)
{
 8010e90:	b580      	push	{r7, lr}
 8010e92:	b082      	sub	sp, #8
 8010e94:	af00      	add	r7, sp, #0
 8010e96:	0002      	movs	r2, r0
 8010e98:	1dfb      	adds	r3, r7, #7
 8010e9a:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* stop DMA RX/TX */
  LL_UCPD_RxDMADisable(Ports[PortNum].husbpd);
 8010e9c:	1dfb      	adds	r3, r7, #7
 8010e9e:	781a      	ldrb	r2, [r3, #0]
 8010ea0:	4941      	ldr	r1, [pc, #260]	; (8010fa8 <HW_SignalDetachment+0x118>)
 8010ea2:	0013      	movs	r3, r2
 8010ea4:	011b      	lsls	r3, r3, #4
 8010ea6:	1a9b      	subs	r3, r3, r2
 8010ea8:	009b      	lsls	r3, r3, #2
 8010eaa:	585b      	ldr	r3, [r3, r1]
 8010eac:	0018      	movs	r0, r3
 8010eae:	f7ff fa67 	bl	8010380 <LL_UCPD_RxDMADisable>
  LL_UCPD_TxDMADisable(Ports[PortNum].husbpd);
 8010eb2:	1dfb      	adds	r3, r7, #7
 8010eb4:	781a      	ldrb	r2, [r3, #0]
 8010eb6:	493c      	ldr	r1, [pc, #240]	; (8010fa8 <HW_SignalDetachment+0x118>)
 8010eb8:	0013      	movs	r3, r2
 8010eba:	011b      	lsls	r3, r3, #4
 8010ebc:	1a9b      	subs	r3, r3, r2
 8010ebe:	009b      	lsls	r3, r3, #2
 8010ec0:	585b      	ldr	r3, [r3, r1]
 8010ec2:	0018      	movs	r0, r3
 8010ec4:	f7ff fa7c 	bl	80103c0 <LL_UCPD_TxDMADisable>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8010ec8:	1dfb      	adds	r3, r7, #7
 8010eca:	781a      	ldrb	r2, [r3, #0]
 8010ecc:	4936      	ldr	r1, [pc, #216]	; (8010fa8 <HW_SignalDetachment+0x118>)
 8010ece:	0013      	movs	r3, r2
 8010ed0:	011b      	lsls	r3, r3, #4
 8010ed2:	1a9b      	subs	r3, r3, r2
 8010ed4:	009b      	lsls	r3, r3, #2
 8010ed6:	585b      	ldr	r3, [r3, r1]
 8010ed8:	0018      	movs	r0, r3
 8010eda:	f7ff f9f3 	bl	80102c4 <LL_UCPD_RxDisable>

#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Enable only detection interrupt */
  WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
 8010ede:	1dfb      	adds	r3, r7, #7
 8010ee0:	781a      	ldrb	r2, [r3, #0]
 8010ee2:	4931      	ldr	r1, [pc, #196]	; (8010fa8 <HW_SignalDetachment+0x118>)
 8010ee4:	0013      	movs	r3, r2
 8010ee6:	011b      	lsls	r3, r3, #4
 8010ee8:	1a9b      	subs	r3, r3, r2
 8010eea:	009b      	lsls	r3, r3, #2
 8010eec:	585b      	ldr	r3, [r3, r1]
 8010eee:	22c0      	movs	r2, #192	; 0xc0
 8010ef0:	0212      	lsls	r2, r2, #8
 8010ef2:	611a      	str	r2, [r3, #16]
    /* Enable detection interrupt */
    WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
  }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

  USBPD_HW_DeInit_DMATxInstance(PortNum);
 8010ef4:	1dfb      	adds	r3, r7, #7
 8010ef6:	781b      	ldrb	r3, [r3, #0]
 8010ef8:	0018      	movs	r0, r3
 8010efa:	f7fe fbef 	bl	800f6dc <USBPD_HW_DeInit_DMATxInstance>
  USBPD_HW_DeInit_DMARxInstance(PortNum);
 8010efe:	1dfb      	adds	r3, r7, #7
 8010f00:	781b      	ldrb	r3, [r3, #0]
 8010f02:	0018      	movs	r0, r3
 8010f04:	f7fe fb9a 	bl	800f63c <USBPD_HW_DeInit_DMARxInstance>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8010f08:	1dfb      	adds	r3, r7, #7
 8010f0a:	781a      	ldrb	r2, [r3, #0]
 8010f0c:	4926      	ldr	r1, [pc, #152]	; (8010fa8 <HW_SignalDetachment+0x118>)
 8010f0e:	0013      	movs	r3, r2
 8010f10:	011b      	lsls	r3, r3, #4
 8010f12:	1a9b      	subs	r3, r3, r2
 8010f14:	009b      	lsls	r3, r3, #2
 8010f16:	585b      	ldr	r3, [r3, r1]
 8010f18:	22c0      	movs	r2, #192	; 0xc0
 8010f1a:	0112      	lsls	r2, r2, #4
 8010f1c:	0011      	movs	r1, r2
 8010f1e:	0018      	movs	r0, r3
 8010f20:	f7ff f968 	bl	80101f4 <LL_UCPD_SetccEnable>

  if (USBPD_PORTPOWERROLE_SNK == Ports[PortNum].params->PE_PowerRole)
 8010f24:	1dfb      	adds	r3, r7, #7
 8010f26:	781a      	ldrb	r2, [r3, #0]
 8010f28:	491f      	ldr	r1, [pc, #124]	; (8010fa8 <HW_SignalDetachment+0x118>)
 8010f2a:	0013      	movs	r3, r2
 8010f2c:	011b      	lsls	r3, r3, #4
 8010f2e:	1a9b      	subs	r3, r3, r2
 8010f30:	009b      	lsls	r3, r3, #2
 8010f32:	18cb      	adds	r3, r1, r3
 8010f34:	3310      	adds	r3, #16
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	781b      	ldrb	r3, [r3, #0]
 8010f3a:	2204      	movs	r2, #4
 8010f3c:	4013      	ands	r3, r2
 8010f3e:	b2db      	uxtb	r3, r3
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	d104      	bne.n	8010f4e <HW_SignalDetachment+0xbe>
#if defined(_VCONN_SUPPORT)
    /* DeInitialize Vconn management */
    (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
    /* DeInitialise VBUS power */
    (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8010f44:	1dfb      	adds	r3, r7, #7
 8010f46:	781b      	ldrb	r3, [r3, #0]
 8010f48:	0018      	movs	r0, r3
 8010f4a:	f005 f887 	bl	801605c <BSP_USBPD_PWR_VBUSDeInit>
  }

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8010f4e:	1dfb      	adds	r3, r7, #7
 8010f50:	781a      	ldrb	r2, [r3, #0]
 8010f52:	4915      	ldr	r1, [pc, #84]	; (8010fa8 <HW_SignalDetachment+0x118>)
 8010f54:	0013      	movs	r3, r2
 8010f56:	011b      	lsls	r3, r3, #4
 8010f58:	1a9b      	subs	r3, r3, r2
 8010f5a:	009b      	lsls	r3, r3, #2
 8010f5c:	18cb      	adds	r3, r1, r3
 8010f5e:	330c      	adds	r3, #12
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	7a1b      	ldrb	r3, [r3, #8]
 8010f64:	2202      	movs	r2, #2
 8010f66:	4013      	ands	r3, r2
 8010f68:	b2db      	uxtb	r3, r3
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d00a      	beq.n	8010f84 <HW_SignalDetachment+0xf4>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 8010f6e:	1dfb      	adds	r3, r7, #7
 8010f70:	781a      	ldrb	r2, [r3, #0]
 8010f72:	490d      	ldr	r1, [pc, #52]	; (8010fa8 <HW_SignalDetachment+0x118>)
 8010f74:	0013      	movs	r3, r2
 8010f76:	011b      	lsls	r3, r3, #4
 8010f78:	1a9b      	subs	r3, r3, r2
 8010f7a:	009b      	lsls	r3, r3, #2
 8010f7c:	585b      	ldr	r3, [r3, r1]
 8010f7e:	0018      	movs	r0, r3
 8010f80:	f7ff f928 	bl	80101d4 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */

#endif /* !USBPDCORE_LIB_NO_PD */
  Ports[PortNum].CCx = CCNONE;
 8010f84:	1dfb      	adds	r3, r7, #7
 8010f86:	781a      	ldrb	r2, [r3, #0]
 8010f88:	4907      	ldr	r1, [pc, #28]	; (8010fa8 <HW_SignalDetachment+0x118>)
 8010f8a:	0013      	movs	r3, r2
 8010f8c:	011b      	lsls	r3, r3, #4
 8010f8e:	1a9b      	subs	r3, r3, r2
 8010f90:	009b      	lsls	r3, r3, #2
 8010f92:	18cb      	adds	r3, r1, r3
 8010f94:	3334      	adds	r3, #52	; 0x34
 8010f96:	2200      	movs	r2, #0
 8010f98:	601a      	str	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* DeInit timer to detect the reception of goodCRC */
  USBPD_TIM_DeInit();
 8010f9a:	f000 fb25 	bl	80115e8 <USBPD_TIM_DeInit>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 8010f9e:	46c0      	nop			; (mov r8, r8)
 8010fa0:	46bd      	mov	sp, r7
 8010fa2:	b002      	add	sp, #8
 8010fa4:	bd80      	pop	{r7, pc}
 8010fa6:	46c0      	nop			; (mov r8, r8)
 8010fa8:	20000458 	.word	0x20000458

08010fac <USBPD_HW_IF_SetResistor_SinkTxNG>:

void USBPD_HW_IF_SetResistor_SinkTxNG(uint8_t PortNum)
{
 8010fac:	b580      	push	{r7, lr}
 8010fae:	b082      	sub	sp, #8
 8010fb0:	af00      	add	r7, sp, #0
 8010fb2:	0002      	movs	r2, r0
 8010fb4:	1dfb      	adds	r3, r7, #7
 8010fb6:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 1.5A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8010fb8:	1dfb      	adds	r3, r7, #7
 8010fba:	781a      	ldrb	r2, [r3, #0]
 8010fbc:	4907      	ldr	r1, [pc, #28]	; (8010fdc <USBPD_HW_IF_SetResistor_SinkTxNG+0x30>)
 8010fbe:	0013      	movs	r3, r2
 8010fc0:	011b      	lsls	r3, r3, #4
 8010fc2:	1a9b      	subs	r3, r3, r2
 8010fc4:	009b      	lsls	r3, r3, #2
 8010fc6:	585b      	ldr	r3, [r3, r1]
 8010fc8:	2280      	movs	r2, #128	; 0x80
 8010fca:	0052      	lsls	r2, r2, #1
 8010fcc:	0011      	movs	r1, r2
 8010fce:	0018      	movs	r0, r3
 8010fd0:	f7ff f944 	bl	801025c <LL_UCPD_SetRpResistor>
}
 8010fd4:	46c0      	nop			; (mov r8, r8)
 8010fd6:	46bd      	mov	sp, r7
 8010fd8:	b002      	add	sp, #8
 8010fda:	bd80      	pop	{r7, pc}
 8010fdc:	20000458 	.word	0x20000458

08010fe0 <USBPD_HW_IF_SetResistor_SinkTxOK>:

void USBPD_HW_IF_SetResistor_SinkTxOK(uint8_t PortNum)
{
 8010fe0:	b580      	push	{r7, lr}
 8010fe2:	b082      	sub	sp, #8
 8010fe4:	af00      	add	r7, sp, #0
 8010fe6:	0002      	movs	r2, r0
 8010fe8:	1dfb      	adds	r3, r7, #7
 8010fea:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 3.0A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8010fec:	1dfb      	adds	r3, r7, #7
 8010fee:	781a      	ldrb	r2, [r3, #0]
 8010ff0:	4907      	ldr	r1, [pc, #28]	; (8011010 <USBPD_HW_IF_SetResistor_SinkTxOK+0x30>)
 8010ff2:	0013      	movs	r3, r2
 8010ff4:	011b      	lsls	r3, r3, #4
 8010ff6:	1a9b      	subs	r3, r3, r2
 8010ff8:	009b      	lsls	r3, r3, #2
 8010ffa:	585b      	ldr	r3, [r3, r1]
 8010ffc:	22c0      	movs	r2, #192	; 0xc0
 8010ffe:	0052      	lsls	r2, r2, #1
 8011000:	0011      	movs	r1, r2
 8011002:	0018      	movs	r0, r3
 8011004:	f7ff f92a 	bl	801025c <LL_UCPD_SetRpResistor>
}
 8011008:	46c0      	nop			; (mov r8, r8)
 801100a:	46bd      	mov	sp, r7
 801100c:	b002      	add	sp, #8
 801100e:	bd80      	pop	{r7, pc}
 8011010:	20000458 	.word	0x20000458

08011014 <USBPD_HW_IF_IsResistor_SinkTxOk>:

uint8_t USBPD_HW_IF_IsResistor_SinkTxOk(uint8_t PortNum)
{
 8011014:	b580      	push	{r7, lr}
 8011016:	b082      	sub	sp, #8
 8011018:	af00      	add	r7, sp, #0
 801101a:	0002      	movs	r2, r0
 801101c:	1dfb      	adds	r3, r7, #7
 801101e:	701a      	strb	r2, [r3, #0]

  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, (UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS));
#endif /* _LOW_POWER */

  switch (Ports[PortNum].CCx)
 8011020:	1dfb      	adds	r3, r7, #7
 8011022:	781a      	ldrb	r2, [r3, #0]
 8011024:	491c      	ldr	r1, [pc, #112]	; (8011098 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8011026:	0013      	movs	r3, r2
 8011028:	011b      	lsls	r3, r3, #4
 801102a:	1a9b      	subs	r3, r3, r2
 801102c:	009b      	lsls	r3, r3, #2
 801102e:	18cb      	adds	r3, r1, r3
 8011030:	3334      	adds	r3, #52	; 0x34
 8011032:	681b      	ldr	r3, [r3, #0]
 8011034:	2b01      	cmp	r3, #1
 8011036:	d002      	beq.n	801103e <USBPD_HW_IF_IsResistor_SinkTxOk+0x2a>
 8011038:	2b02      	cmp	r3, #2
 801103a:	d012      	beq.n	8011062 <USBPD_HW_IF_IsResistor_SinkTxOk+0x4e>
      {
        return USBPD_TRUE;
      }
      break;
    default:
      break;
 801103c:	e026      	b.n	801108c <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) == LL_UCPD_SNK_CC1_VRP30A)
 801103e:	1dfb      	adds	r3, r7, #7
 8011040:	781a      	ldrb	r2, [r3, #0]
 8011042:	4915      	ldr	r1, [pc, #84]	; (8011098 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8011044:	0013      	movs	r3, r2
 8011046:	011b      	lsls	r3, r3, #4
 8011048:	1a9b      	subs	r3, r3, r2
 801104a:	009b      	lsls	r3, r3, #2
 801104c:	585b      	ldr	r3, [r3, r1]
 801104e:	695a      	ldr	r2, [r3, #20]
 8011050:	23c0      	movs	r3, #192	; 0xc0
 8011052:	029b      	lsls	r3, r3, #10
 8011054:	401a      	ands	r2, r3
 8011056:	23c0      	movs	r3, #192	; 0xc0
 8011058:	029b      	lsls	r3, r3, #10
 801105a:	429a      	cmp	r2, r3
 801105c:	d113      	bne.n	8011086 <USBPD_HW_IF_IsResistor_SinkTxOk+0x72>
        return USBPD_TRUE;
 801105e:	2301      	movs	r3, #1
 8011060:	e015      	b.n	801108e <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) == LL_UCPD_SNK_CC2_VRP30A)
 8011062:	1dfb      	adds	r3, r7, #7
 8011064:	781a      	ldrb	r2, [r3, #0]
 8011066:	490c      	ldr	r1, [pc, #48]	; (8011098 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8011068:	0013      	movs	r3, r2
 801106a:	011b      	lsls	r3, r3, #4
 801106c:	1a9b      	subs	r3, r3, r2
 801106e:	009b      	lsls	r3, r3, #2
 8011070:	585b      	ldr	r3, [r3, r1]
 8011072:	695a      	ldr	r2, [r3, #20]
 8011074:	23c0      	movs	r3, #192	; 0xc0
 8011076:	031b      	lsls	r3, r3, #12
 8011078:	401a      	ands	r2, r3
 801107a:	23c0      	movs	r3, #192	; 0xc0
 801107c:	031b      	lsls	r3, r3, #12
 801107e:	429a      	cmp	r2, r3
 8011080:	d103      	bne.n	801108a <USBPD_HW_IF_IsResistor_SinkTxOk+0x76>
        return USBPD_TRUE;
 8011082:	2301      	movs	r3, #1
 8011084:	e003      	b.n	801108e <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      break;
 8011086:	46c0      	nop			; (mov r8, r8)
 8011088:	e000      	b.n	801108c <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      break;
 801108a:	46c0      	nop			; (mov r8, r8)
  }

  return USBPD_FALSE;
 801108c:	2300      	movs	r3, #0
}
 801108e:	0018      	movs	r0, r3
 8011090:	46bd      	mov	sp, r7
 8011092:	b002      	add	sp, #8
 8011094:	bd80      	pop	{r7, pc}
 8011096:	46c0      	nop			; (mov r8, r8)
 8011098:	20000458 	.word	0x20000458

0801109c <USBPD_HW_IF_FastRoleSwapSignalling>:

void USBPD_HW_IF_FastRoleSwapSignalling(uint8_t PortNum)
{
 801109c:	b580      	push	{r7, lr}
 801109e:	b082      	sub	sp, #8
 80110a0:	af00      	add	r7, sp, #0
 80110a2:	0002      	movs	r2, r0
 80110a4:	1dfb      	adds	r3, r7, #7
 80110a6:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SignalFRSTX(Ports[PortNum].husbpd);
 80110a8:	1dfb      	adds	r3, r7, #7
 80110aa:	781a      	ldrb	r2, [r3, #0]
 80110ac:	4906      	ldr	r1, [pc, #24]	; (80110c8 <USBPD_HW_IF_FastRoleSwapSignalling+0x2c>)
 80110ae:	0013      	movs	r3, r2
 80110b0:	011b      	lsls	r3, r3, #4
 80110b2:	1a9b      	subs	r3, r3, r2
 80110b4:	009b      	lsls	r3, r3, #2
 80110b6:	585b      	ldr	r3, [r3, r1]
 80110b8:	0018      	movs	r0, r3
 80110ba:	f7ff f86c 	bl	8010196 <LL_UCPD_SignalFRSTX>
}
 80110be:	46c0      	nop			; (mov r8, r8)
 80110c0:	46bd      	mov	sp, r7
 80110c2:	b002      	add	sp, #8
 80110c4:	bd80      	pop	{r7, pc}
 80110c6:	46c0      	nop			; (mov r8, r8)
 80110c8:	20000458 	.word	0x20000458

080110cc <HW_IF_PWR_GetVoltage>:
  UNUSED(voltage);
  return USBPD_OK;
}

uint16_t HW_IF_PWR_GetVoltage(uint8_t PortNum)
{
 80110cc:	b580      	push	{r7, lr}
 80110ce:	b084      	sub	sp, #16
 80110d0:	af00      	add	r7, sp, #0
 80110d2:	0002      	movs	r2, r0
 80110d4:	1dfb      	adds	r3, r7, #7
 80110d6:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;
  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 80110d8:	1dfb      	adds	r3, r7, #7
 80110da:	781b      	ldrb	r3, [r3, #0]
 80110dc:	220c      	movs	r2, #12
 80110de:	18ba      	adds	r2, r7, r2
 80110e0:	0011      	movs	r1, r2
 80110e2:	0018      	movs	r0, r3
 80110e4:	f004 ffd8 	bl	8016098 <BSP_USBPD_PWR_VBUSGetVoltage>
  return (uint16_t)_voltage;
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	b29b      	uxth	r3, r3
}
 80110ec:	0018      	movs	r0, r3
 80110ee:	46bd      	mov	sp, r7
 80110f0:	b004      	add	sp, #16
 80110f2:	bd80      	pop	{r7, pc}

080110f4 <HW_IF_PWR_GetCurrent>:

int16_t HW_IF_PWR_GetCurrent(uint8_t PortNum)
{
 80110f4:	b580      	push	{r7, lr}
 80110f6:	b084      	sub	sp, #16
 80110f8:	af00      	add	r7, sp, #0
 80110fa:	0002      	movs	r2, r0
 80110fc:	1dfb      	adds	r3, r7, #7
 80110fe:	701a      	strb	r2, [r3, #0]
  int32_t _current;
  BSP_USBPD_PWR_VBUSGetCurrent(PortNum, &_current);
 8011100:	1dfb      	adds	r3, r7, #7
 8011102:	781b      	ldrb	r3, [r3, #0]
 8011104:	220c      	movs	r2, #12
 8011106:	18ba      	adds	r2, r7, r2
 8011108:	0011      	movs	r1, r2
 801110a:	0018      	movs	r0, r3
 801110c:	f005 f800 	bl	8016110 <BSP_USBPD_PWR_VBUSGetCurrent>
  return (int16_t)_current;
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	b21b      	sxth	r3, r3
}
 8011114:	0018      	movs	r0, r3
 8011116:	46bd      	mov	sp, r7
 8011118:	b004      	add	sp, #16
 801111a:	bd80      	pop	{r7, pc}

0801111c <LL_APB2_GRP1_EnableClock>:
{
 801111c:	b580      	push	{r7, lr}
 801111e:	b084      	sub	sp, #16
 8011120:	af00      	add	r7, sp, #0
 8011122:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 8011124:	4b07      	ldr	r3, [pc, #28]	; (8011144 <LL_APB2_GRP1_EnableClock+0x28>)
 8011126:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8011128:	4b06      	ldr	r3, [pc, #24]	; (8011144 <LL_APB2_GRP1_EnableClock+0x28>)
 801112a:	687a      	ldr	r2, [r7, #4]
 801112c:	430a      	orrs	r2, r1
 801112e:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8011130:	4b04      	ldr	r3, [pc, #16]	; (8011144 <LL_APB2_GRP1_EnableClock+0x28>)
 8011132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011134:	687a      	ldr	r2, [r7, #4]
 8011136:	4013      	ands	r3, r2
 8011138:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801113a:	68fb      	ldr	r3, [r7, #12]
}
 801113c:	46c0      	nop			; (mov r8, r8)
 801113e:	46bd      	mov	sp, r7
 8011140:	b004      	add	sp, #16
 8011142:	bd80      	pop	{r7, pc}
 8011144:	40021000 	.word	0x40021000

08011148 <LL_APB2_GRP1_DisableClock>:
{
 8011148:	b580      	push	{r7, lr}
 801114a:	b082      	sub	sp, #8
 801114c:	af00      	add	r7, sp, #0
 801114e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APBENR2, Periphs);
 8011150:	4b05      	ldr	r3, [pc, #20]	; (8011168 <LL_APB2_GRP1_DisableClock+0x20>)
 8011152:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	43d9      	mvns	r1, r3
 8011158:	4b03      	ldr	r3, [pc, #12]	; (8011168 <LL_APB2_GRP1_DisableClock+0x20>)
 801115a:	400a      	ands	r2, r1
 801115c:	641a      	str	r2, [r3, #64]	; 0x40
}
 801115e:	46c0      	nop			; (mov r8, r8)
 8011160:	46bd      	mov	sp, r7
 8011162:	b002      	add	sp, #8
 8011164:	bd80      	pop	{r7, pc}
 8011166:	46c0      	nop			; (mov r8, r8)
 8011168:	40021000 	.word	0x40021000

0801116c <LL_TIM_EnableCounter>:
{
 801116c:	b580      	push	{r7, lr}
 801116e:	b082      	sub	sp, #8
 8011170:	af00      	add	r7, sp, #0
 8011172:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	2201      	movs	r2, #1
 801117a:	431a      	orrs	r2, r3
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	601a      	str	r2, [r3, #0]
}
 8011180:	46c0      	nop			; (mov r8, r8)
 8011182:	46bd      	mov	sp, r7
 8011184:	b002      	add	sp, #8
 8011186:	bd80      	pop	{r7, pc}

08011188 <LL_TIM_SetCounterMode>:
{
 8011188:	b580      	push	{r7, lr}
 801118a:	b082      	sub	sp, #8
 801118c:	af00      	add	r7, sp, #0
 801118e:	6078      	str	r0, [r7, #4]
 8011190:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	2270      	movs	r2, #112	; 0x70
 8011198:	4393      	bics	r3, r2
 801119a:	001a      	movs	r2, r3
 801119c:	683b      	ldr	r3, [r7, #0]
 801119e:	431a      	orrs	r2, r3
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	601a      	str	r2, [r3, #0]
}
 80111a4:	46c0      	nop			; (mov r8, r8)
 80111a6:	46bd      	mov	sp, r7
 80111a8:	b002      	add	sp, #8
 80111aa:	bd80      	pop	{r7, pc}

080111ac <LL_TIM_SetPrescaler>:
{
 80111ac:	b580      	push	{r7, lr}
 80111ae:	b082      	sub	sp, #8
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	6078      	str	r0, [r7, #4]
 80111b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	683a      	ldr	r2, [r7, #0]
 80111ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80111bc:	46c0      	nop			; (mov r8, r8)
 80111be:	46bd      	mov	sp, r7
 80111c0:	b002      	add	sp, #8
 80111c2:	bd80      	pop	{r7, pc}

080111c4 <LL_TIM_GetPrescaler>:
{
 80111c4:	b580      	push	{r7, lr}
 80111c6:	b082      	sub	sp, #8
 80111c8:	af00      	add	r7, sp, #0
 80111ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->PSC));
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 80111d0:	0018      	movs	r0, r3
 80111d2:	46bd      	mov	sp, r7
 80111d4:	b002      	add	sp, #8
 80111d6:	bd80      	pop	{r7, pc}

080111d8 <LL_TIM_SetAutoReload>:
{
 80111d8:	b580      	push	{r7, lr}
 80111da:	b082      	sub	sp, #8
 80111dc:	af00      	add	r7, sp, #0
 80111de:	6078      	str	r0, [r7, #4]
 80111e0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	683a      	ldr	r2, [r7, #0]
 80111e6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80111e8:	46c0      	nop			; (mov r8, r8)
 80111ea:	46bd      	mov	sp, r7
 80111ec:	b002      	add	sp, #8
 80111ee:	bd80      	pop	{r7, pc}

080111f0 <LL_TIM_OC_SetMode>:
{
 80111f0:	b580      	push	{r7, lr}
 80111f2:	b086      	sub	sp, #24
 80111f4:	af00      	add	r7, sp, #0
 80111f6:	60f8      	str	r0, [r7, #12]
 80111f8:	60b9      	str	r1, [r7, #8]
 80111fa:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80111fc:	68bb      	ldr	r3, [r7, #8]
 80111fe:	2b01      	cmp	r3, #1
 8011200:	d02c      	beq.n	801125c <LL_TIM_OC_SetMode+0x6c>
 8011202:	68bb      	ldr	r3, [r7, #8]
 8011204:	2b04      	cmp	r3, #4
 8011206:	d027      	beq.n	8011258 <LL_TIM_OC_SetMode+0x68>
 8011208:	68bb      	ldr	r3, [r7, #8]
 801120a:	2b10      	cmp	r3, #16
 801120c:	d022      	beq.n	8011254 <LL_TIM_OC_SetMode+0x64>
 801120e:	68bb      	ldr	r3, [r7, #8]
 8011210:	2b40      	cmp	r3, #64	; 0x40
 8011212:	d01d      	beq.n	8011250 <LL_TIM_OC_SetMode+0x60>
 8011214:	68ba      	ldr	r2, [r7, #8]
 8011216:	2380      	movs	r3, #128	; 0x80
 8011218:	005b      	lsls	r3, r3, #1
 801121a:	429a      	cmp	r2, r3
 801121c:	d016      	beq.n	801124c <LL_TIM_OC_SetMode+0x5c>
 801121e:	68ba      	ldr	r2, [r7, #8]
 8011220:	2380      	movs	r3, #128	; 0x80
 8011222:	00db      	lsls	r3, r3, #3
 8011224:	429a      	cmp	r2, r3
 8011226:	d00f      	beq.n	8011248 <LL_TIM_OC_SetMode+0x58>
 8011228:	68ba      	ldr	r2, [r7, #8]
 801122a:	2380      	movs	r3, #128	; 0x80
 801122c:	015b      	lsls	r3, r3, #5
 801122e:	429a      	cmp	r2, r3
 8011230:	d008      	beq.n	8011244 <LL_TIM_OC_SetMode+0x54>
 8011232:	68ba      	ldr	r2, [r7, #8]
 8011234:	2380      	movs	r3, #128	; 0x80
 8011236:	025b      	lsls	r3, r3, #9
 8011238:	429a      	cmp	r2, r3
 801123a:	d101      	bne.n	8011240 <LL_TIM_OC_SetMode+0x50>
 801123c:	2307      	movs	r3, #7
 801123e:	e00e      	b.n	801125e <LL_TIM_OC_SetMode+0x6e>
 8011240:	2308      	movs	r3, #8
 8011242:	e00c      	b.n	801125e <LL_TIM_OC_SetMode+0x6e>
 8011244:	2306      	movs	r3, #6
 8011246:	e00a      	b.n	801125e <LL_TIM_OC_SetMode+0x6e>
 8011248:	2305      	movs	r3, #5
 801124a:	e008      	b.n	801125e <LL_TIM_OC_SetMode+0x6e>
 801124c:	2304      	movs	r3, #4
 801124e:	e006      	b.n	801125e <LL_TIM_OC_SetMode+0x6e>
 8011250:	2303      	movs	r3, #3
 8011252:	e004      	b.n	801125e <LL_TIM_OC_SetMode+0x6e>
 8011254:	2302      	movs	r3, #2
 8011256:	e002      	b.n	801125e <LL_TIM_OC_SetMode+0x6e>
 8011258:	2301      	movs	r3, #1
 801125a:	e000      	b.n	801125e <LL_TIM_OC_SetMode+0x6e>
 801125c:	2300      	movs	r3, #0
 801125e:	2017      	movs	r0, #23
 8011260:	183a      	adds	r2, r7, r0
 8011262:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	3318      	adds	r3, #24
 8011268:	0019      	movs	r1, r3
 801126a:	183b      	adds	r3, r7, r0
 801126c:	781b      	ldrb	r3, [r3, #0]
 801126e:	4a0e      	ldr	r2, [pc, #56]	; (80112a8 <LL_TIM_OC_SetMode+0xb8>)
 8011270:	5cd3      	ldrb	r3, [r2, r3]
 8011272:	18cb      	adds	r3, r1, r3
 8011274:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8011276:	693b      	ldr	r3, [r7, #16]
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	183a      	adds	r2, r7, r0
 801127c:	7812      	ldrb	r2, [r2, #0]
 801127e:	490b      	ldr	r1, [pc, #44]	; (80112ac <LL_TIM_OC_SetMode+0xbc>)
 8011280:	5c8a      	ldrb	r2, [r1, r2]
 8011282:	0011      	movs	r1, r2
 8011284:	4a0a      	ldr	r2, [pc, #40]	; (80112b0 <LL_TIM_OC_SetMode+0xc0>)
 8011286:	408a      	lsls	r2, r1
 8011288:	43d2      	mvns	r2, r2
 801128a:	401a      	ands	r2, r3
 801128c:	183b      	adds	r3, r7, r0
 801128e:	781b      	ldrb	r3, [r3, #0]
 8011290:	4906      	ldr	r1, [pc, #24]	; (80112ac <LL_TIM_OC_SetMode+0xbc>)
 8011292:	5ccb      	ldrb	r3, [r1, r3]
 8011294:	0019      	movs	r1, r3
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	408b      	lsls	r3, r1
 801129a:	431a      	orrs	r2, r3
 801129c:	693b      	ldr	r3, [r7, #16]
 801129e:	601a      	str	r2, [r3, #0]
}
 80112a0:	46c0      	nop			; (mov r8, r8)
 80112a2:	46bd      	mov	sp, r7
 80112a4:	b006      	add	sp, #24
 80112a6:	bd80      	pop	{r7, pc}
 80112a8:	0801dd64 	.word	0x0801dd64
 80112ac:	0801dd70 	.word	0x0801dd70
 80112b0:	00010073 	.word	0x00010073

080112b4 <LL_TIM_OC_SetPolarity>:
{
 80112b4:	b580      	push	{r7, lr}
 80112b6:	b086      	sub	sp, #24
 80112b8:	af00      	add	r7, sp, #0
 80112ba:	60f8      	str	r0, [r7, #12]
 80112bc:	60b9      	str	r1, [r7, #8]
 80112be:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80112c0:	68bb      	ldr	r3, [r7, #8]
 80112c2:	2b01      	cmp	r3, #1
 80112c4:	d02c      	beq.n	8011320 <LL_TIM_OC_SetPolarity+0x6c>
 80112c6:	68bb      	ldr	r3, [r7, #8]
 80112c8:	2b04      	cmp	r3, #4
 80112ca:	d027      	beq.n	801131c <LL_TIM_OC_SetPolarity+0x68>
 80112cc:	68bb      	ldr	r3, [r7, #8]
 80112ce:	2b10      	cmp	r3, #16
 80112d0:	d022      	beq.n	8011318 <LL_TIM_OC_SetPolarity+0x64>
 80112d2:	68bb      	ldr	r3, [r7, #8]
 80112d4:	2b40      	cmp	r3, #64	; 0x40
 80112d6:	d01d      	beq.n	8011314 <LL_TIM_OC_SetPolarity+0x60>
 80112d8:	68ba      	ldr	r2, [r7, #8]
 80112da:	2380      	movs	r3, #128	; 0x80
 80112dc:	005b      	lsls	r3, r3, #1
 80112de:	429a      	cmp	r2, r3
 80112e0:	d016      	beq.n	8011310 <LL_TIM_OC_SetPolarity+0x5c>
 80112e2:	68ba      	ldr	r2, [r7, #8]
 80112e4:	2380      	movs	r3, #128	; 0x80
 80112e6:	00db      	lsls	r3, r3, #3
 80112e8:	429a      	cmp	r2, r3
 80112ea:	d00f      	beq.n	801130c <LL_TIM_OC_SetPolarity+0x58>
 80112ec:	68ba      	ldr	r2, [r7, #8]
 80112ee:	2380      	movs	r3, #128	; 0x80
 80112f0:	015b      	lsls	r3, r3, #5
 80112f2:	429a      	cmp	r2, r3
 80112f4:	d008      	beq.n	8011308 <LL_TIM_OC_SetPolarity+0x54>
 80112f6:	68ba      	ldr	r2, [r7, #8]
 80112f8:	2380      	movs	r3, #128	; 0x80
 80112fa:	025b      	lsls	r3, r3, #9
 80112fc:	429a      	cmp	r2, r3
 80112fe:	d101      	bne.n	8011304 <LL_TIM_OC_SetPolarity+0x50>
 8011300:	2307      	movs	r3, #7
 8011302:	e00e      	b.n	8011322 <LL_TIM_OC_SetPolarity+0x6e>
 8011304:	2308      	movs	r3, #8
 8011306:	e00c      	b.n	8011322 <LL_TIM_OC_SetPolarity+0x6e>
 8011308:	2306      	movs	r3, #6
 801130a:	e00a      	b.n	8011322 <LL_TIM_OC_SetPolarity+0x6e>
 801130c:	2305      	movs	r3, #5
 801130e:	e008      	b.n	8011322 <LL_TIM_OC_SetPolarity+0x6e>
 8011310:	2304      	movs	r3, #4
 8011312:	e006      	b.n	8011322 <LL_TIM_OC_SetPolarity+0x6e>
 8011314:	2303      	movs	r3, #3
 8011316:	e004      	b.n	8011322 <LL_TIM_OC_SetPolarity+0x6e>
 8011318:	2302      	movs	r3, #2
 801131a:	e002      	b.n	8011322 <LL_TIM_OC_SetPolarity+0x6e>
 801131c:	2301      	movs	r3, #1
 801131e:	e000      	b.n	8011322 <LL_TIM_OC_SetPolarity+0x6e>
 8011320:	2300      	movs	r3, #0
 8011322:	2017      	movs	r0, #23
 8011324:	183a      	adds	r2, r7, r0
 8011326:	7013      	strb	r3, [r2, #0]
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8011328:	68fb      	ldr	r3, [r7, #12]
 801132a:	6a1b      	ldr	r3, [r3, #32]
 801132c:	183a      	adds	r2, r7, r0
 801132e:	7812      	ldrb	r2, [r2, #0]
 8011330:	490a      	ldr	r1, [pc, #40]	; (801135c <LL_TIM_OC_SetPolarity+0xa8>)
 8011332:	5c8a      	ldrb	r2, [r1, r2]
 8011334:	0011      	movs	r1, r2
 8011336:	2202      	movs	r2, #2
 8011338:	408a      	lsls	r2, r1
 801133a:	43d2      	mvns	r2, r2
 801133c:	401a      	ands	r2, r3
 801133e:	183b      	adds	r3, r7, r0
 8011340:	781b      	ldrb	r3, [r3, #0]
 8011342:	4906      	ldr	r1, [pc, #24]	; (801135c <LL_TIM_OC_SetPolarity+0xa8>)
 8011344:	5ccb      	ldrb	r3, [r1, r3]
 8011346:	0019      	movs	r1, r3
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	408b      	lsls	r3, r1
 801134c:	431a      	orrs	r2, r3
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	621a      	str	r2, [r3, #32]
}
 8011352:	46c0      	nop			; (mov r8, r8)
 8011354:	46bd      	mov	sp, r7
 8011356:	b006      	add	sp, #24
 8011358:	bd80      	pop	{r7, pc}
 801135a:	46c0      	nop			; (mov r8, r8)
 801135c:	0801dd7c 	.word	0x0801dd7c

08011360 <LL_TIM_OC_SetCompareCH1>:
{
 8011360:	b580      	push	{r7, lr}
 8011362:	b082      	sub	sp, #8
 8011364:	af00      	add	r7, sp, #0
 8011366:	6078      	str	r0, [r7, #4]
 8011368:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	683a      	ldr	r2, [r7, #0]
 801136e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8011370:	46c0      	nop			; (mov r8, r8)
 8011372:	46bd      	mov	sp, r7
 8011374:	b002      	add	sp, #8
 8011376:	bd80      	pop	{r7, pc}

08011378 <LL_TIM_OC_SetCompareCH2>:
{
 8011378:	b580      	push	{r7, lr}
 801137a:	b082      	sub	sp, #8
 801137c:	af00      	add	r7, sp, #0
 801137e:	6078      	str	r0, [r7, #4]
 8011380:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	683a      	ldr	r2, [r7, #0]
 8011386:	639a      	str	r2, [r3, #56]	; 0x38
}
 8011388:	46c0      	nop			; (mov r8, r8)
 801138a:	46bd      	mov	sp, r7
 801138c:	b002      	add	sp, #8
 801138e:	bd80      	pop	{r7, pc}

08011390 <LL_TIM_OC_SetCompareCH3>:
{
 8011390:	b580      	push	{r7, lr}
 8011392:	b082      	sub	sp, #8
 8011394:	af00      	add	r7, sp, #0
 8011396:	6078      	str	r0, [r7, #4]
 8011398:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	683a      	ldr	r2, [r7, #0]
 801139e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80113a0:	46c0      	nop			; (mov r8, r8)
 80113a2:	46bd      	mov	sp, r7
 80113a4:	b002      	add	sp, #8
 80113a6:	bd80      	pop	{r7, pc}

080113a8 <LL_TIM_OC_SetCompareCH4>:
{
 80113a8:	b580      	push	{r7, lr}
 80113aa:	b082      	sub	sp, #8
 80113ac:	af00      	add	r7, sp, #0
 80113ae:	6078      	str	r0, [r7, #4]
 80113b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	683a      	ldr	r2, [r7, #0]
 80113b6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80113b8:	46c0      	nop			; (mov r8, r8)
 80113ba:	46bd      	mov	sp, r7
 80113bc:	b002      	add	sp, #8
 80113be:	bd80      	pop	{r7, pc}

080113c0 <LL_TIM_ClearFlag_CC1>:
{
 80113c0:	b580      	push	{r7, lr}
 80113c2:	b082      	sub	sp, #8
 80113c4:	af00      	add	r7, sp, #0
 80113c6:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	2203      	movs	r2, #3
 80113cc:	4252      	negs	r2, r2
 80113ce:	611a      	str	r2, [r3, #16]
}
 80113d0:	46c0      	nop			; (mov r8, r8)
 80113d2:	46bd      	mov	sp, r7
 80113d4:	b002      	add	sp, #8
 80113d6:	bd80      	pop	{r7, pc}

080113d8 <LL_TIM_IsActiveFlag_CC1>:
{
 80113d8:	b580      	push	{r7, lr}
 80113da:	b082      	sub	sp, #8
 80113dc:	af00      	add	r7, sp, #0
 80113de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	691b      	ldr	r3, [r3, #16]
 80113e4:	2202      	movs	r2, #2
 80113e6:	4013      	ands	r3, r2
 80113e8:	2b02      	cmp	r3, #2
 80113ea:	d101      	bne.n	80113f0 <LL_TIM_IsActiveFlag_CC1+0x18>
 80113ec:	2301      	movs	r3, #1
 80113ee:	e000      	b.n	80113f2 <LL_TIM_IsActiveFlag_CC1+0x1a>
 80113f0:	2300      	movs	r3, #0
}
 80113f2:	0018      	movs	r0, r3
 80113f4:	46bd      	mov	sp, r7
 80113f6:	b002      	add	sp, #8
 80113f8:	bd80      	pop	{r7, pc}

080113fa <LL_TIM_ClearFlag_CC2>:
{
 80113fa:	b580      	push	{r7, lr}
 80113fc:	b082      	sub	sp, #8
 80113fe:	af00      	add	r7, sp, #0
 8011400:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	2205      	movs	r2, #5
 8011406:	4252      	negs	r2, r2
 8011408:	611a      	str	r2, [r3, #16]
}
 801140a:	46c0      	nop			; (mov r8, r8)
 801140c:	46bd      	mov	sp, r7
 801140e:	b002      	add	sp, #8
 8011410:	bd80      	pop	{r7, pc}

08011412 <LL_TIM_IsActiveFlag_CC2>:
{
 8011412:	b580      	push	{r7, lr}
 8011414:	b082      	sub	sp, #8
 8011416:	af00      	add	r7, sp, #0
 8011418:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	691b      	ldr	r3, [r3, #16]
 801141e:	2204      	movs	r2, #4
 8011420:	4013      	ands	r3, r2
 8011422:	2b04      	cmp	r3, #4
 8011424:	d101      	bne.n	801142a <LL_TIM_IsActiveFlag_CC2+0x18>
 8011426:	2301      	movs	r3, #1
 8011428:	e000      	b.n	801142c <LL_TIM_IsActiveFlag_CC2+0x1a>
 801142a:	2300      	movs	r3, #0
}
 801142c:	0018      	movs	r0, r3
 801142e:	46bd      	mov	sp, r7
 8011430:	b002      	add	sp, #8
 8011432:	bd80      	pop	{r7, pc}

08011434 <LL_TIM_ClearFlag_CC3>:
{
 8011434:	b580      	push	{r7, lr}
 8011436:	b082      	sub	sp, #8
 8011438:	af00      	add	r7, sp, #0
 801143a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	2209      	movs	r2, #9
 8011440:	4252      	negs	r2, r2
 8011442:	611a      	str	r2, [r3, #16]
}
 8011444:	46c0      	nop			; (mov r8, r8)
 8011446:	46bd      	mov	sp, r7
 8011448:	b002      	add	sp, #8
 801144a:	bd80      	pop	{r7, pc}

0801144c <LL_TIM_IsActiveFlag_CC3>:
{
 801144c:	b580      	push	{r7, lr}
 801144e:	b082      	sub	sp, #8
 8011450:	af00      	add	r7, sp, #0
 8011452:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	691b      	ldr	r3, [r3, #16]
 8011458:	2208      	movs	r2, #8
 801145a:	4013      	ands	r3, r2
 801145c:	2b08      	cmp	r3, #8
 801145e:	d101      	bne.n	8011464 <LL_TIM_IsActiveFlag_CC3+0x18>
 8011460:	2301      	movs	r3, #1
 8011462:	e000      	b.n	8011466 <LL_TIM_IsActiveFlag_CC3+0x1a>
 8011464:	2300      	movs	r3, #0
}
 8011466:	0018      	movs	r0, r3
 8011468:	46bd      	mov	sp, r7
 801146a:	b002      	add	sp, #8
 801146c:	bd80      	pop	{r7, pc}

0801146e <LL_TIM_ClearFlag_CC4>:
{
 801146e:	b580      	push	{r7, lr}
 8011470:	b082      	sub	sp, #8
 8011472:	af00      	add	r7, sp, #0
 8011474:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	2211      	movs	r2, #17
 801147a:	4252      	negs	r2, r2
 801147c:	611a      	str	r2, [r3, #16]
}
 801147e:	46c0      	nop			; (mov r8, r8)
 8011480:	46bd      	mov	sp, r7
 8011482:	b002      	add	sp, #8
 8011484:	bd80      	pop	{r7, pc}

08011486 <LL_TIM_IsActiveFlag_CC4>:
{
 8011486:	b580      	push	{r7, lr}
 8011488:	b082      	sub	sp, #8
 801148a:	af00      	add	r7, sp, #0
 801148c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	691b      	ldr	r3, [r3, #16]
 8011492:	2210      	movs	r2, #16
 8011494:	4013      	ands	r3, r2
 8011496:	2b10      	cmp	r3, #16
 8011498:	d101      	bne.n	801149e <LL_TIM_IsActiveFlag_CC4+0x18>
 801149a:	2301      	movs	r3, #1
 801149c:	e000      	b.n	80114a0 <LL_TIM_IsActiveFlag_CC4+0x1a>
 801149e:	2300      	movs	r3, #0
}
 80114a0:	0018      	movs	r0, r3
 80114a2:	46bd      	mov	sp, r7
 80114a4:	b002      	add	sp, #8
 80114a6:	bd80      	pop	{r7, pc}

080114a8 <USBPD_TIM_Init>:
/**
  * @brief  Initialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_Init(void)
{
 80114a8:	b5b0      	push	{r4, r5, r7, lr}
 80114aa:	af00      	add	r7, sp, #0
  if (0 == timer_initcounter)
 80114ac:	4b48      	ldr	r3, [pc, #288]	; (80115d0 <USBPD_TIM_Init+0x128>)
 80114ae:	781b      	ldrb	r3, [r3, #0]
 80114b0:	b25b      	sxtb	r3, r3
 80114b2:	2b00      	cmp	r3, #0
 80114b4:	d000      	beq.n	80114b8 <USBPD_TIM_Init+0x10>
 80114b6:	e07e      	b.n	80115b6 <USBPD_TIM_Init+0x10e>
  {
    TIMX_CLK_ENABLE;
 80114b8:	2380      	movs	r3, #128	; 0x80
 80114ba:	011b      	lsls	r3, r3, #4
 80114bc:	0018      	movs	r0, r3
 80114be:	f7ff fe2d 	bl	801111c <LL_APB2_GRP1_EnableClock>
    /***************************/
    /* Time base configuration */
    /***************************/
    /* Counter mode: select up-counting mode */
    LL_TIM_SetCounterMode(TIMX, LL_TIM_COUNTERMODE_UP);
 80114c2:	4b44      	ldr	r3, [pc, #272]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 80114c4:	2100      	movs	r1, #0
 80114c6:	0018      	movs	r0, r3
 80114c8:	f7ff fe5e 	bl	8011188 <LL_TIM_SetCounterMode>

    /* Set the pre-scaler value to have TIMx counter clock equal to 1 MHz */
    LL_TIM_SetPrescaler(TIMX, __LL_TIM_CALC_PSC(SystemCoreClock, 1000000u));
 80114cc:	4b42      	ldr	r3, [pc, #264]	; (80115d8 <USBPD_TIM_Init+0x130>)
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	4a42      	ldr	r2, [pc, #264]	; (80115dc <USBPD_TIM_Init+0x134>)
 80114d2:	4293      	cmp	r3, r2
 80114d4:	d90b      	bls.n	80114ee <USBPD_TIM_Init+0x46>
 80114d6:	4b40      	ldr	r3, [pc, #256]	; (80115d8 <USBPD_TIM_Init+0x130>)
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	4a41      	ldr	r2, [pc, #260]	; (80115e0 <USBPD_TIM_Init+0x138>)
 80114dc:	4694      	mov	ip, r2
 80114de:	4463      	add	r3, ip
 80114e0:	4940      	ldr	r1, [pc, #256]	; (80115e4 <USBPD_TIM_Init+0x13c>)
 80114e2:	0018      	movs	r0, r3
 80114e4:	f7f4 fe84 	bl	80061f0 <__udivsi3>
 80114e8:	0003      	movs	r3, r0
 80114ea:	3b01      	subs	r3, #1
 80114ec:	e000      	b.n	80114f0 <USBPD_TIM_Init+0x48>
 80114ee:	2300      	movs	r3, #0
 80114f0:	4a38      	ldr	r2, [pc, #224]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 80114f2:	0019      	movs	r1, r3
 80114f4:	0010      	movs	r0, r2
 80114f6:	f7ff fe59 	bl	80111ac <LL_TIM_SetPrescaler>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(SystemCoreClock, LL_TIM_GetPrescaler(TIMX), 100u));
 80114fa:	4b37      	ldr	r3, [pc, #220]	; (80115d8 <USBPD_TIM_Init+0x130>)
 80114fc:	681c      	ldr	r4, [r3, #0]
 80114fe:	4b35      	ldr	r3, [pc, #212]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 8011500:	0018      	movs	r0, r3
 8011502:	f7ff fe5f 	bl	80111c4 <LL_TIM_GetPrescaler>
 8011506:	0003      	movs	r3, r0
 8011508:	3301      	adds	r3, #1
 801150a:	0019      	movs	r1, r3
 801150c:	0020      	movs	r0, r4
 801150e:	f7f4 fe6f 	bl	80061f0 <__udivsi3>
 8011512:	0003      	movs	r3, r0
 8011514:	2b63      	cmp	r3, #99	; 0x63
 8011516:	d910      	bls.n	801153a <USBPD_TIM_Init+0x92>
 8011518:	4b2f      	ldr	r3, [pc, #188]	; (80115d8 <USBPD_TIM_Init+0x130>)
 801151a:	681c      	ldr	r4, [r3, #0]
 801151c:	4b2d      	ldr	r3, [pc, #180]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 801151e:	0018      	movs	r0, r3
 8011520:	f7ff fe50 	bl	80111c4 <LL_TIM_GetPrescaler>
 8011524:	0003      	movs	r3, r0
 8011526:	3301      	adds	r3, #1
 8011528:	2264      	movs	r2, #100	; 0x64
 801152a:	4353      	muls	r3, r2
 801152c:	0019      	movs	r1, r3
 801152e:	0020      	movs	r0, r4
 8011530:	f7f4 fe5e 	bl	80061f0 <__udivsi3>
 8011534:	0003      	movs	r3, r0
 8011536:	3b01      	subs	r3, #1
 8011538:	e000      	b.n	801153c <USBPD_TIM_Init+0x94>
 801153a:	2300      	movs	r3, #0
 801153c:	4a25      	ldr	r2, [pc, #148]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 801153e:	0019      	movs	r1, r3
 8011540:	0010      	movs	r0, r2
 8011542:	f7ff fe49 	bl	80111d8 <LL_TIM_SetAutoReload>

    /*********************************/
    /* Output waveform configuration */
    /*********************************/
    /* Set output compare mode: TOGGLE */
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCMODE_TOGGLE);
 8011546:	4b23      	ldr	r3, [pc, #140]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 8011548:	2230      	movs	r2, #48	; 0x30
 801154a:	2101      	movs	r1, #1
 801154c:	0018      	movs	r0, r3
 801154e:	f7ff fe4f 	bl	80111f0 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCMODE_TOGGLE);
 8011552:	4b20      	ldr	r3, [pc, #128]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 8011554:	2230      	movs	r2, #48	; 0x30
 8011556:	2110      	movs	r1, #16
 8011558:	0018      	movs	r0, r3
 801155a:	f7ff fe49 	bl	80111f0 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCMODE_TOGGLE);
 801155e:	2380      	movs	r3, #128	; 0x80
 8011560:	005b      	lsls	r3, r3, #1
 8011562:	481c      	ldr	r0, [pc, #112]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 8011564:	2230      	movs	r2, #48	; 0x30
 8011566:	0019      	movs	r1, r3
 8011568:	f7ff fe42 	bl	80111f0 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCMODE_TOGGLE);
 801156c:	2380      	movs	r3, #128	; 0x80
 801156e:	015b      	lsls	r3, r3, #5
 8011570:	4818      	ldr	r0, [pc, #96]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 8011572:	2230      	movs	r2, #48	; 0x30
 8011574:	0019      	movs	r1, r3
 8011576:	f7ff fe3b 	bl	80111f0 <LL_TIM_OC_SetMode>

    /* Set output channel polarity: OC is active high */
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCPOLARITY_HIGH);
 801157a:	4b16      	ldr	r3, [pc, #88]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 801157c:	2200      	movs	r2, #0
 801157e:	2101      	movs	r1, #1
 8011580:	0018      	movs	r0, r3
 8011582:	f7ff fe97 	bl	80112b4 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCPOLARITY_HIGH);
 8011586:	4b13      	ldr	r3, [pc, #76]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 8011588:	2200      	movs	r2, #0
 801158a:	2110      	movs	r1, #16
 801158c:	0018      	movs	r0, r3
 801158e:	f7ff fe91 	bl	80112b4 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCPOLARITY_HIGH);
 8011592:	2380      	movs	r3, #128	; 0x80
 8011594:	005b      	lsls	r3, r3, #1
 8011596:	480f      	ldr	r0, [pc, #60]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 8011598:	2200      	movs	r2, #0
 801159a:	0019      	movs	r1, r3
 801159c:	f7ff fe8a 	bl	80112b4 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCPOLARITY_HIGH);
 80115a0:	2380      	movs	r3, #128	; 0x80
 80115a2:	015b      	lsls	r3, r3, #5
 80115a4:	480b      	ldr	r0, [pc, #44]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 80115a6:	2200      	movs	r2, #0
 80115a8:	0019      	movs	r1, r3
 80115aa:	f7ff fe83 	bl	80112b4 <LL_TIM_OC_SetPolarity>

    /* Enable counter */
    LL_TIM_EnableCounter(TIMX);
 80115ae:	4b09      	ldr	r3, [pc, #36]	; (80115d4 <USBPD_TIM_Init+0x12c>)
 80115b0:	0018      	movs	r0, r3
 80115b2:	f7ff fddb 	bl	801116c <LL_TIM_EnableCounter>
  }

  /* Enable the timer counter */
  timer_initcounter++;
 80115b6:	4b06      	ldr	r3, [pc, #24]	; (80115d0 <USBPD_TIM_Init+0x128>)
 80115b8:	781b      	ldrb	r3, [r3, #0]
 80115ba:	b25b      	sxtb	r3, r3
 80115bc:	b2db      	uxtb	r3, r3
 80115be:	3301      	adds	r3, #1
 80115c0:	b2db      	uxtb	r3, r3
 80115c2:	b25a      	sxtb	r2, r3
 80115c4:	4b02      	ldr	r3, [pc, #8]	; (80115d0 <USBPD_TIM_Init+0x128>)
 80115c6:	701a      	strb	r2, [r3, #0]
}
 80115c8:	46c0      	nop			; (mov r8, r8)
 80115ca:	46bd      	mov	sp, r7
 80115cc:	bdb0      	pop	{r4, r5, r7, pc}
 80115ce:	46c0      	nop			; (mov r8, r8)
 80115d0:	20000494 	.word	0x20000494
 80115d4:	40012c00 	.word	0x40012c00
 80115d8:	2000002c 	.word	0x2000002c
 80115dc:	000f423f 	.word	0x000f423f
 80115e0:	0007a120 	.word	0x0007a120
 80115e4:	000f4240 	.word	0x000f4240

080115e8 <USBPD_TIM_DeInit>:
/**
  * @brief  UnInitialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_DeInit(void)
{
 80115e8:	b580      	push	{r7, lr}
 80115ea:	af00      	add	r7, sp, #0
  timer_initcounter--;
 80115ec:	4b0a      	ldr	r3, [pc, #40]	; (8011618 <USBPD_TIM_DeInit+0x30>)
 80115ee:	781b      	ldrb	r3, [r3, #0]
 80115f0:	b25b      	sxtb	r3, r3
 80115f2:	b2db      	uxtb	r3, r3
 80115f4:	3b01      	subs	r3, #1
 80115f6:	b2db      	uxtb	r3, r3
 80115f8:	b25a      	sxtb	r2, r3
 80115fa:	4b07      	ldr	r3, [pc, #28]	; (8011618 <USBPD_TIM_DeInit+0x30>)
 80115fc:	701a      	strb	r2, [r3, #0]
  if (0 == timer_initcounter)
 80115fe:	4b06      	ldr	r3, [pc, #24]	; (8011618 <USBPD_TIM_DeInit+0x30>)
 8011600:	781b      	ldrb	r3, [r3, #0]
 8011602:	b25b      	sxtb	r3, r3
 8011604:	2b00      	cmp	r3, #0
 8011606:	d104      	bne.n	8011612 <USBPD_TIM_DeInit+0x2a>
  {
    TIMX_CLK_DISABLE;
 8011608:	2380      	movs	r3, #128	; 0x80
 801160a:	011b      	lsls	r3, r3, #4
 801160c:	0018      	movs	r0, r3
 801160e:	f7ff fd9b 	bl	8011148 <LL_APB2_GRP1_DisableClock>
  }
}
 8011612:	46c0      	nop			; (mov r8, r8)
 8011614:	46bd      	mov	sp, r7
 8011616:	bd80      	pop	{r7, pc}
 8011618:	20000494 	.word	0x20000494

0801161c <USBPD_TIM_Start>:
  * @param  timer id @TIM_identifier
  * @param  time in us
  * @retval None
  */
void USBPD_TIM_Start(TIM_identifier Id, uint32_t TimeUs)
{
 801161c:	b580      	push	{r7, lr}
 801161e:	b082      	sub	sp, #8
 8011620:	af00      	add	r7, sp, #0
 8011622:	0002      	movs	r2, r0
 8011624:	6039      	str	r1, [r7, #0]
 8011626:	1dfb      	adds	r3, r7, #7
 8011628:	701a      	strb	r2, [r3, #0]
  /* Positionne l'evenement pour sa detection */
  switch (Id)
 801162a:	1dfb      	adds	r3, r7, #7
 801162c:	781b      	ldrb	r3, [r3, #0]
 801162e:	2b03      	cmp	r3, #3
 8011630:	d044      	beq.n	80116bc <USBPD_TIM_Start+0xa0>
 8011632:	dc57      	bgt.n	80116e4 <USBPD_TIM_Start+0xc8>
 8011634:	2b02      	cmp	r3, #2
 8011636:	d02d      	beq.n	8011694 <USBPD_TIM_Start+0x78>
 8011638:	dc54      	bgt.n	80116e4 <USBPD_TIM_Start+0xc8>
 801163a:	2b00      	cmp	r3, #0
 801163c:	d002      	beq.n	8011644 <USBPD_TIM_Start+0x28>
 801163e:	2b01      	cmp	r3, #1
 8011640:	d014      	beq.n	801166c <USBPD_TIM_Start+0x50>
      break;
    case TIM_PORT1_RETRY:
      TIMX_CHANNEL4_SETEVENT;
      break;
    default:
      break;
 8011642:	e04f      	b.n	80116e4 <USBPD_TIM_Start+0xc8>
      TIMX_CHANNEL1_SETEVENT;
 8011644:	4b2a      	ldr	r3, [pc, #168]	; (80116f0 <USBPD_TIM_Start+0xd4>)
 8011646:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011648:	683b      	ldr	r3, [r7, #0]
 801164a:	18d3      	adds	r3, r2, r3
 801164c:	4929      	ldr	r1, [pc, #164]	; (80116f4 <USBPD_TIM_Start+0xd8>)
 801164e:	0018      	movs	r0, r3
 8011650:	f7f4 fe54 	bl	80062fc <__aeabi_uidivmod>
 8011654:	000b      	movs	r3, r1
 8011656:	001a      	movs	r2, r3
 8011658:	4b25      	ldr	r3, [pc, #148]	; (80116f0 <USBPD_TIM_Start+0xd4>)
 801165a:	0011      	movs	r1, r2
 801165c:	0018      	movs	r0, r3
 801165e:	f7ff fe7f 	bl	8011360 <LL_TIM_OC_SetCompareCH1>
 8011662:	4b23      	ldr	r3, [pc, #140]	; (80116f0 <USBPD_TIM_Start+0xd4>)
 8011664:	0018      	movs	r0, r3
 8011666:	f7ff feab 	bl	80113c0 <LL_TIM_ClearFlag_CC1>
      break;
 801166a:	e03c      	b.n	80116e6 <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL2_SETEVENT;
 801166c:	4b20      	ldr	r3, [pc, #128]	; (80116f0 <USBPD_TIM_Start+0xd4>)
 801166e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011670:	683b      	ldr	r3, [r7, #0]
 8011672:	18d3      	adds	r3, r2, r3
 8011674:	491f      	ldr	r1, [pc, #124]	; (80116f4 <USBPD_TIM_Start+0xd8>)
 8011676:	0018      	movs	r0, r3
 8011678:	f7f4 fe40 	bl	80062fc <__aeabi_uidivmod>
 801167c:	000b      	movs	r3, r1
 801167e:	001a      	movs	r2, r3
 8011680:	4b1b      	ldr	r3, [pc, #108]	; (80116f0 <USBPD_TIM_Start+0xd4>)
 8011682:	0011      	movs	r1, r2
 8011684:	0018      	movs	r0, r3
 8011686:	f7ff fe77 	bl	8011378 <LL_TIM_OC_SetCompareCH2>
 801168a:	4b19      	ldr	r3, [pc, #100]	; (80116f0 <USBPD_TIM_Start+0xd4>)
 801168c:	0018      	movs	r0, r3
 801168e:	f7ff feb4 	bl	80113fa <LL_TIM_ClearFlag_CC2>
      break;
 8011692:	e028      	b.n	80116e6 <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL3_SETEVENT;
 8011694:	4b16      	ldr	r3, [pc, #88]	; (80116f0 <USBPD_TIM_Start+0xd4>)
 8011696:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011698:	683b      	ldr	r3, [r7, #0]
 801169a:	18d3      	adds	r3, r2, r3
 801169c:	4915      	ldr	r1, [pc, #84]	; (80116f4 <USBPD_TIM_Start+0xd8>)
 801169e:	0018      	movs	r0, r3
 80116a0:	f7f4 fe2c 	bl	80062fc <__aeabi_uidivmod>
 80116a4:	000b      	movs	r3, r1
 80116a6:	001a      	movs	r2, r3
 80116a8:	4b11      	ldr	r3, [pc, #68]	; (80116f0 <USBPD_TIM_Start+0xd4>)
 80116aa:	0011      	movs	r1, r2
 80116ac:	0018      	movs	r0, r3
 80116ae:	f7ff fe6f 	bl	8011390 <LL_TIM_OC_SetCompareCH3>
 80116b2:	4b0f      	ldr	r3, [pc, #60]	; (80116f0 <USBPD_TIM_Start+0xd4>)
 80116b4:	0018      	movs	r0, r3
 80116b6:	f7ff febd 	bl	8011434 <LL_TIM_ClearFlag_CC3>
      break;
 80116ba:	e014      	b.n	80116e6 <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL4_SETEVENT;
 80116bc:	4b0c      	ldr	r3, [pc, #48]	; (80116f0 <USBPD_TIM_Start+0xd4>)
 80116be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80116c0:	683b      	ldr	r3, [r7, #0]
 80116c2:	18d3      	adds	r3, r2, r3
 80116c4:	490b      	ldr	r1, [pc, #44]	; (80116f4 <USBPD_TIM_Start+0xd8>)
 80116c6:	0018      	movs	r0, r3
 80116c8:	f7f4 fe18 	bl	80062fc <__aeabi_uidivmod>
 80116cc:	000b      	movs	r3, r1
 80116ce:	001a      	movs	r2, r3
 80116d0:	4b07      	ldr	r3, [pc, #28]	; (80116f0 <USBPD_TIM_Start+0xd4>)
 80116d2:	0011      	movs	r1, r2
 80116d4:	0018      	movs	r0, r3
 80116d6:	f7ff fe67 	bl	80113a8 <LL_TIM_OC_SetCompareCH4>
 80116da:	4b05      	ldr	r3, [pc, #20]	; (80116f0 <USBPD_TIM_Start+0xd4>)
 80116dc:	0018      	movs	r0, r3
 80116de:	f7ff fec6 	bl	801146e <LL_TIM_ClearFlag_CC4>
      break;
 80116e2:	e000      	b.n	80116e6 <USBPD_TIM_Start+0xca>
      break;
 80116e4:	46c0      	nop			; (mov r8, r8)
  }
}
 80116e6:	46c0      	nop			; (mov r8, r8)
 80116e8:	46bd      	mov	sp, r7
 80116ea:	b002      	add	sp, #8
 80116ec:	bd80      	pop	{r7, pc}
 80116ee:	46c0      	nop			; (mov r8, r8)
 80116f0:	40012c00 	.word	0x40012c00
 80116f4:	00002710 	.word	0x00002710

080116f8 <USBPD_TIM_IsExpired>:
  * @brief  check timer expiration
  * @param  timer id @TIM_identifier
  * @retval None
  */
uint32_t USBPD_TIM_IsExpired(TIM_identifier Id)
{
 80116f8:	b580      	push	{r7, lr}
 80116fa:	b084      	sub	sp, #16
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	0002      	movs	r2, r0
 8011700:	1dfb      	adds	r3, r7, #7
 8011702:	701a      	strb	r2, [r3, #0]
  uint32_t _expired = 1u;
 8011704:	2301      	movs	r3, #1
 8011706:	60fb      	str	r3, [r7, #12]
  switch (Id)
 8011708:	1dfb      	adds	r3, r7, #7
 801170a:	781b      	ldrb	r3, [r3, #0]
 801170c:	2b03      	cmp	r3, #3
 801170e:	d01d      	beq.n	801174c <USBPD_TIM_IsExpired+0x54>
 8011710:	dc23      	bgt.n	801175a <USBPD_TIM_IsExpired+0x62>
 8011712:	2b02      	cmp	r3, #2
 8011714:	d013      	beq.n	801173e <USBPD_TIM_IsExpired+0x46>
 8011716:	dc20      	bgt.n	801175a <USBPD_TIM_IsExpired+0x62>
 8011718:	2b00      	cmp	r3, #0
 801171a:	d002      	beq.n	8011722 <USBPD_TIM_IsExpired+0x2a>
 801171c:	2b01      	cmp	r3, #1
 801171e:	d007      	beq.n	8011730 <USBPD_TIM_IsExpired+0x38>
      break;
    case TIM_PORT1_RETRY:
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
      break;
    default:
      break;
 8011720:	e01b      	b.n	801175a <USBPD_TIM_IsExpired+0x62>
      _expired = TIMX_CHANNEL1_GETFLAG(TIMX);
 8011722:	4b11      	ldr	r3, [pc, #68]	; (8011768 <USBPD_TIM_IsExpired+0x70>)
 8011724:	0018      	movs	r0, r3
 8011726:	f7ff fe57 	bl	80113d8 <LL_TIM_IsActiveFlag_CC1>
 801172a:	0003      	movs	r3, r0
 801172c:	60fb      	str	r3, [r7, #12]
      break;
 801172e:	e015      	b.n	801175c <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL2_GETFLAG(TIMX);
 8011730:	4b0d      	ldr	r3, [pc, #52]	; (8011768 <USBPD_TIM_IsExpired+0x70>)
 8011732:	0018      	movs	r0, r3
 8011734:	f7ff fe6d 	bl	8011412 <LL_TIM_IsActiveFlag_CC2>
 8011738:	0003      	movs	r3, r0
 801173a:	60fb      	str	r3, [r7, #12]
      break;
 801173c:	e00e      	b.n	801175c <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL3_GETFLAG(TIMX);
 801173e:	4b0a      	ldr	r3, [pc, #40]	; (8011768 <USBPD_TIM_IsExpired+0x70>)
 8011740:	0018      	movs	r0, r3
 8011742:	f7ff fe83 	bl	801144c <LL_TIM_IsActiveFlag_CC3>
 8011746:	0003      	movs	r3, r0
 8011748:	60fb      	str	r3, [r7, #12]
      break;
 801174a:	e007      	b.n	801175c <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
 801174c:	4b06      	ldr	r3, [pc, #24]	; (8011768 <USBPD_TIM_IsExpired+0x70>)
 801174e:	0018      	movs	r0, r3
 8011750:	f7ff fe99 	bl	8011486 <LL_TIM_IsActiveFlag_CC4>
 8011754:	0003      	movs	r3, r0
 8011756:	60fb      	str	r3, [r7, #12]
      break;
 8011758:	e000      	b.n	801175c <USBPD_TIM_IsExpired+0x64>
      break;
 801175a:	46c0      	nop			; (mov r8, r8)
  }
  return _expired;
 801175c:	68fb      	ldr	r3, [r7, #12]
}
 801175e:	0018      	movs	r0, r3
 8011760:	46bd      	mov	sp, r7
 8011762:	b004      	add	sp, #16
 8011764:	bd80      	pop	{r7, pc}
 8011766:	46c0      	nop			; (mov r8, r8)
 8011768:	40012c00 	.word	0x40012c00

0801176c <__NVIC_SetPriority>:
{
 801176c:	b590      	push	{r4, r7, lr}
 801176e:	b083      	sub	sp, #12
 8011770:	af00      	add	r7, sp, #0
 8011772:	0002      	movs	r2, r0
 8011774:	6039      	str	r1, [r7, #0]
 8011776:	1dfb      	adds	r3, r7, #7
 8011778:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 801177a:	1dfb      	adds	r3, r7, #7
 801177c:	781b      	ldrb	r3, [r3, #0]
 801177e:	2b7f      	cmp	r3, #127	; 0x7f
 8011780:	d828      	bhi.n	80117d4 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8011782:	4a2f      	ldr	r2, [pc, #188]	; (8011840 <__NVIC_SetPriority+0xd4>)
 8011784:	1dfb      	adds	r3, r7, #7
 8011786:	781b      	ldrb	r3, [r3, #0]
 8011788:	b25b      	sxtb	r3, r3
 801178a:	089b      	lsrs	r3, r3, #2
 801178c:	33c0      	adds	r3, #192	; 0xc0
 801178e:	009b      	lsls	r3, r3, #2
 8011790:	589b      	ldr	r3, [r3, r2]
 8011792:	1dfa      	adds	r2, r7, #7
 8011794:	7812      	ldrb	r2, [r2, #0]
 8011796:	0011      	movs	r1, r2
 8011798:	2203      	movs	r2, #3
 801179a:	400a      	ands	r2, r1
 801179c:	00d2      	lsls	r2, r2, #3
 801179e:	21ff      	movs	r1, #255	; 0xff
 80117a0:	4091      	lsls	r1, r2
 80117a2:	000a      	movs	r2, r1
 80117a4:	43d2      	mvns	r2, r2
 80117a6:	401a      	ands	r2, r3
 80117a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80117aa:	683b      	ldr	r3, [r7, #0]
 80117ac:	019b      	lsls	r3, r3, #6
 80117ae:	22ff      	movs	r2, #255	; 0xff
 80117b0:	401a      	ands	r2, r3
 80117b2:	1dfb      	adds	r3, r7, #7
 80117b4:	781b      	ldrb	r3, [r3, #0]
 80117b6:	0018      	movs	r0, r3
 80117b8:	2303      	movs	r3, #3
 80117ba:	4003      	ands	r3, r0
 80117bc:	00db      	lsls	r3, r3, #3
 80117be:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80117c0:	481f      	ldr	r0, [pc, #124]	; (8011840 <__NVIC_SetPriority+0xd4>)
 80117c2:	1dfb      	adds	r3, r7, #7
 80117c4:	781b      	ldrb	r3, [r3, #0]
 80117c6:	b25b      	sxtb	r3, r3
 80117c8:	089b      	lsrs	r3, r3, #2
 80117ca:	430a      	orrs	r2, r1
 80117cc:	33c0      	adds	r3, #192	; 0xc0
 80117ce:	009b      	lsls	r3, r3, #2
 80117d0:	501a      	str	r2, [r3, r0]
}
 80117d2:	e031      	b.n	8011838 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80117d4:	4a1b      	ldr	r2, [pc, #108]	; (8011844 <__NVIC_SetPriority+0xd8>)
 80117d6:	1dfb      	adds	r3, r7, #7
 80117d8:	781b      	ldrb	r3, [r3, #0]
 80117da:	0019      	movs	r1, r3
 80117dc:	230f      	movs	r3, #15
 80117de:	400b      	ands	r3, r1
 80117e0:	3b08      	subs	r3, #8
 80117e2:	089b      	lsrs	r3, r3, #2
 80117e4:	3306      	adds	r3, #6
 80117e6:	009b      	lsls	r3, r3, #2
 80117e8:	18d3      	adds	r3, r2, r3
 80117ea:	3304      	adds	r3, #4
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	1dfa      	adds	r2, r7, #7
 80117f0:	7812      	ldrb	r2, [r2, #0]
 80117f2:	0011      	movs	r1, r2
 80117f4:	2203      	movs	r2, #3
 80117f6:	400a      	ands	r2, r1
 80117f8:	00d2      	lsls	r2, r2, #3
 80117fa:	21ff      	movs	r1, #255	; 0xff
 80117fc:	4091      	lsls	r1, r2
 80117fe:	000a      	movs	r2, r1
 8011800:	43d2      	mvns	r2, r2
 8011802:	401a      	ands	r2, r3
 8011804:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8011806:	683b      	ldr	r3, [r7, #0]
 8011808:	019b      	lsls	r3, r3, #6
 801180a:	22ff      	movs	r2, #255	; 0xff
 801180c:	401a      	ands	r2, r3
 801180e:	1dfb      	adds	r3, r7, #7
 8011810:	781b      	ldrb	r3, [r3, #0]
 8011812:	0018      	movs	r0, r3
 8011814:	2303      	movs	r3, #3
 8011816:	4003      	ands	r3, r0
 8011818:	00db      	lsls	r3, r3, #3
 801181a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801181c:	4809      	ldr	r0, [pc, #36]	; (8011844 <__NVIC_SetPriority+0xd8>)
 801181e:	1dfb      	adds	r3, r7, #7
 8011820:	781b      	ldrb	r3, [r3, #0]
 8011822:	001c      	movs	r4, r3
 8011824:	230f      	movs	r3, #15
 8011826:	4023      	ands	r3, r4
 8011828:	3b08      	subs	r3, #8
 801182a:	089b      	lsrs	r3, r3, #2
 801182c:	430a      	orrs	r2, r1
 801182e:	3306      	adds	r3, #6
 8011830:	009b      	lsls	r3, r3, #2
 8011832:	18c3      	adds	r3, r0, r3
 8011834:	3304      	adds	r3, #4
 8011836:	601a      	str	r2, [r3, #0]
}
 8011838:	46c0      	nop			; (mov r8, r8)
 801183a:	46bd      	mov	sp, r7
 801183c:	b003      	add	sp, #12
 801183e:	bd90      	pop	{r4, r7, pc}
 8011840:	e000e100 	.word	0xe000e100
 8011844:	e000ed00 	.word	0xe000ed00

08011848 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8011848:	b580      	push	{r7, lr}
 801184a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 801184c:	4b05      	ldr	r3, [pc, #20]	; (8011864 <SysTick_Handler+0x1c>)
 801184e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8011850:	f001 ff2a 	bl	80136a8 <xTaskGetSchedulerState>
 8011854:	0003      	movs	r3, r0
 8011856:	2b01      	cmp	r3, #1
 8011858:	d001      	beq.n	801185e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 801185a:	f002 fbfd 	bl	8014058 <xPortSysTickHandler>
  }
}
 801185e:	46c0      	nop			; (mov r8, r8)
 8011860:	46bd      	mov	sp, r7
 8011862:	bd80      	pop	{r7, pc}
 8011864:	e000e010 	.word	0xe000e010

08011868 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8011868:	b580      	push	{r7, lr}
 801186a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 801186c:	2305      	movs	r3, #5
 801186e:	425b      	negs	r3, r3
 8011870:	2100      	movs	r1, #0
 8011872:	0018      	movs	r0, r3
 8011874:	f7ff ff7a 	bl	801176c <__NVIC_SetPriority>
#endif
}
 8011878:	46c0      	nop			; (mov r8, r8)
 801187a:	46bd      	mov	sp, r7
 801187c:	bd80      	pop	{r7, pc}
	...

08011880 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8011880:	b580      	push	{r7, lr}
 8011882:	b082      	sub	sp, #8
 8011884:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011886:	f3ef 8305 	mrs	r3, IPSR
 801188a:	603b      	str	r3, [r7, #0]
  return(result);
 801188c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801188e:	2b00      	cmp	r3, #0
 8011890:	d003      	beq.n	801189a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8011892:	2306      	movs	r3, #6
 8011894:	425b      	negs	r3, r3
 8011896:	607b      	str	r3, [r7, #4]
 8011898:	e00c      	b.n	80118b4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 801189a:	4b09      	ldr	r3, [pc, #36]	; (80118c0 <osKernelInitialize+0x40>)
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d105      	bne.n	80118ae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80118a2:	4b07      	ldr	r3, [pc, #28]	; (80118c0 <osKernelInitialize+0x40>)
 80118a4:	2201      	movs	r2, #1
 80118a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80118a8:	2300      	movs	r3, #0
 80118aa:	607b      	str	r3, [r7, #4]
 80118ac:	e002      	b.n	80118b4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80118ae:	2301      	movs	r3, #1
 80118b0:	425b      	negs	r3, r3
 80118b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80118b4:	687b      	ldr	r3, [r7, #4]
}
 80118b6:	0018      	movs	r0, r3
 80118b8:	46bd      	mov	sp, r7
 80118ba:	b002      	add	sp, #8
 80118bc:	bd80      	pop	{r7, pc}
 80118be:	46c0      	nop			; (mov r8, r8)
 80118c0:	20000498 	.word	0x20000498

080118c4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80118c4:	b580      	push	{r7, lr}
 80118c6:	b082      	sub	sp, #8
 80118c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80118ca:	f3ef 8305 	mrs	r3, IPSR
 80118ce:	603b      	str	r3, [r7, #0]
  return(result);
 80118d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	d003      	beq.n	80118de <osKernelStart+0x1a>
    stat = osErrorISR;
 80118d6:	2306      	movs	r3, #6
 80118d8:	425b      	negs	r3, r3
 80118da:	607b      	str	r3, [r7, #4]
 80118dc:	e010      	b.n	8011900 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80118de:	4b0b      	ldr	r3, [pc, #44]	; (801190c <osKernelStart+0x48>)
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	2b01      	cmp	r3, #1
 80118e4:	d109      	bne.n	80118fa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80118e6:	f7ff ffbf 	bl	8011868 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80118ea:	4b08      	ldr	r3, [pc, #32]	; (801190c <osKernelStart+0x48>)
 80118ec:	2202      	movs	r2, #2
 80118ee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80118f0:	f001 fae2 	bl	8012eb8 <vTaskStartScheduler>
      stat = osOK;
 80118f4:	2300      	movs	r3, #0
 80118f6:	607b      	str	r3, [r7, #4]
 80118f8:	e002      	b.n	8011900 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80118fa:	2301      	movs	r3, #1
 80118fc:	425b      	negs	r3, r3
 80118fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8011900:	687b      	ldr	r3, [r7, #4]
}
 8011902:	0018      	movs	r0, r3
 8011904:	46bd      	mov	sp, r7
 8011906:	b002      	add	sp, #8
 8011908:	bd80      	pop	{r7, pc}
 801190a:	46c0      	nop			; (mov r8, r8)
 801190c:	20000498 	.word	0x20000498

08011910 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8011910:	b5b0      	push	{r4, r5, r7, lr}
 8011912:	b08e      	sub	sp, #56	; 0x38
 8011914:	af04      	add	r7, sp, #16
 8011916:	60f8      	str	r0, [r7, #12]
 8011918:	60b9      	str	r1, [r7, #8]
 801191a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801191c:	2300      	movs	r3, #0
 801191e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011920:	f3ef 8305 	mrs	r3, IPSR
 8011924:	617b      	str	r3, [r7, #20]
  return(result);
 8011926:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8011928:	2b00      	cmp	r3, #0
 801192a:	d000      	beq.n	801192e <osThreadNew+0x1e>
 801192c:	e081      	b.n	8011a32 <osThreadNew+0x122>
 801192e:	68fb      	ldr	r3, [r7, #12]
 8011930:	2b00      	cmp	r3, #0
 8011932:	d100      	bne.n	8011936 <osThreadNew+0x26>
 8011934:	e07d      	b.n	8011a32 <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 8011936:	2380      	movs	r3, #128	; 0x80
 8011938:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 801193a:	2318      	movs	r3, #24
 801193c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 801193e:	2300      	movs	r3, #0
 8011940:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8011942:	2301      	movs	r3, #1
 8011944:	425b      	negs	r3, r3
 8011946:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d044      	beq.n	80119d8 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	681b      	ldr	r3, [r3, #0]
 8011952:	2b00      	cmp	r3, #0
 8011954:	d002      	beq.n	801195c <osThreadNew+0x4c>
        name = attr->name;
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	699b      	ldr	r3, [r3, #24]
 8011960:	2b00      	cmp	r3, #0
 8011962:	d002      	beq.n	801196a <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	699b      	ldr	r3, [r3, #24]
 8011968:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 801196a:	69fb      	ldr	r3, [r7, #28]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d007      	beq.n	8011980 <osThreadNew+0x70>
 8011970:	69fb      	ldr	r3, [r7, #28]
 8011972:	2b38      	cmp	r3, #56	; 0x38
 8011974:	d804      	bhi.n	8011980 <osThreadNew+0x70>
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	685b      	ldr	r3, [r3, #4]
 801197a:	2201      	movs	r2, #1
 801197c:	4013      	ands	r3, r2
 801197e:	d001      	beq.n	8011984 <osThreadNew+0x74>
        return (NULL);
 8011980:	2300      	movs	r3, #0
 8011982:	e057      	b.n	8011a34 <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	695b      	ldr	r3, [r3, #20]
 8011988:	2b00      	cmp	r3, #0
 801198a:	d003      	beq.n	8011994 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	695b      	ldr	r3, [r3, #20]
 8011990:	089b      	lsrs	r3, r3, #2
 8011992:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	689b      	ldr	r3, [r3, #8]
 8011998:	2b00      	cmp	r3, #0
 801199a:	d00e      	beq.n	80119ba <osThreadNew+0xaa>
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	68db      	ldr	r3, [r3, #12]
 80119a0:	2ba7      	cmp	r3, #167	; 0xa7
 80119a2:	d90a      	bls.n	80119ba <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d006      	beq.n	80119ba <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	695b      	ldr	r3, [r3, #20]
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d002      	beq.n	80119ba <osThreadNew+0xaa>
        mem = 1;
 80119b4:	2301      	movs	r3, #1
 80119b6:	61bb      	str	r3, [r7, #24]
 80119b8:	e010      	b.n	80119dc <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	689b      	ldr	r3, [r3, #8]
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d10c      	bne.n	80119dc <osThreadNew+0xcc>
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	68db      	ldr	r3, [r3, #12]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d108      	bne.n	80119dc <osThreadNew+0xcc>
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	691b      	ldr	r3, [r3, #16]
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d104      	bne.n	80119dc <osThreadNew+0xcc>
          mem = 0;
 80119d2:	2300      	movs	r3, #0
 80119d4:	61bb      	str	r3, [r7, #24]
 80119d6:	e001      	b.n	80119dc <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 80119d8:	2300      	movs	r3, #0
 80119da:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80119dc:	69bb      	ldr	r3, [r7, #24]
 80119de:	2b01      	cmp	r3, #1
 80119e0:	d112      	bne.n	8011a08 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80119ea:	68bd      	ldr	r5, [r7, #8]
 80119ec:	6a3c      	ldr	r4, [r7, #32]
 80119ee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80119f0:	68f8      	ldr	r0, [r7, #12]
 80119f2:	9302      	str	r3, [sp, #8]
 80119f4:	9201      	str	r2, [sp, #4]
 80119f6:	69fb      	ldr	r3, [r7, #28]
 80119f8:	9300      	str	r3, [sp, #0]
 80119fa:	002b      	movs	r3, r5
 80119fc:	0022      	movs	r2, r4
 80119fe:	f000 ff54 	bl	80128aa <xTaskCreateStatic>
 8011a02:	0003      	movs	r3, r0
 8011a04:	613b      	str	r3, [r7, #16]
 8011a06:	e014      	b.n	8011a32 <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 8011a08:	69bb      	ldr	r3, [r7, #24]
 8011a0a:	2b00      	cmp	r3, #0
 8011a0c:	d111      	bne.n	8011a32 <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8011a0e:	6a3b      	ldr	r3, [r7, #32]
 8011a10:	b29a      	uxth	r2, r3
 8011a12:	68bc      	ldr	r4, [r7, #8]
 8011a14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011a16:	68f8      	ldr	r0, [r7, #12]
 8011a18:	2310      	movs	r3, #16
 8011a1a:	18fb      	adds	r3, r7, r3
 8011a1c:	9301      	str	r3, [sp, #4]
 8011a1e:	69fb      	ldr	r3, [r7, #28]
 8011a20:	9300      	str	r3, [sp, #0]
 8011a22:	0023      	movs	r3, r4
 8011a24:	f000 ff85 	bl	8012932 <xTaskCreate>
 8011a28:	0003      	movs	r3, r0
 8011a2a:	2b01      	cmp	r3, #1
 8011a2c:	d001      	beq.n	8011a32 <osThreadNew+0x122>
            hTask = NULL;
 8011a2e:	2300      	movs	r3, #0
 8011a30:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8011a32:	693b      	ldr	r3, [r7, #16]
}
 8011a34:	0018      	movs	r0, r3
 8011a36:	46bd      	mov	sp, r7
 8011a38:	b00a      	add	sp, #40	; 0x28
 8011a3a:	bdb0      	pop	{r4, r5, r7, pc}

08011a3c <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8011a3c:	b580      	push	{r7, lr}
 8011a3e:	b082      	sub	sp, #8
 8011a40:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8011a42:	f001 fe23 	bl	801368c <xTaskGetCurrentTaskHandle>
 8011a46:	0003      	movs	r3, r0
 8011a48:	607b      	str	r3, [r7, #4]

  return (id);
 8011a4a:	687b      	ldr	r3, [r7, #4]
}
 8011a4c:	0018      	movs	r0, r3
 8011a4e:	46bd      	mov	sp, r7
 8011a50:	b002      	add	sp, #8
 8011a52:	bd80      	pop	{r7, pc}

08011a54 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8011a54:	b580      	push	{r7, lr}
 8011a56:	b086      	sub	sp, #24
 8011a58:	af00      	add	r7, sp, #0
 8011a5a:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011a60:	f3ef 8305 	mrs	r3, IPSR
 8011a64:	60fb      	str	r3, [r7, #12]
  return(result);
 8011a66:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	d003      	beq.n	8011a74 <osThreadSuspend+0x20>
    stat = osErrorISR;
 8011a6c:	2306      	movs	r3, #6
 8011a6e:	425b      	negs	r3, r3
 8011a70:	617b      	str	r3, [r7, #20]
 8011a72:	e00c      	b.n	8011a8e <osThreadSuspend+0x3a>
  }
  else if (hTask == NULL) {
 8011a74:	693b      	ldr	r3, [r7, #16]
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d103      	bne.n	8011a82 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8011a7a:	2304      	movs	r3, #4
 8011a7c:	425b      	negs	r3, r3
 8011a7e:	617b      	str	r3, [r7, #20]
 8011a80:	e005      	b.n	8011a8e <osThreadSuspend+0x3a>
  }
  else {
    stat = osOK;
 8011a82:	2300      	movs	r3, #0
 8011a84:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8011a86:	693b      	ldr	r3, [r7, #16]
 8011a88:	0018      	movs	r0, r3
 8011a8a:	f001 f93b 	bl	8012d04 <vTaskSuspend>
  }

  return (stat);
 8011a8e:	697b      	ldr	r3, [r7, #20]
}
 8011a90:	0018      	movs	r0, r3
 8011a92:	46bd      	mov	sp, r7
 8011a94:	b006      	add	sp, #24
 8011a96:	bd80      	pop	{r7, pc}

08011a98 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8011a98:	b580      	push	{r7, lr}
 8011a9a:	b086      	sub	sp, #24
 8011a9c:	af00      	add	r7, sp, #0
 8011a9e:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011aa4:	f3ef 8305 	mrs	r3, IPSR
 8011aa8:	60fb      	str	r3, [r7, #12]
  return(result);
 8011aaa:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d003      	beq.n	8011ab8 <osThreadResume+0x20>
    stat = osErrorISR;
 8011ab0:	2306      	movs	r3, #6
 8011ab2:	425b      	negs	r3, r3
 8011ab4:	617b      	str	r3, [r7, #20]
 8011ab6:	e00c      	b.n	8011ad2 <osThreadResume+0x3a>
  }
  else if (hTask == NULL) {
 8011ab8:	693b      	ldr	r3, [r7, #16]
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	d103      	bne.n	8011ac6 <osThreadResume+0x2e>
    stat = osErrorParameter;
 8011abe:	2304      	movs	r3, #4
 8011ac0:	425b      	negs	r3, r3
 8011ac2:	617b      	str	r3, [r7, #20]
 8011ac4:	e005      	b.n	8011ad2 <osThreadResume+0x3a>
  }
  else {
    stat = osOK;
 8011ac6:	2300      	movs	r3, #0
 8011ac8:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 8011aca:	693b      	ldr	r3, [r7, #16]
 8011acc:	0018      	movs	r0, r3
 8011ace:	f001 f9a5 	bl	8012e1c <vTaskResume>
  }

  return (stat);
 8011ad2:	697b      	ldr	r3, [r7, #20]
}
 8011ad4:	0018      	movs	r0, r3
 8011ad6:	46bd      	mov	sp, r7
 8011ad8:	b006      	add	sp, #24
 8011ada:	bd80      	pop	{r7, pc}

08011adc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8011adc:	b580      	push	{r7, lr}
 8011ade:	b084      	sub	sp, #16
 8011ae0:	af00      	add	r7, sp, #0
 8011ae2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011ae4:	f3ef 8305 	mrs	r3, IPSR
 8011ae8:	60bb      	str	r3, [r7, #8]
  return(result);
 8011aea:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d003      	beq.n	8011af8 <osDelay+0x1c>
    stat = osErrorISR;
 8011af0:	2306      	movs	r3, #6
 8011af2:	425b      	negs	r3, r3
 8011af4:	60fb      	str	r3, [r7, #12]
 8011af6:	e008      	b.n	8011b0a <osDelay+0x2e>
  }
  else {
    stat = osOK;
 8011af8:	2300      	movs	r3, #0
 8011afa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d003      	beq.n	8011b0a <osDelay+0x2e>
      vTaskDelay(ticks);
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	0018      	movs	r0, r3
 8011b06:	f001 f869 	bl	8012bdc <vTaskDelay>
    }
  }

  return (stat);
 8011b0a:	68fb      	ldr	r3, [r7, #12]
}
 8011b0c:	0018      	movs	r0, r3
 8011b0e:	46bd      	mov	sp, r7
 8011b10:	b004      	add	sp, #16
 8011b12:	bd80      	pop	{r7, pc}

08011b14 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8011b14:	b590      	push	{r4, r7, lr}
 8011b16:	b08b      	sub	sp, #44	; 0x2c
 8011b18:	af02      	add	r7, sp, #8
 8011b1a:	60f8      	str	r0, [r7, #12]
 8011b1c:	60b9      	str	r1, [r7, #8]
 8011b1e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8011b20:	2300      	movs	r3, #0
 8011b22:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011b24:	f3ef 8305 	mrs	r3, IPSR
 8011b28:	613b      	str	r3, [r7, #16]
  return(result);
 8011b2a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d000      	beq.n	8011b32 <osMessageQueueNew+0x1e>
 8011b30:	e064      	b.n	8011bfc <osMessageQueueNew+0xe8>
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d100      	bne.n	8011b3a <osMessageQueueNew+0x26>
 8011b38:	e060      	b.n	8011bfc <osMessageQueueNew+0xe8>
 8011b3a:	68bb      	ldr	r3, [r7, #8]
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d05d      	beq.n	8011bfc <osMessageQueueNew+0xe8>
    mem = -1;
 8011b40:	2301      	movs	r3, #1
 8011b42:	425b      	negs	r3, r3
 8011b44:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d028      	beq.n	8011b9e <osMessageQueueNew+0x8a>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	689b      	ldr	r3, [r3, #8]
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d011      	beq.n	8011b78 <osMessageQueueNew+0x64>
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	68db      	ldr	r3, [r3, #12]
 8011b58:	2b4f      	cmp	r3, #79	; 0x4f
 8011b5a:	d90d      	bls.n	8011b78 <osMessageQueueNew+0x64>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d009      	beq.n	8011b78 <osMessageQueueNew+0x64>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	695a      	ldr	r2, [r3, #20]
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	68b9      	ldr	r1, [r7, #8]
 8011b6c:	434b      	muls	r3, r1
 8011b6e:	429a      	cmp	r2, r3
 8011b70:	d302      	bcc.n	8011b78 <osMessageQueueNew+0x64>
        mem = 1;
 8011b72:	2301      	movs	r3, #1
 8011b74:	61bb      	str	r3, [r7, #24]
 8011b76:	e014      	b.n	8011ba2 <osMessageQueueNew+0x8e>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	689b      	ldr	r3, [r3, #8]
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d110      	bne.n	8011ba2 <osMessageQueueNew+0x8e>
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	68db      	ldr	r3, [r3, #12]
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d10c      	bne.n	8011ba2 <osMessageQueueNew+0x8e>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d108      	bne.n	8011ba2 <osMessageQueueNew+0x8e>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	695b      	ldr	r3, [r3, #20]
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d104      	bne.n	8011ba2 <osMessageQueueNew+0x8e>
          mem = 0;
 8011b98:	2300      	movs	r3, #0
 8011b9a:	61bb      	str	r3, [r7, #24]
 8011b9c:	e001      	b.n	8011ba2 <osMessageQueueNew+0x8e>
        }
      }
    }
    else {
      mem = 0;
 8011b9e:	2300      	movs	r3, #0
 8011ba0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8011ba2:	69bb      	ldr	r3, [r7, #24]
 8011ba4:	2b01      	cmp	r3, #1
 8011ba6:	d10c      	bne.n	8011bc2 <osMessageQueueNew+0xae>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	691a      	ldr	r2, [r3, #16]
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	689b      	ldr	r3, [r3, #8]
 8011bb0:	68b9      	ldr	r1, [r7, #8]
 8011bb2:	68f8      	ldr	r0, [r7, #12]
 8011bb4:	2400      	movs	r4, #0
 8011bb6:	9400      	str	r4, [sp, #0]
 8011bb8:	f000 fa09 	bl	8011fce <xQueueGenericCreateStatic>
 8011bbc:	0003      	movs	r3, r0
 8011bbe:	61fb      	str	r3, [r7, #28]
 8011bc0:	e00a      	b.n	8011bd8 <osMessageQueueNew+0xc4>
      #endif
    }
    else {
      if (mem == 0) {
 8011bc2:	69bb      	ldr	r3, [r7, #24]
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d107      	bne.n	8011bd8 <osMessageQueueNew+0xc4>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8011bc8:	68b9      	ldr	r1, [r7, #8]
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	2200      	movs	r2, #0
 8011bce:	0018      	movs	r0, r3
 8011bd0:	f000 fa49 	bl	8012066 <xQueueGenericCreate>
 8011bd4:	0003      	movs	r3, r0
 8011bd6:	61fb      	str	r3, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8011bd8:	69fb      	ldr	r3, [r7, #28]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d00e      	beq.n	8011bfc <osMessageQueueNew+0xe8>
      if (attr != NULL) {
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	d003      	beq.n	8011bec <osMessageQueueNew+0xd8>
        name = attr->name;
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	681b      	ldr	r3, [r3, #0]
 8011be8:	617b      	str	r3, [r7, #20]
 8011bea:	e001      	b.n	8011bf0 <osMessageQueueNew+0xdc>
      } else {
        name = NULL;
 8011bec:	2300      	movs	r3, #0
 8011bee:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8011bf0:	697a      	ldr	r2, [r7, #20]
 8011bf2:	69fb      	ldr	r3, [r7, #28]
 8011bf4:	0011      	movs	r1, r2
 8011bf6:	0018      	movs	r0, r3
 8011bf8:	f000 fdfc 	bl	80127f4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8011bfc:	69fb      	ldr	r3, [r7, #28]
}
 8011bfe:	0018      	movs	r0, r3
 8011c00:	46bd      	mov	sp, r7
 8011c02:	b009      	add	sp, #36	; 0x24
 8011c04:	bd90      	pop	{r4, r7, pc}
	...

08011c08 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8011c08:	b580      	push	{r7, lr}
 8011c0a:	b088      	sub	sp, #32
 8011c0c:	af00      	add	r7, sp, #0
 8011c0e:	60f8      	str	r0, [r7, #12]
 8011c10:	60b9      	str	r1, [r7, #8]
 8011c12:	603b      	str	r3, [r7, #0]
 8011c14:	1dfb      	adds	r3, r7, #7
 8011c16:	701a      	strb	r2, [r3, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8011c18:	68fb      	ldr	r3, [r7, #12]
 8011c1a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8011c1c:	2300      	movs	r3, #0
 8011c1e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011c20:	f3ef 8305 	mrs	r3, IPSR
 8011c24:	617b      	str	r3, [r7, #20]
  return(result);
 8011c26:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d024      	beq.n	8011c76 <osMessageQueuePut+0x6e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011c2c:	69bb      	ldr	r3, [r7, #24]
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d005      	beq.n	8011c3e <osMessageQueuePut+0x36>
 8011c32:	68bb      	ldr	r3, [r7, #8]
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d002      	beq.n	8011c3e <osMessageQueuePut+0x36>
 8011c38:	683b      	ldr	r3, [r7, #0]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d003      	beq.n	8011c46 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8011c3e:	2304      	movs	r3, #4
 8011c40:	425b      	negs	r3, r3
 8011c42:	61fb      	str	r3, [r7, #28]
 8011c44:	e034      	b.n	8011cb0 <osMessageQueuePut+0xa8>
    }
    else {
      yield = pdFALSE;
 8011c46:	2300      	movs	r3, #0
 8011c48:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8011c4a:	2310      	movs	r3, #16
 8011c4c:	18fa      	adds	r2, r7, r3
 8011c4e:	68b9      	ldr	r1, [r7, #8]
 8011c50:	69b8      	ldr	r0, [r7, #24]
 8011c52:	2300      	movs	r3, #0
 8011c54:	f000 fb24 	bl	80122a0 <xQueueGenericSendFromISR>
 8011c58:	0003      	movs	r3, r0
 8011c5a:	2b01      	cmp	r3, #1
 8011c5c:	d003      	beq.n	8011c66 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8011c5e:	2303      	movs	r3, #3
 8011c60:	425b      	negs	r3, r3
 8011c62:	61fb      	str	r3, [r7, #28]
 8011c64:	e024      	b.n	8011cb0 <osMessageQueuePut+0xa8>
      } else {
        portYIELD_FROM_ISR (yield);
 8011c66:	693b      	ldr	r3, [r7, #16]
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d021      	beq.n	8011cb0 <osMessageQueuePut+0xa8>
 8011c6c:	4b13      	ldr	r3, [pc, #76]	; (8011cbc <osMessageQueuePut+0xb4>)
 8011c6e:	2280      	movs	r2, #128	; 0x80
 8011c70:	0552      	lsls	r2, r2, #21
 8011c72:	601a      	str	r2, [r3, #0]
 8011c74:	e01c      	b.n	8011cb0 <osMessageQueuePut+0xa8>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8011c76:	69bb      	ldr	r3, [r7, #24]
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d002      	beq.n	8011c82 <osMessageQueuePut+0x7a>
 8011c7c:	68bb      	ldr	r3, [r7, #8]
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d103      	bne.n	8011c8a <osMessageQueuePut+0x82>
      stat = osErrorParameter;
 8011c82:	2304      	movs	r3, #4
 8011c84:	425b      	negs	r3, r3
 8011c86:	61fb      	str	r3, [r7, #28]
 8011c88:	e012      	b.n	8011cb0 <osMessageQueuePut+0xa8>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8011c8a:	683a      	ldr	r2, [r7, #0]
 8011c8c:	68b9      	ldr	r1, [r7, #8]
 8011c8e:	69b8      	ldr	r0, [r7, #24]
 8011c90:	2300      	movs	r3, #0
 8011c92:	f000 fa41 	bl	8012118 <xQueueGenericSend>
 8011c96:	0003      	movs	r3, r0
 8011c98:	2b01      	cmp	r3, #1
 8011c9a:	d009      	beq.n	8011cb0 <osMessageQueuePut+0xa8>
        if (timeout != 0U) {
 8011c9c:	683b      	ldr	r3, [r7, #0]
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d003      	beq.n	8011caa <osMessageQueuePut+0xa2>
          stat = osErrorTimeout;
 8011ca2:	2302      	movs	r3, #2
 8011ca4:	425b      	negs	r3, r3
 8011ca6:	61fb      	str	r3, [r7, #28]
 8011ca8:	e002      	b.n	8011cb0 <osMessageQueuePut+0xa8>
        } else {
          stat = osErrorResource;
 8011caa:	2303      	movs	r3, #3
 8011cac:	425b      	negs	r3, r3
 8011cae:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8011cb0:	69fb      	ldr	r3, [r7, #28]
}
 8011cb2:	0018      	movs	r0, r3
 8011cb4:	46bd      	mov	sp, r7
 8011cb6:	b008      	add	sp, #32
 8011cb8:	bd80      	pop	{r7, pc}
 8011cba:	46c0      	nop			; (mov r8, r8)
 8011cbc:	e000ed04 	.word	0xe000ed04

08011cc0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8011cc0:	b580      	push	{r7, lr}
 8011cc2:	b088      	sub	sp, #32
 8011cc4:	af00      	add	r7, sp, #0
 8011cc6:	60f8      	str	r0, [r7, #12]
 8011cc8:	60b9      	str	r1, [r7, #8]
 8011cca:	607a      	str	r2, [r7, #4]
 8011ccc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8011cce:	68fb      	ldr	r3, [r7, #12]
 8011cd0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8011cd2:	2300      	movs	r3, #0
 8011cd4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011cd6:	f3ef 8305 	mrs	r3, IPSR
 8011cda:	617b      	str	r3, [r7, #20]
  return(result);
 8011cdc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d024      	beq.n	8011d2c <osMessageQueueGet+0x6c>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011ce2:	69bb      	ldr	r3, [r7, #24]
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d005      	beq.n	8011cf4 <osMessageQueueGet+0x34>
 8011ce8:	68bb      	ldr	r3, [r7, #8]
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d002      	beq.n	8011cf4 <osMessageQueueGet+0x34>
 8011cee:	683b      	ldr	r3, [r7, #0]
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d003      	beq.n	8011cfc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8011cf4:	2304      	movs	r3, #4
 8011cf6:	425b      	negs	r3, r3
 8011cf8:	61fb      	str	r3, [r7, #28]
 8011cfa:	e034      	b.n	8011d66 <osMessageQueueGet+0xa6>
    }
    else {
      yield = pdFALSE;
 8011cfc:	2300      	movs	r3, #0
 8011cfe:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8011d00:	2310      	movs	r3, #16
 8011d02:	18fa      	adds	r2, r7, r3
 8011d04:	68b9      	ldr	r1, [r7, #8]
 8011d06:	69bb      	ldr	r3, [r7, #24]
 8011d08:	0018      	movs	r0, r3
 8011d0a:	f000 fbf2 	bl	80124f2 <xQueueReceiveFromISR>
 8011d0e:	0003      	movs	r3, r0
 8011d10:	2b01      	cmp	r3, #1
 8011d12:	d003      	beq.n	8011d1c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8011d14:	2303      	movs	r3, #3
 8011d16:	425b      	negs	r3, r3
 8011d18:	61fb      	str	r3, [r7, #28]
 8011d1a:	e024      	b.n	8011d66 <osMessageQueueGet+0xa6>
      } else {
        portYIELD_FROM_ISR (yield);
 8011d1c:	693b      	ldr	r3, [r7, #16]
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d021      	beq.n	8011d66 <osMessageQueueGet+0xa6>
 8011d22:	4b13      	ldr	r3, [pc, #76]	; (8011d70 <osMessageQueueGet+0xb0>)
 8011d24:	2280      	movs	r2, #128	; 0x80
 8011d26:	0552      	lsls	r2, r2, #21
 8011d28:	601a      	str	r2, [r3, #0]
 8011d2a:	e01c      	b.n	8011d66 <osMessageQueueGet+0xa6>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8011d2c:	69bb      	ldr	r3, [r7, #24]
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d002      	beq.n	8011d38 <osMessageQueueGet+0x78>
 8011d32:	68bb      	ldr	r3, [r7, #8]
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d103      	bne.n	8011d40 <osMessageQueueGet+0x80>
      stat = osErrorParameter;
 8011d38:	2304      	movs	r3, #4
 8011d3a:	425b      	negs	r3, r3
 8011d3c:	61fb      	str	r3, [r7, #28]
 8011d3e:	e012      	b.n	8011d66 <osMessageQueueGet+0xa6>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8011d40:	683a      	ldr	r2, [r7, #0]
 8011d42:	68b9      	ldr	r1, [r7, #8]
 8011d44:	69bb      	ldr	r3, [r7, #24]
 8011d46:	0018      	movs	r0, r3
 8011d48:	f000 fb1e 	bl	8012388 <xQueueReceive>
 8011d4c:	0003      	movs	r3, r0
 8011d4e:	2b01      	cmp	r3, #1
 8011d50:	d009      	beq.n	8011d66 <osMessageQueueGet+0xa6>
        if (timeout != 0U) {
 8011d52:	683b      	ldr	r3, [r7, #0]
 8011d54:	2b00      	cmp	r3, #0
 8011d56:	d003      	beq.n	8011d60 <osMessageQueueGet+0xa0>
          stat = osErrorTimeout;
 8011d58:	2302      	movs	r3, #2
 8011d5a:	425b      	negs	r3, r3
 8011d5c:	61fb      	str	r3, [r7, #28]
 8011d5e:	e002      	b.n	8011d66 <osMessageQueueGet+0xa6>
        } else {
          stat = osErrorResource;
 8011d60:	2303      	movs	r3, #3
 8011d62:	425b      	negs	r3, r3
 8011d64:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8011d66:	69fb      	ldr	r3, [r7, #28]
}
 8011d68:	0018      	movs	r0, r3
 8011d6a:	46bd      	mov	sp, r7
 8011d6c:	b008      	add	sp, #32
 8011d6e:	bd80      	pop	{r7, pc}
 8011d70:	e000ed04 	.word	0xe000ed04

08011d74 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8011d74:	b580      	push	{r7, lr}
 8011d76:	b084      	sub	sp, #16
 8011d78:	af00      	add	r7, sp, #0
 8011d7a:	60f8      	str	r0, [r7, #12]
 8011d7c:	60b9      	str	r1, [r7, #8]
 8011d7e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8011d80:	68fb      	ldr	r3, [r7, #12]
 8011d82:	4a06      	ldr	r2, [pc, #24]	; (8011d9c <vApplicationGetIdleTaskMemory+0x28>)
 8011d84:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8011d86:	68bb      	ldr	r3, [r7, #8]
 8011d88:	4a05      	ldr	r2, [pc, #20]	; (8011da0 <vApplicationGetIdleTaskMemory+0x2c>)
 8011d8a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	2280      	movs	r2, #128	; 0x80
 8011d90:	601a      	str	r2, [r3, #0]
}
 8011d92:	46c0      	nop			; (mov r8, r8)
 8011d94:	46bd      	mov	sp, r7
 8011d96:	b004      	add	sp, #16
 8011d98:	bd80      	pop	{r7, pc}
 8011d9a:	46c0      	nop			; (mov r8, r8)
 8011d9c:	2000049c 	.word	0x2000049c
 8011da0:	20000544 	.word	0x20000544

08011da4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8011da4:	b580      	push	{r7, lr}
 8011da6:	b084      	sub	sp, #16
 8011da8:	af00      	add	r7, sp, #0
 8011daa:	60f8      	str	r0, [r7, #12]
 8011dac:	60b9      	str	r1, [r7, #8]
 8011dae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8011db0:	68fb      	ldr	r3, [r7, #12]
 8011db2:	4a06      	ldr	r2, [pc, #24]	; (8011dcc <vApplicationGetTimerTaskMemory+0x28>)
 8011db4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8011db6:	68bb      	ldr	r3, [r7, #8]
 8011db8:	4a05      	ldr	r2, [pc, #20]	; (8011dd0 <vApplicationGetTimerTaskMemory+0x2c>)
 8011dba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	2280      	movs	r2, #128	; 0x80
 8011dc0:	0052      	lsls	r2, r2, #1
 8011dc2:	601a      	str	r2, [r3, #0]
}
 8011dc4:	46c0      	nop			; (mov r8, r8)
 8011dc6:	46bd      	mov	sp, r7
 8011dc8:	b004      	add	sp, #16
 8011dca:	bd80      	pop	{r7, pc}
 8011dcc:	20000744 	.word	0x20000744
 8011dd0:	200007ec 	.word	0x200007ec

08011dd4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011dd4:	b580      	push	{r7, lr}
 8011dd6:	b082      	sub	sp, #8
 8011dd8:	af00      	add	r7, sp, #0
 8011dda:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	3308      	adds	r3, #8
 8011de0:	001a      	movs	r2, r3
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	2201      	movs	r2, #1
 8011dea:	4252      	negs	r2, r2
 8011dec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	3308      	adds	r3, #8
 8011df2:	001a      	movs	r2, r3
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	3308      	adds	r3, #8
 8011dfc:	001a      	movs	r2, r3
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	2200      	movs	r2, #0
 8011e06:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011e08:	46c0      	nop			; (mov r8, r8)
 8011e0a:	46bd      	mov	sp, r7
 8011e0c:	b002      	add	sp, #8
 8011e0e:	bd80      	pop	{r7, pc}

08011e10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011e10:	b580      	push	{r7, lr}
 8011e12:	b082      	sub	sp, #8
 8011e14:	af00      	add	r7, sp, #0
 8011e16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	2200      	movs	r2, #0
 8011e1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011e1e:	46c0      	nop			; (mov r8, r8)
 8011e20:	46bd      	mov	sp, r7
 8011e22:	b002      	add	sp, #8
 8011e24:	bd80      	pop	{r7, pc}

08011e26 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011e26:	b580      	push	{r7, lr}
 8011e28:	b084      	sub	sp, #16
 8011e2a:	af00      	add	r7, sp, #0
 8011e2c:	6078      	str	r0, [r7, #4]
 8011e2e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	685b      	ldr	r3, [r3, #4]
 8011e34:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011e36:	683b      	ldr	r3, [r7, #0]
 8011e38:	68fa      	ldr	r2, [r7, #12]
 8011e3a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	689a      	ldr	r2, [r3, #8]
 8011e40:	683b      	ldr	r3, [r7, #0]
 8011e42:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	689b      	ldr	r3, [r3, #8]
 8011e48:	683a      	ldr	r2, [r7, #0]
 8011e4a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	683a      	ldr	r2, [r7, #0]
 8011e50:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8011e52:	683b      	ldr	r3, [r7, #0]
 8011e54:	687a      	ldr	r2, [r7, #4]
 8011e56:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	1c5a      	adds	r2, r3, #1
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	601a      	str	r2, [r3, #0]
}
 8011e62:	46c0      	nop			; (mov r8, r8)
 8011e64:	46bd      	mov	sp, r7
 8011e66:	b004      	add	sp, #16
 8011e68:	bd80      	pop	{r7, pc}

08011e6a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011e6a:	b580      	push	{r7, lr}
 8011e6c:	b084      	sub	sp, #16
 8011e6e:	af00      	add	r7, sp, #0
 8011e70:	6078      	str	r0, [r7, #4]
 8011e72:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011e74:	683b      	ldr	r3, [r7, #0]
 8011e76:	681b      	ldr	r3, [r3, #0]
 8011e78:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011e7a:	68bb      	ldr	r3, [r7, #8]
 8011e7c:	3301      	adds	r3, #1
 8011e7e:	d103      	bne.n	8011e88 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	691b      	ldr	r3, [r3, #16]
 8011e84:	60fb      	str	r3, [r7, #12]
 8011e86:	e00c      	b.n	8011ea2 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	3308      	adds	r3, #8
 8011e8c:	60fb      	str	r3, [r7, #12]
 8011e8e:	e002      	b.n	8011e96 <vListInsert+0x2c>
 8011e90:	68fb      	ldr	r3, [r7, #12]
 8011e92:	685b      	ldr	r3, [r3, #4]
 8011e94:	60fb      	str	r3, [r7, #12]
 8011e96:	68fb      	ldr	r3, [r7, #12]
 8011e98:	685b      	ldr	r3, [r3, #4]
 8011e9a:	681b      	ldr	r3, [r3, #0]
 8011e9c:	68ba      	ldr	r2, [r7, #8]
 8011e9e:	429a      	cmp	r2, r3
 8011ea0:	d2f6      	bcs.n	8011e90 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011ea2:	68fb      	ldr	r3, [r7, #12]
 8011ea4:	685a      	ldr	r2, [r3, #4]
 8011ea6:	683b      	ldr	r3, [r7, #0]
 8011ea8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011eaa:	683b      	ldr	r3, [r7, #0]
 8011eac:	685b      	ldr	r3, [r3, #4]
 8011eae:	683a      	ldr	r2, [r7, #0]
 8011eb0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011eb2:	683b      	ldr	r3, [r7, #0]
 8011eb4:	68fa      	ldr	r2, [r7, #12]
 8011eb6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011eb8:	68fb      	ldr	r3, [r7, #12]
 8011eba:	683a      	ldr	r2, [r7, #0]
 8011ebc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011ebe:	683b      	ldr	r3, [r7, #0]
 8011ec0:	687a      	ldr	r2, [r7, #4]
 8011ec2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	681b      	ldr	r3, [r3, #0]
 8011ec8:	1c5a      	adds	r2, r3, #1
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	601a      	str	r2, [r3, #0]
}
 8011ece:	46c0      	nop			; (mov r8, r8)
 8011ed0:	46bd      	mov	sp, r7
 8011ed2:	b004      	add	sp, #16
 8011ed4:	bd80      	pop	{r7, pc}

08011ed6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011ed6:	b580      	push	{r7, lr}
 8011ed8:	b084      	sub	sp, #16
 8011eda:	af00      	add	r7, sp, #0
 8011edc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	691b      	ldr	r3, [r3, #16]
 8011ee2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	685b      	ldr	r3, [r3, #4]
 8011ee8:	687a      	ldr	r2, [r7, #4]
 8011eea:	6892      	ldr	r2, [r2, #8]
 8011eec:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	689b      	ldr	r3, [r3, #8]
 8011ef2:	687a      	ldr	r2, [r7, #4]
 8011ef4:	6852      	ldr	r2, [r2, #4]
 8011ef6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	685b      	ldr	r3, [r3, #4]
 8011efc:	687a      	ldr	r2, [r7, #4]
 8011efe:	429a      	cmp	r2, r3
 8011f00:	d103      	bne.n	8011f0a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	689a      	ldr	r2, [r3, #8]
 8011f06:	68fb      	ldr	r3, [r7, #12]
 8011f08:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	2200      	movs	r2, #0
 8011f0e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011f10:	68fb      	ldr	r3, [r7, #12]
 8011f12:	681b      	ldr	r3, [r3, #0]
 8011f14:	1e5a      	subs	r2, r3, #1
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011f1a:	68fb      	ldr	r3, [r7, #12]
 8011f1c:	681b      	ldr	r3, [r3, #0]
}
 8011f1e:	0018      	movs	r0, r3
 8011f20:	46bd      	mov	sp, r7
 8011f22:	b004      	add	sp, #16
 8011f24:	bd80      	pop	{r7, pc}

08011f26 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011f26:	b580      	push	{r7, lr}
 8011f28:	b084      	sub	sp, #16
 8011f2a:	af00      	add	r7, sp, #0
 8011f2c:	6078      	str	r0, [r7, #4]
 8011f2e:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011f34:	68fb      	ldr	r3, [r7, #12]
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d101      	bne.n	8011f3e <xQueueGenericReset+0x18>
 8011f3a:	b672      	cpsid	i
 8011f3c:	e7fe      	b.n	8011f3c <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8011f3e:	f002 f82f 	bl	8013fa0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011f42:	68fb      	ldr	r3, [r7, #12]
 8011f44:	681a      	ldr	r2, [r3, #0]
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011f4e:	434b      	muls	r3, r1
 8011f50:	18d2      	adds	r2, r2, r3
 8011f52:	68fb      	ldr	r3, [r7, #12]
 8011f54:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011f56:	68fb      	ldr	r3, [r7, #12]
 8011f58:	2200      	movs	r2, #0
 8011f5a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011f5c:	68fb      	ldr	r3, [r7, #12]
 8011f5e:	681a      	ldr	r2, [r3, #0]
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	681a      	ldr	r2, [r3, #0]
 8011f68:	68fb      	ldr	r3, [r7, #12]
 8011f6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011f6c:	1e59      	subs	r1, r3, #1
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011f72:	434b      	muls	r3, r1
 8011f74:	18d2      	adds	r2, r2, r3
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011f7a:	68fb      	ldr	r3, [r7, #12]
 8011f7c:	2244      	movs	r2, #68	; 0x44
 8011f7e:	21ff      	movs	r1, #255	; 0xff
 8011f80:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8011f82:	68fb      	ldr	r3, [r7, #12]
 8011f84:	2245      	movs	r2, #69	; 0x45
 8011f86:	21ff      	movs	r1, #255	; 0xff
 8011f88:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8011f8a:	683b      	ldr	r3, [r7, #0]
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d10d      	bne.n	8011fac <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011f90:	68fb      	ldr	r3, [r7, #12]
 8011f92:	691b      	ldr	r3, [r3, #16]
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	d013      	beq.n	8011fc0 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011f98:	68fb      	ldr	r3, [r7, #12]
 8011f9a:	3310      	adds	r3, #16
 8011f9c:	0018      	movs	r0, r3
 8011f9e:	f001 f9dd 	bl	801335c <xTaskRemoveFromEventList>
 8011fa2:	1e03      	subs	r3, r0, #0
 8011fa4:	d00c      	beq.n	8011fc0 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011fa6:	f001 ffeb 	bl	8013f80 <vPortYield>
 8011faa:	e009      	b.n	8011fc0 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011fac:	68fb      	ldr	r3, [r7, #12]
 8011fae:	3310      	adds	r3, #16
 8011fb0:	0018      	movs	r0, r3
 8011fb2:	f7ff ff0f 	bl	8011dd4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011fb6:	68fb      	ldr	r3, [r7, #12]
 8011fb8:	3324      	adds	r3, #36	; 0x24
 8011fba:	0018      	movs	r0, r3
 8011fbc:	f7ff ff0a 	bl	8011dd4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011fc0:	f002 f800 	bl	8013fc4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011fc4:	2301      	movs	r3, #1
}
 8011fc6:	0018      	movs	r0, r3
 8011fc8:	46bd      	mov	sp, r7
 8011fca:	b004      	add	sp, #16
 8011fcc:	bd80      	pop	{r7, pc}

08011fce <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011fce:	b590      	push	{r4, r7, lr}
 8011fd0:	b089      	sub	sp, #36	; 0x24
 8011fd2:	af02      	add	r7, sp, #8
 8011fd4:	60f8      	str	r0, [r7, #12]
 8011fd6:	60b9      	str	r1, [r7, #8]
 8011fd8:	607a      	str	r2, [r7, #4]
 8011fda:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011fdc:	68fb      	ldr	r3, [r7, #12]
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d101      	bne.n	8011fe6 <xQueueGenericCreateStatic+0x18>
 8011fe2:	b672      	cpsid	i
 8011fe4:	e7fe      	b.n	8011fe4 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011fe6:	683b      	ldr	r3, [r7, #0]
 8011fe8:	2b00      	cmp	r3, #0
 8011fea:	d101      	bne.n	8011ff0 <xQueueGenericCreateStatic+0x22>
 8011fec:	b672      	cpsid	i
 8011fee:	e7fe      	b.n	8011fee <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d002      	beq.n	8011ffc <xQueueGenericCreateStatic+0x2e>
 8011ff6:	68bb      	ldr	r3, [r7, #8]
 8011ff8:	2b00      	cmp	r3, #0
 8011ffa:	d001      	beq.n	8012000 <xQueueGenericCreateStatic+0x32>
 8011ffc:	2301      	movs	r3, #1
 8011ffe:	e000      	b.n	8012002 <xQueueGenericCreateStatic+0x34>
 8012000:	2300      	movs	r3, #0
 8012002:	2b00      	cmp	r3, #0
 8012004:	d101      	bne.n	801200a <xQueueGenericCreateStatic+0x3c>
 8012006:	b672      	cpsid	i
 8012008:	e7fe      	b.n	8012008 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	2b00      	cmp	r3, #0
 801200e:	d102      	bne.n	8012016 <xQueueGenericCreateStatic+0x48>
 8012010:	68bb      	ldr	r3, [r7, #8]
 8012012:	2b00      	cmp	r3, #0
 8012014:	d101      	bne.n	801201a <xQueueGenericCreateStatic+0x4c>
 8012016:	2301      	movs	r3, #1
 8012018:	e000      	b.n	801201c <xQueueGenericCreateStatic+0x4e>
 801201a:	2300      	movs	r3, #0
 801201c:	2b00      	cmp	r3, #0
 801201e:	d101      	bne.n	8012024 <xQueueGenericCreateStatic+0x56>
 8012020:	b672      	cpsid	i
 8012022:	e7fe      	b.n	8012022 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8012024:	2350      	movs	r3, #80	; 0x50
 8012026:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8012028:	693b      	ldr	r3, [r7, #16]
 801202a:	2b50      	cmp	r3, #80	; 0x50
 801202c:	d001      	beq.n	8012032 <xQueueGenericCreateStatic+0x64>
 801202e:	b672      	cpsid	i
 8012030:	e7fe      	b.n	8012030 <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012032:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012034:	683b      	ldr	r3, [r7, #0]
 8012036:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8012038:	697b      	ldr	r3, [r7, #20]
 801203a:	2b00      	cmp	r3, #0
 801203c:	d00e      	beq.n	801205c <xQueueGenericCreateStatic+0x8e>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801203e:	697b      	ldr	r3, [r7, #20]
 8012040:	2246      	movs	r2, #70	; 0x46
 8012042:	2101      	movs	r1, #1
 8012044:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012046:	2328      	movs	r3, #40	; 0x28
 8012048:	18fb      	adds	r3, r7, r3
 801204a:	781c      	ldrb	r4, [r3, #0]
 801204c:	687a      	ldr	r2, [r7, #4]
 801204e:	68b9      	ldr	r1, [r7, #8]
 8012050:	68f8      	ldr	r0, [r7, #12]
 8012052:	697b      	ldr	r3, [r7, #20]
 8012054:	9300      	str	r3, [sp, #0]
 8012056:	0023      	movs	r3, r4
 8012058:	f000 f837 	bl	80120ca <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801205c:	697b      	ldr	r3, [r7, #20]
	}
 801205e:	0018      	movs	r0, r3
 8012060:	46bd      	mov	sp, r7
 8012062:	b007      	add	sp, #28
 8012064:	bd90      	pop	{r4, r7, pc}

08012066 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8012066:	b590      	push	{r4, r7, lr}
 8012068:	b08b      	sub	sp, #44	; 0x2c
 801206a:	af02      	add	r7, sp, #8
 801206c:	60f8      	str	r0, [r7, #12]
 801206e:	60b9      	str	r1, [r7, #8]
 8012070:	1dfb      	adds	r3, r7, #7
 8012072:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012074:	68fb      	ldr	r3, [r7, #12]
 8012076:	2b00      	cmp	r3, #0
 8012078:	d101      	bne.n	801207e <xQueueGenericCreate+0x18>
 801207a:	b672      	cpsid	i
 801207c:	e7fe      	b.n	801207c <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801207e:	68fb      	ldr	r3, [r7, #12]
 8012080:	68ba      	ldr	r2, [r7, #8]
 8012082:	4353      	muls	r3, r2
 8012084:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8012086:	69fb      	ldr	r3, [r7, #28]
 8012088:	3350      	adds	r3, #80	; 0x50
 801208a:	0018      	movs	r0, r3
 801208c:	f002 f820 	bl	80140d0 <pvPortMalloc>
 8012090:	0003      	movs	r3, r0
 8012092:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8012094:	69bb      	ldr	r3, [r7, #24]
 8012096:	2b00      	cmp	r3, #0
 8012098:	d012      	beq.n	80120c0 <xQueueGenericCreate+0x5a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801209a:	69bb      	ldr	r3, [r7, #24]
 801209c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801209e:	697b      	ldr	r3, [r7, #20]
 80120a0:	3350      	adds	r3, #80	; 0x50
 80120a2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80120a4:	69bb      	ldr	r3, [r7, #24]
 80120a6:	2246      	movs	r2, #70	; 0x46
 80120a8:	2100      	movs	r1, #0
 80120aa:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80120ac:	1dfb      	adds	r3, r7, #7
 80120ae:	781c      	ldrb	r4, [r3, #0]
 80120b0:	697a      	ldr	r2, [r7, #20]
 80120b2:	68b9      	ldr	r1, [r7, #8]
 80120b4:	68f8      	ldr	r0, [r7, #12]
 80120b6:	69bb      	ldr	r3, [r7, #24]
 80120b8:	9300      	str	r3, [sp, #0]
 80120ba:	0023      	movs	r3, r4
 80120bc:	f000 f805 	bl	80120ca <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80120c0:	69bb      	ldr	r3, [r7, #24]
	}
 80120c2:	0018      	movs	r0, r3
 80120c4:	46bd      	mov	sp, r7
 80120c6:	b009      	add	sp, #36	; 0x24
 80120c8:	bd90      	pop	{r4, r7, pc}

080120ca <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80120ca:	b580      	push	{r7, lr}
 80120cc:	b084      	sub	sp, #16
 80120ce:	af00      	add	r7, sp, #0
 80120d0:	60f8      	str	r0, [r7, #12]
 80120d2:	60b9      	str	r1, [r7, #8]
 80120d4:	607a      	str	r2, [r7, #4]
 80120d6:	001a      	movs	r2, r3
 80120d8:	1cfb      	adds	r3, r7, #3
 80120da:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80120dc:	68bb      	ldr	r3, [r7, #8]
 80120de:	2b00      	cmp	r3, #0
 80120e0:	d103      	bne.n	80120ea <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80120e2:	69bb      	ldr	r3, [r7, #24]
 80120e4:	69ba      	ldr	r2, [r7, #24]
 80120e6:	601a      	str	r2, [r3, #0]
 80120e8:	e002      	b.n	80120f0 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80120ea:	69bb      	ldr	r3, [r7, #24]
 80120ec:	687a      	ldr	r2, [r7, #4]
 80120ee:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80120f0:	69bb      	ldr	r3, [r7, #24]
 80120f2:	68fa      	ldr	r2, [r7, #12]
 80120f4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80120f6:	69bb      	ldr	r3, [r7, #24]
 80120f8:	68ba      	ldr	r2, [r7, #8]
 80120fa:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80120fc:	69bb      	ldr	r3, [r7, #24]
 80120fe:	2101      	movs	r1, #1
 8012100:	0018      	movs	r0, r3
 8012102:	f7ff ff10 	bl	8011f26 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8012106:	69bb      	ldr	r3, [r7, #24]
 8012108:	1cfa      	adds	r2, r7, #3
 801210a:	214c      	movs	r1, #76	; 0x4c
 801210c:	7812      	ldrb	r2, [r2, #0]
 801210e:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8012110:	46c0      	nop			; (mov r8, r8)
 8012112:	46bd      	mov	sp, r7
 8012114:	b004      	add	sp, #16
 8012116:	bd80      	pop	{r7, pc}

08012118 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012118:	b580      	push	{r7, lr}
 801211a:	b08a      	sub	sp, #40	; 0x28
 801211c:	af00      	add	r7, sp, #0
 801211e:	60f8      	str	r0, [r7, #12]
 8012120:	60b9      	str	r1, [r7, #8]
 8012122:	607a      	str	r2, [r7, #4]
 8012124:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8012126:	2300      	movs	r3, #0
 8012128:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 801212e:	6a3b      	ldr	r3, [r7, #32]
 8012130:	2b00      	cmp	r3, #0
 8012132:	d101      	bne.n	8012138 <xQueueGenericSend+0x20>
 8012134:	b672      	cpsid	i
 8012136:	e7fe      	b.n	8012136 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012138:	68bb      	ldr	r3, [r7, #8]
 801213a:	2b00      	cmp	r3, #0
 801213c:	d103      	bne.n	8012146 <xQueueGenericSend+0x2e>
 801213e:	6a3b      	ldr	r3, [r7, #32]
 8012140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012142:	2b00      	cmp	r3, #0
 8012144:	d101      	bne.n	801214a <xQueueGenericSend+0x32>
 8012146:	2301      	movs	r3, #1
 8012148:	e000      	b.n	801214c <xQueueGenericSend+0x34>
 801214a:	2300      	movs	r3, #0
 801214c:	2b00      	cmp	r3, #0
 801214e:	d101      	bne.n	8012154 <xQueueGenericSend+0x3c>
 8012150:	b672      	cpsid	i
 8012152:	e7fe      	b.n	8012152 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012154:	683b      	ldr	r3, [r7, #0]
 8012156:	2b02      	cmp	r3, #2
 8012158:	d103      	bne.n	8012162 <xQueueGenericSend+0x4a>
 801215a:	6a3b      	ldr	r3, [r7, #32]
 801215c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801215e:	2b01      	cmp	r3, #1
 8012160:	d101      	bne.n	8012166 <xQueueGenericSend+0x4e>
 8012162:	2301      	movs	r3, #1
 8012164:	e000      	b.n	8012168 <xQueueGenericSend+0x50>
 8012166:	2300      	movs	r3, #0
 8012168:	2b00      	cmp	r3, #0
 801216a:	d101      	bne.n	8012170 <xQueueGenericSend+0x58>
 801216c:	b672      	cpsid	i
 801216e:	e7fe      	b.n	801216e <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012170:	f001 fa9a 	bl	80136a8 <xTaskGetSchedulerState>
 8012174:	1e03      	subs	r3, r0, #0
 8012176:	d102      	bne.n	801217e <xQueueGenericSend+0x66>
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	2b00      	cmp	r3, #0
 801217c:	d101      	bne.n	8012182 <xQueueGenericSend+0x6a>
 801217e:	2301      	movs	r3, #1
 8012180:	e000      	b.n	8012184 <xQueueGenericSend+0x6c>
 8012182:	2300      	movs	r3, #0
 8012184:	2b00      	cmp	r3, #0
 8012186:	d101      	bne.n	801218c <xQueueGenericSend+0x74>
 8012188:	b672      	cpsid	i
 801218a:	e7fe      	b.n	801218a <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801218c:	f001 ff08 	bl	8013fa0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8012190:	6a3b      	ldr	r3, [r7, #32]
 8012192:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012194:	6a3b      	ldr	r3, [r7, #32]
 8012196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012198:	429a      	cmp	r2, r3
 801219a:	d302      	bcc.n	80121a2 <xQueueGenericSend+0x8a>
 801219c:	683b      	ldr	r3, [r7, #0]
 801219e:	2b02      	cmp	r3, #2
 80121a0:	d11e      	bne.n	80121e0 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80121a2:	683a      	ldr	r2, [r7, #0]
 80121a4:	68b9      	ldr	r1, [r7, #8]
 80121a6:	6a3b      	ldr	r3, [r7, #32]
 80121a8:	0018      	movs	r0, r3
 80121aa:	f000 fa05 	bl	80125b8 <prvCopyDataToQueue>
 80121ae:	0003      	movs	r3, r0
 80121b0:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80121b2:	6a3b      	ldr	r3, [r7, #32]
 80121b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	d009      	beq.n	80121ce <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80121ba:	6a3b      	ldr	r3, [r7, #32]
 80121bc:	3324      	adds	r3, #36	; 0x24
 80121be:	0018      	movs	r0, r3
 80121c0:	f001 f8cc 	bl	801335c <xTaskRemoveFromEventList>
 80121c4:	1e03      	subs	r3, r0, #0
 80121c6:	d007      	beq.n	80121d8 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80121c8:	f001 feda 	bl	8013f80 <vPortYield>
 80121cc:	e004      	b.n	80121d8 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80121ce:	69fb      	ldr	r3, [r7, #28]
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d001      	beq.n	80121d8 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80121d4:	f001 fed4 	bl	8013f80 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80121d8:	f001 fef4 	bl	8013fc4 <vPortExitCritical>
				return pdPASS;
 80121dc:	2301      	movs	r3, #1
 80121de:	e05b      	b.n	8012298 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	2b00      	cmp	r3, #0
 80121e4:	d103      	bne.n	80121ee <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80121e6:	f001 feed 	bl	8013fc4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80121ea:	2300      	movs	r3, #0
 80121ec:	e054      	b.n	8012298 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 80121ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d106      	bne.n	8012202 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80121f4:	2314      	movs	r3, #20
 80121f6:	18fb      	adds	r3, r7, r3
 80121f8:	0018      	movs	r0, r3
 80121fa:	f001 f90b 	bl	8013414 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80121fe:	2301      	movs	r3, #1
 8012200:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012202:	f001 fedf 	bl	8013fc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012206:	f000 feb5 	bl	8012f74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801220a:	f001 fec9 	bl	8013fa0 <vPortEnterCritical>
 801220e:	6a3b      	ldr	r3, [r7, #32]
 8012210:	2244      	movs	r2, #68	; 0x44
 8012212:	5c9b      	ldrb	r3, [r3, r2]
 8012214:	b25b      	sxtb	r3, r3
 8012216:	3301      	adds	r3, #1
 8012218:	d103      	bne.n	8012222 <xQueueGenericSend+0x10a>
 801221a:	6a3b      	ldr	r3, [r7, #32]
 801221c:	2244      	movs	r2, #68	; 0x44
 801221e:	2100      	movs	r1, #0
 8012220:	5499      	strb	r1, [r3, r2]
 8012222:	6a3b      	ldr	r3, [r7, #32]
 8012224:	2245      	movs	r2, #69	; 0x45
 8012226:	5c9b      	ldrb	r3, [r3, r2]
 8012228:	b25b      	sxtb	r3, r3
 801222a:	3301      	adds	r3, #1
 801222c:	d103      	bne.n	8012236 <xQueueGenericSend+0x11e>
 801222e:	6a3b      	ldr	r3, [r7, #32]
 8012230:	2245      	movs	r2, #69	; 0x45
 8012232:	2100      	movs	r1, #0
 8012234:	5499      	strb	r1, [r3, r2]
 8012236:	f001 fec5 	bl	8013fc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801223a:	1d3a      	adds	r2, r7, #4
 801223c:	2314      	movs	r3, #20
 801223e:	18fb      	adds	r3, r7, r3
 8012240:	0011      	movs	r1, r2
 8012242:	0018      	movs	r0, r3
 8012244:	f001 f8fa 	bl	801343c <xTaskCheckForTimeOut>
 8012248:	1e03      	subs	r3, r0, #0
 801224a:	d11e      	bne.n	801228a <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801224c:	6a3b      	ldr	r3, [r7, #32]
 801224e:	0018      	movs	r0, r3
 8012250:	f000 fab7 	bl	80127c2 <prvIsQueueFull>
 8012254:	1e03      	subs	r3, r0, #0
 8012256:	d011      	beq.n	801227c <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8012258:	6a3b      	ldr	r3, [r7, #32]
 801225a:	3310      	adds	r3, #16
 801225c:	687a      	ldr	r2, [r7, #4]
 801225e:	0011      	movs	r1, r2
 8012260:	0018      	movs	r0, r3
 8012262:	f001 f837 	bl	80132d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8012266:	6a3b      	ldr	r3, [r7, #32]
 8012268:	0018      	movs	r0, r3
 801226a:	f000 fa36 	bl	80126da <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801226e:	f000 fe8d 	bl	8012f8c <xTaskResumeAll>
 8012272:	1e03      	subs	r3, r0, #0
 8012274:	d18a      	bne.n	801218c <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8012276:	f001 fe83 	bl	8013f80 <vPortYield>
 801227a:	e787      	b.n	801218c <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 801227c:	6a3b      	ldr	r3, [r7, #32]
 801227e:	0018      	movs	r0, r3
 8012280:	f000 fa2b 	bl	80126da <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012284:	f000 fe82 	bl	8012f8c <xTaskResumeAll>
 8012288:	e780      	b.n	801218c <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801228a:	6a3b      	ldr	r3, [r7, #32]
 801228c:	0018      	movs	r0, r3
 801228e:	f000 fa24 	bl	80126da <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012292:	f000 fe7b 	bl	8012f8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8012296:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8012298:	0018      	movs	r0, r3
 801229a:	46bd      	mov	sp, r7
 801229c:	b00a      	add	sp, #40	; 0x28
 801229e:	bd80      	pop	{r7, pc}

080122a0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80122a0:	b590      	push	{r4, r7, lr}
 80122a2:	b08b      	sub	sp, #44	; 0x2c
 80122a4:	af00      	add	r7, sp, #0
 80122a6:	60f8      	str	r0, [r7, #12]
 80122a8:	60b9      	str	r1, [r7, #8]
 80122aa:	607a      	str	r2, [r7, #4]
 80122ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80122b2:	6a3b      	ldr	r3, [r7, #32]
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d101      	bne.n	80122bc <xQueueGenericSendFromISR+0x1c>
 80122b8:	b672      	cpsid	i
 80122ba:	e7fe      	b.n	80122ba <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80122bc:	68bb      	ldr	r3, [r7, #8]
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d103      	bne.n	80122ca <xQueueGenericSendFromISR+0x2a>
 80122c2:	6a3b      	ldr	r3, [r7, #32]
 80122c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d101      	bne.n	80122ce <xQueueGenericSendFromISR+0x2e>
 80122ca:	2301      	movs	r3, #1
 80122cc:	e000      	b.n	80122d0 <xQueueGenericSendFromISR+0x30>
 80122ce:	2300      	movs	r3, #0
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d101      	bne.n	80122d8 <xQueueGenericSendFromISR+0x38>
 80122d4:	b672      	cpsid	i
 80122d6:	e7fe      	b.n	80122d6 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80122d8:	683b      	ldr	r3, [r7, #0]
 80122da:	2b02      	cmp	r3, #2
 80122dc:	d103      	bne.n	80122e6 <xQueueGenericSendFromISR+0x46>
 80122de:	6a3b      	ldr	r3, [r7, #32]
 80122e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80122e2:	2b01      	cmp	r3, #1
 80122e4:	d101      	bne.n	80122ea <xQueueGenericSendFromISR+0x4a>
 80122e6:	2301      	movs	r3, #1
 80122e8:	e000      	b.n	80122ec <xQueueGenericSendFromISR+0x4c>
 80122ea:	2300      	movs	r3, #0
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	d101      	bne.n	80122f4 <xQueueGenericSendFromISR+0x54>
 80122f0:	b672      	cpsid	i
 80122f2:	e7fe      	b.n	80122f2 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80122f4:	f001 fe7e 	bl	8013ff4 <ulSetInterruptMaskFromISR>
 80122f8:	0003      	movs	r3, r0
 80122fa:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80122fc:	6a3b      	ldr	r3, [r7, #32]
 80122fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012300:	6a3b      	ldr	r3, [r7, #32]
 8012302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012304:	429a      	cmp	r2, r3
 8012306:	d302      	bcc.n	801230e <xQueueGenericSendFromISR+0x6e>
 8012308:	683b      	ldr	r3, [r7, #0]
 801230a:	2b02      	cmp	r3, #2
 801230c:	d131      	bne.n	8012372 <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801230e:	241b      	movs	r4, #27
 8012310:	193b      	adds	r3, r7, r4
 8012312:	6a3a      	ldr	r2, [r7, #32]
 8012314:	2145      	movs	r1, #69	; 0x45
 8012316:	5c52      	ldrb	r2, [r2, r1]
 8012318:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 801231a:	6a3b      	ldr	r3, [r7, #32]
 801231c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801231e:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012320:	683a      	ldr	r2, [r7, #0]
 8012322:	68b9      	ldr	r1, [r7, #8]
 8012324:	6a3b      	ldr	r3, [r7, #32]
 8012326:	0018      	movs	r0, r3
 8012328:	f000 f946 	bl	80125b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801232c:	193b      	adds	r3, r7, r4
 801232e:	781b      	ldrb	r3, [r3, #0]
 8012330:	b25b      	sxtb	r3, r3
 8012332:	3301      	adds	r3, #1
 8012334:	d111      	bne.n	801235a <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012336:	6a3b      	ldr	r3, [r7, #32]
 8012338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801233a:	2b00      	cmp	r3, #0
 801233c:	d016      	beq.n	801236c <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801233e:	6a3b      	ldr	r3, [r7, #32]
 8012340:	3324      	adds	r3, #36	; 0x24
 8012342:	0018      	movs	r0, r3
 8012344:	f001 f80a 	bl	801335c <xTaskRemoveFromEventList>
 8012348:	1e03      	subs	r3, r0, #0
 801234a:	d00f      	beq.n	801236c <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	2b00      	cmp	r3, #0
 8012350:	d00c      	beq.n	801236c <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	2201      	movs	r2, #1
 8012356:	601a      	str	r2, [r3, #0]
 8012358:	e008      	b.n	801236c <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801235a:	231b      	movs	r3, #27
 801235c:	18fb      	adds	r3, r7, r3
 801235e:	781b      	ldrb	r3, [r3, #0]
 8012360:	3301      	adds	r3, #1
 8012362:	b2db      	uxtb	r3, r3
 8012364:	b259      	sxtb	r1, r3
 8012366:	6a3b      	ldr	r3, [r7, #32]
 8012368:	2245      	movs	r2, #69	; 0x45
 801236a:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 801236c:	2301      	movs	r3, #1
 801236e:	627b      	str	r3, [r7, #36]	; 0x24
		{
 8012370:	e001      	b.n	8012376 <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012372:	2300      	movs	r3, #0
 8012374:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8012376:	69fb      	ldr	r3, [r7, #28]
 8012378:	0018      	movs	r0, r3
 801237a:	f001 fe41 	bl	8014000 <vClearInterruptMaskFromISR>

	return xReturn;
 801237e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012380:	0018      	movs	r0, r3
 8012382:	46bd      	mov	sp, r7
 8012384:	b00b      	add	sp, #44	; 0x2c
 8012386:	bd90      	pop	{r4, r7, pc}

08012388 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012388:	b580      	push	{r7, lr}
 801238a:	b08a      	sub	sp, #40	; 0x28
 801238c:	af00      	add	r7, sp, #0
 801238e:	60f8      	str	r0, [r7, #12]
 8012390:	60b9      	str	r1, [r7, #8]
 8012392:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8012394:	2300      	movs	r3, #0
 8012396:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012398:	68fb      	ldr	r3, [r7, #12]
 801239a:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801239c:	6a3b      	ldr	r3, [r7, #32]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d101      	bne.n	80123a6 <xQueueReceive+0x1e>
 80123a2:	b672      	cpsid	i
 80123a4:	e7fe      	b.n	80123a4 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80123a6:	68bb      	ldr	r3, [r7, #8]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d103      	bne.n	80123b4 <xQueueReceive+0x2c>
 80123ac:	6a3b      	ldr	r3, [r7, #32]
 80123ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d101      	bne.n	80123b8 <xQueueReceive+0x30>
 80123b4:	2301      	movs	r3, #1
 80123b6:	e000      	b.n	80123ba <xQueueReceive+0x32>
 80123b8:	2300      	movs	r3, #0
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d101      	bne.n	80123c2 <xQueueReceive+0x3a>
 80123be:	b672      	cpsid	i
 80123c0:	e7fe      	b.n	80123c0 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80123c2:	f001 f971 	bl	80136a8 <xTaskGetSchedulerState>
 80123c6:	1e03      	subs	r3, r0, #0
 80123c8:	d102      	bne.n	80123d0 <xQueueReceive+0x48>
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d101      	bne.n	80123d4 <xQueueReceive+0x4c>
 80123d0:	2301      	movs	r3, #1
 80123d2:	e000      	b.n	80123d6 <xQueueReceive+0x4e>
 80123d4:	2300      	movs	r3, #0
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	d101      	bne.n	80123de <xQueueReceive+0x56>
 80123da:	b672      	cpsid	i
 80123dc:	e7fe      	b.n	80123dc <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80123de:	f001 fddf 	bl	8013fa0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80123e2:	6a3b      	ldr	r3, [r7, #32]
 80123e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80123e6:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80123e8:	69fb      	ldr	r3, [r7, #28]
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d01a      	beq.n	8012424 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80123ee:	68ba      	ldr	r2, [r7, #8]
 80123f0:	6a3b      	ldr	r3, [r7, #32]
 80123f2:	0011      	movs	r1, r2
 80123f4:	0018      	movs	r0, r3
 80123f6:	f000 f94a 	bl	801268e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80123fa:	69fb      	ldr	r3, [r7, #28]
 80123fc:	1e5a      	subs	r2, r3, #1
 80123fe:	6a3b      	ldr	r3, [r7, #32]
 8012400:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012402:	6a3b      	ldr	r3, [r7, #32]
 8012404:	691b      	ldr	r3, [r3, #16]
 8012406:	2b00      	cmp	r3, #0
 8012408:	d008      	beq.n	801241c <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801240a:	6a3b      	ldr	r3, [r7, #32]
 801240c:	3310      	adds	r3, #16
 801240e:	0018      	movs	r0, r3
 8012410:	f000 ffa4 	bl	801335c <xTaskRemoveFromEventList>
 8012414:	1e03      	subs	r3, r0, #0
 8012416:	d001      	beq.n	801241c <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012418:	f001 fdb2 	bl	8013f80 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801241c:	f001 fdd2 	bl	8013fc4 <vPortExitCritical>
				return pdPASS;
 8012420:	2301      	movs	r3, #1
 8012422:	e062      	b.n	80124ea <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	2b00      	cmp	r3, #0
 8012428:	d103      	bne.n	8012432 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801242a:	f001 fdcb 	bl	8013fc4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801242e:	2300      	movs	r3, #0
 8012430:	e05b      	b.n	80124ea <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012434:	2b00      	cmp	r3, #0
 8012436:	d106      	bne.n	8012446 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012438:	2314      	movs	r3, #20
 801243a:	18fb      	adds	r3, r7, r3
 801243c:	0018      	movs	r0, r3
 801243e:	f000 ffe9 	bl	8013414 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012442:	2301      	movs	r3, #1
 8012444:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012446:	f001 fdbd 	bl	8013fc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801244a:	f000 fd93 	bl	8012f74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801244e:	f001 fda7 	bl	8013fa0 <vPortEnterCritical>
 8012452:	6a3b      	ldr	r3, [r7, #32]
 8012454:	2244      	movs	r2, #68	; 0x44
 8012456:	5c9b      	ldrb	r3, [r3, r2]
 8012458:	b25b      	sxtb	r3, r3
 801245a:	3301      	adds	r3, #1
 801245c:	d103      	bne.n	8012466 <xQueueReceive+0xde>
 801245e:	6a3b      	ldr	r3, [r7, #32]
 8012460:	2244      	movs	r2, #68	; 0x44
 8012462:	2100      	movs	r1, #0
 8012464:	5499      	strb	r1, [r3, r2]
 8012466:	6a3b      	ldr	r3, [r7, #32]
 8012468:	2245      	movs	r2, #69	; 0x45
 801246a:	5c9b      	ldrb	r3, [r3, r2]
 801246c:	b25b      	sxtb	r3, r3
 801246e:	3301      	adds	r3, #1
 8012470:	d103      	bne.n	801247a <xQueueReceive+0xf2>
 8012472:	6a3b      	ldr	r3, [r7, #32]
 8012474:	2245      	movs	r2, #69	; 0x45
 8012476:	2100      	movs	r1, #0
 8012478:	5499      	strb	r1, [r3, r2]
 801247a:	f001 fda3 	bl	8013fc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801247e:	1d3a      	adds	r2, r7, #4
 8012480:	2314      	movs	r3, #20
 8012482:	18fb      	adds	r3, r7, r3
 8012484:	0011      	movs	r1, r2
 8012486:	0018      	movs	r0, r3
 8012488:	f000 ffd8 	bl	801343c <xTaskCheckForTimeOut>
 801248c:	1e03      	subs	r3, r0, #0
 801248e:	d11e      	bne.n	80124ce <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012490:	6a3b      	ldr	r3, [r7, #32]
 8012492:	0018      	movs	r0, r3
 8012494:	f000 f97f 	bl	8012796 <prvIsQueueEmpty>
 8012498:	1e03      	subs	r3, r0, #0
 801249a:	d011      	beq.n	80124c0 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801249c:	6a3b      	ldr	r3, [r7, #32]
 801249e:	3324      	adds	r3, #36	; 0x24
 80124a0:	687a      	ldr	r2, [r7, #4]
 80124a2:	0011      	movs	r1, r2
 80124a4:	0018      	movs	r0, r3
 80124a6:	f000 ff15 	bl	80132d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80124aa:	6a3b      	ldr	r3, [r7, #32]
 80124ac:	0018      	movs	r0, r3
 80124ae:	f000 f914 	bl	80126da <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80124b2:	f000 fd6b 	bl	8012f8c <xTaskResumeAll>
 80124b6:	1e03      	subs	r3, r0, #0
 80124b8:	d191      	bne.n	80123de <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 80124ba:	f001 fd61 	bl	8013f80 <vPortYield>
 80124be:	e78e      	b.n	80123de <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80124c0:	6a3b      	ldr	r3, [r7, #32]
 80124c2:	0018      	movs	r0, r3
 80124c4:	f000 f909 	bl	80126da <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80124c8:	f000 fd60 	bl	8012f8c <xTaskResumeAll>
 80124cc:	e787      	b.n	80123de <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80124ce:	6a3b      	ldr	r3, [r7, #32]
 80124d0:	0018      	movs	r0, r3
 80124d2:	f000 f902 	bl	80126da <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80124d6:	f000 fd59 	bl	8012f8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80124da:	6a3b      	ldr	r3, [r7, #32]
 80124dc:	0018      	movs	r0, r3
 80124de:	f000 f95a 	bl	8012796 <prvIsQueueEmpty>
 80124e2:	1e03      	subs	r3, r0, #0
 80124e4:	d100      	bne.n	80124e8 <xQueueReceive+0x160>
 80124e6:	e77a      	b.n	80123de <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80124e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80124ea:	0018      	movs	r0, r3
 80124ec:	46bd      	mov	sp, r7
 80124ee:	b00a      	add	sp, #40	; 0x28
 80124f0:	bd80      	pop	{r7, pc}

080124f2 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80124f2:	b590      	push	{r4, r7, lr}
 80124f4:	b08b      	sub	sp, #44	; 0x2c
 80124f6:	af00      	add	r7, sp, #0
 80124f8:	60f8      	str	r0, [r7, #12]
 80124fa:	60b9      	str	r1, [r7, #8]
 80124fc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8012502:	6a3b      	ldr	r3, [r7, #32]
 8012504:	2b00      	cmp	r3, #0
 8012506:	d101      	bne.n	801250c <xQueueReceiveFromISR+0x1a>
 8012508:	b672      	cpsid	i
 801250a:	e7fe      	b.n	801250a <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801250c:	68bb      	ldr	r3, [r7, #8]
 801250e:	2b00      	cmp	r3, #0
 8012510:	d103      	bne.n	801251a <xQueueReceiveFromISR+0x28>
 8012512:	6a3b      	ldr	r3, [r7, #32]
 8012514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012516:	2b00      	cmp	r3, #0
 8012518:	d101      	bne.n	801251e <xQueueReceiveFromISR+0x2c>
 801251a:	2301      	movs	r3, #1
 801251c:	e000      	b.n	8012520 <xQueueReceiveFromISR+0x2e>
 801251e:	2300      	movs	r3, #0
 8012520:	2b00      	cmp	r3, #0
 8012522:	d101      	bne.n	8012528 <xQueueReceiveFromISR+0x36>
 8012524:	b672      	cpsid	i
 8012526:	e7fe      	b.n	8012526 <xQueueReceiveFromISR+0x34>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012528:	f001 fd64 	bl	8013ff4 <ulSetInterruptMaskFromISR>
 801252c:	0003      	movs	r3, r0
 801252e:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012530:	6a3b      	ldr	r3, [r7, #32]
 8012532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012534:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012536:	69bb      	ldr	r3, [r7, #24]
 8012538:	2b00      	cmp	r3, #0
 801253a:	d032      	beq.n	80125a2 <xQueueReceiveFromISR+0xb0>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801253c:	2417      	movs	r4, #23
 801253e:	193b      	adds	r3, r7, r4
 8012540:	6a3a      	ldr	r2, [r7, #32]
 8012542:	2144      	movs	r1, #68	; 0x44
 8012544:	5c52      	ldrb	r2, [r2, r1]
 8012546:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012548:	68ba      	ldr	r2, [r7, #8]
 801254a:	6a3b      	ldr	r3, [r7, #32]
 801254c:	0011      	movs	r1, r2
 801254e:	0018      	movs	r0, r3
 8012550:	f000 f89d 	bl	801268e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012554:	69bb      	ldr	r3, [r7, #24]
 8012556:	1e5a      	subs	r2, r3, #1
 8012558:	6a3b      	ldr	r3, [r7, #32]
 801255a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801255c:	193b      	adds	r3, r7, r4
 801255e:	781b      	ldrb	r3, [r3, #0]
 8012560:	b25b      	sxtb	r3, r3
 8012562:	3301      	adds	r3, #1
 8012564:	d111      	bne.n	801258a <xQueueReceiveFromISR+0x98>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012566:	6a3b      	ldr	r3, [r7, #32]
 8012568:	691b      	ldr	r3, [r3, #16]
 801256a:	2b00      	cmp	r3, #0
 801256c:	d016      	beq.n	801259c <xQueueReceiveFromISR+0xaa>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801256e:	6a3b      	ldr	r3, [r7, #32]
 8012570:	3310      	adds	r3, #16
 8012572:	0018      	movs	r0, r3
 8012574:	f000 fef2 	bl	801335c <xTaskRemoveFromEventList>
 8012578:	1e03      	subs	r3, r0, #0
 801257a:	d00f      	beq.n	801259c <xQueueReceiveFromISR+0xaa>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	2b00      	cmp	r3, #0
 8012580:	d00c      	beq.n	801259c <xQueueReceiveFromISR+0xaa>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	2201      	movs	r2, #1
 8012586:	601a      	str	r2, [r3, #0]
 8012588:	e008      	b.n	801259c <xQueueReceiveFromISR+0xaa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801258a:	2317      	movs	r3, #23
 801258c:	18fb      	adds	r3, r7, r3
 801258e:	781b      	ldrb	r3, [r3, #0]
 8012590:	3301      	adds	r3, #1
 8012592:	b2db      	uxtb	r3, r3
 8012594:	b259      	sxtb	r1, r3
 8012596:	6a3b      	ldr	r3, [r7, #32]
 8012598:	2244      	movs	r2, #68	; 0x44
 801259a:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 801259c:	2301      	movs	r3, #1
 801259e:	627b      	str	r3, [r7, #36]	; 0x24
 80125a0:	e001      	b.n	80125a6 <xQueueReceiveFromISR+0xb4>
		}
		else
		{
			xReturn = pdFAIL;
 80125a2:	2300      	movs	r3, #0
 80125a4:	627b      	str	r3, [r7, #36]	; 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80125a6:	69fb      	ldr	r3, [r7, #28]
 80125a8:	0018      	movs	r0, r3
 80125aa:	f001 fd29 	bl	8014000 <vClearInterruptMaskFromISR>

	return xReturn;
 80125ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80125b0:	0018      	movs	r0, r3
 80125b2:	46bd      	mov	sp, r7
 80125b4:	b00b      	add	sp, #44	; 0x2c
 80125b6:	bd90      	pop	{r4, r7, pc}

080125b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80125b8:	b580      	push	{r7, lr}
 80125ba:	b086      	sub	sp, #24
 80125bc:	af00      	add	r7, sp, #0
 80125be:	60f8      	str	r0, [r7, #12]
 80125c0:	60b9      	str	r1, [r7, #8]
 80125c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80125c4:	2300      	movs	r3, #0
 80125c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80125c8:	68fb      	ldr	r3, [r7, #12]
 80125ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80125cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80125ce:	68fb      	ldr	r3, [r7, #12]
 80125d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80125d2:	2b00      	cmp	r3, #0
 80125d4:	d10e      	bne.n	80125f4 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80125d6:	68fb      	ldr	r3, [r7, #12]
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d14e      	bne.n	801267c <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80125de:	68fb      	ldr	r3, [r7, #12]
 80125e0:	689b      	ldr	r3, [r3, #8]
 80125e2:	0018      	movs	r0, r3
 80125e4:	f001 f87c 	bl	80136e0 <xTaskPriorityDisinherit>
 80125e8:	0003      	movs	r3, r0
 80125ea:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80125ec:	68fb      	ldr	r3, [r7, #12]
 80125ee:	2200      	movs	r2, #0
 80125f0:	609a      	str	r2, [r3, #8]
 80125f2:	e043      	b.n	801267c <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d119      	bne.n	801262e <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80125fa:	68fb      	ldr	r3, [r7, #12]
 80125fc:	6858      	ldr	r0, [r3, #4]
 80125fe:	68fb      	ldr	r3, [r7, #12]
 8012600:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8012602:	68bb      	ldr	r3, [r7, #8]
 8012604:	0019      	movs	r1, r3
 8012606:	f009 ffbd 	bl	801c584 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801260a:	68fb      	ldr	r3, [r7, #12]
 801260c:	685a      	ldr	r2, [r3, #4]
 801260e:	68fb      	ldr	r3, [r7, #12]
 8012610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012612:	18d2      	adds	r2, r2, r3
 8012614:	68fb      	ldr	r3, [r7, #12]
 8012616:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012618:	68fb      	ldr	r3, [r7, #12]
 801261a:	685a      	ldr	r2, [r3, #4]
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	689b      	ldr	r3, [r3, #8]
 8012620:	429a      	cmp	r2, r3
 8012622:	d32b      	bcc.n	801267c <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012624:	68fb      	ldr	r3, [r7, #12]
 8012626:	681a      	ldr	r2, [r3, #0]
 8012628:	68fb      	ldr	r3, [r7, #12]
 801262a:	605a      	str	r2, [r3, #4]
 801262c:	e026      	b.n	801267c <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801262e:	68fb      	ldr	r3, [r7, #12]
 8012630:	68d8      	ldr	r0, [r3, #12]
 8012632:	68fb      	ldr	r3, [r7, #12]
 8012634:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8012636:	68bb      	ldr	r3, [r7, #8]
 8012638:	0019      	movs	r1, r3
 801263a:	f009 ffa3 	bl	801c584 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	68da      	ldr	r2, [r3, #12]
 8012642:	68fb      	ldr	r3, [r7, #12]
 8012644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012646:	425b      	negs	r3, r3
 8012648:	18d2      	adds	r2, r2, r3
 801264a:	68fb      	ldr	r3, [r7, #12]
 801264c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801264e:	68fb      	ldr	r3, [r7, #12]
 8012650:	68da      	ldr	r2, [r3, #12]
 8012652:	68fb      	ldr	r3, [r7, #12]
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	429a      	cmp	r2, r3
 8012658:	d207      	bcs.n	801266a <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801265a:	68fb      	ldr	r3, [r7, #12]
 801265c:	689a      	ldr	r2, [r3, #8]
 801265e:	68fb      	ldr	r3, [r7, #12]
 8012660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012662:	425b      	negs	r3, r3
 8012664:	18d2      	adds	r2, r2, r3
 8012666:	68fb      	ldr	r3, [r7, #12]
 8012668:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	2b02      	cmp	r3, #2
 801266e:	d105      	bne.n	801267c <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012670:	693b      	ldr	r3, [r7, #16]
 8012672:	2b00      	cmp	r3, #0
 8012674:	d002      	beq.n	801267c <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8012676:	693b      	ldr	r3, [r7, #16]
 8012678:	3b01      	subs	r3, #1
 801267a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801267c:	693b      	ldr	r3, [r7, #16]
 801267e:	1c5a      	adds	r2, r3, #1
 8012680:	68fb      	ldr	r3, [r7, #12]
 8012682:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8012684:	697b      	ldr	r3, [r7, #20]
}
 8012686:	0018      	movs	r0, r3
 8012688:	46bd      	mov	sp, r7
 801268a:	b006      	add	sp, #24
 801268c:	bd80      	pop	{r7, pc}

0801268e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801268e:	b580      	push	{r7, lr}
 8012690:	b082      	sub	sp, #8
 8012692:	af00      	add	r7, sp, #0
 8012694:	6078      	str	r0, [r7, #4]
 8012696:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801269c:	2b00      	cmp	r3, #0
 801269e:	d018      	beq.n	80126d2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	68da      	ldr	r2, [r3, #12]
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80126a8:	18d2      	adds	r2, r2, r3
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	68da      	ldr	r2, [r3, #12]
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	689b      	ldr	r3, [r3, #8]
 80126b6:	429a      	cmp	r2, r3
 80126b8:	d303      	bcc.n	80126c2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	681a      	ldr	r2, [r3, #0]
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	68d9      	ldr	r1, [r3, #12]
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80126ca:	683b      	ldr	r3, [r7, #0]
 80126cc:	0018      	movs	r0, r3
 80126ce:	f009 ff59 	bl	801c584 <memcpy>
	}
}
 80126d2:	46c0      	nop			; (mov r8, r8)
 80126d4:	46bd      	mov	sp, r7
 80126d6:	b002      	add	sp, #8
 80126d8:	bd80      	pop	{r7, pc}

080126da <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80126da:	b580      	push	{r7, lr}
 80126dc:	b084      	sub	sp, #16
 80126de:	af00      	add	r7, sp, #0
 80126e0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80126e2:	f001 fc5d 	bl	8013fa0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80126e6:	230f      	movs	r3, #15
 80126e8:	18fb      	adds	r3, r7, r3
 80126ea:	687a      	ldr	r2, [r7, #4]
 80126ec:	2145      	movs	r1, #69	; 0x45
 80126ee:	5c52      	ldrb	r2, [r2, r1]
 80126f0:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80126f2:	e013      	b.n	801271c <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	d016      	beq.n	801272a <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	3324      	adds	r3, #36	; 0x24
 8012700:	0018      	movs	r0, r3
 8012702:	f000 fe2b 	bl	801335c <xTaskRemoveFromEventList>
 8012706:	1e03      	subs	r3, r0, #0
 8012708:	d001      	beq.n	801270e <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801270a:	f000 fee7 	bl	80134dc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801270e:	210f      	movs	r1, #15
 8012710:	187b      	adds	r3, r7, r1
 8012712:	781b      	ldrb	r3, [r3, #0]
 8012714:	3b01      	subs	r3, #1
 8012716:	b2da      	uxtb	r2, r3
 8012718:	187b      	adds	r3, r7, r1
 801271a:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801271c:	230f      	movs	r3, #15
 801271e:	18fb      	adds	r3, r7, r3
 8012720:	781b      	ldrb	r3, [r3, #0]
 8012722:	b25b      	sxtb	r3, r3
 8012724:	2b00      	cmp	r3, #0
 8012726:	dce5      	bgt.n	80126f4 <prvUnlockQueue+0x1a>
 8012728:	e000      	b.n	801272c <prvUnlockQueue+0x52>
					break;
 801272a:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	2245      	movs	r2, #69	; 0x45
 8012730:	21ff      	movs	r1, #255	; 0xff
 8012732:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8012734:	f001 fc46 	bl	8013fc4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012738:	f001 fc32 	bl	8013fa0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801273c:	230e      	movs	r3, #14
 801273e:	18fb      	adds	r3, r7, r3
 8012740:	687a      	ldr	r2, [r7, #4]
 8012742:	2144      	movs	r1, #68	; 0x44
 8012744:	5c52      	ldrb	r2, [r2, r1]
 8012746:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012748:	e013      	b.n	8012772 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	691b      	ldr	r3, [r3, #16]
 801274e:	2b00      	cmp	r3, #0
 8012750:	d016      	beq.n	8012780 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	3310      	adds	r3, #16
 8012756:	0018      	movs	r0, r3
 8012758:	f000 fe00 	bl	801335c <xTaskRemoveFromEventList>
 801275c:	1e03      	subs	r3, r0, #0
 801275e:	d001      	beq.n	8012764 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8012760:	f000 febc 	bl	80134dc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012764:	210e      	movs	r1, #14
 8012766:	187b      	adds	r3, r7, r1
 8012768:	781b      	ldrb	r3, [r3, #0]
 801276a:	3b01      	subs	r3, #1
 801276c:	b2da      	uxtb	r2, r3
 801276e:	187b      	adds	r3, r7, r1
 8012770:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012772:	230e      	movs	r3, #14
 8012774:	18fb      	adds	r3, r7, r3
 8012776:	781b      	ldrb	r3, [r3, #0]
 8012778:	b25b      	sxtb	r3, r3
 801277a:	2b00      	cmp	r3, #0
 801277c:	dce5      	bgt.n	801274a <prvUnlockQueue+0x70>
 801277e:	e000      	b.n	8012782 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8012780:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	2244      	movs	r2, #68	; 0x44
 8012786:	21ff      	movs	r1, #255	; 0xff
 8012788:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 801278a:	f001 fc1b 	bl	8013fc4 <vPortExitCritical>
}
 801278e:	46c0      	nop			; (mov r8, r8)
 8012790:	46bd      	mov	sp, r7
 8012792:	b004      	add	sp, #16
 8012794:	bd80      	pop	{r7, pc}

08012796 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012796:	b580      	push	{r7, lr}
 8012798:	b084      	sub	sp, #16
 801279a:	af00      	add	r7, sp, #0
 801279c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801279e:	f001 fbff 	bl	8013fa0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	d102      	bne.n	80127b0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80127aa:	2301      	movs	r3, #1
 80127ac:	60fb      	str	r3, [r7, #12]
 80127ae:	e001      	b.n	80127b4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80127b0:	2300      	movs	r3, #0
 80127b2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80127b4:	f001 fc06 	bl	8013fc4 <vPortExitCritical>

	return xReturn;
 80127b8:	68fb      	ldr	r3, [r7, #12]
}
 80127ba:	0018      	movs	r0, r3
 80127bc:	46bd      	mov	sp, r7
 80127be:	b004      	add	sp, #16
 80127c0:	bd80      	pop	{r7, pc}

080127c2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80127c2:	b580      	push	{r7, lr}
 80127c4:	b084      	sub	sp, #16
 80127c6:	af00      	add	r7, sp, #0
 80127c8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80127ca:	f001 fbe9 	bl	8013fa0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80127d2:	687b      	ldr	r3, [r7, #4]
 80127d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80127d6:	429a      	cmp	r2, r3
 80127d8:	d102      	bne.n	80127e0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80127da:	2301      	movs	r3, #1
 80127dc:	60fb      	str	r3, [r7, #12]
 80127de:	e001      	b.n	80127e4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80127e0:	2300      	movs	r3, #0
 80127e2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80127e4:	f001 fbee 	bl	8013fc4 <vPortExitCritical>

	return xReturn;
 80127e8:	68fb      	ldr	r3, [r7, #12]
}
 80127ea:	0018      	movs	r0, r3
 80127ec:	46bd      	mov	sp, r7
 80127ee:	b004      	add	sp, #16
 80127f0:	bd80      	pop	{r7, pc}
	...

080127f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80127f4:	b580      	push	{r7, lr}
 80127f6:	b084      	sub	sp, #16
 80127f8:	af00      	add	r7, sp, #0
 80127fa:	6078      	str	r0, [r7, #4]
 80127fc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80127fe:	2300      	movs	r3, #0
 8012800:	60fb      	str	r3, [r7, #12]
 8012802:	e015      	b.n	8012830 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8012804:	4b0e      	ldr	r3, [pc, #56]	; (8012840 <vQueueAddToRegistry+0x4c>)
 8012806:	68fa      	ldr	r2, [r7, #12]
 8012808:	00d2      	lsls	r2, r2, #3
 801280a:	58d3      	ldr	r3, [r2, r3]
 801280c:	2b00      	cmp	r3, #0
 801280e:	d10c      	bne.n	801282a <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8012810:	4b0b      	ldr	r3, [pc, #44]	; (8012840 <vQueueAddToRegistry+0x4c>)
 8012812:	68fa      	ldr	r2, [r7, #12]
 8012814:	00d2      	lsls	r2, r2, #3
 8012816:	6839      	ldr	r1, [r7, #0]
 8012818:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801281a:	4a09      	ldr	r2, [pc, #36]	; (8012840 <vQueueAddToRegistry+0x4c>)
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	00db      	lsls	r3, r3, #3
 8012820:	18d3      	adds	r3, r2, r3
 8012822:	3304      	adds	r3, #4
 8012824:	687a      	ldr	r2, [r7, #4]
 8012826:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8012828:	e006      	b.n	8012838 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	3301      	adds	r3, #1
 801282e:	60fb      	str	r3, [r7, #12]
 8012830:	68fb      	ldr	r3, [r7, #12]
 8012832:	2b07      	cmp	r3, #7
 8012834:	d9e6      	bls.n	8012804 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012836:	46c0      	nop			; (mov r8, r8)
 8012838:	46c0      	nop			; (mov r8, r8)
 801283a:	46bd      	mov	sp, r7
 801283c:	b004      	add	sp, #16
 801283e:	bd80      	pop	{r7, pc}
 8012840:	20000bec 	.word	0x20000bec

08012844 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012844:	b580      	push	{r7, lr}
 8012846:	b086      	sub	sp, #24
 8012848:	af00      	add	r7, sp, #0
 801284a:	60f8      	str	r0, [r7, #12]
 801284c:	60b9      	str	r1, [r7, #8]
 801284e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8012854:	f001 fba4 	bl	8013fa0 <vPortEnterCritical>
 8012858:	697b      	ldr	r3, [r7, #20]
 801285a:	2244      	movs	r2, #68	; 0x44
 801285c:	5c9b      	ldrb	r3, [r3, r2]
 801285e:	b25b      	sxtb	r3, r3
 8012860:	3301      	adds	r3, #1
 8012862:	d103      	bne.n	801286c <vQueueWaitForMessageRestricted+0x28>
 8012864:	697b      	ldr	r3, [r7, #20]
 8012866:	2244      	movs	r2, #68	; 0x44
 8012868:	2100      	movs	r1, #0
 801286a:	5499      	strb	r1, [r3, r2]
 801286c:	697b      	ldr	r3, [r7, #20]
 801286e:	2245      	movs	r2, #69	; 0x45
 8012870:	5c9b      	ldrb	r3, [r3, r2]
 8012872:	b25b      	sxtb	r3, r3
 8012874:	3301      	adds	r3, #1
 8012876:	d103      	bne.n	8012880 <vQueueWaitForMessageRestricted+0x3c>
 8012878:	697b      	ldr	r3, [r7, #20]
 801287a:	2245      	movs	r2, #69	; 0x45
 801287c:	2100      	movs	r1, #0
 801287e:	5499      	strb	r1, [r3, r2]
 8012880:	f001 fba0 	bl	8013fc4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8012884:	697b      	ldr	r3, [r7, #20]
 8012886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012888:	2b00      	cmp	r3, #0
 801288a:	d106      	bne.n	801289a <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 801288c:	697b      	ldr	r3, [r7, #20]
 801288e:	3324      	adds	r3, #36	; 0x24
 8012890:	687a      	ldr	r2, [r7, #4]
 8012892:	68b9      	ldr	r1, [r7, #8]
 8012894:	0018      	movs	r0, r3
 8012896:	f000 fd3b 	bl	8013310 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 801289a:	697b      	ldr	r3, [r7, #20]
 801289c:	0018      	movs	r0, r3
 801289e:	f7ff ff1c 	bl	80126da <prvUnlockQueue>
	}
 80128a2:	46c0      	nop			; (mov r8, r8)
 80128a4:	46bd      	mov	sp, r7
 80128a6:	b006      	add	sp, #24
 80128a8:	bd80      	pop	{r7, pc}

080128aa <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80128aa:	b590      	push	{r4, r7, lr}
 80128ac:	b08d      	sub	sp, #52	; 0x34
 80128ae:	af04      	add	r7, sp, #16
 80128b0:	60f8      	str	r0, [r7, #12]
 80128b2:	60b9      	str	r1, [r7, #8]
 80128b4:	607a      	str	r2, [r7, #4]
 80128b6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80128b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d101      	bne.n	80128c2 <xTaskCreateStatic+0x18>
 80128be:	b672      	cpsid	i
 80128c0:	e7fe      	b.n	80128c0 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 80128c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d101      	bne.n	80128cc <xTaskCreateStatic+0x22>
 80128c8:	b672      	cpsid	i
 80128ca:	e7fe      	b.n	80128ca <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80128cc:	23a8      	movs	r3, #168	; 0xa8
 80128ce:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80128d0:	697b      	ldr	r3, [r7, #20]
 80128d2:	2ba8      	cmp	r3, #168	; 0xa8
 80128d4:	d001      	beq.n	80128da <xTaskCreateStatic+0x30>
 80128d6:	b672      	cpsid	i
 80128d8:	e7fe      	b.n	80128d8 <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80128da:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80128dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d020      	beq.n	8012924 <xTaskCreateStatic+0x7a>
 80128e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d01d      	beq.n	8012924 <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80128e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80128ea:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80128ec:	69fb      	ldr	r3, [r7, #28]
 80128ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80128f0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80128f2:	69fb      	ldr	r3, [r7, #28]
 80128f4:	22a5      	movs	r2, #165	; 0xa5
 80128f6:	2102      	movs	r1, #2
 80128f8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80128fa:	683c      	ldr	r4, [r7, #0]
 80128fc:	687a      	ldr	r2, [r7, #4]
 80128fe:	68b9      	ldr	r1, [r7, #8]
 8012900:	68f8      	ldr	r0, [r7, #12]
 8012902:	2300      	movs	r3, #0
 8012904:	9303      	str	r3, [sp, #12]
 8012906:	69fb      	ldr	r3, [r7, #28]
 8012908:	9302      	str	r3, [sp, #8]
 801290a:	2318      	movs	r3, #24
 801290c:	18fb      	adds	r3, r7, r3
 801290e:	9301      	str	r3, [sp, #4]
 8012910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012912:	9300      	str	r3, [sp, #0]
 8012914:	0023      	movs	r3, r4
 8012916:	f000 f859 	bl	80129cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801291a:	69fb      	ldr	r3, [r7, #28]
 801291c:	0018      	movs	r0, r3
 801291e:	f000 f8f5 	bl	8012b0c <prvAddNewTaskToReadyList>
 8012922:	e001      	b.n	8012928 <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 8012924:	2300      	movs	r3, #0
 8012926:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012928:	69bb      	ldr	r3, [r7, #24]
	}
 801292a:	0018      	movs	r0, r3
 801292c:	46bd      	mov	sp, r7
 801292e:	b009      	add	sp, #36	; 0x24
 8012930:	bd90      	pop	{r4, r7, pc}

08012932 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012932:	b590      	push	{r4, r7, lr}
 8012934:	b08d      	sub	sp, #52	; 0x34
 8012936:	af04      	add	r7, sp, #16
 8012938:	60f8      	str	r0, [r7, #12]
 801293a:	60b9      	str	r1, [r7, #8]
 801293c:	603b      	str	r3, [r7, #0]
 801293e:	1dbb      	adds	r3, r7, #6
 8012940:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012942:	1dbb      	adds	r3, r7, #6
 8012944:	881b      	ldrh	r3, [r3, #0]
 8012946:	009b      	lsls	r3, r3, #2
 8012948:	0018      	movs	r0, r3
 801294a:	f001 fbc1 	bl	80140d0 <pvPortMalloc>
 801294e:	0003      	movs	r3, r0
 8012950:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8012952:	697b      	ldr	r3, [r7, #20]
 8012954:	2b00      	cmp	r3, #0
 8012956:	d010      	beq.n	801297a <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012958:	20a8      	movs	r0, #168	; 0xa8
 801295a:	f001 fbb9 	bl	80140d0 <pvPortMalloc>
 801295e:	0003      	movs	r3, r0
 8012960:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8012962:	69fb      	ldr	r3, [r7, #28]
 8012964:	2b00      	cmp	r3, #0
 8012966:	d003      	beq.n	8012970 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012968:	69fb      	ldr	r3, [r7, #28]
 801296a:	697a      	ldr	r2, [r7, #20]
 801296c:	631a      	str	r2, [r3, #48]	; 0x30
 801296e:	e006      	b.n	801297e <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012970:	697b      	ldr	r3, [r7, #20]
 8012972:	0018      	movs	r0, r3
 8012974:	f001 fc58 	bl	8014228 <vPortFree>
 8012978:	e001      	b.n	801297e <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801297a:	2300      	movs	r3, #0
 801297c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801297e:	69fb      	ldr	r3, [r7, #28]
 8012980:	2b00      	cmp	r3, #0
 8012982:	d01a      	beq.n	80129ba <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012984:	69fb      	ldr	r3, [r7, #28]
 8012986:	22a5      	movs	r2, #165	; 0xa5
 8012988:	2100      	movs	r1, #0
 801298a:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801298c:	1dbb      	adds	r3, r7, #6
 801298e:	881a      	ldrh	r2, [r3, #0]
 8012990:	683c      	ldr	r4, [r7, #0]
 8012992:	68b9      	ldr	r1, [r7, #8]
 8012994:	68f8      	ldr	r0, [r7, #12]
 8012996:	2300      	movs	r3, #0
 8012998:	9303      	str	r3, [sp, #12]
 801299a:	69fb      	ldr	r3, [r7, #28]
 801299c:	9302      	str	r3, [sp, #8]
 801299e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80129a0:	9301      	str	r3, [sp, #4]
 80129a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80129a4:	9300      	str	r3, [sp, #0]
 80129a6:	0023      	movs	r3, r4
 80129a8:	f000 f810 	bl	80129cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80129ac:	69fb      	ldr	r3, [r7, #28]
 80129ae:	0018      	movs	r0, r3
 80129b0:	f000 f8ac 	bl	8012b0c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80129b4:	2301      	movs	r3, #1
 80129b6:	61bb      	str	r3, [r7, #24]
 80129b8:	e002      	b.n	80129c0 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80129ba:	2301      	movs	r3, #1
 80129bc:	425b      	negs	r3, r3
 80129be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80129c0:	69bb      	ldr	r3, [r7, #24]
	}
 80129c2:	0018      	movs	r0, r3
 80129c4:	46bd      	mov	sp, r7
 80129c6:	b009      	add	sp, #36	; 0x24
 80129c8:	bd90      	pop	{r4, r7, pc}
	...

080129cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80129cc:	b580      	push	{r7, lr}
 80129ce:	b086      	sub	sp, #24
 80129d0:	af00      	add	r7, sp, #0
 80129d2:	60f8      	str	r0, [r7, #12]
 80129d4:	60b9      	str	r1, [r7, #8]
 80129d6:	607a      	str	r2, [r7, #4]
 80129d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80129da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129dc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	009b      	lsls	r3, r3, #2
 80129e2:	001a      	movs	r2, r3
 80129e4:	21a5      	movs	r1, #165	; 0xa5
 80129e6:	f009 fd19 	bl	801c41c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80129ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	4942      	ldr	r1, [pc, #264]	; (8012afc <prvInitialiseNewTask+0x130>)
 80129f2:	468c      	mov	ip, r1
 80129f4:	4463      	add	r3, ip
 80129f6:	009b      	lsls	r3, r3, #2
 80129f8:	18d3      	adds	r3, r2, r3
 80129fa:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80129fc:	693b      	ldr	r3, [r7, #16]
 80129fe:	2207      	movs	r2, #7
 8012a00:	4393      	bics	r3, r2
 8012a02:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012a04:	693b      	ldr	r3, [r7, #16]
 8012a06:	2207      	movs	r2, #7
 8012a08:	4013      	ands	r3, r2
 8012a0a:	d001      	beq.n	8012a10 <prvInitialiseNewTask+0x44>
 8012a0c:	b672      	cpsid	i
 8012a0e:	e7fe      	b.n	8012a0e <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012a10:	68bb      	ldr	r3, [r7, #8]
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d020      	beq.n	8012a58 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012a16:	2300      	movs	r3, #0
 8012a18:	617b      	str	r3, [r7, #20]
 8012a1a:	e013      	b.n	8012a44 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012a1c:	68ba      	ldr	r2, [r7, #8]
 8012a1e:	697b      	ldr	r3, [r7, #20]
 8012a20:	18d3      	adds	r3, r2, r3
 8012a22:	7818      	ldrb	r0, [r3, #0]
 8012a24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012a26:	2134      	movs	r1, #52	; 0x34
 8012a28:	697b      	ldr	r3, [r7, #20]
 8012a2a:	18d3      	adds	r3, r2, r3
 8012a2c:	185b      	adds	r3, r3, r1
 8012a2e:	1c02      	adds	r2, r0, #0
 8012a30:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012a32:	68ba      	ldr	r2, [r7, #8]
 8012a34:	697b      	ldr	r3, [r7, #20]
 8012a36:	18d3      	adds	r3, r2, r3
 8012a38:	781b      	ldrb	r3, [r3, #0]
 8012a3a:	2b00      	cmp	r3, #0
 8012a3c:	d006      	beq.n	8012a4c <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012a3e:	697b      	ldr	r3, [r7, #20]
 8012a40:	3301      	adds	r3, #1
 8012a42:	617b      	str	r3, [r7, #20]
 8012a44:	697b      	ldr	r3, [r7, #20]
 8012a46:	2b0f      	cmp	r3, #15
 8012a48:	d9e8      	bls.n	8012a1c <prvInitialiseNewTask+0x50>
 8012a4a:	e000      	b.n	8012a4e <prvInitialiseNewTask+0x82>
			{
				break;
 8012a4c:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a50:	2243      	movs	r2, #67	; 0x43
 8012a52:	2100      	movs	r1, #0
 8012a54:	5499      	strb	r1, [r3, r2]
 8012a56:	e003      	b.n	8012a60 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a5a:	2234      	movs	r2, #52	; 0x34
 8012a5c:	2100      	movs	r1, #0
 8012a5e:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012a60:	6a3b      	ldr	r3, [r7, #32]
 8012a62:	2b37      	cmp	r3, #55	; 0x37
 8012a64:	d901      	bls.n	8012a6a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012a66:	2337      	movs	r3, #55	; 0x37
 8012a68:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a6c:	6a3a      	ldr	r2, [r7, #32]
 8012a6e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a72:	6a3a      	ldr	r2, [r7, #32]
 8012a74:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8012a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a78:	2200      	movs	r2, #0
 8012a7a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a7e:	3304      	adds	r3, #4
 8012a80:	0018      	movs	r0, r3
 8012a82:	f7ff f9c5 	bl	8011e10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a88:	3318      	adds	r3, #24
 8012a8a:	0018      	movs	r0, r3
 8012a8c:	f7ff f9c0 	bl	8011e10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012a94:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012a96:	6a3b      	ldr	r3, [r7, #32]
 8012a98:	2238      	movs	r2, #56	; 0x38
 8012a9a:	1ad2      	subs	r2, r2, r3
 8012a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a9e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012aa2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012aa4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012aa8:	22a0      	movs	r2, #160	; 0xa0
 8012aaa:	2100      	movs	r1, #0
 8012aac:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ab0:	22a4      	movs	r2, #164	; 0xa4
 8012ab2:	2100      	movs	r1, #0
 8012ab4:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ab8:	3354      	adds	r3, #84	; 0x54
 8012aba:	224c      	movs	r2, #76	; 0x4c
 8012abc:	2100      	movs	r1, #0
 8012abe:	0018      	movs	r0, r3
 8012ac0:	f009 fcac 	bl	801c41c <memset>
 8012ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ac6:	4a0e      	ldr	r2, [pc, #56]	; (8012b00 <prvInitialiseNewTask+0x134>)
 8012ac8:	659a      	str	r2, [r3, #88]	; 0x58
 8012aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012acc:	4a0d      	ldr	r2, [pc, #52]	; (8012b04 <prvInitialiseNewTask+0x138>)
 8012ace:	65da      	str	r2, [r3, #92]	; 0x5c
 8012ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ad2:	4a0d      	ldr	r2, [pc, #52]	; (8012b08 <prvInitialiseNewTask+0x13c>)
 8012ad4:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012ad6:	683a      	ldr	r2, [r7, #0]
 8012ad8:	68f9      	ldr	r1, [r7, #12]
 8012ada:	693b      	ldr	r3, [r7, #16]
 8012adc:	0018      	movs	r0, r3
 8012ade:	f001 f9c1 	bl	8013e64 <pxPortInitialiseStack>
 8012ae2:	0002      	movs	r2, r0
 8012ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ae6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d002      	beq.n	8012af4 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012af0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012af2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012af4:	46c0      	nop			; (mov r8, r8)
 8012af6:	46bd      	mov	sp, r7
 8012af8:	b006      	add	sp, #24
 8012afa:	bd80      	pop	{r7, pc}
 8012afc:	3fffffff 	.word	0x3fffffff
 8012b00:	20003514 	.word	0x20003514
 8012b04:	2000357c 	.word	0x2000357c
 8012b08:	200035e4 	.word	0x200035e4

08012b0c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012b0c:	b580      	push	{r7, lr}
 8012b0e:	b082      	sub	sp, #8
 8012b10:	af00      	add	r7, sp, #0
 8012b12:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012b14:	f001 fa44 	bl	8013fa0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012b18:	4b2a      	ldr	r3, [pc, #168]	; (8012bc4 <prvAddNewTaskToReadyList+0xb8>)
 8012b1a:	681b      	ldr	r3, [r3, #0]
 8012b1c:	1c5a      	adds	r2, r3, #1
 8012b1e:	4b29      	ldr	r3, [pc, #164]	; (8012bc4 <prvAddNewTaskToReadyList+0xb8>)
 8012b20:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8012b22:	4b29      	ldr	r3, [pc, #164]	; (8012bc8 <prvAddNewTaskToReadyList+0xbc>)
 8012b24:	681b      	ldr	r3, [r3, #0]
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d109      	bne.n	8012b3e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012b2a:	4b27      	ldr	r3, [pc, #156]	; (8012bc8 <prvAddNewTaskToReadyList+0xbc>)
 8012b2c:	687a      	ldr	r2, [r7, #4]
 8012b2e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012b30:	4b24      	ldr	r3, [pc, #144]	; (8012bc4 <prvAddNewTaskToReadyList+0xb8>)
 8012b32:	681b      	ldr	r3, [r3, #0]
 8012b34:	2b01      	cmp	r3, #1
 8012b36:	d110      	bne.n	8012b5a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012b38:	f000 fcea 	bl	8013510 <prvInitialiseTaskLists>
 8012b3c:	e00d      	b.n	8012b5a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012b3e:	4b23      	ldr	r3, [pc, #140]	; (8012bcc <prvAddNewTaskToReadyList+0xc0>)
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	d109      	bne.n	8012b5a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012b46:	4b20      	ldr	r3, [pc, #128]	; (8012bc8 <prvAddNewTaskToReadyList+0xbc>)
 8012b48:	681b      	ldr	r3, [r3, #0]
 8012b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012b50:	429a      	cmp	r2, r3
 8012b52:	d802      	bhi.n	8012b5a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012b54:	4b1c      	ldr	r3, [pc, #112]	; (8012bc8 <prvAddNewTaskToReadyList+0xbc>)
 8012b56:	687a      	ldr	r2, [r7, #4]
 8012b58:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012b5a:	4b1d      	ldr	r3, [pc, #116]	; (8012bd0 <prvAddNewTaskToReadyList+0xc4>)
 8012b5c:	681b      	ldr	r3, [r3, #0]
 8012b5e:	1c5a      	adds	r2, r3, #1
 8012b60:	4b1b      	ldr	r3, [pc, #108]	; (8012bd0 <prvAddNewTaskToReadyList+0xc4>)
 8012b62:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8012b64:	4b1a      	ldr	r3, [pc, #104]	; (8012bd0 <prvAddNewTaskToReadyList+0xc4>)
 8012b66:	681a      	ldr	r2, [r3, #0]
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b70:	4b18      	ldr	r3, [pc, #96]	; (8012bd4 <prvAddNewTaskToReadyList+0xc8>)
 8012b72:	681b      	ldr	r3, [r3, #0]
 8012b74:	429a      	cmp	r2, r3
 8012b76:	d903      	bls.n	8012b80 <prvAddNewTaskToReadyList+0x74>
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b7c:	4b15      	ldr	r3, [pc, #84]	; (8012bd4 <prvAddNewTaskToReadyList+0xc8>)
 8012b7e:	601a      	str	r2, [r3, #0]
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b84:	0013      	movs	r3, r2
 8012b86:	009b      	lsls	r3, r3, #2
 8012b88:	189b      	adds	r3, r3, r2
 8012b8a:	009b      	lsls	r3, r3, #2
 8012b8c:	4a12      	ldr	r2, [pc, #72]	; (8012bd8 <prvAddNewTaskToReadyList+0xcc>)
 8012b8e:	189a      	adds	r2, r3, r2
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	3304      	adds	r3, #4
 8012b94:	0019      	movs	r1, r3
 8012b96:	0010      	movs	r0, r2
 8012b98:	f7ff f945 	bl	8011e26 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012b9c:	f001 fa12 	bl	8013fc4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012ba0:	4b0a      	ldr	r3, [pc, #40]	; (8012bcc <prvAddNewTaskToReadyList+0xc0>)
 8012ba2:	681b      	ldr	r3, [r3, #0]
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d008      	beq.n	8012bba <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012ba8:	4b07      	ldr	r3, [pc, #28]	; (8012bc8 <prvAddNewTaskToReadyList+0xbc>)
 8012baa:	681b      	ldr	r3, [r3, #0]
 8012bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012bb2:	429a      	cmp	r2, r3
 8012bb4:	d201      	bcs.n	8012bba <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012bb6:	f001 f9e3 	bl	8013f80 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012bba:	46c0      	nop			; (mov r8, r8)
 8012bbc:	46bd      	mov	sp, r7
 8012bbe:	b002      	add	sp, #8
 8012bc0:	bd80      	pop	{r7, pc}
 8012bc2:	46c0      	nop			; (mov r8, r8)
 8012bc4:	20001100 	.word	0x20001100
 8012bc8:	20000c2c 	.word	0x20000c2c
 8012bcc:	2000110c 	.word	0x2000110c
 8012bd0:	2000111c 	.word	0x2000111c
 8012bd4:	20001108 	.word	0x20001108
 8012bd8:	20000c30 	.word	0x20000c30

08012bdc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012bdc:	b580      	push	{r7, lr}
 8012bde:	b084      	sub	sp, #16
 8012be0:	af00      	add	r7, sp, #0
 8012be2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012be4:	2300      	movs	r3, #0
 8012be6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	2b00      	cmp	r3, #0
 8012bec:	d010      	beq.n	8012c10 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012bee:	4b0d      	ldr	r3, [pc, #52]	; (8012c24 <vTaskDelay+0x48>)
 8012bf0:	681b      	ldr	r3, [r3, #0]
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	d001      	beq.n	8012bfa <vTaskDelay+0x1e>
 8012bf6:	b672      	cpsid	i
 8012bf8:	e7fe      	b.n	8012bf8 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8012bfa:	f000 f9bb 	bl	8012f74 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	2100      	movs	r1, #0
 8012c02:	0018      	movs	r0, r3
 8012c04:	f000 fdc8 	bl	8013798 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012c08:	f000 f9c0 	bl	8012f8c <xTaskResumeAll>
 8012c0c:	0003      	movs	r3, r0
 8012c0e:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012c10:	68fb      	ldr	r3, [r7, #12]
 8012c12:	2b00      	cmp	r3, #0
 8012c14:	d101      	bne.n	8012c1a <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8012c16:	f001 f9b3 	bl	8013f80 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012c1a:	46c0      	nop			; (mov r8, r8)
 8012c1c:	46bd      	mov	sp, r7
 8012c1e:	b004      	add	sp, #16
 8012c20:	bd80      	pop	{r7, pc}
 8012c22:	46c0      	nop			; (mov r8, r8)
 8012c24:	20001128 	.word	0x20001128

08012c28 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8012c28:	b580      	push	{r7, lr}
 8012c2a:	b088      	sub	sp, #32
 8012c2c:	af00      	add	r7, sp, #0
 8012c2e:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8012c34:	69bb      	ldr	r3, [r7, #24]
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d101      	bne.n	8012c3e <eTaskGetState+0x16>
 8012c3a:	b672      	cpsid	i
 8012c3c:	e7fe      	b.n	8012c3c <eTaskGetState+0x14>

		if( pxTCB == pxCurrentTCB )
 8012c3e:	4b2c      	ldr	r3, [pc, #176]	; (8012cf0 <eTaskGetState+0xc8>)
 8012c40:	681b      	ldr	r3, [r3, #0]
 8012c42:	69ba      	ldr	r2, [r7, #24]
 8012c44:	429a      	cmp	r2, r3
 8012c46:	d104      	bne.n	8012c52 <eTaskGetState+0x2a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8012c48:	231f      	movs	r3, #31
 8012c4a:	18fb      	adds	r3, r7, r3
 8012c4c:	2200      	movs	r2, #0
 8012c4e:	701a      	strb	r2, [r3, #0]
 8012c50:	e046      	b.n	8012ce0 <eTaskGetState+0xb8>
		}
		else
		{
			taskENTER_CRITICAL();
 8012c52:	f001 f9a5 	bl	8013fa0 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8012c56:	69bb      	ldr	r3, [r7, #24]
 8012c58:	695b      	ldr	r3, [r3, #20]
 8012c5a:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8012c5c:	4b25      	ldr	r3, [pc, #148]	; (8012cf4 <eTaskGetState+0xcc>)
 8012c5e:	681b      	ldr	r3, [r3, #0]
 8012c60:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8012c62:	4b25      	ldr	r3, [pc, #148]	; (8012cf8 <eTaskGetState+0xd0>)
 8012c64:	681b      	ldr	r3, [r3, #0]
 8012c66:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8012c68:	f001 f9ac 	bl	8013fc4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8012c6c:	697a      	ldr	r2, [r7, #20]
 8012c6e:	693b      	ldr	r3, [r7, #16]
 8012c70:	429a      	cmp	r2, r3
 8012c72:	d003      	beq.n	8012c7c <eTaskGetState+0x54>
 8012c74:	697a      	ldr	r2, [r7, #20]
 8012c76:	68fb      	ldr	r3, [r7, #12]
 8012c78:	429a      	cmp	r2, r3
 8012c7a:	d104      	bne.n	8012c86 <eTaskGetState+0x5e>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8012c7c:	231f      	movs	r3, #31
 8012c7e:	18fb      	adds	r3, r7, r3
 8012c80:	2202      	movs	r2, #2
 8012c82:	701a      	strb	r2, [r3, #0]
 8012c84:	e02c      	b.n	8012ce0 <eTaskGetState+0xb8>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8012c86:	697a      	ldr	r2, [r7, #20]
 8012c88:	4b1c      	ldr	r3, [pc, #112]	; (8012cfc <eTaskGetState+0xd4>)
 8012c8a:	429a      	cmp	r2, r3
 8012c8c:	d118      	bne.n	8012cc0 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8012c8e:	69bb      	ldr	r3, [r7, #24]
 8012c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	d10f      	bne.n	8012cb6 <eTaskGetState+0x8e>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8012c96:	69bb      	ldr	r3, [r7, #24]
 8012c98:	22a4      	movs	r2, #164	; 0xa4
 8012c9a:	5c9b      	ldrb	r3, [r3, r2]
 8012c9c:	b2db      	uxtb	r3, r3
 8012c9e:	2b01      	cmp	r3, #1
 8012ca0:	d104      	bne.n	8012cac <eTaskGetState+0x84>
							{
								eReturn = eBlocked;
 8012ca2:	231f      	movs	r3, #31
 8012ca4:	18fb      	adds	r3, r7, r3
 8012ca6:	2202      	movs	r2, #2
 8012ca8:	701a      	strb	r2, [r3, #0]
 8012caa:	e019      	b.n	8012ce0 <eTaskGetState+0xb8>
							}
							else
							{
								eReturn = eSuspended;
 8012cac:	231f      	movs	r3, #31
 8012cae:	18fb      	adds	r3, r7, r3
 8012cb0:	2203      	movs	r2, #3
 8012cb2:	701a      	strb	r2, [r3, #0]
 8012cb4:	e014      	b.n	8012ce0 <eTaskGetState+0xb8>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8012cb6:	231f      	movs	r3, #31
 8012cb8:	18fb      	adds	r3, r7, r3
 8012cba:	2202      	movs	r2, #2
 8012cbc:	701a      	strb	r2, [r3, #0]
 8012cbe:	e00f      	b.n	8012ce0 <eTaskGetState+0xb8>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8012cc0:	697a      	ldr	r2, [r7, #20]
 8012cc2:	4b0f      	ldr	r3, [pc, #60]	; (8012d00 <eTaskGetState+0xd8>)
 8012cc4:	429a      	cmp	r2, r3
 8012cc6:	d002      	beq.n	8012cce <eTaskGetState+0xa6>
 8012cc8:	697b      	ldr	r3, [r7, #20]
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	d104      	bne.n	8012cd8 <eTaskGetState+0xb0>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8012cce:	231f      	movs	r3, #31
 8012cd0:	18fb      	adds	r3, r7, r3
 8012cd2:	2204      	movs	r2, #4
 8012cd4:	701a      	strb	r2, [r3, #0]
 8012cd6:	e003      	b.n	8012ce0 <eTaskGetState+0xb8>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8012cd8:	231f      	movs	r3, #31
 8012cda:	18fb      	adds	r3, r7, r3
 8012cdc:	2201      	movs	r2, #1
 8012cde:	701a      	strb	r2, [r3, #0]
			}
		}

		return eReturn;
 8012ce0:	231f      	movs	r3, #31
 8012ce2:	18fb      	adds	r3, r7, r3
 8012ce4:	781b      	ldrb	r3, [r3, #0]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8012ce6:	0018      	movs	r0, r3
 8012ce8:	46bd      	mov	sp, r7
 8012cea:	b008      	add	sp, #32
 8012cec:	bd80      	pop	{r7, pc}
 8012cee:	46c0      	nop			; (mov r8, r8)
 8012cf0:	20000c2c 	.word	0x20000c2c
 8012cf4:	200010b8 	.word	0x200010b8
 8012cf8:	200010bc 	.word	0x200010bc
 8012cfc:	200010ec 	.word	0x200010ec
 8012d00:	200010d4 	.word	0x200010d4

08012d04 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8012d04:	b580      	push	{r7, lr}
 8012d06:	b084      	sub	sp, #16
 8012d08:	af00      	add	r7, sp, #0
 8012d0a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8012d0c:	f001 f948 	bl	8013fa0 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d102      	bne.n	8012d1c <vTaskSuspend+0x18>
 8012d16:	4b29      	ldr	r3, [pc, #164]	; (8012dbc <vTaskSuspend+0xb8>)
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	e000      	b.n	8012d1e <vTaskSuspend+0x1a>
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012d20:	68fb      	ldr	r3, [r7, #12]
 8012d22:	3304      	adds	r3, #4
 8012d24:	0018      	movs	r0, r3
 8012d26:	f7ff f8d6 	bl	8011ed6 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012d2a:	68fb      	ldr	r3, [r7, #12]
 8012d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d004      	beq.n	8012d3c <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012d32:	68fb      	ldr	r3, [r7, #12]
 8012d34:	3318      	adds	r3, #24
 8012d36:	0018      	movs	r0, r3
 8012d38:	f7ff f8cd 	bl	8011ed6 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8012d3c:	68fb      	ldr	r3, [r7, #12]
 8012d3e:	1d1a      	adds	r2, r3, #4
 8012d40:	4b1f      	ldr	r3, [pc, #124]	; (8012dc0 <vTaskSuspend+0xbc>)
 8012d42:	0011      	movs	r1, r2
 8012d44:	0018      	movs	r0, r3
 8012d46:	f7ff f86e 	bl	8011e26 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8012d4a:	68fb      	ldr	r3, [r7, #12]
 8012d4c:	22a4      	movs	r2, #164	; 0xa4
 8012d4e:	5c9b      	ldrb	r3, [r3, r2]
 8012d50:	b2db      	uxtb	r3, r3
 8012d52:	2b01      	cmp	r3, #1
 8012d54:	d103      	bne.n	8012d5e <vTaskSuspend+0x5a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	22a4      	movs	r2, #164	; 0xa4
 8012d5a:	2100      	movs	r1, #0
 8012d5c:	5499      	strb	r1, [r3, r2]
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8012d5e:	f001 f931 	bl	8013fc4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8012d62:	4b18      	ldr	r3, [pc, #96]	; (8012dc4 <vTaskSuspend+0xc0>)
 8012d64:	681b      	ldr	r3, [r3, #0]
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	d005      	beq.n	8012d76 <vTaskSuspend+0x72>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8012d6a:	f001 f919 	bl	8013fa0 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8012d6e:	f000 fc6f 	bl	8013650 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8012d72:	f001 f927 	bl	8013fc4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8012d76:	4b11      	ldr	r3, [pc, #68]	; (8012dbc <vTaskSuspend+0xb8>)
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	68fa      	ldr	r2, [r7, #12]
 8012d7c:	429a      	cmp	r2, r3
 8012d7e:	d118      	bne.n	8012db2 <vTaskSuspend+0xae>
		{
			if( xSchedulerRunning != pdFALSE )
 8012d80:	4b10      	ldr	r3, [pc, #64]	; (8012dc4 <vTaskSuspend+0xc0>)
 8012d82:	681b      	ldr	r3, [r3, #0]
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d008      	beq.n	8012d9a <vTaskSuspend+0x96>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8012d88:	4b0f      	ldr	r3, [pc, #60]	; (8012dc8 <vTaskSuspend+0xc4>)
 8012d8a:	681b      	ldr	r3, [r3, #0]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d001      	beq.n	8012d94 <vTaskSuspend+0x90>
 8012d90:	b672      	cpsid	i
 8012d92:	e7fe      	b.n	8012d92 <vTaskSuspend+0x8e>
				portYIELD_WITHIN_API();
 8012d94:	f001 f8f4 	bl	8013f80 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012d98:	e00b      	b.n	8012db2 <vTaskSuspend+0xae>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8012d9a:	4b09      	ldr	r3, [pc, #36]	; (8012dc0 <vTaskSuspend+0xbc>)
 8012d9c:	681a      	ldr	r2, [r3, #0]
 8012d9e:	4b0b      	ldr	r3, [pc, #44]	; (8012dcc <vTaskSuspend+0xc8>)
 8012da0:	681b      	ldr	r3, [r3, #0]
 8012da2:	429a      	cmp	r2, r3
 8012da4:	d103      	bne.n	8012dae <vTaskSuspend+0xaa>
					pxCurrentTCB = NULL;
 8012da6:	4b05      	ldr	r3, [pc, #20]	; (8012dbc <vTaskSuspend+0xb8>)
 8012da8:	2200      	movs	r2, #0
 8012daa:	601a      	str	r2, [r3, #0]
	}
 8012dac:	e001      	b.n	8012db2 <vTaskSuspend+0xae>
					vTaskSwitchContext();
 8012dae:	f000 fa37 	bl	8013220 <vTaskSwitchContext>
	}
 8012db2:	46c0      	nop			; (mov r8, r8)
 8012db4:	46bd      	mov	sp, r7
 8012db6:	b004      	add	sp, #16
 8012db8:	bd80      	pop	{r7, pc}
 8012dba:	46c0      	nop			; (mov r8, r8)
 8012dbc:	20000c2c 	.word	0x20000c2c
 8012dc0:	200010ec 	.word	0x200010ec
 8012dc4:	2000110c 	.word	0x2000110c
 8012dc8:	20001128 	.word	0x20001128
 8012dcc:	20001100 	.word	0x20001100

08012dd0 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8012dd0:	b580      	push	{r7, lr}
 8012dd2:	b084      	sub	sp, #16
 8012dd4:	af00      	add	r7, sp, #0
 8012dd6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8012dd8:	2300      	movs	r3, #0
 8012dda:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = xTask;
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	60bb      	str	r3, [r7, #8]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	2b00      	cmp	r3, #0
 8012de4:	d101      	bne.n	8012dea <prvTaskIsTaskSuspended+0x1a>
 8012de6:	b672      	cpsid	i
 8012de8:	e7fe      	b.n	8012de8 <prvTaskIsTaskSuspended+0x18>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012dea:	68bb      	ldr	r3, [r7, #8]
 8012dec:	695a      	ldr	r2, [r3, #20]
 8012dee:	4b09      	ldr	r3, [pc, #36]	; (8012e14 <prvTaskIsTaskSuspended+0x44>)
 8012df0:	429a      	cmp	r2, r3
 8012df2:	d10a      	bne.n	8012e0a <prvTaskIsTaskSuspended+0x3a>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8012df4:	68bb      	ldr	r3, [r7, #8]
 8012df6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012df8:	4b07      	ldr	r3, [pc, #28]	; (8012e18 <prvTaskIsTaskSuspended+0x48>)
 8012dfa:	429a      	cmp	r2, r3
 8012dfc:	d005      	beq.n	8012e0a <prvTaskIsTaskSuspended+0x3a>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8012dfe:	68bb      	ldr	r3, [r7, #8]
 8012e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d101      	bne.n	8012e0a <prvTaskIsTaskSuspended+0x3a>
				{
					xReturn = pdTRUE;
 8012e06:	2301      	movs	r3, #1
 8012e08:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012e0a:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8012e0c:	0018      	movs	r0, r3
 8012e0e:	46bd      	mov	sp, r7
 8012e10:	b004      	add	sp, #16
 8012e12:	bd80      	pop	{r7, pc}
 8012e14:	200010ec 	.word	0x200010ec
 8012e18:	200010c0 	.word	0x200010c0

08012e1c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8012e1c:	b580      	push	{r7, lr}
 8012e1e:	b084      	sub	sp, #16
 8012e20:	af00      	add	r7, sp, #0
 8012e22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8012e24:	687b      	ldr	r3, [r7, #4]
 8012e26:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d101      	bne.n	8012e32 <vTaskResume+0x16>
 8012e2e:	b672      	cpsid	i
 8012e30:	e7fe      	b.n	8012e30 <vTaskResume+0x14>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8012e32:	4b1e      	ldr	r3, [pc, #120]	; (8012eac <vTaskResume+0x90>)
 8012e34:	681b      	ldr	r3, [r3, #0]
 8012e36:	68fa      	ldr	r2, [r7, #12]
 8012e38:	429a      	cmp	r2, r3
 8012e3a:	d032      	beq.n	8012ea2 <vTaskResume+0x86>
 8012e3c:	68fb      	ldr	r3, [r7, #12]
 8012e3e:	2b00      	cmp	r3, #0
 8012e40:	d02f      	beq.n	8012ea2 <vTaskResume+0x86>
		{
			taskENTER_CRITICAL();
 8012e42:	f001 f8ad 	bl	8013fa0 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8012e46:	68fb      	ldr	r3, [r7, #12]
 8012e48:	0018      	movs	r0, r3
 8012e4a:	f7ff ffc1 	bl	8012dd0 <prvTaskIsTaskSuspended>
 8012e4e:	1e03      	subs	r3, r0, #0
 8012e50:	d025      	beq.n	8012e9e <vTaskResume+0x82>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	3304      	adds	r3, #4
 8012e56:	0018      	movs	r0, r3
 8012e58:	f7ff f83d 	bl	8011ed6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012e5c:	68fb      	ldr	r3, [r7, #12]
 8012e5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012e60:	4b13      	ldr	r3, [pc, #76]	; (8012eb0 <vTaskResume+0x94>)
 8012e62:	681b      	ldr	r3, [r3, #0]
 8012e64:	429a      	cmp	r2, r3
 8012e66:	d903      	bls.n	8012e70 <vTaskResume+0x54>
 8012e68:	68fb      	ldr	r3, [r7, #12]
 8012e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012e6c:	4b10      	ldr	r3, [pc, #64]	; (8012eb0 <vTaskResume+0x94>)
 8012e6e:	601a      	str	r2, [r3, #0]
 8012e70:	68fb      	ldr	r3, [r7, #12]
 8012e72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012e74:	0013      	movs	r3, r2
 8012e76:	009b      	lsls	r3, r3, #2
 8012e78:	189b      	adds	r3, r3, r2
 8012e7a:	009b      	lsls	r3, r3, #2
 8012e7c:	4a0d      	ldr	r2, [pc, #52]	; (8012eb4 <vTaskResume+0x98>)
 8012e7e:	189a      	adds	r2, r3, r2
 8012e80:	68fb      	ldr	r3, [r7, #12]
 8012e82:	3304      	adds	r3, #4
 8012e84:	0019      	movs	r1, r3
 8012e86:	0010      	movs	r0, r2
 8012e88:	f7fe ffcd 	bl	8011e26 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012e8c:	68fb      	ldr	r3, [r7, #12]
 8012e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012e90:	4b06      	ldr	r3, [pc, #24]	; (8012eac <vTaskResume+0x90>)
 8012e92:	681b      	ldr	r3, [r3, #0]
 8012e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e96:	429a      	cmp	r2, r3
 8012e98:	d301      	bcc.n	8012e9e <vTaskResume+0x82>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8012e9a:	f001 f871 	bl	8013f80 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8012e9e:	f001 f891 	bl	8013fc4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012ea2:	46c0      	nop			; (mov r8, r8)
 8012ea4:	46bd      	mov	sp, r7
 8012ea6:	b004      	add	sp, #16
 8012ea8:	bd80      	pop	{r7, pc}
 8012eaa:	46c0      	nop			; (mov r8, r8)
 8012eac:	20000c2c 	.word	0x20000c2c
 8012eb0:	20001108 	.word	0x20001108
 8012eb4:	20000c30 	.word	0x20000c30

08012eb8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012eb8:	b590      	push	{r4, r7, lr}
 8012eba:	b089      	sub	sp, #36	; 0x24
 8012ebc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012ebe:	2300      	movs	r3, #0
 8012ec0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012ec2:	2300      	movs	r3, #0
 8012ec4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012ec6:	003a      	movs	r2, r7
 8012ec8:	1d39      	adds	r1, r7, #4
 8012eca:	2308      	movs	r3, #8
 8012ecc:	18fb      	adds	r3, r7, r3
 8012ece:	0018      	movs	r0, r3
 8012ed0:	f7fe ff50 	bl	8011d74 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012ed4:	683c      	ldr	r4, [r7, #0]
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	68ba      	ldr	r2, [r7, #8]
 8012eda:	491e      	ldr	r1, [pc, #120]	; (8012f54 <vTaskStartScheduler+0x9c>)
 8012edc:	481e      	ldr	r0, [pc, #120]	; (8012f58 <vTaskStartScheduler+0xa0>)
 8012ede:	9202      	str	r2, [sp, #8]
 8012ee0:	9301      	str	r3, [sp, #4]
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	9300      	str	r3, [sp, #0]
 8012ee6:	2300      	movs	r3, #0
 8012ee8:	0022      	movs	r2, r4
 8012eea:	f7ff fcde 	bl	80128aa <xTaskCreateStatic>
 8012eee:	0002      	movs	r2, r0
 8012ef0:	4b1a      	ldr	r3, [pc, #104]	; (8012f5c <vTaskStartScheduler+0xa4>)
 8012ef2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012ef4:	4b19      	ldr	r3, [pc, #100]	; (8012f5c <vTaskStartScheduler+0xa4>)
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d002      	beq.n	8012f02 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012efc:	2301      	movs	r3, #1
 8012efe:	60fb      	str	r3, [r7, #12]
 8012f00:	e001      	b.n	8012f06 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012f02:	2300      	movs	r3, #0
 8012f04:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8012f06:	68fb      	ldr	r3, [r7, #12]
 8012f08:	2b01      	cmp	r3, #1
 8012f0a:	d103      	bne.n	8012f14 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8012f0c:	f000 fc98 	bl	8013840 <xTimerCreateTimerTask>
 8012f10:	0003      	movs	r3, r0
 8012f12:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012f14:	68fb      	ldr	r3, [r7, #12]
 8012f16:	2b01      	cmp	r3, #1
 8012f18:	d113      	bne.n	8012f42 <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8012f1a:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012f1c:	4b10      	ldr	r3, [pc, #64]	; (8012f60 <vTaskStartScheduler+0xa8>)
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	3354      	adds	r3, #84	; 0x54
 8012f22:	001a      	movs	r2, r3
 8012f24:	4b0f      	ldr	r3, [pc, #60]	; (8012f64 <vTaskStartScheduler+0xac>)
 8012f26:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012f28:	4b0f      	ldr	r3, [pc, #60]	; (8012f68 <vTaskStartScheduler+0xb0>)
 8012f2a:	2201      	movs	r2, #1
 8012f2c:	4252      	negs	r2, r2
 8012f2e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012f30:	4b0e      	ldr	r3, [pc, #56]	; (8012f6c <vTaskStartScheduler+0xb4>)
 8012f32:	2201      	movs	r2, #1
 8012f34:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012f36:	4b0e      	ldr	r3, [pc, #56]	; (8012f70 <vTaskStartScheduler+0xb8>)
 8012f38:	2200      	movs	r2, #0
 8012f3a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012f3c:	f000 fffc 	bl	8013f38 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012f40:	e004      	b.n	8012f4c <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012f42:	68fb      	ldr	r3, [r7, #12]
 8012f44:	3301      	adds	r3, #1
 8012f46:	d101      	bne.n	8012f4c <vTaskStartScheduler+0x94>
 8012f48:	b672      	cpsid	i
 8012f4a:	e7fe      	b.n	8012f4a <vTaskStartScheduler+0x92>
}
 8012f4c:	46c0      	nop			; (mov r8, r8)
 8012f4e:	46bd      	mov	sp, r7
 8012f50:	b005      	add	sp, #20
 8012f52:	bd90      	pop	{r4, r7, pc}
 8012f54:	0801cda8 	.word	0x0801cda8
 8012f58:	080134f1 	.word	0x080134f1
 8012f5c:	20001124 	.word	0x20001124
 8012f60:	20000c2c 	.word	0x20000c2c
 8012f64:	20000130 	.word	0x20000130
 8012f68:	20001120 	.word	0x20001120
 8012f6c:	2000110c 	.word	0x2000110c
 8012f70:	20001104 	.word	0x20001104

08012f74 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012f74:	b580      	push	{r7, lr}
 8012f76:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012f78:	4b03      	ldr	r3, [pc, #12]	; (8012f88 <vTaskSuspendAll+0x14>)
 8012f7a:	681b      	ldr	r3, [r3, #0]
 8012f7c:	1c5a      	adds	r2, r3, #1
 8012f7e:	4b02      	ldr	r3, [pc, #8]	; (8012f88 <vTaskSuspendAll+0x14>)
 8012f80:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012f82:	46c0      	nop			; (mov r8, r8)
 8012f84:	46bd      	mov	sp, r7
 8012f86:	bd80      	pop	{r7, pc}
 8012f88:	20001128 	.word	0x20001128

08012f8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b084      	sub	sp, #16
 8012f90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012f92:	2300      	movs	r3, #0
 8012f94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012f96:	2300      	movs	r3, #0
 8012f98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012f9a:	4b3a      	ldr	r3, [pc, #232]	; (8013084 <xTaskResumeAll+0xf8>)
 8012f9c:	681b      	ldr	r3, [r3, #0]
 8012f9e:	2b00      	cmp	r3, #0
 8012fa0:	d101      	bne.n	8012fa6 <xTaskResumeAll+0x1a>
 8012fa2:	b672      	cpsid	i
 8012fa4:	e7fe      	b.n	8012fa4 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012fa6:	f000 fffb 	bl	8013fa0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012faa:	4b36      	ldr	r3, [pc, #216]	; (8013084 <xTaskResumeAll+0xf8>)
 8012fac:	681b      	ldr	r3, [r3, #0]
 8012fae:	1e5a      	subs	r2, r3, #1
 8012fb0:	4b34      	ldr	r3, [pc, #208]	; (8013084 <xTaskResumeAll+0xf8>)
 8012fb2:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012fb4:	4b33      	ldr	r3, [pc, #204]	; (8013084 <xTaskResumeAll+0xf8>)
 8012fb6:	681b      	ldr	r3, [r3, #0]
 8012fb8:	2b00      	cmp	r3, #0
 8012fba:	d15b      	bne.n	8013074 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012fbc:	4b32      	ldr	r3, [pc, #200]	; (8013088 <xTaskResumeAll+0xfc>)
 8012fbe:	681b      	ldr	r3, [r3, #0]
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d057      	beq.n	8013074 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012fc4:	e02f      	b.n	8013026 <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012fc6:	4b31      	ldr	r3, [pc, #196]	; (801308c <xTaskResumeAll+0x100>)
 8012fc8:	68db      	ldr	r3, [r3, #12]
 8012fca:	68db      	ldr	r3, [r3, #12]
 8012fcc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012fce:	68fb      	ldr	r3, [r7, #12]
 8012fd0:	3318      	adds	r3, #24
 8012fd2:	0018      	movs	r0, r3
 8012fd4:	f7fe ff7f 	bl	8011ed6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	3304      	adds	r3, #4
 8012fdc:	0018      	movs	r0, r3
 8012fde:	f7fe ff7a 	bl	8011ed6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012fe6:	4b2a      	ldr	r3, [pc, #168]	; (8013090 <xTaskResumeAll+0x104>)
 8012fe8:	681b      	ldr	r3, [r3, #0]
 8012fea:	429a      	cmp	r2, r3
 8012fec:	d903      	bls.n	8012ff6 <xTaskResumeAll+0x6a>
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012ff2:	4b27      	ldr	r3, [pc, #156]	; (8013090 <xTaskResumeAll+0x104>)
 8012ff4:	601a      	str	r2, [r3, #0]
 8012ff6:	68fb      	ldr	r3, [r7, #12]
 8012ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012ffa:	0013      	movs	r3, r2
 8012ffc:	009b      	lsls	r3, r3, #2
 8012ffe:	189b      	adds	r3, r3, r2
 8013000:	009b      	lsls	r3, r3, #2
 8013002:	4a24      	ldr	r2, [pc, #144]	; (8013094 <xTaskResumeAll+0x108>)
 8013004:	189a      	adds	r2, r3, r2
 8013006:	68fb      	ldr	r3, [r7, #12]
 8013008:	3304      	adds	r3, #4
 801300a:	0019      	movs	r1, r3
 801300c:	0010      	movs	r0, r2
 801300e:	f7fe ff0a 	bl	8011e26 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013012:	68fb      	ldr	r3, [r7, #12]
 8013014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013016:	4b20      	ldr	r3, [pc, #128]	; (8013098 <xTaskResumeAll+0x10c>)
 8013018:	681b      	ldr	r3, [r3, #0]
 801301a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801301c:	429a      	cmp	r2, r3
 801301e:	d302      	bcc.n	8013026 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8013020:	4b1e      	ldr	r3, [pc, #120]	; (801309c <xTaskResumeAll+0x110>)
 8013022:	2201      	movs	r2, #1
 8013024:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013026:	4b19      	ldr	r3, [pc, #100]	; (801308c <xTaskResumeAll+0x100>)
 8013028:	681b      	ldr	r3, [r3, #0]
 801302a:	2b00      	cmp	r3, #0
 801302c:	d1cb      	bne.n	8012fc6 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	2b00      	cmp	r3, #0
 8013032:	d001      	beq.n	8013038 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013034:	f000 fb0c 	bl	8013650 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8013038:	4b19      	ldr	r3, [pc, #100]	; (80130a0 <xTaskResumeAll+0x114>)
 801303a:	681b      	ldr	r3, [r3, #0]
 801303c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	2b00      	cmp	r3, #0
 8013042:	d00f      	beq.n	8013064 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013044:	f000 f83c 	bl	80130c0 <xTaskIncrementTick>
 8013048:	1e03      	subs	r3, r0, #0
 801304a:	d002      	beq.n	8013052 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 801304c:	4b13      	ldr	r3, [pc, #76]	; (801309c <xTaskResumeAll+0x110>)
 801304e:	2201      	movs	r2, #1
 8013050:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	3b01      	subs	r3, #1
 8013056:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	2b00      	cmp	r3, #0
 801305c:	d1f2      	bne.n	8013044 <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 801305e:	4b10      	ldr	r3, [pc, #64]	; (80130a0 <xTaskResumeAll+0x114>)
 8013060:	2200      	movs	r2, #0
 8013062:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8013064:	4b0d      	ldr	r3, [pc, #52]	; (801309c <xTaskResumeAll+0x110>)
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	2b00      	cmp	r3, #0
 801306a:	d003      	beq.n	8013074 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801306c:	2301      	movs	r3, #1
 801306e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013070:	f000 ff86 	bl	8013f80 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013074:	f000 ffa6 	bl	8013fc4 <vPortExitCritical>

	return xAlreadyYielded;
 8013078:	68bb      	ldr	r3, [r7, #8]
}
 801307a:	0018      	movs	r0, r3
 801307c:	46bd      	mov	sp, r7
 801307e:	b004      	add	sp, #16
 8013080:	bd80      	pop	{r7, pc}
 8013082:	46c0      	nop			; (mov r8, r8)
 8013084:	20001128 	.word	0x20001128
 8013088:	20001100 	.word	0x20001100
 801308c:	200010c0 	.word	0x200010c0
 8013090:	20001108 	.word	0x20001108
 8013094:	20000c30 	.word	0x20000c30
 8013098:	20000c2c 	.word	0x20000c2c
 801309c:	20001114 	.word	0x20001114
 80130a0:	20001110 	.word	0x20001110

080130a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80130a4:	b580      	push	{r7, lr}
 80130a6:	b082      	sub	sp, #8
 80130a8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80130aa:	4b04      	ldr	r3, [pc, #16]	; (80130bc <xTaskGetTickCount+0x18>)
 80130ac:	681b      	ldr	r3, [r3, #0]
 80130ae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80130b0:	687b      	ldr	r3, [r7, #4]
}
 80130b2:	0018      	movs	r0, r3
 80130b4:	46bd      	mov	sp, r7
 80130b6:	b002      	add	sp, #8
 80130b8:	bd80      	pop	{r7, pc}
 80130ba:	46c0      	nop			; (mov r8, r8)
 80130bc:	20001104 	.word	0x20001104

080130c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80130c0:	b580      	push	{r7, lr}
 80130c2:	b086      	sub	sp, #24
 80130c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80130c6:	2300      	movs	r3, #0
 80130c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80130ca:	4b4a      	ldr	r3, [pc, #296]	; (80131f4 <xTaskIncrementTick+0x134>)
 80130cc:	681b      	ldr	r3, [r3, #0]
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d000      	beq.n	80130d4 <xTaskIncrementTick+0x14>
 80130d2:	e084      	b.n	80131de <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80130d4:	4b48      	ldr	r3, [pc, #288]	; (80131f8 <xTaskIncrementTick+0x138>)
 80130d6:	681b      	ldr	r3, [r3, #0]
 80130d8:	3301      	adds	r3, #1
 80130da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80130dc:	4b46      	ldr	r3, [pc, #280]	; (80131f8 <xTaskIncrementTick+0x138>)
 80130de:	693a      	ldr	r2, [r7, #16]
 80130e0:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80130e2:	693b      	ldr	r3, [r7, #16]
 80130e4:	2b00      	cmp	r3, #0
 80130e6:	d117      	bne.n	8013118 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 80130e8:	4b44      	ldr	r3, [pc, #272]	; (80131fc <xTaskIncrementTick+0x13c>)
 80130ea:	681b      	ldr	r3, [r3, #0]
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d001      	beq.n	80130f6 <xTaskIncrementTick+0x36>
 80130f2:	b672      	cpsid	i
 80130f4:	e7fe      	b.n	80130f4 <xTaskIncrementTick+0x34>
 80130f6:	4b41      	ldr	r3, [pc, #260]	; (80131fc <xTaskIncrementTick+0x13c>)
 80130f8:	681b      	ldr	r3, [r3, #0]
 80130fa:	60fb      	str	r3, [r7, #12]
 80130fc:	4b40      	ldr	r3, [pc, #256]	; (8013200 <xTaskIncrementTick+0x140>)
 80130fe:	681a      	ldr	r2, [r3, #0]
 8013100:	4b3e      	ldr	r3, [pc, #248]	; (80131fc <xTaskIncrementTick+0x13c>)
 8013102:	601a      	str	r2, [r3, #0]
 8013104:	4b3e      	ldr	r3, [pc, #248]	; (8013200 <xTaskIncrementTick+0x140>)
 8013106:	68fa      	ldr	r2, [r7, #12]
 8013108:	601a      	str	r2, [r3, #0]
 801310a:	4b3e      	ldr	r3, [pc, #248]	; (8013204 <xTaskIncrementTick+0x144>)
 801310c:	681b      	ldr	r3, [r3, #0]
 801310e:	1c5a      	adds	r2, r3, #1
 8013110:	4b3c      	ldr	r3, [pc, #240]	; (8013204 <xTaskIncrementTick+0x144>)
 8013112:	601a      	str	r2, [r3, #0]
 8013114:	f000 fa9c 	bl	8013650 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013118:	4b3b      	ldr	r3, [pc, #236]	; (8013208 <xTaskIncrementTick+0x148>)
 801311a:	681b      	ldr	r3, [r3, #0]
 801311c:	693a      	ldr	r2, [r7, #16]
 801311e:	429a      	cmp	r2, r3
 8013120:	d349      	bcc.n	80131b6 <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013122:	4b36      	ldr	r3, [pc, #216]	; (80131fc <xTaskIncrementTick+0x13c>)
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	681b      	ldr	r3, [r3, #0]
 8013128:	2b00      	cmp	r3, #0
 801312a:	d104      	bne.n	8013136 <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801312c:	4b36      	ldr	r3, [pc, #216]	; (8013208 <xTaskIncrementTick+0x148>)
 801312e:	2201      	movs	r2, #1
 8013130:	4252      	negs	r2, r2
 8013132:	601a      	str	r2, [r3, #0]
					break;
 8013134:	e03f      	b.n	80131b6 <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013136:	4b31      	ldr	r3, [pc, #196]	; (80131fc <xTaskIncrementTick+0x13c>)
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	68db      	ldr	r3, [r3, #12]
 801313c:	68db      	ldr	r3, [r3, #12]
 801313e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013140:	68bb      	ldr	r3, [r7, #8]
 8013142:	685b      	ldr	r3, [r3, #4]
 8013144:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013146:	693a      	ldr	r2, [r7, #16]
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	429a      	cmp	r2, r3
 801314c:	d203      	bcs.n	8013156 <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801314e:	4b2e      	ldr	r3, [pc, #184]	; (8013208 <xTaskIncrementTick+0x148>)
 8013150:	687a      	ldr	r2, [r7, #4]
 8013152:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013154:	e02f      	b.n	80131b6 <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013156:	68bb      	ldr	r3, [r7, #8]
 8013158:	3304      	adds	r3, #4
 801315a:	0018      	movs	r0, r3
 801315c:	f7fe febb 	bl	8011ed6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013160:	68bb      	ldr	r3, [r7, #8]
 8013162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013164:	2b00      	cmp	r3, #0
 8013166:	d004      	beq.n	8013172 <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013168:	68bb      	ldr	r3, [r7, #8]
 801316a:	3318      	adds	r3, #24
 801316c:	0018      	movs	r0, r3
 801316e:	f7fe feb2 	bl	8011ed6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013172:	68bb      	ldr	r3, [r7, #8]
 8013174:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013176:	4b25      	ldr	r3, [pc, #148]	; (801320c <xTaskIncrementTick+0x14c>)
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	429a      	cmp	r2, r3
 801317c:	d903      	bls.n	8013186 <xTaskIncrementTick+0xc6>
 801317e:	68bb      	ldr	r3, [r7, #8]
 8013180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013182:	4b22      	ldr	r3, [pc, #136]	; (801320c <xTaskIncrementTick+0x14c>)
 8013184:	601a      	str	r2, [r3, #0]
 8013186:	68bb      	ldr	r3, [r7, #8]
 8013188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801318a:	0013      	movs	r3, r2
 801318c:	009b      	lsls	r3, r3, #2
 801318e:	189b      	adds	r3, r3, r2
 8013190:	009b      	lsls	r3, r3, #2
 8013192:	4a1f      	ldr	r2, [pc, #124]	; (8013210 <xTaskIncrementTick+0x150>)
 8013194:	189a      	adds	r2, r3, r2
 8013196:	68bb      	ldr	r3, [r7, #8]
 8013198:	3304      	adds	r3, #4
 801319a:	0019      	movs	r1, r3
 801319c:	0010      	movs	r0, r2
 801319e:	f7fe fe42 	bl	8011e26 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80131a2:	68bb      	ldr	r3, [r7, #8]
 80131a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80131a6:	4b1b      	ldr	r3, [pc, #108]	; (8013214 <xTaskIncrementTick+0x154>)
 80131a8:	681b      	ldr	r3, [r3, #0]
 80131aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80131ac:	429a      	cmp	r2, r3
 80131ae:	d3b8      	bcc.n	8013122 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 80131b0:	2301      	movs	r3, #1
 80131b2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80131b4:	e7b5      	b.n	8013122 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80131b6:	4b17      	ldr	r3, [pc, #92]	; (8013214 <xTaskIncrementTick+0x154>)
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80131bc:	4914      	ldr	r1, [pc, #80]	; (8013210 <xTaskIncrementTick+0x150>)
 80131be:	0013      	movs	r3, r2
 80131c0:	009b      	lsls	r3, r3, #2
 80131c2:	189b      	adds	r3, r3, r2
 80131c4:	009b      	lsls	r3, r3, #2
 80131c6:	585b      	ldr	r3, [r3, r1]
 80131c8:	2b01      	cmp	r3, #1
 80131ca:	d901      	bls.n	80131d0 <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 80131cc:	2301      	movs	r3, #1
 80131ce:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80131d0:	4b11      	ldr	r3, [pc, #68]	; (8013218 <xTaskIncrementTick+0x158>)
 80131d2:	681b      	ldr	r3, [r3, #0]
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d007      	beq.n	80131e8 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 80131d8:	2301      	movs	r3, #1
 80131da:	617b      	str	r3, [r7, #20]
 80131dc:	e004      	b.n	80131e8 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80131de:	4b0f      	ldr	r3, [pc, #60]	; (801321c <xTaskIncrementTick+0x15c>)
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	1c5a      	adds	r2, r3, #1
 80131e4:	4b0d      	ldr	r3, [pc, #52]	; (801321c <xTaskIncrementTick+0x15c>)
 80131e6:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80131e8:	697b      	ldr	r3, [r7, #20]
}
 80131ea:	0018      	movs	r0, r3
 80131ec:	46bd      	mov	sp, r7
 80131ee:	b006      	add	sp, #24
 80131f0:	bd80      	pop	{r7, pc}
 80131f2:	46c0      	nop			; (mov r8, r8)
 80131f4:	20001128 	.word	0x20001128
 80131f8:	20001104 	.word	0x20001104
 80131fc:	200010b8 	.word	0x200010b8
 8013200:	200010bc 	.word	0x200010bc
 8013204:	20001118 	.word	0x20001118
 8013208:	20001120 	.word	0x20001120
 801320c:	20001108 	.word	0x20001108
 8013210:	20000c30 	.word	0x20000c30
 8013214:	20000c2c 	.word	0x20000c2c
 8013218:	20001114 	.word	0x20001114
 801321c:	20001110 	.word	0x20001110

08013220 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013220:	b580      	push	{r7, lr}
 8013222:	b082      	sub	sp, #8
 8013224:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013226:	4b25      	ldr	r3, [pc, #148]	; (80132bc <vTaskSwitchContext+0x9c>)
 8013228:	681b      	ldr	r3, [r3, #0]
 801322a:	2b00      	cmp	r3, #0
 801322c:	d003      	beq.n	8013236 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801322e:	4b24      	ldr	r3, [pc, #144]	; (80132c0 <vTaskSwitchContext+0xa0>)
 8013230:	2201      	movs	r2, #1
 8013232:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013234:	e03d      	b.n	80132b2 <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 8013236:	4b22      	ldr	r3, [pc, #136]	; (80132c0 <vTaskSwitchContext+0xa0>)
 8013238:	2200      	movs	r2, #0
 801323a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801323c:	4b21      	ldr	r3, [pc, #132]	; (80132c4 <vTaskSwitchContext+0xa4>)
 801323e:	681b      	ldr	r3, [r3, #0]
 8013240:	607b      	str	r3, [r7, #4]
 8013242:	e007      	b.n	8013254 <vTaskSwitchContext+0x34>
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	2b00      	cmp	r3, #0
 8013248:	d101      	bne.n	801324e <vTaskSwitchContext+0x2e>
 801324a:	b672      	cpsid	i
 801324c:	e7fe      	b.n	801324c <vTaskSwitchContext+0x2c>
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	3b01      	subs	r3, #1
 8013252:	607b      	str	r3, [r7, #4]
 8013254:	491c      	ldr	r1, [pc, #112]	; (80132c8 <vTaskSwitchContext+0xa8>)
 8013256:	687a      	ldr	r2, [r7, #4]
 8013258:	0013      	movs	r3, r2
 801325a:	009b      	lsls	r3, r3, #2
 801325c:	189b      	adds	r3, r3, r2
 801325e:	009b      	lsls	r3, r3, #2
 8013260:	585b      	ldr	r3, [r3, r1]
 8013262:	2b00      	cmp	r3, #0
 8013264:	d0ee      	beq.n	8013244 <vTaskSwitchContext+0x24>
 8013266:	687a      	ldr	r2, [r7, #4]
 8013268:	0013      	movs	r3, r2
 801326a:	009b      	lsls	r3, r3, #2
 801326c:	189b      	adds	r3, r3, r2
 801326e:	009b      	lsls	r3, r3, #2
 8013270:	4a15      	ldr	r2, [pc, #84]	; (80132c8 <vTaskSwitchContext+0xa8>)
 8013272:	189b      	adds	r3, r3, r2
 8013274:	603b      	str	r3, [r7, #0]
 8013276:	683b      	ldr	r3, [r7, #0]
 8013278:	685b      	ldr	r3, [r3, #4]
 801327a:	685a      	ldr	r2, [r3, #4]
 801327c:	683b      	ldr	r3, [r7, #0]
 801327e:	605a      	str	r2, [r3, #4]
 8013280:	683b      	ldr	r3, [r7, #0]
 8013282:	685a      	ldr	r2, [r3, #4]
 8013284:	683b      	ldr	r3, [r7, #0]
 8013286:	3308      	adds	r3, #8
 8013288:	429a      	cmp	r2, r3
 801328a:	d104      	bne.n	8013296 <vTaskSwitchContext+0x76>
 801328c:	683b      	ldr	r3, [r7, #0]
 801328e:	685b      	ldr	r3, [r3, #4]
 8013290:	685a      	ldr	r2, [r3, #4]
 8013292:	683b      	ldr	r3, [r7, #0]
 8013294:	605a      	str	r2, [r3, #4]
 8013296:	683b      	ldr	r3, [r7, #0]
 8013298:	685b      	ldr	r3, [r3, #4]
 801329a:	68da      	ldr	r2, [r3, #12]
 801329c:	4b0b      	ldr	r3, [pc, #44]	; (80132cc <vTaskSwitchContext+0xac>)
 801329e:	601a      	str	r2, [r3, #0]
 80132a0:	4b08      	ldr	r3, [pc, #32]	; (80132c4 <vTaskSwitchContext+0xa4>)
 80132a2:	687a      	ldr	r2, [r7, #4]
 80132a4:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80132a6:	4b09      	ldr	r3, [pc, #36]	; (80132cc <vTaskSwitchContext+0xac>)
 80132a8:	681b      	ldr	r3, [r3, #0]
 80132aa:	3354      	adds	r3, #84	; 0x54
 80132ac:	001a      	movs	r2, r3
 80132ae:	4b08      	ldr	r3, [pc, #32]	; (80132d0 <vTaskSwitchContext+0xb0>)
 80132b0:	601a      	str	r2, [r3, #0]
}
 80132b2:	46c0      	nop			; (mov r8, r8)
 80132b4:	46bd      	mov	sp, r7
 80132b6:	b002      	add	sp, #8
 80132b8:	bd80      	pop	{r7, pc}
 80132ba:	46c0      	nop			; (mov r8, r8)
 80132bc:	20001128 	.word	0x20001128
 80132c0:	20001114 	.word	0x20001114
 80132c4:	20001108 	.word	0x20001108
 80132c8:	20000c30 	.word	0x20000c30
 80132cc:	20000c2c 	.word	0x20000c2c
 80132d0:	20000130 	.word	0x20000130

080132d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80132d4:	b580      	push	{r7, lr}
 80132d6:	b082      	sub	sp, #8
 80132d8:	af00      	add	r7, sp, #0
 80132da:	6078      	str	r0, [r7, #4]
 80132dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	d101      	bne.n	80132e8 <vTaskPlaceOnEventList+0x14>
 80132e4:	b672      	cpsid	i
 80132e6:	e7fe      	b.n	80132e6 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80132e8:	4b08      	ldr	r3, [pc, #32]	; (801330c <vTaskPlaceOnEventList+0x38>)
 80132ea:	681b      	ldr	r3, [r3, #0]
 80132ec:	3318      	adds	r3, #24
 80132ee:	001a      	movs	r2, r3
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	0011      	movs	r1, r2
 80132f4:	0018      	movs	r0, r3
 80132f6:	f7fe fdb8 	bl	8011e6a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80132fa:	683b      	ldr	r3, [r7, #0]
 80132fc:	2101      	movs	r1, #1
 80132fe:	0018      	movs	r0, r3
 8013300:	f000 fa4a 	bl	8013798 <prvAddCurrentTaskToDelayedList>
}
 8013304:	46c0      	nop			; (mov r8, r8)
 8013306:	46bd      	mov	sp, r7
 8013308:	b002      	add	sp, #8
 801330a:	bd80      	pop	{r7, pc}
 801330c:	20000c2c 	.word	0x20000c2c

08013310 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013310:	b580      	push	{r7, lr}
 8013312:	b084      	sub	sp, #16
 8013314:	af00      	add	r7, sp, #0
 8013316:	60f8      	str	r0, [r7, #12]
 8013318:	60b9      	str	r1, [r7, #8]
 801331a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801331c:	68fb      	ldr	r3, [r7, #12]
 801331e:	2b00      	cmp	r3, #0
 8013320:	d101      	bne.n	8013326 <vTaskPlaceOnEventListRestricted+0x16>
 8013322:	b672      	cpsid	i
 8013324:	e7fe      	b.n	8013324 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013326:	4b0c      	ldr	r3, [pc, #48]	; (8013358 <vTaskPlaceOnEventListRestricted+0x48>)
 8013328:	681b      	ldr	r3, [r3, #0]
 801332a:	3318      	adds	r3, #24
 801332c:	001a      	movs	r2, r3
 801332e:	68fb      	ldr	r3, [r7, #12]
 8013330:	0011      	movs	r1, r2
 8013332:	0018      	movs	r0, r3
 8013334:	f7fe fd77 	bl	8011e26 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	2b00      	cmp	r3, #0
 801333c:	d002      	beq.n	8013344 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 801333e:	2301      	movs	r3, #1
 8013340:	425b      	negs	r3, r3
 8013342:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8013344:	687a      	ldr	r2, [r7, #4]
 8013346:	68bb      	ldr	r3, [r7, #8]
 8013348:	0011      	movs	r1, r2
 801334a:	0018      	movs	r0, r3
 801334c:	f000 fa24 	bl	8013798 <prvAddCurrentTaskToDelayedList>
	}
 8013350:	46c0      	nop			; (mov r8, r8)
 8013352:	46bd      	mov	sp, r7
 8013354:	b004      	add	sp, #16
 8013356:	bd80      	pop	{r7, pc}
 8013358:	20000c2c 	.word	0x20000c2c

0801335c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801335c:	b580      	push	{r7, lr}
 801335e:	b084      	sub	sp, #16
 8013360:	af00      	add	r7, sp, #0
 8013362:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	68db      	ldr	r3, [r3, #12]
 8013368:	68db      	ldr	r3, [r3, #12]
 801336a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 801336c:	68bb      	ldr	r3, [r7, #8]
 801336e:	2b00      	cmp	r3, #0
 8013370:	d101      	bne.n	8013376 <xTaskRemoveFromEventList+0x1a>
 8013372:	b672      	cpsid	i
 8013374:	e7fe      	b.n	8013374 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013376:	68bb      	ldr	r3, [r7, #8]
 8013378:	3318      	adds	r3, #24
 801337a:	0018      	movs	r0, r3
 801337c:	f7fe fdab 	bl	8011ed6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013380:	4b1e      	ldr	r3, [pc, #120]	; (80133fc <xTaskRemoveFromEventList+0xa0>)
 8013382:	681b      	ldr	r3, [r3, #0]
 8013384:	2b00      	cmp	r3, #0
 8013386:	d11d      	bne.n	80133c4 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013388:	68bb      	ldr	r3, [r7, #8]
 801338a:	3304      	adds	r3, #4
 801338c:	0018      	movs	r0, r3
 801338e:	f7fe fda2 	bl	8011ed6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013392:	68bb      	ldr	r3, [r7, #8]
 8013394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013396:	4b1a      	ldr	r3, [pc, #104]	; (8013400 <xTaskRemoveFromEventList+0xa4>)
 8013398:	681b      	ldr	r3, [r3, #0]
 801339a:	429a      	cmp	r2, r3
 801339c:	d903      	bls.n	80133a6 <xTaskRemoveFromEventList+0x4a>
 801339e:	68bb      	ldr	r3, [r7, #8]
 80133a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80133a2:	4b17      	ldr	r3, [pc, #92]	; (8013400 <xTaskRemoveFromEventList+0xa4>)
 80133a4:	601a      	str	r2, [r3, #0]
 80133a6:	68bb      	ldr	r3, [r7, #8]
 80133a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80133aa:	0013      	movs	r3, r2
 80133ac:	009b      	lsls	r3, r3, #2
 80133ae:	189b      	adds	r3, r3, r2
 80133b0:	009b      	lsls	r3, r3, #2
 80133b2:	4a14      	ldr	r2, [pc, #80]	; (8013404 <xTaskRemoveFromEventList+0xa8>)
 80133b4:	189a      	adds	r2, r3, r2
 80133b6:	68bb      	ldr	r3, [r7, #8]
 80133b8:	3304      	adds	r3, #4
 80133ba:	0019      	movs	r1, r3
 80133bc:	0010      	movs	r0, r2
 80133be:	f7fe fd32 	bl	8011e26 <vListInsertEnd>
 80133c2:	e007      	b.n	80133d4 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80133c4:	68bb      	ldr	r3, [r7, #8]
 80133c6:	3318      	adds	r3, #24
 80133c8:	001a      	movs	r2, r3
 80133ca:	4b0f      	ldr	r3, [pc, #60]	; (8013408 <xTaskRemoveFromEventList+0xac>)
 80133cc:	0011      	movs	r1, r2
 80133ce:	0018      	movs	r0, r3
 80133d0:	f7fe fd29 	bl	8011e26 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80133d4:	68bb      	ldr	r3, [r7, #8]
 80133d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80133d8:	4b0c      	ldr	r3, [pc, #48]	; (801340c <xTaskRemoveFromEventList+0xb0>)
 80133da:	681b      	ldr	r3, [r3, #0]
 80133dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80133de:	429a      	cmp	r2, r3
 80133e0:	d905      	bls.n	80133ee <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80133e2:	2301      	movs	r3, #1
 80133e4:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80133e6:	4b0a      	ldr	r3, [pc, #40]	; (8013410 <xTaskRemoveFromEventList+0xb4>)
 80133e8:	2201      	movs	r2, #1
 80133ea:	601a      	str	r2, [r3, #0]
 80133ec:	e001      	b.n	80133f2 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 80133ee:	2300      	movs	r3, #0
 80133f0:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80133f2:	68fb      	ldr	r3, [r7, #12]
}
 80133f4:	0018      	movs	r0, r3
 80133f6:	46bd      	mov	sp, r7
 80133f8:	b004      	add	sp, #16
 80133fa:	bd80      	pop	{r7, pc}
 80133fc:	20001128 	.word	0x20001128
 8013400:	20001108 	.word	0x20001108
 8013404:	20000c30 	.word	0x20000c30
 8013408:	200010c0 	.word	0x200010c0
 801340c:	20000c2c 	.word	0x20000c2c
 8013410:	20001114 	.word	0x20001114

08013414 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013414:	b580      	push	{r7, lr}
 8013416:	b082      	sub	sp, #8
 8013418:	af00      	add	r7, sp, #0
 801341a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801341c:	4b05      	ldr	r3, [pc, #20]	; (8013434 <vTaskInternalSetTimeOutState+0x20>)
 801341e:	681a      	ldr	r2, [r3, #0]
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013424:	4b04      	ldr	r3, [pc, #16]	; (8013438 <vTaskInternalSetTimeOutState+0x24>)
 8013426:	681a      	ldr	r2, [r3, #0]
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	605a      	str	r2, [r3, #4]
}
 801342c:	46c0      	nop			; (mov r8, r8)
 801342e:	46bd      	mov	sp, r7
 8013430:	b002      	add	sp, #8
 8013432:	bd80      	pop	{r7, pc}
 8013434:	20001118 	.word	0x20001118
 8013438:	20001104 	.word	0x20001104

0801343c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801343c:	b580      	push	{r7, lr}
 801343e:	b086      	sub	sp, #24
 8013440:	af00      	add	r7, sp, #0
 8013442:	6078      	str	r0, [r7, #4]
 8013444:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	2b00      	cmp	r3, #0
 801344a:	d101      	bne.n	8013450 <xTaskCheckForTimeOut+0x14>
 801344c:	b672      	cpsid	i
 801344e:	e7fe      	b.n	801344e <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8013450:	683b      	ldr	r3, [r7, #0]
 8013452:	2b00      	cmp	r3, #0
 8013454:	d101      	bne.n	801345a <xTaskCheckForTimeOut+0x1e>
 8013456:	b672      	cpsid	i
 8013458:	e7fe      	b.n	8013458 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 801345a:	f000 fda1 	bl	8013fa0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801345e:	4b1d      	ldr	r3, [pc, #116]	; (80134d4 <xTaskCheckForTimeOut+0x98>)
 8013460:	681b      	ldr	r3, [r3, #0]
 8013462:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	685b      	ldr	r3, [r3, #4]
 8013468:	693a      	ldr	r2, [r7, #16]
 801346a:	1ad3      	subs	r3, r2, r3
 801346c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801346e:	683b      	ldr	r3, [r7, #0]
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	3301      	adds	r3, #1
 8013474:	d102      	bne.n	801347c <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013476:	2300      	movs	r3, #0
 8013478:	617b      	str	r3, [r7, #20]
 801347a:	e024      	b.n	80134c6 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	681a      	ldr	r2, [r3, #0]
 8013480:	4b15      	ldr	r3, [pc, #84]	; (80134d8 <xTaskCheckForTimeOut+0x9c>)
 8013482:	681b      	ldr	r3, [r3, #0]
 8013484:	429a      	cmp	r2, r3
 8013486:	d007      	beq.n	8013498 <xTaskCheckForTimeOut+0x5c>
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	685b      	ldr	r3, [r3, #4]
 801348c:	693a      	ldr	r2, [r7, #16]
 801348e:	429a      	cmp	r2, r3
 8013490:	d302      	bcc.n	8013498 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013492:	2301      	movs	r3, #1
 8013494:	617b      	str	r3, [r7, #20]
 8013496:	e016      	b.n	80134c6 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8013498:	683b      	ldr	r3, [r7, #0]
 801349a:	681b      	ldr	r3, [r3, #0]
 801349c:	68fa      	ldr	r2, [r7, #12]
 801349e:	429a      	cmp	r2, r3
 80134a0:	d20c      	bcs.n	80134bc <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80134a2:	683b      	ldr	r3, [r7, #0]
 80134a4:	681a      	ldr	r2, [r3, #0]
 80134a6:	68fb      	ldr	r3, [r7, #12]
 80134a8:	1ad2      	subs	r2, r2, r3
 80134aa:	683b      	ldr	r3, [r7, #0]
 80134ac:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	0018      	movs	r0, r3
 80134b2:	f7ff ffaf 	bl	8013414 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80134b6:	2300      	movs	r3, #0
 80134b8:	617b      	str	r3, [r7, #20]
 80134ba:	e004      	b.n	80134c6 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 80134bc:	683b      	ldr	r3, [r7, #0]
 80134be:	2200      	movs	r2, #0
 80134c0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80134c2:	2301      	movs	r3, #1
 80134c4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80134c6:	f000 fd7d 	bl	8013fc4 <vPortExitCritical>

	return xReturn;
 80134ca:	697b      	ldr	r3, [r7, #20]
}
 80134cc:	0018      	movs	r0, r3
 80134ce:	46bd      	mov	sp, r7
 80134d0:	b006      	add	sp, #24
 80134d2:	bd80      	pop	{r7, pc}
 80134d4:	20001104 	.word	0x20001104
 80134d8:	20001118 	.word	0x20001118

080134dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80134dc:	b580      	push	{r7, lr}
 80134de:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80134e0:	4b02      	ldr	r3, [pc, #8]	; (80134ec <vTaskMissedYield+0x10>)
 80134e2:	2201      	movs	r2, #1
 80134e4:	601a      	str	r2, [r3, #0]
}
 80134e6:	46c0      	nop			; (mov r8, r8)
 80134e8:	46bd      	mov	sp, r7
 80134ea:	bd80      	pop	{r7, pc}
 80134ec:	20001114 	.word	0x20001114

080134f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80134f0:	b580      	push	{r7, lr}
 80134f2:	b082      	sub	sp, #8
 80134f4:	af00      	add	r7, sp, #0
 80134f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80134f8:	f000 f84e 	bl	8013598 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80134fc:	4b03      	ldr	r3, [pc, #12]	; (801350c <prvIdleTask+0x1c>)
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	2b01      	cmp	r3, #1
 8013502:	d9f9      	bls.n	80134f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8013504:	f000 fd3c 	bl	8013f80 <vPortYield>
		prvCheckTasksWaitingTermination();
 8013508:	e7f6      	b.n	80134f8 <prvIdleTask+0x8>
 801350a:	46c0      	nop			; (mov r8, r8)
 801350c:	20000c30 	.word	0x20000c30

08013510 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8013510:	b580      	push	{r7, lr}
 8013512:	b082      	sub	sp, #8
 8013514:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013516:	2300      	movs	r3, #0
 8013518:	607b      	str	r3, [r7, #4]
 801351a:	e00c      	b.n	8013536 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801351c:	687a      	ldr	r2, [r7, #4]
 801351e:	0013      	movs	r3, r2
 8013520:	009b      	lsls	r3, r3, #2
 8013522:	189b      	adds	r3, r3, r2
 8013524:	009b      	lsls	r3, r3, #2
 8013526:	4a14      	ldr	r2, [pc, #80]	; (8013578 <prvInitialiseTaskLists+0x68>)
 8013528:	189b      	adds	r3, r3, r2
 801352a:	0018      	movs	r0, r3
 801352c:	f7fe fc52 	bl	8011dd4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	3301      	adds	r3, #1
 8013534:	607b      	str	r3, [r7, #4]
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	2b37      	cmp	r3, #55	; 0x37
 801353a:	d9ef      	bls.n	801351c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801353c:	4b0f      	ldr	r3, [pc, #60]	; (801357c <prvInitialiseTaskLists+0x6c>)
 801353e:	0018      	movs	r0, r3
 8013540:	f7fe fc48 	bl	8011dd4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013544:	4b0e      	ldr	r3, [pc, #56]	; (8013580 <prvInitialiseTaskLists+0x70>)
 8013546:	0018      	movs	r0, r3
 8013548:	f7fe fc44 	bl	8011dd4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801354c:	4b0d      	ldr	r3, [pc, #52]	; (8013584 <prvInitialiseTaskLists+0x74>)
 801354e:	0018      	movs	r0, r3
 8013550:	f7fe fc40 	bl	8011dd4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013554:	4b0c      	ldr	r3, [pc, #48]	; (8013588 <prvInitialiseTaskLists+0x78>)
 8013556:	0018      	movs	r0, r3
 8013558:	f7fe fc3c 	bl	8011dd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801355c:	4b0b      	ldr	r3, [pc, #44]	; (801358c <prvInitialiseTaskLists+0x7c>)
 801355e:	0018      	movs	r0, r3
 8013560:	f7fe fc38 	bl	8011dd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013564:	4b0a      	ldr	r3, [pc, #40]	; (8013590 <prvInitialiseTaskLists+0x80>)
 8013566:	4a05      	ldr	r2, [pc, #20]	; (801357c <prvInitialiseTaskLists+0x6c>)
 8013568:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801356a:	4b0a      	ldr	r3, [pc, #40]	; (8013594 <prvInitialiseTaskLists+0x84>)
 801356c:	4a04      	ldr	r2, [pc, #16]	; (8013580 <prvInitialiseTaskLists+0x70>)
 801356e:	601a      	str	r2, [r3, #0]
}
 8013570:	46c0      	nop			; (mov r8, r8)
 8013572:	46bd      	mov	sp, r7
 8013574:	b002      	add	sp, #8
 8013576:	bd80      	pop	{r7, pc}
 8013578:	20000c30 	.word	0x20000c30
 801357c:	20001090 	.word	0x20001090
 8013580:	200010a4 	.word	0x200010a4
 8013584:	200010c0 	.word	0x200010c0
 8013588:	200010d4 	.word	0x200010d4
 801358c:	200010ec 	.word	0x200010ec
 8013590:	200010b8 	.word	0x200010b8
 8013594:	200010bc 	.word	0x200010bc

08013598 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013598:	b580      	push	{r7, lr}
 801359a:	b082      	sub	sp, #8
 801359c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801359e:	e01a      	b.n	80135d6 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80135a0:	f000 fcfe 	bl	8013fa0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80135a4:	4b10      	ldr	r3, [pc, #64]	; (80135e8 <prvCheckTasksWaitingTermination+0x50>)
 80135a6:	68db      	ldr	r3, [r3, #12]
 80135a8:	68db      	ldr	r3, [r3, #12]
 80135aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	3304      	adds	r3, #4
 80135b0:	0018      	movs	r0, r3
 80135b2:	f7fe fc90 	bl	8011ed6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80135b6:	4b0d      	ldr	r3, [pc, #52]	; (80135ec <prvCheckTasksWaitingTermination+0x54>)
 80135b8:	681b      	ldr	r3, [r3, #0]
 80135ba:	1e5a      	subs	r2, r3, #1
 80135bc:	4b0b      	ldr	r3, [pc, #44]	; (80135ec <prvCheckTasksWaitingTermination+0x54>)
 80135be:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 80135c0:	4b0b      	ldr	r3, [pc, #44]	; (80135f0 <prvCheckTasksWaitingTermination+0x58>)
 80135c2:	681b      	ldr	r3, [r3, #0]
 80135c4:	1e5a      	subs	r2, r3, #1
 80135c6:	4b0a      	ldr	r3, [pc, #40]	; (80135f0 <prvCheckTasksWaitingTermination+0x58>)
 80135c8:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80135ca:	f000 fcfb 	bl	8013fc4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	0018      	movs	r0, r3
 80135d2:	f000 f80f 	bl	80135f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80135d6:	4b06      	ldr	r3, [pc, #24]	; (80135f0 <prvCheckTasksWaitingTermination+0x58>)
 80135d8:	681b      	ldr	r3, [r3, #0]
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d1e0      	bne.n	80135a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80135de:	46c0      	nop			; (mov r8, r8)
 80135e0:	46c0      	nop			; (mov r8, r8)
 80135e2:	46bd      	mov	sp, r7
 80135e4:	b002      	add	sp, #8
 80135e6:	bd80      	pop	{r7, pc}
 80135e8:	200010d4 	.word	0x200010d4
 80135ec:	20001100 	.word	0x20001100
 80135f0:	200010e8 	.word	0x200010e8

080135f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80135f4:	b580      	push	{r7, lr}
 80135f6:	b082      	sub	sp, #8
 80135f8:	af00      	add	r7, sp, #0
 80135fa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	3354      	adds	r3, #84	; 0x54
 8013600:	0018      	movs	r0, r3
 8013602:	f008 ff13 	bl	801c42c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	22a5      	movs	r2, #165	; 0xa5
 801360a:	5c9b      	ldrb	r3, [r3, r2]
 801360c:	2b00      	cmp	r3, #0
 801360e:	d109      	bne.n	8013624 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013614:	0018      	movs	r0, r3
 8013616:	f000 fe07 	bl	8014228 <vPortFree>
				vPortFree( pxTCB );
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	0018      	movs	r0, r3
 801361e:	f000 fe03 	bl	8014228 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8013622:	e010      	b.n	8013646 <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	22a5      	movs	r2, #165	; 0xa5
 8013628:	5c9b      	ldrb	r3, [r3, r2]
 801362a:	2b01      	cmp	r3, #1
 801362c:	d104      	bne.n	8013638 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	0018      	movs	r0, r3
 8013632:	f000 fdf9 	bl	8014228 <vPortFree>
	}
 8013636:	e006      	b.n	8013646 <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	22a5      	movs	r2, #165	; 0xa5
 801363c:	5c9b      	ldrb	r3, [r3, r2]
 801363e:	2b02      	cmp	r3, #2
 8013640:	d001      	beq.n	8013646 <prvDeleteTCB+0x52>
 8013642:	b672      	cpsid	i
 8013644:	e7fe      	b.n	8013644 <prvDeleteTCB+0x50>
	}
 8013646:	46c0      	nop			; (mov r8, r8)
 8013648:	46bd      	mov	sp, r7
 801364a:	b002      	add	sp, #8
 801364c:	bd80      	pop	{r7, pc}
	...

08013650 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013650:	b580      	push	{r7, lr}
 8013652:	b082      	sub	sp, #8
 8013654:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013656:	4b0b      	ldr	r3, [pc, #44]	; (8013684 <prvResetNextTaskUnblockTime+0x34>)
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	681b      	ldr	r3, [r3, #0]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d104      	bne.n	801366a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013660:	4b09      	ldr	r3, [pc, #36]	; (8013688 <prvResetNextTaskUnblockTime+0x38>)
 8013662:	2201      	movs	r2, #1
 8013664:	4252      	negs	r2, r2
 8013666:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013668:	e008      	b.n	801367c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801366a:	4b06      	ldr	r3, [pc, #24]	; (8013684 <prvResetNextTaskUnblockTime+0x34>)
 801366c:	681b      	ldr	r3, [r3, #0]
 801366e:	68db      	ldr	r3, [r3, #12]
 8013670:	68db      	ldr	r3, [r3, #12]
 8013672:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	685a      	ldr	r2, [r3, #4]
 8013678:	4b03      	ldr	r3, [pc, #12]	; (8013688 <prvResetNextTaskUnblockTime+0x38>)
 801367a:	601a      	str	r2, [r3, #0]
}
 801367c:	46c0      	nop			; (mov r8, r8)
 801367e:	46bd      	mov	sp, r7
 8013680:	b002      	add	sp, #8
 8013682:	bd80      	pop	{r7, pc}
 8013684:	200010b8 	.word	0x200010b8
 8013688:	20001120 	.word	0x20001120

0801368c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 801368c:	b580      	push	{r7, lr}
 801368e:	b082      	sub	sp, #8
 8013690:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8013692:	4b04      	ldr	r3, [pc, #16]	; (80136a4 <xTaskGetCurrentTaskHandle+0x18>)
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	607b      	str	r3, [r7, #4]

		return xReturn;
 8013698:	687b      	ldr	r3, [r7, #4]
	}
 801369a:	0018      	movs	r0, r3
 801369c:	46bd      	mov	sp, r7
 801369e:	b002      	add	sp, #8
 80136a0:	bd80      	pop	{r7, pc}
 80136a2:	46c0      	nop			; (mov r8, r8)
 80136a4:	20000c2c 	.word	0x20000c2c

080136a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80136a8:	b580      	push	{r7, lr}
 80136aa:	b082      	sub	sp, #8
 80136ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80136ae:	4b0a      	ldr	r3, [pc, #40]	; (80136d8 <xTaskGetSchedulerState+0x30>)
 80136b0:	681b      	ldr	r3, [r3, #0]
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	d102      	bne.n	80136bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80136b6:	2301      	movs	r3, #1
 80136b8:	607b      	str	r3, [r7, #4]
 80136ba:	e008      	b.n	80136ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80136bc:	4b07      	ldr	r3, [pc, #28]	; (80136dc <xTaskGetSchedulerState+0x34>)
 80136be:	681b      	ldr	r3, [r3, #0]
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	d102      	bne.n	80136ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80136c4:	2302      	movs	r3, #2
 80136c6:	607b      	str	r3, [r7, #4]
 80136c8:	e001      	b.n	80136ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80136ca:	2300      	movs	r3, #0
 80136cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80136ce:	687b      	ldr	r3, [r7, #4]
	}
 80136d0:	0018      	movs	r0, r3
 80136d2:	46bd      	mov	sp, r7
 80136d4:	b002      	add	sp, #8
 80136d6:	bd80      	pop	{r7, pc}
 80136d8:	2000110c 	.word	0x2000110c
 80136dc:	20001128 	.word	0x20001128

080136e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80136e0:	b580      	push	{r7, lr}
 80136e2:	b084      	sub	sp, #16
 80136e4:	af00      	add	r7, sp, #0
 80136e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80136ec:	2300      	movs	r3, #0
 80136ee:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80136f0:	687b      	ldr	r3, [r7, #4]
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	d044      	beq.n	8013780 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80136f6:	4b25      	ldr	r3, [pc, #148]	; (801378c <xTaskPriorityDisinherit+0xac>)
 80136f8:	681b      	ldr	r3, [r3, #0]
 80136fa:	68ba      	ldr	r2, [r7, #8]
 80136fc:	429a      	cmp	r2, r3
 80136fe:	d001      	beq.n	8013704 <xTaskPriorityDisinherit+0x24>
 8013700:	b672      	cpsid	i
 8013702:	e7fe      	b.n	8013702 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8013704:	68bb      	ldr	r3, [r7, #8]
 8013706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013708:	2b00      	cmp	r3, #0
 801370a:	d101      	bne.n	8013710 <xTaskPriorityDisinherit+0x30>
 801370c:	b672      	cpsid	i
 801370e:	e7fe      	b.n	801370e <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8013710:	68bb      	ldr	r3, [r7, #8]
 8013712:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013714:	1e5a      	subs	r2, r3, #1
 8013716:	68bb      	ldr	r3, [r7, #8]
 8013718:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801371a:	68bb      	ldr	r3, [r7, #8]
 801371c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801371e:	68bb      	ldr	r3, [r7, #8]
 8013720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013722:	429a      	cmp	r2, r3
 8013724:	d02c      	beq.n	8013780 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013726:	68bb      	ldr	r3, [r7, #8]
 8013728:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801372a:	2b00      	cmp	r3, #0
 801372c:	d128      	bne.n	8013780 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801372e:	68bb      	ldr	r3, [r7, #8]
 8013730:	3304      	adds	r3, #4
 8013732:	0018      	movs	r0, r3
 8013734:	f7fe fbcf 	bl	8011ed6 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013738:	68bb      	ldr	r3, [r7, #8]
 801373a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801373c:	68bb      	ldr	r3, [r7, #8]
 801373e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013740:	68bb      	ldr	r3, [r7, #8]
 8013742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013744:	2238      	movs	r2, #56	; 0x38
 8013746:	1ad2      	subs	r2, r2, r3
 8013748:	68bb      	ldr	r3, [r7, #8]
 801374a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801374c:	68bb      	ldr	r3, [r7, #8]
 801374e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013750:	4b0f      	ldr	r3, [pc, #60]	; (8013790 <xTaskPriorityDisinherit+0xb0>)
 8013752:	681b      	ldr	r3, [r3, #0]
 8013754:	429a      	cmp	r2, r3
 8013756:	d903      	bls.n	8013760 <xTaskPriorityDisinherit+0x80>
 8013758:	68bb      	ldr	r3, [r7, #8]
 801375a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801375c:	4b0c      	ldr	r3, [pc, #48]	; (8013790 <xTaskPriorityDisinherit+0xb0>)
 801375e:	601a      	str	r2, [r3, #0]
 8013760:	68bb      	ldr	r3, [r7, #8]
 8013762:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013764:	0013      	movs	r3, r2
 8013766:	009b      	lsls	r3, r3, #2
 8013768:	189b      	adds	r3, r3, r2
 801376a:	009b      	lsls	r3, r3, #2
 801376c:	4a09      	ldr	r2, [pc, #36]	; (8013794 <xTaskPriorityDisinherit+0xb4>)
 801376e:	189a      	adds	r2, r3, r2
 8013770:	68bb      	ldr	r3, [r7, #8]
 8013772:	3304      	adds	r3, #4
 8013774:	0019      	movs	r1, r3
 8013776:	0010      	movs	r0, r2
 8013778:	f7fe fb55 	bl	8011e26 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801377c:	2301      	movs	r3, #1
 801377e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013780:	68fb      	ldr	r3, [r7, #12]
	}
 8013782:	0018      	movs	r0, r3
 8013784:	46bd      	mov	sp, r7
 8013786:	b004      	add	sp, #16
 8013788:	bd80      	pop	{r7, pc}
 801378a:	46c0      	nop			; (mov r8, r8)
 801378c:	20000c2c 	.word	0x20000c2c
 8013790:	20001108 	.word	0x20001108
 8013794:	20000c30 	.word	0x20000c30

08013798 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013798:	b580      	push	{r7, lr}
 801379a:	b084      	sub	sp, #16
 801379c:	af00      	add	r7, sp, #0
 801379e:	6078      	str	r0, [r7, #4]
 80137a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80137a2:	4b21      	ldr	r3, [pc, #132]	; (8013828 <prvAddCurrentTaskToDelayedList+0x90>)
 80137a4:	681b      	ldr	r3, [r3, #0]
 80137a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80137a8:	4b20      	ldr	r3, [pc, #128]	; (801382c <prvAddCurrentTaskToDelayedList+0x94>)
 80137aa:	681b      	ldr	r3, [r3, #0]
 80137ac:	3304      	adds	r3, #4
 80137ae:	0018      	movs	r0, r3
 80137b0:	f7fe fb91 	bl	8011ed6 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	3301      	adds	r3, #1
 80137b8:	d10b      	bne.n	80137d2 <prvAddCurrentTaskToDelayedList+0x3a>
 80137ba:	683b      	ldr	r3, [r7, #0]
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d008      	beq.n	80137d2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80137c0:	4b1a      	ldr	r3, [pc, #104]	; (801382c <prvAddCurrentTaskToDelayedList+0x94>)
 80137c2:	681b      	ldr	r3, [r3, #0]
 80137c4:	1d1a      	adds	r2, r3, #4
 80137c6:	4b1a      	ldr	r3, [pc, #104]	; (8013830 <prvAddCurrentTaskToDelayedList+0x98>)
 80137c8:	0011      	movs	r1, r2
 80137ca:	0018      	movs	r0, r3
 80137cc:	f7fe fb2b 	bl	8011e26 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80137d0:	e026      	b.n	8013820 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80137d2:	68fa      	ldr	r2, [r7, #12]
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	18d3      	adds	r3, r2, r3
 80137d8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80137da:	4b14      	ldr	r3, [pc, #80]	; (801382c <prvAddCurrentTaskToDelayedList+0x94>)
 80137dc:	681b      	ldr	r3, [r3, #0]
 80137de:	68ba      	ldr	r2, [r7, #8]
 80137e0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80137e2:	68ba      	ldr	r2, [r7, #8]
 80137e4:	68fb      	ldr	r3, [r7, #12]
 80137e6:	429a      	cmp	r2, r3
 80137e8:	d209      	bcs.n	80137fe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80137ea:	4b12      	ldr	r3, [pc, #72]	; (8013834 <prvAddCurrentTaskToDelayedList+0x9c>)
 80137ec:	681a      	ldr	r2, [r3, #0]
 80137ee:	4b0f      	ldr	r3, [pc, #60]	; (801382c <prvAddCurrentTaskToDelayedList+0x94>)
 80137f0:	681b      	ldr	r3, [r3, #0]
 80137f2:	3304      	adds	r3, #4
 80137f4:	0019      	movs	r1, r3
 80137f6:	0010      	movs	r0, r2
 80137f8:	f7fe fb37 	bl	8011e6a <vListInsert>
}
 80137fc:	e010      	b.n	8013820 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80137fe:	4b0e      	ldr	r3, [pc, #56]	; (8013838 <prvAddCurrentTaskToDelayedList+0xa0>)
 8013800:	681a      	ldr	r2, [r3, #0]
 8013802:	4b0a      	ldr	r3, [pc, #40]	; (801382c <prvAddCurrentTaskToDelayedList+0x94>)
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	3304      	adds	r3, #4
 8013808:	0019      	movs	r1, r3
 801380a:	0010      	movs	r0, r2
 801380c:	f7fe fb2d 	bl	8011e6a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013810:	4b0a      	ldr	r3, [pc, #40]	; (801383c <prvAddCurrentTaskToDelayedList+0xa4>)
 8013812:	681b      	ldr	r3, [r3, #0]
 8013814:	68ba      	ldr	r2, [r7, #8]
 8013816:	429a      	cmp	r2, r3
 8013818:	d202      	bcs.n	8013820 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801381a:	4b08      	ldr	r3, [pc, #32]	; (801383c <prvAddCurrentTaskToDelayedList+0xa4>)
 801381c:	68ba      	ldr	r2, [r7, #8]
 801381e:	601a      	str	r2, [r3, #0]
}
 8013820:	46c0      	nop			; (mov r8, r8)
 8013822:	46bd      	mov	sp, r7
 8013824:	b004      	add	sp, #16
 8013826:	bd80      	pop	{r7, pc}
 8013828:	20001104 	.word	0x20001104
 801382c:	20000c2c 	.word	0x20000c2c
 8013830:	200010ec 	.word	0x200010ec
 8013834:	200010bc 	.word	0x200010bc
 8013838:	200010b8 	.word	0x200010b8
 801383c:	20001120 	.word	0x20001120

08013840 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013840:	b590      	push	{r4, r7, lr}
 8013842:	b089      	sub	sp, #36	; 0x24
 8013844:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8013846:	2300      	movs	r3, #0
 8013848:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801384a:	f000 fac9 	bl	8013de0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801384e:	4b17      	ldr	r3, [pc, #92]	; (80138ac <xTimerCreateTimerTask+0x6c>)
 8013850:	681b      	ldr	r3, [r3, #0]
 8013852:	2b00      	cmp	r3, #0
 8013854:	d020      	beq.n	8013898 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8013856:	2300      	movs	r3, #0
 8013858:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801385a:	2300      	movs	r3, #0
 801385c:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801385e:	003a      	movs	r2, r7
 8013860:	1d39      	adds	r1, r7, #4
 8013862:	2308      	movs	r3, #8
 8013864:	18fb      	adds	r3, r7, r3
 8013866:	0018      	movs	r0, r3
 8013868:	f7fe fa9c 	bl	8011da4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801386c:	683c      	ldr	r4, [r7, #0]
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	68ba      	ldr	r2, [r7, #8]
 8013872:	490f      	ldr	r1, [pc, #60]	; (80138b0 <xTimerCreateTimerTask+0x70>)
 8013874:	480f      	ldr	r0, [pc, #60]	; (80138b4 <xTimerCreateTimerTask+0x74>)
 8013876:	9202      	str	r2, [sp, #8]
 8013878:	9301      	str	r3, [sp, #4]
 801387a:	2302      	movs	r3, #2
 801387c:	9300      	str	r3, [sp, #0]
 801387e:	2300      	movs	r3, #0
 8013880:	0022      	movs	r2, r4
 8013882:	f7ff f812 	bl	80128aa <xTaskCreateStatic>
 8013886:	0002      	movs	r2, r0
 8013888:	4b0b      	ldr	r3, [pc, #44]	; (80138b8 <xTimerCreateTimerTask+0x78>)
 801388a:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801388c:	4b0a      	ldr	r3, [pc, #40]	; (80138b8 <xTimerCreateTimerTask+0x78>)
 801388e:	681b      	ldr	r3, [r3, #0]
 8013890:	2b00      	cmp	r3, #0
 8013892:	d001      	beq.n	8013898 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8013894:	2301      	movs	r3, #1
 8013896:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8013898:	68fb      	ldr	r3, [r7, #12]
 801389a:	2b00      	cmp	r3, #0
 801389c:	d101      	bne.n	80138a2 <xTimerCreateTimerTask+0x62>
 801389e:	b672      	cpsid	i
 80138a0:	e7fe      	b.n	80138a0 <xTimerCreateTimerTask+0x60>
	return xReturn;
 80138a2:	68fb      	ldr	r3, [r7, #12]
}
 80138a4:	0018      	movs	r0, r3
 80138a6:	46bd      	mov	sp, r7
 80138a8:	b005      	add	sp, #20
 80138aa:	bd90      	pop	{r4, r7, pc}
 80138ac:	2000115c 	.word	0x2000115c
 80138b0:	0801cdb0 	.word	0x0801cdb0
 80138b4:	080139d9 	.word	0x080139d9
 80138b8:	20001160 	.word	0x20001160

080138bc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80138bc:	b590      	push	{r4, r7, lr}
 80138be:	b08b      	sub	sp, #44	; 0x2c
 80138c0:	af00      	add	r7, sp, #0
 80138c2:	60f8      	str	r0, [r7, #12]
 80138c4:	60b9      	str	r1, [r7, #8]
 80138c6:	607a      	str	r2, [r7, #4]
 80138c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80138ca:	2300      	movs	r3, #0
 80138cc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80138ce:	68fb      	ldr	r3, [r7, #12]
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d101      	bne.n	80138d8 <xTimerGenericCommand+0x1c>
 80138d4:	b672      	cpsid	i
 80138d6:	e7fe      	b.n	80138d6 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80138d8:	4b1c      	ldr	r3, [pc, #112]	; (801394c <xTimerGenericCommand+0x90>)
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d030      	beq.n	8013942 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80138e0:	2414      	movs	r4, #20
 80138e2:	193b      	adds	r3, r7, r4
 80138e4:	68ba      	ldr	r2, [r7, #8]
 80138e6:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80138e8:	193b      	adds	r3, r7, r4
 80138ea:	687a      	ldr	r2, [r7, #4]
 80138ec:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80138ee:	193b      	adds	r3, r7, r4
 80138f0:	68fa      	ldr	r2, [r7, #12]
 80138f2:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80138f4:	68bb      	ldr	r3, [r7, #8]
 80138f6:	2b05      	cmp	r3, #5
 80138f8:	dc19      	bgt.n	801392e <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80138fa:	f7ff fed5 	bl	80136a8 <xTaskGetSchedulerState>
 80138fe:	0003      	movs	r3, r0
 8013900:	2b02      	cmp	r3, #2
 8013902:	d109      	bne.n	8013918 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013904:	4b11      	ldr	r3, [pc, #68]	; (801394c <xTimerGenericCommand+0x90>)
 8013906:	6818      	ldr	r0, [r3, #0]
 8013908:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801390a:	1939      	adds	r1, r7, r4
 801390c:	2300      	movs	r3, #0
 801390e:	f7fe fc03 	bl	8012118 <xQueueGenericSend>
 8013912:	0003      	movs	r3, r0
 8013914:	627b      	str	r3, [r7, #36]	; 0x24
 8013916:	e014      	b.n	8013942 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8013918:	4b0c      	ldr	r3, [pc, #48]	; (801394c <xTimerGenericCommand+0x90>)
 801391a:	6818      	ldr	r0, [r3, #0]
 801391c:	2314      	movs	r3, #20
 801391e:	18f9      	adds	r1, r7, r3
 8013920:	2300      	movs	r3, #0
 8013922:	2200      	movs	r2, #0
 8013924:	f7fe fbf8 	bl	8012118 <xQueueGenericSend>
 8013928:	0003      	movs	r3, r0
 801392a:	627b      	str	r3, [r7, #36]	; 0x24
 801392c:	e009      	b.n	8013942 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801392e:	4b07      	ldr	r3, [pc, #28]	; (801394c <xTimerGenericCommand+0x90>)
 8013930:	6818      	ldr	r0, [r3, #0]
 8013932:	683a      	ldr	r2, [r7, #0]
 8013934:	2314      	movs	r3, #20
 8013936:	18f9      	adds	r1, r7, r3
 8013938:	2300      	movs	r3, #0
 801393a:	f7fe fcb1 	bl	80122a0 <xQueueGenericSendFromISR>
 801393e:	0003      	movs	r3, r0
 8013940:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8013942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013944:	0018      	movs	r0, r3
 8013946:	46bd      	mov	sp, r7
 8013948:	b00b      	add	sp, #44	; 0x2c
 801394a:	bd90      	pop	{r4, r7, pc}
 801394c:	2000115c 	.word	0x2000115c

08013950 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8013950:	b580      	push	{r7, lr}
 8013952:	b086      	sub	sp, #24
 8013954:	af02      	add	r7, sp, #8
 8013956:	6078      	str	r0, [r7, #4]
 8013958:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801395a:	4b1e      	ldr	r3, [pc, #120]	; (80139d4 <prvProcessExpiredTimer+0x84>)
 801395c:	681b      	ldr	r3, [r3, #0]
 801395e:	68db      	ldr	r3, [r3, #12]
 8013960:	68db      	ldr	r3, [r3, #12]
 8013962:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013964:	68fb      	ldr	r3, [r7, #12]
 8013966:	3304      	adds	r3, #4
 8013968:	0018      	movs	r0, r3
 801396a:	f7fe fab4 	bl	8011ed6 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801396e:	68fb      	ldr	r3, [r7, #12]
 8013970:	2228      	movs	r2, #40	; 0x28
 8013972:	5c9b      	ldrb	r3, [r3, r2]
 8013974:	001a      	movs	r2, r3
 8013976:	2304      	movs	r3, #4
 8013978:	4013      	ands	r3, r2
 801397a:	d019      	beq.n	80139b0 <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801397c:	68fb      	ldr	r3, [r7, #12]
 801397e:	699a      	ldr	r2, [r3, #24]
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	18d1      	adds	r1, r2, r3
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	683a      	ldr	r2, [r7, #0]
 8013988:	68f8      	ldr	r0, [r7, #12]
 801398a:	f000 f8c3 	bl	8013b14 <prvInsertTimerInActiveList>
 801398e:	1e03      	subs	r3, r0, #0
 8013990:	d017      	beq.n	80139c2 <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013992:	687a      	ldr	r2, [r7, #4]
 8013994:	68f8      	ldr	r0, [r7, #12]
 8013996:	2300      	movs	r3, #0
 8013998:	9300      	str	r3, [sp, #0]
 801399a:	2300      	movs	r3, #0
 801399c:	2100      	movs	r1, #0
 801399e:	f7ff ff8d 	bl	80138bc <xTimerGenericCommand>
 80139a2:	0003      	movs	r3, r0
 80139a4:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 80139a6:	68bb      	ldr	r3, [r7, #8]
 80139a8:	2b00      	cmp	r3, #0
 80139aa:	d10a      	bne.n	80139c2 <prvProcessExpiredTimer+0x72>
 80139ac:	b672      	cpsid	i
 80139ae:	e7fe      	b.n	80139ae <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	2228      	movs	r2, #40	; 0x28
 80139b4:	5c9b      	ldrb	r3, [r3, r2]
 80139b6:	2201      	movs	r2, #1
 80139b8:	4393      	bics	r3, r2
 80139ba:	b2d9      	uxtb	r1, r3
 80139bc:	68fb      	ldr	r3, [r7, #12]
 80139be:	2228      	movs	r2, #40	; 0x28
 80139c0:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	6a1b      	ldr	r3, [r3, #32]
 80139c6:	68fa      	ldr	r2, [r7, #12]
 80139c8:	0010      	movs	r0, r2
 80139ca:	4798      	blx	r3
}
 80139cc:	46c0      	nop			; (mov r8, r8)
 80139ce:	46bd      	mov	sp, r7
 80139d0:	b004      	add	sp, #16
 80139d2:	bd80      	pop	{r7, pc}
 80139d4:	20001154 	.word	0x20001154

080139d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80139d8:	b580      	push	{r7, lr}
 80139da:	b084      	sub	sp, #16
 80139dc:	af00      	add	r7, sp, #0
 80139de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80139e0:	2308      	movs	r3, #8
 80139e2:	18fb      	adds	r3, r7, r3
 80139e4:	0018      	movs	r0, r3
 80139e6:	f000 f853 	bl	8013a90 <prvGetNextExpireTime>
 80139ea:	0003      	movs	r3, r0
 80139ec:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80139ee:	68ba      	ldr	r2, [r7, #8]
 80139f0:	68fb      	ldr	r3, [r7, #12]
 80139f2:	0011      	movs	r1, r2
 80139f4:	0018      	movs	r0, r3
 80139f6:	f000 f803 	bl	8013a00 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80139fa:	f000 f8cd 	bl	8013b98 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80139fe:	e7ef      	b.n	80139e0 <prvTimerTask+0x8>

08013a00 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8013a00:	b580      	push	{r7, lr}
 8013a02:	b084      	sub	sp, #16
 8013a04:	af00      	add	r7, sp, #0
 8013a06:	6078      	str	r0, [r7, #4]
 8013a08:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013a0a:	f7ff fab3 	bl	8012f74 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013a0e:	2308      	movs	r3, #8
 8013a10:	18fb      	adds	r3, r7, r3
 8013a12:	0018      	movs	r0, r3
 8013a14:	f000 f85e 	bl	8013ad4 <prvSampleTimeNow>
 8013a18:	0003      	movs	r3, r0
 8013a1a:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013a1c:	68bb      	ldr	r3, [r7, #8]
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d12b      	bne.n	8013a7a <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8013a22:	683b      	ldr	r3, [r7, #0]
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	d10c      	bne.n	8013a42 <prvProcessTimerOrBlockTask+0x42>
 8013a28:	687a      	ldr	r2, [r7, #4]
 8013a2a:	68fb      	ldr	r3, [r7, #12]
 8013a2c:	429a      	cmp	r2, r3
 8013a2e:	d808      	bhi.n	8013a42 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8013a30:	f7ff faac 	bl	8012f8c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8013a34:	68fa      	ldr	r2, [r7, #12]
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	0011      	movs	r1, r2
 8013a3a:	0018      	movs	r0, r3
 8013a3c:	f7ff ff88 	bl	8013950 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013a40:	e01d      	b.n	8013a7e <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 8013a42:	683b      	ldr	r3, [r7, #0]
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	d008      	beq.n	8013a5a <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8013a48:	4b0f      	ldr	r3, [pc, #60]	; (8013a88 <prvProcessTimerOrBlockTask+0x88>)
 8013a4a:	681b      	ldr	r3, [r3, #0]
 8013a4c:	681b      	ldr	r3, [r3, #0]
 8013a4e:	2b00      	cmp	r3, #0
 8013a50:	d101      	bne.n	8013a56 <prvProcessTimerOrBlockTask+0x56>
 8013a52:	2301      	movs	r3, #1
 8013a54:	e000      	b.n	8013a58 <prvProcessTimerOrBlockTask+0x58>
 8013a56:	2300      	movs	r3, #0
 8013a58:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013a5a:	4b0c      	ldr	r3, [pc, #48]	; (8013a8c <prvProcessTimerOrBlockTask+0x8c>)
 8013a5c:	6818      	ldr	r0, [r3, #0]
 8013a5e:	687a      	ldr	r2, [r7, #4]
 8013a60:	68fb      	ldr	r3, [r7, #12]
 8013a62:	1ad3      	subs	r3, r2, r3
 8013a64:	683a      	ldr	r2, [r7, #0]
 8013a66:	0019      	movs	r1, r3
 8013a68:	f7fe feec 	bl	8012844 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8013a6c:	f7ff fa8e 	bl	8012f8c <xTaskResumeAll>
 8013a70:	1e03      	subs	r3, r0, #0
 8013a72:	d104      	bne.n	8013a7e <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 8013a74:	f000 fa84 	bl	8013f80 <vPortYield>
}
 8013a78:	e001      	b.n	8013a7e <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 8013a7a:	f7ff fa87 	bl	8012f8c <xTaskResumeAll>
}
 8013a7e:	46c0      	nop			; (mov r8, r8)
 8013a80:	46bd      	mov	sp, r7
 8013a82:	b004      	add	sp, #16
 8013a84:	bd80      	pop	{r7, pc}
 8013a86:	46c0      	nop			; (mov r8, r8)
 8013a88:	20001158 	.word	0x20001158
 8013a8c:	2000115c 	.word	0x2000115c

08013a90 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8013a90:	b580      	push	{r7, lr}
 8013a92:	b084      	sub	sp, #16
 8013a94:	af00      	add	r7, sp, #0
 8013a96:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8013a98:	4b0d      	ldr	r3, [pc, #52]	; (8013ad0 <prvGetNextExpireTime+0x40>)
 8013a9a:	681b      	ldr	r3, [r3, #0]
 8013a9c:	681b      	ldr	r3, [r3, #0]
 8013a9e:	2b00      	cmp	r3, #0
 8013aa0:	d101      	bne.n	8013aa6 <prvGetNextExpireTime+0x16>
 8013aa2:	2201      	movs	r2, #1
 8013aa4:	e000      	b.n	8013aa8 <prvGetNextExpireTime+0x18>
 8013aa6:	2200      	movs	r2, #0
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	681b      	ldr	r3, [r3, #0]
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d105      	bne.n	8013ac0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013ab4:	4b06      	ldr	r3, [pc, #24]	; (8013ad0 <prvGetNextExpireTime+0x40>)
 8013ab6:	681b      	ldr	r3, [r3, #0]
 8013ab8:	68db      	ldr	r3, [r3, #12]
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	60fb      	str	r3, [r7, #12]
 8013abe:	e001      	b.n	8013ac4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013ac0:	2300      	movs	r3, #0
 8013ac2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013ac4:	68fb      	ldr	r3, [r7, #12]
}
 8013ac6:	0018      	movs	r0, r3
 8013ac8:	46bd      	mov	sp, r7
 8013aca:	b004      	add	sp, #16
 8013acc:	bd80      	pop	{r7, pc}
 8013ace:	46c0      	nop			; (mov r8, r8)
 8013ad0:	20001154 	.word	0x20001154

08013ad4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8013ad4:	b580      	push	{r7, lr}
 8013ad6:	b084      	sub	sp, #16
 8013ad8:	af00      	add	r7, sp, #0
 8013ada:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013adc:	f7ff fae2 	bl	80130a4 <xTaskGetTickCount>
 8013ae0:	0003      	movs	r3, r0
 8013ae2:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8013ae4:	4b0a      	ldr	r3, [pc, #40]	; (8013b10 <prvSampleTimeNow+0x3c>)
 8013ae6:	681b      	ldr	r3, [r3, #0]
 8013ae8:	68fa      	ldr	r2, [r7, #12]
 8013aea:	429a      	cmp	r2, r3
 8013aec:	d205      	bcs.n	8013afa <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8013aee:	f000 f919 	bl	8013d24 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	2201      	movs	r2, #1
 8013af6:	601a      	str	r2, [r3, #0]
 8013af8:	e002      	b.n	8013b00 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	2200      	movs	r2, #0
 8013afe:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8013b00:	4b03      	ldr	r3, [pc, #12]	; (8013b10 <prvSampleTimeNow+0x3c>)
 8013b02:	68fa      	ldr	r2, [r7, #12]
 8013b04:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8013b06:	68fb      	ldr	r3, [r7, #12]
}
 8013b08:	0018      	movs	r0, r3
 8013b0a:	46bd      	mov	sp, r7
 8013b0c:	b004      	add	sp, #16
 8013b0e:	bd80      	pop	{r7, pc}
 8013b10:	20001164 	.word	0x20001164

08013b14 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8013b14:	b580      	push	{r7, lr}
 8013b16:	b086      	sub	sp, #24
 8013b18:	af00      	add	r7, sp, #0
 8013b1a:	60f8      	str	r0, [r7, #12]
 8013b1c:	60b9      	str	r1, [r7, #8]
 8013b1e:	607a      	str	r2, [r7, #4]
 8013b20:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8013b22:	2300      	movs	r3, #0
 8013b24:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013b26:	68fb      	ldr	r3, [r7, #12]
 8013b28:	68ba      	ldr	r2, [r7, #8]
 8013b2a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	68fa      	ldr	r2, [r7, #12]
 8013b30:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8013b32:	68ba      	ldr	r2, [r7, #8]
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	429a      	cmp	r2, r3
 8013b38:	d812      	bhi.n	8013b60 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013b3a:	687a      	ldr	r2, [r7, #4]
 8013b3c:	683b      	ldr	r3, [r7, #0]
 8013b3e:	1ad2      	subs	r2, r2, r3
 8013b40:	68fb      	ldr	r3, [r7, #12]
 8013b42:	699b      	ldr	r3, [r3, #24]
 8013b44:	429a      	cmp	r2, r3
 8013b46:	d302      	bcc.n	8013b4e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013b48:	2301      	movs	r3, #1
 8013b4a:	617b      	str	r3, [r7, #20]
 8013b4c:	e01b      	b.n	8013b86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8013b4e:	4b10      	ldr	r3, [pc, #64]	; (8013b90 <prvInsertTimerInActiveList+0x7c>)
 8013b50:	681a      	ldr	r2, [r3, #0]
 8013b52:	68fb      	ldr	r3, [r7, #12]
 8013b54:	3304      	adds	r3, #4
 8013b56:	0019      	movs	r1, r3
 8013b58:	0010      	movs	r0, r2
 8013b5a:	f7fe f986 	bl	8011e6a <vListInsert>
 8013b5e:	e012      	b.n	8013b86 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013b60:	687a      	ldr	r2, [r7, #4]
 8013b62:	683b      	ldr	r3, [r7, #0]
 8013b64:	429a      	cmp	r2, r3
 8013b66:	d206      	bcs.n	8013b76 <prvInsertTimerInActiveList+0x62>
 8013b68:	68ba      	ldr	r2, [r7, #8]
 8013b6a:	683b      	ldr	r3, [r7, #0]
 8013b6c:	429a      	cmp	r2, r3
 8013b6e:	d302      	bcc.n	8013b76 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013b70:	2301      	movs	r3, #1
 8013b72:	617b      	str	r3, [r7, #20]
 8013b74:	e007      	b.n	8013b86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013b76:	4b07      	ldr	r3, [pc, #28]	; (8013b94 <prvInsertTimerInActiveList+0x80>)
 8013b78:	681a      	ldr	r2, [r3, #0]
 8013b7a:	68fb      	ldr	r3, [r7, #12]
 8013b7c:	3304      	adds	r3, #4
 8013b7e:	0019      	movs	r1, r3
 8013b80:	0010      	movs	r0, r2
 8013b82:	f7fe f972 	bl	8011e6a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013b86:	697b      	ldr	r3, [r7, #20]
}
 8013b88:	0018      	movs	r0, r3
 8013b8a:	46bd      	mov	sp, r7
 8013b8c:	b006      	add	sp, #24
 8013b8e:	bd80      	pop	{r7, pc}
 8013b90:	20001158 	.word	0x20001158
 8013b94:	20001154 	.word	0x20001154

08013b98 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013b98:	b590      	push	{r4, r7, lr}
 8013b9a:	b08d      	sub	sp, #52	; 0x34
 8013b9c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013b9e:	e0ac      	b.n	8013cfa <prvProcessReceivedCommands+0x162>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8013ba0:	2208      	movs	r2, #8
 8013ba2:	18bb      	adds	r3, r7, r2
 8013ba4:	681b      	ldr	r3, [r3, #0]
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	da0f      	bge.n	8013bca <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8013baa:	18bb      	adds	r3, r7, r2
 8013bac:	3304      	adds	r3, #4
 8013bae:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8013bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	d101      	bne.n	8013bba <prvProcessReceivedCommands+0x22>
 8013bb6:	b672      	cpsid	i
 8013bb8:	e7fe      	b.n	8013bb8 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8013bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bbc:	681a      	ldr	r2, [r3, #0]
 8013bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bc0:	6858      	ldr	r0, [r3, #4]
 8013bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bc4:	689b      	ldr	r3, [r3, #8]
 8013bc6:	0019      	movs	r1, r3
 8013bc8:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013bca:	2208      	movs	r2, #8
 8013bcc:	18bb      	adds	r3, r7, r2
 8013bce:	681b      	ldr	r3, [r3, #0]
 8013bd0:	2b00      	cmp	r3, #0
 8013bd2:	da00      	bge.n	8013bd6 <prvProcessReceivedCommands+0x3e>
 8013bd4:	e091      	b.n	8013cfa <prvProcessReceivedCommands+0x162>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8013bd6:	18bb      	adds	r3, r7, r2
 8013bd8:	689b      	ldr	r3, [r3, #8]
 8013bda:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013bdc:	6a3b      	ldr	r3, [r7, #32]
 8013bde:	695b      	ldr	r3, [r3, #20]
 8013be0:	2b00      	cmp	r3, #0
 8013be2:	d004      	beq.n	8013bee <prvProcessReceivedCommands+0x56>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013be4:	6a3b      	ldr	r3, [r7, #32]
 8013be6:	3304      	adds	r3, #4
 8013be8:	0018      	movs	r0, r3
 8013bea:	f7fe f974 	bl	8011ed6 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013bee:	1d3b      	adds	r3, r7, #4
 8013bf0:	0018      	movs	r0, r3
 8013bf2:	f7ff ff6f 	bl	8013ad4 <prvSampleTimeNow>
 8013bf6:	0003      	movs	r3, r0
 8013bf8:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8013bfa:	2308      	movs	r3, #8
 8013bfc:	18fb      	adds	r3, r7, r3
 8013bfe:	681b      	ldr	r3, [r3, #0]
 8013c00:	2b09      	cmp	r3, #9
 8013c02:	d900      	bls.n	8013c06 <prvProcessReceivedCommands+0x6e>
 8013c04:	e078      	b.n	8013cf8 <prvProcessReceivedCommands+0x160>
 8013c06:	009a      	lsls	r2, r3, #2
 8013c08:	4b44      	ldr	r3, [pc, #272]	; (8013d1c <prvProcessReceivedCommands+0x184>)
 8013c0a:	18d3      	adds	r3, r2, r3
 8013c0c:	681b      	ldr	r3, [r3, #0]
 8013c0e:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013c10:	6a3b      	ldr	r3, [r7, #32]
 8013c12:	2228      	movs	r2, #40	; 0x28
 8013c14:	5c9b      	ldrb	r3, [r3, r2]
 8013c16:	2201      	movs	r2, #1
 8013c18:	4313      	orrs	r3, r2
 8013c1a:	b2d9      	uxtb	r1, r3
 8013c1c:	6a3b      	ldr	r3, [r7, #32]
 8013c1e:	2228      	movs	r2, #40	; 0x28
 8013c20:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013c22:	2408      	movs	r4, #8
 8013c24:	193b      	adds	r3, r7, r4
 8013c26:	685a      	ldr	r2, [r3, #4]
 8013c28:	6a3b      	ldr	r3, [r7, #32]
 8013c2a:	699b      	ldr	r3, [r3, #24]
 8013c2c:	18d1      	adds	r1, r2, r3
 8013c2e:	193b      	adds	r3, r7, r4
 8013c30:	685b      	ldr	r3, [r3, #4]
 8013c32:	69fa      	ldr	r2, [r7, #28]
 8013c34:	6a38      	ldr	r0, [r7, #32]
 8013c36:	f7ff ff6d 	bl	8013b14 <prvInsertTimerInActiveList>
 8013c3a:	1e03      	subs	r3, r0, #0
 8013c3c:	d05d      	beq.n	8013cfa <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013c3e:	6a3b      	ldr	r3, [r7, #32]
 8013c40:	6a1b      	ldr	r3, [r3, #32]
 8013c42:	6a3a      	ldr	r2, [r7, #32]
 8013c44:	0010      	movs	r0, r2
 8013c46:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013c48:	6a3b      	ldr	r3, [r7, #32]
 8013c4a:	2228      	movs	r2, #40	; 0x28
 8013c4c:	5c9b      	ldrb	r3, [r3, r2]
 8013c4e:	001a      	movs	r2, r3
 8013c50:	2304      	movs	r3, #4
 8013c52:	4013      	ands	r3, r2
 8013c54:	d051      	beq.n	8013cfa <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013c56:	193b      	adds	r3, r7, r4
 8013c58:	685a      	ldr	r2, [r3, #4]
 8013c5a:	6a3b      	ldr	r3, [r7, #32]
 8013c5c:	699b      	ldr	r3, [r3, #24]
 8013c5e:	18d2      	adds	r2, r2, r3
 8013c60:	6a38      	ldr	r0, [r7, #32]
 8013c62:	2300      	movs	r3, #0
 8013c64:	9300      	str	r3, [sp, #0]
 8013c66:	2300      	movs	r3, #0
 8013c68:	2100      	movs	r1, #0
 8013c6a:	f7ff fe27 	bl	80138bc <xTimerGenericCommand>
 8013c6e:	0003      	movs	r3, r0
 8013c70:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8013c72:	69bb      	ldr	r3, [r7, #24]
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d140      	bne.n	8013cfa <prvProcessReceivedCommands+0x162>
 8013c78:	b672      	cpsid	i
 8013c7a:	e7fe      	b.n	8013c7a <prvProcessReceivedCommands+0xe2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013c7c:	6a3b      	ldr	r3, [r7, #32]
 8013c7e:	2228      	movs	r2, #40	; 0x28
 8013c80:	5c9b      	ldrb	r3, [r3, r2]
 8013c82:	2201      	movs	r2, #1
 8013c84:	4393      	bics	r3, r2
 8013c86:	b2d9      	uxtb	r1, r3
 8013c88:	6a3b      	ldr	r3, [r7, #32]
 8013c8a:	2228      	movs	r2, #40	; 0x28
 8013c8c:	5499      	strb	r1, [r3, r2]
					break;
 8013c8e:	e034      	b.n	8013cfa <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013c90:	6a3b      	ldr	r3, [r7, #32]
 8013c92:	2228      	movs	r2, #40	; 0x28
 8013c94:	5c9b      	ldrb	r3, [r3, r2]
 8013c96:	2201      	movs	r2, #1
 8013c98:	4313      	orrs	r3, r2
 8013c9a:	b2d9      	uxtb	r1, r3
 8013c9c:	6a3b      	ldr	r3, [r7, #32]
 8013c9e:	2228      	movs	r2, #40	; 0x28
 8013ca0:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8013ca2:	2308      	movs	r3, #8
 8013ca4:	18fb      	adds	r3, r7, r3
 8013ca6:	685a      	ldr	r2, [r3, #4]
 8013ca8:	6a3b      	ldr	r3, [r7, #32]
 8013caa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8013cac:	6a3b      	ldr	r3, [r7, #32]
 8013cae:	699b      	ldr	r3, [r3, #24]
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	d101      	bne.n	8013cb8 <prvProcessReceivedCommands+0x120>
 8013cb4:	b672      	cpsid	i
 8013cb6:	e7fe      	b.n	8013cb6 <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013cb8:	6a3b      	ldr	r3, [r7, #32]
 8013cba:	699a      	ldr	r2, [r3, #24]
 8013cbc:	69fb      	ldr	r3, [r7, #28]
 8013cbe:	18d1      	adds	r1, r2, r3
 8013cc0:	69fb      	ldr	r3, [r7, #28]
 8013cc2:	69fa      	ldr	r2, [r7, #28]
 8013cc4:	6a38      	ldr	r0, [r7, #32]
 8013cc6:	f7ff ff25 	bl	8013b14 <prvInsertTimerInActiveList>
					break;
 8013cca:	e016      	b.n	8013cfa <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013ccc:	6a3b      	ldr	r3, [r7, #32]
 8013cce:	2228      	movs	r2, #40	; 0x28
 8013cd0:	5c9b      	ldrb	r3, [r3, r2]
 8013cd2:	001a      	movs	r2, r3
 8013cd4:	2302      	movs	r3, #2
 8013cd6:	4013      	ands	r3, r2
 8013cd8:	d104      	bne.n	8013ce4 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 8013cda:	6a3b      	ldr	r3, [r7, #32]
 8013cdc:	0018      	movs	r0, r3
 8013cde:	f000 faa3 	bl	8014228 <vPortFree>
 8013ce2:	e00a      	b.n	8013cfa <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013ce4:	6a3b      	ldr	r3, [r7, #32]
 8013ce6:	2228      	movs	r2, #40	; 0x28
 8013ce8:	5c9b      	ldrb	r3, [r3, r2]
 8013cea:	2201      	movs	r2, #1
 8013cec:	4393      	bics	r3, r2
 8013cee:	b2d9      	uxtb	r1, r3
 8013cf0:	6a3b      	ldr	r3, [r7, #32]
 8013cf2:	2228      	movs	r2, #40	; 0x28
 8013cf4:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8013cf6:	e000      	b.n	8013cfa <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
 8013cf8:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013cfa:	4b09      	ldr	r3, [pc, #36]	; (8013d20 <prvProcessReceivedCommands+0x188>)
 8013cfc:	681b      	ldr	r3, [r3, #0]
 8013cfe:	2208      	movs	r2, #8
 8013d00:	18b9      	adds	r1, r7, r2
 8013d02:	2200      	movs	r2, #0
 8013d04:	0018      	movs	r0, r3
 8013d06:	f7fe fb3f 	bl	8012388 <xQueueReceive>
 8013d0a:	1e03      	subs	r3, r0, #0
 8013d0c:	d000      	beq.n	8013d10 <prvProcessReceivedCommands+0x178>
 8013d0e:	e747      	b.n	8013ba0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8013d10:	46c0      	nop			; (mov r8, r8)
 8013d12:	46c0      	nop			; (mov r8, r8)
 8013d14:	46bd      	mov	sp, r7
 8013d16:	b00b      	add	sp, #44	; 0x2c
 8013d18:	bd90      	pop	{r4, r7, pc}
 8013d1a:	46c0      	nop			; (mov r8, r8)
 8013d1c:	0801dd88 	.word	0x0801dd88
 8013d20:	2000115c 	.word	0x2000115c

08013d24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013d24:	b580      	push	{r7, lr}
 8013d26:	b088      	sub	sp, #32
 8013d28:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013d2a:	e041      	b.n	8013db0 <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013d2c:	4b2a      	ldr	r3, [pc, #168]	; (8013dd8 <prvSwitchTimerLists+0xb4>)
 8013d2e:	681b      	ldr	r3, [r3, #0]
 8013d30:	68db      	ldr	r3, [r3, #12]
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013d36:	4b28      	ldr	r3, [pc, #160]	; (8013dd8 <prvSwitchTimerLists+0xb4>)
 8013d38:	681b      	ldr	r3, [r3, #0]
 8013d3a:	68db      	ldr	r3, [r3, #12]
 8013d3c:	68db      	ldr	r3, [r3, #12]
 8013d3e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013d40:	68fb      	ldr	r3, [r7, #12]
 8013d42:	3304      	adds	r3, #4
 8013d44:	0018      	movs	r0, r3
 8013d46:	f7fe f8c6 	bl	8011ed6 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013d4a:	68fb      	ldr	r3, [r7, #12]
 8013d4c:	6a1b      	ldr	r3, [r3, #32]
 8013d4e:	68fa      	ldr	r2, [r7, #12]
 8013d50:	0010      	movs	r0, r2
 8013d52:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013d54:	68fb      	ldr	r3, [r7, #12]
 8013d56:	2228      	movs	r2, #40	; 0x28
 8013d58:	5c9b      	ldrb	r3, [r3, r2]
 8013d5a:	001a      	movs	r2, r3
 8013d5c:	2304      	movs	r3, #4
 8013d5e:	4013      	ands	r3, r2
 8013d60:	d026      	beq.n	8013db0 <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8013d62:	68fb      	ldr	r3, [r7, #12]
 8013d64:	699b      	ldr	r3, [r3, #24]
 8013d66:	693a      	ldr	r2, [r7, #16]
 8013d68:	18d3      	adds	r3, r2, r3
 8013d6a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8013d6c:	68ba      	ldr	r2, [r7, #8]
 8013d6e:	693b      	ldr	r3, [r7, #16]
 8013d70:	429a      	cmp	r2, r3
 8013d72:	d90e      	bls.n	8013d92 <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8013d74:	68fb      	ldr	r3, [r7, #12]
 8013d76:	68ba      	ldr	r2, [r7, #8]
 8013d78:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013d7a:	68fb      	ldr	r3, [r7, #12]
 8013d7c:	68fa      	ldr	r2, [r7, #12]
 8013d7e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013d80:	4b15      	ldr	r3, [pc, #84]	; (8013dd8 <prvSwitchTimerLists+0xb4>)
 8013d82:	681a      	ldr	r2, [r3, #0]
 8013d84:	68fb      	ldr	r3, [r7, #12]
 8013d86:	3304      	adds	r3, #4
 8013d88:	0019      	movs	r1, r3
 8013d8a:	0010      	movs	r0, r2
 8013d8c:	f7fe f86d 	bl	8011e6a <vListInsert>
 8013d90:	e00e      	b.n	8013db0 <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013d92:	693a      	ldr	r2, [r7, #16]
 8013d94:	68f8      	ldr	r0, [r7, #12]
 8013d96:	2300      	movs	r3, #0
 8013d98:	9300      	str	r3, [sp, #0]
 8013d9a:	2300      	movs	r3, #0
 8013d9c:	2100      	movs	r1, #0
 8013d9e:	f7ff fd8d 	bl	80138bc <xTimerGenericCommand>
 8013da2:	0003      	movs	r3, r0
 8013da4:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	2b00      	cmp	r3, #0
 8013daa:	d101      	bne.n	8013db0 <prvSwitchTimerLists+0x8c>
 8013dac:	b672      	cpsid	i
 8013dae:	e7fe      	b.n	8013dae <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013db0:	4b09      	ldr	r3, [pc, #36]	; (8013dd8 <prvSwitchTimerLists+0xb4>)
 8013db2:	681b      	ldr	r3, [r3, #0]
 8013db4:	681b      	ldr	r3, [r3, #0]
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d1b8      	bne.n	8013d2c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8013dba:	4b07      	ldr	r3, [pc, #28]	; (8013dd8 <prvSwitchTimerLists+0xb4>)
 8013dbc:	681b      	ldr	r3, [r3, #0]
 8013dbe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8013dc0:	4b06      	ldr	r3, [pc, #24]	; (8013ddc <prvSwitchTimerLists+0xb8>)
 8013dc2:	681a      	ldr	r2, [r3, #0]
 8013dc4:	4b04      	ldr	r3, [pc, #16]	; (8013dd8 <prvSwitchTimerLists+0xb4>)
 8013dc6:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8013dc8:	4b04      	ldr	r3, [pc, #16]	; (8013ddc <prvSwitchTimerLists+0xb8>)
 8013dca:	697a      	ldr	r2, [r7, #20]
 8013dcc:	601a      	str	r2, [r3, #0]
}
 8013dce:	46c0      	nop			; (mov r8, r8)
 8013dd0:	46bd      	mov	sp, r7
 8013dd2:	b006      	add	sp, #24
 8013dd4:	bd80      	pop	{r7, pc}
 8013dd6:	46c0      	nop			; (mov r8, r8)
 8013dd8:	20001154 	.word	0x20001154
 8013ddc:	20001158 	.word	0x20001158

08013de0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013de0:	b580      	push	{r7, lr}
 8013de2:	b082      	sub	sp, #8
 8013de4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013de6:	f000 f8db 	bl	8013fa0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013dea:	4b16      	ldr	r3, [pc, #88]	; (8013e44 <prvCheckForValidListAndQueue+0x64>)
 8013dec:	681b      	ldr	r3, [r3, #0]
 8013dee:	2b00      	cmp	r3, #0
 8013df0:	d123      	bne.n	8013e3a <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8013df2:	4b15      	ldr	r3, [pc, #84]	; (8013e48 <prvCheckForValidListAndQueue+0x68>)
 8013df4:	0018      	movs	r0, r3
 8013df6:	f7fd ffed 	bl	8011dd4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013dfa:	4b14      	ldr	r3, [pc, #80]	; (8013e4c <prvCheckForValidListAndQueue+0x6c>)
 8013dfc:	0018      	movs	r0, r3
 8013dfe:	f7fd ffe9 	bl	8011dd4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8013e02:	4b13      	ldr	r3, [pc, #76]	; (8013e50 <prvCheckForValidListAndQueue+0x70>)
 8013e04:	4a10      	ldr	r2, [pc, #64]	; (8013e48 <prvCheckForValidListAndQueue+0x68>)
 8013e06:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013e08:	4b12      	ldr	r3, [pc, #72]	; (8013e54 <prvCheckForValidListAndQueue+0x74>)
 8013e0a:	4a10      	ldr	r2, [pc, #64]	; (8013e4c <prvCheckForValidListAndQueue+0x6c>)
 8013e0c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013e0e:	4b12      	ldr	r3, [pc, #72]	; (8013e58 <prvCheckForValidListAndQueue+0x78>)
 8013e10:	4a12      	ldr	r2, [pc, #72]	; (8013e5c <prvCheckForValidListAndQueue+0x7c>)
 8013e12:	2100      	movs	r1, #0
 8013e14:	9100      	str	r1, [sp, #0]
 8013e16:	2110      	movs	r1, #16
 8013e18:	200a      	movs	r0, #10
 8013e1a:	f7fe f8d8 	bl	8011fce <xQueueGenericCreateStatic>
 8013e1e:	0002      	movs	r2, r0
 8013e20:	4b08      	ldr	r3, [pc, #32]	; (8013e44 <prvCheckForValidListAndQueue+0x64>)
 8013e22:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8013e24:	4b07      	ldr	r3, [pc, #28]	; (8013e44 <prvCheckForValidListAndQueue+0x64>)
 8013e26:	681b      	ldr	r3, [r3, #0]
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d006      	beq.n	8013e3a <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013e2c:	4b05      	ldr	r3, [pc, #20]	; (8013e44 <prvCheckForValidListAndQueue+0x64>)
 8013e2e:	681b      	ldr	r3, [r3, #0]
 8013e30:	4a0b      	ldr	r2, [pc, #44]	; (8013e60 <prvCheckForValidListAndQueue+0x80>)
 8013e32:	0011      	movs	r1, r2
 8013e34:	0018      	movs	r0, r3
 8013e36:	f7fe fcdd 	bl	80127f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013e3a:	f000 f8c3 	bl	8013fc4 <vPortExitCritical>
}
 8013e3e:	46c0      	nop			; (mov r8, r8)
 8013e40:	46bd      	mov	sp, r7
 8013e42:	bd80      	pop	{r7, pc}
 8013e44:	2000115c 	.word	0x2000115c
 8013e48:	2000112c 	.word	0x2000112c
 8013e4c:	20001140 	.word	0x20001140
 8013e50:	20001154 	.word	0x20001154
 8013e54:	20001158 	.word	0x20001158
 8013e58:	20001208 	.word	0x20001208
 8013e5c:	20001168 	.word	0x20001168
 8013e60:	0801cdb8 	.word	0x0801cdb8

08013e64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013e64:	b580      	push	{r7, lr}
 8013e66:	b084      	sub	sp, #16
 8013e68:	af00      	add	r7, sp, #0
 8013e6a:	60f8      	str	r0, [r7, #12]
 8013e6c:	60b9      	str	r1, [r7, #8]
 8013e6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	3b04      	subs	r3, #4
 8013e74:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013e76:	68fb      	ldr	r3, [r7, #12]
 8013e78:	2280      	movs	r2, #128	; 0x80
 8013e7a:	0452      	lsls	r2, r2, #17
 8013e7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013e7e:	68fb      	ldr	r3, [r7, #12]
 8013e80:	3b04      	subs	r3, #4
 8013e82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8013e84:	68ba      	ldr	r2, [r7, #8]
 8013e86:	68fb      	ldr	r3, [r7, #12]
 8013e88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013e8a:	68fb      	ldr	r3, [r7, #12]
 8013e8c:	3b04      	subs	r3, #4
 8013e8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013e90:	4a08      	ldr	r2, [pc, #32]	; (8013eb4 <pxPortInitialiseStack+0x50>)
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013e96:	68fb      	ldr	r3, [r7, #12]
 8013e98:	3b14      	subs	r3, #20
 8013e9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013e9c:	687a      	ldr	r2, [r7, #4]
 8013e9e:	68fb      	ldr	r3, [r7, #12]
 8013ea0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8013ea2:	68fb      	ldr	r3, [r7, #12]
 8013ea4:	3b20      	subs	r3, #32
 8013ea6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013ea8:	68fb      	ldr	r3, [r7, #12]
}
 8013eaa:	0018      	movs	r0, r3
 8013eac:	46bd      	mov	sp, r7
 8013eae:	b004      	add	sp, #16
 8013eb0:	bd80      	pop	{r7, pc}
 8013eb2:	46c0      	nop			; (mov r8, r8)
 8013eb4:	08013eb9 	.word	0x08013eb9

08013eb8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013eb8:	b580      	push	{r7, lr}
 8013eba:	b082      	sub	sp, #8
 8013ebc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8013ebe:	2300      	movs	r3, #0
 8013ec0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013ec2:	4b08      	ldr	r3, [pc, #32]	; (8013ee4 <prvTaskExitError+0x2c>)
 8013ec4:	681b      	ldr	r3, [r3, #0]
 8013ec6:	3301      	adds	r3, #1
 8013ec8:	d001      	beq.n	8013ece <prvTaskExitError+0x16>
 8013eca:	b672      	cpsid	i
 8013ecc:	e7fe      	b.n	8013ecc <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8013ece:	b672      	cpsid	i
	while( ulDummy == 0 )
 8013ed0:	46c0      	nop			; (mov r8, r8)
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	2b00      	cmp	r3, #0
 8013ed6:	d0fc      	beq.n	8013ed2 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013ed8:	46c0      	nop			; (mov r8, r8)
 8013eda:	46c0      	nop			; (mov r8, r8)
 8013edc:	46bd      	mov	sp, r7
 8013ede:	b002      	add	sp, #8
 8013ee0:	bd80      	pop	{r7, pc}
 8013ee2:	46c0      	nop			; (mov r8, r8)
 8013ee4:	20000038 	.word	0x20000038

08013ee8 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8013ee8:	b580      	push	{r7, lr}
 8013eea:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8013eec:	46c0      	nop			; (mov r8, r8)
 8013eee:	46bd      	mov	sp, r7
 8013ef0:	bd80      	pop	{r7, pc}
	...

08013f00 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8013f00:	4a0b      	ldr	r2, [pc, #44]	; (8013f30 <pxCurrentTCBConst2>)
 8013f02:	6813      	ldr	r3, [r2, #0]
 8013f04:	6818      	ldr	r0, [r3, #0]
 8013f06:	3020      	adds	r0, #32
 8013f08:	f380 8809 	msr	PSP, r0
 8013f0c:	2002      	movs	r0, #2
 8013f0e:	f380 8814 	msr	CONTROL, r0
 8013f12:	f3bf 8f6f 	isb	sy
 8013f16:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8013f18:	46ae      	mov	lr, r5
 8013f1a:	bc08      	pop	{r3}
 8013f1c:	bc04      	pop	{r2}
 8013f1e:	b662      	cpsie	i
 8013f20:	4718      	bx	r3
 8013f22:	46c0      	nop			; (mov r8, r8)
 8013f24:	46c0      	nop			; (mov r8, r8)
 8013f26:	46c0      	nop			; (mov r8, r8)
 8013f28:	46c0      	nop			; (mov r8, r8)
 8013f2a:	46c0      	nop			; (mov r8, r8)
 8013f2c:	46c0      	nop			; (mov r8, r8)
 8013f2e:	46c0      	nop			; (mov r8, r8)

08013f30 <pxCurrentTCBConst2>:
 8013f30:	20000c2c 	.word	0x20000c2c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8013f34:	46c0      	nop			; (mov r8, r8)
 8013f36:	46c0      	nop			; (mov r8, r8)

08013f38 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013f38:	b580      	push	{r7, lr}
 8013f3a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013f3c:	4b0e      	ldr	r3, [pc, #56]	; (8013f78 <xPortStartScheduler+0x40>)
 8013f3e:	681a      	ldr	r2, [r3, #0]
 8013f40:	4b0d      	ldr	r3, [pc, #52]	; (8013f78 <xPortStartScheduler+0x40>)
 8013f42:	21ff      	movs	r1, #255	; 0xff
 8013f44:	0409      	lsls	r1, r1, #16
 8013f46:	430a      	orrs	r2, r1
 8013f48:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013f4a:	4b0b      	ldr	r3, [pc, #44]	; (8013f78 <xPortStartScheduler+0x40>)
 8013f4c:	681a      	ldr	r2, [r3, #0]
 8013f4e:	4b0a      	ldr	r3, [pc, #40]	; (8013f78 <xPortStartScheduler+0x40>)
 8013f50:	21ff      	movs	r1, #255	; 0xff
 8013f52:	0609      	lsls	r1, r1, #24
 8013f54:	430a      	orrs	r2, r1
 8013f56:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013f58:	f000 f898 	bl	801408c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013f5c:	4b07      	ldr	r3, [pc, #28]	; (8013f7c <xPortStartScheduler+0x44>)
 8013f5e:	2200      	movs	r2, #0
 8013f60:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8013f62:	f7ff ffcd 	bl	8013f00 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013f66:	f7ff f95b 	bl	8013220 <vTaskSwitchContext>
	prvTaskExitError();
 8013f6a:	f7ff ffa5 	bl	8013eb8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013f6e:	2300      	movs	r3, #0
}
 8013f70:	0018      	movs	r0, r3
 8013f72:	46bd      	mov	sp, r7
 8013f74:	bd80      	pop	{r7, pc}
 8013f76:	46c0      	nop			; (mov r8, r8)
 8013f78:	e000ed20 	.word	0xe000ed20
 8013f7c:	20000038 	.word	0x20000038

08013f80 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8013f80:	b580      	push	{r7, lr}
 8013f82:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013f84:	4b05      	ldr	r3, [pc, #20]	; (8013f9c <vPortYield+0x1c>)
 8013f86:	2280      	movs	r2, #128	; 0x80
 8013f88:	0552      	lsls	r2, r2, #21
 8013f8a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8013f8c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8013f90:	f3bf 8f6f 	isb	sy
}
 8013f94:	46c0      	nop			; (mov r8, r8)
 8013f96:	46bd      	mov	sp, r7
 8013f98:	bd80      	pop	{r7, pc}
 8013f9a:	46c0      	nop			; (mov r8, r8)
 8013f9c:	e000ed04 	.word	0xe000ed04

08013fa0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013fa0:	b580      	push	{r7, lr}
 8013fa2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8013fa4:	b672      	cpsid	i
	uxCriticalNesting++;
 8013fa6:	4b06      	ldr	r3, [pc, #24]	; (8013fc0 <vPortEnterCritical+0x20>)
 8013fa8:	681b      	ldr	r3, [r3, #0]
 8013faa:	1c5a      	adds	r2, r3, #1
 8013fac:	4b04      	ldr	r3, [pc, #16]	; (8013fc0 <vPortEnterCritical+0x20>)
 8013fae:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8013fb0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8013fb4:	f3bf 8f6f 	isb	sy
}
 8013fb8:	46c0      	nop			; (mov r8, r8)
 8013fba:	46bd      	mov	sp, r7
 8013fbc:	bd80      	pop	{r7, pc}
 8013fbe:	46c0      	nop			; (mov r8, r8)
 8013fc0:	20000038 	.word	0x20000038

08013fc4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013fc4:	b580      	push	{r7, lr}
 8013fc6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013fc8:	4b09      	ldr	r3, [pc, #36]	; (8013ff0 <vPortExitCritical+0x2c>)
 8013fca:	681b      	ldr	r3, [r3, #0]
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d101      	bne.n	8013fd4 <vPortExitCritical+0x10>
 8013fd0:	b672      	cpsid	i
 8013fd2:	e7fe      	b.n	8013fd2 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8013fd4:	4b06      	ldr	r3, [pc, #24]	; (8013ff0 <vPortExitCritical+0x2c>)
 8013fd6:	681b      	ldr	r3, [r3, #0]
 8013fd8:	1e5a      	subs	r2, r3, #1
 8013fda:	4b05      	ldr	r3, [pc, #20]	; (8013ff0 <vPortExitCritical+0x2c>)
 8013fdc:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8013fde:	4b04      	ldr	r3, [pc, #16]	; (8013ff0 <vPortExitCritical+0x2c>)
 8013fe0:	681b      	ldr	r3, [r3, #0]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d100      	bne.n	8013fe8 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 8013fe6:	b662      	cpsie	i
	}
}
 8013fe8:	46c0      	nop			; (mov r8, r8)
 8013fea:	46bd      	mov	sp, r7
 8013fec:	bd80      	pop	{r7, pc}
 8013fee:	46c0      	nop			; (mov r8, r8)
 8013ff0:	20000038 	.word	0x20000038

08013ff4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8013ff4:	f3ef 8010 	mrs	r0, PRIMASK
 8013ff8:	b672      	cpsid	i
 8013ffa:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8013ffc:	46c0      	nop			; (mov r8, r8)
 8013ffe:	0018      	movs	r0, r3

08014000 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8014000:	f380 8810 	msr	PRIMASK, r0
 8014004:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8014006:	46c0      	nop			; (mov r8, r8)
	...

08014010 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014010:	f3ef 8009 	mrs	r0, PSP
 8014014:	4b0e      	ldr	r3, [pc, #56]	; (8014050 <pxCurrentTCBConst>)
 8014016:	681a      	ldr	r2, [r3, #0]
 8014018:	3820      	subs	r0, #32
 801401a:	6010      	str	r0, [r2, #0]
 801401c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 801401e:	4644      	mov	r4, r8
 8014020:	464d      	mov	r5, r9
 8014022:	4656      	mov	r6, sl
 8014024:	465f      	mov	r7, fp
 8014026:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8014028:	b508      	push	{r3, lr}
 801402a:	b672      	cpsid	i
 801402c:	f7ff f8f8 	bl	8013220 <vTaskSwitchContext>
 8014030:	b662      	cpsie	i
 8014032:	bc0c      	pop	{r2, r3}
 8014034:	6811      	ldr	r1, [r2, #0]
 8014036:	6808      	ldr	r0, [r1, #0]
 8014038:	3010      	adds	r0, #16
 801403a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 801403c:	46a0      	mov	r8, r4
 801403e:	46a9      	mov	r9, r5
 8014040:	46b2      	mov	sl, r6
 8014042:	46bb      	mov	fp, r7
 8014044:	f380 8809 	msr	PSP, r0
 8014048:	3820      	subs	r0, #32
 801404a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 801404c:	4718      	bx	r3
 801404e:	46c0      	nop			; (mov r8, r8)

08014050 <pxCurrentTCBConst>:
 8014050:	20000c2c 	.word	0x20000c2c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8014054:	46c0      	nop			; (mov r8, r8)
 8014056:	46c0      	nop			; (mov r8, r8)

08014058 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014058:	b580      	push	{r7, lr}
 801405a:	b082      	sub	sp, #8
 801405c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 801405e:	f7ff ffc9 	bl	8013ff4 <ulSetInterruptMaskFromISR>
 8014062:	0003      	movs	r3, r0
 8014064:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014066:	f7ff f82b 	bl	80130c0 <xTaskIncrementTick>
 801406a:	1e03      	subs	r3, r0, #0
 801406c:	d003      	beq.n	8014076 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801406e:	4b06      	ldr	r3, [pc, #24]	; (8014088 <xPortSysTickHandler+0x30>)
 8014070:	2280      	movs	r2, #128	; 0x80
 8014072:	0552      	lsls	r2, r2, #21
 8014074:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	0018      	movs	r0, r3
 801407a:	f7ff ffc1 	bl	8014000 <vClearInterruptMaskFromISR>
}
 801407e:	46c0      	nop			; (mov r8, r8)
 8014080:	46bd      	mov	sp, r7
 8014082:	b002      	add	sp, #8
 8014084:	bd80      	pop	{r7, pc}
 8014086:	46c0      	nop			; (mov r8, r8)
 8014088:	e000ed04 	.word	0xe000ed04

0801408c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801408c:	b580      	push	{r7, lr}
 801408e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014090:	4b0b      	ldr	r3, [pc, #44]	; (80140c0 <vPortSetupTimerInterrupt+0x34>)
 8014092:	2200      	movs	r2, #0
 8014094:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014096:	4b0b      	ldr	r3, [pc, #44]	; (80140c4 <vPortSetupTimerInterrupt+0x38>)
 8014098:	2200      	movs	r2, #0
 801409a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801409c:	4b0a      	ldr	r3, [pc, #40]	; (80140c8 <vPortSetupTimerInterrupt+0x3c>)
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	22fa      	movs	r2, #250	; 0xfa
 80140a2:	0091      	lsls	r1, r2, #2
 80140a4:	0018      	movs	r0, r3
 80140a6:	f7f2 f8a3 	bl	80061f0 <__udivsi3>
 80140aa:	0003      	movs	r3, r0
 80140ac:	001a      	movs	r2, r3
 80140ae:	4b07      	ldr	r3, [pc, #28]	; (80140cc <vPortSetupTimerInterrupt+0x40>)
 80140b0:	3a01      	subs	r2, #1
 80140b2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80140b4:	4b02      	ldr	r3, [pc, #8]	; (80140c0 <vPortSetupTimerInterrupt+0x34>)
 80140b6:	2207      	movs	r2, #7
 80140b8:	601a      	str	r2, [r3, #0]
}
 80140ba:	46c0      	nop			; (mov r8, r8)
 80140bc:	46bd      	mov	sp, r7
 80140be:	bd80      	pop	{r7, pc}
 80140c0:	e000e010 	.word	0xe000e010
 80140c4:	e000e018 	.word	0xe000e018
 80140c8:	2000002c 	.word	0x2000002c
 80140cc:	e000e014 	.word	0xe000e014

080140d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80140d0:	b580      	push	{r7, lr}
 80140d2:	b086      	sub	sp, #24
 80140d4:	af00      	add	r7, sp, #0
 80140d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80140d8:	2300      	movs	r3, #0
 80140da:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80140dc:	f7fe ff4a 	bl	8012f74 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80140e0:	4b4b      	ldr	r3, [pc, #300]	; (8014210 <pvPortMalloc+0x140>)
 80140e2:	681b      	ldr	r3, [r3, #0]
 80140e4:	2b00      	cmp	r3, #0
 80140e6:	d101      	bne.n	80140ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80140e8:	f000 f8ec 	bl	80142c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80140ec:	4b49      	ldr	r3, [pc, #292]	; (8014214 <pvPortMalloc+0x144>)
 80140ee:	681b      	ldr	r3, [r3, #0]
 80140f0:	687a      	ldr	r2, [r7, #4]
 80140f2:	4013      	ands	r3, r2
 80140f4:	d000      	beq.n	80140f8 <pvPortMalloc+0x28>
 80140f6:	e07e      	b.n	80141f6 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	d012      	beq.n	8014124 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 80140fe:	2208      	movs	r2, #8
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	189b      	adds	r3, r3, r2
 8014104:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	2207      	movs	r2, #7
 801410a:	4013      	ands	r3, r2
 801410c:	d00a      	beq.n	8014124 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	2207      	movs	r2, #7
 8014112:	4393      	bics	r3, r2
 8014114:	3308      	adds	r3, #8
 8014116:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	2207      	movs	r2, #7
 801411c:	4013      	ands	r3, r2
 801411e:	d001      	beq.n	8014124 <pvPortMalloc+0x54>
 8014120:	b672      	cpsid	i
 8014122:	e7fe      	b.n	8014122 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	2b00      	cmp	r3, #0
 8014128:	d065      	beq.n	80141f6 <pvPortMalloc+0x126>
 801412a:	4b3b      	ldr	r3, [pc, #236]	; (8014218 <pvPortMalloc+0x148>)
 801412c:	681b      	ldr	r3, [r3, #0]
 801412e:	687a      	ldr	r2, [r7, #4]
 8014130:	429a      	cmp	r2, r3
 8014132:	d860      	bhi.n	80141f6 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8014134:	4b39      	ldr	r3, [pc, #228]	; (801421c <pvPortMalloc+0x14c>)
 8014136:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8014138:	4b38      	ldr	r3, [pc, #224]	; (801421c <pvPortMalloc+0x14c>)
 801413a:	681b      	ldr	r3, [r3, #0]
 801413c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801413e:	e004      	b.n	801414a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8014140:	697b      	ldr	r3, [r7, #20]
 8014142:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8014144:	697b      	ldr	r3, [r7, #20]
 8014146:	681b      	ldr	r3, [r3, #0]
 8014148:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801414a:	697b      	ldr	r3, [r7, #20]
 801414c:	685b      	ldr	r3, [r3, #4]
 801414e:	687a      	ldr	r2, [r7, #4]
 8014150:	429a      	cmp	r2, r3
 8014152:	d903      	bls.n	801415c <pvPortMalloc+0x8c>
 8014154:	697b      	ldr	r3, [r7, #20]
 8014156:	681b      	ldr	r3, [r3, #0]
 8014158:	2b00      	cmp	r3, #0
 801415a:	d1f1      	bne.n	8014140 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801415c:	4b2c      	ldr	r3, [pc, #176]	; (8014210 <pvPortMalloc+0x140>)
 801415e:	681b      	ldr	r3, [r3, #0]
 8014160:	697a      	ldr	r2, [r7, #20]
 8014162:	429a      	cmp	r2, r3
 8014164:	d047      	beq.n	80141f6 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8014166:	693b      	ldr	r3, [r7, #16]
 8014168:	681b      	ldr	r3, [r3, #0]
 801416a:	2208      	movs	r2, #8
 801416c:	189b      	adds	r3, r3, r2
 801416e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014170:	697b      	ldr	r3, [r7, #20]
 8014172:	681a      	ldr	r2, [r3, #0]
 8014174:	693b      	ldr	r3, [r7, #16]
 8014176:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8014178:	697b      	ldr	r3, [r7, #20]
 801417a:	685a      	ldr	r2, [r3, #4]
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	1ad2      	subs	r2, r2, r3
 8014180:	2308      	movs	r3, #8
 8014182:	005b      	lsls	r3, r3, #1
 8014184:	429a      	cmp	r2, r3
 8014186:	d916      	bls.n	80141b6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8014188:	697a      	ldr	r2, [r7, #20]
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	18d3      	adds	r3, r2, r3
 801418e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014190:	68bb      	ldr	r3, [r7, #8]
 8014192:	2207      	movs	r2, #7
 8014194:	4013      	ands	r3, r2
 8014196:	d001      	beq.n	801419c <pvPortMalloc+0xcc>
 8014198:	b672      	cpsid	i
 801419a:	e7fe      	b.n	801419a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801419c:	697b      	ldr	r3, [r7, #20]
 801419e:	685a      	ldr	r2, [r3, #4]
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	1ad2      	subs	r2, r2, r3
 80141a4:	68bb      	ldr	r3, [r7, #8]
 80141a6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80141a8:	697b      	ldr	r3, [r7, #20]
 80141aa:	687a      	ldr	r2, [r7, #4]
 80141ac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80141ae:	68bb      	ldr	r3, [r7, #8]
 80141b0:	0018      	movs	r0, r3
 80141b2:	f000 f8e7 	bl	8014384 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80141b6:	4b18      	ldr	r3, [pc, #96]	; (8014218 <pvPortMalloc+0x148>)
 80141b8:	681a      	ldr	r2, [r3, #0]
 80141ba:	697b      	ldr	r3, [r7, #20]
 80141bc:	685b      	ldr	r3, [r3, #4]
 80141be:	1ad2      	subs	r2, r2, r3
 80141c0:	4b15      	ldr	r3, [pc, #84]	; (8014218 <pvPortMalloc+0x148>)
 80141c2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80141c4:	4b14      	ldr	r3, [pc, #80]	; (8014218 <pvPortMalloc+0x148>)
 80141c6:	681a      	ldr	r2, [r3, #0]
 80141c8:	4b15      	ldr	r3, [pc, #84]	; (8014220 <pvPortMalloc+0x150>)
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	429a      	cmp	r2, r3
 80141ce:	d203      	bcs.n	80141d8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80141d0:	4b11      	ldr	r3, [pc, #68]	; (8014218 <pvPortMalloc+0x148>)
 80141d2:	681a      	ldr	r2, [r3, #0]
 80141d4:	4b12      	ldr	r3, [pc, #72]	; (8014220 <pvPortMalloc+0x150>)
 80141d6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80141d8:	697b      	ldr	r3, [r7, #20]
 80141da:	685a      	ldr	r2, [r3, #4]
 80141dc:	4b0d      	ldr	r3, [pc, #52]	; (8014214 <pvPortMalloc+0x144>)
 80141de:	681b      	ldr	r3, [r3, #0]
 80141e0:	431a      	orrs	r2, r3
 80141e2:	697b      	ldr	r3, [r7, #20]
 80141e4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80141e6:	697b      	ldr	r3, [r7, #20]
 80141e8:	2200      	movs	r2, #0
 80141ea:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80141ec:	4b0d      	ldr	r3, [pc, #52]	; (8014224 <pvPortMalloc+0x154>)
 80141ee:	681b      	ldr	r3, [r3, #0]
 80141f0:	1c5a      	adds	r2, r3, #1
 80141f2:	4b0c      	ldr	r3, [pc, #48]	; (8014224 <pvPortMalloc+0x154>)
 80141f4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80141f6:	f7fe fec9 	bl	8012f8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80141fa:	68fb      	ldr	r3, [r7, #12]
 80141fc:	2207      	movs	r2, #7
 80141fe:	4013      	ands	r3, r2
 8014200:	d001      	beq.n	8014206 <pvPortMalloc+0x136>
 8014202:	b672      	cpsid	i
 8014204:	e7fe      	b.n	8014204 <pvPortMalloc+0x134>
	return pvReturn;
 8014206:	68fb      	ldr	r3, [r7, #12]
}
 8014208:	0018      	movs	r0, r3
 801420a:	46bd      	mov	sp, r7
 801420c:	b006      	add	sp, #24
 801420e:	bd80      	pop	{r7, pc}
 8014210:	20002db8 	.word	0x20002db8
 8014214:	20002dcc 	.word	0x20002dcc
 8014218:	20002dbc 	.word	0x20002dbc
 801421c:	20002db0 	.word	0x20002db0
 8014220:	20002dc0 	.word	0x20002dc0
 8014224:	20002dc4 	.word	0x20002dc4

08014228 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014228:	b580      	push	{r7, lr}
 801422a:	b084      	sub	sp, #16
 801422c:	af00      	add	r7, sp, #0
 801422e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014234:	687b      	ldr	r3, [r7, #4]
 8014236:	2b00      	cmp	r3, #0
 8014238:	d03a      	beq.n	80142b0 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801423a:	2308      	movs	r3, #8
 801423c:	425b      	negs	r3, r3
 801423e:	68fa      	ldr	r2, [r7, #12]
 8014240:	18d3      	adds	r3, r2, r3
 8014242:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014244:	68fb      	ldr	r3, [r7, #12]
 8014246:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014248:	68bb      	ldr	r3, [r7, #8]
 801424a:	685a      	ldr	r2, [r3, #4]
 801424c:	4b1a      	ldr	r3, [pc, #104]	; (80142b8 <vPortFree+0x90>)
 801424e:	681b      	ldr	r3, [r3, #0]
 8014250:	4013      	ands	r3, r2
 8014252:	d101      	bne.n	8014258 <vPortFree+0x30>
 8014254:	b672      	cpsid	i
 8014256:	e7fe      	b.n	8014256 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014258:	68bb      	ldr	r3, [r7, #8]
 801425a:	681b      	ldr	r3, [r3, #0]
 801425c:	2b00      	cmp	r3, #0
 801425e:	d001      	beq.n	8014264 <vPortFree+0x3c>
 8014260:	b672      	cpsid	i
 8014262:	e7fe      	b.n	8014262 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8014264:	68bb      	ldr	r3, [r7, #8]
 8014266:	685a      	ldr	r2, [r3, #4]
 8014268:	4b13      	ldr	r3, [pc, #76]	; (80142b8 <vPortFree+0x90>)
 801426a:	681b      	ldr	r3, [r3, #0]
 801426c:	4013      	ands	r3, r2
 801426e:	d01f      	beq.n	80142b0 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014270:	68bb      	ldr	r3, [r7, #8]
 8014272:	681b      	ldr	r3, [r3, #0]
 8014274:	2b00      	cmp	r3, #0
 8014276:	d11b      	bne.n	80142b0 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014278:	68bb      	ldr	r3, [r7, #8]
 801427a:	685a      	ldr	r2, [r3, #4]
 801427c:	4b0e      	ldr	r3, [pc, #56]	; (80142b8 <vPortFree+0x90>)
 801427e:	681b      	ldr	r3, [r3, #0]
 8014280:	43db      	mvns	r3, r3
 8014282:	401a      	ands	r2, r3
 8014284:	68bb      	ldr	r3, [r7, #8]
 8014286:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014288:	f7fe fe74 	bl	8012f74 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801428c:	68bb      	ldr	r3, [r7, #8]
 801428e:	685a      	ldr	r2, [r3, #4]
 8014290:	4b0a      	ldr	r3, [pc, #40]	; (80142bc <vPortFree+0x94>)
 8014292:	681b      	ldr	r3, [r3, #0]
 8014294:	18d2      	adds	r2, r2, r3
 8014296:	4b09      	ldr	r3, [pc, #36]	; (80142bc <vPortFree+0x94>)
 8014298:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801429a:	68bb      	ldr	r3, [r7, #8]
 801429c:	0018      	movs	r0, r3
 801429e:	f000 f871 	bl	8014384 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80142a2:	4b07      	ldr	r3, [pc, #28]	; (80142c0 <vPortFree+0x98>)
 80142a4:	681b      	ldr	r3, [r3, #0]
 80142a6:	1c5a      	adds	r2, r3, #1
 80142a8:	4b05      	ldr	r3, [pc, #20]	; (80142c0 <vPortFree+0x98>)
 80142aa:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 80142ac:	f7fe fe6e 	bl	8012f8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80142b0:	46c0      	nop			; (mov r8, r8)
 80142b2:	46bd      	mov	sp, r7
 80142b4:	b004      	add	sp, #16
 80142b6:	bd80      	pop	{r7, pc}
 80142b8:	20002dcc 	.word	0x20002dcc
 80142bc:	20002dbc 	.word	0x20002dbc
 80142c0:	20002dc8 	.word	0x20002dc8

080142c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80142c4:	b580      	push	{r7, lr}
 80142c6:	b084      	sub	sp, #16
 80142c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80142ca:	4b27      	ldr	r3, [pc, #156]	; (8014368 <prvHeapInit+0xa4>)
 80142cc:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80142ce:	4b27      	ldr	r3, [pc, #156]	; (801436c <prvHeapInit+0xa8>)
 80142d0:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80142d2:	68fb      	ldr	r3, [r7, #12]
 80142d4:	2207      	movs	r2, #7
 80142d6:	4013      	ands	r3, r2
 80142d8:	d00c      	beq.n	80142f4 <prvHeapInit+0x30>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80142da:	68fb      	ldr	r3, [r7, #12]
 80142dc:	3307      	adds	r3, #7
 80142de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80142e0:	68fb      	ldr	r3, [r7, #12]
 80142e2:	2207      	movs	r2, #7
 80142e4:	4393      	bics	r3, r2
 80142e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80142e8:	68ba      	ldr	r2, [r7, #8]
 80142ea:	68fb      	ldr	r3, [r7, #12]
 80142ec:	1ad2      	subs	r2, r2, r3
 80142ee:	4b1f      	ldr	r3, [pc, #124]	; (801436c <prvHeapInit+0xa8>)
 80142f0:	18d3      	adds	r3, r2, r3
 80142f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80142f4:	68fb      	ldr	r3, [r7, #12]
 80142f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80142f8:	4b1d      	ldr	r3, [pc, #116]	; (8014370 <prvHeapInit+0xac>)
 80142fa:	687a      	ldr	r2, [r7, #4]
 80142fc:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80142fe:	4b1c      	ldr	r3, [pc, #112]	; (8014370 <prvHeapInit+0xac>)
 8014300:	2200      	movs	r2, #0
 8014302:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	68ba      	ldr	r2, [r7, #8]
 8014308:	18d3      	adds	r3, r2, r3
 801430a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801430c:	2208      	movs	r2, #8
 801430e:	68fb      	ldr	r3, [r7, #12]
 8014310:	1a9b      	subs	r3, r3, r2
 8014312:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014314:	68fb      	ldr	r3, [r7, #12]
 8014316:	2207      	movs	r2, #7
 8014318:	4393      	bics	r3, r2
 801431a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801431c:	68fa      	ldr	r2, [r7, #12]
 801431e:	4b15      	ldr	r3, [pc, #84]	; (8014374 <prvHeapInit+0xb0>)
 8014320:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8014322:	4b14      	ldr	r3, [pc, #80]	; (8014374 <prvHeapInit+0xb0>)
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	2200      	movs	r2, #0
 8014328:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801432a:	4b12      	ldr	r3, [pc, #72]	; (8014374 <prvHeapInit+0xb0>)
 801432c:	681b      	ldr	r3, [r3, #0]
 801432e:	2200      	movs	r2, #0
 8014330:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014332:	687b      	ldr	r3, [r7, #4]
 8014334:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014336:	683b      	ldr	r3, [r7, #0]
 8014338:	68fa      	ldr	r2, [r7, #12]
 801433a:	1ad2      	subs	r2, r2, r3
 801433c:	683b      	ldr	r3, [r7, #0]
 801433e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014340:	4b0c      	ldr	r3, [pc, #48]	; (8014374 <prvHeapInit+0xb0>)
 8014342:	681a      	ldr	r2, [r3, #0]
 8014344:	683b      	ldr	r3, [r7, #0]
 8014346:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014348:	683b      	ldr	r3, [r7, #0]
 801434a:	685a      	ldr	r2, [r3, #4]
 801434c:	4b0a      	ldr	r3, [pc, #40]	; (8014378 <prvHeapInit+0xb4>)
 801434e:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014350:	683b      	ldr	r3, [r7, #0]
 8014352:	685a      	ldr	r2, [r3, #4]
 8014354:	4b09      	ldr	r3, [pc, #36]	; (801437c <prvHeapInit+0xb8>)
 8014356:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014358:	4b09      	ldr	r3, [pc, #36]	; (8014380 <prvHeapInit+0xbc>)
 801435a:	2280      	movs	r2, #128	; 0x80
 801435c:	0612      	lsls	r2, r2, #24
 801435e:	601a      	str	r2, [r3, #0]
}
 8014360:	46c0      	nop			; (mov r8, r8)
 8014362:	46bd      	mov	sp, r7
 8014364:	b004      	add	sp, #16
 8014366:	bd80      	pop	{r7, pc}
 8014368:	00001b58 	.word	0x00001b58
 801436c:	20001258 	.word	0x20001258
 8014370:	20002db0 	.word	0x20002db0
 8014374:	20002db8 	.word	0x20002db8
 8014378:	20002dc0 	.word	0x20002dc0
 801437c:	20002dbc 	.word	0x20002dbc
 8014380:	20002dcc 	.word	0x20002dcc

08014384 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014384:	b580      	push	{r7, lr}
 8014386:	b084      	sub	sp, #16
 8014388:	af00      	add	r7, sp, #0
 801438a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801438c:	4b27      	ldr	r3, [pc, #156]	; (801442c <prvInsertBlockIntoFreeList+0xa8>)
 801438e:	60fb      	str	r3, [r7, #12]
 8014390:	e002      	b.n	8014398 <prvInsertBlockIntoFreeList+0x14>
 8014392:	68fb      	ldr	r3, [r7, #12]
 8014394:	681b      	ldr	r3, [r3, #0]
 8014396:	60fb      	str	r3, [r7, #12]
 8014398:	68fb      	ldr	r3, [r7, #12]
 801439a:	681b      	ldr	r3, [r3, #0]
 801439c:	687a      	ldr	r2, [r7, #4]
 801439e:	429a      	cmp	r2, r3
 80143a0:	d8f7      	bhi.n	8014392 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80143a2:	68fb      	ldr	r3, [r7, #12]
 80143a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80143a6:	68fb      	ldr	r3, [r7, #12]
 80143a8:	685b      	ldr	r3, [r3, #4]
 80143aa:	68ba      	ldr	r2, [r7, #8]
 80143ac:	18d3      	adds	r3, r2, r3
 80143ae:	687a      	ldr	r2, [r7, #4]
 80143b0:	429a      	cmp	r2, r3
 80143b2:	d108      	bne.n	80143c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80143b4:	68fb      	ldr	r3, [r7, #12]
 80143b6:	685a      	ldr	r2, [r3, #4]
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	685b      	ldr	r3, [r3, #4]
 80143bc:	18d2      	adds	r2, r2, r3
 80143be:	68fb      	ldr	r3, [r7, #12]
 80143c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80143c2:	68fb      	ldr	r3, [r7, #12]
 80143c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80143ca:	687b      	ldr	r3, [r7, #4]
 80143cc:	685b      	ldr	r3, [r3, #4]
 80143ce:	68ba      	ldr	r2, [r7, #8]
 80143d0:	18d2      	adds	r2, r2, r3
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	681b      	ldr	r3, [r3, #0]
 80143d6:	429a      	cmp	r2, r3
 80143d8:	d118      	bne.n	801440c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80143da:	68fb      	ldr	r3, [r7, #12]
 80143dc:	681a      	ldr	r2, [r3, #0]
 80143de:	4b14      	ldr	r3, [pc, #80]	; (8014430 <prvInsertBlockIntoFreeList+0xac>)
 80143e0:	681b      	ldr	r3, [r3, #0]
 80143e2:	429a      	cmp	r2, r3
 80143e4:	d00d      	beq.n	8014402 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80143e6:	687b      	ldr	r3, [r7, #4]
 80143e8:	685a      	ldr	r2, [r3, #4]
 80143ea:	68fb      	ldr	r3, [r7, #12]
 80143ec:	681b      	ldr	r3, [r3, #0]
 80143ee:	685b      	ldr	r3, [r3, #4]
 80143f0:	18d2      	adds	r2, r2, r3
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80143f6:	68fb      	ldr	r3, [r7, #12]
 80143f8:	681b      	ldr	r3, [r3, #0]
 80143fa:	681a      	ldr	r2, [r3, #0]
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	601a      	str	r2, [r3, #0]
 8014400:	e008      	b.n	8014414 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014402:	4b0b      	ldr	r3, [pc, #44]	; (8014430 <prvInsertBlockIntoFreeList+0xac>)
 8014404:	681a      	ldr	r2, [r3, #0]
 8014406:	687b      	ldr	r3, [r7, #4]
 8014408:	601a      	str	r2, [r3, #0]
 801440a:	e003      	b.n	8014414 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801440c:	68fb      	ldr	r3, [r7, #12]
 801440e:	681a      	ldr	r2, [r3, #0]
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014414:	68fa      	ldr	r2, [r7, #12]
 8014416:	687b      	ldr	r3, [r7, #4]
 8014418:	429a      	cmp	r2, r3
 801441a:	d002      	beq.n	8014422 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801441c:	68fb      	ldr	r3, [r7, #12]
 801441e:	687a      	ldr	r2, [r7, #4]
 8014420:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014422:	46c0      	nop			; (mov r8, r8)
 8014424:	46bd      	mov	sp, r7
 8014426:	b004      	add	sp, #16
 8014428:	bd80      	pop	{r7, pc}
 801442a:	46c0      	nop			; (mov r8, r8)
 801442c:	20002db0 	.word	0x20002db0
 8014430:	20002db8 	.word	0x20002db8

08014434 <MX_USBPD_Init>:

/* USER CODE BEGIN 2 */
/* USER CODE END 2 */
/* USBPD init function */
void MX_USBPD_Init(void)
{
 8014434:	b580      	push	{r7, lr}
 8014436:	af00      	add	r7, sp, #0

  /* Global Init of USBPD HW */
  USBPD_HW_IF_GlobalHwInit();
 8014438:	f7fb ffea 	bl	8010410 <USBPD_HW_IF_GlobalHwInit>

  /* Initialize the Device Policy Manager */
  if (USBPD_OK != USBPD_DPM_InitCore())
 801443c:	f000 f830 	bl	80144a0 <USBPD_DPM_InitCore>
 8014440:	1e03      	subs	r3, r0, #0
 8014442:	d000      	beq.n	8014446 <MX_USBPD_Init+0x12>
  {
    while(1);
 8014444:	e7fe      	b.n	8014444 <MX_USBPD_Init+0x10>
  }

  /* Initialize GUI before retrieving PDO from RAM */
  GUI_Init(BSP_GetBoardName, BSP_GetBoardID, HW_IF_PWR_GetVoltage, HW_IF_PWR_GetCurrent);
 8014446:	4b0a      	ldr	r3, [pc, #40]	; (8014470 <MX_USBPD_Init+0x3c>)
 8014448:	4a0a      	ldr	r2, [pc, #40]	; (8014474 <MX_USBPD_Init+0x40>)
 801444a:	490b      	ldr	r1, [pc, #44]	; (8014478 <MX_USBPD_Init+0x44>)
 801444c:	480b      	ldr	r0, [pc, #44]	; (801447c <MX_USBPD_Init+0x48>)
 801444e:	f003 fe5b 	bl	8018108 <GUI_Init>

  /* Initialise the DPM application */
  if (USBPD_OK != USBPD_DPM_UserInit())
 8014452:	f000 fb79 	bl	8014b48 <USBPD_DPM_UserInit>
 8014456:	1e03      	subs	r3, r0, #0
 8014458:	d000      	beq.n	801445c <MX_USBPD_Init+0x28>
  {
    while(1);
 801445a:	e7fe      	b.n	801445a <MX_USBPD_Init+0x26>
  }

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

  if (USBPD_OK != USBPD_DPM_InitOS())
 801445c:	f000 f8f8 	bl	8014650 <USBPD_DPM_InitOS>
 8014460:	1e03      	subs	r3, r0, #0
 8014462:	d000      	beq.n	8014466 <MX_USBPD_Init+0x32>
  {
    while(1);
 8014464:	e7fe      	b.n	8014464 <MX_USBPD_Init+0x30>
  __ASM volatile ("cpsie i" : : : "memory");
 8014466:	b662      	cpsie	i
}
 8014468:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN EnableIRQ */
  /* Enable IRQ which has been disabled by FreeRTOS services */
  __enable_irq();
  /* USER CODE END EnableIRQ */

}
 801446a:	46c0      	nop			; (mov r8, r8)
 801446c:	46bd      	mov	sp, r7
 801446e:	bd80      	pop	{r7, pc}
 8014470:	080110f5 	.word	0x080110f5
 8014474:	080110cd 	.word	0x080110cd
 8014478:	08014491 	.word	0x08014491
 801447c:	08014481 	.word	0x08014481

08014480 <BSP_GetBoardName>:
/**
  * @brief  This method returns the board name
  * @retval pointer to the board name string
  */
__weak const uint8_t* BSP_GetBoardName(void)
{
 8014480:	b580      	push	{r7, lr}
 8014482:	af00      	add	r7, sp, #0
  return (const uint8_t*)BSP_BOARD_NAME;
 8014484:	4b01      	ldr	r3, [pc, #4]	; (801448c <BSP_GetBoardName+0xc>)
}
 8014486:	0018      	movs	r0, r3
 8014488:	46bd      	mov	sp, r7
 801448a:	bd80      	pop	{r7, pc}
 801448c:	0801cdc0 	.word	0x0801cdc0

08014490 <BSP_GetBoardID>:
/**
  * @brief  This method returns the board ID
  * @retval pointer to the board ID string
  */
__weak const uint8_t* BSP_GetBoardID(void)
{
 8014490:	b580      	push	{r7, lr}
 8014492:	af00      	add	r7, sp, #0
  return (const uint8_t*)BSP_BOARD_ID;
 8014494:	4b01      	ldr	r3, [pc, #4]	; (801449c <BSP_GetBoardID+0xc>)
}
 8014496:	0018      	movs	r0, r3
 8014498:	46bd      	mov	sp, r7
 801449a:	bd80      	pop	{r7, pc}
 801449c:	0801cdcc 	.word	0x0801cdcc

080144a0 <USBPD_DPM_InitCore>:
/**
  * @brief  Initialize the core stack (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitCore(void)
{
 80144a0:	b5b0      	push	{r4, r5, r7, lr}
 80144a2:	b082      	sub	sp, #8
 80144a4:	af00      	add	r7, sp, #0
  /* variable to get dynamique memory allocated by usbpd stack */
  uint32_t stack_dynamemsize;
  USBPD_StatusTypeDef _retr = USBPD_OK;
 80144a6:	1dfb      	adds	r3, r7, #7
 80144a8:	2200      	movs	r2, #0
 80144aa:	701a      	strb	r2, [r3, #0]
    USBPD_DPM_CADCallback,
    USBPD_DPM_CADTaskWakeUp
  };

  /* Check the lib selected */
  if (USBPD_TRUE != USBPD_PE_CheckLIB(LIB_ID))
 80144ac:	4b63      	ldr	r3, [pc, #396]	; (801463c <USBPD_DPM_InitCore+0x19c>)
 80144ae:	0018      	movs	r0, r3
 80144b0:	f7ed f814 	bl	80014dc <USBPD_PE_CheckLIB>
 80144b4:	0003      	movs	r3, r0
 80144b6:	2b01      	cmp	r3, #1
 80144b8:	d003      	beq.n	80144c2 <USBPD_DPM_InitCore+0x22>
  {
    _retr = USBPD_ERROR;
 80144ba:	1dfb      	adds	r3, r7, #7
 80144bc:	2202      	movs	r2, #2
 80144be:	701a      	strb	r2, [r3, #0]
    goto error;
 80144c0:	e0b6      	b.n	8014630 <USBPD_DPM_InitCore+0x190>
  }

  /* to get how much memory are dynamically allocated by the stack
     the memory return is corresponding to 2 ports so if the application
     managed only one port divide the value return by 2                   */
  stack_dynamemsize = USBPD_PE_GetMemoryConsumption();
 80144c2:	f7ed f819 	bl	80014f8 <USBPD_PE_GetMemoryConsumption>
 80144c6:	0003      	movs	r3, r0
 80144c8:	603b      	str	r3, [r7, #0]

  /* done to avoid warning */
  (void)stack_dynamemsize;

  /* Initialise the TRACE */
  USBPD_TRACE_Init();
 80144ca:	f7fa f973 	bl	800e7b4 <USBPD_TRACE_Init>

  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 80144ce:	1dbb      	adds	r3, r7, #6
 80144d0:	2200      	movs	r2, #0
 80144d2:	701a      	strb	r2, [r3, #0]
 80144d4:	e0a6      	b.n	8014624 <USBPD_DPM_InitCore+0x184>
  {
    /* Variable to be sure that DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_FALSE;
 80144d6:	1dbb      	adds	r3, r7, #6
 80144d8:	781b      	ldrb	r3, [r3, #0]
 80144da:	4a59      	ldr	r2, [pc, #356]	; (8014640 <USBPD_DPM_InitCore+0x1a0>)
 80144dc:	009b      	lsls	r3, r3, #2
 80144de:	18d3      	adds	r3, r2, r3
 80144e0:	785a      	ldrb	r2, [r3, #1]
 80144e2:	2108      	movs	r1, #8
 80144e4:	438a      	bics	r2, r1
 80144e6:	705a      	strb	r2, [r3, #1]

    /* check the stack settings */
    DPM_Params[_port_index].PE_SpecRevision  = DPM_Settings[_port_index].PE_SpecRevision;
 80144e8:	1dbb      	adds	r3, r7, #6
 80144ea:	781a      	ldrb	r2, [r3, #0]
 80144ec:	1dbb      	adds	r3, r7, #6
 80144ee:	7818      	ldrb	r0, [r3, #0]
 80144f0:	4954      	ldr	r1, [pc, #336]	; (8014644 <USBPD_DPM_InitCore+0x1a4>)
 80144f2:	0013      	movs	r3, r2
 80144f4:	005b      	lsls	r3, r3, #1
 80144f6:	189b      	adds	r3, r3, r2
 80144f8:	009b      	lsls	r3, r3, #2
 80144fa:	18cb      	adds	r3, r1, r3
 80144fc:	791b      	ldrb	r3, [r3, #4]
 80144fe:	079b      	lsls	r3, r3, #30
 8014500:	0f9b      	lsrs	r3, r3, #30
 8014502:	b2d9      	uxtb	r1, r3
 8014504:	4b4e      	ldr	r3, [pc, #312]	; (8014640 <USBPD_DPM_InitCore+0x1a0>)
 8014506:	0082      	lsls	r2, r0, #2
 8014508:	2003      	movs	r0, #3
 801450a:	4001      	ands	r1, r0
 801450c:	000c      	movs	r4, r1
 801450e:	5cd1      	ldrb	r1, [r2, r3]
 8014510:	2003      	movs	r0, #3
 8014512:	4381      	bics	r1, r0
 8014514:	1c08      	adds	r0, r1, #0
 8014516:	1c21      	adds	r1, r4, #0
 8014518:	4301      	orrs	r1, r0
 801451a:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_PowerRole     = DPM_Settings[_port_index].PE_DefaultRole;
 801451c:	1dbb      	adds	r3, r7, #6
 801451e:	781a      	ldrb	r2, [r3, #0]
 8014520:	1dbb      	adds	r3, r7, #6
 8014522:	7818      	ldrb	r0, [r3, #0]
 8014524:	4947      	ldr	r1, [pc, #284]	; (8014644 <USBPD_DPM_InitCore+0x1a4>)
 8014526:	0013      	movs	r3, r2
 8014528:	005b      	lsls	r3, r3, #1
 801452a:	189b      	adds	r3, r3, r2
 801452c:	009b      	lsls	r3, r3, #2
 801452e:	18cb      	adds	r3, r1, r3
 8014530:	791b      	ldrb	r3, [r3, #4]
 8014532:	075b      	lsls	r3, r3, #29
 8014534:	0fdb      	lsrs	r3, r3, #31
 8014536:	b2d9      	uxtb	r1, r3
 8014538:	4b41      	ldr	r3, [pc, #260]	; (8014640 <USBPD_DPM_InitCore+0x1a0>)
 801453a:	0082      	lsls	r2, r0, #2
 801453c:	2001      	movs	r0, #1
 801453e:	4001      	ands	r1, r0
 8014540:	008c      	lsls	r4, r1, #2
 8014542:	5cd1      	ldrb	r1, [r2, r3]
 8014544:	2004      	movs	r0, #4
 8014546:	4381      	bics	r1, r0
 8014548:	1c08      	adds	r0, r1, #0
 801454a:	1c21      	adds	r1, r4, #0
 801454c:	4301      	orrs	r1, r0
 801454e:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_SwapOngoing   = USBPD_FALSE;
 8014550:	1dbb      	adds	r3, r7, #6
 8014552:	781a      	ldrb	r2, [r3, #0]
 8014554:	4b3a      	ldr	r3, [pc, #232]	; (8014640 <USBPD_DPM_InitCore+0x1a0>)
 8014556:	0092      	lsls	r2, r2, #2
 8014558:	5cd1      	ldrb	r1, [r2, r3]
 801455a:	2010      	movs	r0, #16
 801455c:	4381      	bics	r1, r0
 801455e:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].ActiveCCIs       = CCNONE;
 8014560:	1dbb      	adds	r3, r7, #6
 8014562:	781a      	ldrb	r2, [r3, #0]
 8014564:	4b36      	ldr	r3, [pc, #216]	; (8014640 <USBPD_DPM_InitCore+0x1a0>)
 8014566:	0092      	lsls	r2, r2, #2
 8014568:	5cd1      	ldrb	r1, [r2, r3]
 801456a:	203f      	movs	r0, #63	; 0x3f
 801456c:	4001      	ands	r1, r0
 801456e:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].VconnCCIs        = CCNONE;
 8014570:	1dbb      	adds	r3, r7, #6
 8014572:	781b      	ldrb	r3, [r3, #0]
 8014574:	4a32      	ldr	r2, [pc, #200]	; (8014640 <USBPD_DPM_InitCore+0x1a0>)
 8014576:	009b      	lsls	r3, r3, #2
 8014578:	18d3      	adds	r3, r2, r3
 801457a:	785a      	ldrb	r2, [r3, #1]
 801457c:	2160      	movs	r1, #96	; 0x60
 801457e:	438a      	bics	r2, r1
 8014580:	705a      	strb	r2, [r3, #1]
    DPM_Params[_port_index].VconnStatus      = USBPD_FALSE;
 8014582:	1dbb      	adds	r3, r7, #6
 8014584:	781b      	ldrb	r3, [r3, #0]
 8014586:	4a2e      	ldr	r2, [pc, #184]	; (8014640 <USBPD_DPM_InitCore+0x1a0>)
 8014588:	009b      	lsls	r3, r3, #2
 801458a:	18d3      	adds	r3, r2, r3
 801458c:	785a      	ldrb	r2, [r3, #1]
 801458e:	217f      	movs	r1, #127	; 0x7f
 8014590:	400a      	ands	r2, r1
 8014592:	705a      	strb	r2, [r3, #1]

    /* CAD SET UP : Port 0 */
    CHECK_CAD_FUNCTION_CALL(USBPD_CAD_Init(_port_index,
 8014594:	1dbb      	adds	r3, r7, #6
 8014596:	781a      	ldrb	r2, [r3, #0]
 8014598:	0013      	movs	r3, r2
 801459a:	005b      	lsls	r3, r3, #1
 801459c:	189b      	adds	r3, r3, r2
 801459e:	009b      	lsls	r3, r3, #2
 80145a0:	4a28      	ldr	r2, [pc, #160]	; (8014644 <USBPD_DPM_InitCore+0x1a4>)
 80145a2:	189c      	adds	r4, r3, r2
 80145a4:	1dbb      	adds	r3, r7, #6
 80145a6:	781b      	ldrb	r3, [r3, #0]
 80145a8:	009a      	lsls	r2, r3, #2
 80145aa:	4b25      	ldr	r3, [pc, #148]	; (8014640 <USBPD_DPM_InitCore+0x1a0>)
 80145ac:	18d2      	adds	r2, r2, r3
 80145ae:	4926      	ldr	r1, [pc, #152]	; (8014648 <USBPD_DPM_InitCore+0x1a8>)
 80145b0:	1dbb      	adds	r3, r7, #6
 80145b2:	7818      	ldrb	r0, [r3, #0]
 80145b4:	0013      	movs	r3, r2
 80145b6:	0022      	movs	r2, r4
 80145b8:	f7eb fda6 	bl	8000108 <USBPD_CAD_Init>
 80145bc:	1e03      	subs	r3, r0, #0
 80145be:	d003      	beq.n	80145c8 <USBPD_DPM_InitCore+0x128>
 80145c0:	1dfb      	adds	r3, r7, #7
 80145c2:	2202      	movs	r2, #2
 80145c4:	701a      	strb	r2, [r3, #0]
 80145c6:	e033      	b.n	8014630 <USBPD_DPM_InitCore+0x190>
                                           &CAD_cbs,
                                           &DPM_Settings[_port_index],
                                           &DPM_Params[_port_index]));

    /* PE SET UP : Port 0 */
    CHECK_PE_FUNCTION_CALL(USBPD_PE_Init(_port_index, (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index],
 80145c8:	1dbb      	adds	r3, r7, #6
 80145ca:	781a      	ldrb	r2, [r3, #0]
 80145cc:	0013      	movs	r3, r2
 80145ce:	005b      	lsls	r3, r3, #1
 80145d0:	189b      	adds	r3, r3, r2
 80145d2:	009b      	lsls	r3, r3, #2
 80145d4:	4a1b      	ldr	r2, [pc, #108]	; (8014644 <USBPD_DPM_InitCore+0x1a4>)
 80145d6:	1899      	adds	r1, r3, r2
 80145d8:	1dbb      	adds	r3, r7, #6
 80145da:	781b      	ldrb	r3, [r3, #0]
 80145dc:	009a      	lsls	r2, r3, #2
 80145de:	4b18      	ldr	r3, [pc, #96]	; (8014640 <USBPD_DPM_InitCore+0x1a0>)
 80145e0:	18d2      	adds	r2, r2, r3
 80145e2:	1dfc      	adds	r4, r7, #7
 80145e4:	4d19      	ldr	r5, [pc, #100]	; (801464c <USBPD_DPM_InitCore+0x1ac>)
 80145e6:	1dbb      	adds	r3, r7, #6
 80145e8:	7818      	ldrb	r0, [r3, #0]
 80145ea:	002b      	movs	r3, r5
 80145ec:	f7eb fe6a 	bl	80002c4 <USBPD_PE_Init>
 80145f0:	0003      	movs	r3, r0
 80145f2:	7023      	strb	r3, [r4, #0]
 80145f4:	1dfb      	adds	r3, r7, #7
 80145f6:	781b      	ldrb	r3, [r3, #0]
 80145f8:	2b00      	cmp	r3, #0
 80145fa:	d119      	bne.n	8014630 <USBPD_DPM_InitCore+0x190>
                                         &DPM_Params[_port_index], &dpmCallbacks));

    /* DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_TRUE;
 80145fc:	1dbb      	adds	r3, r7, #6
 80145fe:	781b      	ldrb	r3, [r3, #0]
 8014600:	4a0f      	ldr	r2, [pc, #60]	; (8014640 <USBPD_DPM_InitCore+0x1a0>)
 8014602:	009b      	lsls	r3, r3, #2
 8014604:	18d3      	adds	r3, r2, r3
 8014606:	785a      	ldrb	r2, [r3, #1]
 8014608:	2108      	movs	r1, #8
 801460a:	430a      	orrs	r2, r1
 801460c:	705a      	strb	r2, [r3, #1]

    /* Enable CAD on Port 0 */
    USBPD_CAD_PortEnable(_port_index, USBPD_CAD_ENABLE);
 801460e:	1dbb      	adds	r3, r7, #6
 8014610:	781b      	ldrb	r3, [r3, #0]
 8014612:	2101      	movs	r1, #1
 8014614:	0018      	movs	r0, r3
 8014616:	f7eb fda4 	bl	8000162 <USBPD_CAD_PortEnable>
  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 801461a:	1dbb      	adds	r3, r7, #6
 801461c:	1dba      	adds	r2, r7, #6
 801461e:	7812      	ldrb	r2, [r2, #0]
 8014620:	3201      	adds	r2, #1
 8014622:	701a      	strb	r2, [r3, #0]
 8014624:	1dbb      	adds	r3, r7, #6
 8014626:	781b      	ldrb	r3, [r3, #0]
 8014628:	2b00      	cmp	r3, #0
 801462a:	d100      	bne.n	801462e <USBPD_DPM_InitCore+0x18e>
 801462c:	e753      	b.n	80144d6 <USBPD_DPM_InitCore+0x36>

#ifdef _LOW_POWER
  USBPD_LOWPOWER_Init();
#endif /* _LOW_POWER */

error :
 801462e:	46c0      	nop			; (mov r8, r8)
  return _retr;
 8014630:	1dfb      	adds	r3, r7, #7
 8014632:	781b      	ldrb	r3, [r3, #0]
}
 8014634:	0018      	movs	r0, r3
 8014636:	46bd      	mov	sp, r7
 8014638:	b002      	add	sp, #8
 801463a:	bdb0      	pop	{r4, r5, r7, pc}
 801463c:	30410000 	.word	0x30410000
 8014640:	20002de0 	.word	0x20002de0
 8014644:	2000003c 	.word	0x2000003c
 8014648:	0801ddb0 	.word	0x0801ddb0
 801464c:	0801ddb8 	.word	0x0801ddb8

08014650 <USBPD_DPM_InitOS>:
/**
  * @brief  Initialize the OS parts (task, queue,... )
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitOS(void)
{
 8014650:	b590      	push	{r4, r7, lr}
 8014652:	b08d      	sub	sp, #52	; 0x34
 8014654:	af00      	add	r7, sp, #0
  OS_INIT();
 8014656:	242f      	movs	r4, #47	; 0x2f
 8014658:	193b      	adds	r3, r7, r4
 801465a:	2200      	movs	r2, #0
 801465c:	701a      	strb	r2, [r3, #0]
  {
    OS_CREATE_QUEUE(CADQueueId, "QCAD", USBPD_PORT_COUNT, OS_ELEMENT_SIZE);
 801465e:	2200      	movs	r2, #0
 8014660:	2102      	movs	r1, #2
 8014662:	2001      	movs	r0, #1
 8014664:	f7fd fa56 	bl	8011b14 <osMessageQueueNew>
 8014668:	0002      	movs	r2, r0
 801466a:	4b32      	ldr	r3, [pc, #200]	; (8014734 <USBPD_DPM_InitOS+0xe4>)
 801466c:	601a      	str	r2, [r3, #0]
    OS_DEFINE_TASK(CAD, USBPD_CAD_Task, OS_CAD_PRIORITY, OS_CAD_STACK_SIZE, NULL);
    OS_CREATE_TASK(CADThread, CAD, USBPD_CAD_Task,  OS_CAD_PRIORITY, OS_CAD_STACK_SIZE, (int)NULL);
 801466e:	1d3b      	adds	r3, r7, #4
 8014670:	0018      	movs	r0, r3
 8014672:	2324      	movs	r3, #36	; 0x24
 8014674:	001a      	movs	r2, r3
 8014676:	2100      	movs	r1, #0
 8014678:	f007 fed0 	bl	801c41c <memset>
 801467c:	1d3b      	adds	r3, r7, #4
 801467e:	4a2e      	ldr	r2, [pc, #184]	; (8014738 <USBPD_DPM_InitOS+0xe8>)
 8014680:	601a      	str	r2, [r3, #0]
 8014682:	1d3b      	adds	r3, r7, #4
 8014684:	2296      	movs	r2, #150	; 0x96
 8014686:	00d2      	lsls	r2, r2, #3
 8014688:	615a      	str	r2, [r3, #20]
 801468a:	1d3b      	adds	r3, r7, #4
 801468c:	2230      	movs	r2, #48	; 0x30
 801468e:	619a      	str	r2, [r3, #24]
 8014690:	1d3a      	adds	r2, r7, #4
 8014692:	4b2a      	ldr	r3, [pc, #168]	; (801473c <USBPD_DPM_InitOS+0xec>)
 8014694:	2100      	movs	r1, #0
 8014696:	0018      	movs	r0, r3
 8014698:	f7fd f93a 	bl	8011910 <osThreadNew>
 801469c:	0002      	movs	r2, r0
 801469e:	4b28      	ldr	r3, [pc, #160]	; (8014740 <USBPD_DPM_InitOS+0xf0>)
 80146a0:	601a      	str	r2, [r3, #0]
 80146a2:	4b27      	ldr	r3, [pc, #156]	; (8014740 <USBPD_DPM_InitOS+0xf0>)
 80146a4:	681b      	ldr	r3, [r3, #0]
 80146a6:	2b00      	cmp	r3, #0
 80146a8:	d103      	bne.n	80146b2 <USBPD_DPM_InitOS+0x62>
 80146aa:	193b      	adds	r3, r7, r4
 80146ac:	2202      	movs	r2, #2
 80146ae:	701a      	strb	r2, [r3, #0]
 80146b0:	e039      	b.n	8014726 <USBPD_DPM_InitOS+0xd6>
  }

  /* Create the queue corresponding to PE task */
  for (uint32_t index = 0; index < USBPD_PORT_COUNT; index++)
 80146b2:	2300      	movs	r3, #0
 80146b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80146b6:	e032      	b.n	801471e <USBPD_DPM_InitOS+0xce>
  {
    OS_CREATE_QUEUE(PEQueueId[index], "QPE", 1, OS_ELEMENT_SIZE);
 80146b8:	2200      	movs	r2, #0
 80146ba:	2102      	movs	r1, #2
 80146bc:	2001      	movs	r0, #1
 80146be:	f7fd fa29 	bl	8011b14 <osMessageQueueNew>
 80146c2:	0001      	movs	r1, r0
 80146c4:	4b1f      	ldr	r3, [pc, #124]	; (8014744 <USBPD_DPM_InitOS+0xf4>)
 80146c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80146c8:	0092      	lsls	r2, r2, #2
 80146ca:	50d1      	str	r1, [r2, r3]

    if (index == USBPD_PORT_0)
 80146cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d122      	bne.n	8014718 <USBPD_DPM_InitOS+0xc8>
    {
      /* Tasks definition */
      OS_DEFINE_TASK(PE_0, USBPD_PE_Task, OS_PE_PRIORITY,  OS_PE_STACK_SIZE,  USBPD_PORT_0);
      OS_CREATE_TASK(DPM_PEThreadId_Table[USBPD_PORT_0], PE_0, USBPD_PE_Task,
 80146d2:	1d3b      	adds	r3, r7, #4
 80146d4:	0018      	movs	r0, r3
 80146d6:	2324      	movs	r3, #36	; 0x24
 80146d8:	001a      	movs	r2, r3
 80146da:	2100      	movs	r1, #0
 80146dc:	f007 fe9e 	bl	801c41c <memset>
 80146e0:	1d3b      	adds	r3, r7, #4
 80146e2:	4a19      	ldr	r2, [pc, #100]	; (8014748 <USBPD_DPM_InitOS+0xf8>)
 80146e4:	601a      	str	r2, [r3, #0]
 80146e6:	1d3b      	adds	r3, r7, #4
 80146e8:	22af      	movs	r2, #175	; 0xaf
 80146ea:	00d2      	lsls	r2, r2, #3
 80146ec:	615a      	str	r2, [r3, #20]
 80146ee:	1d3b      	adds	r3, r7, #4
 80146f0:	2220      	movs	r2, #32
 80146f2:	619a      	str	r2, [r3, #24]
 80146f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80146f6:	1d3a      	adds	r2, r7, #4
 80146f8:	4b14      	ldr	r3, [pc, #80]	; (801474c <USBPD_DPM_InitOS+0xfc>)
 80146fa:	0018      	movs	r0, r3
 80146fc:	f7fd f908 	bl	8011910 <osThreadNew>
 8014700:	0002      	movs	r2, r0
 8014702:	4b13      	ldr	r3, [pc, #76]	; (8014750 <USBPD_DPM_InitOS+0x100>)
 8014704:	601a      	str	r2, [r3, #0]
 8014706:	4b12      	ldr	r3, [pc, #72]	; (8014750 <USBPD_DPM_InitOS+0x100>)
 8014708:	681b      	ldr	r3, [r3, #0]
 801470a:	2b00      	cmp	r3, #0
 801470c:	d104      	bne.n	8014718 <USBPD_DPM_InitOS+0xc8>
 801470e:	232f      	movs	r3, #47	; 0x2f
 8014710:	18fb      	adds	r3, r7, r3
 8014712:	2202      	movs	r2, #2
 8014714:	701a      	strb	r2, [r3, #0]
 8014716:	e006      	b.n	8014726 <USBPD_DPM_InitOS+0xd6>
  for (uint32_t index = 0; index < USBPD_PORT_COUNT; index++)
 8014718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801471a:	3301      	adds	r3, #1
 801471c:	62bb      	str	r3, [r7, #40]	; 0x28
 801471e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014720:	2b00      	cmp	r3, #0
 8014722:	d0c9      	beq.n	80146b8 <USBPD_DPM_InitOS+0x68>
      OS_CREATE_TASK(DPM_PEThreadId_Table[USBPD_PORT_1], PE_1, USBPD_PE_Task,
                     OS_PE_PRIORITY, OS_PE_STACK_SIZE, (int)index);
    }
#endif /* USBPD_PORT_COUNT > 1*/
  }
error:
 8014724:	46c0      	nop			; (mov r8, r8)

  return _retr;
 8014726:	232f      	movs	r3, #47	; 0x2f
 8014728:	18fb      	adds	r3, r7, r3
 801472a:	781b      	ldrb	r3, [r3, #0]
}
 801472c:	0018      	movs	r0, r3
 801472e:	46bd      	mov	sp, r7
 8014730:	b00d      	add	sp, #52	; 0x34
 8014732:	bd90      	pop	{r4, r7, pc}
 8014734:	20002dd4 	.word	0x20002dd4
 8014738:	0801cdd4 	.word	0x0801cdd4
 801473c:	08014849 	.word	0x08014849
 8014740:	20002dd8 	.word	0x20002dd8
 8014744:	20002ddc 	.word	0x20002ddc
 8014748:	0801cdd8 	.word	0x0801cdd8
 801474c:	080147e5 	.word	0x080147e5
 8014750:	20002dd0 	.word	0x20002dd0

08014754 <USBPD_DPM_TimerCounter>:
/**
  * @brief  Initialize DPM (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
void USBPD_DPM_TimerCounter(void)
{
 8014754:	b580      	push	{r7, lr}
 8014756:	af00      	add	r7, sp, #0
  /* Call PE/PRL timers functions only if DPM is initialized */
  if (USBPD_TRUE == DPM_Params[USBPD_PORT_0].DPM_Initialized)
 8014758:	4b09      	ldr	r3, [pc, #36]	; (8014780 <USBPD_DPM_TimerCounter+0x2c>)
 801475a:	785b      	ldrb	r3, [r3, #1]
 801475c:	2208      	movs	r2, #8
 801475e:	4013      	ands	r3, r2
 8014760:	b2db      	uxtb	r3, r3
 8014762:	2b00      	cmp	r3, #0
 8014764:	d008      	beq.n	8014778 <USBPD_DPM_TimerCounter+0x24>
  {
    USBPD_DPM_UserTimerCounter(USBPD_PORT_0);
 8014766:	2000      	movs	r0, #0
 8014768:	f000 fa6a 	bl	8014c40 <USBPD_DPM_UserTimerCounter>
    USBPD_PE_TimerCounter(USBPD_PORT_0);
 801476c:	2000      	movs	r0, #0
 801476e:	f7eb fe06 	bl	800037e <USBPD_PE_TimerCounter>
    USBPD_PRL_TimerCounter(USBPD_PORT_0);
 8014772:	2000      	movs	r0, #0
 8014774:	f7f0 ff58 	bl	8005628 <USBPD_PRL_TimerCounter>
    USBPD_PE_TimerCounter(USBPD_PORT_1);
    USBPD_PRL_TimerCounter(USBPD_PORT_1);
  }
#endif /* USBPD_PORT_COUNT == 2 */

}
 8014778:	46c0      	nop			; (mov r8, r8)
 801477a:	46bd      	mov	sp, r7
 801477c:	bd80      	pop	{r7, pc}
 801477e:	46c0      	nop			; (mov r8, r8)
 8014780:	20002de0 	.word	0x20002de0

08014784 <USBPD_PE_TaskWakeUp>:
  * @brief  WakeUp PE task
  * @param  PortNum port number
  * @retval None
  */
static void USBPD_PE_TaskWakeUp(uint8_t PortNum)
{
 8014784:	b580      	push	{r7, lr}
 8014786:	b084      	sub	sp, #16
 8014788:	af00      	add	r7, sp, #0
 801478a:	0002      	movs	r2, r0
 801478c:	1dfb      	adds	r3, r7, #7
 801478e:	701a      	strb	r2, [r3, #0]
  OS_PUT_MESSAGE_QUEUE(PEQueueId[PortNum], 0xFFFFU, 0U);
 8014790:	4b08      	ldr	r3, [pc, #32]	; (80147b4 <USBPD_PE_TaskWakeUp+0x30>)
 8014792:	60fb      	str	r3, [r7, #12]
 8014794:	1dfb      	adds	r3, r7, #7
 8014796:	781a      	ldrb	r2, [r3, #0]
 8014798:	4b07      	ldr	r3, [pc, #28]	; (80147b8 <USBPD_PE_TaskWakeUp+0x34>)
 801479a:	0092      	lsls	r2, r2, #2
 801479c:	58d0      	ldr	r0, [r2, r3]
 801479e:	230c      	movs	r3, #12
 80147a0:	18f9      	adds	r1, r7, r3
 80147a2:	2300      	movs	r3, #0
 80147a4:	2200      	movs	r2, #0
 80147a6:	f7fd fa2f 	bl	8011c08 <osMessageQueuePut>
}
 80147aa:	46c0      	nop			; (mov r8, r8)
 80147ac:	46bd      	mov	sp, r7
 80147ae:	b004      	add	sp, #16
 80147b0:	bd80      	pop	{r7, pc}
 80147b2:	46c0      	nop			; (mov r8, r8)
 80147b4:	0000ffff 	.word	0x0000ffff
 80147b8:	20002ddc 	.word	0x20002ddc

080147bc <USBPD_DPM_CADTaskWakeUp>:
/**
  * @brief  WakeUp CAD task
  * @retval None
  */
static void USBPD_DPM_CADTaskWakeUp(void)
{
 80147bc:	b580      	push	{r7, lr}
 80147be:	b082      	sub	sp, #8
 80147c0:	af00      	add	r7, sp, #0
  OS_PUT_MESSAGE_QUEUE(CADQueueId, 0xFFFF, 0);
 80147c2:	4b06      	ldr	r3, [pc, #24]	; (80147dc <USBPD_DPM_CADTaskWakeUp+0x20>)
 80147c4:	607b      	str	r3, [r7, #4]
 80147c6:	4b06      	ldr	r3, [pc, #24]	; (80147e0 <USBPD_DPM_CADTaskWakeUp+0x24>)
 80147c8:	6818      	ldr	r0, [r3, #0]
 80147ca:	1d39      	adds	r1, r7, #4
 80147cc:	2300      	movs	r3, #0
 80147ce:	2200      	movs	r2, #0
 80147d0:	f7fd fa1a 	bl	8011c08 <osMessageQueuePut>
}
 80147d4:	46c0      	nop			; (mov r8, r8)
 80147d6:	46bd      	mov	sp, r7
 80147d8:	b002      	add	sp, #8
 80147da:	bd80      	pop	{r7, pc}
 80147dc:	0000ffff 	.word	0x0000ffff
 80147e0:	20002dd4 	.word	0x20002dd4

080147e4 <USBPD_PE_Task>:
  * @brief  Main task for PE layer
  * @param  argument Not used
  * @retval None
  */
DEF_TASK_FUNCTION(USBPD_PE_Task)
{
 80147e4:	b590      	push	{r4, r7, lr}
 80147e6:	b087      	sub	sp, #28
 80147e8:	af00      	add	r7, sp, #0
 80147ea:	6078      	str	r0, [r7, #4]
  uint8_t _port = (uint32_t)argument;
 80147ec:	687a      	ldr	r2, [r7, #4]
 80147ee:	2317      	movs	r3, #23
 80147f0:	18fb      	adds	r3, r7, r3
 80147f2:	701a      	strb	r2, [r3, #0]
  UTIL_LPM_SetOffMode(0 == _port ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

  for (;;)
  {
    if (DPM_Params[_port].PE_IsConnected == USBPD_FALSE)
 80147f4:	2317      	movs	r3, #23
 80147f6:	18fb      	adds	r3, r7, r3
 80147f8:	781b      	ldrb	r3, [r3, #0]
 80147fa:	4a11      	ldr	r2, [pc, #68]	; (8014840 <USBPD_PE_Task+0x5c>)
 80147fc:	009b      	lsls	r3, r3, #2
 80147fe:	18d3      	adds	r3, r2, r3
 8014800:	785b      	ldrb	r3, [r3, #1]
 8014802:	06db      	lsls	r3, r3, #27
 8014804:	0fdb      	lsrs	r3, r3, #31
 8014806:	b2db      	uxtb	r3, r3
 8014808:	2b00      	cmp	r3, #0
 801480a:	d105      	bne.n	8014818 <USBPD_PE_Task+0x34>
    {
      /* if the port is no more connected, suspend the PE thread */
      OS_TASK_SUSPEND(OS_TASK_GETID());
 801480c:	f7fd f916 	bl	8011a3c <osThreadGetId>
 8014810:	0003      	movs	r3, r0
 8014812:	0018      	movs	r0, r3
 8014814:	f7fd f91e 	bl	8011a54 <osThreadSuspend>
    }

    _timing = USBPD_PE_StateMachine_SNK(_port);
 8014818:	2417      	movs	r4, #23
 801481a:	193b      	adds	r3, r7, r4
 801481c:	781b      	ldrb	r3, [r3, #0]
 801481e:	0018      	movs	r0, r3
 8014820:	f7ed fb02 	bl	8001e28 <USBPD_PE_StateMachine_SNK>
 8014824:	0003      	movs	r3, r0
 8014826:	613b      	str	r3, [r7, #16]
 /* _DRP || ( _SRC && _SNK) */

    OS_GETMESSAGE_QUEUE(PEQueueId[_port], _timing);
 8014828:	193b      	adds	r3, r7, r4
 801482a:	781a      	ldrb	r2, [r3, #0]
 801482c:	4b05      	ldr	r3, [pc, #20]	; (8014844 <USBPD_PE_Task+0x60>)
 801482e:	0092      	lsls	r2, r2, #2
 8014830:	58d0      	ldr	r0, [r2, r3]
 8014832:	693b      	ldr	r3, [r7, #16]
 8014834:	220c      	movs	r2, #12
 8014836:	18b9      	adds	r1, r7, r2
 8014838:	2200      	movs	r2, #0
 801483a:	f7fd fa41 	bl	8011cc0 <osMessageQueueGet>
    if (DPM_Params[_port].PE_IsConnected == USBPD_FALSE)
 801483e:	e7d9      	b.n	80147f4 <USBPD_PE_Task+0x10>
 8014840:	20002de0 	.word	0x20002de0
 8014844:	20002ddc 	.word	0x20002ddc

08014848 <USBPD_CAD_Task>:
  * @brief  Main task for CAD layer
  * @param  argument Not used
  * @retval None
  */
DEF_TASK_FUNCTION(USBPD_CAD_Task)
{
 8014848:	b580      	push	{r7, lr}
 801484a:	b084      	sub	sp, #16
 801484c:	af00      	add	r7, sp, #0
 801484e:	6078      	str	r0, [r7, #4]
#ifdef _LOW_POWER
  UTIL_LPM_SetOffMode(LPM_CAD, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
  for (;;)
  {
    _timing = USBPD_CAD_Process();
 8014850:	f7eb fc8e 	bl	8000170 <USBPD_CAD_Process>
 8014854:	0003      	movs	r3, r0
 8014856:	60fb      	str	r3, [r7, #12]
    OS_GETMESSAGE_QUEUE(CADQueueId, _timing);
 8014858:	4b04      	ldr	r3, [pc, #16]	; (801486c <USBPD_CAD_Task+0x24>)
 801485a:	6818      	ldr	r0, [r3, #0]
 801485c:	68fb      	ldr	r3, [r7, #12]
 801485e:	2208      	movs	r2, #8
 8014860:	18b9      	adds	r1, r7, r2
 8014862:	2200      	movs	r2, #0
 8014864:	f7fd fa2c 	bl	8011cc0 <osMessageQueueGet>
    _timing = USBPD_CAD_Process();
 8014868:	e7f2      	b.n	8014850 <USBPD_CAD_Task+0x8>
 801486a:	46c0      	nop			; (mov r8, r8)
 801486c:	20002dd4 	.word	0x20002dd4

08014870 <USBPD_DPM_CADCallback>:
  * @param  State     CAD state
  * @param  Cc        The Communication Channel for the USBPD communication
  * @retval None
  */
void USBPD_DPM_CADCallback(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 8014870:	b580      	push	{r7, lr}
 8014872:	b086      	sub	sp, #24
 8014874:	af02      	add	r7, sp, #8
 8014876:	603a      	str	r2, [r7, #0]
 8014878:	1dfb      	adds	r3, r7, #7
 801487a:	1c02      	adds	r2, r0, #0
 801487c:	701a      	strb	r2, [r3, #0]
 801487e:	1dbb      	adds	r3, r7, #6
 8014880:	1c0a      	adds	r2, r1, #0
 8014882:	701a      	strb	r2, [r3, #0]
  USBPD_TRACE_Add(USBPD_TRACE_CADEVENT, PortNum, (uint8_t)State, NULL, 0);
 8014884:	1dbb      	adds	r3, r7, #6
 8014886:	781a      	ldrb	r2, [r3, #0]
 8014888:	1dfb      	adds	r3, r7, #7
 801488a:	7819      	ldrb	r1, [r3, #0]
 801488c:	2300      	movs	r3, #0
 801488e:	9300      	str	r3, [sp, #0]
 8014890:	2300      	movs	r3, #0
 8014892:	2003      	movs	r0, #3
 8014894:	f7f9 ffa4 	bl	800e7e0 <USBPD_TRACE_Add>
 /* _TRACE */
  (void)(Cc);
  switch (State)
 8014898:	1dbb      	adds	r3, r7, #6
 801489a:	781b      	ldrb	r3, [r3, #0]
 801489c:	2b04      	cmp	r3, #4
 801489e:	d009      	beq.n	80148b4 <USBPD_DPM_CADCallback+0x44>
 80148a0:	dd00      	ble.n	80148a4 <USBPD_DPM_CADCallback+0x34>
 80148a2:	e06f      	b.n	8014984 <USBPD_DPM_CADCallback+0x114>
 80148a4:	2b03      	cmp	r3, #3
 80148a6:	d01d      	beq.n	80148e4 <USBPD_DPM_CADCallback+0x74>
 80148a8:	dc6c      	bgt.n	8014984 <USBPD_DPM_CADCallback+0x114>
 80148aa:	2b01      	cmp	r3, #1
 80148ac:	d01a      	beq.n	80148e4 <USBPD_DPM_CADCallback+0x74>
 80148ae:	2b02      	cmp	r3, #2
 80148b0:	d00c      	beq.n	80148cc <USBPD_DPM_CADCallback+0x5c>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
      break;
    }
    default :
      /* nothing to do */
      break;
 80148b2:	e067      	b.n	8014984 <USBPD_DPM_CADCallback+0x114>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTEMC);
 80148b4:	1dfb      	adds	r3, r7, #7
 80148b6:	781b      	ldrb	r3, [r3, #0]
 80148b8:	2104      	movs	r1, #4
 80148ba:	0018      	movs	r0, r3
 80148bc:	f000 f966 	bl	8014b8c <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 80148c0:	1dfb      	adds	r3, r7, #7
 80148c2:	781b      	ldrb	r3, [r3, #0]
 80148c4:	0018      	movs	r0, r3
 80148c6:	f000 f867 	bl	8014998 <DPM_StartPETask>
      break;
 80148ca:	e05c      	b.n	8014986 <USBPD_DPM_CADCallback+0x116>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTACHED);
 80148cc:	1dfb      	adds	r3, r7, #7
 80148ce:	781b      	ldrb	r3, [r3, #0]
 80148d0:	2102      	movs	r1, #2
 80148d2:	0018      	movs	r0, r3
 80148d4:	f000 f95a 	bl	8014b8c <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 80148d8:	1dfb      	adds	r3, r7, #7
 80148da:	781b      	ldrb	r3, [r3, #0]
 80148dc:	0018      	movs	r0, r3
 80148de:	f000 f85b 	bl	8014998 <DPM_StartPETask>
      break;
 80148e2:	e050      	b.n	8014986 <USBPD_DPM_CADCallback+0x116>
      uint8_t _timeout = 0;
 80148e4:	230f      	movs	r3, #15
 80148e6:	18fb      	adds	r3, r7, r3
 80148e8:	2200      	movs	r2, #0
 80148ea:	701a      	strb	r2, [r3, #0]
      USBPD_PE_TaskWakeUp(PortNum);
 80148ec:	1dfb      	adds	r3, r7, #7
 80148ee:	781b      	ldrb	r3, [r3, #0]
 80148f0:	0018      	movs	r0, r3
 80148f2:	f7ff ff47 	bl	8014784 <USBPD_PE_TaskWakeUp>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 80148f6:	e015      	b.n	8014924 <USBPD_DPM_CADCallback+0xb4>
        (void)OS_DELAY(1);
 80148f8:	2001      	movs	r0, #1
 80148fa:	f7fd f8ef 	bl	8011adc <osDelay>
        _timeout++;
 80148fe:	210f      	movs	r1, #15
 8014900:	187b      	adds	r3, r7, r1
 8014902:	781a      	ldrb	r2, [r3, #0]
 8014904:	187b      	adds	r3, r7, r1
 8014906:	3201      	adds	r2, #1
 8014908:	701a      	strb	r2, [r3, #0]
        if (_timeout > 30u)
 801490a:	187b      	adds	r3, r7, r1
 801490c:	781b      	ldrb	r3, [r3, #0]
 801490e:	2b1e      	cmp	r3, #30
 8014910:	d908      	bls.n	8014924 <USBPD_DPM_CADCallback+0xb4>
          (void)OS_TASK_SUSPEND(DPM_PEThreadId_Table[PortNum]);
 8014912:	1dfb      	adds	r3, r7, #7
 8014914:	781a      	ldrb	r2, [r3, #0]
 8014916:	4b1e      	ldr	r3, [pc, #120]	; (8014990 <USBPD_DPM_CADCallback+0x120>)
 8014918:	0092      	lsls	r2, r2, #2
 801491a:	58d3      	ldr	r3, [r2, r3]
 801491c:	0018      	movs	r0, r3
 801491e:	f7fd f899 	bl	8011a54 <osThreadSuspend>
          break;
 8014922:	e00a      	b.n	801493a <USBPD_DPM_CADCallback+0xca>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 8014924:	1dfb      	adds	r3, r7, #7
 8014926:	781a      	ldrb	r2, [r3, #0]
 8014928:	4b19      	ldr	r3, [pc, #100]	; (8014990 <USBPD_DPM_CADCallback+0x120>)
 801492a:	0092      	lsls	r2, r2, #2
 801492c:	58d3      	ldr	r3, [r2, r3]
 801492e:	0018      	movs	r0, r3
 8014930:	f7fe f97a 	bl	8012c28 <eTaskGetState>
 8014934:	0003      	movs	r3, r0
 8014936:	2b03      	cmp	r3, #3
 8014938:	d1de      	bne.n	80148f8 <USBPD_DPM_CADCallback+0x88>
      USBPD_PE_StateMachine_Stop(PortNum);
 801493a:	1dfb      	adds	r3, r7, #7
 801493c:	781b      	ldrb	r3, [r3, #0]
 801493e:	0018      	movs	r0, r3
 8014940:	f7eb fd8b 	bl	800045a <USBPD_PE_StateMachine_Stop>
      DPM_Params[PortNum].PE_SwapOngoing = USBPD_FALSE;
 8014944:	1dfb      	adds	r3, r7, #7
 8014946:	781a      	ldrb	r2, [r3, #0]
 8014948:	4b12      	ldr	r3, [pc, #72]	; (8014994 <USBPD_DPM_CADCallback+0x124>)
 801494a:	0092      	lsls	r2, r2, #2
 801494c:	5cd1      	ldrb	r1, [r2, r3]
 801494e:	2010      	movs	r0, #16
 8014950:	4381      	bics	r1, r0
 8014952:	54d1      	strb	r1, [r2, r3]
      DPM_Params[PortNum].PE_Power   = USBPD_POWER_NO;
 8014954:	1dfb      	adds	r3, r7, #7
 8014956:	781b      	ldrb	r3, [r3, #0]
 8014958:	4a0e      	ldr	r2, [pc, #56]	; (8014994 <USBPD_DPM_CADCallback+0x124>)
 801495a:	009b      	lsls	r3, r3, #2
 801495c:	18d3      	adds	r3, r2, r3
 801495e:	785a      	ldrb	r2, [r3, #1]
 8014960:	2107      	movs	r1, #7
 8014962:	438a      	bics	r2, r1
 8014964:	705a      	strb	r2, [r3, #1]
      USBPD_DPM_UserCableDetection(PortNum, State);
 8014966:	1dbb      	adds	r3, r7, #6
 8014968:	781a      	ldrb	r2, [r3, #0]
 801496a:	1dfb      	adds	r3, r7, #7
 801496c:	781b      	ldrb	r3, [r3, #0]
 801496e:	0011      	movs	r1, r2
 8014970:	0018      	movs	r0, r3
 8014972:	f000 f90b 	bl	8014b8c <USBPD_DPM_UserCableDetection>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
 8014976:	1dfb      	adds	r3, r7, #7
 8014978:	781b      	ldrb	r3, [r3, #0]
 801497a:	2169      	movs	r1, #105	; 0x69
 801497c:	0018      	movs	r0, r3
 801497e:	f000 f969 	bl	8014c54 <USBPD_DPM_Notification>
      break;
 8014982:	e000      	b.n	8014986 <USBPD_DPM_CADCallback+0x116>
      break;
 8014984:	46c0      	nop			; (mov r8, r8)
  }
}
 8014986:	46c0      	nop			; (mov r8, r8)
 8014988:	46bd      	mov	sp, r7
 801498a:	b004      	add	sp, #16
 801498c:	bd80      	pop	{r7, pc}
 801498e:	46c0      	nop			; (mov r8, r8)
 8014990:	20002dd0 	.word	0x20002dd0
 8014994:	20002de0 	.word	0x20002de0

08014998 <DPM_StartPETask>:

static void DPM_StartPETask(uint8_t PortNum)
{
 8014998:	b580      	push	{r7, lr}
 801499a:	b082      	sub	sp, #8
 801499c:	af00      	add	r7, sp, #0
 801499e:	0002      	movs	r2, r0
 80149a0:	1dfb      	adds	r3, r7, #7
 80149a2:	701a      	strb	r2, [r3, #0]
  USBPD_PE_StateMachine_Reset(PortNum);
 80149a4:	1dfb      	adds	r3, r7, #7
 80149a6:	781b      	ldrb	r3, [r3, #0]
 80149a8:	0018      	movs	r0, r3
 80149aa:	f7eb fd50 	bl	800044e <USBPD_PE_StateMachine_Reset>
  /* Resume the PE task */
  switch (PortNum)
 80149ae:	1dfb      	adds	r3, r7, #7
 80149b0:	781b      	ldrb	r3, [r3, #0]
 80149b2:	2b01      	cmp	r3, #1
 80149b4:	d808      	bhi.n	80149c8 <DPM_StartPETask+0x30>
  {
    case USBPD_PORT_0:
    case USBPD_PORT_1:
    {
      OS_TASK_RESUME(DPM_PEThreadId_Table[PortNum]);
 80149b6:	1dfb      	adds	r3, r7, #7
 80149b8:	781a      	ldrb	r2, [r3, #0]
 80149ba:	4b0a      	ldr	r3, [pc, #40]	; (80149e4 <DPM_StartPETask+0x4c>)
 80149bc:	0092      	lsls	r2, r2, #2
 80149be:	58d3      	ldr	r3, [r2, r3]
 80149c0:	0018      	movs	r0, r3
 80149c2:	f7fd f869 	bl	8011a98 <osThreadResume>
      break;
 80149c6:	e002      	b.n	80149ce <DPM_StartPETask+0x36>
    }
    default :
    {
      USBPD_DPM_ErrorHandler();
 80149c8:	f000 f80e 	bl	80149e8 <USBPD_DPM_ErrorHandler>
      break;
 80149cc:	46c0      	nop			; (mov r8, r8)
    }
  }
 /* _RTOS || THREADX */
  USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_START);
 80149ce:	1dfb      	adds	r3, r7, #7
 80149d0:	781b      	ldrb	r3, [r3, #0]
 80149d2:	2168      	movs	r1, #104	; 0x68
 80149d4:	0018      	movs	r0, r3
 80149d6:	f000 f93d 	bl	8014c54 <USBPD_DPM_Notification>
}
 80149da:	46c0      	nop			; (mov r8, r8)
 80149dc:	46bd      	mov	sp, r7
 80149de:	b002      	add	sp, #8
 80149e0:	bd80      	pop	{r7, pc}
 80149e2:	46c0      	nop			; (mov r8, r8)
 80149e4:	20002dd0 	.word	0x20002dd0

080149e8 <USBPD_DPM_ErrorHandler>:
 /* USBPDCORE_LIB_NO_PD */

__WEAK void USBPD_DPM_ErrorHandler(void)
{
 80149e8:	b580      	push	{r7, lr}
 80149ea:	af00      	add	r7, sp, #0
  /* This function is called to block application execution
     in case of an unexpected behavior
     another solution could be to reset application */
  while (1u == 1u) {};
 80149ec:	e7fe      	b.n	80149ec <USBPD_DPM_ErrorHandler+0x4>
	...

080149f0 <USBPD_PWR_IF_SupplyReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_PWR_IF_SupplyReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 80149f0:	b580      	push	{r7, lr}
 80149f2:	b084      	sub	sp, #16
 80149f4:	af00      	add	r7, sp, #0
 80149f6:	0002      	movs	r2, r0
 80149f8:	1dfb      	adds	r3, r7, #7
 80149fa:	701a      	strb	r2, [r3, #0]
 80149fc:	1dbb      	adds	r3, r7, #6
 80149fe:	1c0a      	adds	r2, r1, #0
 8014a00:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_SupplyReady */
  USBPD_StatusTypeDef status = USBPD_ERROR;
 8014a02:	230f      	movs	r3, #15
 8014a04:	18fb      	adds	r3, r7, r3
 8014a06:	2202      	movs	r2, #2
 8014a08:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;

  /* check for valid port */
  if (!USBPD_PORT_IsValid(PortNum))
 8014a0a:	1dfb      	adds	r3, r7, #7
 8014a0c:	781b      	ldrb	r3, [r3, #0]
 8014a0e:	2b00      	cmp	r3, #0
 8014a10:	d001      	beq.n	8014a16 <USBPD_PWR_IF_SupplyReady+0x26>
  {
    return USBPD_ERROR;
 8014a12:	2302      	movs	r3, #2
 8014a14:	e024      	b.n	8014a60 <USBPD_PWR_IF_SupplyReady+0x70>
  }

  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 8014a16:	1dfb      	adds	r3, r7, #7
 8014a18:	781b      	ldrb	r3, [r3, #0]
 8014a1a:	2208      	movs	r2, #8
 8014a1c:	18ba      	adds	r2, r7, r2
 8014a1e:	0011      	movs	r1, r2
 8014a20:	0018      	movs	r0, r3
 8014a22:	f001 fb39 	bl	8016098 <BSP_USBPD_PWR_VBUSGetVoltage>
  if (USBPD_VSAFE_0V == Vsafe)
 8014a26:	1dbb      	adds	r3, r7, #6
 8014a28:	781b      	ldrb	r3, [r3, #0]
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	d10a      	bne.n	8014a44 <USBPD_PWR_IF_SupplyReady+0x54>
  {
    /* Vsafe0V */
    status = ((_voltage < USBPD_PWR_LOW_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 8014a2e:	68bb      	ldr	r3, [r7, #8]
 8014a30:	4a0d      	ldr	r2, [pc, #52]	; (8014a68 <USBPD_PWR_IF_SupplyReady+0x78>)
 8014a32:	4293      	cmp	r3, r2
 8014a34:	d801      	bhi.n	8014a3a <USBPD_PWR_IF_SupplyReady+0x4a>
 8014a36:	2200      	movs	r2, #0
 8014a38:	e000      	b.n	8014a3c <USBPD_PWR_IF_SupplyReady+0x4c>
 8014a3a:	2202      	movs	r2, #2
 8014a3c:	230f      	movs	r3, #15
 8014a3e:	18fb      	adds	r3, r7, r3
 8014a40:	701a      	strb	r2, [r3, #0]
 8014a42:	e00a      	b.n	8014a5a <USBPD_PWR_IF_SupplyReady+0x6a>
  }
  else
  {
    /* Vsafe5V */
    status = ((_voltage > USBPD_PWR_HIGH_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 8014a44:	68ba      	ldr	r2, [r7, #8]
 8014a46:	23af      	movs	r3, #175	; 0xaf
 8014a48:	011b      	lsls	r3, r3, #4
 8014a4a:	429a      	cmp	r2, r3
 8014a4c:	d901      	bls.n	8014a52 <USBPD_PWR_IF_SupplyReady+0x62>
 8014a4e:	2200      	movs	r2, #0
 8014a50:	e000      	b.n	8014a54 <USBPD_PWR_IF_SupplyReady+0x64>
 8014a52:	2202      	movs	r2, #2
 8014a54:	230f      	movs	r3, #15
 8014a56:	18fb      	adds	r3, r7, r3
 8014a58:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8014a5a:	230f      	movs	r3, #15
 8014a5c:	18fb      	adds	r3, r7, r3
 8014a5e:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_SupplyReady */
}
 8014a60:	0018      	movs	r0, r3
 8014a62:	46bd      	mov	sp, r7
 8014a64:	b004      	add	sp, #16
 8014a66:	bd80      	pop	{r7, pc}
 8014a68:	000002ed 	.word	0x000002ed

08014a6c <USBPD_PWR_IF_GetPortPDOs>:
  * @param  Ptr Pointer on address where PDO values should be written (u8 pointer)
  * @param  Size Pointer on nb of u32 written by PWR_IF (nb of PDOs)
  * @retval None
  */
void USBPD_PWR_IF_GetPortPDOs(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 8014a6c:	b580      	push	{r7, lr}
 8014a6e:	b084      	sub	sp, #16
 8014a70:	af00      	add	r7, sp, #0
 8014a72:	60ba      	str	r2, [r7, #8]
 8014a74:	607b      	str	r3, [r7, #4]
 8014a76:	230f      	movs	r3, #15
 8014a78:	18fb      	adds	r3, r7, r3
 8014a7a:	1c02      	adds	r2, r0, #0
 8014a7c:	701a      	strb	r2, [r3, #0]
 8014a7e:	230e      	movs	r3, #14
 8014a80:	18fb      	adds	r3, r7, r3
 8014a82:	1c0a      	adds	r2, r1, #0
 8014a84:	701a      	strb	r2, [r3, #0]
    {
      *Size = USBPD_NbPDO[0];
 8014a86:	4b08      	ldr	r3, [pc, #32]	; (8014aa8 <USBPD_PWR_IF_GetPortPDOs+0x3c>)
 8014a88:	781b      	ldrb	r3, [r3, #0]
 8014a8a:	001a      	movs	r2, r3
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	601a      	str	r2, [r3, #0]
      memcpy(Ptr,PORT0_PDO_ListSNK, sizeof(uint32_t) * USBPD_NbPDO[0]);
 8014a90:	4b05      	ldr	r3, [pc, #20]	; (8014aa8 <USBPD_PWR_IF_GetPortPDOs+0x3c>)
 8014a92:	781b      	ldrb	r3, [r3, #0]
 8014a94:	009a      	lsls	r2, r3, #2
 8014a96:	4905      	ldr	r1, [pc, #20]	; (8014aac <USBPD_PWR_IF_GetPortPDOs+0x40>)
 8014a98:	68bb      	ldr	r3, [r7, #8]
 8014a9a:	0018      	movs	r0, r3
 8014a9c:	f007 fd72 	bl	801c584 <memcpy>
    }
/* USER CODE BEGIN USBPD_PWR_IF_GetPortPDOs */

/* USER CODE END USBPD_PWR_IF_GetPortPDOs */
}
 8014aa0:	46c0      	nop			; (mov r8, r8)
 8014aa2:	46bd      	mov	sp, r7
 8014aa4:	b004      	add	sp, #16
 8014aa6:	bd80      	pop	{r7, pc}
 8014aa8:	200000c4 	.word	0x200000c4
 8014aac:	200000c8 	.word	0x200000c8

08014ab0 <USBPD_PWR_IF_GetVBUSStatus>:
  * @param PortNum Port number
  * @param PowerTypeStatus  Power type status based on @ref USBPD_VBUSPOWER_STATUS
  * @retval UBBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PWR_IF_GetVBUSStatus(uint8_t PortNum, USBPD_VBUSPOWER_STATUS PowerTypeStatus)
{
 8014ab0:	b580      	push	{r7, lr}
 8014ab2:	b084      	sub	sp, #16
 8014ab4:	af00      	add	r7, sp, #0
 8014ab6:	0002      	movs	r2, r0
 8014ab8:	1dfb      	adds	r3, r7, #7
 8014aba:	701a      	strb	r2, [r3, #0]
 8014abc:	1dbb      	adds	r3, r7, #6
 8014abe:	1c0a      	adds	r2, r1, #0
 8014ac0:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_GetVBUSStatus */
  uint8_t _status = USBPD_FALSE;
 8014ac2:	230f      	movs	r3, #15
 8014ac4:	18fb      	adds	r3, r7, r3
 8014ac6:	2200      	movs	r2, #0
 8014ac8:	701a      	strb	r2, [r3, #0]
  uint32_t _vbus = HW_IF_PWR_GetVoltage(PortNum);
 8014aca:	1dfb      	adds	r3, r7, #7
 8014acc:	781b      	ldrb	r3, [r3, #0]
 8014ace:	0018      	movs	r0, r3
 8014ad0:	f7fc fafc 	bl	80110cc <HW_IF_PWR_GetVoltage>
 8014ad4:	0003      	movs	r3, r0
 8014ad6:	60bb      	str	r3, [r7, #8]

  switch(PowerTypeStatus)
 8014ad8:	1dbb      	adds	r3, r7, #6
 8014ada:	781b      	ldrb	r3, [r3, #0]
 8014adc:	2b02      	cmp	r3, #2
 8014ade:	d018      	beq.n	8014b12 <USBPD_PWR_IF_GetVBUSStatus+0x62>
 8014ae0:	dc21      	bgt.n	8014b26 <USBPD_PWR_IF_GetVBUSStatus+0x76>
 8014ae2:	2b00      	cmp	r3, #0
 8014ae4:	d002      	beq.n	8014aec <USBPD_PWR_IF_GetVBUSStatus+0x3c>
 8014ae6:	2b01      	cmp	r3, #1
 8014ae8:	d009      	beq.n	8014afe <USBPD_PWR_IF_GetVBUSStatus+0x4e>
    break;
  case USBPD_PWR_SNKDETACH:
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
    break;
  default :
    break;
 8014aea:	e01c      	b.n	8014b26 <USBPD_PWR_IF_GetVBUSStatus+0x76>
    if (_vbus < USBPD_PWR_LOW_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8014aec:	68bb      	ldr	r3, [r7, #8]
 8014aee:	4a15      	ldr	r2, [pc, #84]	; (8014b44 <USBPD_PWR_IF_GetVBUSStatus+0x94>)
 8014af0:	4293      	cmp	r3, r2
 8014af2:	d81a      	bhi.n	8014b2a <USBPD_PWR_IF_GetVBUSStatus+0x7a>
 8014af4:	230f      	movs	r3, #15
 8014af6:	18fb      	adds	r3, r7, r3
 8014af8:	2201      	movs	r2, #1
 8014afa:	701a      	strb	r2, [r3, #0]
    break;
 8014afc:	e015      	b.n	8014b2a <USBPD_PWR_IF_GetVBUSStatus+0x7a>
    if (_vbus >= USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8014afe:	68ba      	ldr	r2, [r7, #8]
 8014b00:	23af      	movs	r3, #175	; 0xaf
 8014b02:	011b      	lsls	r3, r3, #4
 8014b04:	429a      	cmp	r2, r3
 8014b06:	d312      	bcc.n	8014b2e <USBPD_PWR_IF_GetVBUSStatus+0x7e>
 8014b08:	230f      	movs	r3, #15
 8014b0a:	18fb      	adds	r3, r7, r3
 8014b0c:	2201      	movs	r2, #1
 8014b0e:	701a      	strb	r2, [r3, #0]
    break;
 8014b10:	e00d      	b.n	8014b2e <USBPD_PWR_IF_GetVBUSStatus+0x7e>
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8014b12:	68ba      	ldr	r2, [r7, #8]
 8014b14:	23af      	movs	r3, #175	; 0xaf
 8014b16:	011b      	lsls	r3, r3, #4
 8014b18:	429a      	cmp	r2, r3
 8014b1a:	d20a      	bcs.n	8014b32 <USBPD_PWR_IF_GetVBUSStatus+0x82>
 8014b1c:	230f      	movs	r3, #15
 8014b1e:	18fb      	adds	r3, r7, r3
 8014b20:	2201      	movs	r2, #1
 8014b22:	701a      	strb	r2, [r3, #0]
    break;
 8014b24:	e005      	b.n	8014b32 <USBPD_PWR_IF_GetVBUSStatus+0x82>
    break;
 8014b26:	46c0      	nop			; (mov r8, r8)
 8014b28:	e004      	b.n	8014b34 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 8014b2a:	46c0      	nop			; (mov r8, r8)
 8014b2c:	e002      	b.n	8014b34 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 8014b2e:	46c0      	nop			; (mov r8, r8)
 8014b30:	e000      	b.n	8014b34 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 8014b32:	46c0      	nop			; (mov r8, r8)
  }
  return _status;
 8014b34:	230f      	movs	r3, #15
 8014b36:	18fb      	adds	r3, r7, r3
 8014b38:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_GetVBUSStatus */
}
 8014b3a:	0018      	movs	r0, r3
 8014b3c:	46bd      	mov	sp, r7
 8014b3e:	b004      	add	sp, #16
 8014b40:	bd80      	pop	{r7, pc}
 8014b42:	46c0      	nop			; (mov r8, r8)
 8014b44:	000002ed 	.word	0x000002ed

08014b48 <USBPD_DPM_UserInit>:
/**
  * @brief  Initialize DPM (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_UserInit(void)
{
 8014b48:	b580      	push	{r7, lr}
 8014b4a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN USBPD_DPM_UserInit */
  /* Demo initialisation */
  DEMO_Init();
 8014b4c:	f7f3 fb12 	bl	8008174 <DEMO_Init>
  {
	return USBPD_ERROR;
  }*/


  return USBPD_OK;
 8014b50:	2300      	movs	r3, #0
/* USER CODE END USBPD_DPM_UserInit */
}
 8014b52:	0018      	movs	r0, r3
 8014b54:	46bd      	mov	sp, r7
 8014b56:	bd80      	pop	{r7, pc}

08014b58 <USBPD_DPM_SetNotification_GUI>:
  * @param  PtrPost       Pointer on function to send GUI notifications
  * @param  PtrSaveInfo   Pointer on function to save information from Port Partner
  * @retval None
  */
void USBPD_DPM_SetNotification_GUI(GUI_NOTIFICATION_FORMAT_SEND PtrFormatSend, GUI_NOTIFICATION_POST PtrPost, GUI_SAVE_INFO PtrSaveInfo)
{
 8014b58:	b580      	push	{r7, lr}
 8014b5a:	b084      	sub	sp, #16
 8014b5c:	af00      	add	r7, sp, #0
 8014b5e:	60f8      	str	r0, [r7, #12]
 8014b60:	60b9      	str	r1, [r7, #8]
 8014b62:	607a      	str	r2, [r7, #4]
  DPM_GUI_PostNotificationMessage   = PtrPost;
 8014b64:	4b06      	ldr	r3, [pc, #24]	; (8014b80 <USBPD_DPM_SetNotification_GUI+0x28>)
 8014b66:	68ba      	ldr	r2, [r7, #8]
 8014b68:	601a      	str	r2, [r3, #0]
  DPM_GUI_FormatAndSendNotification = PtrFormatSend;
 8014b6a:	4b06      	ldr	r3, [pc, #24]	; (8014b84 <USBPD_DPM_SetNotification_GUI+0x2c>)
 8014b6c:	68fa      	ldr	r2, [r7, #12]
 8014b6e:	601a      	str	r2, [r3, #0]
  DPM_GUI_SaveInfo                  = PtrSaveInfo;
 8014b70:	4b05      	ldr	r3, [pc, #20]	; (8014b88 <USBPD_DPM_SetNotification_GUI+0x30>)
 8014b72:	687a      	ldr	r2, [r7, #4]
 8014b74:	601a      	str	r2, [r3, #0]
}
 8014b76:	46c0      	nop			; (mov r8, r8)
 8014b78:	46bd      	mov	sp, r7
 8014b7a:	b004      	add	sp, #16
 8014b7c:	bd80      	pop	{r7, pc}
 8014b7e:	46c0      	nop			; (mov r8, r8)
 8014b80:	20002de4 	.word	0x20002de4
 8014b84:	20002de8 	.word	0x20002de8
 8014b88:	20002dec 	.word	0x20002dec

08014b8c <USBPD_DPM_UserCableDetection>:
  * @param  PortNum The handle of the port
  * @param  State CAD state
  * @retval None
  */
void USBPD_DPM_UserCableDetection(uint8_t PortNum, USBPD_CAD_EVENT State)
{
 8014b8c:	b590      	push	{r4, r7, lr}
 8014b8e:	b093      	sub	sp, #76	; 0x4c
 8014b90:	af02      	add	r7, sp, #8
 8014b92:	0002      	movs	r2, r0
 8014b94:	1dfb      	adds	r3, r7, #7
 8014b96:	701a      	strb	r2, [r3, #0]
 8014b98:	1dbb      	adds	r3, r7, #6
 8014b9a:	1c0a      	adds	r2, r1, #0
 8014b9c:	701a      	strb	r2, [r3, #0]
  switch(State)
 8014b9e:	1dbb      	adds	r3, r7, #6
 8014ba0:	781b      	ldrb	r3, [r3, #0]
 8014ba2:	2b02      	cmp	r3, #2
 8014ba4:	d001      	beq.n	8014baa <USBPD_DPM_UserCableDetection+0x1e>
 8014ba6:	2b04      	cmp	r3, #4
 8014ba8:	d10b      	bne.n	8014bc2 <USBPD_DPM_UserCableDetection+0x36>
  {
  case USBPD_CAD_EVENT_ATTEMC:
  case USBPD_CAD_EVENT_ATTACHED:
    /* Format and send a notification to GUI if enabled */
    if (NULL != DPM_GUI_FormatAndSendNotification)
 8014baa:	4b22      	ldr	r3, [pc, #136]	; (8014c34 <USBPD_DPM_UserCableDetection+0xa8>)
 8014bac:	681b      	ldr	r3, [r3, #0]
 8014bae:	2b00      	cmp	r3, #0
 8014bb0:	d013      	beq.n	8014bda <USBPD_DPM_UserCableDetection+0x4e>
    {
      DPM_GUI_FormatAndSendNotification(PortNum, DPM_GUI_NOTIF_ISCONNECTED, 0);
 8014bb2:	4b20      	ldr	r3, [pc, #128]	; (8014c34 <USBPD_DPM_UserCableDetection+0xa8>)
 8014bb4:	681b      	ldr	r3, [r3, #0]
 8014bb6:	1dfa      	adds	r2, r7, #7
 8014bb8:	7810      	ldrb	r0, [r2, #0]
 8014bba:	2200      	movs	r2, #0
 8014bbc:	2120      	movs	r1, #32
 8014bbe:	4798      	blx	r3
    }
    break;
 8014bc0:	e00b      	b.n	8014bda <USBPD_DPM_UserCableDetection+0x4e>
  default :
    /* Format and send a notification to GUI if enabled */
    if (NULL != DPM_GUI_FormatAndSendNotification)
 8014bc2:	4b1c      	ldr	r3, [pc, #112]	; (8014c34 <USBPD_DPM_UserCableDetection+0xa8>)
 8014bc4:	681b      	ldr	r3, [r3, #0]
 8014bc6:	2b00      	cmp	r3, #0
 8014bc8:	d008      	beq.n	8014bdc <USBPD_DPM_UserCableDetection+0x50>
    {
      DPM_GUI_FormatAndSendNotification(PortNum, DPM_GUI_NOTIF_ISCONNECTED | DPM_GUI_NOTIF_POWER_EVENT, 0);
 8014bca:	4b1a      	ldr	r3, [pc, #104]	; (8014c34 <USBPD_DPM_UserCableDetection+0xa8>)
 8014bcc:	681b      	ldr	r3, [r3, #0]
 8014bce:	1dfa      	adds	r2, r7, #7
 8014bd0:	7810      	ldrb	r0, [r2, #0]
 8014bd2:	4919      	ldr	r1, [pc, #100]	; (8014c38 <USBPD_DPM_UserCableDetection+0xac>)
 8014bd4:	2200      	movs	r2, #0
 8014bd6:	4798      	blx	r3
 8014bd8:	e000      	b.n	8014bdc <USBPD_DPM_UserCableDetection+0x50>
    break;
 8014bda:	46c0      	nop			; (mov r8, r8)
    }
  }
/* USER CODE BEGIN USBPD_DPM_UserCableDetection */
DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_UserCableDetection");
 8014bdc:	4a17      	ldr	r2, [pc, #92]	; (8014c3c <USBPD_DPM_UserCableDetection+0xb0>)
 8014bde:	240c      	movs	r4, #12
 8014be0:	193b      	adds	r3, r7, r4
 8014be2:	2132      	movs	r1, #50	; 0x32
 8014be4:	0018      	movs	r0, r3
 8014be6:	f007 fbc5 	bl	801c374 <sniprintf>
 8014bea:	0002      	movs	r2, r0
 8014bec:	213f      	movs	r1, #63	; 0x3f
 8014bee:	187b      	adds	r3, r7, r1
 8014bf0:	701a      	strb	r2, [r3, #0]
 8014bf2:	187b      	adds	r3, r7, r1
 8014bf4:	781b      	ldrb	r3, [r3, #0]
 8014bf6:	2b31      	cmp	r3, #49	; 0x31
 8014bf8:	d80d      	bhi.n	8014c16 <USBPD_DPM_UserCableDetection+0x8a>
 8014bfa:	193b      	adds	r3, r7, r4
 8014bfc:	0018      	movs	r0, r3
 8014bfe:	f7f1 fae5 	bl	80061cc <strlen>
 8014c02:	193a      	adds	r2, r7, r4
 8014c04:	1dfb      	adds	r3, r7, #7
 8014c06:	7819      	ldrb	r1, [r3, #0]
 8014c08:	9000      	str	r0, [sp, #0]
 8014c0a:	0013      	movs	r3, r2
 8014c0c:	2200      	movs	r2, #0
 8014c0e:	2006      	movs	r0, #6
 8014c10:	f7f9 fde6 	bl	800e7e0 <USBPD_TRACE_Add>
/* USER CODE END USBPD_DPM_UserCableDetection */
}
 8014c14:	e00a      	b.n	8014c2c <USBPD_DPM_UserCableDetection+0xa0>
DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_UserCableDetection");
 8014c16:	230c      	movs	r3, #12
 8014c18:	18fa      	adds	r2, r7, r3
 8014c1a:	1dfb      	adds	r3, r7, #7
 8014c1c:	7819      	ldrb	r1, [r3, #0]
 8014c1e:	2332      	movs	r3, #50	; 0x32
 8014c20:	9300      	str	r3, [sp, #0]
 8014c22:	0013      	movs	r3, r2
 8014c24:	2200      	movs	r2, #0
 8014c26:	2006      	movs	r0, #6
 8014c28:	f7f9 fdda 	bl	800e7e0 <USBPD_TRACE_Add>
}
 8014c2c:	46c0      	nop			; (mov r8, r8)
 8014c2e:	46bd      	mov	sp, r7
 8014c30:	b011      	add	sp, #68	; 0x44
 8014c32:	bd90      	pop	{r4, r7, pc}
 8014c34:	20002de8 	.word	0x20002de8
 8014c38:	00008020 	.word	0x00008020
 8014c3c:	0801cde0 	.word	0x0801cde0

08014c40 <USBPD_DPM_UserTimerCounter>:
  * @brief  function used to manage user timer.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_UserTimerCounter(uint8_t PortNum)
{
 8014c40:	b580      	push	{r7, lr}
 8014c42:	b082      	sub	sp, #8
 8014c44:	af00      	add	r7, sp, #0
 8014c46:	0002      	movs	r2, r0
 8014c48:	1dfb      	adds	r3, r7, #7
 8014c4a:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_UserTimerCounter */

/* USER CODE END USBPD_DPM_UserTimerCounter */
}
 8014c4c:	46c0      	nop			; (mov r8, r8)
 8014c4e:	46bd      	mov	sp, r7
 8014c50:	b002      	add	sp, #8
 8014c52:	bd80      	pop	{r7, pc}

08014c54 <USBPD_DPM_Notification>:
  * @param  PortNum The current port number
  * @param  EventVal @ref USBPD_NotifyEventValue_TypeDef
  * @retval None
  */
void USBPD_DPM_Notification(uint8_t PortNum, USBPD_NotifyEventValue_TypeDef EventVal)
{
 8014c54:	b590      	push	{r4, r7, lr}
 8014c56:	b093      	sub	sp, #76	; 0x4c
 8014c58:	af02      	add	r7, sp, #8
 8014c5a:	0002      	movs	r2, r0
 8014c5c:	1dfb      	adds	r3, r7, #7
 8014c5e:	701a      	strb	r2, [r3, #0]
 8014c60:	1dbb      	adds	r3, r7, #6
 8014c62:	1c0a      	adds	r2, r1, #0
 8014c64:	701a      	strb	r2, [r3, #0]
  /* Forward PE notifications to GUI if enabled */
  if (NULL != DPM_GUI_PostNotificationMessage)
 8014c66:	4b2a      	ldr	r3, [pc, #168]	; (8014d10 <USBPD_DPM_Notification+0xbc>)
 8014c68:	681b      	ldr	r3, [r3, #0]
 8014c6a:	2b00      	cmp	r3, #0
 8014c6c:	d008      	beq.n	8014c80 <USBPD_DPM_Notification+0x2c>
  {
    DPM_GUI_PostNotificationMessage(PortNum, EventVal);
 8014c6e:	4b28      	ldr	r3, [pc, #160]	; (8014d10 <USBPD_DPM_Notification+0xbc>)
 8014c70:	681b      	ldr	r3, [r3, #0]
 8014c72:	1dba      	adds	r2, r7, #6
 8014c74:	7812      	ldrb	r2, [r2, #0]
 8014c76:	b291      	uxth	r1, r2
 8014c78:	1dfa      	adds	r2, r7, #7
 8014c7a:	7812      	ldrb	r2, [r2, #0]
 8014c7c:	0010      	movs	r0, r2
 8014c7e:	4798      	blx	r3
  }
/* USER CODE BEGIN USBPD_DPM_Notification */
  /* Manage event notified by the stack? */
  switch(EventVal)
 8014c80:	1dbb      	adds	r3, r7, #6
 8014c82:	781b      	ldrb	r3, [r3, #0]
 8014c84:	2b10      	cmp	r3, #16
 8014c86:	d114      	bne.n	8014cb2 <USBPD_DPM_Notification+0x5e>
  {
    case USBPD_NOTIFY_POWER_EXPLICIT_CONTRACT :
    	char _str[50];
    	sprintf(_str,"POWER_EXPLICIT_CONTRACT notification as DPM notif");
 8014c88:	4a22      	ldr	r2, [pc, #136]	; (8014d14 <USBPD_DPM_Notification+0xc0>)
 8014c8a:	240c      	movs	r4, #12
 8014c8c:	193b      	adds	r3, r7, r4
 8014c8e:	0011      	movs	r1, r2
 8014c90:	0018      	movs	r0, r3
 8014c92:	f007 fba3 	bl	801c3dc <siprintf>
    	USBPD_TRACE_Add(USBPD_TRACE_DEBUG, PortNum, 0, (uint8_t*)_str, strlen(_str));
 8014c96:	193b      	adds	r3, r7, r4
 8014c98:	0018      	movs	r0, r3
 8014c9a:	f7f1 fa97 	bl	80061cc <strlen>
 8014c9e:	193a      	adds	r2, r7, r4
 8014ca0:	1dfb      	adds	r3, r7, #7
 8014ca2:	7819      	ldrb	r1, [r3, #0]
 8014ca4:	9000      	str	r0, [sp, #0]
 8014ca6:	0013      	movs	r3, r2
 8014ca8:	2200      	movs	r2, #0
 8014caa:	2006      	movs	r0, #6
 8014cac:	f7f9 fd98 	bl	800e7e0 <USBPD_TRACE_Add>
      break;
 8014cb0:	e029      	b.n	8014d06 <USBPD_DPM_Notification+0xb2>
//    case USBPD_NOTIFY_DATAROLESWAP_DFP :
//      break;
//    case USBPD_NOTIFY_DATAROLESWAP_UFP :
//      break;
    default:
      DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: USBPD_DPM_Notification:%d", EventVal);
 8014cb2:	1dbb      	adds	r3, r7, #6
 8014cb4:	781b      	ldrb	r3, [r3, #0]
 8014cb6:	4a18      	ldr	r2, [pc, #96]	; (8014d18 <USBPD_DPM_Notification+0xc4>)
 8014cb8:	240c      	movs	r4, #12
 8014cba:	1938      	adds	r0, r7, r4
 8014cbc:	2132      	movs	r1, #50	; 0x32
 8014cbe:	f007 fb59 	bl	801c374 <sniprintf>
 8014cc2:	0002      	movs	r2, r0
 8014cc4:	213f      	movs	r1, #63	; 0x3f
 8014cc6:	187b      	adds	r3, r7, r1
 8014cc8:	701a      	strb	r2, [r3, #0]
 8014cca:	187b      	adds	r3, r7, r1
 8014ccc:	781b      	ldrb	r3, [r3, #0]
 8014cce:	2b31      	cmp	r3, #49	; 0x31
 8014cd0:	d80d      	bhi.n	8014cee <USBPD_DPM_Notification+0x9a>
 8014cd2:	193b      	adds	r3, r7, r4
 8014cd4:	0018      	movs	r0, r3
 8014cd6:	f7f1 fa79 	bl	80061cc <strlen>
 8014cda:	193a      	adds	r2, r7, r4
 8014cdc:	1dfb      	adds	r3, r7, #7
 8014cde:	7819      	ldrb	r1, [r3, #0]
 8014ce0:	9000      	str	r0, [sp, #0]
 8014ce2:	0013      	movs	r3, r2
 8014ce4:	2200      	movs	r2, #0
 8014ce6:	2006      	movs	r0, #6
 8014ce8:	f7f9 fd7a 	bl	800e7e0 <USBPD_TRACE_Add>
      break;
 8014cec:	e00a      	b.n	8014d04 <USBPD_DPM_Notification+0xb0>
      DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: USBPD_DPM_Notification:%d", EventVal);
 8014cee:	230c      	movs	r3, #12
 8014cf0:	18fa      	adds	r2, r7, r3
 8014cf2:	1dfb      	adds	r3, r7, #7
 8014cf4:	7819      	ldrb	r1, [r3, #0]
 8014cf6:	2332      	movs	r3, #50	; 0x32
 8014cf8:	9300      	str	r3, [sp, #0]
 8014cfa:	0013      	movs	r3, r2
 8014cfc:	2200      	movs	r2, #0
 8014cfe:	2006      	movs	r0, #6
 8014d00:	f7f9 fd6e 	bl	800e7e0 <USBPD_TRACE_Add>
      break;
 8014d04:	46c0      	nop			; (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_Notification */
}
 8014d06:	46c0      	nop			; (mov r8, r8)
 8014d08:	46bd      	mov	sp, r7
 8014d0a:	b011      	add	sp, #68	; 0x44
 8014d0c:	bd90      	pop	{r4, r7, pc}
 8014d0e:	46c0      	nop			; (mov r8, r8)
 8014d10:	20002de4 	.word	0x20002de4
 8014d14:	0801ce0c 	.word	0x0801ce0c
 8014d18:	0801ce40 	.word	0x0801ce40

08014d1c <USBPD_DPM_HardReset>:
  * @param  CurrentRole the current role
  * @param  Status status on hard reset event
  * @retval None
  */
void USBPD_DPM_HardReset(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_HR_Status_TypeDef Status)
{
 8014d1c:	b590      	push	{r4, r7, lr}
 8014d1e:	b093      	sub	sp, #76	; 0x4c
 8014d20:	af02      	add	r7, sp, #8
 8014d22:	6039      	str	r1, [r7, #0]
 8014d24:	0011      	movs	r1, r2
 8014d26:	1dfb      	adds	r3, r7, #7
 8014d28:	1c02      	adds	r2, r0, #0
 8014d2a:	701a      	strb	r2, [r3, #0]
 8014d2c:	1dbb      	adds	r3, r7, #6
 8014d2e:	1c0a      	adds	r2, r1, #0
 8014d30:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_HardReset */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_HardReset");
 8014d32:	4a16      	ldr	r2, [pc, #88]	; (8014d8c <USBPD_DPM_HardReset+0x70>)
 8014d34:	240c      	movs	r4, #12
 8014d36:	193b      	adds	r3, r7, r4
 8014d38:	2132      	movs	r1, #50	; 0x32
 8014d3a:	0018      	movs	r0, r3
 8014d3c:	f007 fb1a 	bl	801c374 <sniprintf>
 8014d40:	0002      	movs	r2, r0
 8014d42:	213f      	movs	r1, #63	; 0x3f
 8014d44:	187b      	adds	r3, r7, r1
 8014d46:	701a      	strb	r2, [r3, #0]
 8014d48:	187b      	adds	r3, r7, r1
 8014d4a:	781b      	ldrb	r3, [r3, #0]
 8014d4c:	2b31      	cmp	r3, #49	; 0x31
 8014d4e:	d80d      	bhi.n	8014d6c <USBPD_DPM_HardReset+0x50>
 8014d50:	193b      	adds	r3, r7, r4
 8014d52:	0018      	movs	r0, r3
 8014d54:	f7f1 fa3a 	bl	80061cc <strlen>
 8014d58:	193a      	adds	r2, r7, r4
 8014d5a:	1dfb      	adds	r3, r7, #7
 8014d5c:	7819      	ldrb	r1, [r3, #0]
 8014d5e:	9000      	str	r0, [sp, #0]
 8014d60:	0013      	movs	r3, r2
 8014d62:	2200      	movs	r2, #0
 8014d64:	2006      	movs	r0, #6
 8014d66:	f7f9 fd3b 	bl	800e7e0 <USBPD_TRACE_Add>
/* USER CODE END USBPD_DPM_HardReset */
}
 8014d6a:	e00a      	b.n	8014d82 <USBPD_DPM_HardReset+0x66>
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_HardReset");
 8014d6c:	230c      	movs	r3, #12
 8014d6e:	18fa      	adds	r2, r7, r3
 8014d70:	1dfb      	adds	r3, r7, #7
 8014d72:	7819      	ldrb	r1, [r3, #0]
 8014d74:	2332      	movs	r3, #50	; 0x32
 8014d76:	9300      	str	r3, [sp, #0]
 8014d78:	0013      	movs	r3, r2
 8014d7a:	2200      	movs	r2, #0
 8014d7c:	2006      	movs	r0, #6
 8014d7e:	f7f9 fd2f 	bl	800e7e0 <USBPD_TRACE_Add>
}
 8014d82:	46c0      	nop			; (mov r8, r8)
 8014d84:	46bd      	mov	sp, r7
 8014d86:	b011      	add	sp, #68	; 0x44
 8014d88:	bd90      	pop	{r4, r7, pc}
 8014d8a:	46c0      	nop			; (mov r8, r8)
 8014d8c:	0801ce64 	.word	0x0801ce64

08014d90 <USBPD_DPM_GetDataInfo>:
  * @param  Ptr     Pointer on address where DPM data should be written (u8 pointer)
  * @param  Size    Pointer on nb of u8 written by DPM
  * @retval None
  */
void USBPD_DPM_GetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 8014d90:	b590      	push	{r4, r7, lr}
 8014d92:	b097      	sub	sp, #92	; 0x5c
 8014d94:	af02      	add	r7, sp, #8
 8014d96:	60ba      	str	r2, [r7, #8]
 8014d98:	607b      	str	r3, [r7, #4]
 8014d9a:	230f      	movs	r3, #15
 8014d9c:	18fb      	adds	r3, r7, r3
 8014d9e:	1c02      	adds	r2, r0, #0
 8014da0:	701a      	strb	r2, [r3, #0]
 8014da2:	200e      	movs	r0, #14
 8014da4:	183b      	adds	r3, r7, r0
 8014da6:	1c0a      	adds	r2, r1, #0
 8014da8:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_GetDataInfo */
  /* Check type of information targeted by request */
  switch(DataId)
 8014daa:	183b      	adds	r3, r7, r0
 8014dac:	781b      	ldrb	r3, [r3, #0]
 8014dae:	2b01      	cmp	r3, #1
 8014db0:	d002      	beq.n	8014db8 <USBPD_DPM_GetDataInfo+0x28>
 8014db2:	2b0a      	cmp	r3, #10
 8014db4:	d011      	beq.n	8014dda <USBPD_DPM_GetDataInfo+0x4a>
 8014db6:	e01e      	b.n	8014df6 <USBPD_DPM_GetDataInfo+0x66>
  {

  case USBPD_CORE_DATATYPE_SNK_PDO: /*!< Handling of port Sink PDO, requested by get sink capa*/
  USBPD_PWR_IF_GetPortPDOs(PortNum, DataId, Ptr, Size);
 8014db8:	687c      	ldr	r4, [r7, #4]
 8014dba:	68ba      	ldr	r2, [r7, #8]
 8014dbc:	230e      	movs	r3, #14
 8014dbe:	18fb      	adds	r3, r7, r3
 8014dc0:	7819      	ldrb	r1, [r3, #0]
 8014dc2:	230f      	movs	r3, #15
 8014dc4:	18fb      	adds	r3, r7, r3
 8014dc6:	7818      	ldrb	r0, [r3, #0]
 8014dc8:	0023      	movs	r3, r4
 8014dca:	f7ff fe4f 	bl	8014a6c <USBPD_PWR_IF_GetPortPDOs>
  *Size *= 4;
 8014dce:	687b      	ldr	r3, [r7, #4]
 8014dd0:	681b      	ldr	r3, [r3, #0]
 8014dd2:	009a      	lsls	r2, r3, #2
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	601a      	str	r2, [r3, #0]
  break;
 8014dd8:	e03a      	b.n	8014e50 <USBPD_DPM_GetDataInfo+0xc0>

  case USBPD_CORE_PPS_STATUS :
	  {
		/* Get current drawn by sink */
		USBPD_PPSSDB_TypeDef pps_status = {0};
 8014dda:	2300      	movs	r3, #0
 8014ddc:	64bb      	str	r3, [r7, #72]	; 0x48
		/*
		pps_status.fields.OutputVoltageIn20mVunits  = 0xFFFF;
		pps_status.fields.OutputCurrentIn50mAunits  = 0xFF;
		pps_status.fields.RealTimeFlags             = USBPD_PPS_REALTIMEFLAGS_PTF_NOT_SUPPORTED | USBPD_PPS_REALTIMEFLAGS_OMF_DISABLED;*/

		*Size = 4;
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	2204      	movs	r2, #4
 8014de2:	601a      	str	r2, [r3, #0]
		(void)memcpy((uint8_t*)Ptr, (uint8_t *)&pps_status.d32, *Size);
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	681a      	ldr	r2, [r3, #0]
 8014de8:	2348      	movs	r3, #72	; 0x48
 8014dea:	18f9      	adds	r1, r7, r3
 8014dec:	68bb      	ldr	r3, [r7, #8]
 8014dee:	0018      	movs	r0, r3
 8014df0:	f007 fbc8 	bl	801c584 <memcpy>
	  }
	  break;
 8014df4:	e02c      	b.n	8014e50 <USBPD_DPM_GetDataInfo+0xc0>
//  case USBPD_CORE_BATTERY_STATUS:             /*!< Retrieve of Battery status message content          */
    // break;
//  case USBPD_CORE_BATTERY_CAPABILITY:         /*!< Retrieve of Battery capability message content      */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_GetDataInfo:%d", DataId);
 8014df6:	230e      	movs	r3, #14
 8014df8:	18fb      	adds	r3, r7, r3
 8014dfa:	781b      	ldrb	r3, [r3, #0]
 8014dfc:	4a16      	ldr	r2, [pc, #88]	; (8014e58 <USBPD_DPM_GetDataInfo+0xc8>)
 8014dfe:	2414      	movs	r4, #20
 8014e00:	1938      	adds	r0, r7, r4
 8014e02:	2132      	movs	r1, #50	; 0x32
 8014e04:	f007 fab6 	bl	801c374 <sniprintf>
 8014e08:	0002      	movs	r2, r0
 8014e0a:	214f      	movs	r1, #79	; 0x4f
 8014e0c:	187b      	adds	r3, r7, r1
 8014e0e:	701a      	strb	r2, [r3, #0]
 8014e10:	187b      	adds	r3, r7, r1
 8014e12:	781b      	ldrb	r3, [r3, #0]
 8014e14:	2b31      	cmp	r3, #49	; 0x31
 8014e16:	d80e      	bhi.n	8014e36 <USBPD_DPM_GetDataInfo+0xa6>
 8014e18:	193b      	adds	r3, r7, r4
 8014e1a:	0018      	movs	r0, r3
 8014e1c:	f7f1 f9d6 	bl	80061cc <strlen>
 8014e20:	193a      	adds	r2, r7, r4
 8014e22:	230f      	movs	r3, #15
 8014e24:	18fb      	adds	r3, r7, r3
 8014e26:	7819      	ldrb	r1, [r3, #0]
 8014e28:	9000      	str	r0, [sp, #0]
 8014e2a:	0013      	movs	r3, r2
 8014e2c:	2200      	movs	r2, #0
 8014e2e:	2006      	movs	r0, #6
 8014e30:	f7f9 fcd6 	bl	800e7e0 <USBPD_TRACE_Add>
    break;
 8014e34:	e00b      	b.n	8014e4e <USBPD_DPM_GetDataInfo+0xbe>
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_GetDataInfo:%d", DataId);
 8014e36:	2314      	movs	r3, #20
 8014e38:	18fa      	adds	r2, r7, r3
 8014e3a:	230f      	movs	r3, #15
 8014e3c:	18fb      	adds	r3, r7, r3
 8014e3e:	7819      	ldrb	r1, [r3, #0]
 8014e40:	2332      	movs	r3, #50	; 0x32
 8014e42:	9300      	str	r3, [sp, #0]
 8014e44:	0013      	movs	r3, r2
 8014e46:	2200      	movs	r2, #0
 8014e48:	2006      	movs	r0, #6
 8014e4a:	f7f9 fcc9 	bl	800e7e0 <USBPD_TRACE_Add>
    break;
 8014e4e:	46c0      	nop			; (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_GetDataInfo */
}
 8014e50:	46c0      	nop			; (mov r8, r8)
 8014e52:	46bd      	mov	sp, r7
 8014e54:	b015      	add	sp, #84	; 0x54
 8014e56:	bd90      	pop	{r4, r7, pc}
 8014e58:	0801ce88 	.word	0x0801ce88

08014e5c <USBPD_DPM_SetDataInfo>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in DPM
  * @retval None
  */
void USBPD_DPM_SetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t Size)
{
 8014e5c:	b5b0      	push	{r4, r5, r7, lr}
 8014e5e:	b094      	sub	sp, #80	; 0x50
 8014e60:	af02      	add	r7, sp, #8
 8014e62:	60ba      	str	r2, [r7, #8]
 8014e64:	607b      	str	r3, [r7, #4]
 8014e66:	230f      	movs	r3, #15
 8014e68:	18fb      	adds	r3, r7, r3
 8014e6a:	1c02      	adds	r2, r0, #0
 8014e6c:	701a      	strb	r2, [r3, #0]
 8014e6e:	200e      	movs	r0, #14
 8014e70:	183b      	adds	r3, r7, r0
 8014e72:	1c0a      	adds	r2, r1, #0
 8014e74:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SetDataInfo */
  /* Check type of information targeted by request */
  switch(DataId)
 8014e76:	183b      	adds	r3, r7, r0
 8014e78:	781b      	ldrb	r3, [r3, #0]
 8014e7a:	2b04      	cmp	r3, #4
 8014e7c:	d002      	beq.n	8014e84 <USBPD_DPM_SetDataInfo+0x28>
 8014e7e:	2b0a      	cmp	r3, #10
 8014e80:	d009      	beq.n	8014e96 <USBPD_DPM_SetDataInfo+0x3a>
 8014e82:	e01b      	b.n	8014ebc <USBPD_DPM_SetDataInfo+0x60>
  {
  /* Case Received Source PDO values Data information :*/
    case USBPD_CORE_DATATYPE_RCV_SRC_PDO:         /*!< Storage of Received Source PDO values        */
       USBPD_USER_SERV_StoreSRCPDO(PortNum, Ptr, Size);
 8014e84:	687a      	ldr	r2, [r7, #4]
 8014e86:	68b9      	ldr	r1, [r7, #8]
 8014e88:	230f      	movs	r3, #15
 8014e8a:	18fb      	adds	r3, r7, r3
 8014e8c:	781b      	ldrb	r3, [r3, #0]
 8014e8e:	0018      	movs	r0, r3
 8014e90:	f001 f98e 	bl	80161b0 <USBPD_USER_SERV_StoreSRCPDO>
       break;
 8014e94:	e03f      	b.n	8014f16 <USBPD_DPM_SetDataInfo+0xba>

    case USBPD_CORE_PPS_STATUS :
	  {
		uint8_t*  ext_capa;
		ext_capa = (uint8_t*)&DPM_Ports[PortNum].DPM_RcvPPSStatus;
 8014e96:	230f      	movs	r3, #15
 8014e98:	18fb      	adds	r3, r7, r3
 8014e9a:	781a      	ldrb	r2, [r3, #0]
 8014e9c:	0013      	movs	r3, r2
 8014e9e:	009b      	lsls	r3, r3, #2
 8014ea0:	189b      	adds	r3, r3, r2
 8014ea2:	011b      	lsls	r3, r3, #4
 8014ea4:	3320      	adds	r3, #32
 8014ea6:	001a      	movs	r2, r3
 8014ea8:	4b25      	ldr	r3, [pc, #148]	; (8014f40 <USBPD_DPM_SetDataInfo+0xe4>)
 8014eaa:	18d3      	adds	r3, r2, r3
 8014eac:	647b      	str	r3, [r7, #68]	; 0x44
		memcpy(ext_capa, Ptr, Size);
 8014eae:	687a      	ldr	r2, [r7, #4]
 8014eb0:	68b9      	ldr	r1, [r7, #8]
 8014eb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014eb4:	0018      	movs	r0, r3
 8014eb6:	f007 fb65 	bl	801c584 <memcpy>
	  }
	  break;
 8014eba:	e02c      	b.n	8014f16 <USBPD_DPM_SetDataInfo+0xba>
//  case USBPD_CORE_GET_BATTERY_CAPABILITY:     /*!< Storing of received Get Battery capability message content*/
    // break;
//  case USBPD_CORE_SNK_EXTENDED_CAPA:          /*!< Storing of Sink Extended capability message content       */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SetDataInfo:%d", DataId);
 8014ebc:	230e      	movs	r3, #14
 8014ebe:	18fb      	adds	r3, r7, r3
 8014ec0:	781b      	ldrb	r3, [r3, #0]
 8014ec2:	4a20      	ldr	r2, [pc, #128]	; (8014f44 <USBPD_DPM_SetDataInfo+0xe8>)
 8014ec4:	2410      	movs	r4, #16
 8014ec6:	1938      	adds	r0, r7, r4
 8014ec8:	2132      	movs	r1, #50	; 0x32
 8014eca:	f007 fa53 	bl	801c374 <sniprintf>
 8014ece:	0002      	movs	r2, r0
 8014ed0:	2143      	movs	r1, #67	; 0x43
 8014ed2:	187b      	adds	r3, r7, r1
 8014ed4:	701a      	strb	r2, [r3, #0]
 8014ed6:	187b      	adds	r3, r7, r1
 8014ed8:	781b      	ldrb	r3, [r3, #0]
 8014eda:	2b31      	cmp	r3, #49	; 0x31
 8014edc:	d80e      	bhi.n	8014efc <USBPD_DPM_SetDataInfo+0xa0>
 8014ede:	193b      	adds	r3, r7, r4
 8014ee0:	0018      	movs	r0, r3
 8014ee2:	f7f1 f973 	bl	80061cc <strlen>
 8014ee6:	193a      	adds	r2, r7, r4
 8014ee8:	230f      	movs	r3, #15
 8014eea:	18fb      	adds	r3, r7, r3
 8014eec:	7819      	ldrb	r1, [r3, #0]
 8014eee:	9000      	str	r0, [sp, #0]
 8014ef0:	0013      	movs	r3, r2
 8014ef2:	2200      	movs	r2, #0
 8014ef4:	2006      	movs	r0, #6
 8014ef6:	f7f9 fc73 	bl	800e7e0 <USBPD_TRACE_Add>
    break;
 8014efa:	e00b      	b.n	8014f14 <USBPD_DPM_SetDataInfo+0xb8>
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SetDataInfo:%d", DataId);
 8014efc:	2310      	movs	r3, #16
 8014efe:	18fa      	adds	r2, r7, r3
 8014f00:	230f      	movs	r3, #15
 8014f02:	18fb      	adds	r3, r7, r3
 8014f04:	7819      	ldrb	r1, [r3, #0]
 8014f06:	2332      	movs	r3, #50	; 0x32
 8014f08:	9300      	str	r3, [sp, #0]
 8014f0a:	0013      	movs	r3, r2
 8014f0c:	2200      	movs	r2, #0
 8014f0e:	2006      	movs	r0, #6
 8014f10:	f7f9 fc66 	bl	800e7e0 <USBPD_TRACE_Add>
    break;
 8014f14:	46c0      	nop			; (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_SetDataInfo */

  /* Forward info to GUI if enabled */
  if (NULL != DPM_GUI_SaveInfo)
 8014f16:	4b0c      	ldr	r3, [pc, #48]	; (8014f48 <USBPD_DPM_SetDataInfo+0xec>)
 8014f18:	681b      	ldr	r3, [r3, #0]
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	d00b      	beq.n	8014f36 <USBPD_DPM_SetDataInfo+0xda>
  {
    DPM_GUI_SaveInfo(PortNum, DataId, Ptr, Size);
 8014f1e:	4b0a      	ldr	r3, [pc, #40]	; (8014f48 <USBPD_DPM_SetDataInfo+0xec>)
 8014f20:	681c      	ldr	r4, [r3, #0]
 8014f22:	687d      	ldr	r5, [r7, #4]
 8014f24:	68ba      	ldr	r2, [r7, #8]
 8014f26:	230e      	movs	r3, #14
 8014f28:	18fb      	adds	r3, r7, r3
 8014f2a:	7819      	ldrb	r1, [r3, #0]
 8014f2c:	230f      	movs	r3, #15
 8014f2e:	18fb      	adds	r3, r7, r3
 8014f30:	7818      	ldrb	r0, [r3, #0]
 8014f32:	002b      	movs	r3, r5
 8014f34:	47a0      	blx	r4
  }
}
 8014f36:	46c0      	nop			; (mov r8, r8)
 8014f38:	46bd      	mov	sp, r7
 8014f3a:	b012      	add	sp, #72	; 0x48
 8014f3c:	bdb0      	pop	{r4, r5, r7, pc}
 8014f3e:	46c0      	nop			; (mov r8, r8)
 8014f40:	20002df4 	.word	0x20002df4
 8014f44:	0801ceb0 	.word	0x0801ceb0
 8014f48:	20002dec 	.word	0x20002dec

08014f4c <USBPD_DPM_SNK_EvaluateCapabilities>:
  * @param  PtrRequestData  Pointer on selected request data object
  * @param  PtrPowerObjectType  Pointer on the power data object
  * @retval None
  */
void USBPD_DPM_SNK_EvaluateCapabilities(uint8_t PortNum, uint32_t *PtrRequestData, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObjectType)
{
 8014f4c:	b590      	push	{r4, r7, lr}
 8014f4e:	b085      	sub	sp, #20
 8014f50:	af00      	add	r7, sp, #0
 8014f52:	60b9      	str	r1, [r7, #8]
 8014f54:	607a      	str	r2, [r7, #4]
 8014f56:	240f      	movs	r4, #15
 8014f58:	193b      	adds	r3, r7, r4
 8014f5a:	1c02      	adds	r2, r0, #0
 8014f5c:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SNK_EvaluateCapabilities */

	/* Variable PDO*/
	USBPD_USER_SERV_EvaluateCapa(PortNum, PtrRequestData, PtrPowerObjectType);
 8014f5e:	687a      	ldr	r2, [r7, #4]
 8014f60:	68b9      	ldr	r1, [r7, #8]
 8014f62:	193b      	adds	r3, r7, r4
 8014f64:	781b      	ldrb	r3, [r3, #0]
 8014f66:	0018      	movs	r0, r3
 8014f68:	f001 f962 	bl	8016230 <USBPD_USER_SERV_EvaluateCapa>
	*PtrPowerObjectType = USBPD_CORE_PDO_TYPE_FIXED;
	*PtrRequestData = rdo.d32;*/


/* USER CODE END USBPD_DPM_SNK_EvaluateCapabilities */
}
 8014f6c:	46c0      	nop			; (mov r8, r8)
 8014f6e:	46bd      	mov	sp, r7
 8014f70:	b005      	add	sp, #20
 8014f72:	bd90      	pop	{r4, r7, pc}

08014f74 <USBPD_DPM_ExtendedMessageReceived>:
  * @param  ptrData   Pointer on address Extended Message data could be read (u8 pointer)
  * @param  DataSize  Nb of u8 that compose Extended message
  * @retval None
  */
void USBPD_DPM_ExtendedMessageReceived(uint8_t PortNum, USBPD_ExtendedMsg_TypeDef MsgType, uint8_t *ptrData, uint16_t DataSize)
{
 8014f74:	b590      	push	{r4, r7, lr}
 8014f76:	b083      	sub	sp, #12
 8014f78:	af00      	add	r7, sp, #0
 8014f7a:	0004      	movs	r4, r0
 8014f7c:	0008      	movs	r0, r1
 8014f7e:	603a      	str	r2, [r7, #0]
 8014f80:	0019      	movs	r1, r3
 8014f82:	1dfb      	adds	r3, r7, #7
 8014f84:	1c22      	adds	r2, r4, #0
 8014f86:	701a      	strb	r2, [r3, #0]
 8014f88:	1dbb      	adds	r3, r7, #6
 8014f8a:	1c02      	adds	r2, r0, #0
 8014f8c:	701a      	strb	r2, [r3, #0]
 8014f8e:	1d3b      	adds	r3, r7, #4
 8014f90:	1c0a      	adds	r2, r1, #0
 8014f92:	801a      	strh	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_ExtendedMessageReceived */

/* USER CODE END USBPD_DPM_ExtendedMessageReceived */
}
 8014f94:	46c0      	nop			; (mov r8, r8)
 8014f96:	46bd      	mov	sp, r7
 8014f98:	b003      	add	sp, #12
 8014f9a:	bd90      	pop	{r4, r7, pc}

08014f9c <USBPD_DPM_EnterErrorRecovery>:
  * @brief  DPM callback to allow PE to enter ERROR_RECOVERY state.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_EnterErrorRecovery(uint8_t PortNum)
{
 8014f9c:	b580      	push	{r7, lr}
 8014f9e:	b082      	sub	sp, #8
 8014fa0:	af00      	add	r7, sp, #0
 8014fa2:	0002      	movs	r2, r0
 8014fa4:	1dfb      	adds	r3, r7, #7
 8014fa6:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EnterErrorRecovery */
  /* Inform CAD to enter recovery mode */
  USBPD_CAD_EnterErrorRecovery(PortNum);
 8014fa8:	1dfb      	adds	r3, r7, #7
 8014faa:	781b      	ldrb	r3, [r3, #0]
 8014fac:	0018      	movs	r0, r3
 8014fae:	f7eb f975 	bl	800029c <USBPD_CAD_EnterErrorRecovery>
/* USER CODE END USBPD_DPM_EnterErrorRecovery */
}
 8014fb2:	46c0      	nop			; (mov r8, r8)
 8014fb4:	46bd      	mov	sp, r7
 8014fb6:	b002      	add	sp, #8
 8014fb8:	bd80      	pop	{r7, pc}
	...

08014fbc <USBPD_DPM_EvaluateDataRoleSwap>:
            @ref USBPD_ACCEPT if DRS can be accepted
            @ref USBPD_REJECT if DRS is not accepted in one data role (DFP or UFP) or in PD2.0 config
            @ref USBPD_NOTSUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateDataRoleSwap(uint8_t PortNum)
{
 8014fbc:	b580      	push	{r7, lr}
 8014fbe:	b084      	sub	sp, #16
 8014fc0:	af00      	add	r7, sp, #0
 8014fc2:	0002      	movs	r2, r0
 8014fc4:	1dfb      	adds	r3, r7, #7
 8014fc6:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EvaluateDataRoleSwap */
  USBPD_StatusTypeDef status = USBPD_REJECT;
 8014fc8:	230f      	movs	r3, #15
 8014fca:	18fb      	adds	r3, r7, r3
 8014fcc:	220c      	movs	r2, #12
 8014fce:	701a      	strb	r2, [r3, #0]
  /* Sent NOT_SUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only */
  if ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DataSwap)
 8014fd0:	1dfb      	adds	r3, r7, #7
 8014fd2:	781a      	ldrb	r2, [r3, #0]
 8014fd4:	4b2c      	ldr	r3, [pc, #176]	; (8015088 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8014fd6:	2174      	movs	r1, #116	; 0x74
 8014fd8:	434a      	muls	r2, r1
 8014fda:	5cd3      	ldrb	r3, [r2, r3]
 8014fdc:	07db      	lsls	r3, r3, #31
 8014fde:	0fdb      	lsrs	r3, r3, #31
 8014fe0:	b2db      	uxtb	r3, r3
 8014fe2:	2b00      	cmp	r3, #0
 8014fe4:	d015      	beq.n	8015012 <USBPD_DPM_EvaluateDataRoleSwap+0x56>
    || ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP)
 8014fe6:	1dfb      	adds	r3, r7, #7
 8014fe8:	781a      	ldrb	r2, [r3, #0]
 8014fea:	4b27      	ldr	r3, [pc, #156]	; (8015088 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8014fec:	2174      	movs	r1, #116	; 0x74
 8014fee:	434a      	muls	r2, r1
 8014ff0:	5cd3      	ldrb	r3, [r2, r3]
 8014ff2:	075b      	lsls	r3, r3, #29
 8014ff4:	0fdb      	lsrs	r3, r3, #31
 8014ff6:	b2db      	uxtb	r3, r3
 8014ff8:	2b00      	cmp	r3, #0
 8014ffa:	d10f      	bne.n	801501c <USBPD_DPM_EvaluateDataRoleSwap+0x60>
    && (USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP)))
 8014ffc:	1dfb      	adds	r3, r7, #7
 8014ffe:	781a      	ldrb	r2, [r3, #0]
 8015000:	4b21      	ldr	r3, [pc, #132]	; (8015088 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8015002:	2174      	movs	r1, #116	; 0x74
 8015004:	434a      	muls	r2, r1
 8015006:	5cd3      	ldrb	r3, [r2, r3]
 8015008:	071b      	lsls	r3, r3, #28
 801500a:	0fdb      	lsrs	r3, r3, #31
 801500c:	b2db      	uxtb	r3, r3
 801500e:	2b00      	cmp	r3, #0
 8015010:	d104      	bne.n	801501c <USBPD_DPM_EvaluateDataRoleSwap+0x60>
  {
    status = USBPD_NOTSUPPORTED;
 8015012:	230f      	movs	r3, #15
 8015014:	18fb      	adds	r3, r7, r3
 8015016:	2201      	movs	r2, #1
 8015018:	701a      	strb	r2, [r3, #0]
 801501a:	e02d      	b.n	8015078 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
  }
  else
  {
    /* ACCEPT DRS if at least supported by 1 data role */
    if (((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP) && (USBPD_PORTDATAROLE_UFP == DPM_Params[PortNum].PE_DataRole))
 801501c:	1dfb      	adds	r3, r7, #7
 801501e:	781a      	ldrb	r2, [r3, #0]
 8015020:	4b19      	ldr	r3, [pc, #100]	; (8015088 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8015022:	2174      	movs	r1, #116	; 0x74
 8015024:	434a      	muls	r2, r1
 8015026:	5cd3      	ldrb	r3, [r2, r3]
 8015028:	075b      	lsls	r3, r3, #29
 801502a:	0fdb      	lsrs	r3, r3, #31
 801502c:	b2db      	uxtb	r3, r3
 801502e:	2b01      	cmp	r3, #1
 8015030:	d109      	bne.n	8015046 <USBPD_DPM_EvaluateDataRoleSwap+0x8a>
 8015032:	1dfb      	adds	r3, r7, #7
 8015034:	781a      	ldrb	r2, [r3, #0]
 8015036:	4b15      	ldr	r3, [pc, #84]	; (801508c <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 8015038:	0092      	lsls	r2, r2, #2
 801503a:	5cd3      	ldrb	r3, [r2, r3]
 801503c:	071b      	lsls	r3, r3, #28
 801503e:	0fdb      	lsrs	r3, r3, #31
 8015040:	b2db      	uxtb	r3, r3
 8015042:	2b00      	cmp	r3, #0
 8015044:	d014      	beq.n	8015070 <USBPD_DPM_EvaluateDataRoleSwap+0xb4>
       || ((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP) && (USBPD_PORTDATAROLE_DFP == DPM_Params[PortNum].PE_DataRole)))
 8015046:	1dfb      	adds	r3, r7, #7
 8015048:	781a      	ldrb	r2, [r3, #0]
 801504a:	4b0f      	ldr	r3, [pc, #60]	; (8015088 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801504c:	2174      	movs	r1, #116	; 0x74
 801504e:	434a      	muls	r2, r1
 8015050:	5cd3      	ldrb	r3, [r2, r3]
 8015052:	071b      	lsls	r3, r3, #28
 8015054:	0fdb      	lsrs	r3, r3, #31
 8015056:	b2db      	uxtb	r3, r3
 8015058:	2b01      	cmp	r3, #1
 801505a:	d10d      	bne.n	8015078 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
 801505c:	1dfb      	adds	r3, r7, #7
 801505e:	781a      	ldrb	r2, [r3, #0]
 8015060:	4b0a      	ldr	r3, [pc, #40]	; (801508c <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 8015062:	0092      	lsls	r2, r2, #2
 8015064:	5cd3      	ldrb	r3, [r2, r3]
 8015066:	071b      	lsls	r3, r3, #28
 8015068:	0fdb      	lsrs	r3, r3, #31
 801506a:	b2db      	uxtb	r3, r3
 801506c:	2b01      	cmp	r3, #1
 801506e:	d103      	bne.n	8015078 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
    {
      status = USBPD_ACCEPT;
 8015070:	230f      	movs	r3, #15
 8015072:	18fb      	adds	r3, r7, r3
 8015074:	220a      	movs	r2, #10
 8015076:	701a      	strb	r2, [r3, #0]
    }
  }
  return status;
 8015078:	230f      	movs	r3, #15
 801507a:	18fb      	adds	r3, r7, r3
 801507c:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_DPM_EvaluateDataRoleSwap */
}
 801507e:	0018      	movs	r0, r3
 8015080:	46bd      	mov	sp, r7
 8015082:	b004      	add	sp, #16
 8015084:	bd80      	pop	{r7, pc}
 8015086:	46c0      	nop			; (mov r8, r8)
 8015088:	20000050 	.word	0x20000050
 801508c:	20002de0 	.word	0x20002de0

08015090 <USBPD_DPM_IsPowerReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD_DISABLE or USBPD_ENABLE
  */
USBPD_FunctionalState USBPD_DPM_IsPowerReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 8015090:	b580      	push	{r7, lr}
 8015092:	b082      	sub	sp, #8
 8015094:	af00      	add	r7, sp, #0
 8015096:	0002      	movs	r2, r0
 8015098:	1dfb      	adds	r3, r7, #7
 801509a:	701a      	strb	r2, [r3, #0]
 801509c:	1dbb      	adds	r3, r7, #6
 801509e:	1c0a      	adds	r2, r1, #0
 80150a0:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_IsPowerReady */
  return ((USBPD_OK == USBPD_PWR_IF_SupplyReady(PortNum, Vsafe)) ? USBPD_ENABLE : USBPD_DISABLE);
 80150a2:	1dbb      	adds	r3, r7, #6
 80150a4:	781a      	ldrb	r2, [r3, #0]
 80150a6:	1dfb      	adds	r3, r7, #7
 80150a8:	781b      	ldrb	r3, [r3, #0]
 80150aa:	0011      	movs	r1, r2
 80150ac:	0018      	movs	r0, r3
 80150ae:	f7ff fc9f 	bl	80149f0 <USBPD_PWR_IF_SupplyReady>
 80150b2:	0003      	movs	r3, r0
 80150b4:	425a      	negs	r2, r3
 80150b6:	4153      	adcs	r3, r2
 80150b8:	b2db      	uxtb	r3, r3
/* USER CODE END USBPD_DPM_IsPowerReady */
}
 80150ba:	0018      	movs	r0, r3
 80150bc:	46bd      	mov	sp, r7
 80150be:	b002      	add	sp, #8
 80150c0:	bd80      	pop	{r7, pc}
	...

080150c4 <USBPD_DPM_RequestHardReset>:
  * @brief  Request the PE to send a hard reset
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestHardReset(uint8_t PortNum)
{
 80150c4:	b5b0      	push	{r4, r5, r7, lr}
 80150c6:	b092      	sub	sp, #72	; 0x48
 80150c8:	af02      	add	r7, sp, #8
 80150ca:	0002      	movs	r2, r0
 80150cc:	1dfb      	adds	r3, r7, #7
 80150ce:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_HardReset(PortNum);
 80150d0:	253f      	movs	r5, #63	; 0x3f
 80150d2:	197c      	adds	r4, r7, r5
 80150d4:	1dfb      	adds	r3, r7, #7
 80150d6:	781b      	ldrb	r3, [r3, #0]
 80150d8:	0018      	movs	r0, r3
 80150da:	f7eb f9ed 	bl	80004b8 <USBPD_PE_Request_HardReset>
 80150de:	0003      	movs	r3, r0
 80150e0:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "HARD RESET not accepted by the stack");
 80150e2:	197b      	adds	r3, r7, r5
 80150e4:	781b      	ldrb	r3, [r3, #0]
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d027      	beq.n	801513a <USBPD_DPM_RequestHardReset+0x76>
 80150ea:	4a17      	ldr	r2, [pc, #92]	; (8015148 <USBPD_DPM_RequestHardReset+0x84>)
 80150ec:	240c      	movs	r4, #12
 80150ee:	193b      	adds	r3, r7, r4
 80150f0:	2132      	movs	r1, #50	; 0x32
 80150f2:	0018      	movs	r0, r3
 80150f4:	f007 f93e 	bl	801c374 <sniprintf>
 80150f8:	0002      	movs	r2, r0
 80150fa:	213e      	movs	r1, #62	; 0x3e
 80150fc:	187b      	adds	r3, r7, r1
 80150fe:	701a      	strb	r2, [r3, #0]
 8015100:	187b      	adds	r3, r7, r1
 8015102:	781b      	ldrb	r3, [r3, #0]
 8015104:	2b31      	cmp	r3, #49	; 0x31
 8015106:	d80d      	bhi.n	8015124 <USBPD_DPM_RequestHardReset+0x60>
 8015108:	193b      	adds	r3, r7, r4
 801510a:	0018      	movs	r0, r3
 801510c:	f7f1 f85e 	bl	80061cc <strlen>
 8015110:	193a      	adds	r2, r7, r4
 8015112:	1dfb      	adds	r3, r7, #7
 8015114:	7819      	ldrb	r1, [r3, #0]
 8015116:	9000      	str	r0, [sp, #0]
 8015118:	0013      	movs	r3, r2
 801511a:	2200      	movs	r2, #0
 801511c:	2006      	movs	r0, #6
 801511e:	f7f9 fb5f 	bl	800e7e0 <USBPD_TRACE_Add>
 8015122:	e00a      	b.n	801513a <USBPD_DPM_RequestHardReset+0x76>
 8015124:	230c      	movs	r3, #12
 8015126:	18fa      	adds	r2, r7, r3
 8015128:	1dfb      	adds	r3, r7, #7
 801512a:	7819      	ldrb	r1, [r3, #0]
 801512c:	2332      	movs	r3, #50	; 0x32
 801512e:	9300      	str	r3, [sp, #0]
 8015130:	0013      	movs	r3, r2
 8015132:	2200      	movs	r2, #0
 8015134:	2006      	movs	r0, #6
 8015136:	f7f9 fb53 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 801513a:	233f      	movs	r3, #63	; 0x3f
 801513c:	18fb      	adds	r3, r7, r3
 801513e:	781b      	ldrb	r3, [r3, #0]
}
 8015140:	0018      	movs	r0, r3
 8015142:	46bd      	mov	sp, r7
 8015144:	b010      	add	sp, #64	; 0x40
 8015146:	bdb0      	pop	{r4, r5, r7, pc}
 8015148:	0801ced8 	.word	0x0801ced8

0801514c <USBPD_DPM_RequestCableReset>:
            The DFP has to be supplying VCONN prior to a Cable Reset
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestCableReset(uint8_t PortNum)
{
 801514c:	b5b0      	push	{r4, r5, r7, lr}
 801514e:	b092      	sub	sp, #72	; 0x48
 8015150:	af02      	add	r7, sp, #8
 8015152:	0002      	movs	r2, r0
 8015154:	1dfb      	adds	r3, r7, #7
 8015156:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CableReset(PortNum);
 8015158:	253f      	movs	r5, #63	; 0x3f
 801515a:	197c      	adds	r4, r7, r5
 801515c:	1dfb      	adds	r3, r7, #7
 801515e:	781b      	ldrb	r3, [r3, #0]
 8015160:	0018      	movs	r0, r3
 8015162:	f7eb f9b5 	bl	80004d0 <USBPD_PE_Request_CableReset>
 8015166:	0003      	movs	r3, r0
 8015168:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "CABLE RESET not accepted by the stack");
 801516a:	197b      	adds	r3, r7, r5
 801516c:	781b      	ldrb	r3, [r3, #0]
 801516e:	2b00      	cmp	r3, #0
 8015170:	d027      	beq.n	80151c2 <USBPD_DPM_RequestCableReset+0x76>
 8015172:	4a17      	ldr	r2, [pc, #92]	; (80151d0 <USBPD_DPM_RequestCableReset+0x84>)
 8015174:	240c      	movs	r4, #12
 8015176:	193b      	adds	r3, r7, r4
 8015178:	2132      	movs	r1, #50	; 0x32
 801517a:	0018      	movs	r0, r3
 801517c:	f007 f8fa 	bl	801c374 <sniprintf>
 8015180:	0002      	movs	r2, r0
 8015182:	213e      	movs	r1, #62	; 0x3e
 8015184:	187b      	adds	r3, r7, r1
 8015186:	701a      	strb	r2, [r3, #0]
 8015188:	187b      	adds	r3, r7, r1
 801518a:	781b      	ldrb	r3, [r3, #0]
 801518c:	2b31      	cmp	r3, #49	; 0x31
 801518e:	d80d      	bhi.n	80151ac <USBPD_DPM_RequestCableReset+0x60>
 8015190:	193b      	adds	r3, r7, r4
 8015192:	0018      	movs	r0, r3
 8015194:	f7f1 f81a 	bl	80061cc <strlen>
 8015198:	193a      	adds	r2, r7, r4
 801519a:	1dfb      	adds	r3, r7, #7
 801519c:	7819      	ldrb	r1, [r3, #0]
 801519e:	9000      	str	r0, [sp, #0]
 80151a0:	0013      	movs	r3, r2
 80151a2:	2200      	movs	r2, #0
 80151a4:	2006      	movs	r0, #6
 80151a6:	f7f9 fb1b 	bl	800e7e0 <USBPD_TRACE_Add>
 80151aa:	e00a      	b.n	80151c2 <USBPD_DPM_RequestCableReset+0x76>
 80151ac:	230c      	movs	r3, #12
 80151ae:	18fa      	adds	r2, r7, r3
 80151b0:	1dfb      	adds	r3, r7, #7
 80151b2:	7819      	ldrb	r1, [r3, #0]
 80151b4:	2332      	movs	r3, #50	; 0x32
 80151b6:	9300      	str	r3, [sp, #0]
 80151b8:	0013      	movs	r3, r2
 80151ba:	2200      	movs	r2, #0
 80151bc:	2006      	movs	r0, #6
 80151be:	f7f9 fb0f 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 80151c2:	233f      	movs	r3, #63	; 0x3f
 80151c4:	18fb      	adds	r3, r7, r3
 80151c6:	781b      	ldrb	r3, [r3, #0]
}
 80151c8:	0018      	movs	r0, r3
 80151ca:	46bd      	mov	sp, r7
 80151cc:	b010      	add	sp, #64	; 0x40
 80151ce:	bdb0      	pop	{r4, r5, r7, pc}
 80151d0:	0801cf00 	.word	0x0801cf00

080151d4 <USBPD_DPM_RequestGotoMin>:
  * @brief  Request the PE to send a GOTOMIN message
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGotoMin(uint8_t PortNum)
{
 80151d4:	b5b0      	push	{r4, r5, r7, lr}
 80151d6:	b092      	sub	sp, #72	; 0x48
 80151d8:	af02      	add	r7, sp, #8
 80151da:	0002      	movs	r2, r0
 80151dc:	1dfb      	adds	r3, r7, #7
 80151de:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GOTOMIN, USBPD_SOPTYPE_SOP);
 80151e0:	253f      	movs	r5, #63	; 0x3f
 80151e2:	197c      	adds	r4, r7, r5
 80151e4:	1dfb      	adds	r3, r7, #7
 80151e6:	781b      	ldrb	r3, [r3, #0]
 80151e8:	2200      	movs	r2, #0
 80151ea:	2102      	movs	r1, #2
 80151ec:	0018      	movs	r0, r3
 80151ee:	f7eb f989 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 80151f2:	0003      	movs	r3, r0
 80151f4:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GOTOMIN not accepted by the stack");
 80151f6:	197b      	adds	r3, r7, r5
 80151f8:	781b      	ldrb	r3, [r3, #0]
 80151fa:	2b00      	cmp	r3, #0
 80151fc:	d027      	beq.n	801524e <USBPD_DPM_RequestGotoMin+0x7a>
 80151fe:	4a17      	ldr	r2, [pc, #92]	; (801525c <USBPD_DPM_RequestGotoMin+0x88>)
 8015200:	240c      	movs	r4, #12
 8015202:	193b      	adds	r3, r7, r4
 8015204:	2132      	movs	r1, #50	; 0x32
 8015206:	0018      	movs	r0, r3
 8015208:	f007 f8b4 	bl	801c374 <sniprintf>
 801520c:	0002      	movs	r2, r0
 801520e:	213e      	movs	r1, #62	; 0x3e
 8015210:	187b      	adds	r3, r7, r1
 8015212:	701a      	strb	r2, [r3, #0]
 8015214:	187b      	adds	r3, r7, r1
 8015216:	781b      	ldrb	r3, [r3, #0]
 8015218:	2b31      	cmp	r3, #49	; 0x31
 801521a:	d80d      	bhi.n	8015238 <USBPD_DPM_RequestGotoMin+0x64>
 801521c:	193b      	adds	r3, r7, r4
 801521e:	0018      	movs	r0, r3
 8015220:	f7f0 ffd4 	bl	80061cc <strlen>
 8015224:	193a      	adds	r2, r7, r4
 8015226:	1dfb      	adds	r3, r7, #7
 8015228:	7819      	ldrb	r1, [r3, #0]
 801522a:	9000      	str	r0, [sp, #0]
 801522c:	0013      	movs	r3, r2
 801522e:	2200      	movs	r2, #0
 8015230:	2006      	movs	r0, #6
 8015232:	f7f9 fad5 	bl	800e7e0 <USBPD_TRACE_Add>
 8015236:	e00a      	b.n	801524e <USBPD_DPM_RequestGotoMin+0x7a>
 8015238:	230c      	movs	r3, #12
 801523a:	18fa      	adds	r2, r7, r3
 801523c:	1dfb      	adds	r3, r7, #7
 801523e:	7819      	ldrb	r1, [r3, #0]
 8015240:	2332      	movs	r3, #50	; 0x32
 8015242:	9300      	str	r3, [sp, #0]
 8015244:	0013      	movs	r3, r2
 8015246:	2200      	movs	r2, #0
 8015248:	2006      	movs	r0, #6
 801524a:	f7f9 fac9 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 801524e:	233f      	movs	r3, #63	; 0x3f
 8015250:	18fb      	adds	r3, r7, r3
 8015252:	781b      	ldrb	r3, [r3, #0]
}
 8015254:	0018      	movs	r0, r3
 8015256:	46bd      	mov	sp, r7
 8015258:	b010      	add	sp, #64	; 0x40
 801525a:	bdb0      	pop	{r4, r5, r7, pc}
 801525c:	0801cf28 	.word	0x0801cf28

08015260 <USBPD_DPM_RequestPing>:
  *         If PD2.0 is used, PING timer needs to be implemented on user side.
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestPing(uint8_t PortNum)
{
 8015260:	b5b0      	push	{r4, r5, r7, lr}
 8015262:	b092      	sub	sp, #72	; 0x48
 8015264:	af02      	add	r7, sp, #8
 8015266:	0002      	movs	r2, r0
 8015268:	1dfb      	adds	r3, r7, #7
 801526a:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_PING, USBPD_SOPTYPE_SOP);
 801526c:	253f      	movs	r5, #63	; 0x3f
 801526e:	197c      	adds	r4, r7, r5
 8015270:	1dfb      	adds	r3, r7, #7
 8015272:	781b      	ldrb	r3, [r3, #0]
 8015274:	2200      	movs	r2, #0
 8015276:	2105      	movs	r1, #5
 8015278:	0018      	movs	r0, r3
 801527a:	f7eb f943 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801527e:	0003      	movs	r3, r0
 8015280:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "PING not accepted by the stack");
 8015282:	197b      	adds	r3, r7, r5
 8015284:	781b      	ldrb	r3, [r3, #0]
 8015286:	2b00      	cmp	r3, #0
 8015288:	d027      	beq.n	80152da <USBPD_DPM_RequestPing+0x7a>
 801528a:	4a17      	ldr	r2, [pc, #92]	; (80152e8 <USBPD_DPM_RequestPing+0x88>)
 801528c:	240c      	movs	r4, #12
 801528e:	193b      	adds	r3, r7, r4
 8015290:	2132      	movs	r1, #50	; 0x32
 8015292:	0018      	movs	r0, r3
 8015294:	f007 f86e 	bl	801c374 <sniprintf>
 8015298:	0002      	movs	r2, r0
 801529a:	213e      	movs	r1, #62	; 0x3e
 801529c:	187b      	adds	r3, r7, r1
 801529e:	701a      	strb	r2, [r3, #0]
 80152a0:	187b      	adds	r3, r7, r1
 80152a2:	781b      	ldrb	r3, [r3, #0]
 80152a4:	2b31      	cmp	r3, #49	; 0x31
 80152a6:	d80d      	bhi.n	80152c4 <USBPD_DPM_RequestPing+0x64>
 80152a8:	193b      	adds	r3, r7, r4
 80152aa:	0018      	movs	r0, r3
 80152ac:	f7f0 ff8e 	bl	80061cc <strlen>
 80152b0:	193a      	adds	r2, r7, r4
 80152b2:	1dfb      	adds	r3, r7, #7
 80152b4:	7819      	ldrb	r1, [r3, #0]
 80152b6:	9000      	str	r0, [sp, #0]
 80152b8:	0013      	movs	r3, r2
 80152ba:	2200      	movs	r2, #0
 80152bc:	2006      	movs	r0, #6
 80152be:	f7f9 fa8f 	bl	800e7e0 <USBPD_TRACE_Add>
 80152c2:	e00a      	b.n	80152da <USBPD_DPM_RequestPing+0x7a>
 80152c4:	230c      	movs	r3, #12
 80152c6:	18fa      	adds	r2, r7, r3
 80152c8:	1dfb      	adds	r3, r7, #7
 80152ca:	7819      	ldrb	r1, [r3, #0]
 80152cc:	2332      	movs	r3, #50	; 0x32
 80152ce:	9300      	str	r3, [sp, #0]
 80152d0:	0013      	movs	r3, r2
 80152d2:	2200      	movs	r2, #0
 80152d4:	2006      	movs	r0, #6
 80152d6:	f7f9 fa83 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 80152da:	233f      	movs	r3, #63	; 0x3f
 80152dc:	18fb      	adds	r3, r7, r3
 80152de:	781b      	ldrb	r3, [r3, #0]
}
 80152e0:	0018      	movs	r0, r3
 80152e2:	46bd      	mov	sp, r7
 80152e4:	b010      	add	sp, #64	; 0x40
 80152e6:	bdb0      	pop	{r4, r5, r7, pc}
 80152e8:	0801cf4c 	.word	0x0801cf4c

080152ec <USBPD_DPM_RequestMessageRequest>:
  * @param  IndexSrcPDO Index on the selected SRC PDO (value between 1 to 7)
  * @param  RequestedVoltage Requested voltage (in MV and use mainly for APDO)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestMessageRequest(uint8_t PortNum, uint8_t IndexSrcPDO, uint16_t RequestedVoltage)
{
 80152ec:	b5b0      	push	{r4, r5, r7, lr}
 80152ee:	b09e      	sub	sp, #120	; 0x78
 80152f0:	af02      	add	r7, sp, #8
 80152f2:	0004      	movs	r4, r0
 80152f4:	0008      	movs	r0, r1
 80152f6:	0011      	movs	r1, r2
 80152f8:	1dfb      	adds	r3, r7, #7
 80152fa:	1c22      	adds	r2, r4, #0
 80152fc:	701a      	strb	r2, [r3, #0]
 80152fe:	1dbb      	adds	r3, r7, #6
 8015300:	1c02      	adds	r2, r0, #0
 8015302:	701a      	strb	r2, [r3, #0]
 8015304:	1d3b      	adds	r3, r7, #4
 8015306:	1c0a      	adds	r2, r1, #0
 8015308:	801a      	strh	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_ERROR;
 801530a:	256f      	movs	r5, #111	; 0x6f
 801530c:	197b      	adds	r3, r7, r5
 801530e:	2202      	movs	r2, #2
 8015310:	701a      	strb	r2, [r3, #0]
  //source: https://community.st.com/t5/stm32-mcus-other-solutions/message-rejected-for-this-port-configuration-on-the-stm32-x-cube/td-p/86358
    uint32_t voltage, allowablepower;
	USBPD_SNKRDO_TypeDef rdo;
	USBPD_PDO_TypeDef  pdo;
	USBPD_CORE_PDO_Type_TypeDef pdo_object;
	USBPD_USER_SettingsTypeDef *puser = (USBPD_USER_SettingsTypeDef *)&DPM_USER_Settings[PortNum];
 8015312:	1dfb      	adds	r3, r7, #7
 8015314:	781b      	ldrb	r3, [r3, #0]
 8015316:	2274      	movs	r2, #116	; 0x74
 8015318:	435a      	muls	r2, r3
 801531a:	4b52      	ldr	r3, [pc, #328]	; (8015464 <USBPD_DPM_RequestMessageRequest+0x178>)
 801531c:	18d3      	adds	r3, r2, r3
 801531e:	66bb      	str	r3, [r7, #104]	; 0x68
	USBPD_DPM_SNKPowerRequestDetailsTypeDef request_details;
	rdo.d32 = 0;
 8015320:	2300      	movs	r3, #0
 8015322:	65bb      	str	r3, [r7, #88]	; 0x58

	/* selected SRC PDO */
	pdo.d32 = DPM_Ports[PortNum].DPM_ListOfRcvSRCPDO[(IndexSrcPDO - 1)];
 8015324:	1dfb      	adds	r3, r7, #7
 8015326:	781a      	ldrb	r2, [r3, #0]
 8015328:	1dbb      	adds	r3, r7, #6
 801532a:	781b      	ldrb	r3, [r3, #0]
 801532c:	1e58      	subs	r0, r3, #1
 801532e:	494e      	ldr	r1, [pc, #312]	; (8015468 <USBPD_DPM_RequestMessageRequest+0x17c>)
 8015330:	0013      	movs	r3, r2
 8015332:	009b      	lsls	r3, r3, #2
 8015334:	189b      	adds	r3, r3, r2
 8015336:	009b      	lsls	r3, r3, #2
 8015338:	181b      	adds	r3, r3, r0
 801533a:	009b      	lsls	r3, r3, #2
 801533c:	585b      	ldr	r3, [r3, r1]
 801533e:	657b      	str	r3, [r7, #84]	; 0x54
	voltage = RequestedVoltage;
 8015340:	1d3b      	adds	r3, r7, #4
 8015342:	881b      	ldrh	r3, [r3, #0]
 8015344:	663b      	str	r3, [r7, #96]	; 0x60
	allowablepower = (puser->DPM_SNKRequestedPower.MaxOperatingCurrentInmAunits * RequestedVoltage) / 1000U;
 8015346:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8015348:	685b      	ldr	r3, [r3, #4]
 801534a:	1d3a      	adds	r2, r7, #4
 801534c:	8812      	ldrh	r2, [r2, #0]
 801534e:	4353      	muls	r3, r2
 8015350:	22fa      	movs	r2, #250	; 0xfa
 8015352:	0091      	lsls	r1, r2, #2
 8015354:	0018      	movs	r0, r3
 8015356:	f7f0 ff4b 	bl	80061f0 <__udivsi3>
 801535a:	0003      	movs	r3, r0
 801535c:	65fb      	str	r3, [r7, #92]	; 0x5c

	if (USBPD_TRUE == USER_SERV_SNK_EvaluateMatchWithSRCPDO(PortNum, pdo.d32, &voltage, &allowablepower))
 801535e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8015360:	235c      	movs	r3, #92	; 0x5c
 8015362:	18fc      	adds	r4, r7, r3
 8015364:	2360      	movs	r3, #96	; 0x60
 8015366:	18fa      	adds	r2, r7, r3
 8015368:	1dfb      	adds	r3, r7, #7
 801536a:	7818      	ldrb	r0, [r3, #0]
 801536c:	0023      	movs	r3, r4
 801536e:	f001 f847 	bl	8016400 <USER_SERV_SNK_EvaluateMatchWithSRCPDO>
 8015372:	0003      	movs	r3, r0
 8015374:	2b01      	cmp	r3, #1
 8015376:	d141      	bne.n	80153fc <USBPD_DPM_RequestMessageRequest+0x110>
	{
	  /* Check that voltage has been correctly selected */
	  if (RequestedVoltage == voltage)
 8015378:	1d3b      	adds	r3, r7, #4
 801537a:	881a      	ldrh	r2, [r3, #0]
 801537c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801537e:	429a      	cmp	r2, r3
 8015380:	d13c      	bne.n	80153fc <USBPD_DPM_RequestMessageRequest+0x110>
	  {
		request_details.RequestedVoltageInmVunits    = RequestedVoltage;
 8015382:	1d3b      	adds	r3, r7, #4
 8015384:	881a      	ldrh	r2, [r3, #0]
 8015386:	243c      	movs	r4, #60	; 0x3c
 8015388:	193b      	adds	r3, r7, r4
 801538a:	601a      	str	r2, [r3, #0]
		request_details.OperatingCurrentInmAunits    = (1000U * allowablepower)/RequestedVoltage;
 801538c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801538e:	0013      	movs	r3, r2
 8015390:	015b      	lsls	r3, r3, #5
 8015392:	1a9b      	subs	r3, r3, r2
 8015394:	009b      	lsls	r3, r3, #2
 8015396:	189b      	adds	r3, r3, r2
 8015398:	00db      	lsls	r3, r3, #3
 801539a:	001a      	movs	r2, r3
 801539c:	1d3b      	adds	r3, r7, #4
 801539e:	881b      	ldrh	r3, [r3, #0]
 80153a0:	0019      	movs	r1, r3
 80153a2:	0010      	movs	r0, r2
 80153a4:	f7f0 ff24 	bl	80061f0 <__udivsi3>
 80153a8:	0003      	movs	r3, r0
 80153aa:	001a      	movs	r2, r3
 80153ac:	0020      	movs	r0, r4
 80153ae:	183b      	adds	r3, r7, r0
 80153b0:	609a      	str	r2, [r3, #8]
		request_details.MaxOperatingCurrentInmAunits = puser->DPM_SNKRequestedPower.MaxOperatingCurrentInmAunits;
 80153b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80153b4:	685a      	ldr	r2, [r3, #4]
 80153b6:	183b      	adds	r3, r7, r0
 80153b8:	605a      	str	r2, [r3, #4]
		request_details.MaxOperatingPowerInmWunits   = puser->DPM_SNKRequestedPower.MaxOperatingPowerInmWunits;
 80153ba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80153bc:	699a      	ldr	r2, [r3, #24]
 80153be:	183b      	adds	r3, r7, r0
 80153c0:	60da      	str	r2, [r3, #12]
		request_details.OperatingPowerInmWunits      = puser->DPM_SNKRequestedPower.OperatingPowerInmWunits;
 80153c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80153c4:	695a      	ldr	r2, [r3, #20]
 80153c6:	183b      	adds	r3, r7, r0
 80153c8:	611a      	str	r2, [r3, #16]

		USER_SERV_SNK_BuildRDOfromSelectedPDO(PortNum, (IndexSrcPDO - 1), &request_details, &rdo, &pdo_object);
 80153ca:	1dbb      	adds	r3, r7, #6
 80153cc:	781b      	ldrb	r3, [r3, #0]
 80153ce:	3b01      	subs	r3, #1
 80153d0:	b2d9      	uxtb	r1, r3
 80153d2:	2358      	movs	r3, #88	; 0x58
 80153d4:	18fc      	adds	r4, r7, r3
 80153d6:	183a      	adds	r2, r7, r0
 80153d8:	1dfb      	adds	r3, r7, #7
 80153da:	7818      	ldrb	r0, [r3, #0]
 80153dc:	2350      	movs	r3, #80	; 0x50
 80153de:	18fb      	adds	r3, r7, r3
 80153e0:	9300      	str	r3, [sp, #0]
 80153e2:	0023      	movs	r3, r4
 80153e4:	f001 faa0 	bl	8016928 <USER_SERV_SNK_BuildRDOfromSelectedPDO>

		_status = USBPD_PE_Send_Request(PortNum, rdo.d32, pdo_object);
 80153e8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80153ea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80153ec:	197c      	adds	r4, r7, r5
 80153ee:	1dfb      	adds	r3, r7, #7
 80153f0:	781b      	ldrb	r3, [r3, #0]
 80153f2:	0018      	movs	r0, r3
 80153f4:	f7eb f988 	bl	8000708 <USBPD_PE_Send_Request>
 80153f8:	0003      	movs	r3, r0
 80153fa:	7023      	strb	r3, [r4, #0]
	  }
	}

/* USER CODE END USBPD_DPM_RequestMessageRequest */
  DPM_USER_ERROR_TRACE(PortNum, _status, "REQUEST not accepted by the stack");
 80153fc:	236f      	movs	r3, #111	; 0x6f
 80153fe:	18fb      	adds	r3, r7, r3
 8015400:	781b      	ldrb	r3, [r3, #0]
 8015402:	2b00      	cmp	r3, #0
 8015404:	d027      	beq.n	8015456 <USBPD_DPM_RequestMessageRequest+0x16a>
 8015406:	4a19      	ldr	r2, [pc, #100]	; (801546c <USBPD_DPM_RequestMessageRequest+0x180>)
 8015408:	2408      	movs	r4, #8
 801540a:	193b      	adds	r3, r7, r4
 801540c:	2132      	movs	r1, #50	; 0x32
 801540e:	0018      	movs	r0, r3
 8015410:	f006 ffb0 	bl	801c374 <sniprintf>
 8015414:	0002      	movs	r2, r0
 8015416:	2167      	movs	r1, #103	; 0x67
 8015418:	187b      	adds	r3, r7, r1
 801541a:	701a      	strb	r2, [r3, #0]
 801541c:	187b      	adds	r3, r7, r1
 801541e:	781b      	ldrb	r3, [r3, #0]
 8015420:	2b31      	cmp	r3, #49	; 0x31
 8015422:	d80d      	bhi.n	8015440 <USBPD_DPM_RequestMessageRequest+0x154>
 8015424:	193b      	adds	r3, r7, r4
 8015426:	0018      	movs	r0, r3
 8015428:	f7f0 fed0 	bl	80061cc <strlen>
 801542c:	193a      	adds	r2, r7, r4
 801542e:	1dfb      	adds	r3, r7, #7
 8015430:	7819      	ldrb	r1, [r3, #0]
 8015432:	9000      	str	r0, [sp, #0]
 8015434:	0013      	movs	r3, r2
 8015436:	2200      	movs	r2, #0
 8015438:	2006      	movs	r0, #6
 801543a:	f7f9 f9d1 	bl	800e7e0 <USBPD_TRACE_Add>
 801543e:	e00a      	b.n	8015456 <USBPD_DPM_RequestMessageRequest+0x16a>
 8015440:	2308      	movs	r3, #8
 8015442:	18fa      	adds	r2, r7, r3
 8015444:	1dfb      	adds	r3, r7, #7
 8015446:	7819      	ldrb	r1, [r3, #0]
 8015448:	2332      	movs	r3, #50	; 0x32
 801544a:	9300      	str	r3, [sp, #0]
 801544c:	0013      	movs	r3, r2
 801544e:	2200      	movs	r2, #0
 8015450:	2006      	movs	r0, #6
 8015452:	f7f9 f9c5 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 8015456:	236f      	movs	r3, #111	; 0x6f
 8015458:	18fb      	adds	r3, r7, r3
 801545a:	781b      	ldrb	r3, [r3, #0]
}
 801545c:	0018      	movs	r0, r3
 801545e:	46bd      	mov	sp, r7
 8015460:	b01c      	add	sp, #112	; 0x70
 8015462:	bdb0      	pop	{r4, r5, r7, pc}
 8015464:	20000050 	.word	0x20000050
 8015468:	20002df4 	.word	0x20002df4
 801546c:	0801cf6c 	.word	0x0801cf6c

08015470 <USBPD_DPM_RequestGetSourceCapability>:
  * @brief  Request the PE to send a GET_SRC_CAPA message
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetSourceCapability(uint8_t PortNum)
{
 8015470:	b5b0      	push	{r4, r5, r7, lr}
 8015472:	b092      	sub	sp, #72	; 0x48
 8015474:	af02      	add	r7, sp, #8
 8015476:	0002      	movs	r2, r0
 8015478:	1dfb      	adds	r3, r7, #7
 801547a:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_SRC_CAP, USBPD_SOPTYPE_SOP);
 801547c:	253f      	movs	r5, #63	; 0x3f
 801547e:	197c      	adds	r4, r7, r5
 8015480:	1dfb      	adds	r3, r7, #7
 8015482:	781b      	ldrb	r3, [r3, #0]
 8015484:	2200      	movs	r2, #0
 8015486:	2107      	movs	r1, #7
 8015488:	0018      	movs	r0, r3
 801548a:	f7eb f83b 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801548e:	0003      	movs	r3, r0
 8015490:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_SRC_CAPA not accepted by the stack");
 8015492:	197b      	adds	r3, r7, r5
 8015494:	781b      	ldrb	r3, [r3, #0]
 8015496:	2b00      	cmp	r3, #0
 8015498:	d027      	beq.n	80154ea <USBPD_DPM_RequestGetSourceCapability+0x7a>
 801549a:	4a17      	ldr	r2, [pc, #92]	; (80154f8 <USBPD_DPM_RequestGetSourceCapability+0x88>)
 801549c:	240c      	movs	r4, #12
 801549e:	193b      	adds	r3, r7, r4
 80154a0:	2132      	movs	r1, #50	; 0x32
 80154a2:	0018      	movs	r0, r3
 80154a4:	f006 ff66 	bl	801c374 <sniprintf>
 80154a8:	0002      	movs	r2, r0
 80154aa:	213e      	movs	r1, #62	; 0x3e
 80154ac:	187b      	adds	r3, r7, r1
 80154ae:	701a      	strb	r2, [r3, #0]
 80154b0:	187b      	adds	r3, r7, r1
 80154b2:	781b      	ldrb	r3, [r3, #0]
 80154b4:	2b31      	cmp	r3, #49	; 0x31
 80154b6:	d80d      	bhi.n	80154d4 <USBPD_DPM_RequestGetSourceCapability+0x64>
 80154b8:	193b      	adds	r3, r7, r4
 80154ba:	0018      	movs	r0, r3
 80154bc:	f7f0 fe86 	bl	80061cc <strlen>
 80154c0:	193a      	adds	r2, r7, r4
 80154c2:	1dfb      	adds	r3, r7, #7
 80154c4:	7819      	ldrb	r1, [r3, #0]
 80154c6:	9000      	str	r0, [sp, #0]
 80154c8:	0013      	movs	r3, r2
 80154ca:	2200      	movs	r2, #0
 80154cc:	2006      	movs	r0, #6
 80154ce:	f7f9 f987 	bl	800e7e0 <USBPD_TRACE_Add>
 80154d2:	e00a      	b.n	80154ea <USBPD_DPM_RequestGetSourceCapability+0x7a>
 80154d4:	230c      	movs	r3, #12
 80154d6:	18fa      	adds	r2, r7, r3
 80154d8:	1dfb      	adds	r3, r7, #7
 80154da:	7819      	ldrb	r1, [r3, #0]
 80154dc:	2332      	movs	r3, #50	; 0x32
 80154de:	9300      	str	r3, [sp, #0]
 80154e0:	0013      	movs	r3, r2
 80154e2:	2200      	movs	r2, #0
 80154e4:	2006      	movs	r0, #6
 80154e6:	f7f9 f97b 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 80154ea:	233f      	movs	r3, #63	; 0x3f
 80154ec:	18fb      	adds	r3, r7, r3
 80154ee:	781b      	ldrb	r3, [r3, #0]
}
 80154f0:	0018      	movs	r0, r3
 80154f2:	46bd      	mov	sp, r7
 80154f4:	b010      	add	sp, #64	; 0x40
 80154f6:	bdb0      	pop	{r4, r5, r7, pc}
 80154f8:	0801cf90 	.word	0x0801cf90

080154fc <USBPD_DPM_RequestGetSinkCapability>:
  * @brief  Request the PE to send a GET_SNK_CAPA message
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetSinkCapability(uint8_t PortNum)
{
 80154fc:	b5b0      	push	{r4, r5, r7, lr}
 80154fe:	b092      	sub	sp, #72	; 0x48
 8015500:	af02      	add	r7, sp, #8
 8015502:	0002      	movs	r2, r0
 8015504:	1dfb      	adds	r3, r7, #7
 8015506:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_SNK_CAP, USBPD_SOPTYPE_SOP);
 8015508:	253f      	movs	r5, #63	; 0x3f
 801550a:	197c      	adds	r4, r7, r5
 801550c:	1dfb      	adds	r3, r7, #7
 801550e:	781b      	ldrb	r3, [r3, #0]
 8015510:	2200      	movs	r2, #0
 8015512:	2108      	movs	r1, #8
 8015514:	0018      	movs	r0, r3
 8015516:	f7ea fff5 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801551a:	0003      	movs	r3, r0
 801551c:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_SINK_CAPA not accepted by the stack");
 801551e:	197b      	adds	r3, r7, r5
 8015520:	781b      	ldrb	r3, [r3, #0]
 8015522:	2b00      	cmp	r3, #0
 8015524:	d027      	beq.n	8015576 <USBPD_DPM_RequestGetSinkCapability+0x7a>
 8015526:	4a17      	ldr	r2, [pc, #92]	; (8015584 <USBPD_DPM_RequestGetSinkCapability+0x88>)
 8015528:	240c      	movs	r4, #12
 801552a:	193b      	adds	r3, r7, r4
 801552c:	2132      	movs	r1, #50	; 0x32
 801552e:	0018      	movs	r0, r3
 8015530:	f006 ff20 	bl	801c374 <sniprintf>
 8015534:	0002      	movs	r2, r0
 8015536:	213e      	movs	r1, #62	; 0x3e
 8015538:	187b      	adds	r3, r7, r1
 801553a:	701a      	strb	r2, [r3, #0]
 801553c:	187b      	adds	r3, r7, r1
 801553e:	781b      	ldrb	r3, [r3, #0]
 8015540:	2b31      	cmp	r3, #49	; 0x31
 8015542:	d80d      	bhi.n	8015560 <USBPD_DPM_RequestGetSinkCapability+0x64>
 8015544:	193b      	adds	r3, r7, r4
 8015546:	0018      	movs	r0, r3
 8015548:	f7f0 fe40 	bl	80061cc <strlen>
 801554c:	193a      	adds	r2, r7, r4
 801554e:	1dfb      	adds	r3, r7, #7
 8015550:	7819      	ldrb	r1, [r3, #0]
 8015552:	9000      	str	r0, [sp, #0]
 8015554:	0013      	movs	r3, r2
 8015556:	2200      	movs	r2, #0
 8015558:	2006      	movs	r0, #6
 801555a:	f7f9 f941 	bl	800e7e0 <USBPD_TRACE_Add>
 801555e:	e00a      	b.n	8015576 <USBPD_DPM_RequestGetSinkCapability+0x7a>
 8015560:	230c      	movs	r3, #12
 8015562:	18fa      	adds	r2, r7, r3
 8015564:	1dfb      	adds	r3, r7, #7
 8015566:	7819      	ldrb	r1, [r3, #0]
 8015568:	2332      	movs	r3, #50	; 0x32
 801556a:	9300      	str	r3, [sp, #0]
 801556c:	0013      	movs	r3, r2
 801556e:	2200      	movs	r2, #0
 8015570:	2006      	movs	r0, #6
 8015572:	f7f9 f935 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 8015576:	233f      	movs	r3, #63	; 0x3f
 8015578:	18fb      	adds	r3, r7, r3
 801557a:	781b      	ldrb	r3, [r3, #0]
}
 801557c:	0018      	movs	r0, r3
 801557e:	46bd      	mov	sp, r7
 8015580:	b010      	add	sp, #64	; 0x40
 8015582:	bdb0      	pop	{r4, r5, r7, pc}
 8015584:	0801cfb8 	.word	0x0801cfb8

08015588 <USBPD_DPM_RequestDataRoleSwap>:
  * @brief  Request the PE to perform a Data Role Swap.
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestDataRoleSwap(uint8_t PortNum)
{
 8015588:	b5b0      	push	{r4, r5, r7, lr}
 801558a:	b092      	sub	sp, #72	; 0x48
 801558c:	af02      	add	r7, sp, #8
 801558e:	0002      	movs	r2, r0
 8015590:	1dfb      	adds	r3, r7, #7
 8015592:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_DR_SWAP, USBPD_SOPTYPE_SOP);
 8015594:	253f      	movs	r5, #63	; 0x3f
 8015596:	197c      	adds	r4, r7, r5
 8015598:	1dfb      	adds	r3, r7, #7
 801559a:	781b      	ldrb	r3, [r3, #0]
 801559c:	2200      	movs	r2, #0
 801559e:	2109      	movs	r1, #9
 80155a0:	0018      	movs	r0, r3
 80155a2:	f7ea ffaf 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 80155a6:	0003      	movs	r3, r0
 80155a8:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "DRS not accepted by the stack");
 80155aa:	197b      	adds	r3, r7, r5
 80155ac:	781b      	ldrb	r3, [r3, #0]
 80155ae:	2b00      	cmp	r3, #0
 80155b0:	d027      	beq.n	8015602 <USBPD_DPM_RequestDataRoleSwap+0x7a>
 80155b2:	4a17      	ldr	r2, [pc, #92]	; (8015610 <USBPD_DPM_RequestDataRoleSwap+0x88>)
 80155b4:	240c      	movs	r4, #12
 80155b6:	193b      	adds	r3, r7, r4
 80155b8:	2132      	movs	r1, #50	; 0x32
 80155ba:	0018      	movs	r0, r3
 80155bc:	f006 feda 	bl	801c374 <sniprintf>
 80155c0:	0002      	movs	r2, r0
 80155c2:	213e      	movs	r1, #62	; 0x3e
 80155c4:	187b      	adds	r3, r7, r1
 80155c6:	701a      	strb	r2, [r3, #0]
 80155c8:	187b      	adds	r3, r7, r1
 80155ca:	781b      	ldrb	r3, [r3, #0]
 80155cc:	2b31      	cmp	r3, #49	; 0x31
 80155ce:	d80d      	bhi.n	80155ec <USBPD_DPM_RequestDataRoleSwap+0x64>
 80155d0:	193b      	adds	r3, r7, r4
 80155d2:	0018      	movs	r0, r3
 80155d4:	f7f0 fdfa 	bl	80061cc <strlen>
 80155d8:	193a      	adds	r2, r7, r4
 80155da:	1dfb      	adds	r3, r7, #7
 80155dc:	7819      	ldrb	r1, [r3, #0]
 80155de:	9000      	str	r0, [sp, #0]
 80155e0:	0013      	movs	r3, r2
 80155e2:	2200      	movs	r2, #0
 80155e4:	2006      	movs	r0, #6
 80155e6:	f7f9 f8fb 	bl	800e7e0 <USBPD_TRACE_Add>
 80155ea:	e00a      	b.n	8015602 <USBPD_DPM_RequestDataRoleSwap+0x7a>
 80155ec:	230c      	movs	r3, #12
 80155ee:	18fa      	adds	r2, r7, r3
 80155f0:	1dfb      	adds	r3, r7, #7
 80155f2:	7819      	ldrb	r1, [r3, #0]
 80155f4:	2332      	movs	r3, #50	; 0x32
 80155f6:	9300      	str	r3, [sp, #0]
 80155f8:	0013      	movs	r3, r2
 80155fa:	2200      	movs	r2, #0
 80155fc:	2006      	movs	r0, #6
 80155fe:	f7f9 f8ef 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 8015602:	233f      	movs	r3, #63	; 0x3f
 8015604:	18fb      	adds	r3, r7, r3
 8015606:	781b      	ldrb	r3, [r3, #0]
}
 8015608:	0018      	movs	r0, r3
 801560a:	46bd      	mov	sp, r7
 801560c:	b010      	add	sp, #64	; 0x40
 801560e:	bdb0      	pop	{r4, r5, r7, pc}
 8015610:	0801cfe0 	.word	0x0801cfe0

08015614 <USBPD_DPM_RequestPowerRoleSwap>:
  * @brief  Request the PE to perform a Power Role Swap.
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestPowerRoleSwap(uint8_t PortNum)
{
 8015614:	b590      	push	{r4, r7, lr}
 8015616:	b093      	sub	sp, #76	; 0x4c
 8015618:	af02      	add	r7, sp, #8
 801561a:	0002      	movs	r2, r0
 801561c:	1dfb      	adds	r3, r7, #7
 801561e:	701a      	strb	r2, [r3, #0]
  DPM_USER_ERROR_TRACE(PortNum, USBPD_ERROR, "PRS not accepted by the stack");
 8015620:	4a16      	ldr	r2, [pc, #88]	; (801567c <USBPD_DPM_RequestPowerRoleSwap+0x68>)
 8015622:	240c      	movs	r4, #12
 8015624:	193b      	adds	r3, r7, r4
 8015626:	2132      	movs	r1, #50	; 0x32
 8015628:	0018      	movs	r0, r3
 801562a:	f006 fea3 	bl	801c374 <sniprintf>
 801562e:	0002      	movs	r2, r0
 8015630:	213f      	movs	r1, #63	; 0x3f
 8015632:	187b      	adds	r3, r7, r1
 8015634:	701a      	strb	r2, [r3, #0]
 8015636:	187b      	adds	r3, r7, r1
 8015638:	781b      	ldrb	r3, [r3, #0]
 801563a:	2b31      	cmp	r3, #49	; 0x31
 801563c:	d80d      	bhi.n	801565a <USBPD_DPM_RequestPowerRoleSwap+0x46>
 801563e:	193b      	adds	r3, r7, r4
 8015640:	0018      	movs	r0, r3
 8015642:	f7f0 fdc3 	bl	80061cc <strlen>
 8015646:	193a      	adds	r2, r7, r4
 8015648:	1dfb      	adds	r3, r7, #7
 801564a:	7819      	ldrb	r1, [r3, #0]
 801564c:	9000      	str	r0, [sp, #0]
 801564e:	0013      	movs	r3, r2
 8015650:	2200      	movs	r2, #0
 8015652:	2006      	movs	r0, #6
 8015654:	f7f9 f8c4 	bl	800e7e0 <USBPD_TRACE_Add>
 8015658:	e00a      	b.n	8015670 <USBPD_DPM_RequestPowerRoleSwap+0x5c>
 801565a:	230c      	movs	r3, #12
 801565c:	18fa      	adds	r2, r7, r3
 801565e:	1dfb      	adds	r3, r7, #7
 8015660:	7819      	ldrb	r1, [r3, #0]
 8015662:	2332      	movs	r3, #50	; 0x32
 8015664:	9300      	str	r3, [sp, #0]
 8015666:	0013      	movs	r3, r2
 8015668:	2200      	movs	r2, #0
 801566a:	2006      	movs	r0, #6
 801566c:	f7f9 f8b8 	bl	800e7e0 <USBPD_TRACE_Add>
  return USBPD_ERROR;
 8015670:	2302      	movs	r3, #2
}
 8015672:	0018      	movs	r0, r3
 8015674:	46bd      	mov	sp, r7
 8015676:	b011      	add	sp, #68	; 0x44
 8015678:	bd90      	pop	{r4, r7, pc}
 801567a:	46c0      	nop			; (mov r8, r8)
 801567c:	0801d000 	.word	0x0801d000

08015680 <USBPD_DPM_RequestVconnSwap>:
  * @brief  Request the PE to perform a VCONN Swap.
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestVconnSwap(uint8_t PortNum)
{
 8015680:	b5b0      	push	{r4, r5, r7, lr}
 8015682:	b092      	sub	sp, #72	; 0x48
 8015684:	af02      	add	r7, sp, #8
 8015686:	0002      	movs	r2, r0
 8015688:	1dfb      	adds	r3, r7, #7
 801568a:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_VCONN_SWAP, USBPD_SOPTYPE_SOP);
 801568c:	253f      	movs	r5, #63	; 0x3f
 801568e:	197c      	adds	r4, r7, r5
 8015690:	1dfb      	adds	r3, r7, #7
 8015692:	781b      	ldrb	r3, [r3, #0]
 8015694:	2200      	movs	r2, #0
 8015696:	210b      	movs	r1, #11
 8015698:	0018      	movs	r0, r3
 801569a:	f7ea ff33 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 801569e:	0003      	movs	r3, r0
 80156a0:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "VCS not accepted by the stack");
 80156a2:	197b      	adds	r3, r7, r5
 80156a4:	781b      	ldrb	r3, [r3, #0]
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	d027      	beq.n	80156fa <USBPD_DPM_RequestVconnSwap+0x7a>
 80156aa:	4a17      	ldr	r2, [pc, #92]	; (8015708 <USBPD_DPM_RequestVconnSwap+0x88>)
 80156ac:	240c      	movs	r4, #12
 80156ae:	193b      	adds	r3, r7, r4
 80156b0:	2132      	movs	r1, #50	; 0x32
 80156b2:	0018      	movs	r0, r3
 80156b4:	f006 fe5e 	bl	801c374 <sniprintf>
 80156b8:	0002      	movs	r2, r0
 80156ba:	213e      	movs	r1, #62	; 0x3e
 80156bc:	187b      	adds	r3, r7, r1
 80156be:	701a      	strb	r2, [r3, #0]
 80156c0:	187b      	adds	r3, r7, r1
 80156c2:	781b      	ldrb	r3, [r3, #0]
 80156c4:	2b31      	cmp	r3, #49	; 0x31
 80156c6:	d80d      	bhi.n	80156e4 <USBPD_DPM_RequestVconnSwap+0x64>
 80156c8:	193b      	adds	r3, r7, r4
 80156ca:	0018      	movs	r0, r3
 80156cc:	f7f0 fd7e 	bl	80061cc <strlen>
 80156d0:	193a      	adds	r2, r7, r4
 80156d2:	1dfb      	adds	r3, r7, #7
 80156d4:	7819      	ldrb	r1, [r3, #0]
 80156d6:	9000      	str	r0, [sp, #0]
 80156d8:	0013      	movs	r3, r2
 80156da:	2200      	movs	r2, #0
 80156dc:	2006      	movs	r0, #6
 80156de:	f7f9 f87f 	bl	800e7e0 <USBPD_TRACE_Add>
 80156e2:	e00a      	b.n	80156fa <USBPD_DPM_RequestVconnSwap+0x7a>
 80156e4:	230c      	movs	r3, #12
 80156e6:	18fa      	adds	r2, r7, r3
 80156e8:	1dfb      	adds	r3, r7, #7
 80156ea:	7819      	ldrb	r1, [r3, #0]
 80156ec:	2332      	movs	r3, #50	; 0x32
 80156ee:	9300      	str	r3, [sp, #0]
 80156f0:	0013      	movs	r3, r2
 80156f2:	2200      	movs	r2, #0
 80156f4:	2006      	movs	r0, #6
 80156f6:	f7f9 f873 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 80156fa:	233f      	movs	r3, #63	; 0x3f
 80156fc:	18fb      	adds	r3, r7, r3
 80156fe:	781b      	ldrb	r3, [r3, #0]
}
 8015700:	0018      	movs	r0, r3
 8015702:	46bd      	mov	sp, r7
 8015704:	b010      	add	sp, #64	; 0x40
 8015706:	bdb0      	pop	{r4, r5, r7, pc}
 8015708:	0801d020 	.word	0x0801d020

0801570c <USBPD_DPM_RequestSoftReset>:
  * @param  PortNum The current port number
  * @param  SOPType SOP Type based on @ref USBPD_SOPType_TypeDef
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestSoftReset(uint8_t PortNum, USBPD_SOPType_TypeDef SOPType)
{
 801570c:	b5b0      	push	{r4, r5, r7, lr}
 801570e:	b092      	sub	sp, #72	; 0x48
 8015710:	af02      	add	r7, sp, #8
 8015712:	0002      	movs	r2, r0
 8015714:	1dfb      	adds	r3, r7, #7
 8015716:	701a      	strb	r2, [r3, #0]
 8015718:	1dbb      	adds	r3, r7, #6
 801571a:	1c0a      	adds	r2, r1, #0
 801571c:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_SOFT_RESET, SOPType);
 801571e:	253f      	movs	r5, #63	; 0x3f
 8015720:	197c      	adds	r4, r7, r5
 8015722:	1dbb      	adds	r3, r7, #6
 8015724:	781a      	ldrb	r2, [r3, #0]
 8015726:	1dfb      	adds	r3, r7, #7
 8015728:	781b      	ldrb	r3, [r3, #0]
 801572a:	210d      	movs	r1, #13
 801572c:	0018      	movs	r0, r3
 801572e:	f7ea fee9 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 8015732:	0003      	movs	r3, r0
 8015734:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "SOFT_RESET not accepted by the stack");
 8015736:	197b      	adds	r3, r7, r5
 8015738:	781b      	ldrb	r3, [r3, #0]
 801573a:	2b00      	cmp	r3, #0
 801573c:	d027      	beq.n	801578e <USBPD_DPM_RequestSoftReset+0x82>
 801573e:	4a17      	ldr	r2, [pc, #92]	; (801579c <USBPD_DPM_RequestSoftReset+0x90>)
 8015740:	240c      	movs	r4, #12
 8015742:	193b      	adds	r3, r7, r4
 8015744:	2132      	movs	r1, #50	; 0x32
 8015746:	0018      	movs	r0, r3
 8015748:	f006 fe14 	bl	801c374 <sniprintf>
 801574c:	0002      	movs	r2, r0
 801574e:	213e      	movs	r1, #62	; 0x3e
 8015750:	187b      	adds	r3, r7, r1
 8015752:	701a      	strb	r2, [r3, #0]
 8015754:	187b      	adds	r3, r7, r1
 8015756:	781b      	ldrb	r3, [r3, #0]
 8015758:	2b31      	cmp	r3, #49	; 0x31
 801575a:	d80d      	bhi.n	8015778 <USBPD_DPM_RequestSoftReset+0x6c>
 801575c:	193b      	adds	r3, r7, r4
 801575e:	0018      	movs	r0, r3
 8015760:	f7f0 fd34 	bl	80061cc <strlen>
 8015764:	193a      	adds	r2, r7, r4
 8015766:	1dfb      	adds	r3, r7, #7
 8015768:	7819      	ldrb	r1, [r3, #0]
 801576a:	9000      	str	r0, [sp, #0]
 801576c:	0013      	movs	r3, r2
 801576e:	2200      	movs	r2, #0
 8015770:	2006      	movs	r0, #6
 8015772:	f7f9 f835 	bl	800e7e0 <USBPD_TRACE_Add>
 8015776:	e00a      	b.n	801578e <USBPD_DPM_RequestSoftReset+0x82>
 8015778:	230c      	movs	r3, #12
 801577a:	18fa      	adds	r2, r7, r3
 801577c:	1dfb      	adds	r3, r7, #7
 801577e:	7819      	ldrb	r1, [r3, #0]
 8015780:	2332      	movs	r3, #50	; 0x32
 8015782:	9300      	str	r3, [sp, #0]
 8015784:	0013      	movs	r3, r2
 8015786:	2200      	movs	r2, #0
 8015788:	2006      	movs	r0, #6
 801578a:	f7f9 f829 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 801578e:	233f      	movs	r3, #63	; 0x3f
 8015790:	18fb      	adds	r3, r7, r3
 8015792:	781b      	ldrb	r3, [r3, #0]
}
 8015794:	0018      	movs	r0, r3
 8015796:	46bd      	mov	sp, r7
 8015798:	b010      	add	sp, #64	; 0x40
 801579a:	bdb0      	pop	{r4, r5, r7, pc}
 801579c:	0801d040 	.word	0x0801d040

080157a0 <USBPD_DPM_RequestSourceCapability>:
  * @brief  Request the PE to send a Source Capability message.
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestSourceCapability(uint8_t PortNum)
{
 80157a0:	b5b0      	push	{r4, r5, r7, lr}
 80157a2:	b092      	sub	sp, #72	; 0x48
 80157a4:	af02      	add	r7, sp, #8
 80157a6:	0002      	movs	r2, r0
 80157a8:	1dfb      	adds	r3, r7, #7
 80157aa:	701a      	strb	r2, [r3, #0]
  /* PE will directly get the PDO saved in structure @ref PWR_Port_PDO_Storage */
  USBPD_StatusTypeDef _status = USBPD_PE_Request_DataMessage(PortNum, USBPD_DATAMSG_SRC_CAPABILITIES, NULL);
 80157ac:	253f      	movs	r5, #63	; 0x3f
 80157ae:	197c      	adds	r4, r7, r5
 80157b0:	1dfb      	adds	r3, r7, #7
 80157b2:	781b      	ldrb	r3, [r3, #0]
 80157b4:	2200      	movs	r2, #0
 80157b6:	2101      	movs	r1, #1
 80157b8:	0018      	movs	r0, r3
 80157ba:	f7ea ff4f 	bl	800065c <USBPD_PE_Request_DataMessage>
 80157be:	0003      	movs	r3, r0
 80157c0:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "SRC_CAPA not accepted by the stack");
 80157c2:	197b      	adds	r3, r7, r5
 80157c4:	781b      	ldrb	r3, [r3, #0]
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d027      	beq.n	801581a <USBPD_DPM_RequestSourceCapability+0x7a>
 80157ca:	4a17      	ldr	r2, [pc, #92]	; (8015828 <USBPD_DPM_RequestSourceCapability+0x88>)
 80157cc:	240c      	movs	r4, #12
 80157ce:	193b      	adds	r3, r7, r4
 80157d0:	2132      	movs	r1, #50	; 0x32
 80157d2:	0018      	movs	r0, r3
 80157d4:	f006 fdce 	bl	801c374 <sniprintf>
 80157d8:	0002      	movs	r2, r0
 80157da:	213e      	movs	r1, #62	; 0x3e
 80157dc:	187b      	adds	r3, r7, r1
 80157de:	701a      	strb	r2, [r3, #0]
 80157e0:	187b      	adds	r3, r7, r1
 80157e2:	781b      	ldrb	r3, [r3, #0]
 80157e4:	2b31      	cmp	r3, #49	; 0x31
 80157e6:	d80d      	bhi.n	8015804 <USBPD_DPM_RequestSourceCapability+0x64>
 80157e8:	193b      	adds	r3, r7, r4
 80157ea:	0018      	movs	r0, r3
 80157ec:	f7f0 fcee 	bl	80061cc <strlen>
 80157f0:	193a      	adds	r2, r7, r4
 80157f2:	1dfb      	adds	r3, r7, #7
 80157f4:	7819      	ldrb	r1, [r3, #0]
 80157f6:	9000      	str	r0, [sp, #0]
 80157f8:	0013      	movs	r3, r2
 80157fa:	2200      	movs	r2, #0
 80157fc:	2006      	movs	r0, #6
 80157fe:	f7f8 ffef 	bl	800e7e0 <USBPD_TRACE_Add>
 8015802:	e00a      	b.n	801581a <USBPD_DPM_RequestSourceCapability+0x7a>
 8015804:	230c      	movs	r3, #12
 8015806:	18fa      	adds	r2, r7, r3
 8015808:	1dfb      	adds	r3, r7, #7
 801580a:	7819      	ldrb	r1, [r3, #0]
 801580c:	2332      	movs	r3, #50	; 0x32
 801580e:	9300      	str	r3, [sp, #0]
 8015810:	0013      	movs	r3, r2
 8015812:	2200      	movs	r2, #0
 8015814:	2006      	movs	r0, #6
 8015816:	f7f8 ffe3 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 801581a:	233f      	movs	r3, #63	; 0x3f
 801581c:	18fb      	adds	r3, r7, r3
 801581e:	781b      	ldrb	r3, [r3, #0]
}
 8015820:	0018      	movs	r0, r3
 8015822:	46bd      	mov	sp, r7
 8015824:	b010      	add	sp, #64	; 0x40
 8015826:	bdb0      	pop	{r4, r5, r7, pc}
 8015828:	0801d068 	.word	0x0801d068

0801582c <USBPD_DPM_RequestAlert>:
  * @param  PortNum The current port number
  * @param  Alert   Alert based on @ref USBPD_ADO_TypeDef
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestAlert(uint8_t PortNum, USBPD_ADO_TypeDef Alert)
{
 801582c:	b5b0      	push	{r4, r5, r7, lr}
 801582e:	b092      	sub	sp, #72	; 0x48
 8015830:	af02      	add	r7, sp, #8
 8015832:	0002      	movs	r2, r0
 8015834:	6039      	str	r1, [r7, #0]
 8015836:	1dfb      	adds	r3, r7, #7
 8015838:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_DataMessage(PortNum, USBPD_DATAMSG_ALERT, (uint32_t*)&Alert.d32);
 801583a:	253f      	movs	r5, #63	; 0x3f
 801583c:	197c      	adds	r4, r7, r5
 801583e:	003a      	movs	r2, r7
 8015840:	1dfb      	adds	r3, r7, #7
 8015842:	781b      	ldrb	r3, [r3, #0]
 8015844:	2106      	movs	r1, #6
 8015846:	0018      	movs	r0, r3
 8015848:	f7ea ff08 	bl	800065c <USBPD_PE_Request_DataMessage>
 801584c:	0003      	movs	r3, r0
 801584e:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "ALERT not accepted by the stack");
 8015850:	197b      	adds	r3, r7, r5
 8015852:	781b      	ldrb	r3, [r3, #0]
 8015854:	2b00      	cmp	r3, #0
 8015856:	d027      	beq.n	80158a8 <USBPD_DPM_RequestAlert+0x7c>
 8015858:	4a17      	ldr	r2, [pc, #92]	; (80158b8 <USBPD_DPM_RequestAlert+0x8c>)
 801585a:	240c      	movs	r4, #12
 801585c:	193b      	adds	r3, r7, r4
 801585e:	2132      	movs	r1, #50	; 0x32
 8015860:	0018      	movs	r0, r3
 8015862:	f006 fd87 	bl	801c374 <sniprintf>
 8015866:	0002      	movs	r2, r0
 8015868:	213e      	movs	r1, #62	; 0x3e
 801586a:	187b      	adds	r3, r7, r1
 801586c:	701a      	strb	r2, [r3, #0]
 801586e:	187b      	adds	r3, r7, r1
 8015870:	781b      	ldrb	r3, [r3, #0]
 8015872:	2b31      	cmp	r3, #49	; 0x31
 8015874:	d80d      	bhi.n	8015892 <USBPD_DPM_RequestAlert+0x66>
 8015876:	193b      	adds	r3, r7, r4
 8015878:	0018      	movs	r0, r3
 801587a:	f7f0 fca7 	bl	80061cc <strlen>
 801587e:	193a      	adds	r2, r7, r4
 8015880:	1dfb      	adds	r3, r7, #7
 8015882:	7819      	ldrb	r1, [r3, #0]
 8015884:	9000      	str	r0, [sp, #0]
 8015886:	0013      	movs	r3, r2
 8015888:	2200      	movs	r2, #0
 801588a:	2006      	movs	r0, #6
 801588c:	f7f8 ffa8 	bl	800e7e0 <USBPD_TRACE_Add>
 8015890:	e00a      	b.n	80158a8 <USBPD_DPM_RequestAlert+0x7c>
 8015892:	230c      	movs	r3, #12
 8015894:	18fa      	adds	r2, r7, r3
 8015896:	1dfb      	adds	r3, r7, #7
 8015898:	7819      	ldrb	r1, [r3, #0]
 801589a:	2332      	movs	r3, #50	; 0x32
 801589c:	9300      	str	r3, [sp, #0]
 801589e:	0013      	movs	r3, r2
 80158a0:	2200      	movs	r2, #0
 80158a2:	2006      	movs	r0, #6
 80158a4:	f7f8 ff9c 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 80158a8:	233f      	movs	r3, #63	; 0x3f
 80158aa:	18fb      	adds	r3, r7, r3
 80158ac:	781b      	ldrb	r3, [r3, #0]
}
 80158ae:	0018      	movs	r0, r3
 80158b0:	46bd      	mov	sp, r7
 80158b2:	b010      	add	sp, #64	; 0x40
 80158b4:	bdb0      	pop	{r4, r5, r7, pc}
 80158b6:	46c0      	nop			; (mov r8, r8)
 80158b8:	0801d1f8 	.word	0x0801d1f8

080158bc <USBPD_DPM_RequestGetSourceCapabilityExt>:
  * @brief  Request the PE to get a source capability extended
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetSourceCapabilityExt(uint8_t PortNum)
{
 80158bc:	b5b0      	push	{r4, r5, r7, lr}
 80158be:	b092      	sub	sp, #72	; 0x48
 80158c0:	af02      	add	r7, sp, #8
 80158c2:	0002      	movs	r2, r0
 80158c4:	1dfb      	adds	r3, r7, #7
 80158c6:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_SRC_CAPEXT, USBPD_SOPTYPE_SOP);
 80158c8:	253f      	movs	r5, #63	; 0x3f
 80158ca:	197c      	adds	r4, r7, r5
 80158cc:	1dfb      	adds	r3, r7, #7
 80158ce:	781b      	ldrb	r3, [r3, #0]
 80158d0:	2200      	movs	r2, #0
 80158d2:	2111      	movs	r1, #17
 80158d4:	0018      	movs	r0, r3
 80158d6:	f7ea fe15 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 80158da:	0003      	movs	r3, r0
 80158dc:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_SRC_CAPA_EXT not accepted by the stack");
 80158de:	197b      	adds	r3, r7, r5
 80158e0:	781b      	ldrb	r3, [r3, #0]
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	d027      	beq.n	8015936 <USBPD_DPM_RequestGetSourceCapabilityExt+0x7a>
 80158e6:	4a17      	ldr	r2, [pc, #92]	; (8015944 <USBPD_DPM_RequestGetSourceCapabilityExt+0x88>)
 80158e8:	240c      	movs	r4, #12
 80158ea:	193b      	adds	r3, r7, r4
 80158ec:	2132      	movs	r1, #50	; 0x32
 80158ee:	0018      	movs	r0, r3
 80158f0:	f006 fd40 	bl	801c374 <sniprintf>
 80158f4:	0002      	movs	r2, r0
 80158f6:	213e      	movs	r1, #62	; 0x3e
 80158f8:	187b      	adds	r3, r7, r1
 80158fa:	701a      	strb	r2, [r3, #0]
 80158fc:	187b      	adds	r3, r7, r1
 80158fe:	781b      	ldrb	r3, [r3, #0]
 8015900:	2b31      	cmp	r3, #49	; 0x31
 8015902:	d80d      	bhi.n	8015920 <USBPD_DPM_RequestGetSourceCapabilityExt+0x64>
 8015904:	193b      	adds	r3, r7, r4
 8015906:	0018      	movs	r0, r3
 8015908:	f7f0 fc60 	bl	80061cc <strlen>
 801590c:	193a      	adds	r2, r7, r4
 801590e:	1dfb      	adds	r3, r7, #7
 8015910:	7819      	ldrb	r1, [r3, #0]
 8015912:	9000      	str	r0, [sp, #0]
 8015914:	0013      	movs	r3, r2
 8015916:	2200      	movs	r2, #0
 8015918:	2006      	movs	r0, #6
 801591a:	f7f8 ff61 	bl	800e7e0 <USBPD_TRACE_Add>
 801591e:	e00a      	b.n	8015936 <USBPD_DPM_RequestGetSourceCapabilityExt+0x7a>
 8015920:	230c      	movs	r3, #12
 8015922:	18fa      	adds	r2, r7, r3
 8015924:	1dfb      	adds	r3, r7, #7
 8015926:	7819      	ldrb	r1, [r3, #0]
 8015928:	2332      	movs	r3, #50	; 0x32
 801592a:	9300      	str	r3, [sp, #0]
 801592c:	0013      	movs	r3, r2
 801592e:	2200      	movs	r2, #0
 8015930:	2006      	movs	r0, #6
 8015932:	f7f8 ff55 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 8015936:	233f      	movs	r3, #63	; 0x3f
 8015938:	18fb      	adds	r3, r7, r3
 801593a:	781b      	ldrb	r3, [r3, #0]
}
 801593c:	0018      	movs	r0, r3
 801593e:	46bd      	mov	sp, r7
 8015940:	b010      	add	sp, #64	; 0x40
 8015942:	bdb0      	pop	{r4, r5, r7, pc}
 8015944:	0801d218 	.word	0x0801d218

08015948 <USBPD_DPM_RequestGetSinkCapabilityExt>:
  * @brief  Request the PE to get a sink capability extended
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetSinkCapabilityExt(uint8_t PortNum)
{
 8015948:	b5b0      	push	{r4, r5, r7, lr}
 801594a:	b092      	sub	sp, #72	; 0x48
 801594c:	af02      	add	r7, sp, #8
 801594e:	0002      	movs	r2, r0
 8015950:	1dfb      	adds	r3, r7, #7
 8015952:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_SNK_CAPEXT, USBPD_SOPTYPE_SOP);
 8015954:	253f      	movs	r5, #63	; 0x3f
 8015956:	197c      	adds	r4, r7, r5
 8015958:	1dfb      	adds	r3, r7, #7
 801595a:	781b      	ldrb	r3, [r3, #0]
 801595c:	2200      	movs	r2, #0
 801595e:	2116      	movs	r1, #22
 8015960:	0018      	movs	r0, r3
 8015962:	f7ea fdcf 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 8015966:	0003      	movs	r3, r0
 8015968:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_SINK_CAPA_EXT not accepted by the stack");
 801596a:	197b      	adds	r3, r7, r5
 801596c:	781b      	ldrb	r3, [r3, #0]
 801596e:	2b00      	cmp	r3, #0
 8015970:	d027      	beq.n	80159c2 <USBPD_DPM_RequestGetSinkCapabilityExt+0x7a>
 8015972:	4a17      	ldr	r2, [pc, #92]	; (80159d0 <USBPD_DPM_RequestGetSinkCapabilityExt+0x88>)
 8015974:	240c      	movs	r4, #12
 8015976:	193b      	adds	r3, r7, r4
 8015978:	2132      	movs	r1, #50	; 0x32
 801597a:	0018      	movs	r0, r3
 801597c:	f006 fcfa 	bl	801c374 <sniprintf>
 8015980:	0002      	movs	r2, r0
 8015982:	213e      	movs	r1, #62	; 0x3e
 8015984:	187b      	adds	r3, r7, r1
 8015986:	701a      	strb	r2, [r3, #0]
 8015988:	187b      	adds	r3, r7, r1
 801598a:	781b      	ldrb	r3, [r3, #0]
 801598c:	2b31      	cmp	r3, #49	; 0x31
 801598e:	d80d      	bhi.n	80159ac <USBPD_DPM_RequestGetSinkCapabilityExt+0x64>
 8015990:	193b      	adds	r3, r7, r4
 8015992:	0018      	movs	r0, r3
 8015994:	f7f0 fc1a 	bl	80061cc <strlen>
 8015998:	193a      	adds	r2, r7, r4
 801599a:	1dfb      	adds	r3, r7, #7
 801599c:	7819      	ldrb	r1, [r3, #0]
 801599e:	9000      	str	r0, [sp, #0]
 80159a0:	0013      	movs	r3, r2
 80159a2:	2200      	movs	r2, #0
 80159a4:	2006      	movs	r0, #6
 80159a6:	f7f8 ff1b 	bl	800e7e0 <USBPD_TRACE_Add>
 80159aa:	e00a      	b.n	80159c2 <USBPD_DPM_RequestGetSinkCapabilityExt+0x7a>
 80159ac:	230c      	movs	r3, #12
 80159ae:	18fa      	adds	r2, r7, r3
 80159b0:	1dfb      	adds	r3, r7, #7
 80159b2:	7819      	ldrb	r1, [r3, #0]
 80159b4:	2332      	movs	r3, #50	; 0x32
 80159b6:	9300      	str	r3, [sp, #0]
 80159b8:	0013      	movs	r3, r2
 80159ba:	2200      	movs	r2, #0
 80159bc:	2006      	movs	r0, #6
 80159be:	f7f8 ff0f 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 80159c2:	233f      	movs	r3, #63	; 0x3f
 80159c4:	18fb      	adds	r3, r7, r3
 80159c6:	781b      	ldrb	r3, [r3, #0]
}
 80159c8:	0018      	movs	r0, r3
 80159ca:	46bd      	mov	sp, r7
 80159cc:	b010      	add	sp, #64	; 0x40
 80159ce:	bdb0      	pop	{r4, r5, r7, pc}
 80159d0:	0801d244 	.word	0x0801d244

080159d4 <USBPD_DPM_RequestGetManufacturerInfo>:
  * @param  SOPType SOP Type
  * @param  pManuInfoData Pointer on manufacturer info based on @ref USBPD_GMIDB_TypeDef
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetManufacturerInfo(uint8_t PortNum, USBPD_SOPType_TypeDef SOPType, uint8_t* pManuInfoData)
{
 80159d4:	b590      	push	{r4, r7, lr}
 80159d6:	b093      	sub	sp, #76	; 0x4c
 80159d8:	af02      	add	r7, sp, #8
 80159da:	603a      	str	r2, [r7, #0]
 80159dc:	1dfb      	adds	r3, r7, #7
 80159de:	1c02      	adds	r2, r0, #0
 80159e0:	701a      	strb	r2, [r3, #0]
 80159e2:	1dbb      	adds	r3, r7, #6
 80159e4:	1c0a      	adds	r2, r1, #0
 80159e6:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_ERROR;
 80159e8:	213f      	movs	r1, #63	; 0x3f
 80159ea:	187b      	adds	r3, r7, r1
 80159ec:	2202      	movs	r2, #2
 80159ee:	701a      	strb	r2, [r3, #0]
  if (USBPD_SOPTYPE_SOP == SOPType)
 80159f0:	1dbb      	adds	r3, r7, #6
 80159f2:	781b      	ldrb	r3, [r3, #0]
 80159f4:	2b00      	cmp	r3, #0
 80159f6:	d10d      	bne.n	8015a14 <USBPD_DPM_RequestGetManufacturerInfo+0x40>
  {
    _status = USBPD_PE_SendExtendedMessage(PortNum, SOPType, USBPD_EXT_GET_MANUFACTURER_INFO, (uint8_t*)pManuInfoData, sizeof(USBPD_GMIDB_TypeDef));
 80159f8:	187c      	adds	r4, r7, r1
 80159fa:	683a      	ldr	r2, [r7, #0]
 80159fc:	1dbb      	adds	r3, r7, #6
 80159fe:	7819      	ldrb	r1, [r3, #0]
 8015a00:	1dfb      	adds	r3, r7, #7
 8015a02:	7818      	ldrb	r0, [r3, #0]
 8015a04:	2302      	movs	r3, #2
 8015a06:	9300      	str	r3, [sp, #0]
 8015a08:	0013      	movs	r3, r2
 8015a0a:	2206      	movs	r2, #6
 8015a0c:	f7ea feb2 	bl	8000774 <USBPD_PE_SendExtendedMessage>
 8015a10:	0003      	movs	r3, r0
 8015a12:	7023      	strb	r3, [r4, #0]
  }
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_MANU_INFO not accepted by the stack");
 8015a14:	233f      	movs	r3, #63	; 0x3f
 8015a16:	18fb      	adds	r3, r7, r3
 8015a18:	781b      	ldrb	r3, [r3, #0]
 8015a1a:	2b00      	cmp	r3, #0
 8015a1c:	d027      	beq.n	8015a6e <USBPD_DPM_RequestGetManufacturerInfo+0x9a>
 8015a1e:	4a17      	ldr	r2, [pc, #92]	; (8015a7c <USBPD_DPM_RequestGetManufacturerInfo+0xa8>)
 8015a20:	240c      	movs	r4, #12
 8015a22:	193b      	adds	r3, r7, r4
 8015a24:	2132      	movs	r1, #50	; 0x32
 8015a26:	0018      	movs	r0, r3
 8015a28:	f006 fca4 	bl	801c374 <sniprintf>
 8015a2c:	0002      	movs	r2, r0
 8015a2e:	213e      	movs	r1, #62	; 0x3e
 8015a30:	187b      	adds	r3, r7, r1
 8015a32:	701a      	strb	r2, [r3, #0]
 8015a34:	187b      	adds	r3, r7, r1
 8015a36:	781b      	ldrb	r3, [r3, #0]
 8015a38:	2b31      	cmp	r3, #49	; 0x31
 8015a3a:	d80d      	bhi.n	8015a58 <USBPD_DPM_RequestGetManufacturerInfo+0x84>
 8015a3c:	193b      	adds	r3, r7, r4
 8015a3e:	0018      	movs	r0, r3
 8015a40:	f7f0 fbc4 	bl	80061cc <strlen>
 8015a44:	193a      	adds	r2, r7, r4
 8015a46:	1dfb      	adds	r3, r7, #7
 8015a48:	7819      	ldrb	r1, [r3, #0]
 8015a4a:	9000      	str	r0, [sp, #0]
 8015a4c:	0013      	movs	r3, r2
 8015a4e:	2200      	movs	r2, #0
 8015a50:	2006      	movs	r0, #6
 8015a52:	f7f8 fec5 	bl	800e7e0 <USBPD_TRACE_Add>
 8015a56:	e00a      	b.n	8015a6e <USBPD_DPM_RequestGetManufacturerInfo+0x9a>
 8015a58:	230c      	movs	r3, #12
 8015a5a:	18fa      	adds	r2, r7, r3
 8015a5c:	1dfb      	adds	r3, r7, #7
 8015a5e:	7819      	ldrb	r1, [r3, #0]
 8015a60:	2332      	movs	r3, #50	; 0x32
 8015a62:	9300      	str	r3, [sp, #0]
 8015a64:	0013      	movs	r3, r2
 8015a66:	2200      	movs	r2, #0
 8015a68:	2006      	movs	r0, #6
 8015a6a:	f7f8 feb9 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 8015a6e:	233f      	movs	r3, #63	; 0x3f
 8015a70:	18fb      	adds	r3, r7, r3
 8015a72:	781b      	ldrb	r3, [r3, #0]
}
 8015a74:	0018      	movs	r0, r3
 8015a76:	46bd      	mov	sp, r7
 8015a78:	b011      	add	sp, #68	; 0x44
 8015a7a:	bd90      	pop	{r4, r7, pc}
 8015a7c:	0801d270 	.word	0x0801d270

08015a80 <USBPD_DPM_RequestGetPPS_Status>:
  * @brief  Request the PE to request a GET_PPS_STATUS
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetPPS_Status(uint8_t PortNum)
{
 8015a80:	b5b0      	push	{r4, r5, r7, lr}
 8015a82:	b092      	sub	sp, #72	; 0x48
 8015a84:	af02      	add	r7, sp, #8
 8015a86:	0002      	movs	r2, r0
 8015a88:	1dfb      	adds	r3, r7, #7
 8015a8a:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_PPS_STATUS, USBPD_SOPTYPE_SOP);
 8015a8c:	253f      	movs	r5, #63	; 0x3f
 8015a8e:	197c      	adds	r4, r7, r5
 8015a90:	1dfb      	adds	r3, r7, #7
 8015a92:	781b      	ldrb	r3, [r3, #0]
 8015a94:	2200      	movs	r2, #0
 8015a96:	2114      	movs	r1, #20
 8015a98:	0018      	movs	r0, r3
 8015a9a:	f7ea fd33 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 8015a9e:	0003      	movs	r3, r0
 8015aa0:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_PPS_STATUS not accepted by the stack");
 8015aa2:	197b      	adds	r3, r7, r5
 8015aa4:	781b      	ldrb	r3, [r3, #0]
 8015aa6:	2b00      	cmp	r3, #0
 8015aa8:	d027      	beq.n	8015afa <USBPD_DPM_RequestGetPPS_Status+0x7a>
 8015aaa:	4a17      	ldr	r2, [pc, #92]	; (8015b08 <USBPD_DPM_RequestGetPPS_Status+0x88>)
 8015aac:	240c      	movs	r4, #12
 8015aae:	193b      	adds	r3, r7, r4
 8015ab0:	2132      	movs	r1, #50	; 0x32
 8015ab2:	0018      	movs	r0, r3
 8015ab4:	f006 fc5e 	bl	801c374 <sniprintf>
 8015ab8:	0002      	movs	r2, r0
 8015aba:	213e      	movs	r1, #62	; 0x3e
 8015abc:	187b      	adds	r3, r7, r1
 8015abe:	701a      	strb	r2, [r3, #0]
 8015ac0:	187b      	adds	r3, r7, r1
 8015ac2:	781b      	ldrb	r3, [r3, #0]
 8015ac4:	2b31      	cmp	r3, #49	; 0x31
 8015ac6:	d80d      	bhi.n	8015ae4 <USBPD_DPM_RequestGetPPS_Status+0x64>
 8015ac8:	193b      	adds	r3, r7, r4
 8015aca:	0018      	movs	r0, r3
 8015acc:	f7f0 fb7e 	bl	80061cc <strlen>
 8015ad0:	193a      	adds	r2, r7, r4
 8015ad2:	1dfb      	adds	r3, r7, #7
 8015ad4:	7819      	ldrb	r1, [r3, #0]
 8015ad6:	9000      	str	r0, [sp, #0]
 8015ad8:	0013      	movs	r3, r2
 8015ada:	2200      	movs	r2, #0
 8015adc:	2006      	movs	r0, #6
 8015ade:	f7f8 fe7f 	bl	800e7e0 <USBPD_TRACE_Add>
 8015ae2:	e00a      	b.n	8015afa <USBPD_DPM_RequestGetPPS_Status+0x7a>
 8015ae4:	230c      	movs	r3, #12
 8015ae6:	18fa      	adds	r2, r7, r3
 8015ae8:	1dfb      	adds	r3, r7, #7
 8015aea:	7819      	ldrb	r1, [r3, #0]
 8015aec:	2332      	movs	r3, #50	; 0x32
 8015aee:	9300      	str	r3, [sp, #0]
 8015af0:	0013      	movs	r3, r2
 8015af2:	2200      	movs	r2, #0
 8015af4:	2006      	movs	r0, #6
 8015af6:	f7f8 fe73 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 8015afa:	233f      	movs	r3, #63	; 0x3f
 8015afc:	18fb      	adds	r3, r7, r3
 8015afe:	781b      	ldrb	r3, [r3, #0]
}
 8015b00:	0018      	movs	r0, r3
 8015b02:	46bd      	mov	sp, r7
 8015b04:	b010      	add	sp, #64	; 0x40
 8015b06:	bdb0      	pop	{r4, r5, r7, pc}
 8015b08:	0801d298 	.word	0x0801d298

08015b0c <USBPD_DPM_RequestGetStatus>:
  * @brief  Request the PE to request a GET_STATUS
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetStatus(uint8_t PortNum)
{
 8015b0c:	b5b0      	push	{r4, r5, r7, lr}
 8015b0e:	b092      	sub	sp, #72	; 0x48
 8015b10:	af02      	add	r7, sp, #8
 8015b12:	0002      	movs	r2, r0
 8015b14:	1dfb      	adds	r3, r7, #7
 8015b16:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_STATUS, USBPD_SOPTYPE_SOP);
 8015b18:	253f      	movs	r5, #63	; 0x3f
 8015b1a:	197c      	adds	r4, r7, r5
 8015b1c:	1dfb      	adds	r3, r7, #7
 8015b1e:	781b      	ldrb	r3, [r3, #0]
 8015b20:	2200      	movs	r2, #0
 8015b22:	2112      	movs	r1, #18
 8015b24:	0018      	movs	r0, r3
 8015b26:	f7ea fced 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 8015b2a:	0003      	movs	r3, r0
 8015b2c:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_STATUS not accepted by the stack");
 8015b2e:	197b      	adds	r3, r7, r5
 8015b30:	781b      	ldrb	r3, [r3, #0]
 8015b32:	2b00      	cmp	r3, #0
 8015b34:	d027      	beq.n	8015b86 <USBPD_DPM_RequestGetStatus+0x7a>
 8015b36:	4a17      	ldr	r2, [pc, #92]	; (8015b94 <USBPD_DPM_RequestGetStatus+0x88>)
 8015b38:	240c      	movs	r4, #12
 8015b3a:	193b      	adds	r3, r7, r4
 8015b3c:	2132      	movs	r1, #50	; 0x32
 8015b3e:	0018      	movs	r0, r3
 8015b40:	f006 fc18 	bl	801c374 <sniprintf>
 8015b44:	0002      	movs	r2, r0
 8015b46:	213e      	movs	r1, #62	; 0x3e
 8015b48:	187b      	adds	r3, r7, r1
 8015b4a:	701a      	strb	r2, [r3, #0]
 8015b4c:	187b      	adds	r3, r7, r1
 8015b4e:	781b      	ldrb	r3, [r3, #0]
 8015b50:	2b31      	cmp	r3, #49	; 0x31
 8015b52:	d80d      	bhi.n	8015b70 <USBPD_DPM_RequestGetStatus+0x64>
 8015b54:	193b      	adds	r3, r7, r4
 8015b56:	0018      	movs	r0, r3
 8015b58:	f7f0 fb38 	bl	80061cc <strlen>
 8015b5c:	193a      	adds	r2, r7, r4
 8015b5e:	1dfb      	adds	r3, r7, #7
 8015b60:	7819      	ldrb	r1, [r3, #0]
 8015b62:	9000      	str	r0, [sp, #0]
 8015b64:	0013      	movs	r3, r2
 8015b66:	2200      	movs	r2, #0
 8015b68:	2006      	movs	r0, #6
 8015b6a:	f7f8 fe39 	bl	800e7e0 <USBPD_TRACE_Add>
 8015b6e:	e00a      	b.n	8015b86 <USBPD_DPM_RequestGetStatus+0x7a>
 8015b70:	230c      	movs	r3, #12
 8015b72:	18fa      	adds	r2, r7, r3
 8015b74:	1dfb      	adds	r3, r7, #7
 8015b76:	7819      	ldrb	r1, [r3, #0]
 8015b78:	2332      	movs	r3, #50	; 0x32
 8015b7a:	9300      	str	r3, [sp, #0]
 8015b7c:	0013      	movs	r3, r2
 8015b7e:	2200      	movs	r2, #0
 8015b80:	2006      	movs	r0, #6
 8015b82:	f7f8 fe2d 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 8015b86:	233f      	movs	r3, #63	; 0x3f
 8015b88:	18fb      	adds	r3, r7, r3
 8015b8a:	781b      	ldrb	r3, [r3, #0]
}
 8015b8c:	0018      	movs	r0, r3
 8015b8e:	46bd      	mov	sp, r7
 8015b90:	b010      	add	sp, #64	; 0x40
 8015b92:	bdb0      	pop	{r4, r5, r7, pc}
 8015b94:	0801d2c4 	.word	0x0801d2c4

08015b98 <USBPD_DPM_RequestFastRoleSwap>:
  * @brief  Request the PE to perform a Fast Role Swap.
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestFastRoleSwap(uint8_t PortNum)
{
 8015b98:	b5b0      	push	{r4, r5, r7, lr}
 8015b9a:	b092      	sub	sp, #72	; 0x48
 8015b9c:	af02      	add	r7, sp, #8
 8015b9e:	0002      	movs	r2, r0
 8015ba0:	1dfb      	adds	r3, r7, #7
 8015ba2:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_FR_SWAP, USBPD_SOPTYPE_SOP);
 8015ba4:	253f      	movs	r5, #63	; 0x3f
 8015ba6:	197c      	adds	r4, r7, r5
 8015ba8:	1dfb      	adds	r3, r7, #7
 8015baa:	781b      	ldrb	r3, [r3, #0]
 8015bac:	2200      	movs	r2, #0
 8015bae:	2113      	movs	r1, #19
 8015bb0:	0018      	movs	r0, r3
 8015bb2:	f7ea fca7 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 8015bb6:	0003      	movs	r3, r0
 8015bb8:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "FRS not accepted by the stack");
 8015bba:	197b      	adds	r3, r7, r5
 8015bbc:	781b      	ldrb	r3, [r3, #0]
 8015bbe:	2b00      	cmp	r3, #0
 8015bc0:	d027      	beq.n	8015c12 <USBPD_DPM_RequestFastRoleSwap+0x7a>
 8015bc2:	4a17      	ldr	r2, [pc, #92]	; (8015c20 <USBPD_DPM_RequestFastRoleSwap+0x88>)
 8015bc4:	240c      	movs	r4, #12
 8015bc6:	193b      	adds	r3, r7, r4
 8015bc8:	2132      	movs	r1, #50	; 0x32
 8015bca:	0018      	movs	r0, r3
 8015bcc:	f006 fbd2 	bl	801c374 <sniprintf>
 8015bd0:	0002      	movs	r2, r0
 8015bd2:	213e      	movs	r1, #62	; 0x3e
 8015bd4:	187b      	adds	r3, r7, r1
 8015bd6:	701a      	strb	r2, [r3, #0]
 8015bd8:	187b      	adds	r3, r7, r1
 8015bda:	781b      	ldrb	r3, [r3, #0]
 8015bdc:	2b31      	cmp	r3, #49	; 0x31
 8015bde:	d80d      	bhi.n	8015bfc <USBPD_DPM_RequestFastRoleSwap+0x64>
 8015be0:	193b      	adds	r3, r7, r4
 8015be2:	0018      	movs	r0, r3
 8015be4:	f7f0 faf2 	bl	80061cc <strlen>
 8015be8:	193a      	adds	r2, r7, r4
 8015bea:	1dfb      	adds	r3, r7, #7
 8015bec:	7819      	ldrb	r1, [r3, #0]
 8015bee:	9000      	str	r0, [sp, #0]
 8015bf0:	0013      	movs	r3, r2
 8015bf2:	2200      	movs	r2, #0
 8015bf4:	2006      	movs	r0, #6
 8015bf6:	f7f8 fdf3 	bl	800e7e0 <USBPD_TRACE_Add>
 8015bfa:	e00a      	b.n	8015c12 <USBPD_DPM_RequestFastRoleSwap+0x7a>
 8015bfc:	230c      	movs	r3, #12
 8015bfe:	18fa      	adds	r2, r7, r3
 8015c00:	1dfb      	adds	r3, r7, #7
 8015c02:	7819      	ldrb	r1, [r3, #0]
 8015c04:	2332      	movs	r3, #50	; 0x32
 8015c06:	9300      	str	r3, [sp, #0]
 8015c08:	0013      	movs	r3, r2
 8015c0a:	2200      	movs	r2, #0
 8015c0c:	2006      	movs	r0, #6
 8015c0e:	f7f8 fde7 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 8015c12:	233f      	movs	r3, #63	; 0x3f
 8015c14:	18fb      	adds	r3, r7, r3
 8015c16:	781b      	ldrb	r3, [r3, #0]
}
 8015c18:	0018      	movs	r0, r3
 8015c1a:	46bd      	mov	sp, r7
 8015c1c:	b010      	add	sp, #64	; 0x40
 8015c1e:	bdb0      	pop	{r4, r5, r7, pc}
 8015c20:	0801d2ec 	.word	0x0801d2ec

08015c24 <USBPD_DPM_RequestGetCountryCodes>:
  * @brief  Request the PE to send a GET_COUNTRY_CODES message
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetCountryCodes(uint8_t PortNum)
{
 8015c24:	b5b0      	push	{r4, r5, r7, lr}
 8015c26:	b092      	sub	sp, #72	; 0x48
 8015c28:	af02      	add	r7, sp, #8
 8015c2a:	0002      	movs	r2, r0
 8015c2c:	1dfb      	adds	r3, r7, #7
 8015c2e:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_CtrlMessage(PortNum, USBPD_CONTROLMSG_GET_COUNTRY_CODES, USBPD_SOPTYPE_SOP);
 8015c30:	253f      	movs	r5, #63	; 0x3f
 8015c32:	197c      	adds	r4, r7, r5
 8015c34:	1dfb      	adds	r3, r7, #7
 8015c36:	781b      	ldrb	r3, [r3, #0]
 8015c38:	2200      	movs	r2, #0
 8015c3a:	2115      	movs	r1, #21
 8015c3c:	0018      	movs	r0, r3
 8015c3e:	f7ea fc61 	bl	8000504 <USBPD_PE_Request_CtrlMessage>
 8015c42:	0003      	movs	r3, r0
 8015c44:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_COUNTRY_CODES not accepted by the stack");
 8015c46:	197b      	adds	r3, r7, r5
 8015c48:	781b      	ldrb	r3, [r3, #0]
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	d027      	beq.n	8015c9e <USBPD_DPM_RequestGetCountryCodes+0x7a>
 8015c4e:	4a17      	ldr	r2, [pc, #92]	; (8015cac <USBPD_DPM_RequestGetCountryCodes+0x88>)
 8015c50:	240c      	movs	r4, #12
 8015c52:	193b      	adds	r3, r7, r4
 8015c54:	2132      	movs	r1, #50	; 0x32
 8015c56:	0018      	movs	r0, r3
 8015c58:	f006 fb8c 	bl	801c374 <sniprintf>
 8015c5c:	0002      	movs	r2, r0
 8015c5e:	213e      	movs	r1, #62	; 0x3e
 8015c60:	187b      	adds	r3, r7, r1
 8015c62:	701a      	strb	r2, [r3, #0]
 8015c64:	187b      	adds	r3, r7, r1
 8015c66:	781b      	ldrb	r3, [r3, #0]
 8015c68:	2b31      	cmp	r3, #49	; 0x31
 8015c6a:	d80d      	bhi.n	8015c88 <USBPD_DPM_RequestGetCountryCodes+0x64>
 8015c6c:	193b      	adds	r3, r7, r4
 8015c6e:	0018      	movs	r0, r3
 8015c70:	f7f0 faac 	bl	80061cc <strlen>
 8015c74:	193a      	adds	r2, r7, r4
 8015c76:	1dfb      	adds	r3, r7, #7
 8015c78:	7819      	ldrb	r1, [r3, #0]
 8015c7a:	9000      	str	r0, [sp, #0]
 8015c7c:	0013      	movs	r3, r2
 8015c7e:	2200      	movs	r2, #0
 8015c80:	2006      	movs	r0, #6
 8015c82:	f7f8 fdad 	bl	800e7e0 <USBPD_TRACE_Add>
 8015c86:	e00a      	b.n	8015c9e <USBPD_DPM_RequestGetCountryCodes+0x7a>
 8015c88:	230c      	movs	r3, #12
 8015c8a:	18fa      	adds	r2, r7, r3
 8015c8c:	1dfb      	adds	r3, r7, #7
 8015c8e:	7819      	ldrb	r1, [r3, #0]
 8015c90:	2332      	movs	r3, #50	; 0x32
 8015c92:	9300      	str	r3, [sp, #0]
 8015c94:	0013      	movs	r3, r2
 8015c96:	2200      	movs	r2, #0
 8015c98:	2006      	movs	r0, #6
 8015c9a:	f7f8 fda1 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 8015c9e:	233f      	movs	r3, #63	; 0x3f
 8015ca0:	18fb      	adds	r3, r7, r3
 8015ca2:	781b      	ldrb	r3, [r3, #0]
}
 8015ca4:	0018      	movs	r0, r3
 8015ca6:	46bd      	mov	sp, r7
 8015ca8:	b010      	add	sp, #64	; 0x40
 8015caa:	bdb0      	pop	{r4, r5, r7, pc}
 8015cac:	0801d30c 	.word	0x0801d30c

08015cb0 <USBPD_DPM_RequestGetCountryInfo>:
  * @param  PortNum     The current port number
  * @param  CountryCode Country code (1st character and 2nd of the Alpha-2 Country)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetCountryInfo(uint8_t PortNum, uint16_t CountryCode)
{
 8015cb0:	b5b0      	push	{r4, r5, r7, lr}
 8015cb2:	b092      	sub	sp, #72	; 0x48
 8015cb4:	af02      	add	r7, sp, #8
 8015cb6:	0002      	movs	r2, r0
 8015cb8:	1dfb      	adds	r3, r7, #7
 8015cba:	701a      	strb	r2, [r3, #0]
 8015cbc:	1d3b      	adds	r3, r7, #4
 8015cbe:	1c0a      	adds	r2, r1, #0
 8015cc0:	801a      	strh	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_Request_DataMessage(PortNum, USBPD_DATAMSG_GET_COUNTRY_INFO, (uint32_t*)&CountryCode);
 8015cc2:	253f      	movs	r5, #63	; 0x3f
 8015cc4:	197c      	adds	r4, r7, r5
 8015cc6:	1d3a      	adds	r2, r7, #4
 8015cc8:	1dfb      	adds	r3, r7, #7
 8015cca:	781b      	ldrb	r3, [r3, #0]
 8015ccc:	2107      	movs	r1, #7
 8015cce:	0018      	movs	r0, r3
 8015cd0:	f7ea fcc4 	bl	800065c <USBPD_PE_Request_DataMessage>
 8015cd4:	0003      	movs	r3, r0
 8015cd6:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_COUNTRY_INFO not accepted by the stack");
 8015cd8:	197b      	adds	r3, r7, r5
 8015cda:	781b      	ldrb	r3, [r3, #0]
 8015cdc:	2b00      	cmp	r3, #0
 8015cde:	d027      	beq.n	8015d30 <USBPD_DPM_RequestGetCountryInfo+0x80>
 8015ce0:	4a17      	ldr	r2, [pc, #92]	; (8015d40 <USBPD_DPM_RequestGetCountryInfo+0x90>)
 8015ce2:	240c      	movs	r4, #12
 8015ce4:	193b      	adds	r3, r7, r4
 8015ce6:	2132      	movs	r1, #50	; 0x32
 8015ce8:	0018      	movs	r0, r3
 8015cea:	f006 fb43 	bl	801c374 <sniprintf>
 8015cee:	0002      	movs	r2, r0
 8015cf0:	213e      	movs	r1, #62	; 0x3e
 8015cf2:	187b      	adds	r3, r7, r1
 8015cf4:	701a      	strb	r2, [r3, #0]
 8015cf6:	187b      	adds	r3, r7, r1
 8015cf8:	781b      	ldrb	r3, [r3, #0]
 8015cfa:	2b31      	cmp	r3, #49	; 0x31
 8015cfc:	d80d      	bhi.n	8015d1a <USBPD_DPM_RequestGetCountryInfo+0x6a>
 8015cfe:	193b      	adds	r3, r7, r4
 8015d00:	0018      	movs	r0, r3
 8015d02:	f7f0 fa63 	bl	80061cc <strlen>
 8015d06:	193a      	adds	r2, r7, r4
 8015d08:	1dfb      	adds	r3, r7, #7
 8015d0a:	7819      	ldrb	r1, [r3, #0]
 8015d0c:	9000      	str	r0, [sp, #0]
 8015d0e:	0013      	movs	r3, r2
 8015d10:	2200      	movs	r2, #0
 8015d12:	2006      	movs	r0, #6
 8015d14:	f7f8 fd64 	bl	800e7e0 <USBPD_TRACE_Add>
 8015d18:	e00a      	b.n	8015d30 <USBPD_DPM_RequestGetCountryInfo+0x80>
 8015d1a:	230c      	movs	r3, #12
 8015d1c:	18fa      	adds	r2, r7, r3
 8015d1e:	1dfb      	adds	r3, r7, #7
 8015d20:	7819      	ldrb	r1, [r3, #0]
 8015d22:	2332      	movs	r3, #50	; 0x32
 8015d24:	9300      	str	r3, [sp, #0]
 8015d26:	0013      	movs	r3, r2
 8015d28:	2200      	movs	r2, #0
 8015d2a:	2006      	movs	r0, #6
 8015d2c:	f7f8 fd58 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 8015d30:	233f      	movs	r3, #63	; 0x3f
 8015d32:	18fb      	adds	r3, r7, r3
 8015d34:	781b      	ldrb	r3, [r3, #0]
}
 8015d36:	0018      	movs	r0, r3
 8015d38:	46bd      	mov	sp, r7
 8015d3a:	b010      	add	sp, #64	; 0x40
 8015d3c:	bdb0      	pop	{r4, r5, r7, pc}
 8015d3e:	46c0      	nop			; (mov r8, r8)
 8015d40:	0801d338 	.word	0x0801d338

08015d44 <USBPD_DPM_RequestGetBatteryCapability>:
  * @param  PortNum         The current port number
  * @param  pBatteryCapRef  Pointer on the Battery Capability reference
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetBatteryCapability(uint8_t PortNum, uint8_t *pBatteryCapRef)
{
 8015d44:	b5b0      	push	{r4, r5, r7, lr}
 8015d46:	b092      	sub	sp, #72	; 0x48
 8015d48:	af02      	add	r7, sp, #8
 8015d4a:	0002      	movs	r2, r0
 8015d4c:	6039      	str	r1, [r7, #0]
 8015d4e:	1dfb      	adds	r3, r7, #7
 8015d50:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_SendExtendedMessage(PortNum, USBPD_SOPTYPE_SOP, USBPD_EXT_GET_BATTERY_CAP, (uint8_t*)pBatteryCapRef, 1);
 8015d52:	253f      	movs	r5, #63	; 0x3f
 8015d54:	197c      	adds	r4, r7, r5
 8015d56:	683a      	ldr	r2, [r7, #0]
 8015d58:	1dfb      	adds	r3, r7, #7
 8015d5a:	7818      	ldrb	r0, [r3, #0]
 8015d5c:	2301      	movs	r3, #1
 8015d5e:	9300      	str	r3, [sp, #0]
 8015d60:	0013      	movs	r3, r2
 8015d62:	2203      	movs	r2, #3
 8015d64:	2100      	movs	r1, #0
 8015d66:	f7ea fd05 	bl	8000774 <USBPD_PE_SendExtendedMessage>
 8015d6a:	0003      	movs	r3, r0
 8015d6c:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_BATTERY_CAPA not accepted by the stack");
 8015d6e:	197b      	adds	r3, r7, r5
 8015d70:	781b      	ldrb	r3, [r3, #0]
 8015d72:	2b00      	cmp	r3, #0
 8015d74:	d027      	beq.n	8015dc6 <USBPD_DPM_RequestGetBatteryCapability+0x82>
 8015d76:	4a17      	ldr	r2, [pc, #92]	; (8015dd4 <USBPD_DPM_RequestGetBatteryCapability+0x90>)
 8015d78:	240c      	movs	r4, #12
 8015d7a:	193b      	adds	r3, r7, r4
 8015d7c:	2132      	movs	r1, #50	; 0x32
 8015d7e:	0018      	movs	r0, r3
 8015d80:	f006 faf8 	bl	801c374 <sniprintf>
 8015d84:	0002      	movs	r2, r0
 8015d86:	213e      	movs	r1, #62	; 0x3e
 8015d88:	187b      	adds	r3, r7, r1
 8015d8a:	701a      	strb	r2, [r3, #0]
 8015d8c:	187b      	adds	r3, r7, r1
 8015d8e:	781b      	ldrb	r3, [r3, #0]
 8015d90:	2b31      	cmp	r3, #49	; 0x31
 8015d92:	d80d      	bhi.n	8015db0 <USBPD_DPM_RequestGetBatteryCapability+0x6c>
 8015d94:	193b      	adds	r3, r7, r4
 8015d96:	0018      	movs	r0, r3
 8015d98:	f7f0 fa18 	bl	80061cc <strlen>
 8015d9c:	193a      	adds	r2, r7, r4
 8015d9e:	1dfb      	adds	r3, r7, #7
 8015da0:	7819      	ldrb	r1, [r3, #0]
 8015da2:	9000      	str	r0, [sp, #0]
 8015da4:	0013      	movs	r3, r2
 8015da6:	2200      	movs	r2, #0
 8015da8:	2006      	movs	r0, #6
 8015daa:	f7f8 fd19 	bl	800e7e0 <USBPD_TRACE_Add>
 8015dae:	e00a      	b.n	8015dc6 <USBPD_DPM_RequestGetBatteryCapability+0x82>
 8015db0:	230c      	movs	r3, #12
 8015db2:	18fa      	adds	r2, r7, r3
 8015db4:	1dfb      	adds	r3, r7, #7
 8015db6:	7819      	ldrb	r1, [r3, #0]
 8015db8:	2332      	movs	r3, #50	; 0x32
 8015dba:	9300      	str	r3, [sp, #0]
 8015dbc:	0013      	movs	r3, r2
 8015dbe:	2200      	movs	r2, #0
 8015dc0:	2006      	movs	r0, #6
 8015dc2:	f7f8 fd0d 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 8015dc6:	233f      	movs	r3, #63	; 0x3f
 8015dc8:	18fb      	adds	r3, r7, r3
 8015dca:	781b      	ldrb	r3, [r3, #0]
}
 8015dcc:	0018      	movs	r0, r3
 8015dce:	46bd      	mov	sp, r7
 8015dd0:	b010      	add	sp, #64	; 0x40
 8015dd2:	bdb0      	pop	{r4, r5, r7, pc}
 8015dd4:	0801d364 	.word	0x0801d364

08015dd8 <USBPD_DPM_RequestGetBatteryStatus>:
  * @param  PortNum           The current port number
  * @param  pBatteryStatusRef Pointer on the Battery Status reference
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestGetBatteryStatus(uint8_t PortNum, uint8_t *pBatteryStatusRef)
{
 8015dd8:	b5b0      	push	{r4, r5, r7, lr}
 8015dda:	b092      	sub	sp, #72	; 0x48
 8015ddc:	af02      	add	r7, sp, #8
 8015dde:	0002      	movs	r2, r0
 8015de0:	6039      	str	r1, [r7, #0]
 8015de2:	1dfb      	adds	r3, r7, #7
 8015de4:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_PE_SendExtendedMessage(PortNum, USBPD_SOPTYPE_SOP, USBPD_EXT_GET_BATTERY_STATUS, (uint8_t*)pBatteryStatusRef, 1);
 8015de6:	253f      	movs	r5, #63	; 0x3f
 8015de8:	197c      	adds	r4, r7, r5
 8015dea:	683a      	ldr	r2, [r7, #0]
 8015dec:	1dfb      	adds	r3, r7, #7
 8015dee:	7818      	ldrb	r0, [r3, #0]
 8015df0:	2301      	movs	r3, #1
 8015df2:	9300      	str	r3, [sp, #0]
 8015df4:	0013      	movs	r3, r2
 8015df6:	2204      	movs	r2, #4
 8015df8:	2100      	movs	r1, #0
 8015dfa:	f7ea fcbb 	bl	8000774 <USBPD_PE_SendExtendedMessage>
 8015dfe:	0003      	movs	r3, r0
 8015e00:	7023      	strb	r3, [r4, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "GET_BATTERY_STATUS not accepted by the stack");
 8015e02:	197b      	adds	r3, r7, r5
 8015e04:	781b      	ldrb	r3, [r3, #0]
 8015e06:	2b00      	cmp	r3, #0
 8015e08:	d027      	beq.n	8015e5a <USBPD_DPM_RequestGetBatteryStatus+0x82>
 8015e0a:	4a17      	ldr	r2, [pc, #92]	; (8015e68 <USBPD_DPM_RequestGetBatteryStatus+0x90>)
 8015e0c:	240c      	movs	r4, #12
 8015e0e:	193b      	adds	r3, r7, r4
 8015e10:	2132      	movs	r1, #50	; 0x32
 8015e12:	0018      	movs	r0, r3
 8015e14:	f006 faae 	bl	801c374 <sniprintf>
 8015e18:	0002      	movs	r2, r0
 8015e1a:	213e      	movs	r1, #62	; 0x3e
 8015e1c:	187b      	adds	r3, r7, r1
 8015e1e:	701a      	strb	r2, [r3, #0]
 8015e20:	187b      	adds	r3, r7, r1
 8015e22:	781b      	ldrb	r3, [r3, #0]
 8015e24:	2b31      	cmp	r3, #49	; 0x31
 8015e26:	d80d      	bhi.n	8015e44 <USBPD_DPM_RequestGetBatteryStatus+0x6c>
 8015e28:	193b      	adds	r3, r7, r4
 8015e2a:	0018      	movs	r0, r3
 8015e2c:	f7f0 f9ce 	bl	80061cc <strlen>
 8015e30:	193a      	adds	r2, r7, r4
 8015e32:	1dfb      	adds	r3, r7, #7
 8015e34:	7819      	ldrb	r1, [r3, #0]
 8015e36:	9000      	str	r0, [sp, #0]
 8015e38:	0013      	movs	r3, r2
 8015e3a:	2200      	movs	r2, #0
 8015e3c:	2006      	movs	r0, #6
 8015e3e:	f7f8 fccf 	bl	800e7e0 <USBPD_TRACE_Add>
 8015e42:	e00a      	b.n	8015e5a <USBPD_DPM_RequestGetBatteryStatus+0x82>
 8015e44:	230c      	movs	r3, #12
 8015e46:	18fa      	adds	r2, r7, r3
 8015e48:	1dfb      	adds	r3, r7, #7
 8015e4a:	7819      	ldrb	r1, [r3, #0]
 8015e4c:	2332      	movs	r3, #50	; 0x32
 8015e4e:	9300      	str	r3, [sp, #0]
 8015e50:	0013      	movs	r3, r2
 8015e52:	2200      	movs	r2, #0
 8015e54:	2006      	movs	r0, #6
 8015e56:	f7f8 fcc3 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 8015e5a:	233f      	movs	r3, #63	; 0x3f
 8015e5c:	18fb      	adds	r3, r7, r3
 8015e5e:	781b      	ldrb	r3, [r3, #0]
}
 8015e60:	0018      	movs	r0, r3
 8015e62:	46bd      	mov	sp, r7
 8015e64:	b010      	add	sp, #64	; 0x40
 8015e66:	bdb0      	pop	{r4, r5, r7, pc}
 8015e68:	0801d390 	.word	0x0801d390

08015e6c <USBPD_DPM_RequestSecurityRequest>:
  * @brief  Request the PE to send a SECURITY_REQUEST
  * @param  PortNum The current port number
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestSecurityRequest(uint8_t PortNum)
{
 8015e6c:	b590      	push	{r4, r7, lr}
 8015e6e:	b093      	sub	sp, #76	; 0x4c
 8015e70:	af02      	add	r7, sp, #8
 8015e72:	0002      	movs	r2, r0
 8015e74:	1dfb      	adds	r3, r7, #7
 8015e76:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_ERROR;
 8015e78:	213f      	movs	r1, #63	; 0x3f
 8015e7a:	187b      	adds	r3, r7, r1
 8015e7c:	2202      	movs	r2, #2
 8015e7e:	701a      	strb	r2, [r3, #0]
  DPM_USER_ERROR_TRACE(PortNum, _status, "SECURITY_REQUEST not accepted by the stack");
 8015e80:	187b      	adds	r3, r7, r1
 8015e82:	781b      	ldrb	r3, [r3, #0]
 8015e84:	2b00      	cmp	r3, #0
 8015e86:	d027      	beq.n	8015ed8 <USBPD_DPM_RequestSecurityRequest+0x6c>
 8015e88:	4a17      	ldr	r2, [pc, #92]	; (8015ee8 <USBPD_DPM_RequestSecurityRequest+0x7c>)
 8015e8a:	240c      	movs	r4, #12
 8015e8c:	193b      	adds	r3, r7, r4
 8015e8e:	2132      	movs	r1, #50	; 0x32
 8015e90:	0018      	movs	r0, r3
 8015e92:	f006 fa6f 	bl	801c374 <sniprintf>
 8015e96:	0002      	movs	r2, r0
 8015e98:	213e      	movs	r1, #62	; 0x3e
 8015e9a:	187b      	adds	r3, r7, r1
 8015e9c:	701a      	strb	r2, [r3, #0]
 8015e9e:	187b      	adds	r3, r7, r1
 8015ea0:	781b      	ldrb	r3, [r3, #0]
 8015ea2:	2b31      	cmp	r3, #49	; 0x31
 8015ea4:	d80d      	bhi.n	8015ec2 <USBPD_DPM_RequestSecurityRequest+0x56>
 8015ea6:	193b      	adds	r3, r7, r4
 8015ea8:	0018      	movs	r0, r3
 8015eaa:	f7f0 f98f 	bl	80061cc <strlen>
 8015eae:	193a      	adds	r2, r7, r4
 8015eb0:	1dfb      	adds	r3, r7, #7
 8015eb2:	7819      	ldrb	r1, [r3, #0]
 8015eb4:	9000      	str	r0, [sp, #0]
 8015eb6:	0013      	movs	r3, r2
 8015eb8:	2200      	movs	r2, #0
 8015eba:	2006      	movs	r0, #6
 8015ebc:	f7f8 fc90 	bl	800e7e0 <USBPD_TRACE_Add>
 8015ec0:	e00a      	b.n	8015ed8 <USBPD_DPM_RequestSecurityRequest+0x6c>
 8015ec2:	230c      	movs	r3, #12
 8015ec4:	18fa      	adds	r2, r7, r3
 8015ec6:	1dfb      	adds	r3, r7, #7
 8015ec8:	7819      	ldrb	r1, [r3, #0]
 8015eca:	2332      	movs	r3, #50	; 0x32
 8015ecc:	9300      	str	r3, [sp, #0]
 8015ece:	0013      	movs	r3, r2
 8015ed0:	2200      	movs	r2, #0
 8015ed2:	2006      	movs	r0, #6
 8015ed4:	f7f8 fc84 	bl	800e7e0 <USBPD_TRACE_Add>
  return _status;
 8015ed8:	233f      	movs	r3, #63	; 0x3f
 8015eda:	18fb      	adds	r3, r7, r3
 8015edc:	781b      	ldrb	r3, [r3, #0]
}
 8015ede:	0018      	movs	r0, r3
 8015ee0:	46bd      	mov	sp, r7
 8015ee2:	b011      	add	sp, #68	; 0x44
 8015ee4:	bd90      	pop	{r4, r7, pc}
 8015ee6:	46c0      	nop			; (mov r8, r8)
 8015ee8:	0801d3c0 	.word	0x0801d3c0

08015eec <USBPD_DPM_RequestSRCPDO>:
  * @param  RequestedVoltage Requested voltage (in MV and use mainly for APDO)
  * @param  RequestedCurrent Requested current (in MA and use mainly for APDO)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_RequestSRCPDO(uint8_t PortNum, uint8_t IndexSrcPDO, uint16_t RequestedVoltage, uint16_t RequestedCurrent)
{
 8015eec:	b5b0      	push	{r4, r5, r7, lr}
 8015eee:	b094      	sub	sp, #80	; 0x50
 8015ef0:	af02      	add	r7, sp, #8
 8015ef2:	0005      	movs	r5, r0
 8015ef4:	000c      	movs	r4, r1
 8015ef6:	0010      	movs	r0, r2
 8015ef8:	0019      	movs	r1, r3
 8015efa:	1dfb      	adds	r3, r7, #7
 8015efc:	1c2a      	adds	r2, r5, #0
 8015efe:	701a      	strb	r2, [r3, #0]
 8015f00:	1dbb      	adds	r3, r7, #6
 8015f02:	1c22      	adds	r2, r4, #0
 8015f04:	701a      	strb	r2, [r3, #0]
 8015f06:	1d3b      	adds	r3, r7, #4
 8015f08:	1c02      	adds	r2, r0, #0
 8015f0a:	801a      	strh	r2, [r3, #0]
 8015f0c:	1cbb      	adds	r3, r7, #2
 8015f0e:	1c0a      	adds	r2, r1, #0
 8015f10:	801a      	strh	r2, [r3, #0]
	USBPD_StatusTypeDef _status = USBPD_ERROR;
 8015f12:	2547      	movs	r5, #71	; 0x47
 8015f14:	197b      	adds	r3, r7, r5
 8015f16:	2202      	movs	r2, #2
 8015f18:	701a      	strb	r2, [r3, #0]
	USBPD_SNKRDO_TypeDef rdo;
	USBPD_CORE_PDO_Type_TypeDef pdo_object;

	/* Initialize RDO object*/
	rdo.d32 = 0;
 8015f1a:	2300      	movs	r3, #0
 8015f1c:	643b      	str	r3, [r7, #64]	; 0x40

	USER_SERV_SNK_BuildRequestedRDO(PortNum,IndexSrcPDO, RequestedVoltage, RequestedCurrent, &rdo, &pdo_object);
 8015f1e:	1dbb      	adds	r3, r7, #6
 8015f20:	781b      	ldrb	r3, [r3, #0]
 8015f22:	b299      	uxth	r1, r3
 8015f24:	1cbb      	adds	r3, r7, #2
 8015f26:	881c      	ldrh	r4, [r3, #0]
 8015f28:	1d3b      	adds	r3, r7, #4
 8015f2a:	881a      	ldrh	r2, [r3, #0]
 8015f2c:	1dfb      	adds	r3, r7, #7
 8015f2e:	7818      	ldrb	r0, [r3, #0]
 8015f30:	233c      	movs	r3, #60	; 0x3c
 8015f32:	18fb      	adds	r3, r7, r3
 8015f34:	9301      	str	r3, [sp, #4]
 8015f36:	2340      	movs	r3, #64	; 0x40
 8015f38:	18fb      	adds	r3, r7, r3
 8015f3a:	9300      	str	r3, [sp, #0]
 8015f3c:	0023      	movs	r3, r4
 8015f3e:	f000 fee1 	bl	8016d04 <USER_SERV_SNK_BuildRequestedRDO>

	/*Send requested rdo to Policy Engine */
	_status = USBPD_PE_Send_Request(PortNum, rdo.d32, pdo_object);
 8015f42:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8015f44:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8015f46:	197c      	adds	r4, r7, r5
 8015f48:	1dfb      	adds	r3, r7, #7
 8015f4a:	781b      	ldrb	r3, [r3, #0]
 8015f4c:	0018      	movs	r0, r3
 8015f4e:	f7ea fbdb 	bl	8000708 <USBPD_PE_Send_Request>
 8015f52:	0003      	movs	r3, r0
 8015f54:	7023      	strb	r3, [r4, #0]

    /* USER CODE END USBPD_DPM_RequestMessageRequest */
	DPM_USER_ERROR_TRACE(PortNum, _status, "REQUEST not accepted by the stack");
 8015f56:	197b      	adds	r3, r7, r5
 8015f58:	781b      	ldrb	r3, [r3, #0]
 8015f5a:	2b00      	cmp	r3, #0
 8015f5c:	d027      	beq.n	8015fae <USBPD_DPM_RequestSRCPDO+0xc2>
 8015f5e:	4a17      	ldr	r2, [pc, #92]	; (8015fbc <USBPD_DPM_RequestSRCPDO+0xd0>)
 8015f60:	2408      	movs	r4, #8
 8015f62:	193b      	adds	r3, r7, r4
 8015f64:	2132      	movs	r1, #50	; 0x32
 8015f66:	0018      	movs	r0, r3
 8015f68:	f006 fa04 	bl	801c374 <sniprintf>
 8015f6c:	0002      	movs	r2, r0
 8015f6e:	2146      	movs	r1, #70	; 0x46
 8015f70:	187b      	adds	r3, r7, r1
 8015f72:	701a      	strb	r2, [r3, #0]
 8015f74:	187b      	adds	r3, r7, r1
 8015f76:	781b      	ldrb	r3, [r3, #0]
 8015f78:	2b31      	cmp	r3, #49	; 0x31
 8015f7a:	d80d      	bhi.n	8015f98 <USBPD_DPM_RequestSRCPDO+0xac>
 8015f7c:	193b      	adds	r3, r7, r4
 8015f7e:	0018      	movs	r0, r3
 8015f80:	f7f0 f924 	bl	80061cc <strlen>
 8015f84:	193a      	adds	r2, r7, r4
 8015f86:	1dfb      	adds	r3, r7, #7
 8015f88:	7819      	ldrb	r1, [r3, #0]
 8015f8a:	9000      	str	r0, [sp, #0]
 8015f8c:	0013      	movs	r3, r2
 8015f8e:	2200      	movs	r2, #0
 8015f90:	2006      	movs	r0, #6
 8015f92:	f7f8 fc25 	bl	800e7e0 <USBPD_TRACE_Add>
 8015f96:	e00a      	b.n	8015fae <USBPD_DPM_RequestSRCPDO+0xc2>
 8015f98:	2308      	movs	r3, #8
 8015f9a:	18fa      	adds	r2, r7, r3
 8015f9c:	1dfb      	adds	r3, r7, #7
 8015f9e:	7819      	ldrb	r1, [r3, #0]
 8015fa0:	2332      	movs	r3, #50	; 0x32
 8015fa2:	9300      	str	r3, [sp, #0]
 8015fa4:	0013      	movs	r3, r2
 8015fa6:	2200      	movs	r2, #0
 8015fa8:	2006      	movs	r0, #6
 8015faa:	f7f8 fc19 	bl	800e7e0 <USBPD_TRACE_Add>
	return _status;
 8015fae:	2347      	movs	r3, #71	; 0x47
 8015fb0:	18fb      	adds	r3, r7, r3
 8015fb2:	781b      	ldrb	r3, [r3, #0]
}
 8015fb4:	0018      	movs	r0, r3
 8015fb6:	46bd      	mov	sp, r7
 8015fb8:	b012      	add	sp, #72	; 0x48
 8015fba:	bdb0      	pop	{r4, r5, r7, pc}
 8015fbc:	0801cf6c 	.word	0x0801cf6c

08015fc0 <BSP_PWR_VBUSGetVoltage>:
  *         @arg TYPE_C_PORT_1
  *         @arg TYPE_C_PORT_2
  * @retval Voltage measured voltage level (in mV)
  */
__weak uint32_t BSP_PWR_VBUSGetVoltage(uint32_t PortId)
{
 8015fc0:	b580      	push	{r7, lr}
 8015fc2:	b086      	sub	sp, #24
 8015fc4:	af02      	add	r7, sp, #8
 8015fc6:	6078      	str	r0, [r7, #4]
  PWR_DEBUG_TRACE(PortId, "ADVICE: Obsolete BSP_PWR_VBUSGetVoltage");
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	b2d9      	uxtb	r1, r3
 8015fcc:	4b0a      	ldr	r3, [pc, #40]	; (8015ff8 <BSP_PWR_VBUSGetVoltage+0x38>)
 8015fce:	2227      	movs	r2, #39	; 0x27
 8015fd0:	9200      	str	r2, [sp, #0]
 8015fd2:	2200      	movs	r2, #0
 8015fd4:	2006      	movs	r0, #6
 8015fd6:	f7f8 fc03 	bl	800e7e0 <USBPD_TRACE_Add>
/* USER CODE BEGIN BSP_PWR_VBUSGetVoltage */
  uint32_t voltage = 0;
 8015fda:	2300      	movs	r3, #0
 8015fdc:	60fb      	str	r3, [r7, #12]

  (void)BSP_USBPD_PWR_VBUSGetVoltage(PortId, &voltage);
 8015fde:	230c      	movs	r3, #12
 8015fe0:	18fa      	adds	r2, r7, r3
 8015fe2:	687b      	ldr	r3, [r7, #4]
 8015fe4:	0011      	movs	r1, r2
 8015fe6:	0018      	movs	r0, r3
 8015fe8:	f000 f856 	bl	8016098 <BSP_USBPD_PWR_VBUSGetVoltage>
  return voltage;
 8015fec:	68fb      	ldr	r3, [r7, #12]
/* USER CODE END BSP_PWR_VBUSGetVoltage */
}
 8015fee:	0018      	movs	r0, r3
 8015ff0:	46bd      	mov	sp, r7
 8015ff2:	b004      	add	sp, #16
 8015ff4:	bd80      	pop	{r7, pc}
 8015ff6:	46c0      	nop			; (mov r8, r8)
 8015ff8:	0801d560 	.word	0x0801d560

08015ffc <BSP_USBPD_PWR_Init>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_Init(uint32_t Instance)
{
 8015ffc:	b580      	push	{r7, lr}
 8015ffe:	b084      	sub	sp, #16
 8016000:	af00      	add	r7, sp, #0
 8016002:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_Init */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 8016004:	2300      	movs	r3, #0
 8016006:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	2b01      	cmp	r3, #1
 801600c:	d902      	bls.n	8016014 <BSP_USBPD_PWR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801600e:	2302      	movs	r3, #2
 8016010:	425b      	negs	r3, r3
 8016012:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8016014:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_Init */
}
 8016016:	0018      	movs	r0, r3
 8016018:	46bd      	mov	sp, r7
 801601a:	b004      	add	sp, #16
 801601c:	bd80      	pop	{r7, pc}
	...

08016020 <BSP_USBPD_PWR_VBUSInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSInit(uint32_t Instance)
{
 8016020:	b580      	push	{r7, lr}
 8016022:	b086      	sub	sp, #24
 8016024:	af02      	add	r7, sp, #8
 8016026:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 8016028:	2300      	movs	r3, #0
 801602a:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	2b01      	cmp	r3, #1
 8016030:	d903      	bls.n	801603a <BSP_USBPD_PWR_VBUSInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8016032:	2302      	movs	r3, #2
 8016034:	425b      	negs	r3, r3
 8016036:	60fb      	str	r3, [r7, #12]
 8016038:	e008      	b.n	801604c <BSP_USBPD_PWR_VBUSInit+0x2c>
  {
    /* !!!
      BSP_PWR_VBUSInit is obsolete. You may need to move your user code
      inside this function
    !!! */
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSInit");
 801603a:	687b      	ldr	r3, [r7, #4]
 801603c:	b2d9      	uxtb	r1, r3
 801603e:	4b06      	ldr	r3, [pc, #24]	; (8016058 <BSP_USBPD_PWR_VBUSInit+0x38>)
 8016040:	2225      	movs	r2, #37	; 0x25
 8016042:	9200      	str	r2, [sp, #0]
 8016044:	2200      	movs	r2, #0
 8016046:	2006      	movs	r0, #6
 8016048:	f7f8 fbca 	bl	800e7e0 <USBPD_TRACE_Add>
  }

  return ret;
 801604c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSInit */
}
 801604e:	0018      	movs	r0, r3
 8016050:	46bd      	mov	sp, r7
 8016052:	b004      	add	sp, #16
 8016054:	bd80      	pop	{r7, pc}
 8016056:	46c0      	nop			; (mov r8, r8)
 8016058:	0801d79c 	.word	0x0801d79c

0801605c <BSP_USBPD_PWR_VBUSDeInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSDeInit(uint32_t Instance)
{
 801605c:	b580      	push	{r7, lr}
 801605e:	b086      	sub	sp, #24
 8016060:	af02      	add	r7, sp, #8
 8016062:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSDeInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8016064:	230b      	movs	r3, #11
 8016066:	425b      	negs	r3, r3
 8016068:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801606a:	687b      	ldr	r3, [r7, #4]
 801606c:	2b01      	cmp	r3, #1
 801606e:	d902      	bls.n	8016076 <BSP_USBPD_PWR_VBUSDeInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8016070:	2302      	movs	r3, #2
 8016072:	425b      	negs	r3, r3
 8016074:	60fb      	str	r3, [r7, #12]
  }
  /* !!!
      BSP_PWR_VBUSDeInit is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSDeInit");
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	b2d9      	uxtb	r1, r3
 801607a:	4b06      	ldr	r3, [pc, #24]	; (8016094 <BSP_USBPD_PWR_VBUSDeInit+0x38>)
 801607c:	2227      	movs	r2, #39	; 0x27
 801607e:	9200      	str	r2, [sp, #0]
 8016080:	2200      	movs	r2, #0
 8016082:	2006      	movs	r0, #6
 8016084:	f7f8 fbac 	bl	800e7e0 <USBPD_TRACE_Add>
  return ret;
 8016088:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSDeInit */
}
 801608a:	0018      	movs	r0, r3
 801608c:	46bd      	mov	sp, r7
 801608e:	b004      	add	sp, #16
 8016090:	bd80      	pop	{r7, pc}
 8016092:	46c0      	nop			; (mov r8, r8)
 8016094:	0801d7c4 	.word	0x0801d7c4

08016098 <BSP_USBPD_PWR_VBUSGetVoltage>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @param  pVoltage Pointer on measured voltage level (in mV)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetVoltage(uint32_t Instance, uint32_t *pVoltage)
{
 8016098:	b580      	push	{r7, lr}
 801609a:	b086      	sub	sp, #24
 801609c:	af00      	add	r7, sp, #0
 801609e:	6078      	str	r0, [r7, #4]
 80160a0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSGetVoltage */
  /* Check if instance is valid */
  int32_t ret = BSP_ERROR_NONE;
 80160a2:	2300      	movs	r3, #0
 80160a4:	617b      	str	r3, [r7, #20]
  if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pVoltage))
 80160a6:	687b      	ldr	r3, [r7, #4]
 80160a8:	2b01      	cmp	r3, #1
 80160aa:	d802      	bhi.n	80160b2 <BSP_USBPD_PWR_VBUSGetVoltage+0x1a>
 80160ac:	683b      	ldr	r3, [r7, #0]
 80160ae:	2b00      	cmp	r3, #0
 80160b0:	d106      	bne.n	80160c0 <BSP_USBPD_PWR_VBUSGetVoltage+0x28>
  {
	  ret = BSP_ERROR_WRONG_PARAM;
 80160b2:	2302      	movs	r3, #2
 80160b4:	425b      	negs	r3, r3
 80160b6:	617b      	str	r3, [r7, #20]
	  *pVoltage = 0;
 80160b8:	683b      	ldr	r3, [r7, #0]
 80160ba:	2200      	movs	r2, #0
 80160bc:	601a      	str	r2, [r3, #0]
 80160be:	e017      	b.n	80160f0 <BSP_USBPD_PWR_VBUSGetVoltage+0x58>
  {
	  uint32_t vadc;
	  uint32_t vsense;


	  vadc = __LL_ADC_CALC_DATA_TO_VOLTAGE( VDDA_APPLI, \
 80160c0:	4b0e      	ldr	r3, [pc, #56]	; (80160fc <BSP_USBPD_PWR_VBUSGetVoltage+0x64>)
 80160c2:	881b      	ldrh	r3, [r3, #0]
 80160c4:	b29b      	uxth	r3, r3
 80160c6:	001a      	movs	r2, r3
 80160c8:	4b0d      	ldr	r3, [pc, #52]	; (8016100 <BSP_USBPD_PWR_VBUSGetVoltage+0x68>)
 80160ca:	4353      	muls	r3, r2
 80160cc:	490d      	ldr	r1, [pc, #52]	; (8016104 <BSP_USBPD_PWR_VBUSGetVoltage+0x6c>)
 80160ce:	0018      	movs	r0, r3
 80160d0:	f7f0 f88e 	bl	80061f0 <__udivsi3>
 80160d4:	0003      	movs	r3, r0
 80160d6:	613b      	str	r3, [r7, #16]
			  LL_ADC_RESOLUTION_12B); /* mV */


	  /* X-NUCLEO-SNK1M1 board is used */
	  /* Value is multiplied by 5.97 (Divider R6/R7 (40.2K/200K) for VSENSE) */
	  vsense = vadc * (R7 + R6)/R6;
 80160d8:	693b      	ldr	r3, [r7, #16]
 80160da:	4a0b      	ldr	r2, [pc, #44]	; (8016108 <BSP_USBPD_PWR_VBUSGetVoltage+0x70>)
 80160dc:	4353      	muls	r3, r2
 80160de:	490b      	ldr	r1, [pc, #44]	; (801610c <BSP_USBPD_PWR_VBUSGetVoltage+0x74>)
 80160e0:	0018      	movs	r0, r3
 80160e2:	f7f0 f885 	bl	80061f0 <__udivsi3>
 80160e6:	0003      	movs	r3, r0
 80160e8:	60fb      	str	r3, [r7, #12]
	  *pVoltage = vsense;
 80160ea:	683b      	ldr	r3, [r7, #0]
 80160ec:	68fa      	ldr	r2, [r7, #12]
 80160ee:	601a      	str	r2, [r3, #0]
  }
  return ret;
 80160f0:	697b      	ldr	r3, [r7, #20]

  /* USER CODE END BSP_USBPD_PWR_VBUSGetVoltage */
}
 80160f2:	0018      	movs	r0, r3
 80160f4:	46bd      	mov	sp, r7
 80160f6:	b006      	add	sp, #24
 80160f8:	bd80      	pop	{r7, pc}
 80160fa:	46c0      	nop			; (mov r8, r8)
 80160fc:	20000248 	.word	0x20000248
 8016100:	00000ce4 	.word	0x00000ce4
 8016104:	00000fff 	.word	0x00000fff
 8016108:	0003aa48 	.word	0x0003aa48
 801610c:	00009d08 	.word	0x00009d08

08016110 <BSP_USBPD_PWR_VBUSGetCurrent>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @param  pCurrent Pointer on measured current level (in mA)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetCurrent(uint32_t Instance, int32_t *pCurrent)
{
 8016110:	b580      	push	{r7, lr}
 8016112:	b088      	sub	sp, #32
 8016114:	af02      	add	r7, sp, #8
 8016116:	6078      	str	r0, [r7, #4]
 8016118:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSGetCurrent */
  /* Check if instance is valid       */
  int32_t ret;

  if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pCurrent))
 801611a:	687b      	ldr	r3, [r7, #4]
 801611c:	2b01      	cmp	r3, #1
 801611e:	d802      	bhi.n	8016126 <BSP_USBPD_PWR_VBUSGetCurrent+0x16>
 8016120:	683b      	ldr	r3, [r7, #0]
 8016122:	2b00      	cmp	r3, #0
 8016124:	d106      	bne.n	8016134 <BSP_USBPD_PWR_VBUSGetCurrent+0x24>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8016126:	2302      	movs	r3, #2
 8016128:	425b      	negs	r3, r3
 801612a:	617b      	str	r3, [r7, #20]
    *pCurrent = 0;
 801612c:	683b      	ldr	r3, [r7, #0]
 801612e:	2200      	movs	r2, #0
 8016130:	601a      	str	r2, [r3, #0]
 8016132:	e023      	b.n	801617c <BSP_USBPD_PWR_VBUSGetCurrent+0x6c>
  {
	 uint32_t vout_adc;
	 uint32_t isense;

     //Convert raw ADC measurement into real voltage value
	 vout_adc = __LL_ADC_CALC_DATA_TO_VOLTAGE( VDDA_APPLI, \
 8016134:	4b18      	ldr	r3, [pc, #96]	; (8016198 <BSP_USBPD_PWR_VBUSGetCurrent+0x88>)
 8016136:	885b      	ldrh	r3, [r3, #2]
 8016138:	b29b      	uxth	r3, r3
 801613a:	001a      	movs	r2, r3
 801613c:	4b17      	ldr	r3, [pc, #92]	; (801619c <BSP_USBPD_PWR_VBUSGetCurrent+0x8c>)
 801613e:	4353      	muls	r3, r2
 8016140:	4917      	ldr	r1, [pc, #92]	; (80161a0 <BSP_USBPD_PWR_VBUSGetCurrent+0x90>)
 8016142:	0018      	movs	r0, r3
 8016144:	f7f0 f854 	bl	80061f0 <__udivsi3>
 8016148:	0003      	movs	r3, r0
 801614a:	613b      	str	r3, [r7, #16]
	  			  aADCxConvertedValues[1], \
	  			  LL_ADC_RESOLUTION_12B); /* mV */

	 isense = vout_adc * R_IN / (R_SENSE*R_OUT);
 801614c:	693b      	ldr	r3, [r7, #16]
 801614e:	4a15      	ldr	r2, [pc, #84]	; (80161a4 <BSP_USBPD_PWR_VBUSGetCurrent+0x94>)
 8016150:	4353      	muls	r3, r2
 8016152:	0018      	movs	r0, r3
 8016154:	f7f1 f972 	bl	800743c <__aeabi_ui2d>
 8016158:	2200      	movs	r2, #0
 801615a:	4b13      	ldr	r3, [pc, #76]	; (80161a8 <BSP_USBPD_PWR_VBUSGetCurrent+0x98>)
 801615c:	f7f0 fac8 	bl	80066f0 <__aeabi_ddiv>
 8016160:	0002      	movs	r2, r0
 8016162:	000b      	movs	r3, r1
 8016164:	0010      	movs	r0, r2
 8016166:	0019      	movs	r1, r3
 8016168:	f7f0 f9d8 	bl	800651c <__aeabi_d2uiz>
 801616c:	0003      	movs	r3, r0
 801616e:	60fb      	str	r3, [r7, #12]
	*pCurrent = isense;
 8016170:	68fa      	ldr	r2, [r7, #12]
 8016172:	683b      	ldr	r3, [r7, #0]
 8016174:	601a      	str	r2, [r3, #0]
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8016176:	230b      	movs	r3, #11
 8016178:	425b      	negs	r3, r3
 801617a:	617b      	str	r3, [r7, #20]
  }
  /* !!!
      BSP_PWR_VBUSGetCurrent is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSGetCurrent");
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	b2d9      	uxtb	r1, r3
 8016180:	4b0a      	ldr	r3, [pc, #40]	; (80161ac <BSP_USBPD_PWR_VBUSGetCurrent+0x9c>)
 8016182:	222b      	movs	r2, #43	; 0x2b
 8016184:	9200      	str	r2, [sp, #0]
 8016186:	2200      	movs	r2, #0
 8016188:	2006      	movs	r0, #6
 801618a:	f7f8 fb29 	bl	800e7e0 <USBPD_TRACE_Add>
  return ret;
 801618e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE END BSP_USBPD_PWR_VBUSGetCurrent */
}
 8016190:	0018      	movs	r0, r3
 8016192:	46bd      	mov	sp, r7
 8016194:	b006      	add	sp, #24
 8016196:	bd80      	pop	{r7, pc}
 8016198:	20000248 	.word	0x20000248
 801619c:	00000ce4 	.word	0x00000ce4
 80161a0:	00000fff 	.word	0x00000fff
 80161a4:	0000044c 	.word	0x0000044c
 80161a8:	40913000 	.word	0x40913000
 80161ac:	0801d90c 	.word	0x0801d90c

080161b0 <USBPD_USER_SERV_StoreSRCPDO>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in DPM
  * @retval None
  */
void USBPD_USER_SERV_StoreSRCPDO(uint8_t PortNum, uint8_t *Ptr, uint32_t Size)
{
 80161b0:	b580      	push	{r7, lr}
 80161b2:	b086      	sub	sp, #24
 80161b4:	af00      	add	r7, sp, #0
 80161b6:	60b9      	str	r1, [r7, #8]
 80161b8:	607a      	str	r2, [r7, #4]
 80161ba:	210f      	movs	r1, #15
 80161bc:	187b      	adds	r3, r7, r1
 80161be:	1c02      	adds	r2, r0, #0
 80161c0:	701a      	strb	r2, [r3, #0]
  /*!< Storage of Received Source PDO values */
  if (Size <= (USBPD_MAX_NB_PDO * 4U))
 80161c2:	687b      	ldr	r3, [r7, #4]
 80161c4:	2b1c      	cmp	r3, #28
 80161c6:	d82c      	bhi.n	8016222 <USBPD_USER_SERV_StoreSRCPDO+0x72>
  {
    uint8_t *rdo;
    DPM_Ports[PortNum].DPM_NumberOfRcvSRCPDO = (Size / 4U);
 80161c8:	187b      	adds	r3, r7, r1
 80161ca:	781a      	ldrb	r2, [r3, #0]
 80161cc:	687b      	ldr	r3, [r7, #4]
 80161ce:	0899      	lsrs	r1, r3, #2
 80161d0:	4816      	ldr	r0, [pc, #88]	; (801622c <USBPD_USER_SERV_StoreSRCPDO+0x7c>)
 80161d2:	0013      	movs	r3, r2
 80161d4:	009b      	lsls	r3, r3, #2
 80161d6:	189b      	adds	r3, r3, r2
 80161d8:	011b      	lsls	r3, r3, #4
 80161da:	18c3      	adds	r3, r0, r3
 80161dc:	331c      	adds	r3, #28
 80161de:	6019      	str	r1, [r3, #0]
    /* Copy PDO data in DPM Handle field */
    for (uint32_t index = 0; index < (Size / 4U); index++)
 80161e0:	2300      	movs	r3, #0
 80161e2:	617b      	str	r3, [r7, #20]
 80161e4:	e018      	b.n	8016218 <USBPD_USER_SERV_StoreSRCPDO+0x68>
    {
      rdo = (uint8_t *)&DPM_Ports[PortNum].DPM_ListOfRcvSRCPDO[index];
 80161e6:	230f      	movs	r3, #15
 80161e8:	18fb      	adds	r3, r7, r3
 80161ea:	781a      	ldrb	r2, [r3, #0]
 80161ec:	0013      	movs	r3, r2
 80161ee:	009b      	lsls	r3, r3, #2
 80161f0:	189b      	adds	r3, r3, r2
 80161f2:	009b      	lsls	r3, r3, #2
 80161f4:	697a      	ldr	r2, [r7, #20]
 80161f6:	189b      	adds	r3, r3, r2
 80161f8:	009a      	lsls	r2, r3, #2
 80161fa:	4b0c      	ldr	r3, [pc, #48]	; (801622c <USBPD_USER_SERV_StoreSRCPDO+0x7c>)
 80161fc:	18d3      	adds	r3, r2, r3
 80161fe:	613b      	str	r3, [r7, #16]
      (void)memcpy(rdo, (Ptr + (index * 4U)), (4U * sizeof(uint8_t)));
 8016200:	697b      	ldr	r3, [r7, #20]
 8016202:	009b      	lsls	r3, r3, #2
 8016204:	68ba      	ldr	r2, [r7, #8]
 8016206:	18d1      	adds	r1, r2, r3
 8016208:	693b      	ldr	r3, [r7, #16]
 801620a:	2204      	movs	r2, #4
 801620c:	0018      	movs	r0, r3
 801620e:	f006 f9b9 	bl	801c584 <memcpy>
    for (uint32_t index = 0; index < (Size / 4U); index++)
 8016212:	697b      	ldr	r3, [r7, #20]
 8016214:	3301      	adds	r3, #1
 8016216:	617b      	str	r3, [r7, #20]
 8016218:	687b      	ldr	r3, [r7, #4]
 801621a:	089b      	lsrs	r3, r3, #2
 801621c:	697a      	ldr	r2, [r7, #20]
 801621e:	429a      	cmp	r2, r3
 8016220:	d3e1      	bcc.n	80161e6 <USBPD_USER_SERV_StoreSRCPDO+0x36>
      (void)memcpy(rdo, (Ptr + (index * 4U)), (4U * sizeof(uint8_t)));
      */
    }

  }
}
 8016222:	46c0      	nop			; (mov r8, r8)
 8016224:	46bd      	mov	sp, r7
 8016226:	b006      	add	sp, #24
 8016228:	bd80      	pop	{r7, pc}
 801622a:	46c0      	nop			; (mov r8, r8)
 801622c:	20002df4 	.word	0x20002df4

08016230 <USBPD_USER_SERV_EvaluateCapa>:
  * @retval None
  */
void USBPD_USER_SERV_EvaluateCapa(uint8_t PortNum,
                                  uint32_t *PtrRequestData,
                                  USBPD_CORE_PDO_Type_TypeDef *PtrPowerObjectType)
{
 8016230:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016232:	b0ab      	sub	sp, #172	; 0xac
 8016234:	af02      	add	r7, sp, #8
 8016236:	60b9      	str	r1, [r7, #8]
 8016238:	607a      	str	r2, [r7, #4]
 801623a:	240f      	movs	r4, #15
 801623c:	193b      	adds	r3, r7, r4
 801623e:	1c02      	adds	r2, r0, #0
 8016240:	701a      	strb	r2, [r3, #0]
  USBPD_PDO_TypeDef  fixed_pdo;
  USBPD_SNKRDO_TypeDef rdo;
  USBPD_HandleTypeDef *pdhandle = &DPM_Ports[PortNum];
 8016242:	193b      	adds	r3, r7, r4
 8016244:	781a      	ldrb	r2, [r3, #0]
 8016246:	0013      	movs	r3, r2
 8016248:	009b      	lsls	r3, r3, #2
 801624a:	189b      	adds	r3, r3, r2
 801624c:	011b      	lsls	r3, r3, #4
 801624e:	4a66      	ldr	r2, [pc, #408]	; (80163e8 <USBPD_USER_SERV_EvaluateCapa+0x1b8>)
 8016250:	189b      	adds	r3, r3, r2
 8016252:	269c      	movs	r6, #156	; 0x9c
 8016254:	19ba      	adds	r2, r7, r6
 8016256:	6013      	str	r3, [r2, #0]
  USBPD_USER_SettingsTypeDef *puser = (USBPD_USER_SettingsTypeDef *)&DPM_USER_Settings[PortNum];
 8016258:	193b      	adds	r3, r7, r4
 801625a:	781b      	ldrb	r3, [r3, #0]
 801625c:	2274      	movs	r2, #116	; 0x74
 801625e:	435a      	muls	r2, r3
 8016260:	4b62      	ldr	r3, [pc, #392]	; (80163ec <USBPD_USER_SERV_EvaluateCapa+0x1bc>)
 8016262:	18d3      	adds	r3, r2, r3
 8016264:	2298      	movs	r2, #152	; 0x98
 8016266:	18b9      	adds	r1, r7, r2
 8016268:	600b      	str	r3, [r1, #0]
  uint32_t pdoindex;
  uint32_t size;
  uint32_t snkpdolist[USBPD_MAX_NB_PDO];
  USBPD_PDO_TypeDef snk_fixed_pdo;

  snkpowerrequestdetails.RequestedVoltageInmVunits = 0;
 801626a:	2178      	movs	r1, #120	; 0x78
 801626c:	187b      	adds	r3, r7, r1
 801626e:	2200      	movs	r2, #0
 8016270:	601a      	str	r2, [r3, #0]
  snkpowerrequestdetails.OperatingCurrentInmAunits = 0;
 8016272:	187b      	adds	r3, r7, r1
 8016274:	2200      	movs	r2, #0
 8016276:	609a      	str	r2, [r3, #8]

  /* Find the Pdo index for the requested voltage, depending on the wanted method */
  pdoindex = USER_SERV_FindVoltageIndex(PortNum, &snkpowerrequestdetails, USER_SERV_PDO_Sel_Method);
 8016278:	193b      	adds	r3, r7, r4
 801627a:	7818      	ldrb	r0, [r3, #0]
 801627c:	4b5c      	ldr	r3, [pc, #368]	; (80163f0 <USBPD_USER_SERV_EvaluateCapa+0x1c0>)
 801627e:	781a      	ldrb	r2, [r3, #0]
 8016280:	187b      	adds	r3, r7, r1
 8016282:	0019      	movs	r1, r3
 8016284:	f000 fa56 	bl	8016734 <USER_SERV_FindVoltageIndex>
 8016288:	0003      	movs	r3, r0
 801628a:	2194      	movs	r1, #148	; 0x94
 801628c:	1878      	adds	r0, r7, r1
 801628e:	6003      	str	r3, [r0, #0]

  /* Initialize RDO */
  rdo.d32 = 0;
 8016290:	2300      	movs	r3, #0
 8016292:	258c      	movs	r5, #140	; 0x8c
 8016294:	1978      	adds	r0, r7, r5
 8016296:	6003      	str	r3, [r0, #0]

  /* If no valid SNK PDO or if no SRC PDO match found
      (index>=nb of valid received SRC PDOs or function returned DPM_NO_SRC_PDO_FOUND */
  if (pdoindex >= pdhandle->DPM_NumberOfRcvSRCPDO)
 8016298:	19b8      	adds	r0, r7, r6
 801629a:	6803      	ldr	r3, [r0, #0]
 801629c:	69db      	ldr	r3, [r3, #28]
 801629e:	1879      	adds	r1, r7, r1
 80162a0:	680a      	ldr	r2, [r1, #0]
 80162a2:	429a      	cmp	r2, r3
 80162a4:	d200      	bcs.n	80162a8 <USBPD_USER_SERV_EvaluateCapa+0x78>
 80162a6:	e085      	b.n	80163b4 <USBPD_USER_SERV_EvaluateCapa+0x184>
  {
#if defined(_TRACE)
    uint8_t msg[] = "USBPD_USER_SERV_EvaluateCapa: could not find desired voltage";
 80162a8:	2114      	movs	r1, #20
 80162aa:	187a      	adds	r2, r7, r1
 80162ac:	4b51      	ldr	r3, [pc, #324]	; (80163f4 <USBPD_USER_SERV_EvaluateCapa+0x1c4>)
 80162ae:	0010      	movs	r0, r2
 80162b0:	0019      	movs	r1, r3
 80162b2:	233d      	movs	r3, #61	; 0x3d
 80162b4:	001a      	movs	r2, r3
 80162b6:	f006 f965 	bl	801c584 <memcpy>
    USBPD_TRACE_Add(USBPD_TRACE_DEBUG, PortNum, 0, (uint8_t *)msg, sizeof(msg));
 80162ba:	2114      	movs	r1, #20
 80162bc:	187a      	adds	r2, r7, r1
 80162be:	193b      	adds	r3, r7, r4
 80162c0:	7819      	ldrb	r1, [r3, #0]
 80162c2:	233d      	movs	r3, #61	; 0x3d
 80162c4:	9300      	str	r3, [sp, #0]
 80162c6:	0013      	movs	r3, r2
 80162c8:	2200      	movs	r2, #0
 80162ca:	2006      	movs	r0, #6
 80162cc:	f7f8 fa88 	bl	800e7e0 <USBPD_TRACE_Add>
#endif /* _TRACE */
    fixed_pdo.d32 = pdhandle->DPM_ListOfRcvSRCPDO[0];
 80162d0:	19b9      	adds	r1, r7, r6
 80162d2:	680b      	ldr	r3, [r1, #0]
 80162d4:	681b      	ldr	r3, [r3, #0]
 80162d6:	2090      	movs	r0, #144	; 0x90
 80162d8:	1839      	adds	r1, r7, r0
 80162da:	600b      	str	r3, [r1, #0]
    /* Read SNK PDO list for retrieving useful data to fill in RDO */
    USBPD_PWR_IF_GetPortPDOs(PortNum, USBPD_CORE_DATATYPE_SNK_PDO, (uint8_t *)&snkpdolist[0], &size);
 80162dc:	2174      	movs	r1, #116	; 0x74
 80162de:	1879      	adds	r1, r7, r1
 80162e0:	2358      	movs	r3, #88	; 0x58
 80162e2:	18fa      	adds	r2, r7, r3
 80162e4:	193b      	adds	r3, r7, r4
 80162e6:	7818      	ldrb	r0, [r3, #0]
 80162e8:	000b      	movs	r3, r1
 80162ea:	2101      	movs	r1, #1
 80162ec:	f7fe fbbe 	bl	8014a6c <USBPD_PWR_IF_GetPortPDOs>
    /* Store value of 1st SNK PDO (Fixed) in local variable */
    snk_fixed_pdo.d32 = snkpdolist[0];
 80162f0:	2158      	movs	r1, #88	; 0x58
 80162f2:	187b      	adds	r3, r7, r1
 80162f4:	681b      	ldr	r3, [r3, #0]
 80162f6:	657b      	str	r3, [r7, #84]	; 0x54
    rdo.FixedVariableRDO.ObjectPosition = 1U;
 80162f8:	238f      	movs	r3, #143	; 0x8f
 80162fa:	18fb      	adds	r3, r7, r3
 80162fc:	781a      	ldrb	r2, [r3, #0]
 80162fe:	2170      	movs	r1, #112	; 0x70
 8016300:	438a      	bics	r2, r1
 8016302:	1c11      	adds	r1, r2, #0
 8016304:	2210      	movs	r2, #16
 8016306:	430a      	orrs	r2, r1
 8016308:	701a      	strb	r2, [r3, #0]
    rdo.FixedVariableRDO.OperatingCurrentIn10mAunits  =  fixed_pdo.SRCFixedPDO.MaxCurrentIn10mAunits;
 801630a:	2090      	movs	r0, #144	; 0x90
 801630c:	183b      	adds	r3, r7, r0
 801630e:	881b      	ldrh	r3, [r3, #0]
 8016310:	059b      	lsls	r3, r3, #22
 8016312:	0d9b      	lsrs	r3, r3, #22
 8016314:	b29b      	uxth	r3, r3
 8016316:	059b      	lsls	r3, r3, #22
 8016318:	0d9b      	lsrs	r3, r3, #22
 801631a:	029b      	lsls	r3, r3, #10
 801631c:	1979      	adds	r1, r7, r5
 801631e:	680a      	ldr	r2, [r1, #0]
 8016320:	4935      	ldr	r1, [pc, #212]	; (80163f8 <USBPD_USER_SERV_EvaluateCapa+0x1c8>)
 8016322:	400a      	ands	r2, r1
 8016324:	4313      	orrs	r3, r2
 8016326:	1979      	adds	r1, r7, r5
 8016328:	600b      	str	r3, [r1, #0]
    rdo.FixedVariableRDO.MaxOperatingCurrent10mAunits =  fixed_pdo.SRCFixedPDO.MaxCurrentIn10mAunits;
 801632a:	183b      	adds	r3, r7, r0
 801632c:	881b      	ldrh	r3, [r3, #0]
 801632e:	059b      	lsls	r3, r3, #22
 8016330:	0d9b      	lsrs	r3, r3, #22
 8016332:	b29a      	uxth	r2, r3
 8016334:	197b      	adds	r3, r7, r5
 8016336:	0592      	lsls	r2, r2, #22
 8016338:	0d90      	lsrs	r0, r2, #22
 801633a:	881a      	ldrh	r2, [r3, #0]
 801633c:	0a92      	lsrs	r2, r2, #10
 801633e:	0292      	lsls	r2, r2, #10
 8016340:	1c11      	adds	r1, r2, #0
 8016342:	1c02      	adds	r2, r0, #0
 8016344:	430a      	orrs	r2, r1
 8016346:	801a      	strh	r2, [r3, #0]
    rdo.FixedVariableRDO.CapabilityMismatch = 1U;
 8016348:	208f      	movs	r0, #143	; 0x8f
 801634a:	183b      	adds	r3, r7, r0
 801634c:	781a      	ldrb	r2, [r3, #0]
 801634e:	2104      	movs	r1, #4
 8016350:	430a      	orrs	r2, r1
 8016352:	701a      	strb	r2, [r3, #0]
    rdo.FixedVariableRDO.USBCommunicationsCapable = snk_fixed_pdo.SNKFixedPDO.USBCommunicationsCapable;
 8016354:	2157      	movs	r1, #87	; 0x57
 8016356:	187b      	adds	r3, r7, r1
 8016358:	781b      	ldrb	r3, [r3, #0]
 801635a:	075b      	lsls	r3, r3, #29
 801635c:	0fdb      	lsrs	r3, r3, #31
 801635e:	b2da      	uxtb	r2, r3
 8016360:	183b      	adds	r3, r7, r0
 8016362:	2101      	movs	r1, #1
 8016364:	400a      	ands	r2, r1
 8016366:	1890      	adds	r0, r2, r2
 8016368:	781a      	ldrb	r2, [r3, #0]
 801636a:	2102      	movs	r1, #2
 801636c:	438a      	bics	r2, r1
 801636e:	1c11      	adds	r1, r2, #0
 8016370:	1c02      	adds	r2, r0, #0
 8016372:	430a      	orrs	r2, r1
 8016374:	701a      	strb	r2, [r3, #0]
    DPM_Ports[PortNum].DPM_RequestedCurrent = puser->DPM_SNKRequestedPower.MaxOperatingCurrentInmAunits;
 8016376:	193b      	adds	r3, r7, r4
 8016378:	781a      	ldrb	r2, [r3, #0]
 801637a:	2398      	movs	r3, #152	; 0x98
 801637c:	18fb      	adds	r3, r7, r3
 801637e:	681b      	ldr	r3, [r3, #0]
 8016380:	6859      	ldr	r1, [r3, #4]
 8016382:	4819      	ldr	r0, [pc, #100]	; (80163e8 <USBPD_USER_SERV_EvaluateCapa+0x1b8>)
 8016384:	0013      	movs	r3, r2
 8016386:	009b      	lsls	r3, r3, #2
 8016388:	189b      	adds	r3, r3, r2
 801638a:	011b      	lsls	r3, r3, #4
 801638c:	18c3      	adds	r3, r0, r3
 801638e:	334c      	adds	r3, #76	; 0x4c
 8016390:	6019      	str	r1, [r3, #0]

    pdhandle->DPM_RequestDOMsg = rdo.d32;
 8016392:	197b      	adds	r3, r7, r5
 8016394:	681a      	ldr	r2, [r3, #0]
 8016396:	19bb      	adds	r3, r7, r6
 8016398:	681b      	ldr	r3, [r3, #0]
 801639a:	63da      	str	r2, [r3, #60]	; 0x3c
    *PtrPowerObjectType = USBPD_CORE_PDO_TYPE_FIXED;
 801639c:	687b      	ldr	r3, [r7, #4]
 801639e:	2200      	movs	r2, #0
 80163a0:	601a      	str	r2, [r3, #0]
    *PtrRequestData = rdo.d32;
 80163a2:	197b      	adds	r3, r7, r5
 80163a4:	681a      	ldr	r2, [r3, #0]
 80163a6:	68bb      	ldr	r3, [r7, #8]
 80163a8:	601a      	str	r2, [r3, #0]
    pdhandle->DPM_RequestedVoltage = 5000U;
 80163aa:	19bb      	adds	r3, r7, r6
 80163ac:	681b      	ldr	r3, [r3, #0]
 80163ae:	4a13      	ldr	r2, [pc, #76]	; (80163fc <USBPD_USER_SERV_EvaluateCapa+0x1cc>)
 80163b0:	649a      	str	r2, [r3, #72]	; 0x48
 80163b2:	e015      	b.n	80163e0 <USBPD_USER_SERV_EvaluateCapa+0x1b0>
    return;
  }

  USER_SERV_SNK_BuildRDOfromSelectedPDO(PortNum, pdoindex, &snkpowerrequestdetails, &rdo, PtrPowerObjectType);
 80163b4:	2394      	movs	r3, #148	; 0x94
 80163b6:	18fb      	adds	r3, r7, r3
 80163b8:	681b      	ldr	r3, [r3, #0]
 80163ba:	b2d9      	uxtb	r1, r3
 80163bc:	238c      	movs	r3, #140	; 0x8c
 80163be:	18fc      	adds	r4, r7, r3
 80163c0:	2378      	movs	r3, #120	; 0x78
 80163c2:	18fa      	adds	r2, r7, r3
 80163c4:	230f      	movs	r3, #15
 80163c6:	18fb      	adds	r3, r7, r3
 80163c8:	7818      	ldrb	r0, [r3, #0]
 80163ca:	687b      	ldr	r3, [r7, #4]
 80163cc:	9300      	str	r3, [sp, #0]
 80163ce:	0023      	movs	r3, r4
 80163d0:	f000 faaa 	bl	8016928 <USER_SERV_SNK_BuildRDOfromSelectedPDO>

  *PtrRequestData = pdhandle->DPM_RequestDOMsg;
 80163d4:	239c      	movs	r3, #156	; 0x9c
 80163d6:	18fb      	adds	r3, r7, r3
 80163d8:	681b      	ldr	r3, [r3, #0]
 80163da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80163dc:	68bb      	ldr	r3, [r7, #8]
 80163de:	601a      	str	r2, [r3, #0]
}
 80163e0:	46bd      	mov	sp, r7
 80163e2:	b029      	add	sp, #164	; 0xa4
 80163e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80163e6:	46c0      	nop			; (mov r8, r8)
 80163e8:	20002df4 	.word	0x20002df4
 80163ec:	20000050 	.word	0x20000050
 80163f0:	20002df0 	.word	0x20002df0
 80163f4:	0801daf8 	.word	0x0801daf8
 80163f8:	fff003ff 	.word	0xfff003ff
 80163fc:	00001388 	.word	0x00001388

08016400 <USER_SERV_SNK_EvaluateMatchWithSRCPDO>:
  */
uint32_t USER_SERV_SNK_EvaluateMatchWithSRCPDO(uint8_t PortNum,
                                                      uint32_t SrcPDO,
                                                      uint32_t *PtrRequestedVoltage,
                                                      uint32_t *PtrRequestedPower)
{
 8016400:	b590      	push	{r4, r7, lr}
 8016402:	b09b      	sub	sp, #108	; 0x6c
 8016404:	af00      	add	r7, sp, #0
 8016406:	60b9      	str	r1, [r7, #8]
 8016408:	607a      	str	r2, [r7, #4]
 801640a:	603b      	str	r3, [r7, #0]
 801640c:	240f      	movs	r4, #15
 801640e:	193b      	adds	r3, r7, r4
 8016410:	1c02      	adds	r2, r0, #0
 8016412:	701a      	strb	r2, [r3, #0]
  USBPD_PDO_TypeDef srcpdo;
  USBPD_PDO_TypeDef snkpdo;
  uint32_t match = USBPD_FALSE;
 8016414:	2300      	movs	r3, #0
 8016416:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t currentrequestedpower;
  uint32_t maxrequestedvoltage;
  uint32_t currentrequestedvoltage;

  /* Retrieve SNK PDO list from PWR_IF storage : PDO values + nb of u32 written by PWR_IF (nb of PDOs) */
  USBPD_PWR_IF_GetPortPDOs(PortNum, USBPD_CORE_DATATYPE_SNK_PDO, (uint8_t *)snkpdo_array, &nbsnkpdo);
 8016418:	2330      	movs	r3, #48	; 0x30
 801641a:	18f9      	adds	r1, r7, r3
 801641c:	2314      	movs	r3, #20
 801641e:	18fa      	adds	r2, r7, r3
 8016420:	193b      	adds	r3, r7, r4
 8016422:	7818      	ldrb	r0, [r3, #0]
 8016424:	000b      	movs	r3, r1
 8016426:	2101      	movs	r1, #1
 8016428:	f7fe fb20 	bl	8014a6c <USBPD_PWR_IF_GetPortPDOs>

  if (0 == nbsnkpdo)
 801642c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801642e:	2b00      	cmp	r3, #0
 8016430:	d101      	bne.n	8016436 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x36>
  {
    return (USBPD_FALSE);
 8016432:	2300      	movs	r3, #0
 8016434:	e179      	b.n	801672a <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x32a>
  }

  /* Set default output values */
  maxrequestedpower    = 0;
 8016436:	2300      	movs	r3, #0
 8016438:	663b      	str	r3, [r7, #96]	; 0x60
  maxrequestedvoltage  = 0;
 801643a:	2300      	movs	r3, #0
 801643c:	65bb      	str	r3, [r7, #88]	; 0x58

  /* Check SRC PDO value according to its type */
  srcpdo.d32 = SrcPDO;
 801643e:	68bb      	ldr	r3, [r7, #8]
 8016440:	63bb      	str	r3, [r7, #56]	; 0x38
  switch (srcpdo.GenericPDO.PowerObject)
 8016442:	233b      	movs	r3, #59	; 0x3b
 8016444:	18fb      	adds	r3, r7, r3
 8016446:	781b      	ldrb	r3, [r3, #0]
 8016448:	061b      	lsls	r3, r3, #24
 801644a:	0f9b      	lsrs	r3, r3, #30
 801644c:	b2db      	uxtb	r3, r3
 801644e:	2b00      	cmp	r3, #0
 8016450:	d003      	beq.n	801645a <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x5a>
 8016452:	2b03      	cmp	r3, #3
 8016454:	d100      	bne.n	8016458 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x58>
 8016456:	e06c      	b.n	8016532 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x132>
 8016458:	e159      	b.n	801670e <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x30e>
  {
    /* SRC Fixed Supply PDO */
    case USBPD_CORE_PDO_TYPE_FIXED:
    {
      srcvoltage50mv = srcpdo.SRCFixedPDO.VoltageIn50mVunits;
 801645a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801645c:	031b      	lsls	r3, r3, #12
 801645e:	0d9b      	lsrs	r3, r3, #22
 8016460:	b29a      	uxth	r2, r3
 8016462:	2342      	movs	r3, #66	; 0x42
 8016464:	18fb      	adds	r3, r7, r3
 8016466:	801a      	strh	r2, [r3, #0]
      srcmaxcurrent10ma = srcpdo.SRCFixedPDO.MaxCurrentIn10mAunits;
 8016468:	2338      	movs	r3, #56	; 0x38
 801646a:	18fb      	adds	r3, r7, r3
 801646c:	881b      	ldrh	r3, [r3, #0]
 801646e:	059b      	lsls	r3, r3, #22
 8016470:	0d9b      	lsrs	r3, r3, #22
 8016472:	b29a      	uxth	r2, r3
 8016474:	2340      	movs	r3, #64	; 0x40
 8016476:	18fb      	adds	r3, r7, r3
 8016478:	801a      	strh	r2, [r3, #0]

      /* Loop through SNK PDO list */
      for (uint16_t i = 0; i < nbsnkpdo; i++)
 801647a:	2352      	movs	r3, #82	; 0x52
 801647c:	18fb      	adds	r3, r7, r3
 801647e:	2200      	movs	r2, #0
 8016480:	801a      	strh	r2, [r3, #0]
 8016482:	e04f      	b.n	8016524 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x124>
      {
        currentrequestedpower = 0;
 8016484:	2300      	movs	r3, #0
 8016486:	65fb      	str	r3, [r7, #92]	; 0x5c
        currentrequestedvoltage = 0;
 8016488:	2300      	movs	r3, #0
 801648a:	657b      	str	r3, [r7, #84]	; 0x54

        /* Retrieve SNK PDO value according to its type */
        snkpdo.d32 = snkpdo_array[i];
 801648c:	2352      	movs	r3, #82	; 0x52
 801648e:	18fb      	adds	r3, r7, r3
 8016490:	881a      	ldrh	r2, [r3, #0]
 8016492:	2314      	movs	r3, #20
 8016494:	18fb      	adds	r3, r7, r3
 8016496:	0092      	lsls	r2, r2, #2
 8016498:	58d3      	ldr	r3, [r2, r3]
 801649a:	637b      	str	r3, [r7, #52]	; 0x34
        switch (snkpdo.GenericPDO.PowerObject)
 801649c:	2337      	movs	r3, #55	; 0x37
 801649e:	18fb      	adds	r3, r7, r3
 80164a0:	781b      	ldrb	r3, [r3, #0]
 80164a2:	061b      	lsls	r3, r3, #24
 80164a4:	0f9b      	lsrs	r3, r3, #30
 80164a6:	b2db      	uxtb	r3, r3
 80164a8:	2b00      	cmp	r3, #0
 80164aa:	d128      	bne.n	80164fe <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0xfe>
        {
          /* SNK Fixed Supply PDO */
          case USBPD_CORE_PDO_TYPE_FIXED:
          {
            snkvoltage50mv = snkpdo.SNKFixedPDO.VoltageIn50mVunits;
 80164ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80164ae:	031b      	lsls	r3, r3, #12
 80164b0:	0d9b      	lsrs	r3, r3, #22
 80164b2:	b29a      	uxth	r2, r3
 80164b4:	213e      	movs	r1, #62	; 0x3e
 80164b6:	187b      	adds	r3, r7, r1
 80164b8:	801a      	strh	r2, [r3, #0]
            snkopcurrent10ma = snkpdo.SNKFixedPDO.OperationalCurrentIn10mAunits;
 80164ba:	2334      	movs	r3, #52	; 0x34
 80164bc:	18fb      	adds	r3, r7, r3
 80164be:	881b      	ldrh	r3, [r3, #0]
 80164c0:	059b      	lsls	r3, r3, #22
 80164c2:	0d9b      	lsrs	r3, r3, #22
 80164c4:	b29a      	uxth	r2, r3
 80164c6:	203c      	movs	r0, #60	; 0x3c
 80164c8:	183b      	adds	r3, r7, r0
 80164ca:	801a      	strh	r2, [r3, #0]

               Requested Voltage: SNK Voltage
               Requested Op Current: SNK Op Current
               Requested Max Current: SNK Op Current
            */
            if ((snkvoltage50mv == srcvoltage50mv) && (snkopcurrent10ma <= srcmaxcurrent10ma))
 80164cc:	187a      	adds	r2, r7, r1
 80164ce:	2342      	movs	r3, #66	; 0x42
 80164d0:	18fb      	adds	r3, r7, r3
 80164d2:	8812      	ldrh	r2, [r2, #0]
 80164d4:	881b      	ldrh	r3, [r3, #0]
 80164d6:	429a      	cmp	r2, r3
 80164d8:	d113      	bne.n	8016502 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x102>
 80164da:	183a      	adds	r2, r7, r0
 80164dc:	2340      	movs	r3, #64	; 0x40
 80164de:	18fb      	adds	r3, r7, r3
 80164e0:	8812      	ldrh	r2, [r2, #0]
 80164e2:	881b      	ldrh	r3, [r3, #0]
 80164e4:	429a      	cmp	r2, r3
 80164e6:	d80c      	bhi.n	8016502 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x102>
            {
              currentrequestedpower = (snkvoltage50mv * snkopcurrent10ma) / 2U; /* To get value in mW */
 80164e8:	187b      	adds	r3, r7, r1
 80164ea:	881b      	ldrh	r3, [r3, #0]
 80164ec:	183a      	adds	r2, r7, r0
 80164ee:	8812      	ldrh	r2, [r2, #0]
 80164f0:	4353      	muls	r3, r2
 80164f2:	085b      	lsrs	r3, r3, #1
 80164f4:	65fb      	str	r3, [r7, #92]	; 0x5c
              currentrequestedvoltage = snkvoltage50mv;
 80164f6:	187b      	adds	r3, r7, r1
 80164f8:	881b      	ldrh	r3, [r3, #0]
 80164fa:	657b      	str	r3, [r7, #84]	; 0x54
            }
            break;
 80164fc:	e001      	b.n	8016502 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x102>
          }
          /* SNK Augmented Power Data Object (APDO) */
          case USBPD_CORE_PDO_TYPE_APDO:
            break;
 80164fe:	46c0      	nop			; (mov r8, r8)
 8016500:	e000      	b.n	8016504 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x104>
            break;
 8016502:	46c0      	nop			; (mov r8, r8)

          default:
            break;
        }

        if (currentrequestedpower > maxrequestedpower)
 8016504:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8016506:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016508:	429a      	cmp	r2, r3
 801650a:	d905      	bls.n	8016518 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x118>
        {
          match = USBPD_TRUE;
 801650c:	2301      	movs	r3, #1
 801650e:	667b      	str	r3, [r7, #100]	; 0x64
          maxrequestedpower   = currentrequestedpower;
 8016510:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016512:	663b      	str	r3, [r7, #96]	; 0x60
          maxrequestedvoltage = currentrequestedvoltage;
 8016514:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016516:	65bb      	str	r3, [r7, #88]	; 0x58
      for (uint16_t i = 0; i < nbsnkpdo; i++)
 8016518:	2152      	movs	r1, #82	; 0x52
 801651a:	187b      	adds	r3, r7, r1
 801651c:	881a      	ldrh	r2, [r3, #0]
 801651e:	187b      	adds	r3, r7, r1
 8016520:	3201      	adds	r2, #1
 8016522:	801a      	strh	r2, [r3, #0]
 8016524:	2352      	movs	r3, #82	; 0x52
 8016526:	18fb      	adds	r3, r7, r3
 8016528:	881a      	ldrh	r2, [r3, #0]
 801652a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801652c:	429a      	cmp	r2, r3
 801652e:	d3a9      	bcc.n	8016484 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x84>
        }
      }
    }
    break;
 8016530:	e0ef      	b.n	8016712 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x312>
    case USBPD_CORE_PDO_TYPE_APDO:
    {
      uint16_t srcmaxvoltage100mv;
      uint16_t srcminvoltage100mv;
      uint16_t srcmaxcurrent50ma;
      srcmaxvoltage100mv = srcpdo.SRCSNKAPDO.MaxVoltageIn100mV;
 8016532:	233a      	movs	r3, #58	; 0x3a
 8016534:	18fb      	adds	r3, r7, r3
 8016536:	881b      	ldrh	r3, [r3, #0]
 8016538:	05db      	lsls	r3, r3, #23
 801653a:	0e1b      	lsrs	r3, r3, #24
 801653c:	b2da      	uxtb	r2, r3
 801653e:	234e      	movs	r3, #78	; 0x4e
 8016540:	18fb      	adds	r3, r7, r3
 8016542:	801a      	strh	r2, [r3, #0]
      srcminvoltage100mv = srcpdo.SRCSNKAPDO.MinVoltageIn100mV;
 8016544:	2138      	movs	r1, #56	; 0x38
 8016546:	187b      	adds	r3, r7, r1
 8016548:	785a      	ldrb	r2, [r3, #1]
 801654a:	234c      	movs	r3, #76	; 0x4c
 801654c:	18fb      	adds	r3, r7, r3
 801654e:	801a      	strh	r2, [r3, #0]
      srcmaxcurrent50ma = srcpdo.SRCSNKAPDO.MaxCurrentIn50mAunits;
 8016550:	187b      	adds	r3, r7, r1
 8016552:	781b      	ldrb	r3, [r3, #0]
 8016554:	065b      	lsls	r3, r3, #25
 8016556:	0e5b      	lsrs	r3, r3, #25
 8016558:	b2da      	uxtb	r2, r3
 801655a:	234a      	movs	r3, #74	; 0x4a
 801655c:	18fb      	adds	r3, r7, r3
 801655e:	801a      	strh	r2, [r3, #0]

      /* Loop through SNK PDO list */
      for (uint16_t i = 0; i < nbsnkpdo; i++)
 8016560:	2350      	movs	r3, #80	; 0x50
 8016562:	18fb      	adds	r3, r7, r3
 8016564:	2200      	movs	r2, #0
 8016566:	801a      	strh	r2, [r3, #0]
 8016568:	e0c9      	b.n	80166fe <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2fe>
      {
        currentrequestedpower = 0;
 801656a:	2300      	movs	r3, #0
 801656c:	65fb      	str	r3, [r7, #92]	; 0x5c
        currentrequestedvoltage = 0;
 801656e:	2300      	movs	r3, #0
 8016570:	657b      	str	r3, [r7, #84]	; 0x54

        /* Retrieve SNK PDO value according to its type */
        snkpdo.d32 = snkpdo_array[i];
 8016572:	2350      	movs	r3, #80	; 0x50
 8016574:	18fb      	adds	r3, r7, r3
 8016576:	881a      	ldrh	r2, [r3, #0]
 8016578:	2314      	movs	r3, #20
 801657a:	18fb      	adds	r3, r7, r3
 801657c:	0092      	lsls	r2, r2, #2
 801657e:	58d3      	ldr	r3, [r2, r3]
 8016580:	637b      	str	r3, [r7, #52]	; 0x34
        switch (snkpdo.GenericPDO.PowerObject)
 8016582:	2337      	movs	r3, #55	; 0x37
 8016584:	18fb      	adds	r3, r7, r3
 8016586:	781b      	ldrb	r3, [r3, #0]
 8016588:	061b      	lsls	r3, r3, #24
 801658a:	0f9b      	lsrs	r3, r3, #30
 801658c:	b2db      	uxtb	r3, r3
 801658e:	2b00      	cmp	r3, #0
 8016590:	d100      	bne.n	8016594 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x194>
 8016592:	e09f      	b.n	80166d4 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2d4>
 8016594:	2b03      	cmp	r3, #3
 8016596:	d000      	beq.n	801659a <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x19a>
 8016598:	e09e      	b.n	80166d8 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2d8>
          {
            uint16_t snkmaxvoltage100mv;
            uint16_t snkminvoltage100mv;
            uint16_t snkmaxcurrent50ma;

            snkminvoltage100mv = snkpdo.SRCSNKAPDO.MinVoltageIn100mV;
 801659a:	2134      	movs	r1, #52	; 0x34
 801659c:	187b      	adds	r3, r7, r1
 801659e:	785a      	ldrb	r2, [r3, #1]
 80165a0:	2048      	movs	r0, #72	; 0x48
 80165a2:	183b      	adds	r3, r7, r0
 80165a4:	801a      	strh	r2, [r3, #0]
            snkmaxvoltage100mv = snkpdo.SRCSNKAPDO.MaxVoltageIn100mV;
 80165a6:	2336      	movs	r3, #54	; 0x36
 80165a8:	18fb      	adds	r3, r7, r3
 80165aa:	881b      	ldrh	r3, [r3, #0]
 80165ac:	05db      	lsls	r3, r3, #23
 80165ae:	0e1b      	lsrs	r3, r3, #24
 80165b0:	b2da      	uxtb	r2, r3
 80165b2:	2446      	movs	r4, #70	; 0x46
 80165b4:	193b      	adds	r3, r7, r4
 80165b6:	801a      	strh	r2, [r3, #0]
            snkmaxcurrent50ma = snkpdo.SRCSNKAPDO.MaxCurrentIn50mAunits;
 80165b8:	187b      	adds	r3, r7, r1
 80165ba:	781b      	ldrb	r3, [r3, #0]
 80165bc:	065b      	lsls	r3, r3, #25
 80165be:	0e5b      	lsrs	r3, r3, #25
 80165c0:	b2da      	uxtb	r2, r3
 80165c2:	2344      	movs	r3, #68	; 0x44
 80165c4:	18fb      	adds	r3, r7, r3
 80165c6:	801a      	strh	r2, [r3, #0]

            /* Match if SNK APDO voltage overlaps with the SRC APDO voltage range */
            if (((srcminvoltage100mv <= snkmaxvoltage100mv) && (srcminvoltage100mv >= snkminvoltage100mv)) ||
 80165c8:	214c      	movs	r1, #76	; 0x4c
 80165ca:	187a      	adds	r2, r7, r1
 80165cc:	193b      	adds	r3, r7, r4
 80165ce:	8812      	ldrh	r2, [r2, #0]
 80165d0:	881b      	ldrh	r3, [r3, #0]
 80165d2:	429a      	cmp	r2, r3
 80165d4:	d805      	bhi.n	80165e2 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x1e2>
 80165d6:	187a      	adds	r2, r7, r1
 80165d8:	183b      	adds	r3, r7, r0
 80165da:	8812      	ldrh	r2, [r2, #0]
 80165dc:	881b      	ldrh	r3, [r3, #0]
 80165de:	429a      	cmp	r2, r3
 80165e0:	d210      	bcs.n	8016604 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x204>
 80165e2:	2148      	movs	r1, #72	; 0x48
 80165e4:	187a      	adds	r2, r7, r1
 80165e6:	234e      	movs	r3, #78	; 0x4e
 80165e8:	18fb      	adds	r3, r7, r3
 80165ea:	8812      	ldrh	r2, [r2, #0]
 80165ec:	881b      	ldrh	r3, [r3, #0]
 80165ee:	429a      	cmp	r2, r3
 80165f0:	d900      	bls.n	80165f4 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x1f4>
 80165f2:	e073      	b.n	80166dc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
				((snkminvoltage100mv <= srcmaxvoltage100mv) && (snkminvoltage100mv >= srcminvoltage100mv)))
 80165f4:	187a      	adds	r2, r7, r1
 80165f6:	234c      	movs	r3, #76	; 0x4c
 80165f8:	18fb      	adds	r3, r7, r3
 80165fa:	8812      	ldrh	r2, [r2, #0]
 80165fc:	881b      	ldrh	r3, [r3, #0]
 80165fe:	429a      	cmp	r2, r3
 8016600:	d200      	bcs.n	8016604 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x204>
 8016602:	e06b      	b.n	80166dc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
			{
			  if (snkmaxcurrent50ma <= srcmaxcurrent50ma)
 8016604:	2044      	movs	r0, #68	; 0x44
 8016606:	183a      	adds	r2, r7, r0
 8016608:	234a      	movs	r3, #74	; 0x4a
 801660a:	18fb      	adds	r3, r7, r3
 801660c:	8812      	ldrh	r2, [r2, #0]
 801660e:	881b      	ldrh	r3, [r3, #0]
 8016610:	429a      	cmp	r2, r3
 8016612:	d863      	bhi.n	80166dc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
			  {
				if (0U != *PtrRequestedPower)
 8016614:	683b      	ldr	r3, [r7, #0]
 8016616:	681b      	ldr	r3, [r3, #0]
 8016618:	2b00      	cmp	r3, #0
 801661a:	d02c      	beq.n	8016676 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x276>
				{
				  /* A specific voltage was requested, verify it */
				  if ((PWR_DECODE_100MV(snkminvoltage100mv) <= (*PtrRequestedVoltage)) &&
 801661c:	2348      	movs	r3, #72	; 0x48
 801661e:	18fb      	adds	r3, r7, r3
 8016620:	881b      	ldrh	r3, [r3, #0]
 8016622:	2264      	movs	r2, #100	; 0x64
 8016624:	4353      	muls	r3, r2
 8016626:	b29b      	uxth	r3, r3
 8016628:	001a      	movs	r2, r3
 801662a:	687b      	ldr	r3, [r7, #4]
 801662c:	681b      	ldr	r3, [r3, #0]
 801662e:	429a      	cmp	r2, r3
 8016630:	d854      	bhi.n	80166dc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
					 ((*PtrRequestedVoltage) <= PWR_DECODE_100MV(snkmaxvoltage100mv)))
 8016632:	687b      	ldr	r3, [r7, #4]
 8016634:	681b      	ldr	r3, [r3, #0]
 8016636:	2246      	movs	r2, #70	; 0x46
 8016638:	18ba      	adds	r2, r7, r2
 801663a:	8812      	ldrh	r2, [r2, #0]
 801663c:	2164      	movs	r1, #100	; 0x64
 801663e:	434a      	muls	r2, r1
 8016640:	b292      	uxth	r2, r2
				  if ((PWR_DECODE_100MV(snkminvoltage100mv) <= (*PtrRequestedVoltage)) &&
 8016642:	4293      	cmp	r3, r2
 8016644:	d84a      	bhi.n	80166dc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
				  {
					currentrequestedpower = (*PtrRequestedVoltage * PWR_DECODE_50MA(snkmaxcurrent50ma))
 8016646:	687b      	ldr	r3, [r7, #4]
 8016648:	681b      	ldr	r3, [r3, #0]
 801664a:	183a      	adds	r2, r7, r0
 801664c:	8812      	ldrh	r2, [r2, #0]
 801664e:	2132      	movs	r1, #50	; 0x32
 8016650:	434a      	muls	r2, r1
 8016652:	b292      	uxth	r2, r2
 8016654:	4353      	muls	r3, r2
 8016656:	22fa      	movs	r2, #250	; 0xfa
 8016658:	0091      	lsls	r1, r2, #2
 801665a:	0018      	movs	r0, r3
 801665c:	f7ef fdc8 	bl	80061f0 <__udivsi3>
 8016660:	0003      	movs	r3, r0
 8016662:	65fb      	str	r3, [r7, #92]	; 0x5c
											/ 1000U; /* mW */
					currentrequestedvoltage = (*PtrRequestedVoltage / 50U);
 8016664:	687b      	ldr	r3, [r7, #4]
 8016666:	681b      	ldr	r3, [r3, #0]
 8016668:	2132      	movs	r1, #50	; 0x32
 801666a:	0018      	movs	r0, r3
 801666c:	f7ef fdc0 	bl	80061f0 <__udivsi3>
 8016670:	0003      	movs	r3, r0
 8016672:	657b      	str	r3, [r7, #84]	; 0x54
				  currentrequestedvoltage = (*PtrRequestedVoltage / 50U);
				}
			  }
			}
          }
          break;
 8016674:	e032      	b.n	80166dc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
				  *PtrRequestedVoltage = MIN(PWR_DECODE_100MV(srcmaxvoltage100mv),
 8016676:	2346      	movs	r3, #70	; 0x46
 8016678:	18fb      	adds	r3, r7, r3
 801667a:	881b      	ldrh	r3, [r3, #0]
 801667c:	2264      	movs	r2, #100	; 0x64
 801667e:	4353      	muls	r3, r2
 8016680:	b299      	uxth	r1, r3
 8016682:	234e      	movs	r3, #78	; 0x4e
 8016684:	18fb      	adds	r3, r7, r3
 8016686:	881b      	ldrh	r3, [r3, #0]
 8016688:	2264      	movs	r2, #100	; 0x64
 801668a:	4353      	muls	r3, r2
 801668c:	b29b      	uxth	r3, r3
 801668e:	1c18      	adds	r0, r3, #0
 8016690:	b28a      	uxth	r2, r1
 8016692:	b283      	uxth	r3, r0
 8016694:	429a      	cmp	r2, r3
 8016696:	d900      	bls.n	801669a <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x29a>
 8016698:	1c01      	adds	r1, r0, #0
 801669a:	b28b      	uxth	r3, r1
 801669c:	001a      	movs	r2, r3
 801669e:	687b      	ldr	r3, [r7, #4]
 80166a0:	601a      	str	r2, [r3, #0]
				  currentrequestedpower = (*PtrRequestedVoltage * PWR_DECODE_50MA(snkmaxcurrent50ma))
 80166a2:	687b      	ldr	r3, [r7, #4]
 80166a4:	681b      	ldr	r3, [r3, #0]
 80166a6:	2244      	movs	r2, #68	; 0x44
 80166a8:	18ba      	adds	r2, r7, r2
 80166aa:	8812      	ldrh	r2, [r2, #0]
 80166ac:	2132      	movs	r1, #50	; 0x32
 80166ae:	434a      	muls	r2, r1
 80166b0:	b292      	uxth	r2, r2
 80166b2:	4353      	muls	r3, r2
 80166b4:	22fa      	movs	r2, #250	; 0xfa
 80166b6:	0091      	lsls	r1, r2, #2
 80166b8:	0018      	movs	r0, r3
 80166ba:	f7ef fd99 	bl	80061f0 <__udivsi3>
 80166be:	0003      	movs	r3, r0
 80166c0:	65fb      	str	r3, [r7, #92]	; 0x5c
				  currentrequestedvoltage = (*PtrRequestedVoltage / 50U);
 80166c2:	687b      	ldr	r3, [r7, #4]
 80166c4:	681b      	ldr	r3, [r3, #0]
 80166c6:	2132      	movs	r1, #50	; 0x32
 80166c8:	0018      	movs	r0, r3
 80166ca:	f7ef fd91 	bl	80061f0 <__udivsi3>
 80166ce:	0003      	movs	r3, r0
 80166d0:	657b      	str	r3, [r7, #84]	; 0x54
          break;
 80166d2:	e003      	b.n	80166dc <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2dc>
            break;
 80166d4:	46c0      	nop			; (mov r8, r8)
 80166d6:	e002      	b.n	80166de <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2de>

          default:
            break;
 80166d8:	46c0      	nop			; (mov r8, r8)
 80166da:	e000      	b.n	80166de <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2de>
          break;
 80166dc:	46c0      	nop			; (mov r8, r8)
        }

        if (currentrequestedpower > maxrequestedpower)
 80166de:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80166e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80166e2:	429a      	cmp	r2, r3
 80166e4:	d905      	bls.n	80166f2 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x2f2>
        {
          match = USBPD_TRUE;
 80166e6:	2301      	movs	r3, #1
 80166e8:	667b      	str	r3, [r7, #100]	; 0x64
          maxrequestedpower   = currentrequestedpower;
 80166ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80166ec:	663b      	str	r3, [r7, #96]	; 0x60
          maxrequestedvoltage = currentrequestedvoltage;
 80166ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80166f0:	65bb      	str	r3, [r7, #88]	; 0x58
      for (uint16_t i = 0; i < nbsnkpdo; i++)
 80166f2:	2150      	movs	r1, #80	; 0x50
 80166f4:	187b      	adds	r3, r7, r1
 80166f6:	881a      	ldrh	r2, [r3, #0]
 80166f8:	187b      	adds	r3, r7, r1
 80166fa:	3201      	adds	r2, #1
 80166fc:	801a      	strh	r2, [r3, #0]
 80166fe:	2350      	movs	r3, #80	; 0x50
 8016700:	18fb      	adds	r3, r7, r3
 8016702:	881a      	ldrh	r2, [r3, #0]
 8016704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016706:	429a      	cmp	r2, r3
 8016708:	d200      	bcs.n	801670c <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x30c>
 801670a:	e72e      	b.n	801656a <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x16a>
        }
      }
    }
    break;
 801670c:	e001      	b.n	8016712 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x312>

    default:
      return (USBPD_FALSE);
 801670e:	2300      	movs	r3, #0
 8016710:	e00b      	b.n	801672a <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x32a>
  }

  if (maxrequestedpower > 0)
 8016712:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016714:	2b00      	cmp	r3, #0
 8016716:	d007      	beq.n	8016728 <USER_SERV_SNK_EvaluateMatchWithSRCPDO+0x328>
  {
    *PtrRequestedPower   = maxrequestedpower;
 8016718:	683b      	ldr	r3, [r7, #0]
 801671a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801671c:	601a      	str	r2, [r3, #0]
    *PtrRequestedVoltage = maxrequestedvoltage * 50U; /* value in mV */
 801671e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016720:	2232      	movs	r2, #50	; 0x32
 8016722:	435a      	muls	r2, r3
 8016724:	687b      	ldr	r3, [r7, #4]
 8016726:	601a      	str	r2, [r3, #0]
  }
  return (match);
 8016728:	6e7b      	ldr	r3, [r7, #100]	; 0x64
}
 801672a:	0018      	movs	r0, r3
 801672c:	46bd      	mov	sp, r7
 801672e:	b01b      	add	sp, #108	; 0x6c
 8016730:	bd90      	pop	{r4, r7, pc}
	...

08016734 <USER_SERV_FindVoltageIndex>:
  * @retval Index of PDO within source capabilities message (DPM_NO_SRC_PDO_FOUND indicating not found)
  */
uint32_t USER_SERV_FindVoltageIndex(uint32_t PortNum,
                                           USBPD_DPM_SNKPowerRequestDetailsTypeDef *PtrRequestPowerDetails,
                                           uint8_t Method)
{
 8016734:	b580      	push	{r7, lr}
 8016736:	b090      	sub	sp, #64	; 0x40
 8016738:	af00      	add	r7, sp, #0
 801673a:	60f8      	str	r0, [r7, #12]
 801673c:	60b9      	str	r1, [r7, #8]
 801673e:	1dfb      	adds	r3, r7, #7
 8016740:	701a      	strb	r2, [r3, #0]
  uint32_t nbpdo;
  uint32_t allowablepower;
  uint32_t selpower;
  uint32_t allowablecurrent;
  uint32_t selcurrent;
  uint32_t curr_index = DPM_NO_SRC_PDO_FOUND;
 8016742:	23ff      	movs	r3, #255	; 0xff
 8016744:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t temp_index;
  USBPD_USER_SettingsTypeDef *puser = (USBPD_USER_SettingsTypeDef *)&DPM_USER_Settings[PortNum];
 8016746:	68fb      	ldr	r3, [r7, #12]
 8016748:	2274      	movs	r2, #116	; 0x74
 801674a:	435a      	muls	r2, r3
 801674c:	4b73      	ldr	r3, [pc, #460]	; (801691c <USER_SERV_FindVoltageIndex+0x1e8>)
 801674e:	18d3      	adds	r3, r2, r3
 8016750:	62bb      	str	r3, [r7, #40]	; 0x28

  allowablepower = 0;
 8016752:	2300      	movs	r3, #0
 8016754:	613b      	str	r3, [r7, #16]
  selpower       = 0;
 8016756:	2300      	movs	r3, #0
 8016758:	63bb      	str	r3, [r7, #56]	; 0x38
  reqvoltage     = 0;
 801675a:	2300      	movs	r3, #0
 801675c:	63fb      	str	r3, [r7, #60]	; 0x3c
  voltage        = 0;
 801675e:	2300      	movs	r3, #0
 8016760:	617b      	str	r3, [r7, #20]
  selcurrent     = 0;
 8016762:	2300      	movs	r3, #0
 8016764:	637b      	str	r3, [r7, #52]	; 0x34

  /* Search PDO index among Source PDO of Port */
  nbpdo = DPM_Ports[PortNum].DPM_NumberOfRcvSRCPDO;
 8016766:	496e      	ldr	r1, [pc, #440]	; (8016920 <USER_SERV_FindVoltageIndex+0x1ec>)
 8016768:	68fa      	ldr	r2, [r7, #12]
 801676a:	0013      	movs	r3, r2
 801676c:	009b      	lsls	r3, r3, #2
 801676e:	189b      	adds	r3, r3, r2
 8016770:	011b      	lsls	r3, r3, #4
 8016772:	18cb      	adds	r3, r1, r3
 8016774:	331c      	adds	r3, #28
 8016776:	681b      	ldr	r3, [r3, #0]
 8016778:	627b      	str	r3, [r7, #36]	; 0x24
  ptpdoarray = DPM_Ports[PortNum].DPM_ListOfRcvSRCPDO;
 801677a:	68fa      	ldr	r2, [r7, #12]
 801677c:	0013      	movs	r3, r2
 801677e:	009b      	lsls	r3, r3, #2
 8016780:	189b      	adds	r3, r3, r2
 8016782:	011b      	lsls	r3, r3, #4
 8016784:	4a66      	ldr	r2, [pc, #408]	; (8016920 <USER_SERV_FindVoltageIndex+0x1ec>)
 8016786:	189b      	adds	r3, r3, r2
 8016788:	623b      	str	r3, [r7, #32]

  /* search the best PDO in the list of source PDOs */
  for (temp_index = 0; temp_index < nbpdo; temp_index++)
 801678a:	2300      	movs	r3, #0
 801678c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801678e:	e09a      	b.n	80168c6 <USER_SERV_FindVoltageIndex+0x192>
  {
    pdo.d32 = ptpdoarray[temp_index];
 8016790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016792:	009b      	lsls	r3, r3, #2
 8016794:	6a3a      	ldr	r2, [r7, #32]
 8016796:	18d3      	adds	r3, r2, r3
 8016798:	681b      	ldr	r3, [r3, #0]
 801679a:	61bb      	str	r3, [r7, #24]

    /* Check if the received source PDO is matching any of the SNK PDO */
    allowablepower = 0;
 801679c:	2300      	movs	r3, #0
 801679e:	613b      	str	r3, [r7, #16]
    if (USBPD_TRUE == USER_SERV_SNK_EvaluateMatchWithSRCPDO(PortNum, pdo.d32, &voltage, &allowablepower))
 80167a0:	68fb      	ldr	r3, [r7, #12]
 80167a2:	b2d8      	uxtb	r0, r3
 80167a4:	69b9      	ldr	r1, [r7, #24]
 80167a6:	2310      	movs	r3, #16
 80167a8:	18fb      	adds	r3, r7, r3
 80167aa:	2214      	movs	r2, #20
 80167ac:	18ba      	adds	r2, r7, r2
 80167ae:	f7ff fe27 	bl	8016400 <USER_SERV_SNK_EvaluateMatchWithSRCPDO>
 80167b2:	0003      	movs	r3, r0
 80167b4:	2b01      	cmp	r3, #1
 80167b6:	d000      	beq.n	80167ba <USER_SERV_FindVoltageIndex+0x86>
 80167b8:	e082      	b.n	80168c0 <USER_SERV_FindVoltageIndex+0x18c>
    {
      allowablecurrent = (allowablepower / voltage) * 1000U;
 80167ba:	693b      	ldr	r3, [r7, #16]
 80167bc:	697a      	ldr	r2, [r7, #20]
 80167be:	0011      	movs	r1, r2
 80167c0:	0018      	movs	r0, r3
 80167c2:	f7ef fd15 	bl	80061f0 <__udivsi3>
 80167c6:	0003      	movs	r3, r0
 80167c8:	001a      	movs	r2, r3
 80167ca:	0013      	movs	r3, r2
 80167cc:	015b      	lsls	r3, r3, #5
 80167ce:	1a9b      	subs	r3, r3, r2
 80167d0:	009b      	lsls	r3, r3, #2
 80167d2:	189b      	adds	r3, r3, r2
 80167d4:	00db      	lsls	r3, r3, #3
 80167d6:	61fb      	str	r3, [r7, #28]

      /* Choose the best PDO depending on the user preferences */
      switch (Method)
 80167d8:	1dfb      	adds	r3, r7, #7
 80167da:	781b      	ldrb	r3, [r3, #0]
 80167dc:	2b05      	cmp	r3, #5
 80167de:	d85b      	bhi.n	8016898 <USER_SERV_FindVoltageIndex+0x164>
 80167e0:	009a      	lsls	r2, r3, #2
 80167e2:	4b50      	ldr	r3, [pc, #320]	; (8016924 <USER_SERV_FindVoltageIndex+0x1f0>)
 80167e4:	18d3      	adds	r3, r2, r3
 80167e6:	681b      	ldr	r3, [r3, #0]
 80167e8:	469f      	mov	pc, r3
      {
        case PDO_SEL_METHOD_MAX_PWR:
          if (allowablepower > selpower)
 80167ea:	693b      	ldr	r3, [r7, #16]
 80167ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80167ee:	429a      	cmp	r2, r3
 80167f0:	d25b      	bcs.n	80168aa <USER_SERV_FindVoltageIndex+0x176>
          {
            /* Consider the current PDO the best one until now */
            curr_index = temp_index;
 80167f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80167f4:	633b      	str	r3, [r7, #48]	; 0x30
            selpower   = allowablepower;
 80167f6:	693b      	ldr	r3, [r7, #16]
 80167f8:	63bb      	str	r3, [r7, #56]	; 0x38
            reqvoltage = voltage;
 80167fa:	697b      	ldr	r3, [r7, #20]
 80167fc:	63fb      	str	r3, [r7, #60]	; 0x3c
            selcurrent = allowablecurrent;
 80167fe:	69fb      	ldr	r3, [r7, #28]
 8016800:	637b      	str	r3, [r7, #52]	; 0x34
          }
          break;
 8016802:	e052      	b.n	80168aa <USER_SERV_FindVoltageIndex+0x176>

        case PDO_SEL_METHOD_MIN_PWR:
          if ((allowablepower < selpower) || (selpower == 0))
 8016804:	693b      	ldr	r3, [r7, #16]
 8016806:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8016808:	429a      	cmp	r2, r3
 801680a:	d802      	bhi.n	8016812 <USER_SERV_FindVoltageIndex+0xde>
 801680c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801680e:	2b00      	cmp	r3, #0
 8016810:	d14d      	bne.n	80168ae <USER_SERV_FindVoltageIndex+0x17a>
          {
            /* Consider the current PDO the best one until now */
            curr_index = temp_index;
 8016812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016814:	633b      	str	r3, [r7, #48]	; 0x30
            selpower   = allowablepower;
 8016816:	693b      	ldr	r3, [r7, #16]
 8016818:	63bb      	str	r3, [r7, #56]	; 0x38
            reqvoltage = voltage;
 801681a:	697b      	ldr	r3, [r7, #20]
 801681c:	63fb      	str	r3, [r7, #60]	; 0x3c
            selcurrent = allowablecurrent;
 801681e:	69fb      	ldr	r3, [r7, #28]
 8016820:	637b      	str	r3, [r7, #52]	; 0x34
          }
          break;
 8016822:	e044      	b.n	80168ae <USER_SERV_FindVoltageIndex+0x17a>

        case PDO_SEL_METHOD_MAX_VOLT:
          if (voltage > reqvoltage)
 8016824:	697b      	ldr	r3, [r7, #20]
 8016826:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8016828:	429a      	cmp	r2, r3
 801682a:	d242      	bcs.n	80168b2 <USER_SERV_FindVoltageIndex+0x17e>
          {
            /* Consider the current PDO the best one until now */
            curr_index = temp_index;
 801682c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801682e:	633b      	str	r3, [r7, #48]	; 0x30
            selpower   = allowablepower;
 8016830:	693b      	ldr	r3, [r7, #16]
 8016832:	63bb      	str	r3, [r7, #56]	; 0x38
            reqvoltage = voltage;
 8016834:	697b      	ldr	r3, [r7, #20]
 8016836:	63fb      	str	r3, [r7, #60]	; 0x3c
            selcurrent = allowablecurrent;
 8016838:	69fb      	ldr	r3, [r7, #28]
 801683a:	637b      	str	r3, [r7, #52]	; 0x34
          }
          break;
 801683c:	e039      	b.n	80168b2 <USER_SERV_FindVoltageIndex+0x17e>

        case PDO_SEL_METHOD_MIN_VOLT:
          if ((voltage < reqvoltage) || (reqvoltage == 0))
 801683e:	697b      	ldr	r3, [r7, #20]
 8016840:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8016842:	429a      	cmp	r2, r3
 8016844:	d802      	bhi.n	801684c <USER_SERV_FindVoltageIndex+0x118>
 8016846:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016848:	2b00      	cmp	r3, #0
 801684a:	d134      	bne.n	80168b6 <USER_SERV_FindVoltageIndex+0x182>
          {
            /* Consider the current PDO the best one until now */
            curr_index = temp_index;
 801684c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801684e:	633b      	str	r3, [r7, #48]	; 0x30
            selpower   = allowablepower;
 8016850:	693b      	ldr	r3, [r7, #16]
 8016852:	63bb      	str	r3, [r7, #56]	; 0x38
            reqvoltage = voltage;
 8016854:	697b      	ldr	r3, [r7, #20]
 8016856:	63fb      	str	r3, [r7, #60]	; 0x3c
            selcurrent = allowablecurrent;
 8016858:	69fb      	ldr	r3, [r7, #28]
 801685a:	637b      	str	r3, [r7, #52]	; 0x34
          }
          break;
 801685c:	e02b      	b.n	80168b6 <USER_SERV_FindVoltageIndex+0x182>

        case PDO_SEL_METHOD_MAX_CUR:
          if (allowablecurrent > selcurrent)
 801685e:	69fa      	ldr	r2, [r7, #28]
 8016860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016862:	429a      	cmp	r2, r3
 8016864:	d929      	bls.n	80168ba <USER_SERV_FindVoltageIndex+0x186>
          {
            /* Consider the current PDO the best one until now */
            curr_index = temp_index;
 8016866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016868:	633b      	str	r3, [r7, #48]	; 0x30
            selpower   = allowablepower;
 801686a:	693b      	ldr	r3, [r7, #16]
 801686c:	63bb      	str	r3, [r7, #56]	; 0x38
            reqvoltage = voltage;
 801686e:	697b      	ldr	r3, [r7, #20]
 8016870:	63fb      	str	r3, [r7, #60]	; 0x3c
            selcurrent = allowablecurrent;
 8016872:	69fb      	ldr	r3, [r7, #28]
 8016874:	637b      	str	r3, [r7, #52]	; 0x34
          }
          break;
 8016876:	e020      	b.n	80168ba <USER_SERV_FindVoltageIndex+0x186>

        case PDO_SEL_METHOD_MIN_CUR:
          if ((allowablecurrent < selcurrent) || (selcurrent == 0))
 8016878:	69fa      	ldr	r2, [r7, #28]
 801687a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801687c:	429a      	cmp	r2, r3
 801687e:	d302      	bcc.n	8016886 <USER_SERV_FindVoltageIndex+0x152>
 8016880:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016882:	2b00      	cmp	r3, #0
 8016884:	d11b      	bne.n	80168be <USER_SERV_FindVoltageIndex+0x18a>
          {
            /* Consider the current PDO the best one until now */
            curr_index = temp_index;
 8016886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016888:	633b      	str	r3, [r7, #48]	; 0x30
            selpower   = allowablepower;
 801688a:	693b      	ldr	r3, [r7, #16]
 801688c:	63bb      	str	r3, [r7, #56]	; 0x38
            reqvoltage = voltage;
 801688e:	697b      	ldr	r3, [r7, #20]
 8016890:	63fb      	str	r3, [r7, #60]	; 0x3c
            selcurrent = allowablecurrent;
 8016892:	69fb      	ldr	r3, [r7, #28]
 8016894:	637b      	str	r3, [r7, #52]	; 0x34
          }
          break;
 8016896:	e012      	b.n	80168be <USER_SERV_FindVoltageIndex+0x18a>

        default:
          /* Default behavior: last PDO is selected */
          curr_index = temp_index;
 8016898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801689a:	633b      	str	r3, [r7, #48]	; 0x30
          selpower   = allowablepower;
 801689c:	693b      	ldr	r3, [r7, #16]
 801689e:	63bb      	str	r3, [r7, #56]	; 0x38
          reqvoltage = voltage;
 80168a0:	697b      	ldr	r3, [r7, #20]
 80168a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          selcurrent = allowablecurrent;
 80168a4:	69fb      	ldr	r3, [r7, #28]
 80168a6:	637b      	str	r3, [r7, #52]	; 0x34
 80168a8:	e00a      	b.n	80168c0 <USER_SERV_FindVoltageIndex+0x18c>
          break;
 80168aa:	46c0      	nop			; (mov r8, r8)
 80168ac:	e008      	b.n	80168c0 <USER_SERV_FindVoltageIndex+0x18c>
          break;
 80168ae:	46c0      	nop			; (mov r8, r8)
 80168b0:	e006      	b.n	80168c0 <USER_SERV_FindVoltageIndex+0x18c>
          break;
 80168b2:	46c0      	nop			; (mov r8, r8)
 80168b4:	e004      	b.n	80168c0 <USER_SERV_FindVoltageIndex+0x18c>
          break;
 80168b6:	46c0      	nop			; (mov r8, r8)
 80168b8:	e002      	b.n	80168c0 <USER_SERV_FindVoltageIndex+0x18c>
          break;
 80168ba:	46c0      	nop			; (mov r8, r8)
 80168bc:	e000      	b.n	80168c0 <USER_SERV_FindVoltageIndex+0x18c>
          break;
 80168be:	46c0      	nop			; (mov r8, r8)
  for (temp_index = 0; temp_index < nbpdo; temp_index++)
 80168c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80168c2:	3301      	adds	r3, #1
 80168c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80168c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80168c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80168ca:	429a      	cmp	r2, r3
 80168cc:	d200      	bcs.n	80168d0 <USER_SERV_FindVoltageIndex+0x19c>
 80168ce:	e75f      	b.n	8016790 <USER_SERV_FindVoltageIndex+0x5c>
      }
    }
  }

  /* If a suitable PDO was found */
  if (curr_index != DPM_NO_SRC_PDO_FOUND)
 80168d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168d2:	2bff      	cmp	r3, #255	; 0xff
 80168d4:	d01c      	beq.n	8016910 <USER_SERV_FindVoltageIndex+0x1dc>
  {
    /* Fill the request power details */
    PtrRequestPowerDetails->MaxOperatingCurrentInmAunits = puser->DPM_SNKRequestedPower.MaxOperatingCurrentInmAunits;
 80168d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80168d8:	685a      	ldr	r2, [r3, #4]
 80168da:	68bb      	ldr	r3, [r7, #8]
 80168dc:	605a      	str	r2, [r3, #4]
    PtrRequestPowerDetails->OperatingCurrentInmAunits    = (1000U * selpower) / reqvoltage;
 80168de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80168e0:	0013      	movs	r3, r2
 80168e2:	015b      	lsls	r3, r3, #5
 80168e4:	1a9b      	subs	r3, r3, r2
 80168e6:	009b      	lsls	r3, r3, #2
 80168e8:	189b      	adds	r3, r3, r2
 80168ea:	00db      	lsls	r3, r3, #3
 80168ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80168ee:	0018      	movs	r0, r3
 80168f0:	f7ef fc7e 	bl	80061f0 <__udivsi3>
 80168f4:	0003      	movs	r3, r0
 80168f6:	001a      	movs	r2, r3
 80168f8:	68bb      	ldr	r3, [r7, #8]
 80168fa:	609a      	str	r2, [r3, #8]
    PtrRequestPowerDetails->MaxOperatingPowerInmWunits   = puser->DPM_SNKRequestedPower.MaxOperatingPowerInmWunits;
 80168fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80168fe:	699a      	ldr	r2, [r3, #24]
 8016900:	68bb      	ldr	r3, [r7, #8]
 8016902:	60da      	str	r2, [r3, #12]
    PtrRequestPowerDetails->OperatingPowerInmWunits      = selpower;
 8016904:	68bb      	ldr	r3, [r7, #8]
 8016906:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8016908:	611a      	str	r2, [r3, #16]
    PtrRequestPowerDetails->RequestedVoltageInmVunits    = reqvoltage;
 801690a:	68bb      	ldr	r3, [r7, #8]
 801690c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801690e:	601a      	str	r2, [r3, #0]
  }

  return curr_index;
 8016910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8016912:	0018      	movs	r0, r3
 8016914:	46bd      	mov	sp, r7
 8016916:	b010      	add	sp, #64	; 0x40
 8016918:	bd80      	pop	{r7, pc}
 801691a:	46c0      	nop			; (mov r8, r8)
 801691c:	20000050 	.word	0x20000050
 8016920:	20002df4 	.word	0x20002df4
 8016924:	0801ddf8 	.word	0x0801ddf8

08016928 <USER_SERV_SNK_BuildRDOfromSelectedPDO>:
void USER_SERV_SNK_BuildRDOfromSelectedPDO(uint8_t PortNum,
                                                  uint8_t IndexSrcPDO,
                                                  USBPD_DPM_SNKPowerRequestDetailsTypeDef *PtrRequestPowerDetails,
                                                  USBPD_SNKRDO_TypeDef *Rdo,
                                                  USBPD_CORE_PDO_Type_TypeDef *PtrPowerObject)
{
 8016928:	b5f0      	push	{r4, r5, r6, r7, lr}
 801692a:	b0a7      	sub	sp, #156	; 0x9c
 801692c:	af02      	add	r7, sp, #8
 801692e:	60ba      	str	r2, [r7, #8]
 8016930:	607b      	str	r3, [r7, #4]
 8016932:	240f      	movs	r4, #15
 8016934:	193b      	adds	r3, r7, r4
 8016936:	1c02      	adds	r2, r0, #0
 8016938:	701a      	strb	r2, [r3, #0]
 801693a:	230e      	movs	r3, #14
 801693c:	18fb      	adds	r3, r7, r3
 801693e:	1c0a      	adds	r2, r1, #0
 8016940:	701a      	strb	r2, [r3, #0]
  uint32_t mv = 0;
 8016942:	2300      	movs	r3, #0
 8016944:	228c      	movs	r2, #140	; 0x8c
 8016946:	18ba      	adds	r2, r7, r2
 8016948:	6013      	str	r3, [r2, #0]
  uint32_t ma = 0;
 801694a:	2300      	movs	r3, #0
 801694c:	2288      	movs	r2, #136	; 0x88
 801694e:	18ba      	adds	r2, r7, r2
 8016950:	6013      	str	r3, [r2, #0]
  uint32_t size;
  USBPD_PDO_TypeDef  pdo;
  USBPD_SNKRDO_TypeDef rdo;
  USBPD_HandleTypeDef *pdhandle = &DPM_Ports[PortNum];
 8016952:	193b      	adds	r3, r7, r4
 8016954:	781a      	ldrb	r2, [r3, #0]
 8016956:	0013      	movs	r3, r2
 8016958:	009b      	lsls	r3, r3, #2
 801695a:	189b      	adds	r3, r3, r2
 801695c:	011b      	lsls	r3, r3, #4
 801695e:	4ae2      	ldr	r2, [pc, #904]	; (8016ce8 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3c0>)
 8016960:	189b      	adds	r3, r3, r2
 8016962:	2584      	movs	r5, #132	; 0x84
 8016964:	197a      	adds	r2, r7, r5
 8016966:	6013      	str	r3, [r2, #0]
  USBPD_USER_SettingsTypeDef *puser = (USBPD_USER_SettingsTypeDef *)&DPM_USER_Settings[PortNum];
 8016968:	193b      	adds	r3, r7, r4
 801696a:	781b      	ldrb	r3, [r3, #0]
 801696c:	2274      	movs	r2, #116	; 0x74
 801696e:	435a      	muls	r2, r3
 8016970:	4bde      	ldr	r3, [pc, #888]	; (8016cec <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3c4>)
 8016972:	18d3      	adds	r3, r2, r3
 8016974:	2280      	movs	r2, #128	; 0x80
 8016976:	18ba      	adds	r2, r7, r2
 8016978:	6013      	str	r3, [r2, #0]
  uint32_t snkpdolist[USBPD_MAX_NB_PDO];
  USBPD_PDO_TypeDef snk_fixed_pdo;

  /* Initialize RDO */
  rdo.d32 = 0;
 801697a:	2300      	movs	r3, #0
 801697c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Read SNK PDO list for retrieving useful data to fill in RDO */
  USBPD_PWR_IF_GetPortPDOs(PortNum, USBPD_CORE_DATATYPE_SNK_PDO, (uint8_t *)&snkpdolist[0], &size);
 801697e:	237c      	movs	r3, #124	; 0x7c
 8016980:	18f9      	adds	r1, r7, r3
 8016982:	2658      	movs	r6, #88	; 0x58
 8016984:	19ba      	adds	r2, r7, r6
 8016986:	193b      	adds	r3, r7, r4
 8016988:	7818      	ldrb	r0, [r3, #0]
 801698a:	000b      	movs	r3, r1
 801698c:	2101      	movs	r1, #1
 801698e:	f7fe f86d 	bl	8014a6c <USBPD_PWR_IF_GetPortPDOs>

  /* Store value of 1st SNK PDO (Fixed) in local variable */
  snk_fixed_pdo.d32 = snkpdolist[0];
 8016992:	19bb      	adds	r3, r7, r6
 8016994:	681b      	ldr	r3, [r3, #0]
 8016996:	657b      	str	r3, [r7, #84]	; 0x54

  /* Set common fields in RDO */
  pdo.d32 = pdhandle->DPM_ListOfRcvSRCPDO[0];
 8016998:	197b      	adds	r3, r7, r5
 801699a:	681b      	ldr	r3, [r3, #0]
 801699c:	681b      	ldr	r3, [r3, #0]
 801699e:	67bb      	str	r3, [r7, #120]	; 0x78
  rdo.GenericRDO.USBCommunicationsCapable     = snk_fixed_pdo.SNKFixedPDO.USBCommunicationsCapable;
 80169a0:	2357      	movs	r3, #87	; 0x57
 80169a2:	18fb      	adds	r3, r7, r3
 80169a4:	781b      	ldrb	r3, [r3, #0]
 80169a6:	075b      	lsls	r3, r3, #29
 80169a8:	0fdb      	lsrs	r3, r3, #31
 80169aa:	b2da      	uxtb	r2, r3
 80169ac:	2377      	movs	r3, #119	; 0x77
 80169ae:	18fb      	adds	r3, r7, r3
 80169b0:	2101      	movs	r1, #1
 80169b2:	400a      	ands	r2, r1
 80169b4:	1890      	adds	r0, r2, r2
 80169b6:	781a      	ldrb	r2, [r3, #0]
 80169b8:	2102      	movs	r1, #2
 80169ba:	438a      	bics	r2, r1
 80169bc:	1c11      	adds	r1, r2, #0
 80169be:	1c02      	adds	r2, r0, #0
 80169c0:	430a      	orrs	r2, r1
 80169c2:	701a      	strb	r2, [r3, #0]
  if (USBPD_SPECIFICATION_REV2 < DPM_Params[PortNum].PE_SpecRevision)
 80169c4:	193b      	adds	r3, r7, r4
 80169c6:	781a      	ldrb	r2, [r3, #0]
 80169c8:	4bc9      	ldr	r3, [pc, #804]	; (8016cf0 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3c8>)
 80169ca:	0092      	lsls	r2, r2, #2
 80169cc:	5cd3      	ldrb	r3, [r2, r3]
 80169ce:	079b      	lsls	r3, r3, #30
 80169d0:	0f9b      	lsrs	r3, r3, #30
 80169d2:	b2db      	uxtb	r3, r3
 80169d4:	2b01      	cmp	r3, #1
 80169d6:	d931      	bls.n	8016a3c <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x114>
  {
#if defined(USBPDCORE_UNCHUNCKED_MODE)
    rdo.FixedVariableRDO.UnchunkedExtendedMessage = DPM_Settings[PortNum].PE_PD3_Support.d.PE_UnchunkSupport;
 80169d8:	193b      	adds	r3, r7, r4
 80169da:	781a      	ldrb	r2, [r3, #0]
 80169dc:	49c5      	ldr	r1, [pc, #788]	; (8016cf4 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3cc>)
 80169de:	2008      	movs	r0, #8
 80169e0:	0013      	movs	r3, r2
 80169e2:	005b      	lsls	r3, r3, #1
 80169e4:	189b      	adds	r3, r3, r2
 80169e6:	009b      	lsls	r3, r3, #2
 80169e8:	18cb      	adds	r3, r1, r3
 80169ea:	181b      	adds	r3, r3, r0
 80169ec:	781b      	ldrb	r3, [r3, #0]
 80169ee:	07db      	lsls	r3, r3, #31
 80169f0:	0fdb      	lsrs	r3, r3, #31
 80169f2:	b2da      	uxtb	r2, r3
 80169f4:	2376      	movs	r3, #118	; 0x76
 80169f6:	18fb      	adds	r3, r7, r3
 80169f8:	01d0      	lsls	r0, r2, #7
 80169fa:	781a      	ldrb	r2, [r3, #0]
 80169fc:	217f      	movs	r1, #127	; 0x7f
 80169fe:	400a      	ands	r2, r1
 8016a00:	1c11      	adds	r1, r2, #0
 8016a02:	1c02      	adds	r2, r0, #0
 8016a04:	430a      	orrs	r2, r1
 8016a06:	701a      	strb	r2, [r3, #0]
    DPM_Params[PortNum].PE_UnchunkSupport   = USBPD_FALSE;
 8016a08:	193b      	adds	r3, r7, r4
 8016a0a:	781b      	ldrb	r3, [r3, #0]
 8016a0c:	4ab8      	ldr	r2, [pc, #736]	; (8016cf0 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3c8>)
 8016a0e:	009b      	lsls	r3, r3, #2
 8016a10:	18d3      	adds	r3, r2, r3
 8016a12:	78da      	ldrb	r2, [r3, #3]
 8016a14:	2102      	movs	r1, #2
 8016a16:	438a      	bics	r2, r1
 8016a18:	70da      	strb	r2, [r3, #3]
    /* Set unchuncked bit if supported by port partner;*/
    if (USBPD_TRUE == pdo.SRCFixedPDO.UnchunkedExtendedMessage)
 8016a1a:	237b      	movs	r3, #123	; 0x7b
 8016a1c:	18fb      	adds	r3, r7, r3
 8016a1e:	781b      	ldrb	r3, [r3, #0]
 8016a20:	2201      	movs	r2, #1
 8016a22:	4013      	ands	r3, r2
 8016a24:	b2db      	uxtb	r3, r3
 8016a26:	2b00      	cmp	r3, #0
 8016a28:	d008      	beq.n	8016a3c <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x114>
    {
      DPM_Params[PortNum].PE_UnchunkSupport   = USBPD_TRUE;
 8016a2a:	193b      	adds	r3, r7, r4
 8016a2c:	781b      	ldrb	r3, [r3, #0]
 8016a2e:	4ab0      	ldr	r2, [pc, #704]	; (8016cf0 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3c8>)
 8016a30:	009b      	lsls	r3, r3, #2
 8016a32:	18d3      	adds	r3, r2, r3
 8016a34:	78da      	ldrb	r2, [r3, #3]
 8016a36:	2102      	movs	r1, #2
 8016a38:	430a      	orrs	r2, r1
 8016a3a:	70da      	strb	r2, [r3, #3]
    }
#endif /* USBPDCORE_UNCHUNCKED_MODE */
  }

  /* If no valid SNK PDO or if no SRC PDO match found (index>=nb of valid received SRC PDOs */
  if ((size < 1) || (IndexSrcPDO >= pdhandle->DPM_NumberOfRcvSRCPDO))
 8016a3c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8016a3e:	2b00      	cmp	r3, #0
 8016a40:	d008      	beq.n	8016a54 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x12c>
 8016a42:	230e      	movs	r3, #14
 8016a44:	18fb      	adds	r3, r7, r3
 8016a46:	781a      	ldrb	r2, [r3, #0]
 8016a48:	2384      	movs	r3, #132	; 0x84
 8016a4a:	18fb      	adds	r3, r7, r3
 8016a4c:	681b      	ldr	r3, [r3, #0]
 8016a4e:	69db      	ldr	r3, [r3, #28]
 8016a50:	429a      	cmp	r2, r3
 8016a52:	d364      	bcc.n	8016b1e <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x1f6>
  {
    /* USBPD_DPM_EvaluateCapabilities: Mismatch, could not find desired pdo index */
#ifdef _TRACE
    uint8_t msg[] = "USER_SERV_SNK_BuildRDOfromSelectedPDO: Pb in SRC PDO selection";
 8016a54:	2414      	movs	r4, #20
 8016a56:	193a      	adds	r2, r7, r4
 8016a58:	4ba7      	ldr	r3, [pc, #668]	; (8016cf8 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3d0>)
 8016a5a:	0010      	movs	r0, r2
 8016a5c:	0019      	movs	r1, r3
 8016a5e:	233f      	movs	r3, #63	; 0x3f
 8016a60:	001a      	movs	r2, r3
 8016a62:	f005 fd8f 	bl	801c584 <memcpy>
    USBPD_TRACE_Add(USBPD_TRACE_DEBUG, PortNum, 0, (uint8_t *)msg, sizeof(msg));
 8016a66:	193a      	adds	r2, r7, r4
 8016a68:	250f      	movs	r5, #15
 8016a6a:	197b      	adds	r3, r7, r5
 8016a6c:	7819      	ldrb	r1, [r3, #0]
 8016a6e:	233f      	movs	r3, #63	; 0x3f
 8016a70:	9300      	str	r3, [sp, #0]
 8016a72:	0013      	movs	r3, r2
 8016a74:	2200      	movs	r2, #0
 8016a76:	2006      	movs	r0, #6
 8016a78:	f7f7 feb2 	bl	800e7e0 <USBPD_TRACE_Add>
#endif /* _TRACE */
    rdo.FixedVariableRDO.ObjectPosition = 1U;
 8016a7c:	2477      	movs	r4, #119	; 0x77
 8016a7e:	193b      	adds	r3, r7, r4
 8016a80:	781a      	ldrb	r2, [r3, #0]
 8016a82:	2170      	movs	r1, #112	; 0x70
 8016a84:	438a      	bics	r2, r1
 8016a86:	1c11      	adds	r1, r2, #0
 8016a88:	2210      	movs	r2, #16
 8016a8a:	430a      	orrs	r2, r1
 8016a8c:	701a      	strb	r2, [r3, #0]
    rdo.FixedVariableRDO.OperatingCurrentIn10mAunits  = pdo.SRCFixedPDO.MaxCurrentIn10mAunits;
 8016a8e:	2078      	movs	r0, #120	; 0x78
 8016a90:	183b      	adds	r3, r7, r0
 8016a92:	881b      	ldrh	r3, [r3, #0]
 8016a94:	059b      	lsls	r3, r3, #22
 8016a96:	0d9b      	lsrs	r3, r3, #22
 8016a98:	b29b      	uxth	r3, r3
 8016a9a:	059b      	lsls	r3, r3, #22
 8016a9c:	0d9b      	lsrs	r3, r3, #22
 8016a9e:	029b      	lsls	r3, r3, #10
 8016aa0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8016aa2:	4996      	ldr	r1, [pc, #600]	; (8016cfc <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3d4>)
 8016aa4:	400a      	ands	r2, r1
 8016aa6:	4313      	orrs	r3, r2
 8016aa8:	677b      	str	r3, [r7, #116]	; 0x74
    rdo.FixedVariableRDO.MaxOperatingCurrent10mAunits = pdo.SRCFixedPDO.MaxCurrentIn10mAunits;
 8016aaa:	183b      	adds	r3, r7, r0
 8016aac:	881b      	ldrh	r3, [r3, #0]
 8016aae:	059b      	lsls	r3, r3, #22
 8016ab0:	0d9b      	lsrs	r3, r3, #22
 8016ab2:	b29a      	uxth	r2, r3
 8016ab4:	2374      	movs	r3, #116	; 0x74
 8016ab6:	18fb      	adds	r3, r7, r3
 8016ab8:	0592      	lsls	r2, r2, #22
 8016aba:	0d90      	lsrs	r0, r2, #22
 8016abc:	881a      	ldrh	r2, [r3, #0]
 8016abe:	0a92      	lsrs	r2, r2, #10
 8016ac0:	0292      	lsls	r2, r2, #10
 8016ac2:	1c11      	adds	r1, r2, #0
 8016ac4:	1c02      	adds	r2, r0, #0
 8016ac6:	430a      	orrs	r2, r1
 8016ac8:	801a      	strh	r2, [r3, #0]
    rdo.FixedVariableRDO.CapabilityMismatch           = 1U;
 8016aca:	193b      	adds	r3, r7, r4
 8016acc:	781a      	ldrb	r2, [r3, #0]
 8016ace:	2104      	movs	r1, #4
 8016ad0:	430a      	orrs	r2, r1
 8016ad2:	701a      	strb	r2, [r3, #0]
    rdo.FixedVariableRDO.USBCommunicationsCapable     = snk_fixed_pdo.SNKFixedPDO.USBCommunicationsCapable;
 8016ad4:	2357      	movs	r3, #87	; 0x57
 8016ad6:	18fb      	adds	r3, r7, r3
 8016ad8:	781b      	ldrb	r3, [r3, #0]
 8016ada:	075b      	lsls	r3, r3, #29
 8016adc:	0fdb      	lsrs	r3, r3, #31
 8016ade:	b2da      	uxtb	r2, r3
 8016ae0:	193b      	adds	r3, r7, r4
 8016ae2:	2101      	movs	r1, #1
 8016ae4:	400a      	ands	r2, r1
 8016ae6:	1890      	adds	r0, r2, r2
 8016ae8:	781a      	ldrb	r2, [r3, #0]
 8016aea:	2102      	movs	r1, #2
 8016aec:	438a      	bics	r2, r1
 8016aee:	1c11      	adds	r1, r2, #0
 8016af0:	1c02      	adds	r2, r0, #0
 8016af2:	430a      	orrs	r2, r1
 8016af4:	701a      	strb	r2, [r3, #0]
    DPM_Ports[PortNum].DPM_RequestedCurrent           = puser->DPM_SNKRequestedPower.MaxOperatingCurrentInmAunits;
 8016af6:	197b      	adds	r3, r7, r5
 8016af8:	781a      	ldrb	r2, [r3, #0]
 8016afa:	2380      	movs	r3, #128	; 0x80
 8016afc:	18fb      	adds	r3, r7, r3
 8016afe:	681b      	ldr	r3, [r3, #0]
 8016b00:	6859      	ldr	r1, [r3, #4]
 8016b02:	4879      	ldr	r0, [pc, #484]	; (8016ce8 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3c0>)
 8016b04:	0013      	movs	r3, r2
 8016b06:	009b      	lsls	r3, r3, #2
 8016b08:	189b      	adds	r3, r3, r2
 8016b0a:	011b      	lsls	r3, r3, #4
 8016b0c:	18c3      	adds	r3, r0, r3
 8016b0e:	334c      	adds	r3, #76	; 0x4c
 8016b10:	6019      	str	r1, [r3, #0]
    /* USBPD_DPM_EvaluateCapabilities: Mismatch, could not find desired pdo index */

    pdhandle->DPM_RequestDOMsg = rdo.d32;
 8016b12:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8016b14:	2384      	movs	r3, #132	; 0x84
 8016b16:	18fb      	adds	r3, r7, r3
 8016b18:	681b      	ldr	r3, [r3, #0]
 8016b1a:	63da      	str	r2, [r3, #60]	; 0x3c
 8016b1c:	e0e0      	b.n	8016ce0 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3b8>
    return;
  }

  /* Set the Object position */
  rdo.GenericRDO.ObjectPosition               = IndexSrcPDO + 1U;
 8016b1e:	240e      	movs	r4, #14
 8016b20:	193b      	adds	r3, r7, r4
 8016b22:	781b      	ldrb	r3, [r3, #0]
 8016b24:	3301      	adds	r3, #1
 8016b26:	b2db      	uxtb	r3, r3
 8016b28:	1c1a      	adds	r2, r3, #0
 8016b2a:	2307      	movs	r3, #7
 8016b2c:	4013      	ands	r3, r2
 8016b2e:	b2da      	uxtb	r2, r3
 8016b30:	2577      	movs	r5, #119	; 0x77
 8016b32:	197b      	adds	r3, r7, r5
 8016b34:	2107      	movs	r1, #7
 8016b36:	400a      	ands	r2, r1
 8016b38:	0110      	lsls	r0, r2, #4
 8016b3a:	781a      	ldrb	r2, [r3, #0]
 8016b3c:	2170      	movs	r1, #112	; 0x70
 8016b3e:	438a      	bics	r2, r1
 8016b40:	1c11      	adds	r1, r2, #0
 8016b42:	1c02      	adds	r2, r0, #0
 8016b44:	430a      	orrs	r2, r1
 8016b46:	701a      	strb	r2, [r3, #0]
  rdo.GenericRDO.NoUSBSuspend                 = 0;
 8016b48:	197b      	adds	r3, r7, r5
 8016b4a:	781a      	ldrb	r2, [r3, #0]
 8016b4c:	2101      	movs	r1, #1
 8016b4e:	438a      	bics	r2, r1
 8016b50:	701a      	strb	r2, [r3, #0]

  /* Extract power information from Power Data Object */
  pdo.d32 = pdhandle->DPM_ListOfRcvSRCPDO[IndexSrcPDO];
 8016b52:	193b      	adds	r3, r7, r4
 8016b54:	781a      	ldrb	r2, [r3, #0]
 8016b56:	2384      	movs	r3, #132	; 0x84
 8016b58:	18fb      	adds	r3, r7, r3
 8016b5a:	681b      	ldr	r3, [r3, #0]
 8016b5c:	0092      	lsls	r2, r2, #2
 8016b5e:	58d3      	ldr	r3, [r2, r3]
 8016b60:	67bb      	str	r3, [r7, #120]	; 0x78

  *PtrPowerObject = pdo.GenericPDO.PowerObject;
 8016b62:	217b      	movs	r1, #123	; 0x7b
 8016b64:	187b      	adds	r3, r7, r1
 8016b66:	781b      	ldrb	r3, [r3, #0]
 8016b68:	061b      	lsls	r3, r3, #24
 8016b6a:	0f9b      	lsrs	r3, r3, #30
 8016b6c:	b2db      	uxtb	r3, r3
 8016b6e:	001a      	movs	r2, r3
 8016b70:	2398      	movs	r3, #152	; 0x98
 8016b72:	2010      	movs	r0, #16
 8016b74:	181b      	adds	r3, r3, r0
 8016b76:	19db      	adds	r3, r3, r7
 8016b78:	681b      	ldr	r3, [r3, #0]
 8016b7a:	601a      	str	r2, [r3, #0]

  /* Retrieve request details from SRC PDO selection */
  mv = PtrRequestPowerDetails->RequestedVoltageInmVunits;
 8016b7c:	68bb      	ldr	r3, [r7, #8]
 8016b7e:	681b      	ldr	r3, [r3, #0]
 8016b80:	228c      	movs	r2, #140	; 0x8c
 8016b82:	18ba      	adds	r2, r7, r2
 8016b84:	6013      	str	r3, [r2, #0]
  ma = PtrRequestPowerDetails->OperatingCurrentInmAunits;
 8016b86:	68bb      	ldr	r3, [r7, #8]
 8016b88:	689b      	ldr	r3, [r3, #8]
 8016b8a:	2288      	movs	r2, #136	; 0x88
 8016b8c:	18ba      	adds	r2, r7, r2
 8016b8e:	6013      	str	r3, [r2, #0]

  switch (pdo.GenericPDO.PowerObject)
 8016b90:	187b      	adds	r3, r7, r1
 8016b92:	781b      	ldrb	r3, [r3, #0]
 8016b94:	061b      	lsls	r3, r3, #24
 8016b96:	0f9b      	lsrs	r3, r3, #30
 8016b98:	b2db      	uxtb	r3, r3
 8016b9a:	2b00      	cmp	r3, #0
 8016b9c:	d002      	beq.n	8016ba4 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x27c>
 8016b9e:	2b03      	cmp	r3, #3
 8016ba0:	d036      	beq.n	8016c10 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x2e8>
      rdo.ProgRDO.OutputVoltageIn20mV            = mv / 20U;
    }
    break;

    default:
      break;
 8016ba2:	e083      	b.n	8016cac <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x384>
      DPM_Ports[PortNum].DPM_RequestedCurrent           = ma;
 8016ba4:	230f      	movs	r3, #15
 8016ba6:	18fb      	adds	r3, r7, r3
 8016ba8:	781a      	ldrb	r2, [r3, #0]
 8016baa:	494f      	ldr	r1, [pc, #316]	; (8016ce8 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3c0>)
 8016bac:	0013      	movs	r3, r2
 8016bae:	009b      	lsls	r3, r3, #2
 8016bb0:	189b      	adds	r3, r3, r2
 8016bb2:	011b      	lsls	r3, r3, #4
 8016bb4:	18cb      	adds	r3, r1, r3
 8016bb6:	334c      	adds	r3, #76	; 0x4c
 8016bb8:	2488      	movs	r4, #136	; 0x88
 8016bba:	193a      	adds	r2, r7, r4
 8016bbc:	6812      	ldr	r2, [r2, #0]
 8016bbe:	601a      	str	r2, [r3, #0]
      rdo.FixedVariableRDO.OperatingCurrentIn10mAunits  = ma / 10U;
 8016bc0:	193b      	adds	r3, r7, r4
 8016bc2:	681b      	ldr	r3, [r3, #0]
 8016bc4:	210a      	movs	r1, #10
 8016bc6:	0018      	movs	r0, r3
 8016bc8:	f7ef fb12 	bl	80061f0 <__udivsi3>
 8016bcc:	0003      	movs	r3, r0
 8016bce:	059b      	lsls	r3, r3, #22
 8016bd0:	0d9b      	lsrs	r3, r3, #22
 8016bd2:	b29b      	uxth	r3, r3
 8016bd4:	059b      	lsls	r3, r3, #22
 8016bd6:	0d9b      	lsrs	r3, r3, #22
 8016bd8:	029b      	lsls	r3, r3, #10
 8016bda:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8016bdc:	4947      	ldr	r1, [pc, #284]	; (8016cfc <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3d4>)
 8016bde:	400a      	ands	r2, r1
 8016be0:	4313      	orrs	r3, r2
 8016be2:	677b      	str	r3, [r7, #116]	; 0x74
      rdo.FixedVariableRDO.MaxOperatingCurrent10mAunits = ma / 10U;
 8016be4:	193b      	adds	r3, r7, r4
 8016be6:	681b      	ldr	r3, [r3, #0]
 8016be8:	210a      	movs	r1, #10
 8016bea:	0018      	movs	r0, r3
 8016bec:	f7ef fb00 	bl	80061f0 <__udivsi3>
 8016bf0:	0003      	movs	r3, r0
 8016bf2:	059b      	lsls	r3, r3, #22
 8016bf4:	0d9b      	lsrs	r3, r3, #22
 8016bf6:	b29a      	uxth	r2, r3
 8016bf8:	2374      	movs	r3, #116	; 0x74
 8016bfa:	18fb      	adds	r3, r7, r3
 8016bfc:	0592      	lsls	r2, r2, #22
 8016bfe:	0d90      	lsrs	r0, r2, #22
 8016c00:	881a      	ldrh	r2, [r3, #0]
 8016c02:	0a92      	lsrs	r2, r2, #10
 8016c04:	0292      	lsls	r2, r2, #10
 8016c06:	1c11      	adds	r1, r2, #0
 8016c08:	1c02      	adds	r2, r0, #0
 8016c0a:	430a      	orrs	r2, r1
 8016c0c:	801a      	strh	r2, [r3, #0]
    break;
 8016c0e:	e04d      	b.n	8016cac <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x384>
      DPM_Ports[PortNum].DPM_RequestedCurrent    = ma;
 8016c10:	230f      	movs	r3, #15
 8016c12:	18fb      	adds	r3, r7, r3
 8016c14:	781a      	ldrb	r2, [r3, #0]
 8016c16:	4934      	ldr	r1, [pc, #208]	; (8016ce8 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3c0>)
 8016c18:	0013      	movs	r3, r2
 8016c1a:	009b      	lsls	r3, r3, #2
 8016c1c:	189b      	adds	r3, r3, r2
 8016c1e:	011b      	lsls	r3, r3, #4
 8016c20:	18cb      	adds	r3, r1, r3
 8016c22:	334c      	adds	r3, #76	; 0x4c
 8016c24:	2488      	movs	r4, #136	; 0x88
 8016c26:	193a      	adds	r2, r7, r4
 8016c28:	6812      	ldr	r2, [r2, #0]
 8016c2a:	601a      	str	r2, [r3, #0]
      rdo.ProgRDO.ObjectPosition                 = IndexSrcPDO + 1U;
 8016c2c:	230e      	movs	r3, #14
 8016c2e:	18fb      	adds	r3, r7, r3
 8016c30:	781b      	ldrb	r3, [r3, #0]
 8016c32:	3301      	adds	r3, #1
 8016c34:	b2db      	uxtb	r3, r3
 8016c36:	1c1a      	adds	r2, r3, #0
 8016c38:	2307      	movs	r3, #7
 8016c3a:	4013      	ands	r3, r2
 8016c3c:	b2da      	uxtb	r2, r3
 8016c3e:	2377      	movs	r3, #119	; 0x77
 8016c40:	18fb      	adds	r3, r7, r3
 8016c42:	2107      	movs	r1, #7
 8016c44:	400a      	ands	r2, r1
 8016c46:	0110      	lsls	r0, r2, #4
 8016c48:	781a      	ldrb	r2, [r3, #0]
 8016c4a:	2170      	movs	r1, #112	; 0x70
 8016c4c:	438a      	bics	r2, r1
 8016c4e:	1c11      	adds	r1, r2, #0
 8016c50:	1c02      	adds	r2, r0, #0
 8016c52:	430a      	orrs	r2, r1
 8016c54:	701a      	strb	r2, [r3, #0]
      rdo.ProgRDO.OperatingCurrentIn50mAunits    = ma / 50U;
 8016c56:	193b      	adds	r3, r7, r4
 8016c58:	681b      	ldr	r3, [r3, #0]
 8016c5a:	2132      	movs	r1, #50	; 0x32
 8016c5c:	0018      	movs	r0, r3
 8016c5e:	f7ef fac7 	bl	80061f0 <__udivsi3>
 8016c62:	0003      	movs	r3, r0
 8016c64:	1c1a      	adds	r2, r3, #0
 8016c66:	237f      	movs	r3, #127	; 0x7f
 8016c68:	4013      	ands	r3, r2
 8016c6a:	b2da      	uxtb	r2, r3
 8016c6c:	2374      	movs	r3, #116	; 0x74
 8016c6e:	18fb      	adds	r3, r7, r3
 8016c70:	217f      	movs	r1, #127	; 0x7f
 8016c72:	400a      	ands	r2, r1
 8016c74:	0010      	movs	r0, r2
 8016c76:	781a      	ldrb	r2, [r3, #0]
 8016c78:	217f      	movs	r1, #127	; 0x7f
 8016c7a:	438a      	bics	r2, r1
 8016c7c:	1c11      	adds	r1, r2, #0
 8016c7e:	1c02      	adds	r2, r0, #0
 8016c80:	430a      	orrs	r2, r1
 8016c82:	701a      	strb	r2, [r3, #0]
      rdo.ProgRDO.OutputVoltageIn20mV            = mv / 20U;
 8016c84:	238c      	movs	r3, #140	; 0x8c
 8016c86:	18fb      	adds	r3, r7, r3
 8016c88:	681b      	ldr	r3, [r3, #0]
 8016c8a:	2114      	movs	r1, #20
 8016c8c:	0018      	movs	r0, r3
 8016c8e:	f7ef faaf 	bl	80061f0 <__udivsi3>
 8016c92:	0003      	movs	r3, r0
 8016c94:	055b      	lsls	r3, r3, #21
 8016c96:	0d5b      	lsrs	r3, r3, #21
 8016c98:	b29b      	uxth	r3, r3
 8016c9a:	055b      	lsls	r3, r3, #21
 8016c9c:	0d5b      	lsrs	r3, r3, #21
 8016c9e:	025b      	lsls	r3, r3, #9
 8016ca0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8016ca2:	4917      	ldr	r1, [pc, #92]	; (8016d00 <USER_SERV_SNK_BuildRDOfromSelectedPDO+0x3d8>)
 8016ca4:	400a      	ands	r2, r1
 8016ca6:	4313      	orrs	r3, r2
 8016ca8:	677b      	str	r3, [r7, #116]	; 0x74
    break;
 8016caa:	46c0      	nop			; (mov r8, r8)
  }

  pdhandle->DPM_RequestDOMsg = rdo.d32;
 8016cac:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8016cae:	2184      	movs	r1, #132	; 0x84
 8016cb0:	187b      	adds	r3, r7, r1
 8016cb2:	681b      	ldr	r3, [r3, #0]
 8016cb4:	63da      	str	r2, [r3, #60]	; 0x3c
  pdhandle->DPM_RDOPosition  = rdo.GenericRDO.ObjectPosition;
 8016cb6:	2377      	movs	r3, #119	; 0x77
 8016cb8:	18fb      	adds	r3, r7, r3
 8016cba:	781b      	ldrb	r3, [r3, #0]
 8016cbc:	065b      	lsls	r3, r3, #25
 8016cbe:	0f5b      	lsrs	r3, r3, #29
 8016cc0:	b2db      	uxtb	r3, r3
 8016cc2:	001a      	movs	r2, r3
 8016cc4:	187b      	adds	r3, r7, r1
 8016cc6:	681b      	ldr	r3, [r3, #0]
 8016cc8:	641a      	str	r2, [r3, #64]	; 0x40

  Rdo->d32 = pdhandle->DPM_RequestDOMsg;
 8016cca:	187b      	adds	r3, r7, r1
 8016ccc:	681b      	ldr	r3, [r3, #0]
 8016cce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	601a      	str	r2, [r3, #0]
  /* Get the requested voltage */
  pdhandle->DPM_RequestedVoltage = mv;
 8016cd4:	187b      	adds	r3, r7, r1
 8016cd6:	681b      	ldr	r3, [r3, #0]
 8016cd8:	228c      	movs	r2, #140	; 0x8c
 8016cda:	18ba      	adds	r2, r7, r2
 8016cdc:	6812      	ldr	r2, [r2, #0]
 8016cde:	649a      	str	r2, [r3, #72]	; 0x48
}
 8016ce0:	46bd      	mov	sp, r7
 8016ce2:	b025      	add	sp, #148	; 0x94
 8016ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016ce6:	46c0      	nop			; (mov r8, r8)
 8016ce8:	20002df4 	.word	0x20002df4
 8016cec:	20000050 	.word	0x20000050
 8016cf0:	20002de0 	.word	0x20002de0
 8016cf4:	2000003c 	.word	0x2000003c
 8016cf8:	0801db38 	.word	0x0801db38
 8016cfc:	fff003ff 	.word	0xfff003ff
 8016d00:	fff001ff 	.word	0xfff001ff

08016d04 <USER_SERV_SNK_BuildRequestedRDO>:
void USER_SERV_SNK_BuildRequestedRDO(uint8_t PortNum,
                                                  uint16_t IndexSrcPDO,
												  uint16_t Voltage_mV, uint16_t Current_mA,
                                                  USBPD_SNKRDO_TypeDef *Rdo,
                                                  USBPD_CORE_PDO_Type_TypeDef *PtrPowerObject)
{
 8016d04:	b5b0      	push	{r4, r5, r7, lr}
 8016d06:	b088      	sub	sp, #32
 8016d08:	af00      	add	r7, sp, #0
 8016d0a:	0005      	movs	r5, r0
 8016d0c:	000c      	movs	r4, r1
 8016d0e:	0010      	movs	r0, r2
 8016d10:	0019      	movs	r1, r3
 8016d12:	1dfb      	adds	r3, r7, #7
 8016d14:	1c2a      	adds	r2, r5, #0
 8016d16:	701a      	strb	r2, [r3, #0]
 8016d18:	1d3b      	adds	r3, r7, #4
 8016d1a:	1c22      	adds	r2, r4, #0
 8016d1c:	801a      	strh	r2, [r3, #0]
 8016d1e:	1cbb      	adds	r3, r7, #2
 8016d20:	1c02      	adds	r2, r0, #0
 8016d22:	801a      	strh	r2, [r3, #0]
 8016d24:	003b      	movs	r3, r7
 8016d26:	1c0a      	adds	r2, r1, #0
 8016d28:	801a      	strh	r2, [r3, #0]
  uint32_t mv = Voltage_mV;
 8016d2a:	1cbb      	adds	r3, r7, #2
 8016d2c:	881b      	ldrh	r3, [r3, #0]
 8016d2e:	61fb      	str	r3, [r7, #28]
  uint32_t ma = Current_mA;
 8016d30:	003b      	movs	r3, r7
 8016d32:	881b      	ldrh	r3, [r3, #0]
 8016d34:	61bb      	str	r3, [r7, #24]
  USBPD_PDO_TypeDef  pdo;
  USBPD_SNKRDO_TypeDef rdo;
  USBPD_HandleTypeDef *pdhandle = &DPM_Ports[PortNum];
 8016d36:	1dfb      	adds	r3, r7, #7
 8016d38:	781a      	ldrb	r2, [r3, #0]
 8016d3a:	0013      	movs	r3, r2
 8016d3c:	009b      	lsls	r3, r3, #2
 8016d3e:	189b      	adds	r3, r3, r2
 8016d40:	011b      	lsls	r3, r3, #4
 8016d42:	4a65      	ldr	r2, [pc, #404]	; (8016ed8 <USER_SERV_SNK_BuildRequestedRDO+0x1d4>)
 8016d44:	189b      	adds	r3, r3, r2
 8016d46:	617b      	str	r3, [r7, #20]

  /* Initialize RDO */
  rdo.d32 = 0;
 8016d48:	2300      	movs	r3, #0
 8016d4a:	60fb      	str	r3, [r7, #12]
  rdo.GenericRDO.USBCommunicationsCapable = 0; //snk_fixed_pdo.SNKFixedPDO.USBCommunicationsCapable;
 8016d4c:	200f      	movs	r0, #15
 8016d4e:	183b      	adds	r3, r7, r0
 8016d50:	781a      	ldrb	r2, [r3, #0]
 8016d52:	2102      	movs	r1, #2
 8016d54:	438a      	bics	r2, r1
 8016d56:	701a      	strb	r2, [r3, #0]
                                               //Shall only be set for Sources capable of communication over the USB data lines
  rdo.GenericRDO.NoUSBSuspend             = 1; //Sinks May indicate to the Source that they would prefer to have the USB Suspend Supported flag cleared by setting
 8016d58:	183b      	adds	r3, r7, r0
 8016d5a:	781a      	ldrb	r2, [r3, #0]
 8016d5c:	2101      	movs	r1, #1
 8016d5e:	430a      	orrs	r2, r1
 8016d60:	701a      	strb	r2, [r3, #0]
                                               //the No USB Suspend flag in a Request Message
  rdo.GenericRDO.ObjectPosition = IndexSrcPDO;
 8016d62:	1d3b      	adds	r3, r7, #4
 8016d64:	881b      	ldrh	r3, [r3, #0]
 8016d66:	1c1a      	adds	r2, r3, #0
 8016d68:	2307      	movs	r3, #7
 8016d6a:	4013      	ands	r3, r2
 8016d6c:	b2da      	uxtb	r2, r3
 8016d6e:	183b      	adds	r3, r7, r0
 8016d70:	2107      	movs	r1, #7
 8016d72:	400a      	ands	r2, r1
 8016d74:	0110      	lsls	r0, r2, #4
 8016d76:	781a      	ldrb	r2, [r3, #0]
 8016d78:	2170      	movs	r1, #112	; 0x70
 8016d7a:	438a      	bics	r2, r1
 8016d7c:	1c11      	adds	r1, r2, #0
 8016d7e:	1c02      	adds	r2, r0, #0
 8016d80:	430a      	orrs	r2, r1
 8016d82:	701a      	strb	r2, [r3, #0]

  /* Initialize PDO */
  pdo.d32 = pdhandle->DPM_ListOfRcvSRCPDO[IndexSrcPDO-1];
 8016d84:	1d3b      	adds	r3, r7, #4
 8016d86:	881b      	ldrh	r3, [r3, #0]
 8016d88:	1e5a      	subs	r2, r3, #1
 8016d8a:	697b      	ldr	r3, [r7, #20]
 8016d8c:	0092      	lsls	r2, r2, #2
 8016d8e:	58d3      	ldr	r3, [r2, r3]
 8016d90:	613b      	str	r3, [r7, #16]
  *PtrPowerObject = pdo.GenericPDO.PowerObject;
 8016d92:	2113      	movs	r1, #19
 8016d94:	187b      	adds	r3, r7, r1
 8016d96:	781b      	ldrb	r3, [r3, #0]
 8016d98:	061b      	lsls	r3, r3, #24
 8016d9a:	0f9b      	lsrs	r3, r3, #30
 8016d9c:	b2db      	uxtb	r3, r3
 8016d9e:	001a      	movs	r2, r3
 8016da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016da2:	601a      	str	r2, [r3, #0]

  /* Build RDO*/
  switch (pdo.GenericPDO.PowerObject)
 8016da4:	187b      	adds	r3, r7, r1
 8016da6:	781b      	ldrb	r3, [r3, #0]
 8016da8:	061b      	lsls	r3, r3, #24
 8016daa:	0f9b      	lsrs	r3, r3, #30
 8016dac:	b2db      	uxtb	r3, r3
 8016dae:	2b00      	cmp	r3, #0
 8016db0:	d002      	beq.n	8016db8 <USER_SERV_SNK_BuildRequestedRDO+0xb4>
 8016db2:	2b03      	cmp	r3, #3
 8016db4:	d031      	beq.n	8016e1a <USER_SERV_SNK_BuildRequestedRDO+0x116>
        rdo.ProgRDO.OutputVoltageIn20mV            = mv / 20U;
      }
      break;

      default:
        break;
 8016db6:	e075      	b.n	8016ea4 <USER_SERV_SNK_BuildRequestedRDO+0x1a0>
        DPM_Ports[PortNum].DPM_RequestedCurrent           = ma;
 8016db8:	1dfb      	adds	r3, r7, #7
 8016dba:	781a      	ldrb	r2, [r3, #0]
 8016dbc:	4946      	ldr	r1, [pc, #280]	; (8016ed8 <USER_SERV_SNK_BuildRequestedRDO+0x1d4>)
 8016dbe:	0013      	movs	r3, r2
 8016dc0:	009b      	lsls	r3, r3, #2
 8016dc2:	189b      	adds	r3, r3, r2
 8016dc4:	011b      	lsls	r3, r3, #4
 8016dc6:	18cb      	adds	r3, r1, r3
 8016dc8:	334c      	adds	r3, #76	; 0x4c
 8016dca:	69ba      	ldr	r2, [r7, #24]
 8016dcc:	601a      	str	r2, [r3, #0]
        rdo.FixedVariableRDO.OperatingCurrentIn10mAunits  = ma / 10U;
 8016dce:	69bb      	ldr	r3, [r7, #24]
 8016dd0:	210a      	movs	r1, #10
 8016dd2:	0018      	movs	r0, r3
 8016dd4:	f7ef fa0c 	bl	80061f0 <__udivsi3>
 8016dd8:	0003      	movs	r3, r0
 8016dda:	059b      	lsls	r3, r3, #22
 8016ddc:	0d9b      	lsrs	r3, r3, #22
 8016dde:	b29b      	uxth	r3, r3
 8016de0:	059b      	lsls	r3, r3, #22
 8016de2:	0d9b      	lsrs	r3, r3, #22
 8016de4:	029b      	lsls	r3, r3, #10
 8016de6:	68fa      	ldr	r2, [r7, #12]
 8016de8:	493c      	ldr	r1, [pc, #240]	; (8016edc <USER_SERV_SNK_BuildRequestedRDO+0x1d8>)
 8016dea:	400a      	ands	r2, r1
 8016dec:	4313      	orrs	r3, r2
 8016dee:	60fb      	str	r3, [r7, #12]
        rdo.FixedVariableRDO.MaxOperatingCurrent10mAunits = ma / 10U;
 8016df0:	69bb      	ldr	r3, [r7, #24]
 8016df2:	210a      	movs	r1, #10
 8016df4:	0018      	movs	r0, r3
 8016df6:	f7ef f9fb 	bl	80061f0 <__udivsi3>
 8016dfa:	0003      	movs	r3, r0
 8016dfc:	059b      	lsls	r3, r3, #22
 8016dfe:	0d9b      	lsrs	r3, r3, #22
 8016e00:	b29a      	uxth	r2, r3
 8016e02:	230c      	movs	r3, #12
 8016e04:	18fb      	adds	r3, r7, r3
 8016e06:	0592      	lsls	r2, r2, #22
 8016e08:	0d90      	lsrs	r0, r2, #22
 8016e0a:	881a      	ldrh	r2, [r3, #0]
 8016e0c:	0a92      	lsrs	r2, r2, #10
 8016e0e:	0292      	lsls	r2, r2, #10
 8016e10:	1c11      	adds	r1, r2, #0
 8016e12:	1c02      	adds	r2, r0, #0
 8016e14:	430a      	orrs	r2, r1
 8016e16:	801a      	strh	r2, [r3, #0]
      break;
 8016e18:	e044      	b.n	8016ea4 <USER_SERV_SNK_BuildRequestedRDO+0x1a0>
        DPM_Ports[PortNum].DPM_RequestedCurrent    = ma;
 8016e1a:	1dfb      	adds	r3, r7, #7
 8016e1c:	781a      	ldrb	r2, [r3, #0]
 8016e1e:	492e      	ldr	r1, [pc, #184]	; (8016ed8 <USER_SERV_SNK_BuildRequestedRDO+0x1d4>)
 8016e20:	0013      	movs	r3, r2
 8016e22:	009b      	lsls	r3, r3, #2
 8016e24:	189b      	adds	r3, r3, r2
 8016e26:	011b      	lsls	r3, r3, #4
 8016e28:	18cb      	adds	r3, r1, r3
 8016e2a:	334c      	adds	r3, #76	; 0x4c
 8016e2c:	69ba      	ldr	r2, [r7, #24]
 8016e2e:	601a      	str	r2, [r3, #0]
        rdo.ProgRDO.ObjectPosition                 = IndexSrcPDO;
 8016e30:	1d3b      	adds	r3, r7, #4
 8016e32:	881b      	ldrh	r3, [r3, #0]
 8016e34:	1c1a      	adds	r2, r3, #0
 8016e36:	2307      	movs	r3, #7
 8016e38:	4013      	ands	r3, r2
 8016e3a:	b2da      	uxtb	r2, r3
 8016e3c:	230f      	movs	r3, #15
 8016e3e:	18fb      	adds	r3, r7, r3
 8016e40:	2107      	movs	r1, #7
 8016e42:	400a      	ands	r2, r1
 8016e44:	0110      	lsls	r0, r2, #4
 8016e46:	781a      	ldrb	r2, [r3, #0]
 8016e48:	2170      	movs	r1, #112	; 0x70
 8016e4a:	438a      	bics	r2, r1
 8016e4c:	1c11      	adds	r1, r2, #0
 8016e4e:	1c02      	adds	r2, r0, #0
 8016e50:	430a      	orrs	r2, r1
 8016e52:	701a      	strb	r2, [r3, #0]
        rdo.ProgRDO.OperatingCurrentIn50mAunits    = ma / 50U;
 8016e54:	69bb      	ldr	r3, [r7, #24]
 8016e56:	2132      	movs	r1, #50	; 0x32
 8016e58:	0018      	movs	r0, r3
 8016e5a:	f7ef f9c9 	bl	80061f0 <__udivsi3>
 8016e5e:	0003      	movs	r3, r0
 8016e60:	1c1a      	adds	r2, r3, #0
 8016e62:	237f      	movs	r3, #127	; 0x7f
 8016e64:	4013      	ands	r3, r2
 8016e66:	b2da      	uxtb	r2, r3
 8016e68:	230c      	movs	r3, #12
 8016e6a:	18fb      	adds	r3, r7, r3
 8016e6c:	217f      	movs	r1, #127	; 0x7f
 8016e6e:	400a      	ands	r2, r1
 8016e70:	0010      	movs	r0, r2
 8016e72:	781a      	ldrb	r2, [r3, #0]
 8016e74:	217f      	movs	r1, #127	; 0x7f
 8016e76:	438a      	bics	r2, r1
 8016e78:	1c11      	adds	r1, r2, #0
 8016e7a:	1c02      	adds	r2, r0, #0
 8016e7c:	430a      	orrs	r2, r1
 8016e7e:	701a      	strb	r2, [r3, #0]
        rdo.ProgRDO.OutputVoltageIn20mV            = mv / 20U;
 8016e80:	69fb      	ldr	r3, [r7, #28]
 8016e82:	2114      	movs	r1, #20
 8016e84:	0018      	movs	r0, r3
 8016e86:	f7ef f9b3 	bl	80061f0 <__udivsi3>
 8016e8a:	0003      	movs	r3, r0
 8016e8c:	055b      	lsls	r3, r3, #21
 8016e8e:	0d5b      	lsrs	r3, r3, #21
 8016e90:	b29b      	uxth	r3, r3
 8016e92:	055b      	lsls	r3, r3, #21
 8016e94:	0d5b      	lsrs	r3, r3, #21
 8016e96:	025b      	lsls	r3, r3, #9
 8016e98:	68fa      	ldr	r2, [r7, #12]
 8016e9a:	4911      	ldr	r1, [pc, #68]	; (8016ee0 <USER_SERV_SNK_BuildRequestedRDO+0x1dc>)
 8016e9c:	400a      	ands	r2, r1
 8016e9e:	4313      	orrs	r3, r2
 8016ea0:	60fb      	str	r3, [r7, #12]
      break;
 8016ea2:	46c0      	nop			; (mov r8, r8)
    }

  /*Assign request values to pdhandle*/
  pdhandle->DPM_RDOPositionPrevious = pdhandle->DPM_RDOPosition;
 8016ea4:	697b      	ldr	r3, [r7, #20]
 8016ea6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8016ea8:	697b      	ldr	r3, [r7, #20]
 8016eaa:	645a      	str	r2, [r3, #68]	; 0x44
  pdhandle->DPM_RDOPosition = IndexSrcPDO; //pdhandle->DPM_RDOPosition  = rdo.GenericRDO.ObjectPosition;
 8016eac:	1d3b      	adds	r3, r7, #4
 8016eae:	881a      	ldrh	r2, [r3, #0]
 8016eb0:	697b      	ldr	r3, [r7, #20]
 8016eb2:	641a      	str	r2, [r3, #64]	; 0x40
  pdhandle->DPM_RequestedVoltage = mv;
 8016eb4:	697b      	ldr	r3, [r7, #20]
 8016eb6:	69fa      	ldr	r2, [r7, #28]
 8016eb8:	649a      	str	r2, [r3, #72]	; 0x48
  pdhandle->DPM_RequestedCurrent = ma;
 8016eba:	697b      	ldr	r3, [r7, #20]
 8016ebc:	69ba      	ldr	r2, [r7, #24]
 8016ebe:	64da      	str	r2, [r3, #76]	; 0x4c

  pdhandle->DPM_RequestDOMsg = rdo.d32;
 8016ec0:	68fa      	ldr	r2, [r7, #12]
 8016ec2:	697b      	ldr	r3, [r7, #20]
 8016ec4:	63da      	str	r2, [r3, #60]	; 0x3c
  Rdo->d32 = pdhandle->DPM_RequestDOMsg;
 8016ec6:	697b      	ldr	r3, [r7, #20]
 8016ec8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8016eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ecc:	601a      	str	r2, [r3, #0]

}
 8016ece:	46c0      	nop			; (mov r8, r8)
 8016ed0:	46bd      	mov	sp, r7
 8016ed2:	b008      	add	sp, #32
 8016ed4:	bdb0      	pop	{r4, r5, r7, pc}
 8016ed6:	46c0      	nop			; (mov r8, r8)
 8016ed8:	20002df4 	.word	0x20002df4
 8016edc:	fff003ff 	.word	0xfff003ff
 8016ee0:	fff001ff 	.word	0xfff001ff

08016ee4 <USER_SERV_FindSRCIndex>:
											USBPD_DPM_SNKPowerRequestDetailsTypeDef *PtrRequestPowerDetails,
											uint16_t Voltage_mV,
											uint16_t Current_mA,
											uint8_t Method)

{
 8016ee4:	b590      	push	{r4, r7, lr}
 8016ee6:	b091      	sub	sp, #68	; 0x44
 8016ee8:	af00      	add	r7, sp, #0
 8016eea:	60f8      	str	r0, [r7, #12]
 8016eec:	60b9      	str	r1, [r7, #8]
 8016eee:	0019      	movs	r1, r3
 8016ef0:	1dbb      	adds	r3, r7, #6
 8016ef2:	801a      	strh	r2, [r3, #0]
 8016ef4:	1d3b      	adds	r3, r7, #4
 8016ef6:	1c0a      	adds	r2, r1, #0
 8016ef8:	801a      	strh	r2, [r3, #0]
	USBPD_PDO_TypeDef srcpdo;
	uint32_t *ptpdoarray;
	uint32_t reqvoltage = Voltage_mV;
 8016efa:	1dbb      	adds	r3, r7, #6
 8016efc:	881b      	ldrh	r3, [r3, #0]
 8016efe:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t reqcurrent = Current_mA;
 8016f00:	1d3b      	adds	r3, r7, #4
 8016f02:	881b      	ldrh	r3, [r3, #0]
 8016f04:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t nbsrcpdo;
	uint32_t allowablepower;
	uint32_t selpower;
	uint32_t allowablecurrent;
	uint32_t selcurrent;
	uint32_t curr_index = DPM_NO_SRC_PDO_FOUND;
 8016f06:	23ff      	movs	r3, #255	; 0xff
 8016f08:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t temp_index;
	USBPD_USER_SettingsTypeDef *puser = (USBPD_USER_SettingsTypeDef *)&DPM_USER_Settings[PortNum];
 8016f0a:	68fb      	ldr	r3, [r7, #12]
 8016f0c:	2274      	movs	r2, #116	; 0x74
 8016f0e:	435a      	muls	r2, r3
 8016f10:	4b4c      	ldr	r3, [pc, #304]	; (8017044 <USER_SERV_FindSRCIndex+0x160>)
 8016f12:	18d3      	adds	r3, r2, r3
 8016f14:	62bb      	str	r3, [r7, #40]	; 0x28

	selcurrent     = 0;
 8016f16:	2300      	movs	r3, #0
 8016f18:	63fb      	str	r3, [r7, #60]	; 0x3c

	//Get number of source PDOs
	nbsrcpdo = DPM_Ports[PortNum].DPM_NumberOfRcvSRCPDO;
 8016f1a:	494b      	ldr	r1, [pc, #300]	; (8017048 <USER_SERV_FindSRCIndex+0x164>)
 8016f1c:	68fa      	ldr	r2, [r7, #12]
 8016f1e:	0013      	movs	r3, r2
 8016f20:	009b      	lsls	r3, r3, #2
 8016f22:	189b      	adds	r3, r3, r2
 8016f24:	011b      	lsls	r3, r3, #4
 8016f26:	18cb      	adds	r3, r1, r3
 8016f28:	331c      	adds	r3, #28
 8016f2a:	681b      	ldr	r3, [r3, #0]
 8016f2c:	627b      	str	r3, [r7, #36]	; 0x24
	//Get array list of SRC PDOs
	ptpdoarray = DPM_Ports[PortNum].DPM_ListOfRcvSRCPDO;
 8016f2e:	68fa      	ldr	r2, [r7, #12]
 8016f30:	0013      	movs	r3, r2
 8016f32:	009b      	lsls	r3, r3, #2
 8016f34:	189b      	adds	r3, r3, r2
 8016f36:	011b      	lsls	r3, r3, #4
 8016f38:	4a43      	ldr	r2, [pc, #268]	; (8017048 <USER_SERV_FindSRCIndex+0x164>)
 8016f3a:	189b      	adds	r3, r3, r2
 8016f3c:	623b      	str	r3, [r7, #32]

	/* Check SRC PDO value according to its type */
	for (temp_index = 0; temp_index < nbsrcpdo; temp_index++)
 8016f3e:	2300      	movs	r3, #0
 8016f40:	637b      	str	r3, [r7, #52]	; 0x34
 8016f42:	e074      	b.n	801702e <USER_SERV_FindSRCIndex+0x14a>
	{
		srcpdo.d32 = ptpdoarray[temp_index];
 8016f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016f46:	009b      	lsls	r3, r3, #2
 8016f48:	6a3a      	ldr	r2, [r7, #32]
 8016f4a:	18d3      	adds	r3, r2, r3
 8016f4c:	681b      	ldr	r3, [r3, #0]
 8016f4e:	613b      	str	r3, [r7, #16]

		switch (srcpdo.GenericPDO.PowerObject)
 8016f50:	2313      	movs	r3, #19
 8016f52:	18fb      	adds	r3, r7, r3
 8016f54:	781b      	ldrb	r3, [r3, #0]
 8016f56:	061b      	lsls	r3, r3, #24
 8016f58:	0f9b      	lsrs	r3, r3, #30
 8016f5a:	b2db      	uxtb	r3, r3
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	d001      	beq.n	8016f64 <USER_SERV_FindSRCIndex+0x80>
 8016f60:	2b03      	cmp	r3, #3
 8016f62:	d161      	bne.n	8017028 <USER_SERV_FindSRCIndex+0x144>
		{
			uint16_t srcmaxvoltage100mv;
			uint16_t srcminvoltage100mv;
			uint16_t srcmaxcurrent50ma;
			//Extract voltage and current limits of given SRC APDO
			srcmaxvoltage100mv = srcpdo.SRCSNKAPDO.MaxVoltageIn100mV;
 8016f64:	2312      	movs	r3, #18
 8016f66:	18fb      	adds	r3, r7, r3
 8016f68:	881b      	ldrh	r3, [r3, #0]
 8016f6a:	05db      	lsls	r3, r3, #23
 8016f6c:	0e1b      	lsrs	r3, r3, #24
 8016f6e:	b2da      	uxtb	r2, r3
 8016f70:	201e      	movs	r0, #30
 8016f72:	183b      	adds	r3, r7, r0
 8016f74:	801a      	strh	r2, [r3, #0]
			srcminvoltage100mv = srcpdo.SRCSNKAPDO.MinVoltageIn100mV;
 8016f76:	2110      	movs	r1, #16
 8016f78:	187b      	adds	r3, r7, r1
 8016f7a:	785a      	ldrb	r2, [r3, #1]
 8016f7c:	241c      	movs	r4, #28
 8016f7e:	193b      	adds	r3, r7, r4
 8016f80:	801a      	strh	r2, [r3, #0]
			srcmaxcurrent50ma = srcpdo.SRCSNKAPDO.MaxCurrentIn50mAunits;
 8016f82:	187b      	adds	r3, r7, r1
 8016f84:	781b      	ldrb	r3, [r3, #0]
 8016f86:	065b      	lsls	r3, r3, #25
 8016f88:	0e5b      	lsrs	r3, r3, #25
 8016f8a:	b2da      	uxtb	r2, r3
 8016f8c:	211a      	movs	r1, #26
 8016f8e:	187b      	adds	r3, r7, r1
 8016f90:	801a      	strh	r2, [r3, #0]

			/*Check if reqvoltage falls within SRC_APDO voltage range*/
			if ( (PWR_DECODE_100MV(srcminvoltage100mv) <= reqvoltage) && (reqvoltage <= PWR_DECODE_100MV(srcmaxvoltage100mv)) )
 8016f92:	193b      	adds	r3, r7, r4
 8016f94:	881b      	ldrh	r3, [r3, #0]
 8016f96:	2264      	movs	r2, #100	; 0x64
 8016f98:	4353      	muls	r3, r2
 8016f9a:	b29b      	uxth	r3, r3
 8016f9c:	001a      	movs	r2, r3
 8016f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016fa0:	4293      	cmp	r3, r2
 8016fa2:	d341      	bcc.n	8017028 <USER_SERV_FindSRCIndex+0x144>
 8016fa4:	183b      	adds	r3, r7, r0
 8016fa6:	881b      	ldrh	r3, [r3, #0]
 8016fa8:	2264      	movs	r2, #100	; 0x64
 8016faa:	4353      	muls	r3, r2
 8016fac:	b29b      	uxth	r3, r3
 8016fae:	001a      	movs	r2, r3
 8016fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016fb2:	4293      	cmp	r3, r2
 8016fb4:	d838      	bhi.n	8017028 <USER_SERV_FindSRCIndex+0x144>
			{
				/*Check that reqcurrent is smaller or equal to srcmaxcurrent*/
				if ( (reqcurrent <= PWR_DECODE_50MA(srcmaxcurrent50ma)) && (reqcurrent != 0) )
 8016fb6:	187b      	adds	r3, r7, r1
 8016fb8:	881b      	ldrh	r3, [r3, #0]
 8016fba:	2232      	movs	r2, #50	; 0x32
 8016fbc:	4353      	muls	r3, r2
 8016fbe:	b29b      	uxth	r3, r3
 8016fc0:	001a      	movs	r2, r3
 8016fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fc4:	4293      	cmp	r3, r2
 8016fc6:	d82f      	bhi.n	8017028 <USER_SERV_FindSRCIndex+0x144>
 8016fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fca:	2b00      	cmp	r3, #0
 8016fcc:	d02c      	beq.n	8017028 <USER_SERV_FindSRCIndex+0x144>
				{
					/*Convert srcmaxcurrent into mV*/
					allowablecurrent = PWR_DECODE_50MA(srcmaxcurrent50ma);
 8016fce:	187b      	adds	r3, r7, r1
 8016fd0:	881b      	ldrh	r3, [r3, #0]
 8016fd2:	2232      	movs	r2, #50	; 0x32
 8016fd4:	4353      	muls	r3, r2
 8016fd6:	b29b      	uxth	r3, r3
 8016fd8:	617b      	str	r3, [r7, #20]

					/*Find the best APDO index based on the method */
					switch(Method)
 8016fda:	2348      	movs	r3, #72	; 0x48
 8016fdc:	2208      	movs	r2, #8
 8016fde:	189b      	adds	r3, r3, r2
 8016fe0:	19db      	adds	r3, r3, r7
 8016fe2:	781b      	ldrb	r3, [r3, #0]
 8016fe4:	2b04      	cmp	r3, #4
 8016fe6:	d002      	beq.n	8016fee <USER_SERV_FindSRCIndex+0x10a>
 8016fe8:	2b05      	cmp	r3, #5
 8016fea:	d009      	beq.n	8017000 <USER_SERV_FindSRCIndex+0x11c>
 8016fec:	e014      	b.n	8017018 <USER_SERV_FindSRCIndex+0x134>
					{
					case PDO_SEL_METHOD_MAX_CUR:
						if (allowablecurrent > selcurrent)
 8016fee:	697a      	ldr	r2, [r7, #20]
 8016ff0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016ff2:	429a      	cmp	r2, r3
 8016ff4:	d915      	bls.n	8017022 <USER_SERV_FindSRCIndex+0x13e>
						{
							/* Consider the current PDO the best one until now */
							curr_index = temp_index;
 8016ff6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016ff8:	63bb      	str	r3, [r7, #56]	; 0x38
							selcurrent = allowablecurrent;
 8016ffa:	697b      	ldr	r3, [r7, #20]
 8016ffc:	63fb      	str	r3, [r7, #60]	; 0x3c
						}
						break;
 8016ffe:	e010      	b.n	8017022 <USER_SERV_FindSRCIndex+0x13e>

					case PDO_SEL_METHOD_MIN_CUR:
						if ((allowablecurrent < selcurrent) || (selcurrent == 0))
 8017000:	697a      	ldr	r2, [r7, #20]
 8017002:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017004:	429a      	cmp	r2, r3
 8017006:	d302      	bcc.n	801700e <USER_SERV_FindSRCIndex+0x12a>
 8017008:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801700a:	2b00      	cmp	r3, #0
 801700c:	d10b      	bne.n	8017026 <USER_SERV_FindSRCIndex+0x142>
						{
							/* Consider the current PDO the best one until now */
							curr_index = temp_index;
 801700e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017010:	63bb      	str	r3, [r7, #56]	; 0x38
							selcurrent = allowablecurrent;
 8017012:	697b      	ldr	r3, [r7, #20]
 8017014:	63fb      	str	r3, [r7, #60]	; 0x3c
						}
						break;
 8017016:	e006      	b.n	8017026 <USER_SERV_FindSRCIndex+0x142>

					default:
						/* Default behavior: last PDO is selected */
						curr_index = temp_index;
 8017018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801701a:	63bb      	str	r3, [r7, #56]	; 0x38
						selcurrent = allowablecurrent;
 801701c:	697b      	ldr	r3, [r7, #20]
 801701e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8017020:	e002      	b.n	8017028 <USER_SERV_FindSRCIndex+0x144>
						break;
 8017022:	46c0      	nop			; (mov r8, r8)
 8017024:	e000      	b.n	8017028 <USER_SERV_FindSRCIndex+0x144>
						break;
 8017026:	46c0      	nop			; (mov r8, r8)
	for (temp_index = 0; temp_index < nbsrcpdo; temp_index++)
 8017028:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801702a:	3301      	adds	r3, #1
 801702c:	637b      	str	r3, [r7, #52]	; 0x34
 801702e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017032:	429a      	cmp	r2, r3
 8017034:	d386      	bcc.n	8016f44 <USER_SERV_FindSRCIndex+0x60>
		}

		}
	}

	return curr_index+1;
 8017036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017038:	3301      	adds	r3, #1
}
 801703a:	0018      	movs	r0, r3
 801703c:	46bd      	mov	sp, r7
 801703e:	b011      	add	sp, #68	; 0x44
 8017040:	bd90      	pop	{r4, r7, pc}
 8017042:	46c0      	nop			; (mov r8, r8)
 8017044:	20000050 	.word	0x20000050
 8017048:	20002df4 	.word	0x20002df4

0801704c <BSP_GUI_LoadDataFromFlash>:
static GUI_StatusTypeDef        LoadSettingsFromFlash(uint32_t Address, uint32_t *pSettings, uint32_t Size);
static GUI_StatusTypeDef        SavePDOInFlash(uint32_t Address, uint32_t *pListOfPDO);
static GUI_StatusTypeDef        SaveSettingsInFlash(uint32_t Address, uint32_t *pSettings, uint32_t Size);

GUI_StatusTypeDef BSP_GUI_LoadDataFromFlash(void)
{
 801704c:	b580      	push	{r7, lr}
 801704e:	b086      	sub	sp, #24
 8017050:	af02      	add	r7, sp, #8
  GUI_StatusTypeDef _status = GUI_ERROR;
 8017052:	230f      	movs	r3, #15
 8017054:	18fb      	adds	r3, r7, r3
 8017056:	2203      	movs	r2, #3
 8017058:	701a      	strb	r2, [r3, #0]
#if defined(GUI_FLASH_MAGIC_NUMBER)
  uint32_t _addr = GUI_FLASH_MAGIC_NUMBER;
 801705a:	4bc0      	ldr	r3, [pc, #768]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 801705c:	681a      	ldr	r2, [r3, #0]
 801705e:	23c0      	movs	r3, #192	; 0xc0
 8017060:	049b      	lsls	r3, r3, #18
 8017062:	4013      	ands	r3, r2
 8017064:	d00e      	beq.n	8017084 <BSP_GUI_LoadDataFromFlash+0x38>
 8017066:	4bbd      	ldr	r3, [pc, #756]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 8017068:	681a      	ldr	r2, [r3, #0]
 801706a:	23c0      	movs	r3, #192	; 0xc0
 801706c:	049b      	lsls	r3, r3, #18
 801706e:	401a      	ands	r2, r3
 8017070:	2380      	movs	r3, #128	; 0x80
 8017072:	045b      	lsls	r3, r3, #17
 8017074:	429a      	cmp	r2, r3
 8017076:	d110      	bne.n	801709a <BSP_GUI_LoadDataFromFlash+0x4e>
 8017078:	4bb9      	ldr	r3, [pc, #740]	; (8017360 <BSP_GUI_LoadDataFromFlash+0x314>)
 801707a:	681a      	ldr	r2, [r3, #0]
 801707c:	2380      	movs	r3, #128	; 0x80
 801707e:	039b      	lsls	r3, r3, #14
 8017080:	4013      	ands	r3, r2
 8017082:	d10a      	bne.n	801709a <BSP_GUI_LoadDataFromFlash+0x4e>
 8017084:	4bb7      	ldr	r3, [pc, #732]	; (8017364 <BSP_GUI_LoadDataFromFlash+0x318>)
 8017086:	681b      	ldr	r3, [r3, #0]
 8017088:	029b      	lsls	r3, r3, #10
 801708a:	4ab7      	ldr	r2, [pc, #732]	; (8017368 <BSP_GUI_LoadDataFromFlash+0x31c>)
 801708c:	4013      	ands	r3, r2
 801708e:	0adb      	lsrs	r3, r3, #11
 8017090:	031b      	lsls	r3, r3, #12
 8017092:	4ab6      	ldr	r2, [pc, #728]	; (801736c <BSP_GUI_LoadDataFromFlash+0x320>)
 8017094:	4694      	mov	ip, r2
 8017096:	4463      	add	r3, ip
 8017098:	e00a      	b.n	80170b0 <BSP_GUI_LoadDataFromFlash+0x64>
 801709a:	4bb2      	ldr	r3, [pc, #712]	; (8017364 <BSP_GUI_LoadDataFromFlash+0x318>)
 801709c:	681b      	ldr	r3, [r3, #0]
 801709e:	029b      	lsls	r3, r3, #10
 80170a0:	085b      	lsrs	r3, r3, #1
 80170a2:	4ab3      	ldr	r2, [pc, #716]	; (8017370 <BSP_GUI_LoadDataFromFlash+0x324>)
 80170a4:	4013      	ands	r3, r2
 80170a6:	0adb      	lsrs	r3, r3, #11
 80170a8:	031b      	lsls	r3, r3, #12
 80170aa:	4ab0      	ldr	r2, [pc, #704]	; (801736c <BSP_GUI_LoadDataFromFlash+0x320>)
 80170ac:	4694      	mov	ip, r2
 80170ae:	4463      	add	r3, ip
 80170b0:	60bb      	str	r3, [r7, #8]
#else
  uint32_t _addr = GUI_FLASH_ADDR_NB_PDO_SNK_P0;
#endif /* GUI_FLASH_MAGIC_NUMBER */

  /* Check that we did not reach the end of page */
  if (GUI_FLASH_ADDR_RESERVED > ADDR_FLASH_PAGE_END)
 80170b2:	4baa      	ldr	r3, [pc, #680]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 80170b4:	681a      	ldr	r2, [r3, #0]
 80170b6:	23c0      	movs	r3, #192	; 0xc0
 80170b8:	049b      	lsls	r3, r3, #18
 80170ba:	4013      	ands	r3, r2
 80170bc:	d00e      	beq.n	80170dc <BSP_GUI_LoadDataFromFlash+0x90>
 80170be:	4ba7      	ldr	r3, [pc, #668]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 80170c0:	681a      	ldr	r2, [r3, #0]
 80170c2:	23c0      	movs	r3, #192	; 0xc0
 80170c4:	049b      	lsls	r3, r3, #18
 80170c6:	401a      	ands	r2, r3
 80170c8:	2380      	movs	r3, #128	; 0x80
 80170ca:	045b      	lsls	r3, r3, #17
 80170cc:	429a      	cmp	r2, r3
 80170ce:	d10f      	bne.n	80170f0 <BSP_GUI_LoadDataFromFlash+0xa4>
 80170d0:	4ba3      	ldr	r3, [pc, #652]	; (8017360 <BSP_GUI_LoadDataFromFlash+0x314>)
 80170d2:	681a      	ldr	r2, [r3, #0]
 80170d4:	2380      	movs	r3, #128	; 0x80
 80170d6:	039b      	lsls	r3, r3, #14
 80170d8:	4013      	ands	r3, r2
 80170da:	d109      	bne.n	80170f0 <BSP_GUI_LoadDataFromFlash+0xa4>
 80170dc:	4ba1      	ldr	r3, [pc, #644]	; (8017364 <BSP_GUI_LoadDataFromFlash+0x318>)
 80170de:	681b      	ldr	r3, [r3, #0]
 80170e0:	029b      	lsls	r3, r3, #10
 80170e2:	4aa1      	ldr	r2, [pc, #644]	; (8017368 <BSP_GUI_LoadDataFromFlash+0x31c>)
 80170e4:	4013      	ands	r3, r2
 80170e6:	0adb      	lsrs	r3, r3, #11
 80170e8:	031b      	lsls	r3, r3, #12
 80170ea:	4aa2      	ldr	r2, [pc, #648]	; (8017374 <BSP_GUI_LoadDataFromFlash+0x328>)
 80170ec:	189a      	adds	r2, r3, r2
 80170ee:	e009      	b.n	8017104 <BSP_GUI_LoadDataFromFlash+0xb8>
 80170f0:	4b9c      	ldr	r3, [pc, #624]	; (8017364 <BSP_GUI_LoadDataFromFlash+0x318>)
 80170f2:	681b      	ldr	r3, [r3, #0]
 80170f4:	029b      	lsls	r3, r3, #10
 80170f6:	085b      	lsrs	r3, r3, #1
 80170f8:	4a9d      	ldr	r2, [pc, #628]	; (8017370 <BSP_GUI_LoadDataFromFlash+0x324>)
 80170fa:	4013      	ands	r3, r2
 80170fc:	0adb      	lsrs	r3, r3, #11
 80170fe:	031b      	lsls	r3, r3, #12
 8017100:	4a9c      	ldr	r2, [pc, #624]	; (8017374 <BSP_GUI_LoadDataFromFlash+0x328>)
 8017102:	189a      	adds	r2, r3, r2
 8017104:	4b95      	ldr	r3, [pc, #596]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 8017106:	6819      	ldr	r1, [r3, #0]
 8017108:	23c0      	movs	r3, #192	; 0xc0
 801710a:	049b      	lsls	r3, r3, #18
 801710c:	400b      	ands	r3, r1
 801710e:	d00e      	beq.n	801712e <BSP_GUI_LoadDataFromFlash+0xe2>
 8017110:	4b92      	ldr	r3, [pc, #584]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 8017112:	6819      	ldr	r1, [r3, #0]
 8017114:	23c0      	movs	r3, #192	; 0xc0
 8017116:	049b      	lsls	r3, r3, #18
 8017118:	4019      	ands	r1, r3
 801711a:	2380      	movs	r3, #128	; 0x80
 801711c:	045b      	lsls	r3, r3, #17
 801711e:	4299      	cmp	r1, r3
 8017120:	d112      	bne.n	8017148 <BSP_GUI_LoadDataFromFlash+0xfc>
 8017122:	4b8f      	ldr	r3, [pc, #572]	; (8017360 <BSP_GUI_LoadDataFromFlash+0x314>)
 8017124:	6819      	ldr	r1, [r3, #0]
 8017126:	2380      	movs	r3, #128	; 0x80
 8017128:	039b      	lsls	r3, r3, #14
 801712a:	400b      	ands	r3, r1
 801712c:	d10c      	bne.n	8017148 <BSP_GUI_LoadDataFromFlash+0xfc>
 801712e:	4b8d      	ldr	r3, [pc, #564]	; (8017364 <BSP_GUI_LoadDataFromFlash+0x318>)
 8017130:	681b      	ldr	r3, [r3, #0]
 8017132:	029b      	lsls	r3, r3, #10
 8017134:	498c      	ldr	r1, [pc, #560]	; (8017368 <BSP_GUI_LoadDataFromFlash+0x31c>)
 8017136:	400b      	ands	r3, r1
 8017138:	0adb      	lsrs	r3, r3, #11
 801713a:	2180      	movs	r1, #128	; 0x80
 801713c:	0209      	lsls	r1, r1, #8
 801713e:	468c      	mov	ip, r1
 8017140:	4463      	add	r3, ip
 8017142:	031b      	lsls	r3, r3, #12
 8017144:	3b01      	subs	r3, #1
 8017146:	e00c      	b.n	8017162 <BSP_GUI_LoadDataFromFlash+0x116>
 8017148:	4b86      	ldr	r3, [pc, #536]	; (8017364 <BSP_GUI_LoadDataFromFlash+0x318>)
 801714a:	681b      	ldr	r3, [r3, #0]
 801714c:	029b      	lsls	r3, r3, #10
 801714e:	085b      	lsrs	r3, r3, #1
 8017150:	4987      	ldr	r1, [pc, #540]	; (8017370 <BSP_GUI_LoadDataFromFlash+0x324>)
 8017152:	400b      	ands	r3, r1
 8017154:	0adb      	lsrs	r3, r3, #11
 8017156:	2180      	movs	r1, #128	; 0x80
 8017158:	0209      	lsls	r1, r1, #8
 801715a:	468c      	mov	ip, r1
 801715c:	4463      	add	r3, ip
 801715e:	031b      	lsls	r3, r3, #12
 8017160:	3b01      	subs	r3, #1
 8017162:	429a      	cmp	r2, r3
 8017164:	d900      	bls.n	8017168 <BSP_GUI_LoadDataFromFlash+0x11c>
 8017166:	e17a      	b.n	801745e <BSP_GUI_LoadDataFromFlash+0x412>
  }

#if defined(GUI_FLASH_MAGIC_NUMBER)
  /* check that GUI area has not been corrupted */
#if defined(FLASH_TYPEPROGRAM_DOUBLEWORD)
  if ((0xFFFFFFFFu != *((uint32_t *)_addr)) && (MagicNumber != *((uint64_t *)_addr)))
 8017168:	68bb      	ldr	r3, [r7, #8]
 801716a:	681b      	ldr	r3, [r3, #0]
 801716c:	3301      	adds	r3, #1
 801716e:	d011      	beq.n	8017194 <BSP_GUI_LoadDataFromFlash+0x148>
 8017170:	68bb      	ldr	r3, [r7, #8]
 8017172:	681a      	ldr	r2, [r3, #0]
 8017174:	685b      	ldr	r3, [r3, #4]
 8017176:	4880      	ldr	r0, [pc, #512]	; (8017378 <BSP_GUI_LoadDataFromFlash+0x32c>)
 8017178:	4980      	ldr	r1, [pc, #512]	; (801737c <BSP_GUI_LoadDataFromFlash+0x330>)
 801717a:	4282      	cmp	r2, r0
 801717c:	d101      	bne.n	8017182 <BSP_GUI_LoadDataFromFlash+0x136>
 801717e:	428b      	cmp	r3, r1
 8017180:	d008      	beq.n	8017194 <BSP_GUI_LoadDataFromFlash+0x148>
#warning "Flash program option undefined"
#endif  /* FLASH_TYPEPROGRAM_DOUBLEWORD */
  {
#if defined(_TRACE)
    /* Memory has been corrupted */
    USBPD_TRACE_Add(USBPD_TRACE_DEBUG, 0U, 0U, (uint8_t *)"GUI Memory is corrupted", sizeof("GUI Memory is corrupted"));
 8017182:	4b7f      	ldr	r3, [pc, #508]	; (8017380 <BSP_GUI_LoadDataFromFlash+0x334>)
 8017184:	2218      	movs	r2, #24
 8017186:	9200      	str	r2, [sp, #0]
 8017188:	2200      	movs	r2, #0
 801718a:	2100      	movs	r1, #0
 801718c:	2006      	movs	r0, #6
 801718e:	f7f7 fb27 	bl	800e7e0 <USBPD_TRACE_Add>
#endif /* _TRACE */
    goto _exit;
 8017192:	e167      	b.n	8017464 <BSP_GUI_LoadDataFromFlash+0x418>
  }
  if (0xFFFFFFFFu == *((uint32_t *)_addr))
 8017194:	68bb      	ldr	r3, [r7, #8]
 8017196:	681b      	ldr	r3, [r3, #0]
 8017198:	3301      	adds	r3, #1
 801719a:	d100      	bne.n	801719e <BSP_GUI_LoadDataFromFlash+0x152>
 801719c:	e161      	b.n	8017462 <BSP_GUI_LoadDataFromFlash+0x416>
  {
    /* Memory is empty no need to retrieve data from GUI area */
    goto _exit;
  }
  _addr = GUI_FLASH_ADDR_NB_PDO_SNK_P0;
 801719e:	4b6f      	ldr	r3, [pc, #444]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 80171a0:	681a      	ldr	r2, [r3, #0]
 80171a2:	23c0      	movs	r3, #192	; 0xc0
 80171a4:	049b      	lsls	r3, r3, #18
 80171a6:	4013      	ands	r3, r2
 80171a8:	d00e      	beq.n	80171c8 <BSP_GUI_LoadDataFromFlash+0x17c>
 80171aa:	4b6c      	ldr	r3, [pc, #432]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 80171ac:	681a      	ldr	r2, [r3, #0]
 80171ae:	23c0      	movs	r3, #192	; 0xc0
 80171b0:	049b      	lsls	r3, r3, #18
 80171b2:	401a      	ands	r2, r3
 80171b4:	2380      	movs	r3, #128	; 0x80
 80171b6:	045b      	lsls	r3, r3, #17
 80171b8:	429a      	cmp	r2, r3
 80171ba:	d110      	bne.n	80171de <BSP_GUI_LoadDataFromFlash+0x192>
 80171bc:	4b68      	ldr	r3, [pc, #416]	; (8017360 <BSP_GUI_LoadDataFromFlash+0x314>)
 80171be:	681a      	ldr	r2, [r3, #0]
 80171c0:	2380      	movs	r3, #128	; 0x80
 80171c2:	039b      	lsls	r3, r3, #14
 80171c4:	4013      	ands	r3, r2
 80171c6:	d10a      	bne.n	80171de <BSP_GUI_LoadDataFromFlash+0x192>
 80171c8:	4b66      	ldr	r3, [pc, #408]	; (8017364 <BSP_GUI_LoadDataFromFlash+0x318>)
 80171ca:	681b      	ldr	r3, [r3, #0]
 80171cc:	029b      	lsls	r3, r3, #10
 80171ce:	4a66      	ldr	r2, [pc, #408]	; (8017368 <BSP_GUI_LoadDataFromFlash+0x31c>)
 80171d0:	4013      	ands	r3, r2
 80171d2:	0adb      	lsrs	r3, r3, #11
 80171d4:	031b      	lsls	r3, r3, #12
 80171d6:	4a6b      	ldr	r2, [pc, #428]	; (8017384 <BSP_GUI_LoadDataFromFlash+0x338>)
 80171d8:	4694      	mov	ip, r2
 80171da:	4463      	add	r3, ip
 80171dc:	e00a      	b.n	80171f4 <BSP_GUI_LoadDataFromFlash+0x1a8>
 80171de:	4b61      	ldr	r3, [pc, #388]	; (8017364 <BSP_GUI_LoadDataFromFlash+0x318>)
 80171e0:	681b      	ldr	r3, [r3, #0]
 80171e2:	029b      	lsls	r3, r3, #10
 80171e4:	085b      	lsrs	r3, r3, #1
 80171e6:	4a62      	ldr	r2, [pc, #392]	; (8017370 <BSP_GUI_LoadDataFromFlash+0x324>)
 80171e8:	4013      	ands	r3, r2
 80171ea:	0adb      	lsrs	r3, r3, #11
 80171ec:	031b      	lsls	r3, r3, #12
 80171ee:	4a65      	ldr	r2, [pc, #404]	; (8017384 <BSP_GUI_LoadDataFromFlash+0x338>)
 80171f0:	4694      	mov	ip, r2
 80171f2:	4463      	add	r3, ip
 80171f4:	60bb      	str	r3, [r7, #8]
#endif /* GUI_FLASH_MAGIC_NUMBER */

  GUI_CHECK_IF_MEMORY_IS_CORRUPTED(_addr)
  {
    uint32_t *_ptr = (uint32_t *)USBPD_NbPDO;
 80171f6:	4b64      	ldr	r3, [pc, #400]	; (8017388 <BSP_GUI_LoadDataFromFlash+0x33c>)
 80171f8:	607b      	str	r3, [r7, #4]
    USBPD_WRITE32(_ptr, *((uint32_t *)_addr));
 80171fa:	230e      	movs	r3, #14
 80171fc:	18fb      	adds	r3, r7, r3
 80171fe:	2200      	movs	r2, #0
 8017200:	701a      	strb	r2, [r3, #0]
 8017202:	e012      	b.n	801722a <BSP_GUI_LoadDataFromFlash+0x1de>
 8017204:	68bb      	ldr	r3, [r7, #8]
 8017206:	681a      	ldr	r2, [r3, #0]
 8017208:	200e      	movs	r0, #14
 801720a:	183b      	adds	r3, r7, r0
 801720c:	781b      	ldrb	r3, [r3, #0]
 801720e:	00db      	lsls	r3, r3, #3
 8017210:	40da      	lsrs	r2, r3
 8017212:	0011      	movs	r1, r2
 8017214:	183b      	adds	r3, r7, r0
 8017216:	781b      	ldrb	r3, [r3, #0]
 8017218:	687a      	ldr	r2, [r7, #4]
 801721a:	18d3      	adds	r3, r2, r3
 801721c:	b2ca      	uxtb	r2, r1
 801721e:	701a      	strb	r2, [r3, #0]
 8017220:	183b      	adds	r3, r7, r0
 8017222:	781a      	ldrb	r2, [r3, #0]
 8017224:	183b      	adds	r3, r7, r0
 8017226:	3201      	adds	r2, #1
 8017228:	701a      	strb	r2, [r3, #0]
 801722a:	230e      	movs	r3, #14
 801722c:	18fb      	adds	r3, r7, r3
 801722e:	781b      	ldrb	r3, [r3, #0]
 8017230:	2b03      	cmp	r3, #3
 8017232:	d9e7      	bls.n	8017204 <BSP_GUI_LoadDataFromFlash+0x1b8>
    _status = GUI_OK;
 8017234:	230f      	movs	r3, #15
 8017236:	18fb      	adds	r3, r7, r3
 8017238:	2200      	movs	r2, #0
 801723a:	701a      	strb	r2, [r3, #0]
  _status |= LoadPDOFromFlash(GUI_FLASH_ADDR_PDO_SRC_P0, PORT0_PDO_ListSRC);
#endif /* _SRC || _DRP */

#if defined(_SNK) || defined(_DRP)
  /* Load PORT0_PDO_ListSNK */
  _status |= LoadPDOFromFlash(GUI_FLASH_ADDR_PDO_SNK_P0, PORT0_PDO_ListSNK);
 801723c:	4b47      	ldr	r3, [pc, #284]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 801723e:	681a      	ldr	r2, [r3, #0]
 8017240:	23c0      	movs	r3, #192	; 0xc0
 8017242:	049b      	lsls	r3, r3, #18
 8017244:	4013      	ands	r3, r2
 8017246:	d00e      	beq.n	8017266 <BSP_GUI_LoadDataFromFlash+0x21a>
 8017248:	4b44      	ldr	r3, [pc, #272]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 801724a:	681a      	ldr	r2, [r3, #0]
 801724c:	23c0      	movs	r3, #192	; 0xc0
 801724e:	049b      	lsls	r3, r3, #18
 8017250:	401a      	ands	r2, r3
 8017252:	2380      	movs	r3, #128	; 0x80
 8017254:	045b      	lsls	r3, r3, #17
 8017256:	429a      	cmp	r2, r3
 8017258:	d110      	bne.n	801727c <BSP_GUI_LoadDataFromFlash+0x230>
 801725a:	4b41      	ldr	r3, [pc, #260]	; (8017360 <BSP_GUI_LoadDataFromFlash+0x314>)
 801725c:	681a      	ldr	r2, [r3, #0]
 801725e:	2380      	movs	r3, #128	; 0x80
 8017260:	039b      	lsls	r3, r3, #14
 8017262:	4013      	ands	r3, r2
 8017264:	d10a      	bne.n	801727c <BSP_GUI_LoadDataFromFlash+0x230>
 8017266:	4b3f      	ldr	r3, [pc, #252]	; (8017364 <BSP_GUI_LoadDataFromFlash+0x318>)
 8017268:	681b      	ldr	r3, [r3, #0]
 801726a:	029b      	lsls	r3, r3, #10
 801726c:	4a3e      	ldr	r2, [pc, #248]	; (8017368 <BSP_GUI_LoadDataFromFlash+0x31c>)
 801726e:	4013      	ands	r3, r2
 8017270:	0adb      	lsrs	r3, r3, #11
 8017272:	031b      	lsls	r3, r3, #12
 8017274:	4a45      	ldr	r2, [pc, #276]	; (801738c <BSP_GUI_LoadDataFromFlash+0x340>)
 8017276:	4694      	mov	ip, r2
 8017278:	4463      	add	r3, ip
 801727a:	e00a      	b.n	8017292 <BSP_GUI_LoadDataFromFlash+0x246>
 801727c:	4b39      	ldr	r3, [pc, #228]	; (8017364 <BSP_GUI_LoadDataFromFlash+0x318>)
 801727e:	681b      	ldr	r3, [r3, #0]
 8017280:	029b      	lsls	r3, r3, #10
 8017282:	085b      	lsrs	r3, r3, #1
 8017284:	4a3a      	ldr	r2, [pc, #232]	; (8017370 <BSP_GUI_LoadDataFromFlash+0x324>)
 8017286:	4013      	ands	r3, r2
 8017288:	0adb      	lsrs	r3, r3, #11
 801728a:	031b      	lsls	r3, r3, #12
 801728c:	4a3f      	ldr	r2, [pc, #252]	; (801738c <BSP_GUI_LoadDataFromFlash+0x340>)
 801728e:	4694      	mov	ip, r2
 8017290:	4463      	add	r3, ip
 8017292:	4a3f      	ldr	r2, [pc, #252]	; (8017390 <BSP_GUI_LoadDataFromFlash+0x344>)
 8017294:	0011      	movs	r1, r2
 8017296:	0018      	movs	r0, r3
 8017298:	f000 fc52 	bl	8017b40 <LoadPDOFromFlash>
 801729c:	0003      	movs	r3, r0
 801729e:	0019      	movs	r1, r3
 80172a0:	220f      	movs	r2, #15
 80172a2:	18bb      	adds	r3, r7, r2
 80172a4:	18ba      	adds	r2, r7, r2
 80172a6:	7812      	ldrb	r2, [r2, #0]
 80172a8:	430a      	orrs	r2, r1
 80172aa:	701a      	strb	r2, [r3, #0]
  _status |= LoadPDOFromFlash(GUI_FLASH_ADDR_PDO_SNK_P1, PORT1_PDO_ListSNK);
#endif /* _SNK || _DRP */
#endif /* USBPD_PORT_COUNT==2 */

  /* Load DPM_Settings of port 0 */
  _status |= LoadSettingsFromFlash(GUI_FLASH_ADDR_DPM_SETTINGS, (uint32_t *)DPM_Settings,
 80172ac:	4b2b      	ldr	r3, [pc, #172]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 80172ae:	681a      	ldr	r2, [r3, #0]
 80172b0:	23c0      	movs	r3, #192	; 0xc0
 80172b2:	049b      	lsls	r3, r3, #18
 80172b4:	4013      	ands	r3, r2
 80172b6:	d00e      	beq.n	80172d6 <BSP_GUI_LoadDataFromFlash+0x28a>
 80172b8:	4b28      	ldr	r3, [pc, #160]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 80172ba:	681a      	ldr	r2, [r3, #0]
 80172bc:	23c0      	movs	r3, #192	; 0xc0
 80172be:	049b      	lsls	r3, r3, #18
 80172c0:	401a      	ands	r2, r3
 80172c2:	2380      	movs	r3, #128	; 0x80
 80172c4:	045b      	lsls	r3, r3, #17
 80172c6:	429a      	cmp	r2, r3
 80172c8:	d110      	bne.n	80172ec <BSP_GUI_LoadDataFromFlash+0x2a0>
 80172ca:	4b25      	ldr	r3, [pc, #148]	; (8017360 <BSP_GUI_LoadDataFromFlash+0x314>)
 80172cc:	681a      	ldr	r2, [r3, #0]
 80172ce:	2380      	movs	r3, #128	; 0x80
 80172d0:	039b      	lsls	r3, r3, #14
 80172d2:	4013      	ands	r3, r2
 80172d4:	d10a      	bne.n	80172ec <BSP_GUI_LoadDataFromFlash+0x2a0>
 80172d6:	4b23      	ldr	r3, [pc, #140]	; (8017364 <BSP_GUI_LoadDataFromFlash+0x318>)
 80172d8:	681b      	ldr	r3, [r3, #0]
 80172da:	029b      	lsls	r3, r3, #10
 80172dc:	4a22      	ldr	r2, [pc, #136]	; (8017368 <BSP_GUI_LoadDataFromFlash+0x31c>)
 80172de:	4013      	ands	r3, r2
 80172e0:	0adb      	lsrs	r3, r3, #11
 80172e2:	031b      	lsls	r3, r3, #12
 80172e4:	4a2b      	ldr	r2, [pc, #172]	; (8017394 <BSP_GUI_LoadDataFromFlash+0x348>)
 80172e6:	4694      	mov	ip, r2
 80172e8:	4463      	add	r3, ip
 80172ea:	e00a      	b.n	8017302 <BSP_GUI_LoadDataFromFlash+0x2b6>
 80172ec:	4b1d      	ldr	r3, [pc, #116]	; (8017364 <BSP_GUI_LoadDataFromFlash+0x318>)
 80172ee:	681b      	ldr	r3, [r3, #0]
 80172f0:	029b      	lsls	r3, r3, #10
 80172f2:	085b      	lsrs	r3, r3, #1
 80172f4:	4a1e      	ldr	r2, [pc, #120]	; (8017370 <BSP_GUI_LoadDataFromFlash+0x324>)
 80172f6:	4013      	ands	r3, r2
 80172f8:	0adb      	lsrs	r3, r3, #11
 80172fa:	031b      	lsls	r3, r3, #12
 80172fc:	4a25      	ldr	r2, [pc, #148]	; (8017394 <BSP_GUI_LoadDataFromFlash+0x348>)
 80172fe:	4694      	mov	ip, r2
 8017300:	4463      	add	r3, ip
 8017302:	4925      	ldr	r1, [pc, #148]	; (8017398 <BSP_GUI_LoadDataFromFlash+0x34c>)
 8017304:	220c      	movs	r2, #12
 8017306:	0018      	movs	r0, r3
 8017308:	f000 fc42 	bl	8017b90 <LoadSettingsFromFlash>
 801730c:	0003      	movs	r3, r0
 801730e:	0019      	movs	r1, r3
 8017310:	220f      	movs	r2, #15
 8017312:	18bb      	adds	r3, r7, r2
 8017314:	18ba      	adds	r2, r7, r2
 8017316:	7812      	ldrb	r2, [r2, #0]
 8017318:	430a      	orrs	r2, r1
 801731a:	701a      	strb	r2, [r3, #0]
                                   sizeof(USBPD_SettingsTypeDef) * (uint32_t)USBPD_PORT_COUNT);

#if defined(GUI_FLASH_ADDR_DPM_ID_SETTINGS)
  /* Load DPM_ID_Settings */
  _status |= LoadSettingsFromFlash(GUI_FLASH_ADDR_DPM_ID_SETTINGS, (uint32_t *)DPM_ID_Settings,
 801731c:	4b0f      	ldr	r3, [pc, #60]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 801731e:	681a      	ldr	r2, [r3, #0]
 8017320:	23c0      	movs	r3, #192	; 0xc0
 8017322:	049b      	lsls	r3, r3, #18
 8017324:	4013      	ands	r3, r2
 8017326:	d00e      	beq.n	8017346 <BSP_GUI_LoadDataFromFlash+0x2fa>
 8017328:	4b0c      	ldr	r3, [pc, #48]	; (801735c <BSP_GUI_LoadDataFromFlash+0x310>)
 801732a:	681a      	ldr	r2, [r3, #0]
 801732c:	23c0      	movs	r3, #192	; 0xc0
 801732e:	049b      	lsls	r3, r3, #18
 8017330:	401a      	ands	r2, r3
 8017332:	2380      	movs	r3, #128	; 0x80
 8017334:	045b      	lsls	r3, r3, #17
 8017336:	429a      	cmp	r2, r3
 8017338:	d132      	bne.n	80173a0 <BSP_GUI_LoadDataFromFlash+0x354>
 801733a:	4b09      	ldr	r3, [pc, #36]	; (8017360 <BSP_GUI_LoadDataFromFlash+0x314>)
 801733c:	681a      	ldr	r2, [r3, #0]
 801733e:	2380      	movs	r3, #128	; 0x80
 8017340:	039b      	lsls	r3, r3, #14
 8017342:	4013      	ands	r3, r2
 8017344:	d12c      	bne.n	80173a0 <BSP_GUI_LoadDataFromFlash+0x354>
 8017346:	4b07      	ldr	r3, [pc, #28]	; (8017364 <BSP_GUI_LoadDataFromFlash+0x318>)
 8017348:	681b      	ldr	r3, [r3, #0]
 801734a:	029b      	lsls	r3, r3, #10
 801734c:	4a06      	ldr	r2, [pc, #24]	; (8017368 <BSP_GUI_LoadDataFromFlash+0x31c>)
 801734e:	4013      	ands	r3, r2
 8017350:	0adb      	lsrs	r3, r3, #11
 8017352:	031b      	lsls	r3, r3, #12
 8017354:	4a11      	ldr	r2, [pc, #68]	; (801739c <BSP_GUI_LoadDataFromFlash+0x350>)
 8017356:	4694      	mov	ip, r2
 8017358:	4463      	add	r3, ip
 801735a:	e02c      	b.n	80173b6 <BSP_GUI_LoadDataFromFlash+0x36a>
 801735c:	1fff7500 	.word	0x1fff7500
 8017360:	40022020 	.word	0x40022020
 8017364:	1fff75e0 	.word	0x1fff75e0
 8017368:	000ffc00 	.word	0x000ffc00
 801736c:	07fff800 	.word	0x07fff800
 8017370:	0007fe00 	.word	0x0007fe00
 8017374:	07fff924 	.word	0x07fff924
 8017378:	deadf00d 	.word	0xdeadf00d
 801737c:	deadbabe 	.word	0xdeadbabe
 8017380:	0801db78 	.word	0x0801db78
 8017384:	07fff808 	.word	0x07fff808
 8017388:	200000c4 	.word	0x200000c4
 801738c:	07fff830 	.word	0x07fff830
 8017390:	200000c8 	.word	0x200000c8
 8017394:	07fff890 	.word	0x07fff890
 8017398:	2000003c 	.word	0x2000003c
 801739c:	07fff91c 	.word	0x07fff91c
 80173a0:	4b34      	ldr	r3, [pc, #208]	; (8017474 <BSP_GUI_LoadDataFromFlash+0x428>)
 80173a2:	681b      	ldr	r3, [r3, #0]
 80173a4:	029b      	lsls	r3, r3, #10
 80173a6:	085b      	lsrs	r3, r3, #1
 80173a8:	4a33      	ldr	r2, [pc, #204]	; (8017478 <BSP_GUI_LoadDataFromFlash+0x42c>)
 80173aa:	4013      	ands	r3, r2
 80173ac:	0adb      	lsrs	r3, r3, #11
 80173ae:	031b      	lsls	r3, r3, #12
 80173b0:	4a32      	ldr	r2, [pc, #200]	; (801747c <BSP_GUI_LoadDataFromFlash+0x430>)
 80173b2:	4694      	mov	ip, r2
 80173b4:	4463      	add	r3, ip
 80173b6:	4932      	ldr	r1, [pc, #200]	; (8017480 <BSP_GUI_LoadDataFromFlash+0x434>)
 80173b8:	2208      	movs	r2, #8
 80173ba:	0018      	movs	r0, r3
 80173bc:	f000 fbe8 	bl	8017b90 <LoadSettingsFromFlash>
 80173c0:	0003      	movs	r3, r0
 80173c2:	0019      	movs	r1, r3
 80173c4:	220f      	movs	r2, #15
 80173c6:	18bb      	adds	r3, r7, r2
 80173c8:	18ba      	adds	r2, r7, r2
 80173ca:	7812      	ldrb	r2, [r2, #0]
 80173cc:	430a      	orrs	r2, r1
 80173ce:	701a      	strb	r2, [r3, #0]
                                   sizeof(USBPD_IdSettingsTypeDef) * (uint32_t)USBPD_PORT_COUNT);
#endif /* GUI_FLASH_ADDR_DPM_ID_SETTINGS */

  /* Load DPM_Settings of port 0 */
  _status |= LoadSettingsFromFlash(GUI_FLASH_ADDR_DPM_USER_SETTINGS, (uint32_t *)DPM_USER_Settings,
 80173d0:	4b2c      	ldr	r3, [pc, #176]	; (8017484 <BSP_GUI_LoadDataFromFlash+0x438>)
 80173d2:	681a      	ldr	r2, [r3, #0]
 80173d4:	23c0      	movs	r3, #192	; 0xc0
 80173d6:	049b      	lsls	r3, r3, #18
 80173d8:	4013      	ands	r3, r2
 80173da:	d00e      	beq.n	80173fa <BSP_GUI_LoadDataFromFlash+0x3ae>
 80173dc:	4b29      	ldr	r3, [pc, #164]	; (8017484 <BSP_GUI_LoadDataFromFlash+0x438>)
 80173de:	681a      	ldr	r2, [r3, #0]
 80173e0:	23c0      	movs	r3, #192	; 0xc0
 80173e2:	049b      	lsls	r3, r3, #18
 80173e4:	401a      	ands	r2, r3
 80173e6:	2380      	movs	r3, #128	; 0x80
 80173e8:	045b      	lsls	r3, r3, #17
 80173ea:	429a      	cmp	r2, r3
 80173ec:	d110      	bne.n	8017410 <BSP_GUI_LoadDataFromFlash+0x3c4>
 80173ee:	4b26      	ldr	r3, [pc, #152]	; (8017488 <BSP_GUI_LoadDataFromFlash+0x43c>)
 80173f0:	681a      	ldr	r2, [r3, #0]
 80173f2:	2380      	movs	r3, #128	; 0x80
 80173f4:	039b      	lsls	r3, r3, #14
 80173f6:	4013      	ands	r3, r2
 80173f8:	d10a      	bne.n	8017410 <BSP_GUI_LoadDataFromFlash+0x3c4>
 80173fa:	4b1e      	ldr	r3, [pc, #120]	; (8017474 <BSP_GUI_LoadDataFromFlash+0x428>)
 80173fc:	681b      	ldr	r3, [r3, #0]
 80173fe:	029b      	lsls	r3, r3, #10
 8017400:	4a22      	ldr	r2, [pc, #136]	; (801748c <BSP_GUI_LoadDataFromFlash+0x440>)
 8017402:	4013      	ands	r3, r2
 8017404:	0adb      	lsrs	r3, r3, #11
 8017406:	031b      	lsls	r3, r3, #12
 8017408:	4a21      	ldr	r2, [pc, #132]	; (8017490 <BSP_GUI_LoadDataFromFlash+0x444>)
 801740a:	4694      	mov	ip, r2
 801740c:	4463      	add	r3, ip
 801740e:	e00a      	b.n	8017426 <BSP_GUI_LoadDataFromFlash+0x3da>
 8017410:	4b18      	ldr	r3, [pc, #96]	; (8017474 <BSP_GUI_LoadDataFromFlash+0x428>)
 8017412:	681b      	ldr	r3, [r3, #0]
 8017414:	029b      	lsls	r3, r3, #10
 8017416:	085b      	lsrs	r3, r3, #1
 8017418:	4a17      	ldr	r2, [pc, #92]	; (8017478 <BSP_GUI_LoadDataFromFlash+0x42c>)
 801741a:	4013      	ands	r3, r2
 801741c:	0adb      	lsrs	r3, r3, #11
 801741e:	031b      	lsls	r3, r3, #12
 8017420:	4a1b      	ldr	r2, [pc, #108]	; (8017490 <BSP_GUI_LoadDataFromFlash+0x444>)
 8017422:	4694      	mov	ip, r2
 8017424:	4463      	add	r3, ip
 8017426:	491b      	ldr	r1, [pc, #108]	; (8017494 <BSP_GUI_LoadDataFromFlash+0x448>)
 8017428:	2274      	movs	r2, #116	; 0x74
 801742a:	0018      	movs	r0, r3
 801742c:	f000 fbb0 	bl	8017b90 <LoadSettingsFromFlash>
 8017430:	0003      	movs	r3, r0
 8017432:	0019      	movs	r1, r3
 8017434:	220f      	movs	r2, #15
 8017436:	18bb      	adds	r3, r7, r2
 8017438:	18ba      	adds	r2, r7, r2
 801743a:	7812      	ldrb	r2, [r2, #0]
 801743c:	430a      	orrs	r2, r1
 801743e:	701a      	strb	r2, [r3, #0]
  DPM_USER_Settings[USBPD_PORT_1].DPM_SRCExtendedCapa.VID = DPM_ID_Settings[USBPD_PORT_1].VID;
  DPM_USER_Settings[USBPD_PORT_1].DPM_SRCExtendedCapa.PID = DPM_ID_Settings[USBPD_PORT_1].PID;
#endif /* USBPD_PORT_COUNT==2 */
#endif /* _SRC_CAPA_EXT && (_SRC || _DRP) */
#if defined(_SNK)||defined(_DRP)
  DPM_USER_Settings[USBPD_PORT_0].DPM_SNKExtendedCapa.XID = DPM_ID_Settings[USBPD_PORT_0].XID;
 8017440:	4b0f      	ldr	r3, [pc, #60]	; (8017480 <BSP_GUI_LoadDataFromFlash+0x434>)
 8017442:	681a      	ldr	r2, [r3, #0]
 8017444:	4b13      	ldr	r3, [pc, #76]	; (8017494 <BSP_GUI_LoadDataFromFlash+0x448>)
 8017446:	655a      	str	r2, [r3, #84]	; 0x54
  DPM_USER_Settings[USBPD_PORT_0].DPM_SNKExtendedCapa.VID = DPM_ID_Settings[USBPD_PORT_0].VID;
 8017448:	4b0d      	ldr	r3, [pc, #52]	; (8017480 <BSP_GUI_LoadDataFromFlash+0x434>)
 801744a:	8899      	ldrh	r1, [r3, #4]
 801744c:	4b11      	ldr	r3, [pc, #68]	; (8017494 <BSP_GUI_LoadDataFromFlash+0x448>)
 801744e:	2250      	movs	r2, #80	; 0x50
 8017450:	5299      	strh	r1, [r3, r2]
  DPM_USER_Settings[USBPD_PORT_0].DPM_SNKExtendedCapa.PID = DPM_ID_Settings[USBPD_PORT_0].PID;
 8017452:	4b0b      	ldr	r3, [pc, #44]	; (8017480 <BSP_GUI_LoadDataFromFlash+0x434>)
 8017454:	88d9      	ldrh	r1, [r3, #6]
 8017456:	4b0f      	ldr	r3, [pc, #60]	; (8017494 <BSP_GUI_LoadDataFromFlash+0x448>)
 8017458:	2252      	movs	r2, #82	; 0x52
 801745a:	5299      	strh	r1, [r3, r2]
 801745c:	e002      	b.n	8017464 <BSP_GUI_LoadDataFromFlash+0x418>
    goto _exit;
 801745e:	46c0      	nop			; (mov r8, r8)
 8017460:	e000      	b.n	8017464 <BSP_GUI_LoadDataFromFlash+0x418>
    goto _exit;
 8017462:	46c0      	nop			; (mov r8, r8)
#endif /* USBPD_PORT_COUNT==2 */
#endif /* _VDM */
#endif /* GUI_FLASH_ADDR_DPM_ID_SETTINGS */

_exit:
  return _status;
 8017464:	230f      	movs	r3, #15
 8017466:	18fb      	adds	r3, r7, r3
 8017468:	781b      	ldrb	r3, [r3, #0]
}
 801746a:	0018      	movs	r0, r3
 801746c:	46bd      	mov	sp, r7
 801746e:	b004      	add	sp, #16
 8017470:	bd80      	pop	{r7, pc}
 8017472:	46c0      	nop			; (mov r8, r8)
 8017474:	1fff75e0 	.word	0x1fff75e0
 8017478:	0007fe00 	.word	0x0007fe00
 801747c:	07fff91c 	.word	0x07fff91c
 8017480:	20000048 	.word	0x20000048
 8017484:	1fff7500 	.word	0x1fff7500
 8017488:	40022020 	.word	0x40022020
 801748c:	000ffc00 	.word	0x000ffc00
 8017490:	07fff89c 	.word	0x07fff89c
 8017494:	20000050 	.word	0x20000050

08017498 <BSP_GUI_SaveDataInFlash>:

  return status;
}

GUI_StatusTypeDef BSP_GUI_SaveDataInFlash(void)
{
 8017498:	b5f0      	push	{r4, r5, r6, r7, lr}
 801749a:	b099      	sub	sp, #100	; 0x64
 801749c:	af00      	add	r7, sp, #0
  GUI_StatusTypeDef status = GUI_OK;
 801749e:	2327      	movs	r3, #39	; 0x27
 80174a0:	2638      	movs	r6, #56	; 0x38
 80174a2:	199b      	adds	r3, r3, r6
 80174a4:	19da      	adds	r2, r3, r7
 80174a6:	2300      	movs	r3, #0
 80174a8:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80174aa:	b672      	cpsid	i
}
 80174ac:	46c0      	nop			; (mov r8, r8)

  /* Disable interrupts */
  __disable_irq();

  /* Init Flash registers for writing */
  (void)HAL_FLASH_Unlock();
 80174ae:	f7f4 f875 	bl	800b59c <HAL_FLASH_Unlock>
  erase_init.TypeErase     = FLASH_TYPEERASE_SECTORS;
  erase_init.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
  erase_init.Sector        = FLASH_SECTOR_ID;
  erase_init.NbSectors     = 1;
#else
  erase_init.TypeErase  = FLASH_TYPEERASE_PAGES;
 80174b2:	2308      	movs	r3, #8
 80174b4:	199b      	adds	r3, r3, r6
 80174b6:	19da      	adds	r2, r3, r7
 80174b8:	2302      	movs	r3, #2
 80174ba:	6013      	str	r3, [r2, #0]

#if defined(STM32F072xB)|| defined(STM32F051x8)
  erase_init.PageAddress  = ADDR_FLASH_LAST_PAGE;
#else
  erase_init.Page       = INDEX_PAGE;
 80174bc:	4bbf      	ldr	r3, [pc, #764]	; (80177bc <BSP_GUI_SaveDataInFlash+0x324>)
 80174be:	681a      	ldr	r2, [r3, #0]
 80174c0:	23c0      	movs	r3, #192	; 0xc0
 80174c2:	049b      	lsls	r3, r3, #18
 80174c4:	4013      	ands	r3, r2
 80174c6:	d00e      	beq.n	80174e6 <BSP_GUI_SaveDataInFlash+0x4e>
 80174c8:	4bbc      	ldr	r3, [pc, #752]	; (80177bc <BSP_GUI_SaveDataInFlash+0x324>)
 80174ca:	681a      	ldr	r2, [r3, #0]
 80174cc:	23c0      	movs	r3, #192	; 0xc0
 80174ce:	049b      	lsls	r3, r3, #18
 80174d0:	401a      	ands	r2, r3
 80174d2:	2380      	movs	r3, #128	; 0x80
 80174d4:	045b      	lsls	r3, r3, #17
 80174d6:	429a      	cmp	r2, r3
 80174d8:	d10e      	bne.n	80174f8 <BSP_GUI_SaveDataInFlash+0x60>
 80174da:	4bb9      	ldr	r3, [pc, #740]	; (80177c0 <BSP_GUI_SaveDataInFlash+0x328>)
 80174dc:	681a      	ldr	r2, [r3, #0]
 80174de:	2380      	movs	r3, #128	; 0x80
 80174e0:	039b      	lsls	r3, r3, #14
 80174e2:	4013      	ands	r3, r2
 80174e4:	d108      	bne.n	80174f8 <BSP_GUI_SaveDataInFlash+0x60>
 80174e6:	4bb7      	ldr	r3, [pc, #732]	; (80177c4 <BSP_GUI_SaveDataInFlash+0x32c>)
 80174e8:	681b      	ldr	r3, [r3, #0]
 80174ea:	029a      	lsls	r2, r3, #10
 80174ec:	4bb6      	ldr	r3, [pc, #728]	; (80177c8 <BSP_GUI_SaveDataInFlash+0x330>)
 80174ee:	4013      	ands	r3, r2
 80174f0:	0adb      	lsrs	r3, r3, #11
 80174f2:	005b      	lsls	r3, r3, #1
 80174f4:	1e5a      	subs	r2, r3, #1
 80174f6:	e008      	b.n	801750a <BSP_GUI_SaveDataInFlash+0x72>
 80174f8:	4bb2      	ldr	r3, [pc, #712]	; (80177c4 <BSP_GUI_SaveDataInFlash+0x32c>)
 80174fa:	681b      	ldr	r3, [r3, #0]
 80174fc:	029b      	lsls	r3, r3, #10
 80174fe:	085a      	lsrs	r2, r3, #1
 8017500:	4bb2      	ldr	r3, [pc, #712]	; (80177cc <BSP_GUI_SaveDataInFlash+0x334>)
 8017502:	4013      	ands	r3, r2
 8017504:	0adb      	lsrs	r3, r3, #11
 8017506:	005b      	lsls	r3, r3, #1
 8017508:	1e5a      	subs	r2, r3, #1
 801750a:	2108      	movs	r1, #8
 801750c:	2038      	movs	r0, #56	; 0x38
 801750e:	180b      	adds	r3, r1, r0
 8017510:	19db      	adds	r3, r3, r7
 8017512:	609a      	str	r2, [r3, #8]
#endif /* STM32F072xB || STM32F051x8 */
#if defined (FLASH_OPTR_DBANK)
  erase_init.Banks      = FLASH_BANK_2;
#elif defined(FLASH_BANK_2)
  erase_init.Banks      = FLASH_BANK_2;
 8017514:	180b      	adds	r3, r1, r0
 8017516:	19da      	adds	r2, r3, r7
 8017518:	2380      	movs	r3, #128	; 0x80
 801751a:	021b      	lsls	r3, r3, #8
 801751c:	6053      	str	r3, [r2, #4]
#elif defined(FLASH_BANK_1)
  erase_init.Banks      = FLASH_BANK_1;
#endif /* FLASH_OPTR_DBANK */
  erase_init.NbPages    = 1;
 801751e:	180b      	adds	r3, r1, r0
 8017520:	19da      	adds	r2, r3, r7
 8017522:	2301      	movs	r3, #1
 8017524:	60d3      	str	r3, [r2, #12]

#if defined(FLASH_SR_OPTVERR)
  /* Specific handling of STM32G0 and STM32G4 flash devices for allowing erase operations */
  if (FLASH->SR != 0x00)
 8017526:	4baa      	ldr	r3, [pc, #680]	; (80177d0 <BSP_GUI_SaveDataInFlash+0x338>)
 8017528:	691b      	ldr	r3, [r3, #16]
 801752a:	2b00      	cmp	r3, #0
 801752c:	d003      	beq.n	8017536 <BSP_GUI_SaveDataInFlash+0x9e>
  {
    FLASH->SR = FLASH_SR_OPTVERR;
 801752e:	4aa8      	ldr	r2, [pc, #672]	; (80177d0 <BSP_GUI_SaveDataInFlash+0x338>)
 8017530:	2380      	movs	r3, #128	; 0x80
 8017532:	021b      	lsls	r3, r3, #8
 8017534:	6113      	str	r3, [r2, #16]
  }
#endif /* FLASH_SR_OPTVERR */
#endif /* FLASH_CR_SER */

  if (HAL_OK != HAL_FLASHEx_Erase(&erase_init, &page_error))
 8017536:	233c      	movs	r3, #60	; 0x3c
 8017538:	18fa      	adds	r2, r7, r3
 801753a:	2308      	movs	r3, #8
 801753c:	2638      	movs	r6, #56	; 0x38
 801753e:	199b      	adds	r3, r3, r6
 8017540:	19db      	adds	r3, r3, r7
 8017542:	0011      	movs	r1, r2
 8017544:	0018      	movs	r0, r3
 8017546:	f7f4 f8dd 	bl	800b704 <HAL_FLASHEx_Erase>
 801754a:	1e03      	subs	r3, r0, #0
 801754c:	d004      	beq.n	8017558 <BSP_GUI_SaveDataInFlash+0xc0>
  {
    status = GUI_ERASE_ERROR;
 801754e:	2327      	movs	r3, #39	; 0x27
 8017550:	199b      	adds	r3, r3, r6
 8017552:	19da      	adds	r2, r3, r7
 8017554:	2301      	movs	r3, #1
 8017556:	7013      	strb	r3, [r2, #0]
  }

  /* If Erase is OK, program the new data */
  if ((0xFFFFFFFFU == page_error) && (GUI_OK == status))
 8017558:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801755a:	3301      	adds	r3, #1
 801755c:	d000      	beq.n	8017560 <BSP_GUI_SaveDataInFlash+0xc8>
 801755e:	e1d9      	b.n	8017914 <BSP_GUI_SaveDataInFlash+0x47c>
 8017560:	2327      	movs	r3, #39	; 0x27
 8017562:	2238      	movs	r2, #56	; 0x38
 8017564:	189b      	adds	r3, r3, r2
 8017566:	19db      	adds	r3, r3, r7
 8017568:	781b      	ldrb	r3, [r3, #0]
 801756a:	2b00      	cmp	r3, #0
 801756c:	d000      	beq.n	8017570 <BSP_GUI_SaveDataInFlash+0xd8>
 801756e:	e1d1      	b.n	8017914 <BSP_GUI_SaveDataInFlash+0x47c>
  {
#if defined(GUI_FLASH_MAGIC_NUMBER)
    /* Save magic Number */
#if defined(FLASH_TYPEPROGRAM_DOUBLEWORD)
    if (HAL_OK != HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, GUI_FLASH_MAGIC_NUMBER, MagicNumber))
 8017570:	4b92      	ldr	r3, [pc, #584]	; (80177bc <BSP_GUI_SaveDataInFlash+0x324>)
 8017572:	681a      	ldr	r2, [r3, #0]
 8017574:	23c0      	movs	r3, #192	; 0xc0
 8017576:	049b      	lsls	r3, r3, #18
 8017578:	4013      	ands	r3, r2
 801757a:	d00e      	beq.n	801759a <BSP_GUI_SaveDataInFlash+0x102>
 801757c:	4b8f      	ldr	r3, [pc, #572]	; (80177bc <BSP_GUI_SaveDataInFlash+0x324>)
 801757e:	681a      	ldr	r2, [r3, #0]
 8017580:	23c0      	movs	r3, #192	; 0xc0
 8017582:	049b      	lsls	r3, r3, #18
 8017584:	401a      	ands	r2, r3
 8017586:	2380      	movs	r3, #128	; 0x80
 8017588:	045b      	lsls	r3, r3, #17
 801758a:	429a      	cmp	r2, r3
 801758c:	d10f      	bne.n	80175ae <BSP_GUI_SaveDataInFlash+0x116>
 801758e:	4b8c      	ldr	r3, [pc, #560]	; (80177c0 <BSP_GUI_SaveDataInFlash+0x328>)
 8017590:	681a      	ldr	r2, [r3, #0]
 8017592:	2380      	movs	r3, #128	; 0x80
 8017594:	039b      	lsls	r3, r3, #14
 8017596:	4013      	ands	r3, r2
 8017598:	d109      	bne.n	80175ae <BSP_GUI_SaveDataInFlash+0x116>
 801759a:	4b8a      	ldr	r3, [pc, #552]	; (80177c4 <BSP_GUI_SaveDataInFlash+0x32c>)
 801759c:	681b      	ldr	r3, [r3, #0]
 801759e:	029a      	lsls	r2, r3, #10
 80175a0:	4b89      	ldr	r3, [pc, #548]	; (80177c8 <BSP_GUI_SaveDataInFlash+0x330>)
 80175a2:	4013      	ands	r3, r2
 80175a4:	0adb      	lsrs	r3, r3, #11
 80175a6:	031b      	lsls	r3, r3, #12
 80175a8:	4a8a      	ldr	r2, [pc, #552]	; (80177d4 <BSP_GUI_SaveDataInFlash+0x33c>)
 80175aa:	1899      	adds	r1, r3, r2
 80175ac:	e009      	b.n	80175c2 <BSP_GUI_SaveDataInFlash+0x12a>
 80175ae:	4b85      	ldr	r3, [pc, #532]	; (80177c4 <BSP_GUI_SaveDataInFlash+0x32c>)
 80175b0:	681b      	ldr	r3, [r3, #0]
 80175b2:	029b      	lsls	r3, r3, #10
 80175b4:	085a      	lsrs	r2, r3, #1
 80175b6:	4b85      	ldr	r3, [pc, #532]	; (80177cc <BSP_GUI_SaveDataInFlash+0x334>)
 80175b8:	4013      	ands	r3, r2
 80175ba:	0adb      	lsrs	r3, r3, #11
 80175bc:	031b      	lsls	r3, r3, #12
 80175be:	4a85      	ldr	r2, [pc, #532]	; (80177d4 <BSP_GUI_SaveDataInFlash+0x33c>)
 80175c0:	1899      	adds	r1, r3, r2
 80175c2:	4a85      	ldr	r2, [pc, #532]	; (80177d8 <BSP_GUI_SaveDataInFlash+0x340>)
 80175c4:	4b85      	ldr	r3, [pc, #532]	; (80177dc <BSP_GUI_SaveDataInFlash+0x344>)
 80175c6:	2001      	movs	r0, #1
 80175c8:	f7f3 ff9a 	bl	800b500 <HAL_FLASH_Program>
 80175cc:	1e03      	subs	r3, r0, #0
 80175ce:	d005      	beq.n	80175dc <BSP_GUI_SaveDataInFlash+0x144>
    {
      status = GUI_WRITE_ERROR;
 80175d0:	2327      	movs	r3, #39	; 0x27
 80175d2:	2238      	movs	r2, #56	; 0x38
 80175d4:	189b      	adds	r3, r3, r2
 80175d6:	19da      	adds	r2, r3, r7
 80175d8:	2302      	movs	r3, #2
 80175da:	7013      	strb	r3, [r2, #0]
#warning "Flash program option undefined"
#endif  /* FLASH_TYPEPROGRAM_DOUBLEWORD */
#endif /* GUI_FLASH_MAGIC_NUMBER */

#ifdef GUI_FLASH_ADDR_NB_PDO_SNK_P0
    if (GUI_OK == status)
 80175dc:	2327      	movs	r3, #39	; 0x27
 80175de:	2238      	movs	r2, #56	; 0x38
 80175e0:	189b      	adds	r3, r3, r2
 80175e2:	19db      	adds	r3, r3, r7
 80175e4:	781b      	ldrb	r3, [r3, #0]
 80175e6:	2b00      	cmp	r3, #0
 80175e8:	d000      	beq.n	80175ec <BSP_GUI_SaveDataInFlash+0x154>
 80175ea:	e082      	b.n	80176f2 <BSP_GUI_SaveDataInFlash+0x25a>
    {
#if defined(FLASH_TYPEPROGRAM_DOUBLEWORD)
      /* Save the nb of sink and src PDO */
      uint64_t value = 0;
 80175ec:	2200      	movs	r2, #0
 80175ee:	2300      	movs	r3, #0
 80175f0:	653a      	str	r2, [r7, #80]	; 0x50
 80175f2:	657b      	str	r3, [r7, #84]	; 0x54
      value |= USBPD_NbPDO[0];
 80175f4:	4b7a      	ldr	r3, [pc, #488]	; (80177e0 <BSP_GUI_SaveDataInFlash+0x348>)
 80175f6:	781b      	ldrb	r3, [r3, #0]
 80175f8:	633b      	str	r3, [r7, #48]	; 0x30
 80175fa:	2300      	movs	r3, #0
 80175fc:	637b      	str	r3, [r7, #52]	; 0x34
 80175fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017600:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017602:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017604:	0008      	movs	r0, r1
 8017606:	4318      	orrs	r0, r3
 8017608:	0004      	movs	r4, r0
 801760a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801760c:	431a      	orrs	r2, r3
 801760e:	0015      	movs	r5, r2
 8017610:	653c      	str	r4, [r7, #80]	; 0x50
 8017612:	657d      	str	r5, [r7, #84]	; 0x54
      value |= (USBPD_NbPDO[1] << 8);
 8017614:	4b72      	ldr	r3, [pc, #456]	; (80177e0 <BSP_GUI_SaveDataInFlash+0x348>)
 8017616:	785b      	ldrb	r3, [r3, #1]
 8017618:	021b      	lsls	r3, r3, #8
 801761a:	62bb      	str	r3, [r7, #40]	; 0x28
 801761c:	17db      	asrs	r3, r3, #31
 801761e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017620:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017622:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8017624:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017626:	0008      	movs	r0, r1
 8017628:	4318      	orrs	r0, r3
 801762a:	6138      	str	r0, [r7, #16]
 801762c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801762e:	431a      	orrs	r2, r3
 8017630:	617a      	str	r2, [r7, #20]
 8017632:	693b      	ldr	r3, [r7, #16]
 8017634:	697c      	ldr	r4, [r7, #20]
 8017636:	653b      	str	r3, [r7, #80]	; 0x50
 8017638:	657c      	str	r4, [r7, #84]	; 0x54
      value |= (USBPD_NbPDO[2] << 16);
 801763a:	4b69      	ldr	r3, [pc, #420]	; (80177e0 <BSP_GUI_SaveDataInFlash+0x348>)
 801763c:	789b      	ldrb	r3, [r3, #2]
 801763e:	041b      	lsls	r3, r3, #16
 8017640:	623b      	str	r3, [r7, #32]
 8017642:	17db      	asrs	r3, r3, #31
 8017644:	627b      	str	r3, [r7, #36]	; 0x24
 8017646:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017648:	6a39      	ldr	r1, [r7, #32]
 801764a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801764c:	0008      	movs	r0, r1
 801764e:	4318      	orrs	r0, r3
 8017650:	60b8      	str	r0, [r7, #8]
 8017652:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017654:	431a      	orrs	r2, r3
 8017656:	60fa      	str	r2, [r7, #12]
 8017658:	68bb      	ldr	r3, [r7, #8]
 801765a:	68fc      	ldr	r4, [r7, #12]
 801765c:	653b      	str	r3, [r7, #80]	; 0x50
 801765e:	657c      	str	r4, [r7, #84]	; 0x54
      value |= (USBPD_NbPDO[3] << 24);
 8017660:	4b5f      	ldr	r3, [pc, #380]	; (80177e0 <BSP_GUI_SaveDataInFlash+0x348>)
 8017662:	78db      	ldrb	r3, [r3, #3]
 8017664:	061b      	lsls	r3, r3, #24
 8017666:	61bb      	str	r3, [r7, #24]
 8017668:	17db      	asrs	r3, r3, #31
 801766a:	61fb      	str	r3, [r7, #28]
 801766c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801766e:	69b9      	ldr	r1, [r7, #24]
 8017670:	69fa      	ldr	r2, [r7, #28]
 8017672:	0008      	movs	r0, r1
 8017674:	4318      	orrs	r0, r3
 8017676:	6038      	str	r0, [r7, #0]
 8017678:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801767a:	431a      	orrs	r2, r3
 801767c:	607a      	str	r2, [r7, #4]
 801767e:	683b      	ldr	r3, [r7, #0]
 8017680:	687c      	ldr	r4, [r7, #4]
 8017682:	653b      	str	r3, [r7, #80]	; 0x50
 8017684:	657c      	str	r4, [r7, #84]	; 0x54
      if (HAL_OK != HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, GUI_FLASH_ADDR_NB_PDO_SNK_P0, value))
 8017686:	4b4d      	ldr	r3, [pc, #308]	; (80177bc <BSP_GUI_SaveDataInFlash+0x324>)
 8017688:	681a      	ldr	r2, [r3, #0]
 801768a:	23c0      	movs	r3, #192	; 0xc0
 801768c:	049b      	lsls	r3, r3, #18
 801768e:	4013      	ands	r3, r2
 8017690:	d00e      	beq.n	80176b0 <BSP_GUI_SaveDataInFlash+0x218>
 8017692:	4b4a      	ldr	r3, [pc, #296]	; (80177bc <BSP_GUI_SaveDataInFlash+0x324>)
 8017694:	681a      	ldr	r2, [r3, #0]
 8017696:	23c0      	movs	r3, #192	; 0xc0
 8017698:	049b      	lsls	r3, r3, #18
 801769a:	401a      	ands	r2, r3
 801769c:	2380      	movs	r3, #128	; 0x80
 801769e:	045b      	lsls	r3, r3, #17
 80176a0:	429a      	cmp	r2, r3
 80176a2:	d10f      	bne.n	80176c4 <BSP_GUI_SaveDataInFlash+0x22c>
 80176a4:	4b46      	ldr	r3, [pc, #280]	; (80177c0 <BSP_GUI_SaveDataInFlash+0x328>)
 80176a6:	681a      	ldr	r2, [r3, #0]
 80176a8:	2380      	movs	r3, #128	; 0x80
 80176aa:	039b      	lsls	r3, r3, #14
 80176ac:	4013      	ands	r3, r2
 80176ae:	d109      	bne.n	80176c4 <BSP_GUI_SaveDataInFlash+0x22c>
 80176b0:	4b44      	ldr	r3, [pc, #272]	; (80177c4 <BSP_GUI_SaveDataInFlash+0x32c>)
 80176b2:	681b      	ldr	r3, [r3, #0]
 80176b4:	029b      	lsls	r3, r3, #10
 80176b6:	4a44      	ldr	r2, [pc, #272]	; (80177c8 <BSP_GUI_SaveDataInFlash+0x330>)
 80176b8:	4013      	ands	r3, r2
 80176ba:	0adb      	lsrs	r3, r3, #11
 80176bc:	031b      	lsls	r3, r3, #12
 80176be:	4a49      	ldr	r2, [pc, #292]	; (80177e4 <BSP_GUI_SaveDataInFlash+0x34c>)
 80176c0:	1899      	adds	r1, r3, r2
 80176c2:	e009      	b.n	80176d8 <BSP_GUI_SaveDataInFlash+0x240>
 80176c4:	4b3f      	ldr	r3, [pc, #252]	; (80177c4 <BSP_GUI_SaveDataInFlash+0x32c>)
 80176c6:	681b      	ldr	r3, [r3, #0]
 80176c8:	029b      	lsls	r3, r3, #10
 80176ca:	085b      	lsrs	r3, r3, #1
 80176cc:	4a3f      	ldr	r2, [pc, #252]	; (80177cc <BSP_GUI_SaveDataInFlash+0x334>)
 80176ce:	4013      	ands	r3, r2
 80176d0:	0adb      	lsrs	r3, r3, #11
 80176d2:	031b      	lsls	r3, r3, #12
 80176d4:	4a43      	ldr	r2, [pc, #268]	; (80177e4 <BSP_GUI_SaveDataInFlash+0x34c>)
 80176d6:	1899      	adds	r1, r3, r2
 80176d8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80176da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80176dc:	2001      	movs	r0, #1
 80176de:	f7f3 ff0f 	bl	800b500 <HAL_FLASH_Program>
 80176e2:	1e03      	subs	r3, r0, #0
 80176e4:	d005      	beq.n	80176f2 <BSP_GUI_SaveDataInFlash+0x25a>
      {
        status = GUI_WRITE_ERROR;
 80176e6:	2327      	movs	r3, #39	; 0x27
 80176e8:	2238      	movs	r2, #56	; 0x38
 80176ea:	189b      	adds	r3, r3, r2
 80176ec:	19db      	adds	r3, r3, r7
 80176ee:	2202      	movs	r2, #2
 80176f0:	701a      	strb	r2, [r3, #0]
    }
#endif /* _SRC || _DRP */

#if defined(_SNK) || defined(_DRP)
    /* Save PORT0_PDO_ListSNK */
    if (GUI_OK == status)
 80176f2:	2327      	movs	r3, #39	; 0x27
 80176f4:	2238      	movs	r2, #56	; 0x38
 80176f6:	189b      	adds	r3, r3, r2
 80176f8:	19db      	adds	r3, r3, r7
 80176fa:	781b      	ldrb	r3, [r3, #0]
 80176fc:	2b00      	cmp	r3, #0
 80176fe:	d135      	bne.n	801776c <BSP_GUI_SaveDataInFlash+0x2d4>
    {
      status = SavePDOInFlash(GUI_FLASH_ADDR_PDO_SNK_P0, PORT0_PDO_ListSNK);
 8017700:	4b2e      	ldr	r3, [pc, #184]	; (80177bc <BSP_GUI_SaveDataInFlash+0x324>)
 8017702:	681a      	ldr	r2, [r3, #0]
 8017704:	23c0      	movs	r3, #192	; 0xc0
 8017706:	049b      	lsls	r3, r3, #18
 8017708:	4013      	ands	r3, r2
 801770a:	d00e      	beq.n	801772a <BSP_GUI_SaveDataInFlash+0x292>
 801770c:	4b2b      	ldr	r3, [pc, #172]	; (80177bc <BSP_GUI_SaveDataInFlash+0x324>)
 801770e:	681a      	ldr	r2, [r3, #0]
 8017710:	23c0      	movs	r3, #192	; 0xc0
 8017712:	049b      	lsls	r3, r3, #18
 8017714:	401a      	ands	r2, r3
 8017716:	2380      	movs	r3, #128	; 0x80
 8017718:	045b      	lsls	r3, r3, #17
 801771a:	429a      	cmp	r2, r3
 801771c:	d110      	bne.n	8017740 <BSP_GUI_SaveDataInFlash+0x2a8>
 801771e:	4b28      	ldr	r3, [pc, #160]	; (80177c0 <BSP_GUI_SaveDataInFlash+0x328>)
 8017720:	681a      	ldr	r2, [r3, #0]
 8017722:	2380      	movs	r3, #128	; 0x80
 8017724:	039b      	lsls	r3, r3, #14
 8017726:	4013      	ands	r3, r2
 8017728:	d10a      	bne.n	8017740 <BSP_GUI_SaveDataInFlash+0x2a8>
 801772a:	4b26      	ldr	r3, [pc, #152]	; (80177c4 <BSP_GUI_SaveDataInFlash+0x32c>)
 801772c:	681b      	ldr	r3, [r3, #0]
 801772e:	029b      	lsls	r3, r3, #10
 8017730:	4a25      	ldr	r2, [pc, #148]	; (80177c8 <BSP_GUI_SaveDataInFlash+0x330>)
 8017732:	4013      	ands	r3, r2
 8017734:	0adb      	lsrs	r3, r3, #11
 8017736:	031b      	lsls	r3, r3, #12
 8017738:	4a2b      	ldr	r2, [pc, #172]	; (80177e8 <BSP_GUI_SaveDataInFlash+0x350>)
 801773a:	4694      	mov	ip, r2
 801773c:	4463      	add	r3, ip
 801773e:	e00a      	b.n	8017756 <BSP_GUI_SaveDataInFlash+0x2be>
 8017740:	4b20      	ldr	r3, [pc, #128]	; (80177c4 <BSP_GUI_SaveDataInFlash+0x32c>)
 8017742:	681b      	ldr	r3, [r3, #0]
 8017744:	029b      	lsls	r3, r3, #10
 8017746:	085b      	lsrs	r3, r3, #1
 8017748:	4a20      	ldr	r2, [pc, #128]	; (80177cc <BSP_GUI_SaveDataInFlash+0x334>)
 801774a:	4013      	ands	r3, r2
 801774c:	0adb      	lsrs	r3, r3, #11
 801774e:	031b      	lsls	r3, r3, #12
 8017750:	4a25      	ldr	r2, [pc, #148]	; (80177e8 <BSP_GUI_SaveDataInFlash+0x350>)
 8017752:	4694      	mov	ip, r2
 8017754:	4463      	add	r3, ip
 8017756:	2227      	movs	r2, #39	; 0x27
 8017758:	2138      	movs	r1, #56	; 0x38
 801775a:	1852      	adds	r2, r2, r1
 801775c:	19d4      	adds	r4, r2, r7
 801775e:	4a23      	ldr	r2, [pc, #140]	; (80177ec <BSP_GUI_SaveDataInFlash+0x354>)
 8017760:	0011      	movs	r1, r2
 8017762:	0018      	movs	r0, r3
 8017764:	f000 f8fa 	bl	801795c <SavePDOInFlash>
 8017768:	0003      	movs	r3, r0
 801776a:	7023      	strb	r3, [r4, #0]
    }
#endif /* _SNK || _DRP */
#endif /* USBPD_PORT_COUNT==2 */

    /* Save DPM_Settings of port 0 */
    if (GUI_OK == status)
 801776c:	2327      	movs	r3, #39	; 0x27
 801776e:	2238      	movs	r2, #56	; 0x38
 8017770:	189b      	adds	r3, r3, r2
 8017772:	19db      	adds	r3, r3, r7
 8017774:	781b      	ldrb	r3, [r3, #0]
 8017776:	2b00      	cmp	r3, #0
 8017778:	d152      	bne.n	8017820 <BSP_GUI_SaveDataInFlash+0x388>
    {
      status = SaveSettingsInFlash(GUI_FLASH_ADDR_DPM_SETTINGS,
 801777a:	4b10      	ldr	r3, [pc, #64]	; (80177bc <BSP_GUI_SaveDataInFlash+0x324>)
 801777c:	681a      	ldr	r2, [r3, #0]
 801777e:	23c0      	movs	r3, #192	; 0xc0
 8017780:	049b      	lsls	r3, r3, #18
 8017782:	4013      	ands	r3, r2
 8017784:	d00e      	beq.n	80177a4 <BSP_GUI_SaveDataInFlash+0x30c>
 8017786:	4b0d      	ldr	r3, [pc, #52]	; (80177bc <BSP_GUI_SaveDataInFlash+0x324>)
 8017788:	681a      	ldr	r2, [r3, #0]
 801778a:	23c0      	movs	r3, #192	; 0xc0
 801778c:	049b      	lsls	r3, r3, #18
 801778e:	401a      	ands	r2, r3
 8017790:	2380      	movs	r3, #128	; 0x80
 8017792:	045b      	lsls	r3, r3, #17
 8017794:	429a      	cmp	r2, r3
 8017796:	d12d      	bne.n	80177f4 <BSP_GUI_SaveDataInFlash+0x35c>
 8017798:	4b09      	ldr	r3, [pc, #36]	; (80177c0 <BSP_GUI_SaveDataInFlash+0x328>)
 801779a:	681a      	ldr	r2, [r3, #0]
 801779c:	2380      	movs	r3, #128	; 0x80
 801779e:	039b      	lsls	r3, r3, #14
 80177a0:	4013      	ands	r3, r2
 80177a2:	d127      	bne.n	80177f4 <BSP_GUI_SaveDataInFlash+0x35c>
 80177a4:	4b07      	ldr	r3, [pc, #28]	; (80177c4 <BSP_GUI_SaveDataInFlash+0x32c>)
 80177a6:	681b      	ldr	r3, [r3, #0]
 80177a8:	029b      	lsls	r3, r3, #10
 80177aa:	4a07      	ldr	r2, [pc, #28]	; (80177c8 <BSP_GUI_SaveDataInFlash+0x330>)
 80177ac:	4013      	ands	r3, r2
 80177ae:	0adb      	lsrs	r3, r3, #11
 80177b0:	031b      	lsls	r3, r3, #12
 80177b2:	4a0f      	ldr	r2, [pc, #60]	; (80177f0 <BSP_GUI_SaveDataInFlash+0x358>)
 80177b4:	4694      	mov	ip, r2
 80177b6:	4463      	add	r3, ip
 80177b8:	e027      	b.n	801780a <BSP_GUI_SaveDataInFlash+0x372>
 80177ba:	46c0      	nop			; (mov r8, r8)
 80177bc:	1fff7500 	.word	0x1fff7500
 80177c0:	40022020 	.word	0x40022020
 80177c4:	1fff75e0 	.word	0x1fff75e0
 80177c8:	000ffc00 	.word	0x000ffc00
 80177cc:	0007fe00 	.word	0x0007fe00
 80177d0:	40022000 	.word	0x40022000
 80177d4:	07fff800 	.word	0x07fff800
 80177d8:	deadf00d 	.word	0xdeadf00d
 80177dc:	deadbabe 	.word	0xdeadbabe
 80177e0:	200000c4 	.word	0x200000c4
 80177e4:	07fff808 	.word	0x07fff808
 80177e8:	07fff830 	.word	0x07fff830
 80177ec:	200000c8 	.word	0x200000c8
 80177f0:	07fff890 	.word	0x07fff890
 80177f4:	4b4e      	ldr	r3, [pc, #312]	; (8017930 <BSP_GUI_SaveDataInFlash+0x498>)
 80177f6:	681b      	ldr	r3, [r3, #0]
 80177f8:	029b      	lsls	r3, r3, #10
 80177fa:	085b      	lsrs	r3, r3, #1
 80177fc:	4a4d      	ldr	r2, [pc, #308]	; (8017934 <BSP_GUI_SaveDataInFlash+0x49c>)
 80177fe:	4013      	ands	r3, r2
 8017800:	0adb      	lsrs	r3, r3, #11
 8017802:	031b      	lsls	r3, r3, #12
 8017804:	4a4c      	ldr	r2, [pc, #304]	; (8017938 <BSP_GUI_SaveDataInFlash+0x4a0>)
 8017806:	4694      	mov	ip, r2
 8017808:	4463      	add	r3, ip
 801780a:	2227      	movs	r2, #39	; 0x27
 801780c:	2138      	movs	r1, #56	; 0x38
 801780e:	1852      	adds	r2, r2, r1
 8017810:	19d4      	adds	r4, r2, r7
 8017812:	494a      	ldr	r1, [pc, #296]	; (801793c <BSP_GUI_SaveDataInFlash+0x4a4>)
 8017814:	220c      	movs	r2, #12
 8017816:	0018      	movs	r0, r3
 8017818:	f000 f913 	bl	8017a42 <SaveSettingsInFlash>
 801781c:	0003      	movs	r3, r0
 801781e:	7023      	strb	r3, [r4, #0]
                                   sizeof(USBPD_SettingsTypeDef) * (uint32_t)USBPD_PORT_COUNT);
    }

#if defined(GUI_FLASH_ADDR_DPM_ID_SETTINGS)
    /* Save DPM_ID_Settings */
    if (GUI_OK == status)
 8017820:	2327      	movs	r3, #39	; 0x27
 8017822:	2238      	movs	r2, #56	; 0x38
 8017824:	189b      	adds	r3, r3, r2
 8017826:	19db      	adds	r3, r3, r7
 8017828:	781b      	ldrb	r3, [r3, #0]
 801782a:	2b00      	cmp	r3, #0
 801782c:	d135      	bne.n	801789a <BSP_GUI_SaveDataInFlash+0x402>
    {
      status = SaveSettingsInFlash(GUI_FLASH_ADDR_DPM_ID_SETTINGS,
 801782e:	4b44      	ldr	r3, [pc, #272]	; (8017940 <BSP_GUI_SaveDataInFlash+0x4a8>)
 8017830:	681a      	ldr	r2, [r3, #0]
 8017832:	23c0      	movs	r3, #192	; 0xc0
 8017834:	049b      	lsls	r3, r3, #18
 8017836:	4013      	ands	r3, r2
 8017838:	d00e      	beq.n	8017858 <BSP_GUI_SaveDataInFlash+0x3c0>
 801783a:	4b41      	ldr	r3, [pc, #260]	; (8017940 <BSP_GUI_SaveDataInFlash+0x4a8>)
 801783c:	681a      	ldr	r2, [r3, #0]
 801783e:	23c0      	movs	r3, #192	; 0xc0
 8017840:	049b      	lsls	r3, r3, #18
 8017842:	401a      	ands	r2, r3
 8017844:	2380      	movs	r3, #128	; 0x80
 8017846:	045b      	lsls	r3, r3, #17
 8017848:	429a      	cmp	r2, r3
 801784a:	d110      	bne.n	801786e <BSP_GUI_SaveDataInFlash+0x3d6>
 801784c:	4b3d      	ldr	r3, [pc, #244]	; (8017944 <BSP_GUI_SaveDataInFlash+0x4ac>)
 801784e:	681a      	ldr	r2, [r3, #0]
 8017850:	2380      	movs	r3, #128	; 0x80
 8017852:	039b      	lsls	r3, r3, #14
 8017854:	4013      	ands	r3, r2
 8017856:	d10a      	bne.n	801786e <BSP_GUI_SaveDataInFlash+0x3d6>
 8017858:	4b35      	ldr	r3, [pc, #212]	; (8017930 <BSP_GUI_SaveDataInFlash+0x498>)
 801785a:	681b      	ldr	r3, [r3, #0]
 801785c:	029b      	lsls	r3, r3, #10
 801785e:	4a3a      	ldr	r2, [pc, #232]	; (8017948 <BSP_GUI_SaveDataInFlash+0x4b0>)
 8017860:	4013      	ands	r3, r2
 8017862:	0adb      	lsrs	r3, r3, #11
 8017864:	031b      	lsls	r3, r3, #12
 8017866:	4a39      	ldr	r2, [pc, #228]	; (801794c <BSP_GUI_SaveDataInFlash+0x4b4>)
 8017868:	4694      	mov	ip, r2
 801786a:	4463      	add	r3, ip
 801786c:	e00a      	b.n	8017884 <BSP_GUI_SaveDataInFlash+0x3ec>
 801786e:	4b30      	ldr	r3, [pc, #192]	; (8017930 <BSP_GUI_SaveDataInFlash+0x498>)
 8017870:	681b      	ldr	r3, [r3, #0]
 8017872:	029b      	lsls	r3, r3, #10
 8017874:	085b      	lsrs	r3, r3, #1
 8017876:	4a2f      	ldr	r2, [pc, #188]	; (8017934 <BSP_GUI_SaveDataInFlash+0x49c>)
 8017878:	4013      	ands	r3, r2
 801787a:	0adb      	lsrs	r3, r3, #11
 801787c:	031b      	lsls	r3, r3, #12
 801787e:	4a33      	ldr	r2, [pc, #204]	; (801794c <BSP_GUI_SaveDataInFlash+0x4b4>)
 8017880:	4694      	mov	ip, r2
 8017882:	4463      	add	r3, ip
 8017884:	2227      	movs	r2, #39	; 0x27
 8017886:	2138      	movs	r1, #56	; 0x38
 8017888:	1852      	adds	r2, r2, r1
 801788a:	19d4      	adds	r4, r2, r7
 801788c:	4930      	ldr	r1, [pc, #192]	; (8017950 <BSP_GUI_SaveDataInFlash+0x4b8>)
 801788e:	2208      	movs	r2, #8
 8017890:	0018      	movs	r0, r3
 8017892:	f000 f8d6 	bl	8017a42 <SaveSettingsInFlash>
 8017896:	0003      	movs	r3, r0
 8017898:	7023      	strb	r3, [r4, #0]
                                   sizeof(USBPD_IdSettingsTypeDef));
    }
#endif /* GUI_FLASH_ADDR_DPM_ID_SETTINGS */

    /* Save DPM_Settings of port 0 */
    if (GUI_OK == status)
 801789a:	2327      	movs	r3, #39	; 0x27
 801789c:	2238      	movs	r2, #56	; 0x38
 801789e:	189b      	adds	r3, r3, r2
 80178a0:	19db      	adds	r3, r3, r7
 80178a2:	781b      	ldrb	r3, [r3, #0]
 80178a4:	2b00      	cmp	r3, #0
 80178a6:	d135      	bne.n	8017914 <BSP_GUI_SaveDataInFlash+0x47c>
    {
      status = SaveSettingsInFlash(GUI_FLASH_ADDR_DPM_USER_SETTINGS,
 80178a8:	4b25      	ldr	r3, [pc, #148]	; (8017940 <BSP_GUI_SaveDataInFlash+0x4a8>)
 80178aa:	681a      	ldr	r2, [r3, #0]
 80178ac:	23c0      	movs	r3, #192	; 0xc0
 80178ae:	049b      	lsls	r3, r3, #18
 80178b0:	4013      	ands	r3, r2
 80178b2:	d00e      	beq.n	80178d2 <BSP_GUI_SaveDataInFlash+0x43a>
 80178b4:	4b22      	ldr	r3, [pc, #136]	; (8017940 <BSP_GUI_SaveDataInFlash+0x4a8>)
 80178b6:	681a      	ldr	r2, [r3, #0]
 80178b8:	23c0      	movs	r3, #192	; 0xc0
 80178ba:	049b      	lsls	r3, r3, #18
 80178bc:	401a      	ands	r2, r3
 80178be:	2380      	movs	r3, #128	; 0x80
 80178c0:	045b      	lsls	r3, r3, #17
 80178c2:	429a      	cmp	r2, r3
 80178c4:	d110      	bne.n	80178e8 <BSP_GUI_SaveDataInFlash+0x450>
 80178c6:	4b1f      	ldr	r3, [pc, #124]	; (8017944 <BSP_GUI_SaveDataInFlash+0x4ac>)
 80178c8:	681a      	ldr	r2, [r3, #0]
 80178ca:	2380      	movs	r3, #128	; 0x80
 80178cc:	039b      	lsls	r3, r3, #14
 80178ce:	4013      	ands	r3, r2
 80178d0:	d10a      	bne.n	80178e8 <BSP_GUI_SaveDataInFlash+0x450>
 80178d2:	4b17      	ldr	r3, [pc, #92]	; (8017930 <BSP_GUI_SaveDataInFlash+0x498>)
 80178d4:	681b      	ldr	r3, [r3, #0]
 80178d6:	029b      	lsls	r3, r3, #10
 80178d8:	4a1b      	ldr	r2, [pc, #108]	; (8017948 <BSP_GUI_SaveDataInFlash+0x4b0>)
 80178da:	4013      	ands	r3, r2
 80178dc:	0adb      	lsrs	r3, r3, #11
 80178de:	031b      	lsls	r3, r3, #12
 80178e0:	4a1c      	ldr	r2, [pc, #112]	; (8017954 <BSP_GUI_SaveDataInFlash+0x4bc>)
 80178e2:	4694      	mov	ip, r2
 80178e4:	4463      	add	r3, ip
 80178e6:	e00a      	b.n	80178fe <BSP_GUI_SaveDataInFlash+0x466>
 80178e8:	4b11      	ldr	r3, [pc, #68]	; (8017930 <BSP_GUI_SaveDataInFlash+0x498>)
 80178ea:	681b      	ldr	r3, [r3, #0]
 80178ec:	029b      	lsls	r3, r3, #10
 80178ee:	085b      	lsrs	r3, r3, #1
 80178f0:	4a10      	ldr	r2, [pc, #64]	; (8017934 <BSP_GUI_SaveDataInFlash+0x49c>)
 80178f2:	4013      	ands	r3, r2
 80178f4:	0adb      	lsrs	r3, r3, #11
 80178f6:	031b      	lsls	r3, r3, #12
 80178f8:	4a16      	ldr	r2, [pc, #88]	; (8017954 <BSP_GUI_SaveDataInFlash+0x4bc>)
 80178fa:	4694      	mov	ip, r2
 80178fc:	4463      	add	r3, ip
 80178fe:	2227      	movs	r2, #39	; 0x27
 8017900:	2138      	movs	r1, #56	; 0x38
 8017902:	1852      	adds	r2, r2, r1
 8017904:	19d4      	adds	r4, r2, r7
 8017906:	4914      	ldr	r1, [pc, #80]	; (8017958 <BSP_GUI_SaveDataInFlash+0x4c0>)
 8017908:	2274      	movs	r2, #116	; 0x74
 801790a:	0018      	movs	r0, r3
 801790c:	f000 f899 	bl	8017a42 <SaveSettingsInFlash>
 8017910:	0003      	movs	r3, r0
 8017912:	7023      	strb	r3, [r4, #0]
    }
#endif /* _VDM */
  }

  /* Lock the flash after end of operations */
  (void) HAL_FLASH_Lock();
 8017914:	f7f3 fe66 	bl	800b5e4 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8017918:	b662      	cpsie	i
}
 801791a:	46c0      	nop			; (mov r8, r8)

  /* Enable interrupts */
  __enable_irq();

  return status;
 801791c:	2327      	movs	r3, #39	; 0x27
 801791e:	2238      	movs	r2, #56	; 0x38
 8017920:	189b      	adds	r3, r3, r2
 8017922:	19db      	adds	r3, r3, r7
 8017924:	781b      	ldrb	r3, [r3, #0]
}
 8017926:	0018      	movs	r0, r3
 8017928:	46bd      	mov	sp, r7
 801792a:	b019      	add	sp, #100	; 0x64
 801792c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801792e:	46c0      	nop			; (mov r8, r8)
 8017930:	1fff75e0 	.word	0x1fff75e0
 8017934:	0007fe00 	.word	0x0007fe00
 8017938:	07fff890 	.word	0x07fff890
 801793c:	2000003c 	.word	0x2000003c
 8017940:	1fff7500 	.word	0x1fff7500
 8017944:	40022020 	.word	0x40022020
 8017948:	000ffc00 	.word	0x000ffc00
 801794c:	07fff91c 	.word	0x07fff91c
 8017950:	20000048 	.word	0x20000048
 8017954:	07fff89c 	.word	0x07fff89c
 8017958:	20000050 	.word	0x20000050

0801795c <SavePDOInFlash>:

static GUI_StatusTypeDef SavePDOInFlash(uint32_t Address, uint32_t *pListOfPDO)
{
 801795c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801795e:	b08f      	sub	sp, #60	; 0x3c
 8017960:	af00      	add	r7, sp, #0
 8017962:	6178      	str	r0, [r7, #20]
 8017964:	6139      	str	r1, [r7, #16]
#if defined(FLASH_TYPEPROGRAM_DOUBLEWORD)
  uint64_t data_in_64;
  uint32_t index;
  uint32_t index_flash;
  uint32_t value[2];
  GUI_StatusTypeDef status = GUI_OK;
 8017966:	231f      	movs	r3, #31
 8017968:	2210      	movs	r2, #16
 801796a:	189b      	adds	r3, r3, r2
 801796c:	19db      	adds	r3, r3, r7
 801796e:	2200      	movs	r2, #0
 8017970:	701a      	strb	r2, [r3, #0]

  index_flash = 0U;
 8017972:	2300      	movs	r3, #0
 8017974:	633b      	str	r3, [r7, #48]	; 0x30
  for (index = 0U; ((index < USBPD_MAX_NB_PDO) && (GUI_OK == status)); index += 1U)
 8017976:	2300      	movs	r3, #0
 8017978:	637b      	str	r3, [r7, #52]	; 0x34
 801797a:	e04f      	b.n	8017a1c <SavePDOInFlash+0xc0>
  {
    value[0] = pListOfPDO[index];
 801797c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801797e:	009b      	lsls	r3, r3, #2
 8017980:	693a      	ldr	r2, [r7, #16]
 8017982:	18d3      	adds	r3, r2, r3
 8017984:	681a      	ldr	r2, [r3, #0]
 8017986:	2108      	movs	r1, #8
 8017988:	2010      	movs	r0, #16
 801798a:	180b      	adds	r3, r1, r0
 801798c:	19db      	adds	r3, r3, r7
 801798e:	601a      	str	r2, [r3, #0]
    index++;
 8017990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017992:	3301      	adds	r3, #1
 8017994:	637b      	str	r3, [r7, #52]	; 0x34
    if (index < USBPD_MAX_NB_PDO)
 8017996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017998:	2b06      	cmp	r3, #6
 801799a:	d808      	bhi.n	80179ae <SavePDOInFlash+0x52>
    {
      value[1] = pListOfPDO[index];
 801799c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801799e:	009b      	lsls	r3, r3, #2
 80179a0:	693a      	ldr	r2, [r7, #16]
 80179a2:	18d3      	adds	r3, r2, r3
 80179a4:	681a      	ldr	r2, [r3, #0]
 80179a6:	180b      	adds	r3, r1, r0
 80179a8:	19db      	adds	r3, r3, r7
 80179aa:	605a      	str	r2, [r3, #4]
 80179ac:	e006      	b.n	80179bc <SavePDOInFlash+0x60>
    }
    else
    {
      value[1] = (0xFFFFFFFFU);
 80179ae:	2308      	movs	r3, #8
 80179b0:	2210      	movs	r2, #16
 80179b2:	189b      	adds	r3, r3, r2
 80179b4:	19db      	adds	r3, r3, r7
 80179b6:	2201      	movs	r2, #1
 80179b8:	4252      	negs	r2, r2
 80179ba:	605a      	str	r2, [r3, #4]
    }

    data_in_64 = value[0] | ((uint64_t)value[1] << 32U);
 80179bc:	2208      	movs	r2, #8
 80179be:	2610      	movs	r6, #16
 80179c0:	1993      	adds	r3, r2, r6
 80179c2:	19db      	adds	r3, r3, r7
 80179c4:	681b      	ldr	r3, [r3, #0]
 80179c6:	60bb      	str	r3, [r7, #8]
 80179c8:	2300      	movs	r3, #0
 80179ca:	60fb      	str	r3, [r7, #12]
 80179cc:	1993      	adds	r3, r2, r6
 80179ce:	19db      	adds	r3, r3, r7
 80179d0:	685b      	ldr	r3, [r3, #4]
 80179d2:	603b      	str	r3, [r7, #0]
 80179d4:	2300      	movs	r3, #0
 80179d6:	607b      	str	r3, [r7, #4]
 80179d8:	683b      	ldr	r3, [r7, #0]
 80179da:	001d      	movs	r5, r3
 80179dc:	2300      	movs	r3, #0
 80179de:	001c      	movs	r4, r3
 80179e0:	68b9      	ldr	r1, [r7, #8]
 80179e2:	68fa      	ldr	r2, [r7, #12]
 80179e4:	000b      	movs	r3, r1
 80179e6:	4323      	orrs	r3, r4
 80179e8:	623b      	str	r3, [r7, #32]
 80179ea:	0013      	movs	r3, r2
 80179ec:	432b      	orrs	r3, r5
 80179ee:	627b      	str	r3, [r7, #36]	; 0x24

    /* Save in the FLASH */
    if (HAL_OK != HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (Address + (8U * index_flash)), data_in_64))
 80179f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80179f2:	00da      	lsls	r2, r3, #3
 80179f4:	697b      	ldr	r3, [r7, #20]
 80179f6:	18d1      	adds	r1, r2, r3
 80179f8:	6a3a      	ldr	r2, [r7, #32]
 80179fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80179fc:	2001      	movs	r0, #1
 80179fe:	f7f3 fd7f 	bl	800b500 <HAL_FLASH_Program>
 8017a02:	1e03      	subs	r3, r0, #0
 8017a04:	d004      	beq.n	8017a10 <SavePDOInFlash+0xb4>
    {
      status = GUI_WRITE_ERROR;
 8017a06:	231f      	movs	r3, #31
 8017a08:	199b      	adds	r3, r3, r6
 8017a0a:	19db      	adds	r3, r3, r7
 8017a0c:	2202      	movs	r2, #2
 8017a0e:	701a      	strb	r2, [r3, #0]
    }
    index_flash += 1;
 8017a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a12:	3301      	adds	r3, #1
 8017a14:	633b      	str	r3, [r7, #48]	; 0x30
  for (index = 0U; ((index < USBPD_MAX_NB_PDO) && (GUI_OK == status)); index += 1U)
 8017a16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017a18:	3301      	adds	r3, #1
 8017a1a:	637b      	str	r3, [r7, #52]	; 0x34
 8017a1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017a1e:	2b06      	cmp	r3, #6
 8017a20:	d806      	bhi.n	8017a30 <SavePDOInFlash+0xd4>
 8017a22:	231f      	movs	r3, #31
 8017a24:	2210      	movs	r2, #16
 8017a26:	189b      	adds	r3, r3, r2
 8017a28:	19db      	adds	r3, r3, r7
 8017a2a:	781b      	ldrb	r3, [r3, #0]
 8017a2c:	2b00      	cmp	r3, #0
 8017a2e:	d0a5      	beq.n	801797c <SavePDOInFlash+0x20>
  }
  return status;
 8017a30:	231f      	movs	r3, #31
 8017a32:	2210      	movs	r2, #16
 8017a34:	189b      	adds	r3, r3, r2
 8017a36:	19db      	adds	r3, r3, r7
 8017a38:	781b      	ldrb	r3, [r3, #0]
  }
  return status;
#else
#warning "Flash program option undefined"
#endif  /* FLASH_TYPEPROGRAM_DOUBLEWORD */
}
 8017a3a:	0018      	movs	r0, r3
 8017a3c:	46bd      	mov	sp, r7
 8017a3e:	b00f      	add	sp, #60	; 0x3c
 8017a40:	bdf0      	pop	{r4, r5, r6, r7, pc}

08017a42 <SaveSettingsInFlash>:

static GUI_StatusTypeDef SaveSettingsInFlash(uint32_t Address, uint32_t *pSettings, uint32_t Size)
{
 8017a42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017a44:	b091      	sub	sp, #68	; 0x44
 8017a46:	af00      	add	r7, sp, #0
 8017a48:	61f8      	str	r0, [r7, #28]
 8017a4a:	61b9      	str	r1, [r7, #24]
 8017a4c:	617a      	str	r2, [r7, #20]
#if defined(FLASH_TYPEPROGRAM_DOUBLEWORD)
  uint64_t data_in_64;
  uint32_t index;
  uint32_t index_flash;
  uint32_t value[2];
  uint32_t nb_u32   = ((Size) / 4U);
 8017a4e:	697b      	ldr	r3, [r7, #20]
 8017a50:	089b      	lsrs	r3, r3, #2
 8017a52:	633b      	str	r3, [r7, #48]	; 0x30
  GUI_StatusTypeDef status = GUI_OK;
 8017a54:	2327      	movs	r3, #39	; 0x27
 8017a56:	2210      	movs	r2, #16
 8017a58:	189b      	adds	r3, r3, r2
 8017a5a:	19db      	adds	r3, r3, r7
 8017a5c:	2200      	movs	r2, #0
 8017a5e:	701a      	strb	r2, [r3, #0]

  /* Ensure nb of bytes to be writeent is 4-multiple */
  if (((Size) % 4U) != 0U)
 8017a60:	697b      	ldr	r3, [r7, #20]
 8017a62:	2203      	movs	r2, #3
 8017a64:	4013      	ands	r3, r2
 8017a66:	d001      	beq.n	8017a6c <SaveSettingsInFlash+0x2a>
  {
    return (GUI_ERROR);
 8017a68:	2303      	movs	r3, #3
 8017a6a:	e065      	b.n	8017b38 <SaveSettingsInFlash+0xf6>
  }

  /* Save Settings in the FLASH */
  index_flash = 0U;
 8017a6c:	2300      	movs	r3, #0
 8017a6e:	63bb      	str	r3, [r7, #56]	; 0x38
  for (index = 0U; ((index < nb_u32) && (GUI_OK == status)); index += 1U)
 8017a70:	2300      	movs	r3, #0
 8017a72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8017a74:	e050      	b.n	8017b18 <SaveSettingsInFlash+0xd6>
  {
    value[0] = pSettings[index];
 8017a76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017a78:	009b      	lsls	r3, r3, #2
 8017a7a:	69ba      	ldr	r2, [r7, #24]
 8017a7c:	18d3      	adds	r3, r2, r3
 8017a7e:	681a      	ldr	r2, [r3, #0]
 8017a80:	2110      	movs	r1, #16
 8017a82:	2010      	movs	r0, #16
 8017a84:	180b      	adds	r3, r1, r0
 8017a86:	19db      	adds	r3, r3, r7
 8017a88:	601a      	str	r2, [r3, #0]
    index++;
 8017a8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017a8c:	3301      	adds	r3, #1
 8017a8e:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (index < nb_u32)
 8017a90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8017a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a94:	429a      	cmp	r2, r3
 8017a96:	d208      	bcs.n	8017aaa <SaveSettingsInFlash+0x68>
    {
      value[1] = pSettings[index];
 8017a98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017a9a:	009b      	lsls	r3, r3, #2
 8017a9c:	69ba      	ldr	r2, [r7, #24]
 8017a9e:	18d3      	adds	r3, r2, r3
 8017aa0:	681a      	ldr	r2, [r3, #0]
 8017aa2:	180b      	adds	r3, r1, r0
 8017aa4:	19db      	adds	r3, r3, r7
 8017aa6:	605a      	str	r2, [r3, #4]
 8017aa8:	e006      	b.n	8017ab8 <SaveSettingsInFlash+0x76>
    }
    else
    {
      value[1] = (0xFFFFFFFFU);
 8017aaa:	2310      	movs	r3, #16
 8017aac:	2210      	movs	r2, #16
 8017aae:	189b      	adds	r3, r3, r2
 8017ab0:	19db      	adds	r3, r3, r7
 8017ab2:	2201      	movs	r2, #1
 8017ab4:	4252      	negs	r2, r2
 8017ab6:	605a      	str	r2, [r3, #4]
    }

    data_in_64 = value[0] | ((uint64_t)value[1] << 32U);
 8017ab8:	2210      	movs	r2, #16
 8017aba:	2610      	movs	r6, #16
 8017abc:	1993      	adds	r3, r2, r6
 8017abe:	19db      	adds	r3, r3, r7
 8017ac0:	681b      	ldr	r3, [r3, #0]
 8017ac2:	60bb      	str	r3, [r7, #8]
 8017ac4:	2300      	movs	r3, #0
 8017ac6:	60fb      	str	r3, [r7, #12]
 8017ac8:	1993      	adds	r3, r2, r6
 8017aca:	19db      	adds	r3, r3, r7
 8017acc:	685b      	ldr	r3, [r3, #4]
 8017ace:	603b      	str	r3, [r7, #0]
 8017ad0:	2300      	movs	r3, #0
 8017ad2:	607b      	str	r3, [r7, #4]
 8017ad4:	683b      	ldr	r3, [r7, #0]
 8017ad6:	001d      	movs	r5, r3
 8017ad8:	2300      	movs	r3, #0
 8017ada:	001c      	movs	r4, r3
 8017adc:	68b9      	ldr	r1, [r7, #8]
 8017ade:	68fa      	ldr	r2, [r7, #12]
 8017ae0:	000b      	movs	r3, r1
 8017ae2:	4323      	orrs	r3, r4
 8017ae4:	62bb      	str	r3, [r7, #40]	; 0x28
 8017ae6:	0013      	movs	r3, r2
 8017ae8:	432b      	orrs	r3, r5
 8017aea:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Save in the FLASH */
    if (HAL_OK != HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (Address + (8U * index_flash)), data_in_64))
 8017aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017aee:	00da      	lsls	r2, r3, #3
 8017af0:	69fb      	ldr	r3, [r7, #28]
 8017af2:	18d1      	adds	r1, r2, r3
 8017af4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017af8:	2001      	movs	r0, #1
 8017afa:	f7f3 fd01 	bl	800b500 <HAL_FLASH_Program>
 8017afe:	1e03      	subs	r3, r0, #0
 8017b00:	d004      	beq.n	8017b0c <SaveSettingsInFlash+0xca>
    {
      status = GUI_WRITE_ERROR;
 8017b02:	2327      	movs	r3, #39	; 0x27
 8017b04:	199b      	adds	r3, r3, r6
 8017b06:	19db      	adds	r3, r3, r7
 8017b08:	2202      	movs	r2, #2
 8017b0a:	701a      	strb	r2, [r3, #0]
    }
    index_flash += 1U;
 8017b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017b0e:	3301      	adds	r3, #1
 8017b10:	63bb      	str	r3, [r7, #56]	; 0x38
  for (index = 0U; ((index < nb_u32) && (GUI_OK == status)); index += 1U)
 8017b12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017b14:	3301      	adds	r3, #1
 8017b16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8017b18:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8017b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017b1c:	429a      	cmp	r2, r3
 8017b1e:	d206      	bcs.n	8017b2e <SaveSettingsInFlash+0xec>
 8017b20:	2327      	movs	r3, #39	; 0x27
 8017b22:	2210      	movs	r2, #16
 8017b24:	189b      	adds	r3, r3, r2
 8017b26:	19db      	adds	r3, r3, r7
 8017b28:	781b      	ldrb	r3, [r3, #0]
 8017b2a:	2b00      	cmp	r3, #0
 8017b2c:	d0a3      	beq.n	8017a76 <SaveSettingsInFlash+0x34>
  }
  return status;
 8017b2e:	2327      	movs	r3, #39	; 0x27
 8017b30:	2210      	movs	r2, #16
 8017b32:	189b      	adds	r3, r3, r2
 8017b34:	19db      	adds	r3, r3, r7
 8017b36:	781b      	ldrb	r3, [r3, #0]
  }
  return status;
#else
#warning "Flash program option undefined"
#endif  /* FLASH_TYPEPROGRAM_DOUBLEWORD */
}
 8017b38:	0018      	movs	r0, r3
 8017b3a:	46bd      	mov	sp, r7
 8017b3c:	b011      	add	sp, #68	; 0x44
 8017b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08017b40 <LoadPDOFromFlash>:

static GUI_StatusTypeDef LoadPDOFromFlash(uint32_t Address, uint32_t *pListOfPDO)
{
 8017b40:	b580      	push	{r7, lr}
 8017b42:	b086      	sub	sp, #24
 8017b44:	af00      	add	r7, sp, #0
 8017b46:	6078      	str	r0, [r7, #4]
 8017b48:	6039      	str	r1, [r7, #0]
  uint32_t _addr = Address;
 8017b4a:	687b      	ldr	r3, [r7, #4]
 8017b4c:	617b      	str	r3, [r7, #20]
  GUI_StatusTypeDef _status = GUI_ERROR;
 8017b4e:	230f      	movs	r3, #15
 8017b50:	18fb      	adds	r3, r7, r3
 8017b52:	2203      	movs	r2, #3
 8017b54:	701a      	strb	r2, [r3, #0]

  /* Check if FLASH is not empty to retrieve the data. Nethertheless keep data in the RAM */
  GUI_CHECK_IF_MEMORY_IS_CORRUPTED(_addr)
  {
    uint32_t _index;
    for (_index = 0U; _index < USBPD_MAX_NB_PDO; _index++)
 8017b56:	2300      	movs	r3, #0
 8017b58:	613b      	str	r3, [r7, #16]
 8017b5a:	e00c      	b.n	8017b76 <LoadPDOFromFlash+0x36>
    {
      pListOfPDO[_index] = *((uint32_t *)_addr);
 8017b5c:	697a      	ldr	r2, [r7, #20]
 8017b5e:	693b      	ldr	r3, [r7, #16]
 8017b60:	009b      	lsls	r3, r3, #2
 8017b62:	6839      	ldr	r1, [r7, #0]
 8017b64:	18cb      	adds	r3, r1, r3
 8017b66:	6812      	ldr	r2, [r2, #0]
 8017b68:	601a      	str	r2, [r3, #0]
      _addr = _addr + 4U;
 8017b6a:	697b      	ldr	r3, [r7, #20]
 8017b6c:	3304      	adds	r3, #4
 8017b6e:	617b      	str	r3, [r7, #20]
    for (_index = 0U; _index < USBPD_MAX_NB_PDO; _index++)
 8017b70:	693b      	ldr	r3, [r7, #16]
 8017b72:	3301      	adds	r3, #1
 8017b74:	613b      	str	r3, [r7, #16]
 8017b76:	693b      	ldr	r3, [r7, #16]
 8017b78:	2b06      	cmp	r3, #6
 8017b7a:	d9ef      	bls.n	8017b5c <LoadPDOFromFlash+0x1c>
    }
    _status = GUI_OK;
 8017b7c:	210f      	movs	r1, #15
 8017b7e:	187b      	adds	r3, r7, r1
 8017b80:	2200      	movs	r2, #0
 8017b82:	701a      	strb	r2, [r3, #0]
  }
  return _status;
 8017b84:	187b      	adds	r3, r7, r1
 8017b86:	781b      	ldrb	r3, [r3, #0]
}
 8017b88:	0018      	movs	r0, r3
 8017b8a:	46bd      	mov	sp, r7
 8017b8c:	b006      	add	sp, #24
 8017b8e:	bd80      	pop	{r7, pc}

08017b90 <LoadSettingsFromFlash>:

static GUI_StatusTypeDef LoadSettingsFromFlash(uint32_t Address, uint32_t *pSettings, uint32_t Size)
{
 8017b90:	b590      	push	{r4, r7, lr}
 8017b92:	b087      	sub	sp, #28
 8017b94:	af00      	add	r7, sp, #0
 8017b96:	60f8      	str	r0, [r7, #12]
 8017b98:	60b9      	str	r1, [r7, #8]
 8017b9a:	607a      	str	r2, [r7, #4]
  uint32_t _addr = Address;
 8017b9c:	68fb      	ldr	r3, [r7, #12]
 8017b9e:	617b      	str	r3, [r7, #20]
  GUI_StatusTypeDef _status = GUI_ERROR;
 8017ba0:	2413      	movs	r4, #19
 8017ba2:	193b      	adds	r3, r7, r4
 8017ba4:	2203      	movs	r2, #3
 8017ba6:	701a      	strb	r2, [r3, #0]

  /* Check if FLASH is not empty to retrieve the data. Nethertheless keep data in the RAM */
  GUI_CHECK_IF_MEMORY_IS_CORRUPTED(_addr)
  {
    (void) memcpy(pSettings, ((uint32_t *)_addr), Size);
 8017ba8:	6979      	ldr	r1, [r7, #20]
 8017baa:	687a      	ldr	r2, [r7, #4]
 8017bac:	68bb      	ldr	r3, [r7, #8]
 8017bae:	0018      	movs	r0, r3
 8017bb0:	f004 fce8 	bl	801c584 <memcpy>
    _status = GUI_OK;
 8017bb4:	193b      	adds	r3, r7, r4
 8017bb6:	2200      	movs	r2, #0
 8017bb8:	701a      	strb	r2, [r3, #0]
  }
  return _status;
 8017bba:	193b      	adds	r3, r7, r4
 8017bbc:	781b      	ldrb	r3, [r3, #0]
}
 8017bbe:	0018      	movs	r0, r3
 8017bc0:	46bd      	mov	sp, r7
 8017bc2:	b007      	add	sp, #28
 8017bc4:	bd90      	pop	{r4, r7, pc}

08017bc6 <TLV_init_encode>:
  * @param    Ptr          A pointer to the value. This function does not allocate memory,
  *                        it is the user's responsibility to allocate this.
  * @return   0 if everything went fine, 0xFF otherwise.
  */
uint8_t TLV_init_encode(TLV_ToSend_Data_t *ToSendTLV, uint8_t Tag, uint16_t SizeMax, uint8_t *Ptr)
{
 8017bc6:	b580      	push	{r7, lr}
 8017bc8:	b084      	sub	sp, #16
 8017bca:	af00      	add	r7, sp, #0
 8017bcc:	60f8      	str	r0, [r7, #12]
 8017bce:	0008      	movs	r0, r1
 8017bd0:	0011      	movs	r1, r2
 8017bd2:	607b      	str	r3, [r7, #4]
 8017bd4:	230b      	movs	r3, #11
 8017bd6:	18fb      	adds	r3, r7, r3
 8017bd8:	1c02      	adds	r2, r0, #0
 8017bda:	701a      	strb	r2, [r3, #0]
 8017bdc:	2308      	movs	r3, #8
 8017bde:	18fb      	adds	r3, r7, r3
 8017be0:	1c0a      	adds	r2, r1, #0
 8017be2:	801a      	strh	r2, [r3, #0]
  if (Ptr == NULL)
 8017be4:	687b      	ldr	r3, [r7, #4]
 8017be6:	2b00      	cmp	r3, #0
 8017be8:	d101      	bne.n	8017bee <TLV_init_encode+0x28>
  {
    return 0xFF;  /* Buffer is NULL*/
 8017bea:	23ff      	movs	r3, #255	; 0xff
 8017bec:	e04a      	b.n	8017c84 <TLV_init_encode+0xbe>
  }
  if (SizeMax < 11U)
 8017bee:	2308      	movs	r3, #8
 8017bf0:	18fb      	adds	r3, r7, r3
 8017bf2:	881b      	ldrh	r3, [r3, #0]
 8017bf4:	2b0a      	cmp	r3, #10
 8017bf6:	d801      	bhi.n	8017bfc <TLV_init_encode+0x36>
  {
    return 0xFF;  /* Because of his small max size, the buffer can't even receive one empty TLV*/
 8017bf8:	23ff      	movs	r3, #255	; 0xff
 8017bfa:	e043      	b.n	8017c84 <TLV_init_encode+0xbe>
  }

  ToSendTLV->data = Ptr;
 8017bfc:	68fb      	ldr	r3, [r7, #12]
 8017bfe:	687a      	ldr	r2, [r7, #4]
 8017c00:	601a      	str	r2, [r3, #0]
  ToSendTLV->maxSize = SizeMax;
 8017c02:	68fb      	ldr	r3, [r7, #12]
 8017c04:	2208      	movs	r2, #8
 8017c06:	18ba      	adds	r2, r7, r2
 8017c08:	8812      	ldrh	r2, [r2, #0]
 8017c0a:	809a      	strh	r2, [r3, #4]

  ToSendTLV->data[0] = TLV_SOF;
 8017c0c:	68fb      	ldr	r3, [r7, #12]
 8017c0e:	681b      	ldr	r3, [r3, #0]
 8017c10:	22fd      	movs	r2, #253	; 0xfd
 8017c12:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[1] = TLV_SOF;
 8017c14:	68fb      	ldr	r3, [r7, #12]
 8017c16:	681b      	ldr	r3, [r3, #0]
 8017c18:	3301      	adds	r3, #1
 8017c1a:	22fd      	movs	r2, #253	; 0xfd
 8017c1c:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[2] = TLV_SOF;
 8017c1e:	68fb      	ldr	r3, [r7, #12]
 8017c20:	681b      	ldr	r3, [r3, #0]
 8017c22:	3302      	adds	r3, #2
 8017c24:	22fd      	movs	r2, #253	; 0xfd
 8017c26:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[3] = TLV_SOF;          /* SOF*/
 8017c28:	68fb      	ldr	r3, [r7, #12]
 8017c2a:	681b      	ldr	r3, [r3, #0]
 8017c2c:	3303      	adds	r3, #3
 8017c2e:	22fd      	movs	r2, #253	; 0xfd
 8017c30:	701a      	strb	r2, [r3, #0]

  ToSendTLV->data[4] = Tag;              /* Tag*/
 8017c32:	68fb      	ldr	r3, [r7, #12]
 8017c34:	681b      	ldr	r3, [r3, #0]
 8017c36:	3304      	adds	r3, #4
 8017c38:	220b      	movs	r2, #11
 8017c3a:	18ba      	adds	r2, r7, r2
 8017c3c:	7812      	ldrb	r2, [r2, #0]
 8017c3e:	701a      	strb	r2, [r3, #0]

  ToSendTLV->data[5] = 0;
 8017c40:	68fb      	ldr	r3, [r7, #12]
 8017c42:	681b      	ldr	r3, [r3, #0]
 8017c44:	3305      	adds	r3, #5
 8017c46:	2200      	movs	r2, #0
 8017c48:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[6] = 0;                /* Size*/
 8017c4a:	68fb      	ldr	r3, [r7, #12]
 8017c4c:	681b      	ldr	r3, [r3, #0]
 8017c4e:	3306      	adds	r3, #6
 8017c50:	2200      	movs	r2, #0
 8017c52:	701a      	strb	r2, [r3, #0]

  ToSendTLV->data[7] = TLV_EOF;
 8017c54:	68fb      	ldr	r3, [r7, #12]
 8017c56:	681b      	ldr	r3, [r3, #0]
 8017c58:	3307      	adds	r3, #7
 8017c5a:	22a5      	movs	r2, #165	; 0xa5
 8017c5c:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[8] = TLV_EOF;
 8017c5e:	68fb      	ldr	r3, [r7, #12]
 8017c60:	681b      	ldr	r3, [r3, #0]
 8017c62:	3308      	adds	r3, #8
 8017c64:	22a5      	movs	r2, #165	; 0xa5
 8017c66:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[9] = TLV_EOF;
 8017c68:	68fb      	ldr	r3, [r7, #12]
 8017c6a:	681b      	ldr	r3, [r3, #0]
 8017c6c:	3309      	adds	r3, #9
 8017c6e:	22a5      	movs	r2, #165	; 0xa5
 8017c70:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[10] = TLV_EOF;         /* EOF*/
 8017c72:	68fb      	ldr	r3, [r7, #12]
 8017c74:	681b      	ldr	r3, [r3, #0]
 8017c76:	330a      	adds	r3, #10
 8017c78:	22a5      	movs	r2, #165	; 0xa5
 8017c7a:	701a      	strb	r2, [r3, #0]

  ToSendTLV->EOFposition = 7;
 8017c7c:	68fb      	ldr	r3, [r7, #12]
 8017c7e:	2207      	movs	r2, #7
 8017c80:	80da      	strh	r2, [r3, #6]

  return 0;
 8017c82:	2300      	movs	r3, #0
}
 8017c84:	0018      	movs	r0, r3
 8017c86:	46bd      	mov	sp, r7
 8017c88:	b004      	add	sp, #16
 8017c8a:	bd80      	pop	{r7, pc}

08017c8c <TLV_add>:
  * @param    Value        A pointer to the Value to add.
  * @return   The number of bytes written if everything went fine, 0xFFFF otherwise.
  *
  */
uint16_t TLV_add(TLV_ToSend_Data_t *ToSendTLV, uint8_t Tag, uint16_t Size, const uint8_t *Value)
{
 8017c8c:	b580      	push	{r7, lr}
 8017c8e:	b086      	sub	sp, #24
 8017c90:	af00      	add	r7, sp, #0
 8017c92:	60f8      	str	r0, [r7, #12]
 8017c94:	0008      	movs	r0, r1
 8017c96:	0011      	movs	r1, r2
 8017c98:	607b      	str	r3, [r7, #4]
 8017c9a:	230b      	movs	r3, #11
 8017c9c:	18fb      	adds	r3, r7, r3
 8017c9e:	1c02      	adds	r2, r0, #0
 8017ca0:	701a      	strb	r2, [r3, #0]
 8017ca2:	2308      	movs	r3, #8
 8017ca4:	18fb      	adds	r3, r7, r3
 8017ca6:	1c0a      	adds	r2, r1, #0
 8017ca8:	801a      	strh	r2, [r3, #0]
  if (ToSendTLV->data[ToSendTLV->EOFposition] != TLV_EOF)
 8017caa:	68fb      	ldr	r3, [r7, #12]
 8017cac:	681b      	ldr	r3, [r3, #0]
 8017cae:	68fa      	ldr	r2, [r7, #12]
 8017cb0:	88d2      	ldrh	r2, [r2, #6]
 8017cb2:	189b      	adds	r3, r3, r2
 8017cb4:	781b      	ldrb	r3, [r3, #0]
 8017cb6:	2ba5      	cmp	r3, #165	; 0xa5
 8017cb8:	d001      	beq.n	8017cbe <TLV_add+0x32>
  {
    return 0xFFFF;  /* EOF has been lost. Has any TLV operation failed, or went interrupted ?*/
 8017cba:	4b5a      	ldr	r3, [pc, #360]	; (8017e24 <TLV_add+0x198>)
 8017cbc:	e0ae      	b.n	8017e1c <TLV_add+0x190>
  }
  if ((ToSendTLV->EOFposition + 4U + 3U + Size) > ToSendTLV->maxSize)
 8017cbe:	68fb      	ldr	r3, [r7, #12]
 8017cc0:	88db      	ldrh	r3, [r3, #6]
 8017cc2:	001a      	movs	r2, r3
 8017cc4:	2308      	movs	r3, #8
 8017cc6:	18fb      	adds	r3, r7, r3
 8017cc8:	881b      	ldrh	r3, [r3, #0]
 8017cca:	18d3      	adds	r3, r2, r3
 8017ccc:	3307      	adds	r3, #7
 8017cce:	68fa      	ldr	r2, [r7, #12]
 8017cd0:	8892      	ldrh	r2, [r2, #4]
 8017cd2:	4293      	cmp	r3, r2
 8017cd4:	d901      	bls.n	8017cda <TLV_add+0x4e>
  {
    return 0xFFFF;  /* Can't add this TLV, because it will overflow the provided buffer.*/
 8017cd6:	4b53      	ldr	r3, [pc, #332]	; (8017e24 <TLV_add+0x198>)
 8017cd8:	e0a0      	b.n	8017e1c <TLV_add+0x190>
  }
  if (ToSendTLV->data == NULL)
 8017cda:	68fb      	ldr	r3, [r7, #12]
 8017cdc:	681b      	ldr	r3, [r3, #0]
 8017cde:	2b00      	cmp	r3, #0
 8017ce0:	d101      	bne.n	8017ce6 <TLV_add+0x5a>
  {
    return 0xFFFF;  /* Data points to NULL. Has the encoding been initialized with TLV_init_encode ?*/
 8017ce2:	4b50      	ldr	r3, [pc, #320]	; (8017e24 <TLV_add+0x198>)
 8017ce4:	e09a      	b.n	8017e1c <TLV_add+0x190>
  }
  if (ToSendTLV->EOFposition == 0xFFFFU)
 8017ce6:	68fb      	ldr	r3, [r7, #12]
 8017ce8:	88db      	ldrh	r3, [r3, #6]
 8017cea:	4a4e      	ldr	r2, [pc, #312]	; (8017e24 <TLV_add+0x198>)
 8017cec:	4293      	cmp	r3, r2
 8017cee:	d101      	bne.n	8017cf4 <TLV_add+0x68>
  {
    return 0xFFFF;  /* EOF at -1.  Has the decoding been initialized with TLV_init_decode ?*/
 8017cf0:	4b4c      	ldr	r3, [pc, #304]	; (8017e24 <TLV_add+0x198>)
 8017cf2:	e093      	b.n	8017e1c <TLV_add+0x190>
  }

  ToSendTLV->data[ToSendTLV->EOFposition] = Tag;                           /* Tag*/
 8017cf4:	68fb      	ldr	r3, [r7, #12]
 8017cf6:	681b      	ldr	r3, [r3, #0]
 8017cf8:	68fa      	ldr	r2, [r7, #12]
 8017cfa:	88d2      	ldrh	r2, [r2, #6]
 8017cfc:	189b      	adds	r3, r3, r2
 8017cfe:	220b      	movs	r2, #11
 8017d00:	18ba      	adds	r2, r7, r2
 8017d02:	7812      	ldrb	r2, [r2, #0]
 8017d04:	701a      	strb	r2, [r3, #0]
  ToSendTLV->EOFposition++;
 8017d06:	68fb      	ldr	r3, [r7, #12]
 8017d08:	88db      	ldrh	r3, [r3, #6]
 8017d0a:	3301      	adds	r3, #1
 8017d0c:	b29a      	uxth	r2, r3
 8017d0e:	68fb      	ldr	r3, [r7, #12]
 8017d10:	80da      	strh	r2, [r3, #6]
  ToSendTLV->SizePosition = ToSendTLV->EOFposition;
 8017d12:	68fb      	ldr	r3, [r7, #12]
 8017d14:	88da      	ldrh	r2, [r3, #6]
 8017d16:	68fb      	ldr	r3, [r7, #12]
 8017d18:	811a      	strh	r2, [r3, #8]

  ToSendTLV->data[ToSendTLV->EOFposition] = (uint8_t)((Size >> 8) & 0x00FFU);  /* Size*/
 8017d1a:	2008      	movs	r0, #8
 8017d1c:	183b      	adds	r3, r7, r0
 8017d1e:	881b      	ldrh	r3, [r3, #0]
 8017d20:	0a1b      	lsrs	r3, r3, #8
 8017d22:	b299      	uxth	r1, r3
 8017d24:	68fb      	ldr	r3, [r7, #12]
 8017d26:	681b      	ldr	r3, [r3, #0]
 8017d28:	68fa      	ldr	r2, [r7, #12]
 8017d2a:	88d2      	ldrh	r2, [r2, #6]
 8017d2c:	189b      	adds	r3, r3, r2
 8017d2e:	b2ca      	uxtb	r2, r1
 8017d30:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 1U] = (uint8_t)((Size) & 0x00FFU);
 8017d32:	68fb      	ldr	r3, [r7, #12]
 8017d34:	681a      	ldr	r2, [r3, #0]
 8017d36:	68fb      	ldr	r3, [r7, #12]
 8017d38:	88db      	ldrh	r3, [r3, #6]
 8017d3a:	3301      	adds	r3, #1
 8017d3c:	18d3      	adds	r3, r2, r3
 8017d3e:	183a      	adds	r2, r7, r0
 8017d40:	8812      	ldrh	r2, [r2, #0]
 8017d42:	b2d2      	uxtb	r2, r2
 8017d44:	701a      	strb	r2, [r3, #0]
  ToSendTLV->EOFposition += 2U;
 8017d46:	68fb      	ldr	r3, [r7, #12]
 8017d48:	88db      	ldrh	r3, [r3, #6]
 8017d4a:	3302      	adds	r3, #2
 8017d4c:	b29a      	uxth	r2, r3
 8017d4e:	68fb      	ldr	r3, [r7, #12]
 8017d50:	80da      	strh	r2, [r3, #6]

  for (uint32_t index = 0U; index < Size; index++)                          /* Value*/
 8017d52:	2300      	movs	r3, #0
 8017d54:	617b      	str	r3, [r7, #20]
 8017d56:	e012      	b.n	8017d7e <TLV_add+0xf2>
  {
    ToSendTLV->data[ToSendTLV->EOFposition] = Value[index];
 8017d58:	687a      	ldr	r2, [r7, #4]
 8017d5a:	697b      	ldr	r3, [r7, #20]
 8017d5c:	18d2      	adds	r2, r2, r3
 8017d5e:	68fb      	ldr	r3, [r7, #12]
 8017d60:	681b      	ldr	r3, [r3, #0]
 8017d62:	68f9      	ldr	r1, [r7, #12]
 8017d64:	88c9      	ldrh	r1, [r1, #6]
 8017d66:	185b      	adds	r3, r3, r1
 8017d68:	7812      	ldrb	r2, [r2, #0]
 8017d6a:	701a      	strb	r2, [r3, #0]
    ToSendTLV->EOFposition++;
 8017d6c:	68fb      	ldr	r3, [r7, #12]
 8017d6e:	88db      	ldrh	r3, [r3, #6]
 8017d70:	3301      	adds	r3, #1
 8017d72:	b29a      	uxth	r2, r3
 8017d74:	68fb      	ldr	r3, [r7, #12]
 8017d76:	80da      	strh	r2, [r3, #6]
  for (uint32_t index = 0U; index < Size; index++)                          /* Value*/
 8017d78:	697b      	ldr	r3, [r7, #20]
 8017d7a:	3301      	adds	r3, #1
 8017d7c:	617b      	str	r3, [r7, #20]
 8017d7e:	2108      	movs	r1, #8
 8017d80:	187b      	adds	r3, r7, r1
 8017d82:	881b      	ldrh	r3, [r3, #0]
 8017d84:	697a      	ldr	r2, [r7, #20]
 8017d86:	429a      	cmp	r2, r3
 8017d88:	d3e6      	bcc.n	8017d58 <TLV_add+0xcc>
  }

  ToSendTLV->data[ToSendTLV->EOFposition] = TLV_EOF;
 8017d8a:	68fb      	ldr	r3, [r7, #12]
 8017d8c:	681b      	ldr	r3, [r3, #0]
 8017d8e:	68fa      	ldr	r2, [r7, #12]
 8017d90:	88d2      	ldrh	r2, [r2, #6]
 8017d92:	189b      	adds	r3, r3, r2
 8017d94:	22a5      	movs	r2, #165	; 0xa5
 8017d96:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 1U] = TLV_EOF;
 8017d98:	68fb      	ldr	r3, [r7, #12]
 8017d9a:	681a      	ldr	r2, [r3, #0]
 8017d9c:	68fb      	ldr	r3, [r7, #12]
 8017d9e:	88db      	ldrh	r3, [r3, #6]
 8017da0:	3301      	adds	r3, #1
 8017da2:	18d3      	adds	r3, r2, r3
 8017da4:	22a5      	movs	r2, #165	; 0xa5
 8017da6:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 2U] = TLV_EOF;
 8017da8:	68fb      	ldr	r3, [r7, #12]
 8017daa:	681a      	ldr	r2, [r3, #0]
 8017dac:	68fb      	ldr	r3, [r7, #12]
 8017dae:	88db      	ldrh	r3, [r3, #6]
 8017db0:	3302      	adds	r3, #2
 8017db2:	18d3      	adds	r3, r2, r3
 8017db4:	22a5      	movs	r2, #165	; 0xa5
 8017db6:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 3U] = TLV_EOF;                  /* EOF*/
 8017db8:	68fb      	ldr	r3, [r7, #12]
 8017dba:	681a      	ldr	r2, [r3, #0]
 8017dbc:	68fb      	ldr	r3, [r7, #12]
 8017dbe:	88db      	ldrh	r3, [r3, #6]
 8017dc0:	3303      	adds	r3, #3
 8017dc2:	18d3      	adds	r3, r2, r3
 8017dc4:	22a5      	movs	r2, #165	; 0xa5
 8017dc6:	701a      	strb	r2, [r3, #0]

  /* Update of the top level Size marker*/
  uint16_t total_lgth = ((uint16_t)(ToSendTLV->data[5]) << 8) + (uint16_t)(ToSendTLV->data[6]) + 3U + Size;
 8017dc8:	68fb      	ldr	r3, [r7, #12]
 8017dca:	681b      	ldr	r3, [r3, #0]
 8017dcc:	3305      	adds	r3, #5
 8017dce:	781b      	ldrb	r3, [r3, #0]
 8017dd0:	b29b      	uxth	r3, r3
 8017dd2:	021b      	lsls	r3, r3, #8
 8017dd4:	b29a      	uxth	r2, r3
 8017dd6:	68fb      	ldr	r3, [r7, #12]
 8017dd8:	681b      	ldr	r3, [r3, #0]
 8017dda:	3306      	adds	r3, #6
 8017ddc:	781b      	ldrb	r3, [r3, #0]
 8017dde:	b29b      	uxth	r3, r3
 8017de0:	18d3      	adds	r3, r2, r3
 8017de2:	b29a      	uxth	r2, r3
 8017de4:	187b      	adds	r3, r7, r1
 8017de6:	881b      	ldrh	r3, [r3, #0]
 8017de8:	18d3      	adds	r3, r2, r3
 8017dea:	b29a      	uxth	r2, r3
 8017dec:	2012      	movs	r0, #18
 8017dee:	183b      	adds	r3, r7, r0
 8017df0:	3203      	adds	r2, #3
 8017df2:	801a      	strh	r2, [r3, #0]
  ToSendTLV->data[5] = (uint8_t)(total_lgth >> 8);
 8017df4:	183b      	adds	r3, r7, r0
 8017df6:	881b      	ldrh	r3, [r3, #0]
 8017df8:	0a1b      	lsrs	r3, r3, #8
 8017dfa:	b29a      	uxth	r2, r3
 8017dfc:	68fb      	ldr	r3, [r7, #12]
 8017dfe:	681b      	ldr	r3, [r3, #0]
 8017e00:	3305      	adds	r3, #5
 8017e02:	b2d2      	uxtb	r2, r2
 8017e04:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[6] = (uint8_t)total_lgth;
 8017e06:	68fb      	ldr	r3, [r7, #12]
 8017e08:	681b      	ldr	r3, [r3, #0]
 8017e0a:	3306      	adds	r3, #6
 8017e0c:	183a      	adds	r2, r7, r0
 8017e0e:	8812      	ldrh	r2, [r2, #0]
 8017e10:	b2d2      	uxtb	r2, r2
 8017e12:	701a      	strb	r2, [r3, #0]

  return (3U + Size);
 8017e14:	187b      	adds	r3, r7, r1
 8017e16:	881b      	ldrh	r3, [r3, #0]
 8017e18:	3303      	adds	r3, #3
 8017e1a:	b29b      	uxth	r3, r3
}
 8017e1c:	0018      	movs	r0, r3
 8017e1e:	46bd      	mov	sp, r7
 8017e20:	b006      	add	sp, #24
 8017e22:	bd80      	pop	{r7, pc}
 8017e24:	0000ffff 	.word	0x0000ffff

08017e28 <TLV_addValue>:
  * @param    Value        A pointer to the Value to add.
  * @return   The number of bytes written if everything went fine, 0xFFFF otherwise.
  *
  */
uint16_t TLV_addValue(TLV_ToSend_Data_t *ToSendTLV, const uint8_t *Value, uint16_t Size)
{
 8017e28:	b580      	push	{r7, lr}
 8017e2a:	b086      	sub	sp, #24
 8017e2c:	af00      	add	r7, sp, #0
 8017e2e:	60f8      	str	r0, [r7, #12]
 8017e30:	60b9      	str	r1, [r7, #8]
 8017e32:	1dbb      	adds	r3, r7, #6
 8017e34:	801a      	strh	r2, [r3, #0]
  if (ToSendTLV->data[ToSendTLV->EOFposition] != TLV_EOF)
 8017e36:	68fb      	ldr	r3, [r7, #12]
 8017e38:	681b      	ldr	r3, [r3, #0]
 8017e3a:	68fa      	ldr	r2, [r7, #12]
 8017e3c:	88d2      	ldrh	r2, [r2, #6]
 8017e3e:	189b      	adds	r3, r3, r2
 8017e40:	781b      	ldrb	r3, [r3, #0]
 8017e42:	2ba5      	cmp	r3, #165	; 0xa5
 8017e44:	d001      	beq.n	8017e4a <TLV_addValue+0x22>
  {
    return 0xFFFF;  /* EOF has been lost. Has any TLV operation failed, or went interrupted ?*/
 8017e46:	4b41      	ldr	r3, [pc, #260]	; (8017f4c <TLV_addValue+0x124>)
 8017e48:	e07c      	b.n	8017f44 <TLV_addValue+0x11c>
  }
  if ((ToSendTLV->EOFposition + 4U + 3U + Size) > ToSendTLV->maxSize)
 8017e4a:	68fb      	ldr	r3, [r7, #12]
 8017e4c:	88db      	ldrh	r3, [r3, #6]
 8017e4e:	001a      	movs	r2, r3
 8017e50:	1dbb      	adds	r3, r7, #6
 8017e52:	881b      	ldrh	r3, [r3, #0]
 8017e54:	18d3      	adds	r3, r2, r3
 8017e56:	3307      	adds	r3, #7
 8017e58:	68fa      	ldr	r2, [r7, #12]
 8017e5a:	8892      	ldrh	r2, [r2, #4]
 8017e5c:	4293      	cmp	r3, r2
 8017e5e:	d901      	bls.n	8017e64 <TLV_addValue+0x3c>
  {
    return 0xFFFF;  /* Can't add this TLV, because it will overflow the provided buffer.*/
 8017e60:	4b3a      	ldr	r3, [pc, #232]	; (8017f4c <TLV_addValue+0x124>)
 8017e62:	e06f      	b.n	8017f44 <TLV_addValue+0x11c>
  }
  if (ToSendTLV->data == NULL)
 8017e64:	68fb      	ldr	r3, [r7, #12]
 8017e66:	681b      	ldr	r3, [r3, #0]
 8017e68:	2b00      	cmp	r3, #0
 8017e6a:	d101      	bne.n	8017e70 <TLV_addValue+0x48>
  {
    return 0xFFFF;  /* Data points to NULL. Has the encoding been initialized with TLV_init_encode ?*/
 8017e6c:	4b37      	ldr	r3, [pc, #220]	; (8017f4c <TLV_addValue+0x124>)
 8017e6e:	e069      	b.n	8017f44 <TLV_addValue+0x11c>
  }
  if (ToSendTLV->EOFposition == 0xFFFFU)
 8017e70:	68fb      	ldr	r3, [r7, #12]
 8017e72:	88db      	ldrh	r3, [r3, #6]
 8017e74:	4a35      	ldr	r2, [pc, #212]	; (8017f4c <TLV_addValue+0x124>)
 8017e76:	4293      	cmp	r3, r2
 8017e78:	d101      	bne.n	8017e7e <TLV_addValue+0x56>
  {
    return 0xFFFF;  /* EOF at -1.  Has the decoding been initialized with TLV_init_decode ?*/
 8017e7a:	4b34      	ldr	r3, [pc, #208]	; (8017f4c <TLV_addValue+0x124>)
 8017e7c:	e062      	b.n	8017f44 <TLV_addValue+0x11c>
  }

  for (uint32_t index = 0; index < Size; index++)                          /* Value*/
 8017e7e:	2300      	movs	r3, #0
 8017e80:	617b      	str	r3, [r7, #20]
 8017e82:	e012      	b.n	8017eaa <TLV_addValue+0x82>
  {
    ToSendTLV->data[ToSendTLV->EOFposition] = Value[index];
 8017e84:	68ba      	ldr	r2, [r7, #8]
 8017e86:	697b      	ldr	r3, [r7, #20]
 8017e88:	18d2      	adds	r2, r2, r3
 8017e8a:	68fb      	ldr	r3, [r7, #12]
 8017e8c:	681b      	ldr	r3, [r3, #0]
 8017e8e:	68f9      	ldr	r1, [r7, #12]
 8017e90:	88c9      	ldrh	r1, [r1, #6]
 8017e92:	185b      	adds	r3, r3, r1
 8017e94:	7812      	ldrb	r2, [r2, #0]
 8017e96:	701a      	strb	r2, [r3, #0]
    ToSendTLV->EOFposition++;
 8017e98:	68fb      	ldr	r3, [r7, #12]
 8017e9a:	88db      	ldrh	r3, [r3, #6]
 8017e9c:	3301      	adds	r3, #1
 8017e9e:	b29a      	uxth	r2, r3
 8017ea0:	68fb      	ldr	r3, [r7, #12]
 8017ea2:	80da      	strh	r2, [r3, #6]
  for (uint32_t index = 0; index < Size; index++)                          /* Value*/
 8017ea4:	697b      	ldr	r3, [r7, #20]
 8017ea6:	3301      	adds	r3, #1
 8017ea8:	617b      	str	r3, [r7, #20]
 8017eaa:	1dbb      	adds	r3, r7, #6
 8017eac:	881b      	ldrh	r3, [r3, #0]
 8017eae:	697a      	ldr	r2, [r7, #20]
 8017eb0:	429a      	cmp	r2, r3
 8017eb2:	d3e7      	bcc.n	8017e84 <TLV_addValue+0x5c>
  }

  ToSendTLV->data[ToSendTLV->EOFposition] = TLV_EOF;
 8017eb4:	68fb      	ldr	r3, [r7, #12]
 8017eb6:	681b      	ldr	r3, [r3, #0]
 8017eb8:	68fa      	ldr	r2, [r7, #12]
 8017eba:	88d2      	ldrh	r2, [r2, #6]
 8017ebc:	189b      	adds	r3, r3, r2
 8017ebe:	22a5      	movs	r2, #165	; 0xa5
 8017ec0:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 1U] = TLV_EOF;
 8017ec2:	68fb      	ldr	r3, [r7, #12]
 8017ec4:	681a      	ldr	r2, [r3, #0]
 8017ec6:	68fb      	ldr	r3, [r7, #12]
 8017ec8:	88db      	ldrh	r3, [r3, #6]
 8017eca:	3301      	adds	r3, #1
 8017ecc:	18d3      	adds	r3, r2, r3
 8017ece:	22a5      	movs	r2, #165	; 0xa5
 8017ed0:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 2U] = TLV_EOF;
 8017ed2:	68fb      	ldr	r3, [r7, #12]
 8017ed4:	681a      	ldr	r2, [r3, #0]
 8017ed6:	68fb      	ldr	r3, [r7, #12]
 8017ed8:	88db      	ldrh	r3, [r3, #6]
 8017eda:	3302      	adds	r3, #2
 8017edc:	18d3      	adds	r3, r2, r3
 8017ede:	22a5      	movs	r2, #165	; 0xa5
 8017ee0:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[ToSendTLV->EOFposition + 3U] = TLV_EOF;                   /* EOF*/
 8017ee2:	68fb      	ldr	r3, [r7, #12]
 8017ee4:	681a      	ldr	r2, [r3, #0]
 8017ee6:	68fb      	ldr	r3, [r7, #12]
 8017ee8:	88db      	ldrh	r3, [r3, #6]
 8017eea:	3303      	adds	r3, #3
 8017eec:	18d3      	adds	r3, r2, r3
 8017eee:	22a5      	movs	r2, #165	; 0xa5
 8017ef0:	701a      	strb	r2, [r3, #0]

  /* Update of the top level Size marker*/
  uint16_t total_lgth = ((uint16_t)(ToSendTLV->data[5]) << 8) + (uint16_t)(ToSendTLV->data[6]) + Size;
 8017ef2:	68fb      	ldr	r3, [r7, #12]
 8017ef4:	681b      	ldr	r3, [r3, #0]
 8017ef6:	3305      	adds	r3, #5
 8017ef8:	781b      	ldrb	r3, [r3, #0]
 8017efa:	b29b      	uxth	r3, r3
 8017efc:	021b      	lsls	r3, r3, #8
 8017efe:	b29a      	uxth	r2, r3
 8017f00:	68fb      	ldr	r3, [r7, #12]
 8017f02:	681b      	ldr	r3, [r3, #0]
 8017f04:	3306      	adds	r3, #6
 8017f06:	781b      	ldrb	r3, [r3, #0]
 8017f08:	b29b      	uxth	r3, r3
 8017f0a:	18d3      	adds	r3, r2, r3
 8017f0c:	b299      	uxth	r1, r3
 8017f0e:	2012      	movs	r0, #18
 8017f10:	183b      	adds	r3, r7, r0
 8017f12:	1dba      	adds	r2, r7, #6
 8017f14:	8812      	ldrh	r2, [r2, #0]
 8017f16:	188a      	adds	r2, r1, r2
 8017f18:	801a      	strh	r2, [r3, #0]
  ToSendTLV->data[5] = (uint8_t)(total_lgth >> 8);
 8017f1a:	0001      	movs	r1, r0
 8017f1c:	187b      	adds	r3, r7, r1
 8017f1e:	881b      	ldrh	r3, [r3, #0]
 8017f20:	0a1b      	lsrs	r3, r3, #8
 8017f22:	b29a      	uxth	r2, r3
 8017f24:	68fb      	ldr	r3, [r7, #12]
 8017f26:	681b      	ldr	r3, [r3, #0]
 8017f28:	3305      	adds	r3, #5
 8017f2a:	b2d2      	uxtb	r2, r2
 8017f2c:	701a      	strb	r2, [r3, #0]
  ToSendTLV->data[6] = (uint8_t)(total_lgth);
 8017f2e:	68fb      	ldr	r3, [r7, #12]
 8017f30:	681b      	ldr	r3, [r3, #0]
 8017f32:	3306      	adds	r3, #6
 8017f34:	187a      	adds	r2, r7, r1
 8017f36:	8812      	ldrh	r2, [r2, #0]
 8017f38:	b2d2      	uxtb	r2, r2
 8017f3a:	701a      	strb	r2, [r3, #0]

  return 3U + Size;
 8017f3c:	1dbb      	adds	r3, r7, #6
 8017f3e:	881b      	ldrh	r3, [r3, #0]
 8017f40:	3303      	adds	r3, #3
 8017f42:	b29b      	uxth	r3, r3
}
 8017f44:	0018      	movs	r0, r3
 8017f46:	46bd      	mov	sp, r7
 8017f48:	b006      	add	sp, #24
 8017f4a:	bd80      	pop	{r7, pc}
 8017f4c:	0000ffff 	.word	0x0000ffff

08017f50 <TLV_deinit_encode>:
  *           Once deinitialization is done, the string used can directly be send.
  * @param    ToSendTLV    The TLV_ToSend_Data_t structure to deinitialize.
  * @return   None
  */
void TLV_deinit_encode(TLV_ToSend_Data_t *ToSendTLV)
{
 8017f50:	b580      	push	{r7, lr}
 8017f52:	b082      	sub	sp, #8
 8017f54:	af00      	add	r7, sp, #0
 8017f56:	6078      	str	r0, [r7, #4]
  ToSendTLV->data        = NULL;
 8017f58:	687b      	ldr	r3, [r7, #4]
 8017f5a:	2200      	movs	r2, #0
 8017f5c:	601a      	str	r2, [r3, #0]
  ToSendTLV->EOFposition = 0xFFFF;
 8017f5e:	687b      	ldr	r3, [r7, #4]
 8017f60:	2201      	movs	r2, #1
 8017f62:	4252      	negs	r2, r2
 8017f64:	80da      	strh	r2, [r3, #6]
  ToSendTLV->maxSize     = 0;
 8017f66:	687b      	ldr	r3, [r7, #4]
 8017f68:	2200      	movs	r2, #0
 8017f6a:	809a      	strh	r2, [r3, #4]
}
 8017f6c:	46c0      	nop			; (mov r8, r8)
 8017f6e:	46bd      	mov	sp, r7
 8017f70:	b002      	add	sp, #8
 8017f72:	bd80      	pop	{r7, pc}

08017f74 <TLV_init_decode>:
  * @param    ToProcessTLV    The TLV_Received_Data_t that will be used.
  * @param    pReceivedString The string which will be decoded.
  * @return   The position of the cursor if everything went fine, 0xFF otherwise.
  */
uint8_t TLV_init_decode(TLV_Received_Data_t *ToProcessTLV, uint8_t *pReceivedString)
{
 8017f74:	b580      	push	{r7, lr}
 8017f76:	b082      	sub	sp, #8
 8017f78:	af00      	add	r7, sp, #0
 8017f7a:	6078      	str	r0, [r7, #4]
 8017f7c:	6039      	str	r1, [r7, #0]
  if (pReceivedString == NULL)
 8017f7e:	683b      	ldr	r3, [r7, #0]
 8017f80:	2b00      	cmp	r3, #0
 8017f82:	d101      	bne.n	8017f88 <TLV_init_decode+0x14>
  {
    return 0xFF;  /* Received string is NULL*/
 8017f84:	23ff      	movs	r3, #255	; 0xff
 8017f86:	e01d      	b.n	8017fc4 <TLV_init_decode+0x50>
  }
  if ((pReceivedString[0] != TLV_SOF)
 8017f88:	683b      	ldr	r3, [r7, #0]
 8017f8a:	781b      	ldrb	r3, [r3, #0]
 8017f8c:	2bfd      	cmp	r3, #253	; 0xfd
 8017f8e:	d10e      	bne.n	8017fae <TLV_init_decode+0x3a>
      || (pReceivedString[1] != TLV_SOF)
 8017f90:	683b      	ldr	r3, [r7, #0]
 8017f92:	3301      	adds	r3, #1
 8017f94:	781b      	ldrb	r3, [r3, #0]
 8017f96:	2bfd      	cmp	r3, #253	; 0xfd
 8017f98:	d109      	bne.n	8017fae <TLV_init_decode+0x3a>
      || (pReceivedString[2] != TLV_SOF)
 8017f9a:	683b      	ldr	r3, [r7, #0]
 8017f9c:	3302      	adds	r3, #2
 8017f9e:	781b      	ldrb	r3, [r3, #0]
 8017fa0:	2bfd      	cmp	r3, #253	; 0xfd
 8017fa2:	d104      	bne.n	8017fae <TLV_init_decode+0x3a>
      || (pReceivedString[3] != TLV_SOF))
 8017fa4:	683b      	ldr	r3, [r7, #0]
 8017fa6:	3303      	adds	r3, #3
 8017fa8:	781b      	ldrb	r3, [r3, #0]
 8017faa:	2bfd      	cmp	r3, #253	; 0xfd
 8017fac:	d001      	beq.n	8017fb2 <TLV_init_decode+0x3e>
  {
    return 0xFF;  /* Incorrect SOF*/
 8017fae:	23ff      	movs	r3, #255	; 0xff
 8017fb0:	e008      	b.n	8017fc4 <TLV_init_decode+0x50>
  }

  ToProcessTLV->data = pReceivedString;
 8017fb2:	687b      	ldr	r3, [r7, #4]
 8017fb4:	683a      	ldr	r2, [r7, #0]
 8017fb6:	601a      	str	r2, [r3, #0]
  ToProcessTLV->cursor = 7; /* Cursor at start of value*/
 8017fb8:	687b      	ldr	r3, [r7, #4]
 8017fba:	2207      	movs	r2, #7
 8017fbc:	809a      	strh	r2, [r3, #4]

  return ((uint8_t)(ToProcessTLV->cursor));
 8017fbe:	687b      	ldr	r3, [r7, #4]
 8017fc0:	889b      	ldrh	r3, [r3, #4]
 8017fc2:	b2db      	uxtb	r3, r3
}
 8017fc4:	0018      	movs	r0, r3
 8017fc6:	46bd      	mov	sp, r7
 8017fc8:	b002      	add	sp, #8
 8017fca:	bd80      	pop	{r7, pc}

08017fcc <TLV_get>:
  * @param    Value        A double pointer, which will contain a pointer directly to the data in the reception buffer.
  * @return   0 if the reading was fine and there is another parameter after,
  *           1 if the reading was fine and it was the last parameter, 0xFF otherwise.
  */
uint8_t TLV_get(TLV_Received_Data_t *ToProcessTLV, uint8_t *Tag, uint16_t *Length, uint8_t **Value)
{
 8017fcc:	b580      	push	{r7, lr}
 8017fce:	b084      	sub	sp, #16
 8017fd0:	af00      	add	r7, sp, #0
 8017fd2:	60f8      	str	r0, [r7, #12]
 8017fd4:	60b9      	str	r1, [r7, #8]
 8017fd6:	607a      	str	r2, [r7, #4]
 8017fd8:	603b      	str	r3, [r7, #0]
  if (ToProcessTLV->data == NULL)
 8017fda:	68fb      	ldr	r3, [r7, #12]
 8017fdc:	681b      	ldr	r3, [r3, #0]
 8017fde:	2b00      	cmp	r3, #0
 8017fe0:	d101      	bne.n	8017fe6 <TLV_get+0x1a>
  {
    return 0xFF;  /* Data points to NULL. Has the decoding been initialized with TLV_init_decode ?*/
 8017fe2:	23ff      	movs	r3, #255	; 0xff
 8017fe4:	e048      	b.n	8018078 <TLV_get+0xac>
  }
  if (ToProcessTLV->cursor == 0U)
 8017fe6:	68fb      	ldr	r3, [r7, #12]
 8017fe8:	889b      	ldrh	r3, [r3, #4]
 8017fea:	2b00      	cmp	r3, #0
 8017fec:	d101      	bne.n	8017ff2 <TLV_get+0x26>
  {
    return 0xFF;  /* The cursor is not positioned. Has the decoding been initialized with TLV_init_decode ?*/
 8017fee:	23ff      	movs	r3, #255	; 0xff
 8017ff0:	e042      	b.n	8018078 <TLV_get+0xac>
  }
  if (ToProcessTLV->data[ToProcessTLV->cursor] == TLV_EOF)
 8017ff2:	68fb      	ldr	r3, [r7, #12]
 8017ff4:	681b      	ldr	r3, [r3, #0]
 8017ff6:	68fa      	ldr	r2, [r7, #12]
 8017ff8:	8892      	ldrh	r2, [r2, #4]
 8017ffa:	189b      	adds	r3, r3, r2
 8017ffc:	781b      	ldrb	r3, [r3, #0]
 8017ffe:	2ba5      	cmp	r3, #165	; 0xa5
 8018000:	d101      	bne.n	8018006 <TLV_get+0x3a>
  {
    return 0xFF;  /* EOF reached. There is not any parameter left to read.*/
 8018002:	23ff      	movs	r3, #255	; 0xff
 8018004:	e038      	b.n	8018078 <TLV_get+0xac>
  }

  /* Tag*/
  *Tag = ToProcessTLV->data[ToProcessTLV->cursor];
 8018006:	68fb      	ldr	r3, [r7, #12]
 8018008:	681b      	ldr	r3, [r3, #0]
 801800a:	68fa      	ldr	r2, [r7, #12]
 801800c:	8892      	ldrh	r2, [r2, #4]
 801800e:	189b      	adds	r3, r3, r2
 8018010:	781a      	ldrb	r2, [r3, #0]
 8018012:	68bb      	ldr	r3, [r7, #8]
 8018014:	701a      	strb	r2, [r3, #0]
  ToProcessTLV->cursor++;
 8018016:	68fb      	ldr	r3, [r7, #12]
 8018018:	889b      	ldrh	r3, [r3, #4]
 801801a:	3301      	adds	r3, #1
 801801c:	b29a      	uxth	r2, r3
 801801e:	68fb      	ldr	r3, [r7, #12]
 8018020:	809a      	strh	r2, [r3, #4]
  /* Length*/
  *Length = ((uint16_t)(ToProcessTLV->data[ToProcessTLV->cursor]) << 8)
 8018022:	68fb      	ldr	r3, [r7, #12]
 8018024:	681b      	ldr	r3, [r3, #0]
 8018026:	68fa      	ldr	r2, [r7, #12]
 8018028:	8892      	ldrh	r2, [r2, #4]
 801802a:	189b      	adds	r3, r3, r2
 801802c:	781b      	ldrb	r3, [r3, #0]
 801802e:	b29b      	uxth	r3, r3
 8018030:	021b      	lsls	r3, r3, #8
 8018032:	b29a      	uxth	r2, r3
            + (uint16_t)(ToProcessTLV->data[ToProcessTLV->cursor + 1U]);
 8018034:	68fb      	ldr	r3, [r7, #12]
 8018036:	6819      	ldr	r1, [r3, #0]
 8018038:	68fb      	ldr	r3, [r7, #12]
 801803a:	889b      	ldrh	r3, [r3, #4]
 801803c:	3301      	adds	r3, #1
 801803e:	18cb      	adds	r3, r1, r3
 8018040:	781b      	ldrb	r3, [r3, #0]
 8018042:	b29b      	uxth	r3, r3
 8018044:	18d3      	adds	r3, r2, r3
 8018046:	b29a      	uxth	r2, r3
  *Length = ((uint16_t)(ToProcessTLV->data[ToProcessTLV->cursor]) << 8)
 8018048:	687b      	ldr	r3, [r7, #4]
 801804a:	801a      	strh	r2, [r3, #0]
  ToProcessTLV->cursor += 2U;
 801804c:	68fb      	ldr	r3, [r7, #12]
 801804e:	889b      	ldrh	r3, [r3, #4]
 8018050:	3302      	adds	r3, #2
 8018052:	b29a      	uxth	r2, r3
 8018054:	68fb      	ldr	r3, [r7, #12]
 8018056:	809a      	strh	r2, [r3, #4]
  /* Value*/
  *Value = &ToProcessTLV->data[ToProcessTLV->cursor];
 8018058:	68fb      	ldr	r3, [r7, #12]
 801805a:	681b      	ldr	r3, [r3, #0]
 801805c:	68fa      	ldr	r2, [r7, #12]
 801805e:	8892      	ldrh	r2, [r2, #4]
 8018060:	189a      	adds	r2, r3, r2
 8018062:	683b      	ldr	r3, [r7, #0]
 8018064:	601a      	str	r2, [r3, #0]
  ToProcessTLV->cursor += *Length;
 8018066:	68fb      	ldr	r3, [r7, #12]
 8018068:	889a      	ldrh	r2, [r3, #4]
 801806a:	687b      	ldr	r3, [r7, #4]
 801806c:	881b      	ldrh	r3, [r3, #0]
 801806e:	18d3      	adds	r3, r2, r3
 8018070:	b29a      	uxth	r2, r3
 8018072:	68fb      	ldr	r3, [r7, #12]
 8018074:	809a      	strh	r2, [r3, #4]

  return 0;
 8018076:	2300      	movs	r3, #0
}
 8018078:	0018      	movs	r0, r3
 801807a:	46bd      	mov	sp, r7
 801807c:	b004      	add	sp, #16
 801807e:	bd80      	pop	{r7, pc}

08018080 <TLV_deinit_decode>:
  *           to restart decoding from the beginning). This function do not handle any deallocation.
  * @param    ToProcessTLV    The TLV_Received_Data_t structure to deinitialize.
  * @return   None
  */
void TLV_deinit_decode(TLV_Received_Data_t *ToProcessTLV)
{
 8018080:	b580      	push	{r7, lr}
 8018082:	b082      	sub	sp, #8
 8018084:	af00      	add	r7, sp, #0
 8018086:	6078      	str	r0, [r7, #4]
  ToProcessTLV->data = NULL;
 8018088:	687b      	ldr	r3, [r7, #4]
 801808a:	2200      	movs	r2, #0
 801808c:	601a      	str	r2, [r3, #0]
  ToProcessTLV->cursor = 0;
 801808e:	687b      	ldr	r3, [r7, #4]
 8018090:	2200      	movs	r2, #0
 8018092:	809a      	strh	r2, [r3, #4]
}
 8018094:	46c0      	nop			; (mov r8, r8)
 8018096:	46bd      	mov	sp, r7
 8018098:	b002      	add	sp, #8
 801809a:	bd80      	pop	{r7, pc}

0801809c <TLV_get_string_length>:
  *           it will return the size of the string without them.
  * @param    pString      A uint8_t pString, under TLV format, with or without SOF or EOF.
  * @return   The size of the pString in bytes; including tag, length, and value; excluding SOF and EOF, if applicable.
  */
uint16_t TLV_get_string_length(const uint8_t *pString)
{
 801809c:	b580      	push	{r7, lr}
 801809e:	b084      	sub	sp, #16
 80180a0:	af00      	add	r7, sp, #0
 80180a2:	6078      	str	r0, [r7, #4]
  uint16_t  length;      /* Variable to be return.*/
  uint8_t   start = 0;    /* To indicate the start of the real pString, in case there is a EOF. */
 80180a4:	230f      	movs	r3, #15
 80180a6:	18fb      	adds	r3, r7, r3
 80180a8:	2200      	movs	r2, #0
 80180aa:	701a      	strb	r2, [r3, #0]

  while (pString[start] == TLV_SOF)
 80180ac:	e005      	b.n	80180ba <TLV_get_string_length+0x1e>
  {
    start++;
 80180ae:	210f      	movs	r1, #15
 80180b0:	187b      	adds	r3, r7, r1
 80180b2:	781a      	ldrb	r2, [r3, #0]
 80180b4:	187b      	adds	r3, r7, r1
 80180b6:	3201      	adds	r2, #1
 80180b8:	701a      	strb	r2, [r3, #0]
  while (pString[start] == TLV_SOF)
 80180ba:	210f      	movs	r1, #15
 80180bc:	187b      	adds	r3, r7, r1
 80180be:	781b      	ldrb	r3, [r3, #0]
 80180c0:	687a      	ldr	r2, [r7, #4]
 80180c2:	18d3      	adds	r3, r2, r3
 80180c4:	781b      	ldrb	r3, [r3, #0]
 80180c6:	2bfd      	cmp	r3, #253	; 0xfd
 80180c8:	d0f1      	beq.n	80180ae <TLV_get_string_length+0x12>
  } /* start variable is now after the SOF if there is one.*/

  length = ((uint16_t)pString[start + 1U] << 8) | (uint16_t)pString[start + 2U];
 80180ca:	187b      	adds	r3, r7, r1
 80180cc:	781b      	ldrb	r3, [r3, #0]
 80180ce:	3301      	adds	r3, #1
 80180d0:	687a      	ldr	r2, [r7, #4]
 80180d2:	18d3      	adds	r3, r2, r3
 80180d4:	781b      	ldrb	r3, [r3, #0]
 80180d6:	021b      	lsls	r3, r3, #8
 80180d8:	b21a      	sxth	r2, r3
 80180da:	187b      	adds	r3, r7, r1
 80180dc:	781b      	ldrb	r3, [r3, #0]
 80180de:	3302      	adds	r3, #2
 80180e0:	6879      	ldr	r1, [r7, #4]
 80180e2:	18cb      	adds	r3, r1, r3
 80180e4:	781b      	ldrb	r3, [r3, #0]
 80180e6:	b21b      	sxth	r3, r3
 80180e8:	4313      	orrs	r3, r2
 80180ea:	b21a      	sxth	r2, r3
 80180ec:	210c      	movs	r1, #12
 80180ee:	187b      	adds	r3, r7, r1
 80180f0:	801a      	strh	r2, [r3, #0]
  length += 3U;
 80180f2:	187b      	adds	r3, r7, r1
 80180f4:	187a      	adds	r2, r7, r1
 80180f6:	8812      	ldrh	r2, [r2, #0]
 80180f8:	3203      	adds	r2, #3
 80180fa:	801a      	strh	r2, [r3, #0]

  return length;
 80180fc:	187b      	adds	r3, r7, r1
 80180fe:	881b      	ldrh	r3, [r3, #0]
}
 8018100:	0018      	movs	r0, r3
 8018102:	46bd      	mov	sp, r7
 8018104:	b004      	add	sp, #16
 8018106:	bd80      	pop	{r7, pc}

08018108 <GUI_Init>:
  * @param  CB_GetCurrent     BSP callback to retrieve IBUS current
  * @retval Functional state
  */
USBPD_FunctionalState GUI_Init(const uint8_t *(*CB_HWBoardVersion)(void), const uint8_t *(*CB_HWPDType)(void),
                               uint16_t (*CB_GetVoltage)(uint8_t), int16_t (*CB_GetCurrent)(uint8_t))
{
 8018108:	b580      	push	{r7, lr}
 801810a:	b086      	sub	sp, #24
 801810c:	af00      	add	r7, sp, #0
 801810e:	60f8      	str	r0, [r7, #12]
 8018110:	60b9      	str	r1, [r7, #8]
 8018112:	607a      	str	r2, [r7, #4]
 8018114:	603b      	str	r3, [r7, #0]
  USBPD_FunctionalState _status = USBPD_ENABLE;
 8018116:	2317      	movs	r3, #23
 8018118:	18fb      	adds	r3, r7, r3
 801811a:	2201      	movs	r2, #1
 801811c:	701a      	strb	r2, [r3, #0]
  /* Retrieve data from FLASH if needed */
  GUI_OriginalSettings = ((GUI_OK == BSP_GUI_LoadDataFromFlash()) ? USBPD_FALSE : USBPD_TRUE);
 801811e:	f7fe ff95 	bl	801704c <BSP_GUI_LoadDataFromFlash>
 8018122:	0003      	movs	r3, r0
 8018124:	1e5a      	subs	r2, r3, #1
 8018126:	4193      	sbcs	r3, r2
 8018128:	b2db      	uxtb	r3, r3
 801812a:	001a      	movs	r2, r3
 801812c:	4b3f      	ldr	r3, [pc, #252]	; (801822c <GUI_Init+0x124>)
 801812e:	701a      	strb	r2, [r3, #0]

  /* Need to update CAD_tDRP & CAD_dcSRC_DRP if CAD_SNKToggleTime not initialized */
  if ((0U == DPM_Settings[USBPD_PORT_0].CAD_SNKToggleTime) || (0U == DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime))
 8018130:	4b3f      	ldr	r3, [pc, #252]	; (8018230 <GUI_Init+0x128>)
 8018132:	799b      	ldrb	r3, [r3, #6]
 8018134:	2b00      	cmp	r3, #0
 8018136:	d003      	beq.n	8018140 <GUI_Init+0x38>
 8018138:	4b3d      	ldr	r3, [pc, #244]	; (8018230 <GUI_Init+0x128>)
 801813a:	79db      	ldrb	r3, [r3, #7]
 801813c:	2b00      	cmp	r3, #0
 801813e:	d115      	bne.n	801816c <GUI_Init+0x64>
  {
    DPM_USER_Settings[USBPD_PORT_0].CAD_tDRP      = 80U;
 8018140:	4b3c      	ldr	r3, [pc, #240]	; (8018234 <GUI_Init+0x12c>)
 8018142:	226b      	movs	r2, #107	; 0x6b
 8018144:	189b      	adds	r3, r3, r2
 8018146:	785a      	ldrb	r2, [r3, #1]
 8018148:	2101      	movs	r1, #1
 801814a:	400a      	ands	r2, r1
 801814c:	1c11      	adds	r1, r2, #0
 801814e:	2260      	movs	r2, #96	; 0x60
 8018150:	4252      	negs	r2, r2
 8018152:	430a      	orrs	r2, r1
 8018154:	705a      	strb	r2, [r3, #1]
    DPM_USER_Settings[USBPD_PORT_0].CAD_dcSRC_DRP = 50U;
 8018156:	4b37      	ldr	r3, [pc, #220]	; (8018234 <GUI_Init+0x12c>)
 8018158:	226b      	movs	r2, #107	; 0x6b
 801815a:	189b      	adds	r3, r3, r2
 801815c:	789a      	ldrb	r2, [r3, #2]
 801815e:	217f      	movs	r1, #127	; 0x7f
 8018160:	438a      	bics	r2, r1
 8018162:	1c11      	adds	r1, r2, #0
 8018164:	2232      	movs	r2, #50	; 0x32
 8018166:	430a      	orrs	r2, r1
 8018168:	709a      	strb	r2, [r3, #2]
 801816a:	e040      	b.n	80181ee <GUI_Init+0xe6>
  }
  else
  {
    DPM_USER_Settings[USBPD_PORT_0].CAD_dcSRC_DRP = (DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime * 100U) /
 801816c:	4b30      	ldr	r3, [pc, #192]	; (8018230 <GUI_Init+0x128>)
 801816e:	79db      	ldrb	r3, [r3, #7]
 8018170:	001a      	movs	r2, r3
 8018172:	2364      	movs	r3, #100	; 0x64
 8018174:	435a      	muls	r2, r3
                                                    (DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime +
 8018176:	4b2e      	ldr	r3, [pc, #184]	; (8018230 <GUI_Init+0x128>)
 8018178:	79db      	ldrb	r3, [r3, #7]
 801817a:	0019      	movs	r1, r3
                                                     DPM_Settings[USBPD_PORT_0].CAD_SNKToggleTime);
 801817c:	4b2c      	ldr	r3, [pc, #176]	; (8018230 <GUI_Init+0x128>)
 801817e:	799b      	ldrb	r3, [r3, #6]
                                                    (DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime +
 8018180:	18cb      	adds	r3, r1, r3
    DPM_USER_Settings[USBPD_PORT_0].CAD_dcSRC_DRP = (DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime * 100U) /
 8018182:	0019      	movs	r1, r3
 8018184:	0010      	movs	r0, r2
 8018186:	f7ee f833 	bl	80061f0 <__udivsi3>
 801818a:	0003      	movs	r3, r0
 801818c:	1c1a      	adds	r2, r3, #0
 801818e:	237f      	movs	r3, #127	; 0x7f
 8018190:	4013      	ands	r3, r2
 8018192:	b2da      	uxtb	r2, r3
 8018194:	4b27      	ldr	r3, [pc, #156]	; (8018234 <GUI_Init+0x12c>)
 8018196:	216b      	movs	r1, #107	; 0x6b
 8018198:	185b      	adds	r3, r3, r1
 801819a:	217f      	movs	r1, #127	; 0x7f
 801819c:	400a      	ands	r2, r1
 801819e:	0010      	movs	r0, r2
 80181a0:	789a      	ldrb	r2, [r3, #2]
 80181a2:	217f      	movs	r1, #127	; 0x7f
 80181a4:	438a      	bics	r2, r1
 80181a6:	1c11      	adds	r1, r2, #0
 80181a8:	1c02      	adds	r2, r0, #0
 80181aa:	430a      	orrs	r2, r1
 80181ac:	709a      	strb	r2, [r3, #2]
    DPM_USER_Settings[USBPD_PORT_0].CAD_tDRP = (DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime * 100U) /
 80181ae:	4b20      	ldr	r3, [pc, #128]	; (8018230 <GUI_Init+0x128>)
 80181b0:	79db      	ldrb	r3, [r3, #7]
 80181b2:	001a      	movs	r2, r3
 80181b4:	2364      	movs	r3, #100	; 0x64
 80181b6:	435a      	muls	r2, r3
                                               DPM_USER_Settings[USBPD_PORT_0].CAD_dcSRC_DRP;
 80181b8:	4b1e      	ldr	r3, [pc, #120]	; (8018234 <GUI_Init+0x12c>)
 80181ba:	216d      	movs	r1, #109	; 0x6d
 80181bc:	5c5b      	ldrb	r3, [r3, r1]
 80181be:	065b      	lsls	r3, r3, #25
 80181c0:	0e5b      	lsrs	r3, r3, #25
 80181c2:	b2db      	uxtb	r3, r3
    DPM_USER_Settings[USBPD_PORT_0].CAD_tDRP = (DPM_Settings[USBPD_PORT_0].CAD_SRCToggleTime * 100U) /
 80181c4:	0019      	movs	r1, r3
 80181c6:	0010      	movs	r0, r2
 80181c8:	f7ee f812 	bl	80061f0 <__udivsi3>
 80181cc:	0003      	movs	r3, r0
 80181ce:	1c1a      	adds	r2, r3, #0
 80181d0:	237f      	movs	r3, #127	; 0x7f
 80181d2:	4013      	ands	r3, r2
 80181d4:	b2d9      	uxtb	r1, r3
 80181d6:	4b17      	ldr	r3, [pc, #92]	; (8018234 <GUI_Init+0x12c>)
 80181d8:	226b      	movs	r2, #107	; 0x6b
 80181da:	189b      	adds	r3, r3, r2
 80181dc:	1c0a      	adds	r2, r1, #0
 80181de:	1890      	adds	r0, r2, r2
 80181e0:	785a      	ldrb	r2, [r3, #1]
 80181e2:	2101      	movs	r1, #1
 80181e4:	400a      	ands	r2, r1
 80181e6:	1c11      	adds	r1, r2, #0
 80181e8:	1c02      	adds	r2, r0, #0
 80181ea:	430a      	orrs	r2, r1
 80181ec:	705a      	strb	r2, [r3, #1]
                                               DPM_USER_Settings[USBPD_PORT_1].CAD_dcSRC_DRP;
  }
#endif /* USBPD_PORT_COUNT==2 */


  pCB_HWBoardVersion  = CB_HWBoardVersion;
 80181ee:	4b12      	ldr	r3, [pc, #72]	; (8018238 <GUI_Init+0x130>)
 80181f0:	68fa      	ldr	r2, [r7, #12]
 80181f2:	601a      	str	r2, [r3, #0]
  pCB_HWPDType        = CB_HWPDType;
 80181f4:	4b11      	ldr	r3, [pc, #68]	; (801823c <GUI_Init+0x134>)
 80181f6:	68ba      	ldr	r2, [r7, #8]
 80181f8:	601a      	str	r2, [r3, #0]
  pCB_GetVoltage      = CB_GetVoltage;
 80181fa:	4b11      	ldr	r3, [pc, #68]	; (8018240 <GUI_Init+0x138>)
 80181fc:	687a      	ldr	r2, [r7, #4]
 80181fe:	601a      	str	r2, [r3, #0]
  pCB_GetCurrent      = CB_GetCurrent;
 8018200:	4b10      	ldr	r3, [pc, #64]	; (8018244 <GUI_Init+0x13c>)
 8018202:	683a      	ldr	r2, [r7, #0]
 8018204:	601a      	str	r2, [r3, #0]

  /* Register 2 callbacks for notification in DPM */
  USBPD_DPM_SetNotification_GUI(GUI_FormatAndSendNotification, GUI_PostNotificationMessage, GUI_SaveInfo);
 8018206:	4a10      	ldr	r2, [pc, #64]	; (8018248 <GUI_Init+0x140>)
 8018208:	4910      	ldr	r1, [pc, #64]	; (801824c <GUI_Init+0x144>)
 801820a:	4b11      	ldr	r3, [pc, #68]	; (8018250 <GUI_Init+0x148>)
 801820c:	0018      	movs	r0, r3
 801820e:	f7fc fca3 	bl	8014b58 <USBPD_DPM_SetNotification_GUI>

#if !defined(USBPD_THREADX)
  _status = (USBPD_FunctionalState) GUI_InitOS(NULL);
 8018212:	2000      	movs	r0, #0
 8018214:	f000 f81e 	bl	8018254 <GUI_InitOS>
 8018218:	0002      	movs	r2, r0
 801821a:	2117      	movs	r1, #23
 801821c:	187b      	adds	r3, r7, r1
 801821e:	701a      	strb	r2, [r3, #0]
#endif /* !USBPD_THREADX */
  return _status;
 8018220:	187b      	adds	r3, r7, r1
 8018222:	781b      	ldrb	r3, [r3, #0]
}
 8018224:	0018      	movs	r0, r3
 8018226:	46bd      	mov	sp, r7
 8018228:	b006      	add	sp, #24
 801822a:	bd80      	pop	{r7, pc}
 801822c:	20003051 	.word	0x20003051
 8018230:	2000003c 	.word	0x2000003c
 8018234:	20000050 	.word	0x20000050
 8018238:	2000305c 	.word	0x2000305c
 801823c:	20003060 	.word	0x20003060
 8018240:	20003064 	.word	0x20003064
 8018244:	20003068 	.word	0x20003068
 8018248:	08019339 	.word	0x08019339
 801824c:	08019269 	.word	0x08019269
 8018250:	0801862f 	.word	0x0801862f

08018254 <GUI_InitOS>:

uint32_t GUI_InitOS(void *MemoryPtr)
{
 8018254:	b590      	push	{r4, r7, lr}
 8018256:	b08d      	sub	sp, #52	; 0x34
 8018258:	af00      	add	r7, sp, #0
 801825a:	6078      	str	r0, [r7, #4]
  static uint8_t _init = 0;
  GUIOS_INIT();
 801825c:	2301      	movs	r3, #1
 801825e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* This init check to keep the compatibility with the previous version of the GUI */
  /* Only threadX required to separate the OS object init with the init code.       */
  if (_init == 0)
 8018260:	4b1f      	ldr	r3, [pc, #124]	; (80182e0 <GUI_InitOS+0x8c>)
 8018262:	781b      	ldrb	r3, [r3, #0]
 8018264:	2b00      	cmp	r3, #0
 8018266:	d134      	bne.n	80182d2 <GUI_InitOS+0x7e>
  {
    _init = 1;
 8018268:	4b1d      	ldr	r3, [pc, #116]	; (80182e0 <GUI_InitOS+0x8c>)
 801826a:	2201      	movs	r2, #1
 801826c:	701a      	strb	r2, [r3, #0]
#if defined(_RTOS) || defined(USBPD_THREADX)
    GUIOS_CREATE_QUEUE(GUIMsgBox, "GUIBOX", GUI_BOX_MESSAGES_MAX, GUIOS_ELEMENT_SIZE);
 801826e:	2200      	movs	r2, #0
 8018270:	2104      	movs	r1, #4
 8018272:	201e      	movs	r0, #30
 8018274:	f7f9 fc4e 	bl	8011b14 <osMessageQueueNew>
 8018278:	0002      	movs	r2, r0
 801827a:	4b1a      	ldr	r3, [pc, #104]	; (80182e4 <GUI_InitOS+0x90>)
 801827c:	601a      	str	r2, [r3, #0]
 801827e:	4b19      	ldr	r3, [pc, #100]	; (80182e4 <GUI_InitOS+0x90>)
 8018280:	681b      	ldr	r3, [r3, #0]
 8018282:	2b00      	cmp	r3, #0
 8018284:	d102      	bne.n	801828c <GUI_InitOS+0x38>
 8018286:	2300      	movs	r3, #0
 8018288:	62fb      	str	r3, [r7, #44]	; 0x2c
 801828a:	e023      	b.n	80182d4 <GUI_InitOS+0x80>
    GUIOS_CREATE_TASK(GUI_ThreadID, GUI, TaskGUI, OS_GUI_PRIORITY, OS_GUI_STACK_SIZE, &GUIMsgBox);
 801828c:	2408      	movs	r4, #8
 801828e:	193b      	adds	r3, r7, r4
 8018290:	0018      	movs	r0, r3
 8018292:	2324      	movs	r3, #36	; 0x24
 8018294:	001a      	movs	r2, r3
 8018296:	2100      	movs	r1, #0
 8018298:	f004 f8c0 	bl	801c41c <memset>
 801829c:	0021      	movs	r1, r4
 801829e:	187b      	adds	r3, r7, r1
 80182a0:	4a11      	ldr	r2, [pc, #68]	; (80182e8 <GUI_InitOS+0x94>)
 80182a2:	601a      	str	r2, [r3, #0]
 80182a4:	187b      	adds	r3, r7, r1
 80182a6:	2296      	movs	r2, #150	; 0x96
 80182a8:	00d2      	lsls	r2, r2, #3
 80182aa:	615a      	str	r2, [r3, #20]
 80182ac:	187b      	adds	r3, r7, r1
 80182ae:	2208      	movs	r2, #8
 80182b0:	619a      	str	r2, [r3, #24]
 80182b2:	187a      	adds	r2, r7, r1
 80182b4:	490b      	ldr	r1, [pc, #44]	; (80182e4 <GUI_InitOS+0x90>)
 80182b6:	4b0d      	ldr	r3, [pc, #52]	; (80182ec <GUI_InitOS+0x98>)
 80182b8:	0018      	movs	r0, r3
 80182ba:	f7f9 fb29 	bl	8011910 <osThreadNew>
 80182be:	0002      	movs	r2, r0
 80182c0:	4b0b      	ldr	r3, [pc, #44]	; (80182f0 <GUI_InitOS+0x9c>)
 80182c2:	601a      	str	r2, [r3, #0]
 80182c4:	4b0a      	ldr	r3, [pc, #40]	; (80182f0 <GUI_InitOS+0x9c>)
 80182c6:	681b      	ldr	r3, [r3, #0]
 80182c8:	2b00      	cmp	r3, #0
 80182ca:	d103      	bne.n	80182d4 <GUI_InitOS+0x80>
 80182cc:	2300      	movs	r3, #0
 80182ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80182d0:	e000      	b.n	80182d4 <GUI_InitOS+0x80>
#endif /* USE_STM32_UTILITY_OS */
#endif /* _RTOS || USBPD_THREADX */
  }

#if defined(_RTOS) || defined(USBPD_THREADX)
error:
 80182d2:	46c0      	nop			; (mov r8, r8)
  return(_status);
 80182d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
#else
  return(USBPD_ENABLE);
#endif /* _RTOS || USBPD_THREADX */
}
 80182d6:	0018      	movs	r0, r3
 80182d8:	46bd      	mov	sp, r7
 80182da:	b00d      	add	sp, #52	; 0x34
 80182dc:	bd90      	pop	{r4, r7, pc}
 80182de:	46c0      	nop			; (mov r8, r8)
 80182e0:	200030e0 	.word	0x200030e0
 80182e4:	20003054 	.word	0x20003054
 80182e8:	0801db90 	.word	0x0801db90
 80182ec:	0801830d 	.word	0x0801830d
 80182f0:	20003058 	.word	0x20003058

080182f4 <GUI_Start>:
{
  BSP_GUI_EraseDataInFlash();
}

void GUI_Start(void)
{
 80182f4:	b580      	push	{r7, lr}
 80182f6:	af00      	add	r7, sp, #0
  /* register the GUI callback to manage UART reception */
  TRACER_EMB_StartRX(GUI_CALLBACK_RX);
 80182f8:	4b03      	ldr	r3, [pc, #12]	; (8018308 <GUI_Start+0x14>)
 80182fa:	0018      	movs	r0, r3
 80182fc:	f002 ffc6 	bl	801b28c <TRACER_EMB_StartRX>
}
 8018300:	46c0      	nop			; (mov r8, r8)
 8018302:	46bd      	mov	sp, r7
 8018304:	bd80      	pop	{r7, pc}
 8018306:	46c0      	nop			; (mov r8, r8)
 8018308:	08018529 	.word	0x08018529

0801830c <TaskGUI>:
#if defined(_RTOS) || defined(USBPD_THREADX)
GUIDEF_TASK_FUNCTION(TaskGUI)
#else
void GUI_Execute(void)
#endif /* _RTOS || USBPD_THREADX */
{
 801830c:	b580      	push	{r7, lr}
 801830e:	b088      	sub	sp, #32
 8018310:	af00      	add	r7, sp, #0
 8018312:	6078      	str	r0, [r7, #4]
#if defined(_RTOS) || defined(USBPD_THREADX)
  uint32_t _timing = GUI_DEFAULT_WAIT;
 8018314:	2301      	movs	r3, #1
 8018316:	425b      	negs	r3, r3
 8018318:	61fb      	str	r3, [r7, #28]
  GUI_Start();
 801831a:	f7ff ffeb 	bl	80182f4 <GUI_Start>
  do
  {
    GUIOS_QUEUE_EVENT event = 0;
 801831e:	2300      	movs	r3, #0
 8018320:	613b      	str	r3, [r7, #16]
    GUIOS_GETMESSAGE_QUEUE(GUIMsgBox, _timing, event);
 8018322:	4b54      	ldr	r3, [pc, #336]	; (8018474 <TaskGUI+0x168>)
 8018324:	6818      	ldr	r0, [r3, #0]
 8018326:	69fb      	ldr	r3, [r7, #28]
 8018328:	2210      	movs	r2, #16
 801832a:	18b9      	adds	r1, r7, r2
 801832c:	2200      	movs	r2, #0
 801832e:	f7f9 fcc7 	bl	8011cc0 <osMessageQueueGet>
    switch ((GUI_USER_EVENT)(event & 0xFU))
 8018332:	693b      	ldr	r3, [r7, #16]
 8018334:	b2db      	uxtb	r3, r3
 8018336:	001a      	movs	r2, r3
 8018338:	230f      	movs	r3, #15
 801833a:	4013      	ands	r3, r2
 801833c:	d011      	beq.n	8018362 <TaskGUI+0x56>
 801833e:	2b01      	cmp	r3, #1
 8018340:	d000      	beq.n	8018344 <TaskGUI+0x38>
 8018342:	e090      	b.n	8018466 <TaskGUI+0x15a>
    {
      case GUI_USER_EVENT_GUI:
      {
        (void)GUI_RXProcess((uint32_t)event);
 8018344:	693b      	ldr	r3, [r7, #16]
 8018346:	0018      	movs	r0, r3
 8018348:	f000 f918 	bl	801857c <GUI_RXProcess>
        /* Sent an event to check if measurement report has been requested */
        GUIOS_PUT_MESSAGE_QUEUE(GUIMsgBox, GUI_USER_EVENT_TIMER, 0U);
 801834c:	2300      	movs	r3, #0
 801834e:	60fb      	str	r3, [r7, #12]
 8018350:	4b48      	ldr	r3, [pc, #288]	; (8018474 <TaskGUI+0x168>)
 8018352:	6818      	ldr	r0, [r3, #0]
 8018354:	230c      	movs	r3, #12
 8018356:	18f9      	adds	r1, r7, r3
 8018358:	2300      	movs	r3, #0
 801835a:	2200      	movs	r2, #0
 801835c:	f7f9 fc54 	bl	8011c08 <osMessageQueuePut>
        break;
 8018360:	e082      	b.n	8018468 <TaskGUI+0x15c>
          default:
            break;
        }
        GUI_Flag = GUI_USER_EVENT_NONE;
#endif /* _RTOS || USBPD_THREADX */
        for (uint8_t _instance = 0; _instance < (uint8_t)USBPD_PORT_COUNT; _instance++)
 8018362:	231b      	movs	r3, #27
 8018364:	18fb      	adds	r3, r7, r3
 8018366:	2200      	movs	r2, #0
 8018368:	701a      	strb	r2, [r3, #0]
 801836a:	e076      	b.n	801845a <TaskGUI+0x14e>
          /* -------------------------------------------------  */
          /* Check if timeout related to Measurement reporting  */
          /* -------------------------------------------------  */
          /* - Send a GUI Event only if PE is connected
             and Measurement report has been enabled          */
          if ((USBPD_TRUE == DPM_Params[_instance].PE_IsConnected)
 801836c:	201b      	movs	r0, #27
 801836e:	183b      	adds	r3, r7, r0
 8018370:	781b      	ldrb	r3, [r3, #0]
 8018372:	4a41      	ldr	r2, [pc, #260]	; (8018478 <TaskGUI+0x16c>)
 8018374:	009b      	lsls	r3, r3, #2
 8018376:	18d3      	adds	r3, r2, r3
 8018378:	785b      	ldrb	r3, [r3, #1]
 801837a:	06db      	lsls	r3, r3, #27
 801837c:	0fdb      	lsrs	r3, r3, #31
 801837e:	b2db      	uxtb	r3, r3
 8018380:	2b01      	cmp	r3, #1
 8018382:	d15d      	bne.n	8018440 <TaskGUI+0x134>
              && (1U == GUI_USER_Params[_instance].u.d.MeasReportActivation)
 8018384:	183b      	adds	r3, r7, r0
 8018386:	781a      	ldrb	r2, [r3, #0]
 8018388:	493c      	ldr	r1, [pc, #240]	; (801847c <TaskGUI+0x170>)
 801838a:	0013      	movs	r3, r2
 801838c:	005b      	lsls	r3, r3, #1
 801838e:	189b      	adds	r3, r3, r2
 8018390:	005b      	lsls	r3, r3, #1
 8018392:	18cb      	adds	r3, r1, r3
 8018394:	791b      	ldrb	r3, [r3, #4]
 8018396:	061b      	lsls	r3, r3, #24
 8018398:	0fdb      	lsrs	r3, r3, #31
 801839a:	b2db      	uxtb	r3, r3
 801839c:	2b01      	cmp	r3, #1
 801839e:	d14f      	bne.n	8018440 <TaskGUI+0x134>
              && (0U != GUI_USER_Params[_instance].u.d.MeasReportValue))
 80183a0:	183b      	adds	r3, r7, r0
 80183a2:	781a      	ldrb	r2, [r3, #0]
 80183a4:	4935      	ldr	r1, [pc, #212]	; (801847c <TaskGUI+0x170>)
 80183a6:	0013      	movs	r3, r2
 80183a8:	005b      	lsls	r3, r3, #1
 80183aa:	189b      	adds	r3, r3, r2
 80183ac:	005b      	lsls	r3, r3, #1
 80183ae:	18cb      	adds	r3, r1, r3
 80183b0:	791b      	ldrb	r3, [r3, #4]
 80183b2:	065b      	lsls	r3, r3, #25
 80183b4:	0e5b      	lsrs	r3, r3, #25
 80183b6:	b2db      	uxtb	r3, r3
 80183b8:	2b00      	cmp	r3, #0
 80183ba:	d041      	beq.n	8018440 <TaskGUI+0x134>
          {
            /* Check if timer has expired */
            if (IS_GUI_TIMER_EXPIRED(_instance, GUI_TimerMeasReport))
 80183bc:	183b      	adds	r3, r7, r0
 80183be:	781a      	ldrb	r2, [r3, #0]
 80183c0:	4b2f      	ldr	r3, [pc, #188]	; (8018480 <TaskGUI+0x174>)
 80183c2:	0052      	lsls	r2, r2, #1
 80183c4:	5ad3      	ldrh	r3, [r2, r3]
 80183c6:	b29a      	uxth	r2, r3
 80183c8:	2380      	movs	r3, #128	; 0x80
 80183ca:	021b      	lsls	r3, r3, #8
 80183cc:	429a      	cmp	r2, r3
 80183ce:	d109      	bne.n	80183e4 <TaskGUI+0xd8>
            {
              uint32_t event_mr = GUI_USER_EVENT_GUI
                                  | (_instance << GUI_PE_PORT_NUM_Pos)
 80183d0:	183b      	adds	r3, r7, r0
 80183d2:	781b      	ldrb	r3, [r3, #0]
 80183d4:	061b      	lsls	r3, r3, #24
                                  | (GUI_NOTIF_MEASUREMENT << GUI_PE_NOTIF_Pos);
 80183d6:	4a2b      	ldr	r2, [pc, #172]	; (8018484 <TaskGUI+0x178>)
 80183d8:	4313      	orrs	r3, r2
              uint32_t event_mr = GUI_USER_EVENT_GUI
 80183da:	617b      	str	r3, [r7, #20]
              (void)GUI_RXProcess(event_mr);
 80183dc:	697b      	ldr	r3, [r7, #20]
 80183de:	0018      	movs	r0, r3
 80183e0:	f000 f8cc 	bl	801857c <GUI_RXProcess>
            }
            /* Start or Restart Measurement report timer */
            if (!(IS_GUI_TIMER_RUNNING(_instance, GUI_TimerMeasReport)))
 80183e4:	201b      	movs	r0, #27
 80183e6:	183b      	adds	r3, r7, r0
 80183e8:	781a      	ldrb	r2, [r3, #0]
 80183ea:	4b25      	ldr	r3, [pc, #148]	; (8018480 <TaskGUI+0x174>)
 80183ec:	0052      	lsls	r2, r2, #1
 80183ee:	5ad3      	ldrh	r3, [r2, r3]
 80183f0:	b29b      	uxth	r3, r3
 80183f2:	045b      	lsls	r3, r3, #17
 80183f4:	0c5b      	lsrs	r3, r3, #17
 80183f6:	2b00      	cmp	r3, #0
 80183f8:	dc29      	bgt.n	801844e <TaskGUI+0x142>
            {
              GUI_START_TIMER(_instance, GUI_TimerMeasReport,
 80183fa:	183b      	adds	r3, r7, r0
 80183fc:	781a      	ldrb	r2, [r3, #0]
 80183fe:	491f      	ldr	r1, [pc, #124]	; (801847c <TaskGUI+0x170>)
 8018400:	0013      	movs	r3, r2
 8018402:	005b      	lsls	r3, r3, #1
 8018404:	189b      	adds	r3, r3, r2
 8018406:	005b      	lsls	r3, r3, #1
 8018408:	18cb      	adds	r3, r1, r3
 801840a:	791b      	ldrb	r3, [r3, #4]
 801840c:	065b      	lsls	r3, r3, #25
 801840e:	0e5b      	lsrs	r3, r3, #25
 8018410:	b2db      	uxtb	r3, r3
 8018412:	b29b      	uxth	r3, r3
 8018414:	2228      	movs	r2, #40	; 0x28
 8018416:	4353      	muls	r3, r2
 8018418:	b29b      	uxth	r3, r3
 801841a:	183a      	adds	r2, r7, r0
 801841c:	7812      	ldrb	r2, [r2, #0]
 801841e:	491a      	ldr	r1, [pc, #104]	; (8018488 <TaskGUI+0x17c>)
 8018420:	430b      	orrs	r3, r1
 8018422:	b299      	uxth	r1, r3
 8018424:	4b16      	ldr	r3, [pc, #88]	; (8018480 <TaskGUI+0x174>)
 8018426:	0052      	lsls	r2, r2, #1
 8018428:	52d1      	strh	r1, [r2, r3]
 801842a:	2300      	movs	r3, #0
 801842c:	60bb      	str	r3, [r7, #8]
 801842e:	4b11      	ldr	r3, [pc, #68]	; (8018474 <TaskGUI+0x168>)
 8018430:	6818      	ldr	r0, [r3, #0]
 8018432:	2308      	movs	r3, #8
 8018434:	18f9      	adds	r1, r7, r3
 8018436:	2300      	movs	r3, #0
 8018438:	2200      	movs	r2, #0
 801843a:	f7f9 fbe5 	bl	8011c08 <osMessageQueuePut>
            if (!(IS_GUI_TIMER_RUNNING(_instance, GUI_TimerMeasReport)))
 801843e:	e006      	b.n	801844e <TaskGUI+0x142>
            }
          }
          else
          {
            /* Stop measurement report timer */
            GUI_TimerMeasReport[_instance] = 0;
 8018440:	231b      	movs	r3, #27
 8018442:	18fb      	adds	r3, r7, r3
 8018444:	781a      	ldrb	r2, [r3, #0]
 8018446:	4b0e      	ldr	r3, [pc, #56]	; (8018480 <TaskGUI+0x174>)
 8018448:	0052      	lsls	r2, r2, #1
 801844a:	2100      	movs	r1, #0
 801844c:	52d1      	strh	r1, [r2, r3]
        for (uint8_t _instance = 0; _instance < (uint8_t)USBPD_PORT_COUNT; _instance++)
 801844e:	211b      	movs	r1, #27
 8018450:	187b      	adds	r3, r7, r1
 8018452:	781a      	ldrb	r2, [r3, #0]
 8018454:	187b      	adds	r3, r7, r1
 8018456:	3201      	adds	r2, #1
 8018458:	701a      	strb	r2, [r3, #0]
 801845a:	231b      	movs	r3, #27
 801845c:	18fb      	adds	r3, r7, r3
 801845e:	781b      	ldrb	r3, [r3, #0]
 8018460:	2b00      	cmp	r3, #0
 8018462:	d083      	beq.n	801836c <TaskGUI+0x60>
          }
        }
#if defined(_RTOS) || defined(USBPD_THREADX)
        break;
 8018464:	e000      	b.n	8018468 <TaskGUI+0x15c>
      }

      default:
        break;
 8018466:	46c0      	nop			; (mov r8, r8)
    }
    _timing = CheckGUITimers();
 8018468:	f000 f810 	bl	801848c <CheckGUITimers>
 801846c:	0003      	movs	r3, r0
 801846e:	61fb      	str	r3, [r7, #28]
  {
 8018470:	e755      	b.n	801831e <TaskGUI+0x12>
 8018472:	46c0      	nop			; (mov r8, r8)
 8018474:	20003054 	.word	0x20003054
 8018478:	20002de0 	.word	0x20002de0
 801847c:	20002e48 	.word	0x20002e48
 8018480:	20002e44 	.word	0x20002e44
 8018484:	00000711 	.word	0x00000711
 8018488:	ffff8000 	.word	0xffff8000

0801848c <CheckGUITimers>:
#endif /* _RTOS || USBPD_THREADX */
}

#if defined(_RTOS) || defined(USBPD_THREADX)
static uint32_t CheckGUITimers(void)
{
 801848c:	b580      	push	{r7, lr}
 801848e:	b084      	sub	sp, #16
 8018490:	af00      	add	r7, sp, #0
  uint32_t _timing = GUI_DEFAULT_WAIT;
 8018492:	2301      	movs	r3, #1
 8018494:	425b      	negs	r3, r3
 8018496:	60fb      	str	r3, [r7, #12]
  uint32_t _current_timing;

  /* Calculate the minimum timers to wake-up GUI task */
  for (uint8_t instance = 0; instance < (uint8_t)USBPD_PORT_COUNT; instance++)
 8018498:	230b      	movs	r3, #11
 801849a:	18fb      	adds	r3, r7, r3
 801849c:	2200      	movs	r2, #0
 801849e:	701a      	strb	r2, [r3, #0]
 80184a0:	e018      	b.n	80184d4 <CheckGUITimers+0x48>
  {
    /* Check if Measurement reporting has been enabled by the GUI */
    _current_timing = (uint32_t)(GUI_TimerMeasReport[instance]) & GUI_TIMER_READ_MSK;
 80184a2:	230b      	movs	r3, #11
 80184a4:	18fb      	adds	r3, r7, r3
 80184a6:	781a      	ldrb	r2, [r3, #0]
 80184a8:	4b0f      	ldr	r3, [pc, #60]	; (80184e8 <CheckGUITimers+0x5c>)
 80184aa:	0052      	lsls	r2, r2, #1
 80184ac:	5ad3      	ldrh	r3, [r2, r3]
 80184ae:	b29b      	uxth	r3, r3
 80184b0:	045b      	lsls	r3, r3, #17
 80184b2:	0c5b      	lsrs	r3, r3, #17
 80184b4:	607b      	str	r3, [r7, #4]
    if (_current_timing > 0U)
 80184b6:	687b      	ldr	r3, [r7, #4]
 80184b8:	2b00      	cmp	r3, #0
 80184ba:	d005      	beq.n	80184c8 <CheckGUITimers+0x3c>
    {
      if (_current_timing < _timing)
 80184bc:	687a      	ldr	r2, [r7, #4]
 80184be:	68fb      	ldr	r3, [r7, #12]
 80184c0:	429a      	cmp	r2, r3
 80184c2:	d201      	bcs.n	80184c8 <CheckGUITimers+0x3c>
      {
        _timing = _current_timing;
 80184c4:	687b      	ldr	r3, [r7, #4]
 80184c6:	60fb      	str	r3, [r7, #12]
  for (uint8_t instance = 0; instance < (uint8_t)USBPD_PORT_COUNT; instance++)
 80184c8:	210b      	movs	r1, #11
 80184ca:	187b      	adds	r3, r7, r1
 80184cc:	781a      	ldrb	r2, [r3, #0]
 80184ce:	187b      	adds	r3, r7, r1
 80184d0:	3201      	adds	r2, #1
 80184d2:	701a      	strb	r2, [r3, #0]
 80184d4:	230b      	movs	r3, #11
 80184d6:	18fb      	adds	r3, r7, r3
 80184d8:	781b      	ldrb	r3, [r3, #0]
 80184da:	2b00      	cmp	r3, #0
 80184dc:	d0e1      	beq.n	80184a2 <CheckGUITimers+0x16>
      }
    }
  }
  return _timing;
 80184de:	68fb      	ldr	r3, [r7, #12]
}
 80184e0:	0018      	movs	r0, r3
 80184e2:	46bd      	mov	sp, r7
 80184e4:	b004      	add	sp, #16
 80184e6:	bd80      	pop	{r7, pc}
 80184e8:	20002e44 	.word	0x20002e44

080184ec <GUI_TimerCounter>:
#endif /* RTOS || USBPD_THREADX */

void GUI_TimerCounter(void)
{
 80184ec:	b580      	push	{r7, lr}
 80184ee:	af00      	add	r7, sp, #0
  /* Increment GUI timer only if Measurement report has been activated */
  if (1U == GUI_USER_Params[USBPD_PORT_0].u.d.MeasReportActivation)
 80184f0:	4b0b      	ldr	r3, [pc, #44]	; (8018520 <GUI_TimerCounter+0x34>)
 80184f2:	791b      	ldrb	r3, [r3, #4]
 80184f4:	227f      	movs	r2, #127	; 0x7f
 80184f6:	4393      	bics	r3, r2
 80184f8:	b2db      	uxtb	r3, r3
 80184fa:	2b00      	cmp	r3, #0
 80184fc:	d00c      	beq.n	8018518 <GUI_TimerCounter+0x2c>
  {
    if ((GUI_TimerMeasReport[USBPD_PORT_0] & GUI_TIMER_READ_MSK) > 0U)
 80184fe:	4b09      	ldr	r3, [pc, #36]	; (8018524 <GUI_TimerCounter+0x38>)
 8018500:	881b      	ldrh	r3, [r3, #0]
 8018502:	b29b      	uxth	r3, r3
 8018504:	045b      	lsls	r3, r3, #17
 8018506:	0c5b      	lsrs	r3, r3, #17
 8018508:	d006      	beq.n	8018518 <GUI_TimerCounter+0x2c>
    {
      GUI_TimerMeasReport[USBPD_PORT_0]--;
 801850a:	4b06      	ldr	r3, [pc, #24]	; (8018524 <GUI_TimerCounter+0x38>)
 801850c:	881b      	ldrh	r3, [r3, #0]
 801850e:	b29b      	uxth	r3, r3
 8018510:	3b01      	subs	r3, #1
 8018512:	b29a      	uxth	r2, r3
 8018514:	4b03      	ldr	r3, [pc, #12]	; (8018524 <GUI_TimerCounter+0x38>)
 8018516:	801a      	strh	r2, [r3, #0]
      UTIL_SEQ_SetTask(TASK_GUI, 0);
    }
#endif /* !(_RTOS || USBPD_THREADX) && USE_STM32_UTILITY_OS) */
  }
#endif /* USBPD_PORT_COUNT == 2 */
}
 8018518:	46c0      	nop			; (mov r8, r8)
 801851a:	46bd      	mov	sp, r7
 801851c:	bd80      	pop	{r7, pc}
 801851e:	46c0      	nop			; (mov r8, r8)
 8018520:	20002e48 	.word	0x20002e48
 8018524:	20002e44 	.word	0x20002e44

08018528 <GUI_CALLBACK_RX>:
  * @param  Character Byte received by the device
  * @param  Error     Error detected in the reception
  * @retval 1 if message to send to DPM application
  */
void GUI_CALLBACK_RX(uint8_t Character, uint8_t Error)
{
 8018528:	b580      	push	{r7, lr}
 801852a:	b084      	sub	sp, #16
 801852c:	af00      	add	r7, sp, #0
 801852e:	0002      	movs	r2, r0
 8018530:	1dfb      	adds	r3, r7, #7
 8018532:	701a      	strb	r2, [r3, #0]
 8018534:	1dbb      	adds	r3, r7, #6
 8018536:	1c0a      	adds	r2, r1, #0
 8018538:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 801853a:	b672      	cpsid	i
}
 801853c:	46c0      	nop			; (mov r8, r8)
  uint32_t event;
  __disable_irq();
  event = GUI_GetMessage(Character, Error);
 801853e:	1dbb      	adds	r3, r7, #6
 8018540:	781a      	ldrb	r2, [r3, #0]
 8018542:	1dfb      	adds	r3, r7, #7
 8018544:	781b      	ldrb	r3, [r3, #0]
 8018546:	0011      	movs	r1, r2
 8018548:	0018      	movs	r0, r3
 801854a:	f000 f891 	bl	8018670 <GUI_GetMessage>
 801854e:	0003      	movs	r3, r0
 8018550:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8018552:	b662      	cpsie	i
}
 8018554:	46c0      	nop			; (mov r8, r8)
  __enable_irq();
  if (event == 1U)
 8018556:	68fb      	ldr	r3, [r7, #12]
 8018558:	2b01      	cmp	r3, #1
 801855a:	d109      	bne.n	8018570 <GUI_CALLBACK_RX+0x48>
  {
#if defined(_RTOS) || defined(USBPD_THREADX)
    GUIOS_PUT_MESSAGE_QUEUE(GUIMsgBox, GUI_USER_EVENT_GUI, 0U);
 801855c:	2301      	movs	r3, #1
 801855e:	60bb      	str	r3, [r7, #8]
 8018560:	4b05      	ldr	r3, [pc, #20]	; (8018578 <GUI_CALLBACK_RX+0x50>)
 8018562:	6818      	ldr	r0, [r3, #0]
 8018564:	2308      	movs	r3, #8
 8018566:	18f9      	adds	r1, r7, r3
 8018568:	2300      	movs	r3, #0
 801856a:	2200      	movs	r2, #0
 801856c:	f7f9 fb4c 	bl	8011c08 <osMessageQueuePut>
    GUI_RXProcess(GUI_Flag);
    GUI_Flag = GUI_USER_EVENT_NONE;
#endif /* USE_STM32_UTILITY_OS */
#endif /* _RTOS */
  }
}
 8018570:	46c0      	nop			; (mov r8, r8)
 8018572:	46bd      	mov	sp, r7
 8018574:	b004      	add	sp, #16
 8018576:	bd80      	pop	{r7, pc}
 8018578:	20003054 	.word	0x20003054

0801857c <GUI_RXProcess>:
  * @brief  Main Trace RX process to push data on the media.
  * @param  Event     GUI trace event
  * @retval Timing
  */
uint32_t GUI_RXProcess(uint32_t Event)
{
 801857c:	b5b0      	push	{r4, r5, r7, lr}
 801857e:	b086      	sub	sp, #24
 8018580:	af00      	add	r7, sp, #0
 8018582:	6078      	str	r0, [r7, #4]
  uint8_t *msg;
  USBPD_GUI_State state;
  uint8_t size;

  if (0U == (Event & GUI_PE_NOTIF_Msk))
 8018584:	687a      	ldr	r2, [r7, #4]
 8018586:	23ff      	movs	r3, #255	; 0xff
 8018588:	011b      	lsls	r3, r3, #4
 801858a:	4013      	ands	r3, r2
 801858c:	d11f      	bne.n	80185ce <GUI_RXProcess+0x52>
  {
    /* Message have been received by GUI */
    state = GUI_SendAnswer(&msg, &size);
 801858e:	2515      	movs	r5, #21
 8018590:	197c      	adds	r4, r7, r5
 8018592:	230f      	movs	r3, #15
 8018594:	18fa      	adds	r2, r7, r3
 8018596:	2310      	movs	r3, #16
 8018598:	18fb      	adds	r3, r7, r3
 801859a:	0011      	movs	r1, r2
 801859c:	0018      	movs	r0, r3
 801859e:	f000 f96b 	bl	8018878 <GUI_SendAnswer>
 80185a2:	0003      	movs	r3, r0
 80185a4:	7023      	strb	r3, [r4, #0]

    switch (state)
 80185a6:	197b      	adds	r3, r7, r5
 80185a8:	781b      	ldrb	r3, [r3, #0]
 80185aa:	2b00      	cmp	r3, #0
 80185ac:	d039      	beq.n	8018622 <GUI_RXProcess+0xa6>
 80185ae:	2b02      	cmp	r3, #2
 80185b0:	d104      	bne.n	80185bc <GUI_RXProcess+0x40>
    {
      case GUI_STATE_RESET:
        /* DPM_RESET_REQ received by the device */
        /* Save parameters in FLASH */
        (void)BSP_GUI_SaveDataInFlash();
 80185b2:	f7fe ff71 	bl	8017498 <BSP_GUI_SaveDataInFlash>
        HAL_NVIC_SystemReset();
 80185b6:	f7f2 fcfe 	bl	800afb6 <HAL_NVIC_SystemReset>
        break;
 80185ba:	e033      	b.n	8018624 <GUI_RXProcess+0xa8>
      case GUI_STATE_INIT:
        /* DPM_INIT_REQ received by the device */
        break;
      default:
        /* Another GUI messages received by the device */
        TRACER_EMB_Add(msg, size);
 80185bc:	693a      	ldr	r2, [r7, #16]
 80185be:	230f      	movs	r3, #15
 80185c0:	18fb      	adds	r3, r7, r3
 80185c2:	781b      	ldrb	r3, [r3, #0]
 80185c4:	0019      	movs	r1, r3
 80185c6:	0010      	movs	r0, r2
 80185c8:	f002 fdf6 	bl	801b1b8 <TRACER_EMB_Add>
        break;
 80185cc:	e02a      	b.n	8018624 <GUI_RXProcess+0xa8>
    }
  }
  else
  {
    uint16_t type_event = ((uint16_t)Event & GUI_PE_NOTIF_Msk) >> GUI_PE_NOTIF_Pos;
 80185ce:	687b      	ldr	r3, [r7, #4]
 80185d0:	b29b      	uxth	r3, r3
 80185d2:	091b      	lsrs	r3, r3, #4
 80185d4:	b29a      	uxth	r2, r3
 80185d6:	2016      	movs	r0, #22
 80185d8:	183b      	adds	r3, r7, r0
 80185da:	21ff      	movs	r1, #255	; 0xff
 80185dc:	400a      	ands	r2, r1
 80185de:	801a      	strh	r2, [r3, #0]
    if (GUI_NOTIF_MEASUREMENT == type_event)
 80185e0:	183b      	adds	r3, r7, r0
 80185e2:	881b      	ldrh	r3, [r3, #0]
 80185e4:	2b71      	cmp	r3, #113	; 0x71
 80185e6:	d10e      	bne.n	8018606 <GUI_RXProcess+0x8a>
    {
      /* Notification related to timeout for measure reporting */
      /* Send a notification to associated port */
      (void)GUI_FormatAndSendNotification(((Event & GUI_PE_PORT_NUM_Msk) >> GUI_PE_PORT_NUM_Pos),
 80185e8:	687b      	ldr	r3, [r7, #4]
 80185ea:	0e1b      	lsrs	r3, r3, #24
 80185ec:	2203      	movs	r2, #3
 80185ee:	4013      	ands	r3, r2
 80185f0:	001c      	movs	r4, r3
 80185f2:	f7f1 fb59 	bl	8009ca8 <HAL_GetTick>
 80185f6:	0002      	movs	r2, r0
 80185f8:	2380      	movs	r3, #128	; 0x80
 80185fa:	011b      	lsls	r3, r3, #4
 80185fc:	0019      	movs	r1, r3
 80185fe:	0020      	movs	r0, r4
 8018600:	f000 f815 	bl	801862e <GUI_FormatAndSendNotification>
 8018604:	e00e      	b.n	8018624 <GUI_RXProcess+0xa8>
    }
    else
    {
      /* Message have been received by PE */
      /* Send a notification to associated port */
      (void)GUI_FormatAndSendNotification(((Event & GUI_PE_PORT_NUM_Msk) >> GUI_PE_PORT_NUM_Pos),
 8018606:	687b      	ldr	r3, [r7, #4]
 8018608:	0e1b      	lsrs	r3, r3, #24
 801860a:	2203      	movs	r2, #3
 801860c:	4013      	ands	r3, r2
 801860e:	0018      	movs	r0, r3
 8018610:	2316      	movs	r3, #22
 8018612:	18fb      	adds	r3, r7, r3
 8018614:	881a      	ldrh	r2, [r3, #0]
 8018616:	2380      	movs	r3, #128	; 0x80
 8018618:	019b      	lsls	r3, r3, #6
 801861a:	0019      	movs	r1, r3
 801861c:	f000 f807 	bl	801862e <GUI_FormatAndSendNotification>
 8018620:	e000      	b.n	8018624 <GUI_RXProcess+0xa8>
        break;
 8018622:	46c0      	nop			; (mov r8, r8)
                                          GUI_NOTIF_PE_EVENT,
                                          type_event);
    }
  }
  return 0;
 8018624:	2300      	movs	r3, #0
}
 8018626:	0018      	movs	r0, r3
 8018628:	46bd      	mov	sp, r7
 801862a:	b006      	add	sp, #24
 801862c:	bdb0      	pop	{r4, r5, r7, pc}

0801862e <GUI_FormatAndSendNotification>:
  * @param  Value             Value depending of TypeNotification
  * @note   If TypeNotification == GUI_NOTIF_ISCONNECTED, Value should be equal to 0 (Not connected) or 1 (connected)
  * @retval USBPD Status
  */
uint32_t GUI_FormatAndSendNotification(uint32_t PortNum, uint32_t TypeNotification, uint32_t Value)
{
 801862e:	b5b0      	push	{r4, r5, r7, lr}
 8018630:	b088      	sub	sp, #32
 8018632:	af02      	add	r7, sp, #8
 8018634:	60f8      	str	r0, [r7, #12]
 8018636:	60b9      	str	r1, [r7, #8]
 8018638:	607a      	str	r2, [r7, #4]
  uint8_t *msg;
  uint8_t size;
  /* Only send notification if GUI is connected */
  if (GUI_STATE_INIT != GUI_SendNotification((uint8_t)PortNum, &msg, &size, TypeNotification, Value))
 801863a:	68fb      	ldr	r3, [r7, #12]
 801863c:	b2d8      	uxtb	r0, r3
 801863e:	68bc      	ldr	r4, [r7, #8]
 8018640:	2513      	movs	r5, #19
 8018642:	197a      	adds	r2, r7, r5
 8018644:	2314      	movs	r3, #20
 8018646:	18f9      	adds	r1, r7, r3
 8018648:	687b      	ldr	r3, [r7, #4]
 801864a:	9300      	str	r3, [sp, #0]
 801864c:	0023      	movs	r3, r4
 801864e:	f000 fa03 	bl	8018a58 <GUI_SendNotification>
 8018652:	1e03      	subs	r3, r0, #0
 8018654:	d006      	beq.n	8018664 <GUI_FormatAndSendNotification+0x36>
  {
    TRACER_EMB_Add(msg, size);
 8018656:	697a      	ldr	r2, [r7, #20]
 8018658:	197b      	adds	r3, r7, r5
 801865a:	781b      	ldrb	r3, [r3, #0]
 801865c:	0019      	movs	r1, r3
 801865e:	0010      	movs	r0, r2
 8018660:	f002 fdaa 	bl	801b1b8 <TRACER_EMB_Add>
  }
  return 0;
 8018664:	2300      	movs	r3, #0
}
 8018666:	0018      	movs	r0, r3
 8018668:	46bd      	mov	sp, r7
 801866a:	b006      	add	sp, #24
 801866c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08018670 <GUI_GetMessage>:
  * @param  Character Received byte
  * @param  Error     Error if issue during reception
  * @retval 1 indicates that a complete GUI message have been received
  */
uint32_t GUI_GetMessage(uint8_t Character, uint8_t Error)
{
 8018670:	b580      	push	{r7, lr}
 8018672:	b084      	sub	sp, #16
 8018674:	af00      	add	r7, sp, #0
 8018676:	0002      	movs	r2, r0
 8018678:	1dfb      	adds	r3, r7, #7
 801867a:	701a      	strb	r2, [r3, #0]
 801867c:	1dbb      	adds	r3, r7, #6
 801867e:	1c0a      	adds	r2, r1, #0
 8018680:	701a      	strb	r2, [r3, #0]
  uint32_t status = 0;
 8018682:	2300      	movs	r3, #0
 8018684:	60fb      	str	r3, [r7, #12]
    Rsize,
    Rend,
    Rerror
  } Rstate = Rstart;

  if (cursor < TLV_SIZE_MAX)
 8018686:	4b76      	ldr	r3, [pc, #472]	; (8018860 <GUI_GetMessage+0x1f0>)
 8018688:	881b      	ldrh	r3, [r3, #0]
 801868a:	2bff      	cmp	r3, #255	; 0xff
 801868c:	d80b      	bhi.n	80186a6 <GUI_GetMessage+0x36>
  {
    PtrDataRx[cursor] = Character;
 801868e:	4b74      	ldr	r3, [pc, #464]	; (8018860 <GUI_GetMessage+0x1f0>)
 8018690:	881b      	ldrh	r3, [r3, #0]
 8018692:	0019      	movs	r1, r3
 8018694:	4b73      	ldr	r3, [pc, #460]	; (8018864 <GUI_GetMessage+0x1f4>)
 8018696:	1dfa      	adds	r2, r7, #7
 8018698:	7812      	ldrb	r2, [r2, #0]
 801869a:	545a      	strb	r2, [r3, r1]
    counter = 0U;
    Rstate = Rstart;
    return 0;
  }

  if (Error != 0U)
 801869c:	1dbb      	adds	r3, r7, #6
 801869e:	781b      	ldrb	r3, [r3, #0]
 80186a0:	2b00      	cmp	r3, #0
 80186a2:	d00e      	beq.n	80186c2 <GUI_GetMessage+0x52>
 80186a4:	e00a      	b.n	80186bc <GUI_GetMessage+0x4c>
    cursor = 0U;
 80186a6:	4b6e      	ldr	r3, [pc, #440]	; (8018860 <GUI_GetMessage+0x1f0>)
 80186a8:	2200      	movs	r2, #0
 80186aa:	801a      	strh	r2, [r3, #0]
    counter = 0U;
 80186ac:	4b6e      	ldr	r3, [pc, #440]	; (8018868 <GUI_GetMessage+0x1f8>)
 80186ae:	2200      	movs	r2, #0
 80186b0:	801a      	strh	r2, [r3, #0]
    Rstate = Rstart;
 80186b2:	4b6e      	ldr	r3, [pc, #440]	; (801886c <GUI_GetMessage+0x1fc>)
 80186b4:	2200      	movs	r2, #0
 80186b6:	701a      	strb	r2, [r3, #0]
    return 0;
 80186b8:	2300      	movs	r3, #0
 80186ba:	e0cc      	b.n	8018856 <GUI_GetMessage+0x1e6>
  {
    Rstate = Rerror;
 80186bc:	4b6b      	ldr	r3, [pc, #428]	; (801886c <GUI_GetMessage+0x1fc>)
 80186be:	2204      	movs	r2, #4
 80186c0:	701a      	strb	r2, [r3, #0]
  }

  switch (Rstate)
 80186c2:	4b6a      	ldr	r3, [pc, #424]	; (801886c <GUI_GetMessage+0x1fc>)
 80186c4:	781b      	ldrb	r3, [r3, #0]
 80186c6:	2b04      	cmp	r3, #4
 80186c8:	d900      	bls.n	80186cc <GUI_GetMessage+0x5c>
 80186ca:	e0b4      	b.n	8018836 <GUI_GetMessage+0x1c6>
 80186cc:	009a      	lsls	r2, r3, #2
 80186ce:	4b68      	ldr	r3, [pc, #416]	; (8018870 <GUI_GetMessage+0x200>)
 80186d0:	18d3      	adds	r3, r2, r3
 80186d2:	681b      	ldr	r3, [r3, #0]
 80186d4:	469f      	mov	pc, r3
  {
    case Rstart :
      if (PtrDataRx[cursor] == TLV_SOF)
 80186d6:	4b62      	ldr	r3, [pc, #392]	; (8018860 <GUI_GetMessage+0x1f0>)
 80186d8:	881b      	ldrh	r3, [r3, #0]
 80186da:	001a      	movs	r2, r3
 80186dc:	4b61      	ldr	r3, [pc, #388]	; (8018864 <GUI_GetMessage+0x1f4>)
 80186de:	5c9b      	ldrb	r3, [r3, r2]
 80186e0:	2bfd      	cmp	r3, #253	; 0xfd
 80186e2:	d106      	bne.n	80186f2 <GUI_GetMessage+0x82>
      {
        counter++;
 80186e4:	4b60      	ldr	r3, [pc, #384]	; (8018868 <GUI_GetMessage+0x1f8>)
 80186e6:	881b      	ldrh	r3, [r3, #0]
 80186e8:	3301      	adds	r3, #1
 80186ea:	b29a      	uxth	r2, r3
 80186ec:	4b5e      	ldr	r3, [pc, #376]	; (8018868 <GUI_GetMessage+0x1f8>)
 80186ee:	801a      	strh	r2, [r3, #0]
 80186f0:	e006      	b.n	8018700 <GUI_GetMessage+0x90>
      }
      else
      {
        counter = 0U;
 80186f2:	4b5d      	ldr	r3, [pc, #372]	; (8018868 <GUI_GetMessage+0x1f8>)
 80186f4:	2200      	movs	r2, #0
 80186f6:	801a      	strh	r2, [r3, #0]
        /* cursor is unsigned, but it will inevitably increments at the end of function,
           and we need a 0 at the next pass here */
        cursor = 0xFFFFU;
 80186f8:	4b59      	ldr	r3, [pc, #356]	; (8018860 <GUI_GetMessage+0x1f0>)
 80186fa:	2201      	movs	r2, #1
 80186fc:	4252      	negs	r2, r2
 80186fe:	801a      	strh	r2, [r3, #0]
      }

      if (counter == 4U) /* The whole SOF is received */
 8018700:	4b59      	ldr	r3, [pc, #356]	; (8018868 <GUI_GetMessage+0x1f8>)
 8018702:	881b      	ldrh	r3, [r3, #0]
 8018704:	2b04      	cmp	r3, #4
 8018706:	d000      	beq.n	801870a <GUI_GetMessage+0x9a>
 8018708:	e097      	b.n	801883a <GUI_GetMessage+0x1ca>
      {
        counter = 0U;
 801870a:	4b57      	ldr	r3, [pc, #348]	; (8018868 <GUI_GetMessage+0x1f8>)
 801870c:	2200      	movs	r2, #0
 801870e:	801a      	strh	r2, [r3, #0]
        Rstate = Rsize;
 8018710:	4b56      	ldr	r3, [pc, #344]	; (801886c <GUI_GetMessage+0x1fc>)
 8018712:	2202      	movs	r2, #2
 8018714:	701a      	strb	r2, [r3, #0]
      }
      break;
 8018716:	e090      	b.n	801883a <GUI_GetMessage+0x1ca>
    case Rsize :
      counter++;
 8018718:	4b53      	ldr	r3, [pc, #332]	; (8018868 <GUI_GetMessage+0x1f8>)
 801871a:	881b      	ldrh	r3, [r3, #0]
 801871c:	3301      	adds	r3, #1
 801871e:	b29a      	uxth	r2, r3
 8018720:	4b51      	ldr	r3, [pc, #324]	; (8018868 <GUI_GetMessage+0x1f8>)
 8018722:	801a      	strh	r2, [r3, #0]

      if (counter == 3U) /* We have received the size */
 8018724:	4b50      	ldr	r3, [pc, #320]	; (8018868 <GUI_GetMessage+0x1f8>)
 8018726:	881b      	ldrh	r3, [r3, #0]
 8018728:	2b03      	cmp	r3, #3
 801872a:	d000      	beq.n	801872e <GUI_GetMessage+0xbe>
 801872c:	e087      	b.n	801883e <GUI_GetMessage+0x1ce>
      {
        currentSize = (uint16_t)((PtrDataRx[cursor - 1U]) << 8) + (uint16_t)(PtrDataRx[cursor]);
 801872e:	4b4c      	ldr	r3, [pc, #304]	; (8018860 <GUI_GetMessage+0x1f0>)
 8018730:	881b      	ldrh	r3, [r3, #0]
 8018732:	3b01      	subs	r3, #1
 8018734:	4a4b      	ldr	r2, [pc, #300]	; (8018864 <GUI_GetMessage+0x1f4>)
 8018736:	5cd3      	ldrb	r3, [r2, r3]
 8018738:	b29b      	uxth	r3, r3
 801873a:	021b      	lsls	r3, r3, #8
 801873c:	b29a      	uxth	r2, r3
 801873e:	4b48      	ldr	r3, [pc, #288]	; (8018860 <GUI_GetMessage+0x1f0>)
 8018740:	881b      	ldrh	r3, [r3, #0]
 8018742:	0019      	movs	r1, r3
 8018744:	4b47      	ldr	r3, [pc, #284]	; (8018864 <GUI_GetMessage+0x1f4>)
 8018746:	5c5b      	ldrb	r3, [r3, r1]
 8018748:	b29b      	uxth	r3, r3
 801874a:	18d3      	adds	r3, r2, r3
 801874c:	b29a      	uxth	r2, r3
 801874e:	4b49      	ldr	r3, [pc, #292]	; (8018874 <GUI_GetMessage+0x204>)
 8018750:	801a      	strh	r2, [r3, #0]
        if (0U == currentSize)
 8018752:	4b48      	ldr	r3, [pc, #288]	; (8018874 <GUI_GetMessage+0x204>)
 8018754:	881b      	ldrh	r3, [r3, #0]
 8018756:	2b00      	cmp	r3, #0
 8018758:	d103      	bne.n	8018762 <GUI_GetMessage+0xf2>
        {
          Rstate = Rend;
 801875a:	4b44      	ldr	r3, [pc, #272]	; (801886c <GUI_GetMessage+0x1fc>)
 801875c:	2203      	movs	r2, #3
 801875e:	701a      	strb	r2, [r3, #0]
 8018760:	e002      	b.n	8018768 <GUI_GetMessage+0xf8>
        }
        else
        {
          Rstate = RonGoing;
 8018762:	4b42      	ldr	r3, [pc, #264]	; (801886c <GUI_GetMessage+0x1fc>)
 8018764:	2201      	movs	r2, #1
 8018766:	701a      	strb	r2, [r3, #0]
        }
        counter = 0U;
 8018768:	4b3f      	ldr	r3, [pc, #252]	; (8018868 <GUI_GetMessage+0x1f8>)
 801876a:	2200      	movs	r2, #0
 801876c:	801a      	strh	r2, [r3, #0]
      }
      break;
 801876e:	e066      	b.n	801883e <GUI_GetMessage+0x1ce>
    case RonGoing :
      counter++;
 8018770:	4b3d      	ldr	r3, [pc, #244]	; (8018868 <GUI_GetMessage+0x1f8>)
 8018772:	881b      	ldrh	r3, [r3, #0]
 8018774:	3301      	adds	r3, #1
 8018776:	b29a      	uxth	r2, r3
 8018778:	4b3b      	ldr	r3, [pc, #236]	; (8018868 <GUI_GetMessage+0x1f8>)
 801877a:	801a      	strh	r2, [r3, #0]

      if (counter == currentSize)
 801877c:	4b3a      	ldr	r3, [pc, #232]	; (8018868 <GUI_GetMessage+0x1f8>)
 801877e:	881a      	ldrh	r2, [r3, #0]
 8018780:	4b3c      	ldr	r3, [pc, #240]	; (8018874 <GUI_GetMessage+0x204>)
 8018782:	881b      	ldrh	r3, [r3, #0]
 8018784:	429a      	cmp	r2, r3
 8018786:	d15c      	bne.n	8018842 <GUI_GetMessage+0x1d2>
      {
        /* When there is no value, the first EOF is handled by Rongoing, before Rend takes control */
        counter = 0U;
 8018788:	4b37      	ldr	r3, [pc, #220]	; (8018868 <GUI_GetMessage+0x1f8>)
 801878a:	2200      	movs	r2, #0
 801878c:	801a      	strh	r2, [r3, #0]
        Rstate = Rend;
 801878e:	4b37      	ldr	r3, [pc, #220]	; (801886c <GUI_GetMessage+0x1fc>)
 8018790:	2203      	movs	r2, #3
 8018792:	701a      	strb	r2, [r3, #0]
      }
      break;
 8018794:	e055      	b.n	8018842 <GUI_GetMessage+0x1d2>
    case Rend :
      counter++;
 8018796:	4b34      	ldr	r3, [pc, #208]	; (8018868 <GUI_GetMessage+0x1f8>)
 8018798:	881b      	ldrh	r3, [r3, #0]
 801879a:	3301      	adds	r3, #1
 801879c:	b29a      	uxth	r2, r3
 801879e:	4b32      	ldr	r3, [pc, #200]	; (8018868 <GUI_GetMessage+0x1f8>)
 80187a0:	801a      	strh	r2, [r3, #0]
      if ((PtrDataRx[cursor] == TLV_EOF)
 80187a2:	4b2f      	ldr	r3, [pc, #188]	; (8018860 <GUI_GetMessage+0x1f0>)
 80187a4:	881b      	ldrh	r3, [r3, #0]
 80187a6:	001a      	movs	r2, r3
 80187a8:	4b2e      	ldr	r3, [pc, #184]	; (8018864 <GUI_GetMessage+0x1f4>)
 80187aa:	5c9b      	ldrb	r3, [r3, r2]
 80187ac:	2ba5      	cmp	r3, #165	; 0xa5
 80187ae:	d124      	bne.n	80187fa <GUI_GetMessage+0x18a>
          && (PtrDataRx[cursor - 1U] == TLV_EOF)
 80187b0:	4b2b      	ldr	r3, [pc, #172]	; (8018860 <GUI_GetMessage+0x1f0>)
 80187b2:	881b      	ldrh	r3, [r3, #0]
 80187b4:	3b01      	subs	r3, #1
 80187b6:	4a2b      	ldr	r2, [pc, #172]	; (8018864 <GUI_GetMessage+0x1f4>)
 80187b8:	5cd3      	ldrb	r3, [r2, r3]
 80187ba:	2ba5      	cmp	r3, #165	; 0xa5
 80187bc:	d11d      	bne.n	80187fa <GUI_GetMessage+0x18a>
          && (PtrDataRx[cursor - 2U] == TLV_EOF)
 80187be:	4b28      	ldr	r3, [pc, #160]	; (8018860 <GUI_GetMessage+0x1f0>)
 80187c0:	881b      	ldrh	r3, [r3, #0]
 80187c2:	3b02      	subs	r3, #2
 80187c4:	4a27      	ldr	r2, [pc, #156]	; (8018864 <GUI_GetMessage+0x1f4>)
 80187c6:	5cd3      	ldrb	r3, [r2, r3]
 80187c8:	2ba5      	cmp	r3, #165	; 0xa5
 80187ca:	d116      	bne.n	80187fa <GUI_GetMessage+0x18a>
          && (PtrDataRx[cursor - 3U] == TLV_EOF))
 80187cc:	4b24      	ldr	r3, [pc, #144]	; (8018860 <GUI_GetMessage+0x1f0>)
 80187ce:	881b      	ldrh	r3, [r3, #0]
 80187d0:	3b03      	subs	r3, #3
 80187d2:	4a24      	ldr	r2, [pc, #144]	; (8018864 <GUI_GetMessage+0x1f4>)
 80187d4:	5cd3      	ldrb	r3, [r2, r3]
 80187d6:	2ba5      	cmp	r3, #165	; 0xa5
 80187d8:	d10f      	bne.n	80187fa <GUI_GetMessage+0x18a>
      {
        /* The semaphore must be given only in this case, because otherwise
           it means we didn't receive the correct size of bytes */
        if (counter == 4U)
 80187da:	4b23      	ldr	r3, [pc, #140]	; (8018868 <GUI_GetMessage+0x1f8>)
 80187dc:	881b      	ldrh	r3, [r3, #0]
 80187de:	2b04      	cmp	r3, #4
 80187e0:	d101      	bne.n	80187e6 <GUI_GetMessage+0x176>
        {
          status = 1U;
 80187e2:	2301      	movs	r3, #1
 80187e4:	60fb      	str	r3, [r7, #12]
        }
        counter = 0U;
 80187e6:	4b20      	ldr	r3, [pc, #128]	; (8018868 <GUI_GetMessage+0x1f8>)
 80187e8:	2200      	movs	r2, #0
 80187ea:	801a      	strh	r2, [r3, #0]
        cursor = 0xFFFFU;
 80187ec:	4b1c      	ldr	r3, [pc, #112]	; (8018860 <GUI_GetMessage+0x1f0>)
 80187ee:	2201      	movs	r2, #1
 80187f0:	4252      	negs	r2, r2
 80187f2:	801a      	strh	r2, [r3, #0]
        Rstate = Rstart;
 80187f4:	4b1d      	ldr	r3, [pc, #116]	; (801886c <GUI_GetMessage+0x1fc>)
 80187f6:	2200      	movs	r2, #0
 80187f8:	701a      	strb	r2, [r3, #0]
      }

      if (cursor == (currentSize + 11U))
 80187fa:	4b19      	ldr	r3, [pc, #100]	; (8018860 <GUI_GetMessage+0x1f0>)
 80187fc:	881b      	ldrh	r3, [r3, #0]
 80187fe:	001a      	movs	r2, r3
 8018800:	4b1c      	ldr	r3, [pc, #112]	; (8018874 <GUI_GetMessage+0x204>)
 8018802:	881b      	ldrh	r3, [r3, #0]
 8018804:	330b      	adds	r3, #11
 8018806:	429a      	cmp	r2, r3
 8018808:	d11d      	bne.n	8018846 <GUI_GetMessage+0x1d6>
      {
        /* No complete EOF arrived. We reset the buffer for safety even if the instruction might be complete. */
        counter = 0U;
 801880a:	4b17      	ldr	r3, [pc, #92]	; (8018868 <GUI_GetMessage+0x1f8>)
 801880c:	2200      	movs	r2, #0
 801880e:	801a      	strh	r2, [r3, #0]
        cursor = 0xFFFFU;
 8018810:	4b13      	ldr	r3, [pc, #76]	; (8018860 <GUI_GetMessage+0x1f0>)
 8018812:	2201      	movs	r2, #1
 8018814:	4252      	negs	r2, r2
 8018816:	801a      	strh	r2, [r3, #0]
        Rstate = Rstart;
 8018818:	4b14      	ldr	r3, [pc, #80]	; (801886c <GUI_GetMessage+0x1fc>)
 801881a:	2200      	movs	r2, #0
 801881c:	701a      	strb	r2, [r3, #0]
      }
      break;
 801881e:	e012      	b.n	8018846 <GUI_GetMessage+0x1d6>
    case Rerror :
      counter = 0U;
 8018820:	4b11      	ldr	r3, [pc, #68]	; (8018868 <GUI_GetMessage+0x1f8>)
 8018822:	2200      	movs	r2, #0
 8018824:	801a      	strh	r2, [r3, #0]
      cursor = 0xFFFFU;
 8018826:	4b0e      	ldr	r3, [pc, #56]	; (8018860 <GUI_GetMessage+0x1f0>)
 8018828:	2201      	movs	r2, #1
 801882a:	4252      	negs	r2, r2
 801882c:	801a      	strh	r2, [r3, #0]
      Rstate = Rstart;
 801882e:	4b0f      	ldr	r3, [pc, #60]	; (801886c <GUI_GetMessage+0x1fc>)
 8018830:	2200      	movs	r2, #0
 8018832:	701a      	strb	r2, [r3, #0]
      break;
 8018834:	e008      	b.n	8018848 <GUI_GetMessage+0x1d8>
    default:
      break;
 8018836:	46c0      	nop			; (mov r8, r8)
 8018838:	e006      	b.n	8018848 <GUI_GetMessage+0x1d8>
      break;
 801883a:	46c0      	nop			; (mov r8, r8)
 801883c:	e004      	b.n	8018848 <GUI_GetMessage+0x1d8>
      break;
 801883e:	46c0      	nop			; (mov r8, r8)
 8018840:	e002      	b.n	8018848 <GUI_GetMessage+0x1d8>
      break;
 8018842:	46c0      	nop			; (mov r8, r8)
 8018844:	e000      	b.n	8018848 <GUI_GetMessage+0x1d8>
      break;
 8018846:	46c0      	nop			; (mov r8, r8)
  }

  cursor++;
 8018848:	4b05      	ldr	r3, [pc, #20]	; (8018860 <GUI_GetMessage+0x1f0>)
 801884a:	881b      	ldrh	r3, [r3, #0]
 801884c:	3301      	adds	r3, #1
 801884e:	b29a      	uxth	r2, r3
 8018850:	4b03      	ldr	r3, [pc, #12]	; (8018860 <GUI_GetMessage+0x1f0>)
 8018852:	801a      	strh	r2, [r3, #0]
  return status;
 8018854:	68fb      	ldr	r3, [r7, #12]
}
 8018856:	0018      	movs	r0, r3
 8018858:	46bd      	mov	sp, r7
 801885a:	b004      	add	sp, #16
 801885c:	bd80      	pop	{r7, pc}
 801885e:	46c0      	nop			; (mov r8, r8)
 8018860:	200030e2 	.word	0x200030e2
 8018864:	20002e50 	.word	0x20002e50
 8018868:	200030e4 	.word	0x200030e4
 801886c:	200030e6 	.word	0x200030e6
 8018870:	0801de10 	.word	0x0801de10
 8018874:	200030e8 	.word	0x200030e8

08018878 <GUI_SendAnswer>:
  * @param  pMsgToSend Pointer on the message to send
  * @param  pSizeMsg   Pointer on the size of the message to send
  * @retval GUI state
  */
USBPD_GUI_State GUI_SendAnswer(uint8_t **pMsgToSend, uint8_t *pSizeMsg)
{
 8018878:	b590      	push	{r4, r7, lr}
 801887a:	b085      	sub	sp, #20
 801887c:	af00      	add	r7, sp, #0
 801887e:	6078      	str	r0, [r7, #4]
 8018880:	6039      	str	r1, [r7, #0]
  /* Extract the port from the tag*/
  uint8_t port = PtrDataRx[TLV_TAG_POSITION] >> GUI_PORT_BIT_POSITION;
 8018882:	4b70      	ldr	r3, [pc, #448]	; (8018a44 <GUI_SendAnswer+0x1cc>)
 8018884:	791a      	ldrb	r2, [r3, #4]
 8018886:	230f      	movs	r3, #15
 8018888:	18fb      	adds	r3, r7, r3
 801888a:	0952      	lsrs	r2, r2, #5
 801888c:	701a      	strb	r2, [r3, #0]

  /* Do the appropriate treatment in response to what we have received */
  switch (PtrDataRx[TLV_TAG_POSITION] & 0x1FU)
 801888e:	4b6d      	ldr	r3, [pc, #436]	; (8018a44 <GUI_SendAnswer+0x1cc>)
 8018890:	791b      	ldrb	r3, [r3, #4]
 8018892:	001a      	movs	r2, r3
 8018894:	231f      	movs	r3, #31
 8018896:	4013      	ands	r3, r2
 8018898:	2b10      	cmp	r3, #16
 801889a:	d900      	bls.n	801889e <GUI_SendAnswer+0x26>
 801889c:	e0be      	b.n	8018a1c <GUI_SendAnswer+0x1a4>
 801889e:	009a      	lsls	r2, r3, #2
 80188a0:	4b69      	ldr	r3, [pc, #420]	; (8018a48 <GUI_SendAnswer+0x1d0>)
 80188a2:	18d3      	adds	r3, r2, r3
 80188a4:	681b      	ldr	r3, [r3, #0]
 80188a6:	469f      	mov	pc, r3
  {
    case DPM_RESET_REQ:
      /* Reset*/
      return GUI_STATE_RESET;
 80188a8:	2302      	movs	r3, #2
 80188aa:	e0c7      	b.n	8018a3c <GUI_SendAnswer+0x1c4>

    case DPM_INIT_REQ:
    {
      Send_DpmInitCnf(port, Processed);
 80188ac:	4a67      	ldr	r2, [pc, #412]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 80188ae:	240f      	movs	r4, #15
 80188b0:	193b      	adds	r3, r7, r4
 80188b2:	781b      	ldrb	r3, [r3, #0]
 80188b4:	0011      	movs	r1, r2
 80188b6:	0018      	movs	r0, r3
 80188b8:	f000 fe2c 	bl	8019514 <Send_DpmInitCnf>
      *pMsgToSend = Processed;
 80188bc:	687b      	ldr	r3, [r7, #4]
 80188be:	4a63      	ldr	r2, [pc, #396]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 80188c0:	601a      	str	r2, [r3, #0]
      *pSizeMsg = (uint8_t)(TLV_get_string_length(Processed) + 8U);
 80188c2:	4b62      	ldr	r3, [pc, #392]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 80188c4:	0018      	movs	r0, r3
 80188c6:	f7ff fbe9 	bl	801809c <TLV_get_string_length>
 80188ca:	0003      	movs	r3, r0
 80188cc:	b2db      	uxtb	r3, r3
 80188ce:	3308      	adds	r3, #8
 80188d0:	b2da      	uxtb	r2, r3
 80188d2:	683b      	ldr	r3, [r7, #0]
 80188d4:	701a      	strb	r2, [r3, #0]
      TRACER_EMB_Add(*pMsgToSend, *pSizeMsg);
 80188d6:	687b      	ldr	r3, [r7, #4]
 80188d8:	681a      	ldr	r2, [r3, #0]
 80188da:	683b      	ldr	r3, [r7, #0]
 80188dc:	781b      	ldrb	r3, [r3, #0]
 80188de:	0019      	movs	r1, r3
 80188e0:	0010      	movs	r0, r2
 80188e2:	f002 fc69 	bl	801b1b8 <TRACER_EMB_Add>
      GUI_State = GUI_STATE_RUNNING;
 80188e6:	4b5a      	ldr	r3, [pc, #360]	; (8018a50 <GUI_SendAnswer+0x1d8>)
 80188e8:	2201      	movs	r2, #1
 80188ea:	701a      	strb	r2, [r3, #0]
      if (0U == port)
 80188ec:	193b      	adds	r3, r7, r4
 80188ee:	781b      	ldrb	r3, [r3, #0]
 80188f0:	2b00      	cmp	r3, #0
 80188f2:	d105      	bne.n	8018900 <GUI_SendAnswer+0x88>
      {
        /* Send a notification all the port */
        (void)GUI_FormatAndSendNotification(USBPD_PORT_0,
 80188f4:	4b57      	ldr	r3, [pc, #348]	; (8018a54 <GUI_SendAnswer+0x1dc>)
 80188f6:	2270      	movs	r2, #112	; 0x70
 80188f8:	0019      	movs	r1, r3
 80188fa:	2000      	movs	r0, #0
 80188fc:	f7ff fe97 	bl	801862e <GUI_FormatAndSendNotification>
        (void)GUI_FormatAndSendNotification(USBPD_PORT_1,
                                            GUI_NOTIF_ISCONNECTED | GUI_NOTIF_PE_EVENT | GUI_NOTIF_TIMESTAMP,
                                            USBPD_NOTIFY_ALL);
#endif /* USBPD_PORT_COUNT == 2 */
      }
      return GUI_STATE_INIT;
 8018900:	2300      	movs	r3, #0
 8018902:	e09b      	b.n	8018a3c <GUI_SendAnswer+0x1c4>
    }

    case DPM_CONFIG_GET_REQ:
      if (0U != port)
 8018904:	220f      	movs	r2, #15
 8018906:	18bb      	adds	r3, r7, r2
 8018908:	781b      	ldrb	r3, [r3, #0]
 801890a:	2b00      	cmp	r3, #0
 801890c:	d009      	beq.n	8018922 <GUI_SendAnswer+0xaa>
      {
        Send_DpmConfigGetCnf((port - 1U), PtrDataRx, Processed);
 801890e:	18bb      	adds	r3, r7, r2
 8018910:	781b      	ldrb	r3, [r3, #0]
 8018912:	3b01      	subs	r3, #1
 8018914:	b2db      	uxtb	r3, r3
 8018916:	4a4d      	ldr	r2, [pc, #308]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 8018918:	494a      	ldr	r1, [pc, #296]	; (8018a44 <GUI_SendAnswer+0x1cc>)
 801891a:	0018      	movs	r0, r3
 801891c:	f001 ff28 	bl	801a770 <Send_DpmConfigGetCnf>
      }
      else
      {
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
      }
      break;
 8018920:	e07d      	b.n	8018a1e <GUI_SendAnswer+0x1a6>
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
 8018922:	494a      	ldr	r1, [pc, #296]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 8018924:	230f      	movs	r3, #15
 8018926:	18fb      	adds	r3, r7, r3
 8018928:	781b      	ldrb	r3, [r3, #0]
 801892a:	2205      	movs	r2, #5
 801892c:	0018      	movs	r0, r3
 801892e:	f002 f9ff 	bl	801ad30 <Send_DpmConfigGetRej>
      break;
 8018932:	e074      	b.n	8018a1e <GUI_SendAnswer+0x1a6>
    case DPM_CONFIG_SET_REQ:
      if (0U != port)
 8018934:	220f      	movs	r2, #15
 8018936:	18bb      	adds	r3, r7, r2
 8018938:	781b      	ldrb	r3, [r3, #0]
 801893a:	2b00      	cmp	r3, #0
 801893c:	d009      	beq.n	8018952 <GUI_SendAnswer+0xda>
      {
        Send_DpmConfigSetCnf((port - 1U), PtrDataRx, Processed);
 801893e:	18bb      	adds	r3, r7, r2
 8018940:	781b      	ldrb	r3, [r3, #0]
 8018942:	3b01      	subs	r3, #1
 8018944:	b2db      	uxtb	r3, r3
 8018946:	4a41      	ldr	r2, [pc, #260]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 8018948:	493e      	ldr	r1, [pc, #248]	; (8018a44 <GUI_SendAnswer+0x1cc>)
 801894a:	0018      	movs	r0, r3
 801894c:	f001 fad0 	bl	8019ef0 <Send_DpmConfigSetCnf>
      }
      else
      {
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
      }
      break;
 8018950:	e065      	b.n	8018a1e <GUI_SendAnswer+0x1a6>
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
 8018952:	493e      	ldr	r1, [pc, #248]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 8018954:	230f      	movs	r3, #15
 8018956:	18fb      	adds	r3, r7, r3
 8018958:	781b      	ldrb	r3, [r3, #0]
 801895a:	2205      	movs	r2, #5
 801895c:	0018      	movs	r0, r3
 801895e:	f002 f9e7 	bl	801ad30 <Send_DpmConfigGetRej>
      break;
 8018962:	e05c      	b.n	8018a1e <GUI_SendAnswer+0x1a6>
    case DPM_MESSAGE_REQ:
      if (0U != port)
 8018964:	220f      	movs	r2, #15
 8018966:	18bb      	adds	r3, r7, r2
 8018968:	781b      	ldrb	r3, [r3, #0]
 801896a:	2b00      	cmp	r3, #0
 801896c:	d009      	beq.n	8018982 <GUI_SendAnswer+0x10a>
      {
        Request_MessageReq((port - 1U), PtrDataRx, Processed);
 801896e:	18bb      	adds	r3, r7, r2
 8018970:	781b      	ldrb	r3, [r3, #0]
 8018972:	3b01      	subs	r3, #1
 8018974:	b2db      	uxtb	r3, r3
 8018976:	4a35      	ldr	r2, [pc, #212]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 8018978:	4932      	ldr	r1, [pc, #200]	; (8018a44 <GUI_SendAnswer+0x1cc>)
 801897a:	0018      	movs	r0, r3
 801897c:	f000 ff78 	bl	8019870 <Request_MessageReq>
      }
      else
      {
        Send_DpmMessageRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
      }
      break;
 8018980:	e04d      	b.n	8018a1e <GUI_SendAnswer+0x1a6>
        Send_DpmMessageRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
 8018982:	4932      	ldr	r1, [pc, #200]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 8018984:	230f      	movs	r3, #15
 8018986:	18fb      	adds	r3, r7, r3
 8018988:	781b      	ldrb	r3, [r3, #0]
 801898a:	2205      	movs	r2, #5
 801898c:	0018      	movs	r0, r3
 801898e:	f002 f9f1 	bl	801ad74 <Send_DpmMessageRej>
      break;
 8018992:	e044      	b.n	8018a1e <GUI_SendAnswer+0x1a6>
    case DPM_REGISTER_READ_REQ:
      if (0U != port)
 8018994:	220f      	movs	r2, #15
 8018996:	18bb      	adds	r3, r7, r2
 8018998:	781b      	ldrb	r3, [r3, #0]
 801899a:	2b00      	cmp	r3, #0
 801899c:	d01d      	beq.n	80189da <GUI_SendAnswer+0x162>
      {
        /* If size is 0*/
        if ((PtrDataRx[TLV_LENGTH_HIGH_POSITION] == 0U) && (PtrDataRx[TLV_LENGTH_LOW_POSITION] == 0U))
 801899e:	4b29      	ldr	r3, [pc, #164]	; (8018a44 <GUI_SendAnswer+0x1cc>)
 80189a0:	795b      	ldrb	r3, [r3, #5]
 80189a2:	2b00      	cmp	r3, #0
 80189a4:	d10d      	bne.n	80189c2 <GUI_SendAnswer+0x14a>
 80189a6:	4b27      	ldr	r3, [pc, #156]	; (8018a44 <GUI_SendAnswer+0x1cc>)
 80189a8:	799b      	ldrb	r3, [r3, #6]
 80189aa:	2b00      	cmp	r3, #0
 80189ac:	d109      	bne.n	80189c2 <GUI_SendAnswer+0x14a>
        {
          Send_DpmRegisterReadCnf((port - 1U), Processed, 0xFF);
 80189ae:	18bb      	adds	r3, r7, r2
 80189b0:	781b      	ldrb	r3, [r3, #0]
 80189b2:	3b01      	subs	r3, #1
 80189b4:	b2db      	uxtb	r3, r3
 80189b6:	4925      	ldr	r1, [pc, #148]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 80189b8:	22ff      	movs	r2, #255	; 0xff
 80189ba:	0018      	movs	r0, r3
 80189bc:	f002 f9fc 	bl	801adb8 <Send_DpmRegisterReadCnf>
      }
      else
      {
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
      }
      break;
 80189c0:	e02d      	b.n	8018a1e <GUI_SendAnswer+0x1a6>
          Send_DpmRegisterReadCnf((port - 1U), Processed, PtrDataRx[TLV_VALUE_POSITION]);
 80189c2:	230f      	movs	r3, #15
 80189c4:	18fb      	adds	r3, r7, r3
 80189c6:	781b      	ldrb	r3, [r3, #0]
 80189c8:	3b01      	subs	r3, #1
 80189ca:	b2d8      	uxtb	r0, r3
 80189cc:	4b1d      	ldr	r3, [pc, #116]	; (8018a44 <GUI_SendAnswer+0x1cc>)
 80189ce:	79da      	ldrb	r2, [r3, #7]
 80189d0:	4b1e      	ldr	r3, [pc, #120]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 80189d2:	0019      	movs	r1, r3
 80189d4:	f002 f9f0 	bl	801adb8 <Send_DpmRegisterReadCnf>
      break;
 80189d8:	e021      	b.n	8018a1e <GUI_SendAnswer+0x1a6>
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
 80189da:	491c      	ldr	r1, [pc, #112]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 80189dc:	230f      	movs	r3, #15
 80189de:	18fb      	adds	r3, r7, r3
 80189e0:	781b      	ldrb	r3, [r3, #0]
 80189e2:	2205      	movs	r2, #5
 80189e4:	0018      	movs	r0, r3
 80189e6:	f002 f9a3 	bl	801ad30 <Send_DpmConfigGetRej>
      break;
 80189ea:	e018      	b.n	8018a1e <GUI_SendAnswer+0x1a6>
    case DPM_REGISTER_WRITE_REQ:
      if (0U != port)
 80189ec:	220f      	movs	r2, #15
 80189ee:	18bb      	adds	r3, r7, r2
 80189f0:	781b      	ldrb	r3, [r3, #0]
 80189f2:	2b00      	cmp	r3, #0
 80189f4:	d009      	beq.n	8018a0a <GUI_SendAnswer+0x192>
      {
        Send_DpmRegisterWriteCnf((port - 1U), Processed, PtrDataRx);
 80189f6:	18bb      	adds	r3, r7, r2
 80189f8:	781b      	ldrb	r3, [r3, #0]
 80189fa:	3b01      	subs	r3, #1
 80189fc:	b2db      	uxtb	r3, r3
 80189fe:	4a11      	ldr	r2, [pc, #68]	; (8018a44 <GUI_SendAnswer+0x1cc>)
 8018a00:	4912      	ldr	r1, [pc, #72]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 8018a02:	0018      	movs	r0, r3
 8018a04:	f002 fa36 	bl	801ae74 <Send_DpmRegisterWriteCnf>
      }
      else
      {
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
      }
      break;
 8018a08:	e009      	b.n	8018a1e <GUI_SendAnswer+0x1a6>
        Send_DpmConfigGetRej(port, Processed, GUI_REJ_DPM_INVALID_PORT_NUMBER);
 8018a0a:	4910      	ldr	r1, [pc, #64]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 8018a0c:	230f      	movs	r3, #15
 8018a0e:	18fb      	adds	r3, r7, r3
 8018a10:	781b      	ldrb	r3, [r3, #0]
 8018a12:	2205      	movs	r2, #5
 8018a14:	0018      	movs	r0, r3
 8018a16:	f002 f98b 	bl	801ad30 <Send_DpmConfigGetRej>
      break;
 8018a1a:	e000      	b.n	8018a1e <GUI_SendAnswer+0x1a6>
    default :
      break;
 8018a1c:	46c0      	nop			; (mov r8, r8)
  }

  *pMsgToSend = Processed;
 8018a1e:	687b      	ldr	r3, [r7, #4]
 8018a20:	4a0a      	ldr	r2, [pc, #40]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 8018a22:	601a      	str	r2, [r3, #0]
  *pSizeMsg = (uint8_t)(TLV_get_string_length(Processed) + 8U);
 8018a24:	4b09      	ldr	r3, [pc, #36]	; (8018a4c <GUI_SendAnswer+0x1d4>)
 8018a26:	0018      	movs	r0, r3
 8018a28:	f7ff fb38 	bl	801809c <TLV_get_string_length>
 8018a2c:	0003      	movs	r3, r0
 8018a2e:	b2db      	uxtb	r3, r3
 8018a30:	3308      	adds	r3, #8
 8018a32:	b2da      	uxtb	r2, r3
 8018a34:	683b      	ldr	r3, [r7, #0]
 8018a36:	701a      	strb	r2, [r3, #0]
  return GUI_State;
 8018a38:	4b05      	ldr	r3, [pc, #20]	; (8018a50 <GUI_SendAnswer+0x1d8>)
 8018a3a:	781b      	ldrb	r3, [r3, #0]
}
 8018a3c:	0018      	movs	r0, r3
 8018a3e:	46bd      	mov	sp, r7
 8018a40:	b005      	add	sp, #20
 8018a42:	bd90      	pop	{r4, r7, pc}
 8018a44:	20002e50 	.word	0x20002e50
 8018a48:	0801de24 	.word	0x0801de24
 8018a4c:	20002f50 	.word	0x20002f50
 8018a50:	20003050 	.word	0x20003050
 8018a54:	00006020 	.word	0x00006020

08018a58 <GUI_SendNotification>:
  * @param  Value             Value of the notification
  * @retval GUI state
  */
USBPD_GUI_State GUI_SendNotification(uint8_t PortNum, uint8_t **pMsgToSend, uint8_t *pSizeMsg,
                                     uint32_t TypeNotification, uint32_t Value)
{
 8018a58:	b5b0      	push	{r4, r5, r7, lr}
 8018a5a:	b0a6      	sub	sp, #152	; 0x98
 8018a5c:	af00      	add	r7, sp, #0
 8018a5e:	60b9      	str	r1, [r7, #8]
 8018a60:	607a      	str	r2, [r7, #4]
 8018a62:	603b      	str	r3, [r7, #0]
 8018a64:	240f      	movs	r4, #15
 8018a66:	193b      	adds	r3, r7, r4
 8018a68:	1c02      	adds	r2, r0, #0
 8018a6a:	701a      	strb	r2, [r3, #0]
  TLV_ToSend_Data_t send_tlv;
  USBPD_GUI_State gui_state = GUI_STATE_INIT;
 8018a6c:	2397      	movs	r3, #151	; 0x97
 8018a6e:	18fb      	adds	r3, r7, r3
 8018a70:	2200      	movs	r2, #0
 8018a72:	701a      	strb	r2, [r3, #0]

  /* Send a notitification only if GUI is running */
  if (GUI_State == GUI_STATE_RUNNING)
 8018a74:	4bbf      	ldr	r3, [pc, #764]	; (8018d74 <GUI_SendNotification+0x31c>)
 8018a76:	781b      	ldrb	r3, [r3, #0]
 8018a78:	2b01      	cmp	r3, #1
 8018a7a:	d001      	beq.n	8018a80 <GUI_SendNotification+0x28>
 8018a7c:	f000 fbe4 	bl	8019248 <GUI_SendNotification+0x7f0>
  {
    (void)TLV_init_encode(&send_tlv, __GUI_SET_TAG_ID((PortNum + 1U), DPM_MESSAGE_IND), TLV_SIZE_MAX, Processed);
 8018a80:	193b      	adds	r3, r7, r4
 8018a82:	781b      	ldrb	r3, [r3, #0]
 8018a84:	3301      	adds	r3, #1
 8018a86:	b2db      	uxtb	r3, r3
 8018a88:	015b      	lsls	r3, r3, #5
 8018a8a:	b2db      	uxtb	r3, r3
 8018a8c:	220c      	movs	r2, #12
 8018a8e:	4313      	orrs	r3, r2
 8018a90:	b2d9      	uxtb	r1, r3
 8018a92:	4bb9      	ldr	r3, [pc, #740]	; (8018d78 <GUI_SendNotification+0x320>)
 8018a94:	2280      	movs	r2, #128	; 0x80
 8018a96:	0052      	lsls	r2, r2, #1
 8018a98:	2584      	movs	r5, #132	; 0x84
 8018a9a:	1978      	adds	r0, r7, r5
 8018a9c:	f7ff f893 	bl	8017bc6 <TLV_init_encode>

    /* Check PD connection */
    if ((TypeNotification & GUI_NOTIF_ISCONNECTED) == GUI_NOTIF_ISCONNECTED)
 8018aa0:	683b      	ldr	r3, [r7, #0]
 8018aa2:	2220      	movs	r2, #32
 8018aa4:	4013      	ands	r3, r2
 8018aa6:	d100      	bne.n	8018aaa <GUI_SendNotification+0x52>
 8018aa8:	e08d      	b.n	8018bc6 <GUI_SendNotification+0x16e>
    {
      /* Is Connected*/
      (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_ISCONNECTED, 1,
                    (uint8_t[]){ DPM_Params[PortNum].PE_Power });
 8018aaa:	193b      	adds	r3, r7, r4
 8018aac:	781b      	ldrb	r3, [r3, #0]
 8018aae:	4ab3      	ldr	r2, [pc, #716]	; (8018d7c <GUI_SendNotification+0x324>)
 8018ab0:	009b      	lsls	r3, r3, #2
 8018ab2:	18d3      	adds	r3, r2, r3
 8018ab4:	785b      	ldrb	r3, [r3, #1]
 8018ab6:	075b      	lsls	r3, r3, #29
 8018ab8:	0f5b      	lsrs	r3, r3, #29
 8018aba:	b2db      	uxtb	r3, r3
 8018abc:	001a      	movs	r2, r3
 8018abe:	2180      	movs	r1, #128	; 0x80
 8018ac0:	187b      	adds	r3, r7, r1
 8018ac2:	701a      	strb	r2, [r3, #0]
      (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_ISCONNECTED, 1,
 8018ac4:	187b      	adds	r3, r7, r1
 8018ac6:	1978      	adds	r0, r7, r5
 8018ac8:	2201      	movs	r2, #1
 8018aca:	2105      	movs	r1, #5
 8018acc:	f7ff f8de 	bl	8017c8c <TLV_add>
      if (USBPD_TRUE == DPM_Params[PortNum].PE_IsConnected)
 8018ad0:	193b      	adds	r3, r7, r4
 8018ad2:	781b      	ldrb	r3, [r3, #0]
 8018ad4:	4aa9      	ldr	r2, [pc, #676]	; (8018d7c <GUI_SendNotification+0x324>)
 8018ad6:	009b      	lsls	r3, r3, #2
 8018ad8:	18d3      	adds	r3, r2, r3
 8018ada:	785b      	ldrb	r3, [r3, #1]
 8018adc:	06db      	lsls	r3, r3, #27
 8018ade:	0fdb      	lsrs	r3, r3, #31
 8018ae0:	b2db      	uxtb	r3, r3
 8018ae2:	2b01      	cmp	r3, #1
 8018ae4:	d16f      	bne.n	8018bc6 <GUI_SendNotification+0x16e>
      {
        uint8_t rp_value;
        /* CC line */
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_CC, 1,
                      (uint8_t[]) { DPM_Params[PortNum].ActiveCCIs });
 8018ae6:	193b      	adds	r3, r7, r4
 8018ae8:	781a      	ldrb	r2, [r3, #0]
 8018aea:	4ba4      	ldr	r3, [pc, #656]	; (8018d7c <GUI_SendNotification+0x324>)
 8018aec:	0092      	lsls	r2, r2, #2
 8018aee:	5cd3      	ldrb	r3, [r2, r3]
 8018af0:	061b      	lsls	r3, r3, #24
 8018af2:	0f9b      	lsrs	r3, r3, #30
 8018af4:	b2db      	uxtb	r3, r3
 8018af6:	001a      	movs	r2, r3
 8018af8:	217c      	movs	r1, #124	; 0x7c
 8018afa:	187b      	adds	r3, r7, r1
 8018afc:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_CC, 1,
 8018afe:	187b      	adds	r3, r7, r1
 8018b00:	1978      	adds	r0, r7, r5
 8018b02:	2201      	movs	r2, #1
 8018b04:	2106      	movs	r1, #6
 8018b06:	f7ff f8c1 	bl	8017c8c <TLV_add>
        /* Power Role*/
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
                      (uint8_t[]) { DPM_Params[PortNum].PE_PowerRole });
 8018b0a:	193b      	adds	r3, r7, r4
 8018b0c:	781a      	ldrb	r2, [r3, #0]
 8018b0e:	4b9b      	ldr	r3, [pc, #620]	; (8018d7c <GUI_SendNotification+0x324>)
 8018b10:	0092      	lsls	r2, r2, #2
 8018b12:	5cd3      	ldrb	r3, [r2, r3]
 8018b14:	075b      	lsls	r3, r3, #29
 8018b16:	0fdb      	lsrs	r3, r3, #31
 8018b18:	b2db      	uxtb	r3, r3
 8018b1a:	001a      	movs	r2, r3
 8018b1c:	2178      	movs	r1, #120	; 0x78
 8018b1e:	187b      	adds	r3, r7, r1
 8018b20:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
 8018b22:	187b      	adds	r3, r7, r1
 8018b24:	1978      	adds	r0, r7, r5
 8018b26:	2201      	movs	r2, #1
 8018b28:	2108      	movs	r1, #8
 8018b2a:	f7ff f8af 	bl	8017c8c <TLV_add>
        /* CC Default Current Advertised */
        rp_value = 3; /* (uint8_t)CAD_GetRPValue(PortNum); */
 8018b2e:	217f      	movs	r1, #127	; 0x7f
 8018b30:	187b      	adds	r3, r7, r1
 8018b32:	2203      	movs	r2, #3
 8018b34:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_CCDEFAULTCURRENTADVERTISED, 1, &rp_value);
 8018b36:	187b      	adds	r3, r7, r1
 8018b38:	1978      	adds	r0, r7, r5
 8018b3a:	2201      	movs	r2, #1
 8018b3c:	2109      	movs	r1, #9
 8018b3e:	f7ff f8a5 	bl	8017c8c <TLV_add>
        if (USBPD_POWER_EXPLICITCONTRACT == DPM_Params[PortNum].PE_Power)
 8018b42:	193b      	adds	r3, r7, r4
 8018b44:	781b      	ldrb	r3, [r3, #0]
 8018b46:	4a8d      	ldr	r2, [pc, #564]	; (8018d7c <GUI_SendNotification+0x324>)
 8018b48:	009b      	lsls	r3, r3, #2
 8018b4a:	18d3      	adds	r3, r2, r3
 8018b4c:	785b      	ldrb	r3, [r3, #1]
 8018b4e:	075b      	lsls	r3, r3, #29
 8018b50:	0f5b      	lsrs	r3, r3, #29
 8018b52:	b2db      	uxtb	r3, r3
 8018b54:	2b03      	cmp	r3, #3
 8018b56:	d136      	bne.n	8018bc6 <GUI_SendNotification+0x16e>
        {
          /* Data Role*/
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_DATAROLE, 1,
                        (uint8_t[]) { DPM_Params[PortNum].PE_DataRole });
 8018b58:	193b      	adds	r3, r7, r4
 8018b5a:	781a      	ldrb	r2, [r3, #0]
 8018b5c:	4b87      	ldr	r3, [pc, #540]	; (8018d7c <GUI_SendNotification+0x324>)
 8018b5e:	0092      	lsls	r2, r2, #2
 8018b60:	5cd3      	ldrb	r3, [r2, r3]
 8018b62:	071b      	lsls	r3, r3, #28
 8018b64:	0fdb      	lsrs	r3, r3, #31
 8018b66:	b2db      	uxtb	r3, r3
 8018b68:	001a      	movs	r2, r3
 8018b6a:	2174      	movs	r1, #116	; 0x74
 8018b6c:	187b      	adds	r3, r7, r1
 8018b6e:	701a      	strb	r2, [r3, #0]
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_DATAROLE, 1,
 8018b70:	187b      	adds	r3, r7, r1
 8018b72:	1978      	adds	r0, r7, r5
 8018b74:	2201      	movs	r2, #1
 8018b76:	2107      	movs	r1, #7
 8018b78:	f7ff f888 	bl	8017c8c <TLV_add>
          /* Vconn ON*/
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VCONNON, 1,
                        (uint8_t[]) { DPM_Params[PortNum].VconnStatus });
 8018b7c:	193b      	adds	r3, r7, r4
 8018b7e:	781b      	ldrb	r3, [r3, #0]
 8018b80:	4a7e      	ldr	r2, [pc, #504]	; (8018d7c <GUI_SendNotification+0x324>)
 8018b82:	009b      	lsls	r3, r3, #2
 8018b84:	18d3      	adds	r3, r2, r3
 8018b86:	785b      	ldrb	r3, [r3, #1]
 8018b88:	061b      	lsls	r3, r3, #24
 8018b8a:	0fdb      	lsrs	r3, r3, #31
 8018b8c:	b2db      	uxtb	r3, r3
 8018b8e:	001a      	movs	r2, r3
 8018b90:	2170      	movs	r1, #112	; 0x70
 8018b92:	187b      	adds	r3, r7, r1
 8018b94:	701a      	strb	r2, [r3, #0]
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VCONNON, 1,
 8018b96:	187b      	adds	r3, r7, r1
 8018b98:	1978      	adds	r0, r7, r5
 8018b9a:	2201      	movs	r2, #1
 8018b9c:	210a      	movs	r1, #10
 8018b9e:	f7ff f875 	bl	8017c8c <TLV_add>
          /* PD_Spec Revision */
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
                        (uint8_t[]) { DPM_Params[PortNum].PE_SpecRevision });
 8018ba2:	193b      	adds	r3, r7, r4
 8018ba4:	781a      	ldrb	r2, [r3, #0]
 8018ba6:	4b75      	ldr	r3, [pc, #468]	; (8018d7c <GUI_SendNotification+0x324>)
 8018ba8:	0092      	lsls	r2, r2, #2
 8018baa:	5cd3      	ldrb	r3, [r2, r3]
 8018bac:	079b      	lsls	r3, r3, #30
 8018bae:	0f9b      	lsrs	r3, r3, #30
 8018bb0:	b2db      	uxtb	r3, r3
 8018bb2:	001a      	movs	r2, r3
 8018bb4:	216c      	movs	r1, #108	; 0x6c
 8018bb6:	187b      	adds	r3, r7, r1
 8018bb8:	701a      	strb	r2, [r3, #0]
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
 8018bba:	187b      	adds	r3, r7, r1
 8018bbc:	1978      	adds	r0, r7, r5
 8018bbe:	2201      	movs	r2, #1
 8018bc0:	210d      	movs	r1, #13
 8018bc2:	f7ff f863 	bl	8017c8c <TLV_add>
        }
      }
    }

    /* Check PD message event */
    if ((TypeNotification & GUI_NOTIF_PE_EVENT) == GUI_NOTIF_PE_EVENT)
 8018bc6:	683a      	ldr	r2, [r7, #0]
 8018bc8:	2380      	movs	r3, #128	; 0x80
 8018bca:	019b      	lsls	r3, r3, #6
 8018bcc:	4013      	ands	r3, r2
 8018bce:	d100      	bne.n	8018bd2 <GUI_SendNotification+0x17a>
 8018bd0:	e27d      	b.n	80190ce <GUI_SendNotification+0x676>
    {
      if ((uint32_t)USBPD_NOTIFY_ALL != Value)
 8018bd2:	22a0      	movs	r2, #160	; 0xa0
 8018bd4:	2108      	movs	r1, #8
 8018bd6:	1853      	adds	r3, r2, r1
 8018bd8:	19db      	adds	r3, r3, r7
 8018bda:	681b      	ldr	r3, [r3, #0]
 8018bdc:	2b70      	cmp	r3, #112	; 0x70
 8018bde:	d100      	bne.n	8018be2 <GUI_SendNotification+0x18a>
 8018be0:	e1c1      	b.n	8018f66 <GUI_SendNotification+0x50e>
      {
        /* PD_MessageNotif */
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_MESSAGENOTIF, 1, (uint8_t *)&Value);
 8018be2:	2384      	movs	r3, #132	; 0x84
 8018be4:	18f8      	adds	r0, r7, r3
 8018be6:	0014      	movs	r4, r2
 8018be8:	000d      	movs	r5, r1
 8018bea:	1853      	adds	r3, r2, r1
 8018bec:	19db      	adds	r3, r3, r7
 8018bee:	2201      	movs	r2, #1
 8018bf0:	210e      	movs	r1, #14
 8018bf2:	f7ff f84b 	bl	8017c8c <TLV_add>

        switch (Value)
 8018bf6:	0022      	movs	r2, r4
 8018bf8:	1953      	adds	r3, r2, r5
 8018bfa:	19db      	adds	r3, r3, r7
 8018bfc:	681b      	ldr	r3, [r3, #0]
 8018bfe:	2b42      	cmp	r3, #66	; 0x42
 8018c00:	d80b      	bhi.n	8018c1a <GUI_SendNotification+0x1c2>
 8018c02:	2b07      	cmp	r3, #7
 8018c04:	d200      	bcs.n	8018c08 <GUI_SendNotification+0x1b0>
 8018c06:	e25b      	b.n	80190c0 <GUI_SendNotification+0x668>
 8018c08:	3b07      	subs	r3, #7
 8018c0a:	2b3b      	cmp	r3, #59	; 0x3b
 8018c0c:	d900      	bls.n	8018c10 <GUI_SendNotification+0x1b8>
 8018c0e:	e257      	b.n	80190c0 <GUI_SendNotification+0x668>
 8018c10:	009a      	lsls	r2, r3, #2
 8018c12:	4b5b      	ldr	r3, [pc, #364]	; (8018d80 <GUI_SendNotification+0x328>)
 8018c14:	18d3      	adds	r3, r2, r3
 8018c16:	681b      	ldr	r3, [r3, #0]
 8018c18:	469f      	mov	pc, r3
 8018c1a:	2b5a      	cmp	r3, #90	; 0x5a
 8018c1c:	d000      	beq.n	8018c20 <GUI_SendNotification+0x1c8>
 8018c1e:	e24f      	b.n	80190c0 <GUI_SendNotification+0x668>
        {
          case USBPD_NOTIFY_POWER_STATE_CHANGE :
            /* Is Connected*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_ISCONNECTED, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_Power });
 8018c20:	240f      	movs	r4, #15
 8018c22:	193b      	adds	r3, r7, r4
 8018c24:	781b      	ldrb	r3, [r3, #0]
 8018c26:	4a55      	ldr	r2, [pc, #340]	; (8018d7c <GUI_SendNotification+0x324>)
 8018c28:	009b      	lsls	r3, r3, #2
 8018c2a:	18d3      	adds	r3, r2, r3
 8018c2c:	785b      	ldrb	r3, [r3, #1]
 8018c2e:	075b      	lsls	r3, r3, #29
 8018c30:	0f5b      	lsrs	r3, r3, #29
 8018c32:	b2db      	uxtb	r3, r3
 8018c34:	001a      	movs	r2, r3
 8018c36:	2168      	movs	r1, #104	; 0x68
 8018c38:	187b      	adds	r3, r7, r1
 8018c3a:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_ISCONNECTED, 1,
 8018c3c:	187b      	adds	r3, r7, r1
 8018c3e:	2584      	movs	r5, #132	; 0x84
 8018c40:	1978      	adds	r0, r7, r5
 8018c42:	2201      	movs	r2, #1
 8018c44:	2105      	movs	r1, #5
 8018c46:	f7ff f821 	bl	8017c8c <TLV_add>
            if (USBPD_POWER_NO == DPM_Params[PortNum].PE_Power)
 8018c4a:	193b      	adds	r3, r7, r4
 8018c4c:	781b      	ldrb	r3, [r3, #0]
 8018c4e:	4a4b      	ldr	r2, [pc, #300]	; (8018d7c <GUI_SendNotification+0x324>)
 8018c50:	009b      	lsls	r3, r3, #2
 8018c52:	18d3      	adds	r3, r2, r3
 8018c54:	785b      	ldrb	r3, [r3, #1]
 8018c56:	075b      	lsls	r3, r3, #29
 8018c58:	0f5b      	lsrs	r3, r3, #29
 8018c5a:	b2db      	uxtb	r3, r3
 8018c5c:	2b00      	cmp	r3, #0
 8018c5e:	d000      	beq.n	8018c62 <GUI_SendNotification+0x20a>
 8018c60:	e234      	b.n	80190cc <GUI_SendNotification+0x674>
            {
              /* CC line */
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_CC, 1,
                            (uint8_t[]) { DPM_Params[PortNum].ActiveCCIs });
 8018c62:	193b      	adds	r3, r7, r4
 8018c64:	781a      	ldrb	r2, [r3, #0]
 8018c66:	4b45      	ldr	r3, [pc, #276]	; (8018d7c <GUI_SendNotification+0x324>)
 8018c68:	0092      	lsls	r2, r2, #2
 8018c6a:	5cd3      	ldrb	r3, [r2, r3]
 8018c6c:	061b      	lsls	r3, r3, #24
 8018c6e:	0f9b      	lsrs	r3, r3, #30
 8018c70:	b2db      	uxtb	r3, r3
 8018c72:	001a      	movs	r2, r3
 8018c74:	2138      	movs	r1, #56	; 0x38
 8018c76:	187b      	adds	r3, r7, r1
 8018c78:	701a      	strb	r2, [r3, #0]
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_CC, 1,
 8018c7a:	187b      	adds	r3, r7, r1
 8018c7c:	1978      	adds	r0, r7, r5
 8018c7e:	2201      	movs	r2, #1
 8018c80:	2106      	movs	r1, #6
 8018c82:	f7ff f803 	bl	8017c8c <TLV_add>
              /* PowerRole*/
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
                            (uint8_t[]) { DPM_Params[PortNum].PE_PowerRole });
 8018c86:	193b      	adds	r3, r7, r4
 8018c88:	781a      	ldrb	r2, [r3, #0]
 8018c8a:	4b3c      	ldr	r3, [pc, #240]	; (8018d7c <GUI_SendNotification+0x324>)
 8018c8c:	0092      	lsls	r2, r2, #2
 8018c8e:	5cd3      	ldrb	r3, [r2, r3]
 8018c90:	075b      	lsls	r3, r3, #29
 8018c92:	0fdb      	lsrs	r3, r3, #31
 8018c94:	b2db      	uxtb	r3, r3
 8018c96:	001a      	movs	r2, r3
 8018c98:	2134      	movs	r1, #52	; 0x34
 8018c9a:	187b      	adds	r3, r7, r1
 8018c9c:	701a      	strb	r2, [r3, #0]
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
 8018c9e:	187b      	adds	r3, r7, r1
 8018ca0:	1978      	adds	r0, r7, r5
 8018ca2:	2201      	movs	r2, #1
 8018ca4:	2108      	movs	r1, #8
 8018ca6:	f7fe fff1 	bl	8017c8c <TLV_add>
            }
            break;
 8018caa:	e20f      	b.n	80190cc <GUI_SendNotification+0x674>
          case USBPD_NOTIFY_GETSNKCAP_ACCEPTED :
            /* NumberOfRcvSNKPDO */
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSNKPDO, 1,
                          (uint8_t[]) { GUI_SaveInformation[PortNum].NumberOfRcvSNKPDO
 8018cac:	240f      	movs	r4, #15
 8018cae:	193b      	adds	r3, r7, r4
 8018cb0:	781a      	ldrb	r2, [r3, #0]
 8018cb2:	4934      	ldr	r1, [pc, #208]	; (8018d84 <GUI_SendNotification+0x32c>)
 8018cb4:	0013      	movs	r3, r2
 8018cb6:	00db      	lsls	r3, r3, #3
 8018cb8:	1a9b      	subs	r3, r3, r2
 8018cba:	011b      	lsls	r3, r3, #4
 8018cbc:	18cb      	adds	r3, r1, r3
 8018cbe:	333c      	adds	r3, #60	; 0x3c
 8018cc0:	681b      	ldr	r3, [r3, #0]
 8018cc2:	b2da      	uxtb	r2, r3
 8018cc4:	2164      	movs	r1, #100	; 0x64
 8018cc6:	187b      	adds	r3, r7, r1
 8018cc8:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSNKPDO, 1,
 8018cca:	187b      	adds	r3, r7, r1
 8018ccc:	2584      	movs	r5, #132	; 0x84
 8018cce:	1978      	adds	r0, r7, r5
 8018cd0:	2201      	movs	r2, #1
 8018cd2:	2100      	movs	r1, #0
 8018cd4:	f7fe ffda 	bl	8017c8c <TLV_add>
            });
            /* ListOfRcvSNKPDO*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSNKPDO,
                          (uint16_t)(GUI_SaveInformation[PortNum].NumberOfRcvSNKPDO * 4U),
 8018cd8:	193b      	adds	r3, r7, r4
 8018cda:	781a      	ldrb	r2, [r3, #0]
 8018cdc:	4929      	ldr	r1, [pc, #164]	; (8018d84 <GUI_SendNotification+0x32c>)
 8018cde:	0013      	movs	r3, r2
 8018ce0:	00db      	lsls	r3, r3, #3
 8018ce2:	1a9b      	subs	r3, r3, r2
 8018ce4:	011b      	lsls	r3, r3, #4
 8018ce6:	18cb      	adds	r3, r1, r3
 8018ce8:	333c      	adds	r3, #60	; 0x3c
 8018cea:	681b      	ldr	r3, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSNKPDO,
 8018cec:	b29b      	uxth	r3, r3
 8018cee:	009b      	lsls	r3, r3, #2
 8018cf0:	b299      	uxth	r1, r3
                          (uint8_t *) GUI_SaveInformation[PortNum].ListOfRcvSNKPDO);
 8018cf2:	193b      	adds	r3, r7, r4
 8018cf4:	781a      	ldrb	r2, [r3, #0]
 8018cf6:	0013      	movs	r3, r2
 8018cf8:	00db      	lsls	r3, r3, #3
 8018cfa:	1a9b      	subs	r3, r3, r2
 8018cfc:	011b      	lsls	r3, r3, #4
 8018cfe:	3320      	adds	r3, #32
 8018d00:	001a      	movs	r2, r3
 8018d02:	4b20      	ldr	r3, [pc, #128]	; (8018d84 <GUI_SendNotification+0x32c>)
 8018d04:	18d3      	adds	r3, r2, r3
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSNKPDO,
 8018d06:	1978      	adds	r0, r7, r5
 8018d08:	000a      	movs	r2, r1
 8018d0a:	2104      	movs	r1, #4
 8018d0c:	f7fe ffbe 	bl	8017c8c <TLV_add>
            break;
 8018d10:	e1dd      	b.n	80190ce <GUI_SendNotification+0x676>
          case USBPD_NOTIFY_GETSRCCAP_ACCEPTED :
            /* NumberOfRcvSRCPDO*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSRCPDO, 1,
                          (uint8_t[]) { GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO });
 8018d12:	240f      	movs	r4, #15
 8018d14:	193b      	adds	r3, r7, r4
 8018d16:	781a      	ldrb	r2, [r3, #0]
 8018d18:	491a      	ldr	r1, [pc, #104]	; (8018d84 <GUI_SendNotification+0x32c>)
 8018d1a:	0013      	movs	r3, r2
 8018d1c:	00db      	lsls	r3, r3, #3
 8018d1e:	1a9b      	subs	r3, r3, r2
 8018d20:	011b      	lsls	r3, r3, #4
 8018d22:	18cb      	adds	r3, r1, r3
 8018d24:	331c      	adds	r3, #28
 8018d26:	681b      	ldr	r3, [r3, #0]
 8018d28:	b2da      	uxtb	r2, r3
 8018d2a:	2160      	movs	r1, #96	; 0x60
 8018d2c:	187b      	adds	r3, r7, r1
 8018d2e:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSRCPDO, 1,
 8018d30:	187b      	adds	r3, r7, r1
 8018d32:	2584      	movs	r5, #132	; 0x84
 8018d34:	1978      	adds	r0, r7, r5
 8018d36:	2201      	movs	r2, #1
 8018d38:	2103      	movs	r1, #3
 8018d3a:	f7fe ffa7 	bl	8017c8c <TLV_add>
            /* ListOfRcvSRCPDO*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
                          (uint16_t)(GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO * 4U),
 8018d3e:	193b      	adds	r3, r7, r4
 8018d40:	781a      	ldrb	r2, [r3, #0]
 8018d42:	4910      	ldr	r1, [pc, #64]	; (8018d84 <GUI_SendNotification+0x32c>)
 8018d44:	0013      	movs	r3, r2
 8018d46:	00db      	lsls	r3, r3, #3
 8018d48:	1a9b      	subs	r3, r3, r2
 8018d4a:	011b      	lsls	r3, r3, #4
 8018d4c:	18cb      	adds	r3, r1, r3
 8018d4e:	331c      	adds	r3, #28
 8018d50:	681b      	ldr	r3, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
 8018d52:	b29b      	uxth	r3, r3
 8018d54:	009b      	lsls	r3, r3, #2
 8018d56:	b299      	uxth	r1, r3
                          (uint8_t *) GUI_SaveInformation[PortNum].ListOfRcvSRCPDO);
 8018d58:	193b      	adds	r3, r7, r4
 8018d5a:	781a      	ldrb	r2, [r3, #0]
 8018d5c:	0013      	movs	r3, r2
 8018d5e:	00db      	lsls	r3, r3, #3
 8018d60:	1a9b      	subs	r3, r3, r2
 8018d62:	011b      	lsls	r3, r3, #4
 8018d64:	4a07      	ldr	r2, [pc, #28]	; (8018d84 <GUI_SendNotification+0x32c>)
 8018d66:	189b      	adds	r3, r3, r2
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
 8018d68:	1978      	adds	r0, r7, r5
 8018d6a:	000a      	movs	r2, r1
 8018d6c:	2102      	movs	r1, #2
 8018d6e:	f7fe ff8d 	bl	8017c8c <TLV_add>
            break;
 8018d72:	e1ac      	b.n	80190ce <GUI_SendNotification+0x676>
 8018d74:	20003050 	.word	0x20003050
 8018d78:	20002f50 	.word	0x20002f50
 8018d7c:	20002de0 	.word	0x20002de0
 8018d80:	0801de68 	.word	0x0801de68
 8018d84:	20003070 	.word	0x20003070
          case USBPD_NOTIFY_POWER_EXPLICIT_CONTRACT :
            if (USBPD_PORTPOWERROLE_SNK == DPM_Params[PortNum].PE_PowerRole)
 8018d88:	240f      	movs	r4, #15
 8018d8a:	193b      	adds	r3, r7, r4
 8018d8c:	781a      	ldrb	r2, [r3, #0]
 8018d8e:	4bcd      	ldr	r3, [pc, #820]	; (80190c4 <GUI_SendNotification+0x66c>)
 8018d90:	0092      	lsls	r2, r2, #2
 8018d92:	5cd3      	ldrb	r3, [r2, r3]
 8018d94:	075b      	lsls	r3, r3, #29
 8018d96:	0fdb      	lsrs	r3, r3, #31
 8018d98:	b2db      	uxtb	r3, r3
 8018d9a:	2b00      	cmp	r3, #0
 8018d9c:	d12e      	bne.n	8018dfc <GUI_SendNotification+0x3a4>
            {
              /* NumberOfRcvSRCPDO*/
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSRCPDO, 1,
                            (uint8_t[]) { GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO });
 8018d9e:	193b      	adds	r3, r7, r4
 8018da0:	781a      	ldrb	r2, [r3, #0]
 8018da2:	49c9      	ldr	r1, [pc, #804]	; (80190c8 <GUI_SendNotification+0x670>)
 8018da4:	0013      	movs	r3, r2
 8018da6:	00db      	lsls	r3, r3, #3
 8018da8:	1a9b      	subs	r3, r3, r2
 8018daa:	011b      	lsls	r3, r3, #4
 8018dac:	18cb      	adds	r3, r1, r3
 8018dae:	331c      	adds	r3, #28
 8018db0:	681b      	ldr	r3, [r3, #0]
 8018db2:	b2da      	uxtb	r2, r3
 8018db4:	2130      	movs	r1, #48	; 0x30
 8018db6:	187b      	adds	r3, r7, r1
 8018db8:	701a      	strb	r2, [r3, #0]
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSRCPDO, 1,
 8018dba:	187b      	adds	r3, r7, r1
 8018dbc:	2584      	movs	r5, #132	; 0x84
 8018dbe:	1978      	adds	r0, r7, r5
 8018dc0:	2201      	movs	r2, #1
 8018dc2:	2103      	movs	r1, #3
 8018dc4:	f7fe ff62 	bl	8017c8c <TLV_add>
              /* ListOfRcvSRCPDO*/
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
                            (uint16_t)(GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO * 4U),
 8018dc8:	193b      	adds	r3, r7, r4
 8018dca:	781a      	ldrb	r2, [r3, #0]
 8018dcc:	49be      	ldr	r1, [pc, #760]	; (80190c8 <GUI_SendNotification+0x670>)
 8018dce:	0013      	movs	r3, r2
 8018dd0:	00db      	lsls	r3, r3, #3
 8018dd2:	1a9b      	subs	r3, r3, r2
 8018dd4:	011b      	lsls	r3, r3, #4
 8018dd6:	18cb      	adds	r3, r1, r3
 8018dd8:	331c      	adds	r3, #28
 8018dda:	681b      	ldr	r3, [r3, #0]
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
 8018ddc:	b29b      	uxth	r3, r3
 8018dde:	009b      	lsls	r3, r3, #2
 8018de0:	b299      	uxth	r1, r3
                            (uint8_t *) GUI_SaveInformation[PortNum].ListOfRcvSRCPDO);
 8018de2:	193b      	adds	r3, r7, r4
 8018de4:	781a      	ldrb	r2, [r3, #0]
 8018de6:	0013      	movs	r3, r2
 8018de8:	00db      	lsls	r3, r3, #3
 8018dea:	1a9b      	subs	r3, r3, r2
 8018dec:	011b      	lsls	r3, r3, #4
 8018dee:	4ab6      	ldr	r2, [pc, #728]	; (80190c8 <GUI_SendNotification+0x670>)
 8018df0:	189b      	adds	r3, r3, r2
              (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
 8018df2:	1978      	adds	r0, r7, r5
 8018df4:	000a      	movs	r2, r1
 8018df6:	2102      	movs	r1, #2
 8018df8:	f7fe ff48 	bl	8017c8c <TLV_add>
            }
            /* RDOPosition */
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_RDOPOSITION, 1,
                          (uint8_t[]) { GUI_SaveInformation[PortNum].RDOPosition });
 8018dfc:	240f      	movs	r4, #15
 8018dfe:	193b      	adds	r3, r7, r4
 8018e00:	781a      	ldrb	r2, [r3, #0]
 8018e02:	49b1      	ldr	r1, [pc, #708]	; (80190c8 <GUI_SendNotification+0x670>)
 8018e04:	0013      	movs	r3, r2
 8018e06:	00db      	lsls	r3, r3, #3
 8018e08:	1a9b      	subs	r3, r3, r2
 8018e0a:	011b      	lsls	r3, r3, #4
 8018e0c:	18cb      	adds	r3, r1, r3
 8018e0e:	3340      	adds	r3, #64	; 0x40
 8018e10:	681b      	ldr	r3, [r3, #0]
 8018e12:	b2da      	uxtb	r2, r3
 8018e14:	215c      	movs	r1, #92	; 0x5c
 8018e16:	187b      	adds	r3, r7, r1
 8018e18:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_RDOPOSITION, 1,
 8018e1a:	187b      	adds	r3, r7, r1
 8018e1c:	2584      	movs	r5, #132	; 0x84
 8018e1e:	1978      	adds	r0, r7, r5
 8018e20:	2201      	movs	r2, #1
 8018e22:	2101      	movs	r1, #1
 8018e24:	f7fe ff32 	bl	8017c8c <TLV_add>
            /* DataRole*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_DATAROLE, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_DataRole });
 8018e28:	193b      	adds	r3, r7, r4
 8018e2a:	781a      	ldrb	r2, [r3, #0]
 8018e2c:	4ba5      	ldr	r3, [pc, #660]	; (80190c4 <GUI_SendNotification+0x66c>)
 8018e2e:	0092      	lsls	r2, r2, #2
 8018e30:	5cd3      	ldrb	r3, [r2, r3]
 8018e32:	071b      	lsls	r3, r3, #28
 8018e34:	0fdb      	lsrs	r3, r3, #31
 8018e36:	b2db      	uxtb	r3, r3
 8018e38:	001a      	movs	r2, r3
 8018e3a:	2158      	movs	r1, #88	; 0x58
 8018e3c:	187b      	adds	r3, r7, r1
 8018e3e:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_DATAROLE, 1,
 8018e40:	187b      	adds	r3, r7, r1
 8018e42:	1978      	adds	r0, r7, r5
 8018e44:	2201      	movs	r2, #1
 8018e46:	2107      	movs	r1, #7
 8018e48:	f7fe ff20 	bl	8017c8c <TLV_add>
            /* PowerRole*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_PowerRole });
 8018e4c:	193b      	adds	r3, r7, r4
 8018e4e:	781a      	ldrb	r2, [r3, #0]
 8018e50:	4b9c      	ldr	r3, [pc, #624]	; (80190c4 <GUI_SendNotification+0x66c>)
 8018e52:	0092      	lsls	r2, r2, #2
 8018e54:	5cd3      	ldrb	r3, [r2, r3]
 8018e56:	075b      	lsls	r3, r3, #29
 8018e58:	0fdb      	lsrs	r3, r3, #31
 8018e5a:	b2db      	uxtb	r3, r3
 8018e5c:	001a      	movs	r2, r3
 8018e5e:	2154      	movs	r1, #84	; 0x54
 8018e60:	187b      	adds	r3, r7, r1
 8018e62:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
 8018e64:	187b      	adds	r3, r7, r1
 8018e66:	1978      	adds	r0, r7, r5
 8018e68:	2201      	movs	r2, #1
 8018e6a:	2108      	movs	r1, #8
 8018e6c:	f7fe ff0e 	bl	8017c8c <TLV_add>
            /* VconnON*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VCONNON, 1,
                          (uint8_t[]) { DPM_Params[PortNum].VconnStatus });
 8018e70:	193b      	adds	r3, r7, r4
 8018e72:	781b      	ldrb	r3, [r3, #0]
 8018e74:	4a93      	ldr	r2, [pc, #588]	; (80190c4 <GUI_SendNotification+0x66c>)
 8018e76:	009b      	lsls	r3, r3, #2
 8018e78:	18d3      	adds	r3, r2, r3
 8018e7a:	785b      	ldrb	r3, [r3, #1]
 8018e7c:	061b      	lsls	r3, r3, #24
 8018e7e:	0fdb      	lsrs	r3, r3, #31
 8018e80:	b2db      	uxtb	r3, r3
 8018e82:	001a      	movs	r2, r3
 8018e84:	2150      	movs	r1, #80	; 0x50
 8018e86:	187b      	adds	r3, r7, r1
 8018e88:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VCONNON, 1,
 8018e8a:	187b      	adds	r3, r7, r1
 8018e8c:	1978      	adds	r0, r7, r5
 8018e8e:	2201      	movs	r2, #1
 8018e90:	210a      	movs	r1, #10
 8018e92:	f7fe fefb 	bl	8017c8c <TLV_add>
            /* PD_SpecRevision */
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_SpecRevision });
 8018e96:	193b      	adds	r3, r7, r4
 8018e98:	781a      	ldrb	r2, [r3, #0]
 8018e9a:	4b8a      	ldr	r3, [pc, #552]	; (80190c4 <GUI_SendNotification+0x66c>)
 8018e9c:	0092      	lsls	r2, r2, #2
 8018e9e:	5cd3      	ldrb	r3, [r2, r3]
 8018ea0:	079b      	lsls	r3, r3, #30
 8018ea2:	0f9b      	lsrs	r3, r3, #30
 8018ea4:	b2db      	uxtb	r3, r3
 8018ea6:	001a      	movs	r2, r3
 8018ea8:	214c      	movs	r1, #76	; 0x4c
 8018eaa:	187b      	adds	r3, r7, r1
 8018eac:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
 8018eae:	187b      	adds	r3, r7, r1
 8018eb0:	1978      	adds	r0, r7, r5
 8018eb2:	2201      	movs	r2, #1
 8018eb4:	210d      	movs	r1, #13
 8018eb6:	f7fe fee9 	bl	8017c8c <TLV_add>
            break;
 8018eba:	e108      	b.n	80190ce <GUI_SendNotification+0x676>
          case USBPD_NOTIFY_POWER_SWAP_TO_SNK_DONE :
          case USBPD_NOTIFY_POWER_SWAP_TO_SRC_DONE :
            /* PowerRole*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_PowerRole });
 8018ebc:	230f      	movs	r3, #15
 8018ebe:	18fb      	adds	r3, r7, r3
 8018ec0:	781a      	ldrb	r2, [r3, #0]
 8018ec2:	4b80      	ldr	r3, [pc, #512]	; (80190c4 <GUI_SendNotification+0x66c>)
 8018ec4:	0092      	lsls	r2, r2, #2
 8018ec6:	5cd3      	ldrb	r3, [r2, r3]
 8018ec8:	075b      	lsls	r3, r3, #29
 8018eca:	0fdb      	lsrs	r3, r3, #31
 8018ecc:	b2db      	uxtb	r3, r3
 8018ece:	001a      	movs	r2, r3
 8018ed0:	2148      	movs	r1, #72	; 0x48
 8018ed2:	187b      	adds	r3, r7, r1
 8018ed4:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1,
 8018ed6:	187b      	adds	r3, r7, r1
 8018ed8:	2284      	movs	r2, #132	; 0x84
 8018eda:	18b8      	adds	r0, r7, r2
 8018edc:	2201      	movs	r2, #1
 8018ede:	2108      	movs	r1, #8
 8018ee0:	f7fe fed4 	bl	8017c8c <TLV_add>
            break;
 8018ee4:	e0f3      	b.n	80190ce <GUI_SendNotification+0x676>
          case USBPD_NOTIFY_DATAROLESWAP_UFP :
          case USBPD_NOTIFY_DATAROLESWAP_DFP :
            /* DataRole*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_DATAROLE, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_DataRole });
 8018ee6:	230f      	movs	r3, #15
 8018ee8:	18fb      	adds	r3, r7, r3
 8018eea:	781a      	ldrb	r2, [r3, #0]
 8018eec:	4b75      	ldr	r3, [pc, #468]	; (80190c4 <GUI_SendNotification+0x66c>)
 8018eee:	0092      	lsls	r2, r2, #2
 8018ef0:	5cd3      	ldrb	r3, [r2, r3]
 8018ef2:	071b      	lsls	r3, r3, #28
 8018ef4:	0fdb      	lsrs	r3, r3, #31
 8018ef6:	b2db      	uxtb	r3, r3
 8018ef8:	001a      	movs	r2, r3
 8018efa:	2144      	movs	r1, #68	; 0x44
 8018efc:	187b      	adds	r3, r7, r1
 8018efe:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_DATAROLE, 1,
 8018f00:	187b      	adds	r3, r7, r1
 8018f02:	2284      	movs	r2, #132	; 0x84
 8018f04:	18b8      	adds	r0, r7, r2
 8018f06:	2201      	movs	r2, #1
 8018f08:	2107      	movs	r1, #7
 8018f0a:	f7fe febf 	bl	8017c8c <TLV_add>
            break;
 8018f0e:	e0de      	b.n	80190ce <GUI_SendNotification+0x676>
          case USBPD_NOTIFY_PD_SPECIFICATION_CHANGE :
            /* PD_SpecRevision */
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
                          (uint8_t[]) { DPM_Params[PortNum].PE_SpecRevision });
 8018f10:	230f      	movs	r3, #15
 8018f12:	18fb      	adds	r3, r7, r3
 8018f14:	781a      	ldrb	r2, [r3, #0]
 8018f16:	4b6b      	ldr	r3, [pc, #428]	; (80190c4 <GUI_SendNotification+0x66c>)
 8018f18:	0092      	lsls	r2, r2, #2
 8018f1a:	5cd3      	ldrb	r3, [r2, r3]
 8018f1c:	079b      	lsls	r3, r3, #30
 8018f1e:	0f9b      	lsrs	r3, r3, #30
 8018f20:	b2db      	uxtb	r3, r3
 8018f22:	001a      	movs	r2, r3
 8018f24:	2140      	movs	r1, #64	; 0x40
 8018f26:	187b      	adds	r3, r7, r1
 8018f28:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
 8018f2a:	187b      	adds	r3, r7, r1
 8018f2c:	2284      	movs	r2, #132	; 0x84
 8018f2e:	18b8      	adds	r0, r7, r2
 8018f30:	2201      	movs	r2, #1
 8018f32:	210d      	movs	r1, #13
 8018f34:	f7fe feaa 	bl	8017c8c <TLV_add>
            break;
 8018f38:	e0c9      	b.n	80190ce <GUI_SendNotification+0x676>
          case USBPD_NOTIFY_VCONN_SWAP_COMPLETE :
            /* VconnON */
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VCONNON, 1,
                          (uint8_t[]) { DPM_Params[PortNum].VconnStatus });
 8018f3a:	230f      	movs	r3, #15
 8018f3c:	18fb      	adds	r3, r7, r3
 8018f3e:	781b      	ldrb	r3, [r3, #0]
 8018f40:	4a60      	ldr	r2, [pc, #384]	; (80190c4 <GUI_SendNotification+0x66c>)
 8018f42:	009b      	lsls	r3, r3, #2
 8018f44:	18d3      	adds	r3, r2, r3
 8018f46:	785b      	ldrb	r3, [r3, #1]
 8018f48:	061b      	lsls	r3, r3, #24
 8018f4a:	0fdb      	lsrs	r3, r3, #31
 8018f4c:	b2db      	uxtb	r3, r3
 8018f4e:	001a      	movs	r2, r3
 8018f50:	213c      	movs	r1, #60	; 0x3c
 8018f52:	187b      	adds	r3, r7, r1
 8018f54:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VCONNON, 1,
 8018f56:	187b      	adds	r3, r7, r1
 8018f58:	2284      	movs	r2, #132	; 0x84
 8018f5a:	18b8      	adds	r0, r7, r2
 8018f5c:	2201      	movs	r2, #1
 8018f5e:	210a      	movs	r1, #10
 8018f60:	f7fe fe94 	bl	8017c8c <TLV_add>
            break;
 8018f64:	e0b3      	b.n	80190ce <GUI_SendNotification+0x676>
        }
      }
      else
      {
        /* Send all the indication parameters if connected */
        if (USBPD_TRUE == DPM_Params[PortNum].PE_IsConnected)
 8018f66:	240f      	movs	r4, #15
 8018f68:	193b      	adds	r3, r7, r4
 8018f6a:	781b      	ldrb	r3, [r3, #0]
 8018f6c:	4a55      	ldr	r2, [pc, #340]	; (80190c4 <GUI_SendNotification+0x66c>)
 8018f6e:	009b      	lsls	r3, r3, #2
 8018f70:	18d3      	adds	r3, r2, r3
 8018f72:	785b      	ldrb	r3, [r3, #1]
 8018f74:	06db      	lsls	r3, r3, #27
 8018f76:	0fdb      	lsrs	r3, r3, #31
 8018f78:	b2db      	uxtb	r3, r3
 8018f7a:	2b01      	cmp	r3, #1
 8018f7c:	d000      	beq.n	8018f80 <GUI_SendNotification+0x528>
 8018f7e:	e0a6      	b.n	80190ce <GUI_SendNotification+0x676>
        {
#if defined(_VDM)
          uint32_t index;
#endif /* _VDM */

          if (0U != GUI_SaveInformation[PortNum].NumberOfRcvSNKPDO)
 8018f80:	193b      	adds	r3, r7, r4
 8018f82:	781a      	ldrb	r2, [r3, #0]
 8018f84:	4950      	ldr	r1, [pc, #320]	; (80190c8 <GUI_SendNotification+0x670>)
 8018f86:	0013      	movs	r3, r2
 8018f88:	00db      	lsls	r3, r3, #3
 8018f8a:	1a9b      	subs	r3, r3, r2
 8018f8c:	011b      	lsls	r3, r3, #4
 8018f8e:	18cb      	adds	r3, r1, r3
 8018f90:	333c      	adds	r3, #60	; 0x3c
 8018f92:	681b      	ldr	r3, [r3, #0]
 8018f94:	2b00      	cmp	r3, #0
 8018f96:	d030      	beq.n	8018ffa <GUI_SendNotification+0x5a2>
          {
            /* NumberOfRcvSNKPDO */
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSNKPDO, 1,
                          (uint8_t[]) { GUI_SaveInformation[PortNum].NumberOfRcvSNKPDO });
 8018f98:	193b      	adds	r3, r7, r4
 8018f9a:	781a      	ldrb	r2, [r3, #0]
 8018f9c:	494a      	ldr	r1, [pc, #296]	; (80190c8 <GUI_SendNotification+0x670>)
 8018f9e:	0013      	movs	r3, r2
 8018fa0:	00db      	lsls	r3, r3, #3
 8018fa2:	1a9b      	subs	r3, r3, r2
 8018fa4:	011b      	lsls	r3, r3, #4
 8018fa6:	18cb      	adds	r3, r1, r3
 8018fa8:	333c      	adds	r3, #60	; 0x3c
 8018faa:	681b      	ldr	r3, [r3, #0]
 8018fac:	b2da      	uxtb	r2, r3
 8018fae:	2124      	movs	r1, #36	; 0x24
 8018fb0:	187b      	adds	r3, r7, r1
 8018fb2:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSNKPDO, 1,
 8018fb4:	187b      	adds	r3, r7, r1
 8018fb6:	2584      	movs	r5, #132	; 0x84
 8018fb8:	1978      	adds	r0, r7, r5
 8018fba:	2201      	movs	r2, #1
 8018fbc:	2100      	movs	r1, #0
 8018fbe:	f7fe fe65 	bl	8017c8c <TLV_add>
            /* ListOfRcvSNKPDO*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSNKPDO,
                          (uint16_t)(GUI_SaveInformation[PortNum].NumberOfRcvSNKPDO * 4U),
 8018fc2:	193b      	adds	r3, r7, r4
 8018fc4:	781a      	ldrb	r2, [r3, #0]
 8018fc6:	4940      	ldr	r1, [pc, #256]	; (80190c8 <GUI_SendNotification+0x670>)
 8018fc8:	0013      	movs	r3, r2
 8018fca:	00db      	lsls	r3, r3, #3
 8018fcc:	1a9b      	subs	r3, r3, r2
 8018fce:	011b      	lsls	r3, r3, #4
 8018fd0:	18cb      	adds	r3, r1, r3
 8018fd2:	333c      	adds	r3, #60	; 0x3c
 8018fd4:	681b      	ldr	r3, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSNKPDO,
 8018fd6:	b29b      	uxth	r3, r3
 8018fd8:	009b      	lsls	r3, r3, #2
 8018fda:	b299      	uxth	r1, r3
                          (uint8_t *)GUI_SaveInformation[PortNum].ListOfRcvSNKPDO);
 8018fdc:	193b      	adds	r3, r7, r4
 8018fde:	781a      	ldrb	r2, [r3, #0]
 8018fe0:	0013      	movs	r3, r2
 8018fe2:	00db      	lsls	r3, r3, #3
 8018fe4:	1a9b      	subs	r3, r3, r2
 8018fe6:	011b      	lsls	r3, r3, #4
 8018fe8:	3320      	adds	r3, #32
 8018fea:	001a      	movs	r2, r3
 8018fec:	4b36      	ldr	r3, [pc, #216]	; (80190c8 <GUI_SendNotification+0x670>)
 8018fee:	18d3      	adds	r3, r2, r3
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSNKPDO,
 8018ff0:	1978      	adds	r0, r7, r5
 8018ff2:	000a      	movs	r2, r1
 8018ff4:	2104      	movs	r1, #4
 8018ff6:	f7fe fe49 	bl	8017c8c <TLV_add>
          }
          /* RDOPosition */
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_RDOPOSITION, 1,
                        (uint8_t[]) { GUI_SaveInformation[PortNum].RDOPosition });
 8018ffa:	240f      	movs	r4, #15
 8018ffc:	193b      	adds	r3, r7, r4
 8018ffe:	781a      	ldrb	r2, [r3, #0]
 8019000:	4931      	ldr	r1, [pc, #196]	; (80190c8 <GUI_SendNotification+0x670>)
 8019002:	0013      	movs	r3, r2
 8019004:	00db      	lsls	r3, r3, #3
 8019006:	1a9b      	subs	r3, r3, r2
 8019008:	011b      	lsls	r3, r3, #4
 801900a:	18cb      	adds	r3, r1, r3
 801900c:	3340      	adds	r3, #64	; 0x40
 801900e:	681b      	ldr	r3, [r3, #0]
 8019010:	b2da      	uxtb	r2, r3
 8019012:	212c      	movs	r1, #44	; 0x2c
 8019014:	187b      	adds	r3, r7, r1
 8019016:	701a      	strb	r2, [r3, #0]
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_RDOPOSITION, 1,
 8019018:	187b      	adds	r3, r7, r1
 801901a:	2584      	movs	r5, #132	; 0x84
 801901c:	1978      	adds	r0, r7, r5
 801901e:	2201      	movs	r2, #1
 8019020:	2101      	movs	r1, #1
 8019022:	f7fe fe33 	bl	8017c8c <TLV_add>
          if (USBPD_PORTPOWERROLE_SNK == DPM_Params[PortNum].PE_PowerRole)
 8019026:	193b      	adds	r3, r7, r4
 8019028:	781a      	ldrb	r2, [r3, #0]
 801902a:	4b26      	ldr	r3, [pc, #152]	; (80190c4 <GUI_SendNotification+0x66c>)
 801902c:	0092      	lsls	r2, r2, #2
 801902e:	5cd3      	ldrb	r3, [r2, r3]
 8019030:	075b      	lsls	r3, r3, #29
 8019032:	0fdb      	lsrs	r3, r3, #31
 8019034:	b2db      	uxtb	r3, r3
 8019036:	2b00      	cmp	r3, #0
 8019038:	d12d      	bne.n	8019096 <GUI_SendNotification+0x63e>
          {
            /* NumberOfRcvSRCPDO*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSRCPDO, 1,
                          (uint8_t[]) { GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO });
 801903a:	193b      	adds	r3, r7, r4
 801903c:	781a      	ldrb	r2, [r3, #0]
 801903e:	4922      	ldr	r1, [pc, #136]	; (80190c8 <GUI_SendNotification+0x670>)
 8019040:	0013      	movs	r3, r2
 8019042:	00db      	lsls	r3, r3, #3
 8019044:	1a9b      	subs	r3, r3, r2
 8019046:	011b      	lsls	r3, r3, #4
 8019048:	18cb      	adds	r3, r1, r3
 801904a:	331c      	adds	r3, #28
 801904c:	681b      	ldr	r3, [r3, #0]
 801904e:	b2da      	uxtb	r2, r3
 8019050:	2120      	movs	r1, #32
 8019052:	187b      	adds	r3, r7, r1
 8019054:	701a      	strb	r2, [r3, #0]
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_NUMBEROFRCVSRCPDO, 1,
 8019056:	187b      	adds	r3, r7, r1
 8019058:	1978      	adds	r0, r7, r5
 801905a:	2201      	movs	r2, #1
 801905c:	2103      	movs	r1, #3
 801905e:	f7fe fe15 	bl	8017c8c <TLV_add>
            /* ListOfRcvSRCPDO*/
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
                          (uint16_t)GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO * 4U,
 8019062:	193b      	adds	r3, r7, r4
 8019064:	781a      	ldrb	r2, [r3, #0]
 8019066:	4918      	ldr	r1, [pc, #96]	; (80190c8 <GUI_SendNotification+0x670>)
 8019068:	0013      	movs	r3, r2
 801906a:	00db      	lsls	r3, r3, #3
 801906c:	1a9b      	subs	r3, r3, r2
 801906e:	011b      	lsls	r3, r3, #4
 8019070:	18cb      	adds	r3, r1, r3
 8019072:	331c      	adds	r3, #28
 8019074:	681b      	ldr	r3, [r3, #0]
 8019076:	b29b      	uxth	r3, r3
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
 8019078:	009b      	lsls	r3, r3, #2
 801907a:	b299      	uxth	r1, r3
                          (uint8_t *)GUI_SaveInformation[PortNum].ListOfRcvSRCPDO);
 801907c:	193b      	adds	r3, r7, r4
 801907e:	781a      	ldrb	r2, [r3, #0]
 8019080:	0013      	movs	r3, r2
 8019082:	00db      	lsls	r3, r3, #3
 8019084:	1a9b      	subs	r3, r3, r2
 8019086:	011b      	lsls	r3, r3, #4
 8019088:	4a0f      	ldr	r2, [pc, #60]	; (80190c8 <GUI_SendNotification+0x670>)
 801908a:	189b      	adds	r3, r3, r2
            (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_LISTOFRCVSRCPDO,
 801908c:	1978      	adds	r0, r7, r5
 801908e:	000a      	movs	r2, r1
 8019090:	2102      	movs	r1, #2
 8019092:	f7fe fdfb 	bl	8017c8c <TLV_add>
          }
          /* PD_SpecRevision */
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
                        (uint8_t[]) { DPM_Params[PortNum].PE_SpecRevision });
 8019096:	230f      	movs	r3, #15
 8019098:	18fb      	adds	r3, r7, r3
 801909a:	781a      	ldrb	r2, [r3, #0]
 801909c:	4b09      	ldr	r3, [pc, #36]	; (80190c4 <GUI_SendNotification+0x66c>)
 801909e:	0092      	lsls	r2, r2, #2
 80190a0:	5cd3      	ldrb	r3, [r2, r3]
 80190a2:	079b      	lsls	r3, r3, #30
 80190a4:	0f9b      	lsrs	r3, r3, #30
 80190a6:	b2db      	uxtb	r3, r3
 80190a8:	001a      	movs	r2, r3
 80190aa:	2128      	movs	r1, #40	; 0x28
 80190ac:	187b      	adds	r3, r7, r1
 80190ae:	701a      	strb	r2, [r3, #0]
          (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_PD_SPECREVISION, 1,
 80190b0:	187b      	adds	r3, r7, r1
 80190b2:	2284      	movs	r2, #132	; 0x84
 80190b4:	18b8      	adds	r0, r7, r2
 80190b6:	2201      	movs	r2, #1
 80190b8:	210d      	movs	r1, #13
 80190ba:	f7fe fde7 	bl	8017c8c <TLV_add>
 80190be:	e006      	b.n	80190ce <GUI_SendNotification+0x676>
            break;
 80190c0:	46c0      	nop			; (mov r8, r8)
 80190c2:	e004      	b.n	80190ce <GUI_SendNotification+0x676>
 80190c4:	20002de0 	.word	0x20002de0
 80190c8:	20003070 	.word	0x20003070
            break;
 80190cc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }

    /* Check if notification linked to a measure report */
    if ((TypeNotification & GUI_NOTIF_MEASUREREPORTING) == GUI_NOTIF_MEASUREREPORTING)
 80190ce:	683a      	ldr	r2, [r7, #0]
 80190d0:	2380      	movs	r3, #128	; 0x80
 80190d2:	011b      	lsls	r3, r3, #4
 80190d4:	4013      	ands	r3, r2
 80190d6:	d043      	beq.n	8019160 <GUI_SendNotification+0x708>
    {
      uint32_t vsense = 0;
 80190d8:	2300      	movs	r3, #0
 80190da:	61fb      	str	r3, [r7, #28]
      int32_t isense = 0;
 80190dc:	2300      	movs	r3, #0
 80190de:	2290      	movs	r2, #144	; 0x90
 80190e0:	18ba      	adds	r2, r7, r2
 80190e2:	6013      	str	r3, [r2, #0]

      (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_TIMESTAMP, 4, (uint8_t *)&Value);
 80190e4:	2384      	movs	r3, #132	; 0x84
 80190e6:	18f8      	adds	r0, r7, r3
 80190e8:	23a0      	movs	r3, #160	; 0xa0
 80190ea:	2208      	movs	r2, #8
 80190ec:	189b      	adds	r3, r3, r2
 80190ee:	19db      	adds	r3, r3, r7
 80190f0:	2204      	movs	r2, #4
 80190f2:	2113      	movs	r1, #19
 80190f4:	f7fe fdca 	bl	8017c8c <TLV_add>

      if (NULL != pCB_GetVoltage)
 80190f8:	4b57      	ldr	r3, [pc, #348]	; (8019258 <GUI_SendNotification+0x800>)
 80190fa:	681b      	ldr	r3, [r3, #0]
 80190fc:	2b00      	cmp	r3, #0
 80190fe:	d008      	beq.n	8019112 <GUI_SendNotification+0x6ba>
      {
        vsense = pCB_GetVoltage(PortNum);
 8019100:	4b55      	ldr	r3, [pc, #340]	; (8019258 <GUI_SendNotification+0x800>)
 8019102:	681b      	ldr	r3, [r3, #0]
 8019104:	220f      	movs	r2, #15
 8019106:	18ba      	adds	r2, r7, r2
 8019108:	7812      	ldrb	r2, [r2, #0]
 801910a:	0010      	movs	r0, r2
 801910c:	4798      	blx	r3
 801910e:	0003      	movs	r3, r0
 8019110:	61fb      	str	r3, [r7, #28]
      }
      if (NULL != pCB_GetVoltage)
 8019112:	4b51      	ldr	r3, [pc, #324]	; (8019258 <GUI_SendNotification+0x800>)
 8019114:	681b      	ldr	r3, [r3, #0]
 8019116:	2b00      	cmp	r3, #0
 8019118:	d013      	beq.n	8019142 <GUI_SendNotification+0x6ea>
      {
        isense = pCB_GetCurrent(PortNum);
 801911a:	4b50      	ldr	r3, [pc, #320]	; (801925c <GUI_SendNotification+0x804>)
 801911c:	681b      	ldr	r3, [r3, #0]
 801911e:	220f      	movs	r2, #15
 8019120:	18ba      	adds	r2, r7, r2
 8019122:	7812      	ldrb	r2, [r2, #0]
 8019124:	0010      	movs	r0, r2
 8019126:	4798      	blx	r3
 8019128:	0003      	movs	r3, r0
 801912a:	2290      	movs	r2, #144	; 0x90
 801912c:	18b9      	adds	r1, r7, r2
 801912e:	600b      	str	r3, [r1, #0]
        if (isense < 0)
 8019130:	18bb      	adds	r3, r7, r2
 8019132:	681b      	ldr	r3, [r3, #0]
 8019134:	2b00      	cmp	r3, #0
 8019136:	da04      	bge.n	8019142 <GUI_SendNotification+0x6ea>
        {
          isense = -isense;
 8019138:	18bb      	adds	r3, r7, r2
 801913a:	681b      	ldr	r3, [r3, #0]
 801913c:	425b      	negs	r3, r3
 801913e:	18ba      	adds	r2, r7, r2
 8019140:	6013      	str	r3, [r2, #0]
        }
      }

      /* VBUS & IBUS level */
      vsense = ((uint32_t)(isense) << 16) | vsense;
 8019142:	2390      	movs	r3, #144	; 0x90
 8019144:	18fb      	adds	r3, r7, r3
 8019146:	681b      	ldr	r3, [r3, #0]
 8019148:	041a      	lsls	r2, r3, #16
 801914a:	69fb      	ldr	r3, [r7, #28]
 801914c:	4313      	orrs	r3, r2
 801914e:	61fb      	str	r3, [r7, #28]
      (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_VBUS_LEVEL, 4, (uint8_t *)&vsense);
 8019150:	231c      	movs	r3, #28
 8019152:	18fb      	adds	r3, r7, r3
 8019154:	2284      	movs	r2, #132	; 0x84
 8019156:	18b8      	adds	r0, r7, r2
 8019158:	2204      	movs	r2, #4
 801915a:	210c      	movs	r1, #12
 801915c:	f7fe fd96 	bl	8017c8c <TLV_add>
    }

    /* Check if timestamp */
    if ((TypeNotification & GUI_NOTIF_TIMESTAMP) == GUI_NOTIF_TIMESTAMP)
 8019160:	683a      	ldr	r2, [r7, #0]
 8019162:	2380      	movs	r3, #128	; 0x80
 8019164:	01db      	lsls	r3, r3, #7
 8019166:	4013      	ands	r3, r2
 8019168:	d009      	beq.n	801917e <GUI_SendNotification+0x726>
    {
      (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_TIMESTAMP, 4, (uint8_t *)&Value);
 801916a:	2384      	movs	r3, #132	; 0x84
 801916c:	18f8      	adds	r0, r7, r3
 801916e:	23a0      	movs	r3, #160	; 0xa0
 8019170:	2208      	movs	r2, #8
 8019172:	189b      	adds	r3, r3, r2
 8019174:	19db      	adds	r3, r3, r7
 8019176:	2204      	movs	r2, #4
 8019178:	2113      	movs	r1, #19
 801917a:	f7fe fd87 	bl	8017c8c <TLV_add>
    }

    /* Check if power change */
    if ((TypeNotification & GUI_NOTIF_POWER_EVENT) == GUI_NOTIF_POWER_EVENT)
 801917e:	683a      	ldr	r2, [r7, #0]
 8019180:	2380      	movs	r3, #128	; 0x80
 8019182:	021b      	lsls	r3, r3, #8
 8019184:	4013      	ands	r3, r2
 8019186:	d043      	beq.n	8019210 <GUI_SendNotification+0x7b8>
    {
      /* Is Connected*/
      (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_ISCONNECTED, 1, (uint8_t[]) { DPM_Params[PortNum].PE_Power });
 8019188:	240f      	movs	r4, #15
 801918a:	193b      	adds	r3, r7, r4
 801918c:	781b      	ldrb	r3, [r3, #0]
 801918e:	4a34      	ldr	r2, [pc, #208]	; (8019260 <GUI_SendNotification+0x808>)
 8019190:	009b      	lsls	r3, r3, #2
 8019192:	18d3      	adds	r3, r2, r3
 8019194:	785b      	ldrb	r3, [r3, #1]
 8019196:	075b      	lsls	r3, r3, #29
 8019198:	0f5b      	lsrs	r3, r3, #29
 801919a:	b2db      	uxtb	r3, r3
 801919c:	001a      	movs	r2, r3
 801919e:	2118      	movs	r1, #24
 80191a0:	187b      	adds	r3, r7, r1
 80191a2:	701a      	strb	r2, [r3, #0]
 80191a4:	187b      	adds	r3, r7, r1
 80191a6:	2584      	movs	r5, #132	; 0x84
 80191a8:	1978      	adds	r0, r7, r5
 80191aa:	2201      	movs	r2, #1
 80191ac:	2105      	movs	r1, #5
 80191ae:	f7fe fd6d 	bl	8017c8c <TLV_add>
      if (USBPD_POWER_NO == DPM_Params[PortNum].PE_Power)
 80191b2:	193b      	adds	r3, r7, r4
 80191b4:	781b      	ldrb	r3, [r3, #0]
 80191b6:	4a2a      	ldr	r2, [pc, #168]	; (8019260 <GUI_SendNotification+0x808>)
 80191b8:	009b      	lsls	r3, r3, #2
 80191ba:	18d3      	adds	r3, r2, r3
 80191bc:	785b      	ldrb	r3, [r3, #1]
 80191be:	075b      	lsls	r3, r3, #29
 80191c0:	0f5b      	lsrs	r3, r3, #29
 80191c2:	b2db      	uxtb	r3, r3
 80191c4:	2b00      	cmp	r3, #0
 80191c6:	d123      	bne.n	8019210 <GUI_SendNotification+0x7b8>
      {
        /* CC line */
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_CC, 1, (uint8_t[]) { DPM_Params[PortNum].ActiveCCIs });
 80191c8:	193b      	adds	r3, r7, r4
 80191ca:	781a      	ldrb	r2, [r3, #0]
 80191cc:	4b24      	ldr	r3, [pc, #144]	; (8019260 <GUI_SendNotification+0x808>)
 80191ce:	0092      	lsls	r2, r2, #2
 80191d0:	5cd3      	ldrb	r3, [r2, r3]
 80191d2:	061b      	lsls	r3, r3, #24
 80191d4:	0f9b      	lsrs	r3, r3, #30
 80191d6:	b2db      	uxtb	r3, r3
 80191d8:	001a      	movs	r2, r3
 80191da:	2114      	movs	r1, #20
 80191dc:	187b      	adds	r3, r7, r1
 80191de:	701a      	strb	r2, [r3, #0]
 80191e0:	187b      	adds	r3, r7, r1
 80191e2:	1978      	adds	r0, r7, r5
 80191e4:	2201      	movs	r2, #1
 80191e6:	2106      	movs	r1, #6
 80191e8:	f7fe fd50 	bl	8017c8c <TLV_add>
        /* PowerRole*/
        (void)TLV_add(&send_tlv, (uint8_t)GUI_IND_POWERROLE, 1, (uint8_t[]) { DPM_Params[PortNum].PE_PowerRole });
 80191ec:	193b      	adds	r3, r7, r4
 80191ee:	781a      	ldrb	r2, [r3, #0]
 80191f0:	4b1b      	ldr	r3, [pc, #108]	; (8019260 <GUI_SendNotification+0x808>)
 80191f2:	0092      	lsls	r2, r2, #2
 80191f4:	5cd3      	ldrb	r3, [r2, r3]
 80191f6:	075b      	lsls	r3, r3, #29
 80191f8:	0fdb      	lsrs	r3, r3, #31
 80191fa:	b2db      	uxtb	r3, r3
 80191fc:	001a      	movs	r2, r3
 80191fe:	2110      	movs	r1, #16
 8019200:	187b      	adds	r3, r7, r1
 8019202:	701a      	strb	r2, [r3, #0]
 8019204:	187b      	adds	r3, r7, r1
 8019206:	1978      	adds	r0, r7, r5
 8019208:	2201      	movs	r2, #1
 801920a:	2108      	movs	r1, #8
 801920c:	f7fe fd3e 	bl	8017c8c <TLV_add>
      }
    }

    TLV_deinit_encode(&send_tlv);
 8019210:	2384      	movs	r3, #132	; 0x84
 8019212:	18fb      	adds	r3, r7, r3
 8019214:	0018      	movs	r0, r3
 8019216:	f7fe fe9b 	bl	8017f50 <TLV_deinit_encode>

    if (0U != TLV_get_string_length(Processed))
 801921a:	4b12      	ldr	r3, [pc, #72]	; (8019264 <GUI_SendNotification+0x80c>)
 801921c:	0018      	movs	r0, r3
 801921e:	f7fe ff3d 	bl	801809c <TLV_get_string_length>
 8019222:	1e03      	subs	r3, r0, #0
 8019224:	d010      	beq.n	8019248 <GUI_SendNotification+0x7f0>
    {
      *pMsgToSend = Processed;
 8019226:	68bb      	ldr	r3, [r7, #8]
 8019228:	4a0e      	ldr	r2, [pc, #56]	; (8019264 <GUI_SendNotification+0x80c>)
 801922a:	601a      	str	r2, [r3, #0]
      *pSizeMsg = (uint8_t)TLV_get_string_length(Processed) + 8U;
 801922c:	4b0d      	ldr	r3, [pc, #52]	; (8019264 <GUI_SendNotification+0x80c>)
 801922e:	0018      	movs	r0, r3
 8019230:	f7fe ff34 	bl	801809c <TLV_get_string_length>
 8019234:	0003      	movs	r3, r0
 8019236:	b2db      	uxtb	r3, r3
 8019238:	3308      	adds	r3, #8
 801923a:	b2da      	uxtb	r2, r3
 801923c:	687b      	ldr	r3, [r7, #4]
 801923e:	701a      	strb	r2, [r3, #0]
      gui_state = GUI_STATE_RUNNING;
 8019240:	2397      	movs	r3, #151	; 0x97
 8019242:	18fb      	adds	r3, r7, r3
 8019244:	2201      	movs	r2, #1
 8019246:	701a      	strb	r2, [r3, #0]

    }

  }

  return gui_state;
 8019248:	2397      	movs	r3, #151	; 0x97
 801924a:	18fb      	adds	r3, r7, r3
 801924c:	781b      	ldrb	r3, [r3, #0]
}
 801924e:	0018      	movs	r0, r3
 8019250:	46bd      	mov	sp, r7
 8019252:	b026      	add	sp, #152	; 0x98
 8019254:	bdb0      	pop	{r4, r5, r7, pc}
 8019256:	46c0      	nop			; (mov r8, r8)
 8019258:	20003064 	.word	0x20003064
 801925c:	20003068 	.word	0x20003068
 8019260:	20002de0 	.word	0x20002de0
 8019264:	20002f50 	.word	0x20002f50

08019268 <GUI_PostNotificationMessage>:
  * @param  PortNum   Port number
  * @param  EventVal Event vale @ref USBPD_NotifyEventValue_TypeDef
  * @retval None
  */
void GUI_PostNotificationMessage(uint8_t PortNum, uint16_t EventVal)
{
 8019268:	b590      	push	{r4, r7, lr}
 801926a:	b085      	sub	sp, #20
 801926c:	af00      	add	r7, sp, #0
 801926e:	0002      	movs	r2, r0
 8019270:	1dfb      	adds	r3, r7, #7
 8019272:	701a      	strb	r2, [r3, #0]
 8019274:	1d3b      	adds	r3, r7, #4
 8019276:	1c0a      	adds	r2, r1, #0
 8019278:	801a      	strh	r2, [r3, #0]
#if defined(_SNK) || defined(_DRP)
  if ((uint16_t)USBPD_NOTIFY_REQUEST_ACCEPTED == EventVal)
 801927a:	1d3b      	adds	r3, r7, #4
 801927c:	881b      	ldrh	r3, [r3, #0]
 801927e:	2b01      	cmp	r3, #1
 8019280:	d136      	bne.n	80192f0 <GUI_PostNotificationMessage+0x88>
  {
    DPM_USER_Settings[PortNum].DPM_SNKRequestedPower.OperatingVoltageInmVunits
      = GUI_SaveInformation[PortNum].RequestedVoltage;
 8019282:	1dfb      	adds	r3, r7, #7
 8019284:	781a      	ldrb	r2, [r3, #0]
    DPM_USER_Settings[PortNum].DPM_SNKRequestedPower.OperatingVoltageInmVunits
 8019286:	1dfb      	adds	r3, r7, #7
 8019288:	7818      	ldrb	r0, [r3, #0]
      = GUI_SaveInformation[PortNum].RequestedVoltage;
 801928a:	4927      	ldr	r1, [pc, #156]	; (8019328 <GUI_PostNotificationMessage+0xc0>)
 801928c:	0013      	movs	r3, r2
 801928e:	00db      	lsls	r3, r3, #3
 8019290:	1a9b      	subs	r3, r3, r2
 8019292:	011b      	lsls	r3, r3, #4
 8019294:	18cb      	adds	r3, r1, r3
 8019296:	3344      	adds	r3, #68	; 0x44
 8019298:	681a      	ldr	r2, [r3, #0]
 801929a:	4924      	ldr	r1, [pc, #144]	; (801932c <GUI_PostNotificationMessage+0xc4>)
 801929c:	2374      	movs	r3, #116	; 0x74
 801929e:	4343      	muls	r3, r0
 80192a0:	18cb      	adds	r3, r1, r3
 80192a2:	3308      	adds	r3, #8
 80192a4:	601a      	str	r2, [r3, #0]
    DPM_USER_Settings[PortNum].DPM_SNKRequestedPower.OperatingPowerInmWunits
      = (GUI_SaveInformation[PortNum].RequestedVoltage * GUI_SaveInformation[PortNum].RequestedCurrent) / 1000U;
 80192a6:	1dfb      	adds	r3, r7, #7
 80192a8:	781a      	ldrb	r2, [r3, #0]
 80192aa:	491f      	ldr	r1, [pc, #124]	; (8019328 <GUI_PostNotificationMessage+0xc0>)
 80192ac:	0013      	movs	r3, r2
 80192ae:	00db      	lsls	r3, r3, #3
 80192b0:	1a9b      	subs	r3, r3, r2
 80192b2:	011b      	lsls	r3, r3, #4
 80192b4:	18cb      	adds	r3, r1, r3
 80192b6:	3344      	adds	r3, #68	; 0x44
 80192b8:	6819      	ldr	r1, [r3, #0]
 80192ba:	1dfb      	adds	r3, r7, #7
 80192bc:	781a      	ldrb	r2, [r3, #0]
 80192be:	481a      	ldr	r0, [pc, #104]	; (8019328 <GUI_PostNotificationMessage+0xc0>)
 80192c0:	0013      	movs	r3, r2
 80192c2:	00db      	lsls	r3, r3, #3
 80192c4:	1a9b      	subs	r3, r3, r2
 80192c6:	011b      	lsls	r3, r3, #4
 80192c8:	18c3      	adds	r3, r0, r3
 80192ca:	3348      	adds	r3, #72	; 0x48
 80192cc:	681b      	ldr	r3, [r3, #0]
 80192ce:	434b      	muls	r3, r1
 80192d0:	001a      	movs	r2, r3
    DPM_USER_Settings[PortNum].DPM_SNKRequestedPower.OperatingPowerInmWunits
 80192d2:	1dfb      	adds	r3, r7, #7
 80192d4:	781c      	ldrb	r4, [r3, #0]
      = (GUI_SaveInformation[PortNum].RequestedVoltage * GUI_SaveInformation[PortNum].RequestedCurrent) / 1000U;
 80192d6:	23fa      	movs	r3, #250	; 0xfa
 80192d8:	0099      	lsls	r1, r3, #2
 80192da:	0010      	movs	r0, r2
 80192dc:	f7ec ff88 	bl	80061f0 <__udivsi3>
 80192e0:	0003      	movs	r3, r0
 80192e2:	0019      	movs	r1, r3
 80192e4:	4a11      	ldr	r2, [pc, #68]	; (801932c <GUI_PostNotificationMessage+0xc4>)
 80192e6:	2374      	movs	r3, #116	; 0x74
 80192e8:	4363      	muls	r3, r4
 80192ea:	18d3      	adds	r3, r2, r3
 80192ec:	3314      	adds	r3, #20
 80192ee:	6019      	str	r1, [r3, #0]
  }
#endif /* _SNK || _DRP */

  /* Send a notitification only if GUI is running */
  if (GUI_State == GUI_STATE_RUNNING)
 80192f0:	4b0f      	ldr	r3, [pc, #60]	; (8019330 <GUI_PostNotificationMessage+0xc8>)
 80192f2:	781b      	ldrb	r3, [r3, #0]
 80192f4:	2b01      	cmp	r3, #1
 80192f6:	d113      	bne.n	8019320 <GUI_PostNotificationMessage+0xb8>
  {
    uint32_t event = (uint32_t)GUI_USER_EVENT_GUI
                     | ((uint32_t)PortNum << GUI_PE_PORT_NUM_Pos)
 80192f8:	1dfb      	adds	r3, r7, #7
 80192fa:	781b      	ldrb	r3, [r3, #0]
 80192fc:	061a      	lsls	r2, r3, #24
                     | ((uint32_t)EventVal << GUI_PE_NOTIF_Pos);
 80192fe:	1d3b      	adds	r3, r7, #4
 8019300:	881b      	ldrh	r3, [r3, #0]
 8019302:	011b      	lsls	r3, r3, #4
 8019304:	4313      	orrs	r3, r2
    uint32_t event = (uint32_t)GUI_USER_EVENT_GUI
 8019306:	2201      	movs	r2, #1
 8019308:	4313      	orrs	r3, r2
 801930a:	60fb      	str	r3, [r7, #12]
#if defined(_RTOS) || defined(USBPD_THREADX)
    GUIOS_PUT_MESSAGE_QUEUE(GUIMsgBox, event, 0U);
 801930c:	68fb      	ldr	r3, [r7, #12]
 801930e:	60bb      	str	r3, [r7, #8]
 8019310:	4b08      	ldr	r3, [pc, #32]	; (8019334 <GUI_PostNotificationMessage+0xcc>)
 8019312:	6818      	ldr	r0, [r3, #0]
 8019314:	2308      	movs	r3, #8
 8019316:	18f9      	adds	r1, r7, r3
 8019318:	2300      	movs	r3, #0
 801931a:	2200      	movs	r2, #0
 801931c:	f7f8 fc74 	bl	8011c08 <osMessageQueuePut>
    GUI_RXProcess(GUI_Flag);
    GUI_Flag = GUI_USER_EVENT_NONE;
#endif /* USE_STM32_UTILITY_OS */
#endif /* _RTOS */
  }
}
 8019320:	46c0      	nop			; (mov r8, r8)
 8019322:	46bd      	mov	sp, r7
 8019324:	b005      	add	sp, #20
 8019326:	bd90      	pop	{r4, r7, pc}
 8019328:	20003070 	.word	0x20003070
 801932c:	20000050 	.word	0x20000050
 8019330:	20003050 	.word	0x20003050
 8019334:	20003054 	.word	0x20003054

08019338 <GUI_SaveInfo>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in GUI
  * @retval None
  */
void GUI_SaveInfo(uint8_t PortNum, uint8_t DataId, uint8_t *Ptr, uint32_t Size)
{
 8019338:	b590      	push	{r4, r7, lr}
 801933a:	b08b      	sub	sp, #44	; 0x2c
 801933c:	af00      	add	r7, sp, #0
 801933e:	60ba      	str	r2, [r7, #8]
 8019340:	607b      	str	r3, [r7, #4]
 8019342:	230f      	movs	r3, #15
 8019344:	18fb      	adds	r3, r7, r3
 8019346:	1c02      	adds	r2, r0, #0
 8019348:	701a      	strb	r2, [r3, #0]
 801934a:	200e      	movs	r0, #14
 801934c:	183b      	adds	r3, r7, r0
 801934e:	1c0a      	adds	r2, r1, #0
 8019350:	701a      	strb	r2, [r3, #0]
  uint32_t index;

  /* Check type of information targeted by request */
  switch (DataId)
 8019352:	183b      	adds	r3, r7, r0
 8019354:	781b      	ldrb	r3, [r3, #0]
 8019356:	2b13      	cmp	r3, #19
 8019358:	d900      	bls.n	801935c <GUI_SaveInfo+0x24>
 801935a:	e0ca      	b.n	80194f2 <GUI_SaveInfo+0x1ba>
 801935c:	009a      	lsls	r2, r3, #2
 801935e:	4b6b      	ldr	r3, [pc, #428]	; (801950c <GUI_SaveInfo+0x1d4>)
 8019360:	18d3      	adds	r3, r2, r3
 8019362:	681b      	ldr	r3, [r3, #0]
 8019364:	469f      	mov	pc, r3
  {
    /* Case requested DO position Data information :
    */
    case USBPD_CORE_DATATYPE_RDO_POSITION :
      if (Size == 4U)
 8019366:	687b      	ldr	r3, [r7, #4]
 8019368:	2b04      	cmp	r3, #4
 801936a:	d000      	beq.n	801936e <GUI_SaveInfo+0x36>
 801936c:	e0c3      	b.n	80194f6 <GUI_SaveInfo+0x1be>
      {
        uint8_t *temp;
        temp = (uint8_t *)&GUI_SaveInformation[PortNum].RDOPosition;
 801936e:	240f      	movs	r4, #15
 8019370:	193b      	adds	r3, r7, r4
 8019372:	781a      	ldrb	r2, [r3, #0]
 8019374:	0013      	movs	r3, r2
 8019376:	00db      	lsls	r3, r3, #3
 8019378:	1a9b      	subs	r3, r3, r2
 801937a:	011b      	lsls	r3, r3, #4
 801937c:	3340      	adds	r3, #64	; 0x40
 801937e:	001a      	movs	r2, r3
 8019380:	4b63      	ldr	r3, [pc, #396]	; (8019510 <GUI_SaveInfo+0x1d8>)
 8019382:	18d3      	adds	r3, r2, r3
 8019384:	613b      	str	r3, [r7, #16]
        (void)memcpy(temp, Ptr, Size);
 8019386:	687a      	ldr	r2, [r7, #4]
 8019388:	68b9      	ldr	r1, [r7, #8]
 801938a:	693b      	ldr	r3, [r7, #16]
 801938c:	0018      	movs	r0, r3
 801938e:	f003 f8f9 	bl	801c584 <memcpy>
        GUI_SaveInformation[PortNum].RDOPositionPrevious = *Ptr;
 8019392:	68bb      	ldr	r3, [r7, #8]
 8019394:	7819      	ldrb	r1, [r3, #0]
 8019396:	193b      	adds	r3, r7, r4
 8019398:	781a      	ldrb	r2, [r3, #0]
 801939a:	0008      	movs	r0, r1
 801939c:	495c      	ldr	r1, [pc, #368]	; (8019510 <GUI_SaveInfo+0x1d8>)
 801939e:	0013      	movs	r3, r2
 80193a0:	00db      	lsls	r3, r3, #3
 80193a2:	1a9b      	subs	r3, r3, r2
 80193a4:	011b      	lsls	r3, r3, #4
 80193a6:	18cb      	adds	r3, r1, r3
 80193a8:	334c      	adds	r3, #76	; 0x4c
 80193aa:	6018      	str	r0, [r3, #0]
        temp = (uint8_t *)&GUI_SaveInformation[PortNum].RDOPositionPrevious;
 80193ac:	193b      	adds	r3, r7, r4
 80193ae:	781a      	ldrb	r2, [r3, #0]
 80193b0:	0013      	movs	r3, r2
 80193b2:	00db      	lsls	r3, r3, #3
 80193b4:	1a9b      	subs	r3, r3, r2
 80193b6:	011b      	lsls	r3, r3, #4
 80193b8:	3348      	adds	r3, #72	; 0x48
 80193ba:	001a      	movs	r2, r3
 80193bc:	4b54      	ldr	r3, [pc, #336]	; (8019510 <GUI_SaveInfo+0x1d8>)
 80193be:	18d3      	adds	r3, r2, r3
 80193c0:	3304      	adds	r3, #4
 80193c2:	613b      	str	r3, [r7, #16]
        (void)memcpy(temp, Ptr, Size);
 80193c4:	687a      	ldr	r2, [r7, #4]
 80193c6:	68b9      	ldr	r1, [r7, #8]
 80193c8:	693b      	ldr	r3, [r7, #16]
 80193ca:	0018      	movs	r0, r3
 80193cc:	f003 f8da 	bl	801c584 <memcpy>
      }
      break;
 80193d0:	e091      	b.n	80194f6 <GUI_SaveInfo+0x1be>

    /* Case Received Source PDO values Data information :
    */
    case USBPD_CORE_DATATYPE_RCV_SRC_PDO :
      if (Size <= (USBPD_MAX_NB_PDO * 4U))
 80193d2:	687b      	ldr	r3, [r7, #4]
 80193d4:	2b1c      	cmp	r3, #28
 80193d6:	d900      	bls.n	80193da <GUI_SaveInfo+0xa2>
 80193d8:	e08f      	b.n	80194fa <GUI_SaveInfo+0x1c2>
      {
        uint8_t *rdo;
        GUI_SaveInformation[PortNum].NumberOfRcvSRCPDO = (Size / 4U);
 80193da:	230f      	movs	r3, #15
 80193dc:	18fb      	adds	r3, r7, r3
 80193de:	781a      	ldrb	r2, [r3, #0]
 80193e0:	687b      	ldr	r3, [r7, #4]
 80193e2:	0899      	lsrs	r1, r3, #2
 80193e4:	484a      	ldr	r0, [pc, #296]	; (8019510 <GUI_SaveInfo+0x1d8>)
 80193e6:	0013      	movs	r3, r2
 80193e8:	00db      	lsls	r3, r3, #3
 80193ea:	1a9b      	subs	r3, r3, r2
 80193ec:	011b      	lsls	r3, r3, #4
 80193ee:	18c3      	adds	r3, r0, r3
 80193f0:	331c      	adds	r3, #28
 80193f2:	6019      	str	r1, [r3, #0]
        /* Copy PDO data in DPM Handle field */
        for (index = 0U; index < (Size / 4U); index++)
 80193f4:	2300      	movs	r3, #0
 80193f6:	627b      	str	r3, [r7, #36]	; 0x24
 80193f8:	e018      	b.n	801942c <GUI_SaveInfo+0xf4>
        {
          rdo = (uint8_t *)&GUI_SaveInformation[PortNum].ListOfRcvSRCPDO[index];
 80193fa:	230f      	movs	r3, #15
 80193fc:	18fb      	adds	r3, r7, r3
 80193fe:	781a      	ldrb	r2, [r3, #0]
 8019400:	0013      	movs	r3, r2
 8019402:	00db      	lsls	r3, r3, #3
 8019404:	1a9b      	subs	r3, r3, r2
 8019406:	009b      	lsls	r3, r3, #2
 8019408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801940a:	189b      	adds	r3, r3, r2
 801940c:	009a      	lsls	r2, r3, #2
 801940e:	4b40      	ldr	r3, [pc, #256]	; (8019510 <GUI_SaveInfo+0x1d8>)
 8019410:	18d3      	adds	r3, r2, r3
 8019412:	617b      	str	r3, [r7, #20]
          (void)memcpy(rdo, (Ptr + (index * 4U)), (4U * sizeof(uint8_t)));
 8019414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019416:	009b      	lsls	r3, r3, #2
 8019418:	68ba      	ldr	r2, [r7, #8]
 801941a:	18d1      	adds	r1, r2, r3
 801941c:	697b      	ldr	r3, [r7, #20]
 801941e:	2204      	movs	r2, #4
 8019420:	0018      	movs	r0, r3
 8019422:	f003 f8af 	bl	801c584 <memcpy>
        for (index = 0U; index < (Size / 4U); index++)
 8019426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019428:	3301      	adds	r3, #1
 801942a:	627b      	str	r3, [r7, #36]	; 0x24
 801942c:	687b      	ldr	r3, [r7, #4]
 801942e:	089b      	lsrs	r3, r3, #2
 8019430:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019432:	429a      	cmp	r2, r3
 8019434:	d3e1      	bcc.n	80193fa <GUI_SaveInfo+0xc2>
        }
      }
      break;
 8019436:	e060      	b.n	80194fa <GUI_SaveInfo+0x1c2>

    /* Case Received Sink PDO values Data information :
    */
    case USBPD_CORE_DATATYPE_RCV_SNK_PDO :
      if (Size <= (USBPD_MAX_NB_PDO * 4U))
 8019438:	687b      	ldr	r3, [r7, #4]
 801943a:	2b1c      	cmp	r3, #28
 801943c:	d85f      	bhi.n	80194fe <GUI_SaveInfo+0x1c6>
      {
        uint8_t *rdo;
        GUI_SaveInformation[PortNum].NumberOfRcvSNKPDO = (Size / 4U);
 801943e:	230f      	movs	r3, #15
 8019440:	18fb      	adds	r3, r7, r3
 8019442:	781a      	ldrb	r2, [r3, #0]
 8019444:	687b      	ldr	r3, [r7, #4]
 8019446:	0899      	lsrs	r1, r3, #2
 8019448:	4831      	ldr	r0, [pc, #196]	; (8019510 <GUI_SaveInfo+0x1d8>)
 801944a:	0013      	movs	r3, r2
 801944c:	00db      	lsls	r3, r3, #3
 801944e:	1a9b      	subs	r3, r3, r2
 8019450:	011b      	lsls	r3, r3, #4
 8019452:	18c3      	adds	r3, r0, r3
 8019454:	333c      	adds	r3, #60	; 0x3c
 8019456:	6019      	str	r1, [r3, #0]
        /* Copy PDO data in DPM Handle field */
        for (index = 0U; index < (Size / 4U); index++)
 8019458:	2300      	movs	r3, #0
 801945a:	627b      	str	r3, [r7, #36]	; 0x24
 801945c:	e019      	b.n	8019492 <GUI_SaveInfo+0x15a>
        {
          rdo = (uint8_t *)&GUI_SaveInformation[PortNum].ListOfRcvSNKPDO[index];
 801945e:	230f      	movs	r3, #15
 8019460:	18fb      	adds	r3, r7, r3
 8019462:	781a      	ldrb	r2, [r3, #0]
 8019464:	0013      	movs	r3, r2
 8019466:	00db      	lsls	r3, r3, #3
 8019468:	1a9b      	subs	r3, r3, r2
 801946a:	009b      	lsls	r3, r3, #2
 801946c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801946e:	189b      	adds	r3, r3, r2
 8019470:	3308      	adds	r3, #8
 8019472:	009a      	lsls	r2, r3, #2
 8019474:	4b26      	ldr	r3, [pc, #152]	; (8019510 <GUI_SaveInfo+0x1d8>)
 8019476:	18d3      	adds	r3, r2, r3
 8019478:	61bb      	str	r3, [r7, #24]
          (void)memcpy(rdo, (Ptr + (index * 4U)), (4U * sizeof(uint8_t)));
 801947a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801947c:	009b      	lsls	r3, r3, #2
 801947e:	68ba      	ldr	r2, [r7, #8]
 8019480:	18d1      	adds	r1, r2, r3
 8019482:	69bb      	ldr	r3, [r7, #24]
 8019484:	2204      	movs	r2, #4
 8019486:	0018      	movs	r0, r3
 8019488:	f003 f87c 	bl	801c584 <memcpy>
        for (index = 0U; index < (Size / 4U); index++)
 801948c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801948e:	3301      	adds	r3, #1
 8019490:	627b      	str	r3, [r7, #36]	; 0x24
 8019492:	687b      	ldr	r3, [r7, #4]
 8019494:	089b      	lsrs	r3, r3, #2
 8019496:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019498:	429a      	cmp	r2, r3
 801949a:	d3e0      	bcc.n	801945e <GUI_SaveInfo+0x126>
        }
      }
      break;
 801949c:	e02f      	b.n	80194fe <GUI_SaveInfo+0x1c6>

    /* Case Received Request PDO Data information :
    */
    case USBPD_CORE_DATATYPE_RCV_REQ_PDO :
      if (Size == 4U)
 801949e:	687b      	ldr	r3, [r7, #4]
 80194a0:	2b04      	cmp	r3, #4
 80194a2:	d12e      	bne.n	8019502 <GUI_SaveInfo+0x1ca>
      {
        uint8_t *rdo;
        rdo = (uint8_t *)&GUI_SaveInformation[PortNum].RcvRequestDOMsg;
 80194a4:	230f      	movs	r3, #15
 80194a6:	18fb      	adds	r3, r7, r3
 80194a8:	781a      	ldrb	r2, [r3, #0]
 80194aa:	0013      	movs	r3, r2
 80194ac:	00db      	lsls	r3, r3, #3
 80194ae:	1a9b      	subs	r3, r3, r2
 80194b0:	011b      	lsls	r3, r3, #4
 80194b2:	3350      	adds	r3, #80	; 0x50
 80194b4:	001a      	movs	r2, r3
 80194b6:	4b16      	ldr	r3, [pc, #88]	; (8019510 <GUI_SaveInfo+0x1d8>)
 80194b8:	18d3      	adds	r3, r2, r3
 80194ba:	61fb      	str	r3, [r7, #28]
        (void)memcpy(rdo, Ptr, Size);
 80194bc:	687a      	ldr	r2, [r7, #4]
 80194be:	68b9      	ldr	r1, [r7, #8]
 80194c0:	69fb      	ldr	r3, [r7, #28]
 80194c2:	0018      	movs	r0, r3
 80194c4:	f003 f85e 	bl	801c584 <memcpy>
      }
      break;
 80194c8:	e01b      	b.n	8019502 <GUI_SaveInfo+0x1ca>
#endif /* _SRC_CAPA_EXT */
#if defined(USBPDCORE_SNK_CAPA_EXT)
    case USBPD_CORE_SNK_EXTENDED_CAPA :
    {
      uint8_t  *_snk_ext_capa;
      _snk_ext_capa = (uint8_t *)&GUI_SaveInformation[PortNum].RcvSNKExtendedCapa;
 80194ca:	230f      	movs	r3, #15
 80194cc:	18fb      	adds	r3, r7, r3
 80194ce:	781a      	ldrb	r2, [r3, #0]
 80194d0:	0013      	movs	r3, r2
 80194d2:	00db      	lsls	r3, r3, #3
 80194d4:	1a9b      	subs	r3, r3, r2
 80194d6:	011b      	lsls	r3, r3, #4
 80194d8:	3350      	adds	r3, #80	; 0x50
 80194da:	001a      	movs	r2, r3
 80194dc:	4b0c      	ldr	r3, [pc, #48]	; (8019510 <GUI_SaveInfo+0x1d8>)
 80194de:	18d3      	adds	r3, r2, r3
 80194e0:	3304      	adds	r3, #4
 80194e2:	623b      	str	r3, [r7, #32]
      (void)memcpy(_snk_ext_capa, Ptr, Size);
 80194e4:	687a      	ldr	r2, [r7, #4]
 80194e6:	68b9      	ldr	r1, [r7, #8]
 80194e8:	6a3b      	ldr	r3, [r7, #32]
 80194ea:	0018      	movs	r0, r3
 80194ec:	f003 f84a 	bl	801c584 <memcpy>
      break;
 80194f0:	e008      	b.n	8019504 <GUI_SaveInfo+0x1cc>
#endif /* _VCONN_SUPPORT */

    /* In case of unexpected data type (Set request could not be fulfilled) :
     */
    default :
      break;
 80194f2:	46c0      	nop			; (mov r8, r8)
 80194f4:	e006      	b.n	8019504 <GUI_SaveInfo+0x1cc>
      break;
 80194f6:	46c0      	nop			; (mov r8, r8)
 80194f8:	e004      	b.n	8019504 <GUI_SaveInfo+0x1cc>
      break;
 80194fa:	46c0      	nop			; (mov r8, r8)
 80194fc:	e002      	b.n	8019504 <GUI_SaveInfo+0x1cc>
      break;
 80194fe:	46c0      	nop			; (mov r8, r8)
 8019500:	e000      	b.n	8019504 <GUI_SaveInfo+0x1cc>
      break;
 8019502:	46c0      	nop			; (mov r8, r8)
  }
}
 8019504:	46c0      	nop			; (mov r8, r8)
 8019506:	46bd      	mov	sp, r7
 8019508:	b00b      	add	sp, #44	; 0x2c
 801950a:	bd90      	pop	{r4, r7, pc}
 801950c:	0801df58 	.word	0x0801df58
 8019510:	20003070 	.word	0x20003070

08019514 <Send_DpmInitCnf>:
  * @param  PortNum   Port number
  * @param  pEncodedMsg Pointer on the message to be encoded
  * @retval None
  */
static void Send_DpmInitCnf(uint8_t PortNum, uint8_t *pEncodedMsg)
{
 8019514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019516:	b091      	sub	sp, #68	; 0x44
 8019518:	af00      	add	r7, sp, #0
 801951a:	0002      	movs	r2, r0
 801951c:	6039      	str	r1, [r7, #0]
 801951e:	1dfb      	adds	r3, r7, #7
 8019520:	701a      	strb	r2, [r3, #0]
  TLV_ToSend_Data_t ToSendTLV;
  (void)TLV_init_encode(&ToSendTLV, __GUI_SET_TAG_ID(PortNum, DPM_INIT_CNF), TLV_SIZE_MAX, pEncodedMsg);
 8019522:	1dfb      	adds	r3, r7, #7
 8019524:	781b      	ldrb	r3, [r3, #0]
 8019526:	015b      	lsls	r3, r3, #5
 8019528:	b25b      	sxtb	r3, r3
 801952a:	2203      	movs	r2, #3
 801952c:	4313      	orrs	r3, r2
 801952e:	b25b      	sxtb	r3, r3
 8019530:	b2d9      	uxtb	r1, r3
 8019532:	683b      	ldr	r3, [r7, #0]
 8019534:	2280      	movs	r2, #128	; 0x80
 8019536:	0052      	lsls	r2, r2, #1
 8019538:	2028      	movs	r0, #40	; 0x28
 801953a:	1838      	adds	r0, r7, r0
 801953c:	f7fe fb43 	bl	8017bc6 <TLV_init_encode>

  /* Information by board */
  if (0U == PortNum)
 8019540:	1dfb      	adds	r3, r7, #7
 8019542:	781b      	ldrb	r3, [r3, #0]
 8019544:	2b00      	cmp	r3, #0
 8019546:	d163      	bne.n	8019610 <Send_DpmInitCnf+0xfc>
  {
    /* HWBoardVersion */
    const uint8_t *hwversion;
    if (NULL != pCB_HWBoardVersion)
 8019548:	4bc2      	ldr	r3, [pc, #776]	; (8019854 <Send_DpmInitCnf+0x340>)
 801954a:	681b      	ldr	r3, [r3, #0]
 801954c:	2b00      	cmp	r3, #0
 801954e:	d005      	beq.n	801955c <Send_DpmInitCnf+0x48>
    {
      hwversion = pCB_HWBoardVersion();
 8019550:	4bc0      	ldr	r3, [pc, #768]	; (8019854 <Send_DpmInitCnf+0x340>)
 8019552:	681b      	ldr	r3, [r3, #0]
 8019554:	4798      	blx	r3
 8019556:	0003      	movs	r3, r0
 8019558:	63fb      	str	r3, [r7, #60]	; 0x3c
 801955a:	e001      	b.n	8019560 <Send_DpmInitCnf+0x4c>
    }
    else
    {
      hwversion = (uint8_t *) "UNKNOWN";
 801955c:	4bbe      	ldr	r3, [pc, #760]	; (8019858 <Send_DpmInitCnf+0x344>)
 801955e:	63fb      	str	r3, [r7, #60]	; 0x3c
    }
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_HWBOARDVERSION, (uint16_t)(strlen((const char *)hwversion)), hwversion);
 8019560:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019562:	0018      	movs	r0, r3
 8019564:	f7ec fe32 	bl	80061cc <strlen>
 8019568:	0003      	movs	r3, r0
 801956a:	b29a      	uxth	r2, r3
 801956c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801956e:	2128      	movs	r1, #40	; 0x28
 8019570:	1878      	adds	r0, r7, r1
 8019572:	2100      	movs	r1, #0
 8019574:	f7fe fb8a 	bl	8017c8c <TLV_add>

    /* HWPDType */
    const uint8_t *hwpdtype;
    if (NULL != pCB_HWBoardVersion)
 8019578:	4bb6      	ldr	r3, [pc, #728]	; (8019854 <Send_DpmInitCnf+0x340>)
 801957a:	681b      	ldr	r3, [r3, #0]
 801957c:	2b00      	cmp	r3, #0
 801957e:	d005      	beq.n	801958c <Send_DpmInitCnf+0x78>
    {
      hwpdtype  = pCB_HWPDType();
 8019580:	4bb6      	ldr	r3, [pc, #728]	; (801985c <Send_DpmInitCnf+0x348>)
 8019582:	681b      	ldr	r3, [r3, #0]
 8019584:	4798      	blx	r3
 8019586:	0003      	movs	r3, r0
 8019588:	63bb      	str	r3, [r7, #56]	; 0x38
 801958a:	e001      	b.n	8019590 <Send_DpmInitCnf+0x7c>
    }
    else
    {
      hwpdtype = (uint8_t *) "UNKNOWN";
 801958c:	4bb2      	ldr	r3, [pc, #712]	; (8019858 <Send_DpmInitCnf+0x344>)
 801958e:	63bb      	str	r3, [r7, #56]	; 0x38
    }
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_HWPDTYPE, (uint16_t)(strlen((const char *)hwpdtype)), hwpdtype);
 8019590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019592:	0018      	movs	r0, r3
 8019594:	f7ec fe1a 	bl	80061cc <strlen>
 8019598:	0003      	movs	r3, r0
 801959a:	b29a      	uxth	r2, r3
 801959c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801959e:	2428      	movs	r4, #40	; 0x28
 80195a0:	1938      	adds	r0, r7, r4
 80195a2:	2101      	movs	r1, #1
 80195a4:	f7fe fb72 	bl	8017c8c <TLV_add>

    /* NbPortMax */
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_NBPORTMAX, 1, (uint8_t[]) { USBPD_PORT_COUNT });
 80195a8:	2124      	movs	r1, #36	; 0x24
 80195aa:	187b      	adds	r3, r7, r1
 80195ac:	2201      	movs	r2, #1
 80195ae:	701a      	strb	r2, [r3, #0]
 80195b0:	187b      	adds	r3, r7, r1
 80195b2:	1938      	adds	r0, r7, r4
 80195b4:	2201      	movs	r2, #1
 80195b6:	2102      	movs	r1, #2
 80195b8:	f7fe fb68 	bl	8017c8c <TLV_add>
    /* FW Version */
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_FWVERSION, 8, (uint8_t[])
    {
 80195bc:	251c      	movs	r5, #28
 80195be:	197b      	adds	r3, r7, r5
 80195c0:	4aa7      	ldr	r2, [pc, #668]	; (8019860 <Send_DpmInitCnf+0x34c>)
 80195c2:	ca03      	ldmia	r2!, {r0, r1}
 80195c4:	c303      	stmia	r3!, {r0, r1}
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_FWVERSION, 8, (uint8_t[])
 80195c6:	197b      	adds	r3, r7, r5
 80195c8:	1938      	adds	r0, r7, r4
 80195ca:	2208      	movs	r2, #8
 80195cc:	2103      	movs	r1, #3
 80195ce:	f7fe fb5d 	bl	8017c8c <TLV_add>
      (_LIB_ID & 0x00FF0000U) >> 16,
      (_LIB_ID & 0xFF000000U) >> 24
    }
                 );
    /* Start Port number */
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_NB_PORT_START, 1, (uint8_t[]) { USBPD_START_PORT_NUMBER });
 80195d2:	2118      	movs	r1, #24
 80195d4:	187b      	adds	r3, r7, r1
 80195d6:	2200      	movs	r2, #0
 80195d8:	701a      	strb	r2, [r3, #0]
 80195da:	187b      	adds	r3, r7, r1
 80195dc:	1938      	adds	r0, r7, r4
 80195de:	2201      	movs	r2, #1
 80195e0:	211e      	movs	r1, #30
 80195e2:	f7fe fb53 	bl	8017c8c <TLV_add>
    /* Start Port number */
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_NB_PORT_START, 1, (uint8_t[]) { USBPD_START_PORT_NUMBER });
 80195e6:	2114      	movs	r1, #20
 80195e8:	187b      	adds	r3, r7, r1
 80195ea:	2200      	movs	r2, #0
 80195ec:	701a      	strb	r2, [r3, #0]
 80195ee:	187b      	adds	r3, r7, r1
 80195f0:	1938      	adds	r0, r7, r4
 80195f2:	2201      	movs	r2, #1
 80195f4:	211e      	movs	r1, #30
 80195f6:	f7fe fb49 	bl	8017c8c <TLV_add>

    /* Original settings */
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_ORIGINAL_SETTINGS, 1, (uint8_t *)&GUI_OriginalSettings);
 80195fa:	4b9a      	ldr	r3, [pc, #616]	; (8019864 <Send_DpmInitCnf+0x350>)
 80195fc:	1938      	adds	r0, r7, r4
 80195fe:	2201      	movs	r2, #1
 8019600:	211f      	movs	r1, #31
 8019602:	f7fe fb43 	bl	8017c8c <TLV_add>

    TLV_deinit_encode(&ToSendTLV);
 8019606:	193b      	adds	r3, r7, r4
 8019608:	0018      	movs	r0, r3
 801960a:	f7fe fca1 	bl	8017f50 <TLV_deinit_encode>
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_VCONNSUPPLY, 2, (uint8_t *)&fake);
#endif /*MB1303*/

    TLV_deinit_encode(&ToSendTLV);
  }
}
 801960e:	e11c      	b.n	801984a <Send_DpmInitCnf+0x336>
    uint8_t port = PortNum - 1U;
 8019610:	2637      	movs	r6, #55	; 0x37
 8019612:	19bb      	adds	r3, r7, r6
 8019614:	1dfa      	adds	r2, r7, #7
 8019616:	7812      	ldrb	r2, [r2, #0]
 8019618:	3a01      	subs	r2, #1
 801961a:	701a      	strb	r2, [r3, #0]
    settings = (uint16_t)DPM_Settings[port].PE_SpecRevision;
 801961c:	19bb      	adds	r3, r7, r6
 801961e:	781a      	ldrb	r2, [r3, #0]
 8019620:	4991      	ldr	r1, [pc, #580]	; (8019868 <Send_DpmInitCnf+0x354>)
 8019622:	0013      	movs	r3, r2
 8019624:	005b      	lsls	r3, r3, #1
 8019626:	189b      	adds	r3, r3, r2
 8019628:	009b      	lsls	r3, r3, #2
 801962a:	18cb      	adds	r3, r1, r3
 801962c:	791b      	ldrb	r3, [r3, #4]
 801962e:	079b      	lsls	r3, r3, #30
 8019630:	0f9b      	lsrs	r3, r3, #30
 8019632:	b2db      	uxtb	r3, r3
 8019634:	b29a      	uxth	r2, r3
 8019636:	2412      	movs	r4, #18
 8019638:	193b      	adds	r3, r7, r4
 801963a:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_TYPECSPECREVISION, 2, (uint8_t[]) { 0x12, settings });
 801963c:	2110      	movs	r1, #16
 801963e:	187b      	adds	r3, r7, r1
 8019640:	2212      	movs	r2, #18
 8019642:	701a      	strb	r2, [r3, #0]
 8019644:	193b      	adds	r3, r7, r4
 8019646:	881b      	ldrh	r3, [r3, #0]
 8019648:	b2da      	uxtb	r2, r3
 801964a:	187b      	adds	r3, r7, r1
 801964c:	705a      	strb	r2, [r3, #1]
 801964e:	187b      	adds	r3, r7, r1
 8019650:	2528      	movs	r5, #40	; 0x28
 8019652:	1978      	adds	r0, r7, r5
 8019654:	2202      	movs	r2, #2
 8019656:	2104      	movs	r1, #4
 8019658:	f7fe fb18 	bl	8017c8c <TLV_add>
    settings = (uint16_t)DPM_Settings[port].PE_PD3_Support.d.PE_UnchunkSupport;
 801965c:	19bb      	adds	r3, r7, r6
 801965e:	781a      	ldrb	r2, [r3, #0]
 8019660:	4981      	ldr	r1, [pc, #516]	; (8019868 <Send_DpmInitCnf+0x354>)
 8019662:	2008      	movs	r0, #8
 8019664:	0013      	movs	r3, r2
 8019666:	005b      	lsls	r3, r3, #1
 8019668:	189b      	adds	r3, r3, r2
 801966a:	009b      	lsls	r3, r3, #2
 801966c:	18cb      	adds	r3, r1, r3
 801966e:	181b      	adds	r3, r3, r0
 8019670:	781b      	ldrb	r3, [r3, #0]
 8019672:	07db      	lsls	r3, r3, #31
 8019674:	0fdb      	lsrs	r3, r3, #31
 8019676:	b2db      	uxtb	r3, r3
 8019678:	b29a      	uxth	r2, r3
 801967a:	193b      	adds	r3, r7, r4
 801967c:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_EXTENDEDMESSAGESUNCKUNKED, 1, (uint8_t *)&settings);
 801967e:	193b      	adds	r3, r7, r4
 8019680:	1978      	adds	r0, r7, r5
 8019682:	2201      	movs	r2, #1
 8019684:	2106      	movs	r1, #6
 8019686:	f7fe fb01 	bl	8017c8c <TLV_add>
    settings = (uint16_t)DPM_Settings[port].CAD_AccesorySupport;
 801968a:	19bb      	adds	r3, r7, r6
 801968c:	781a      	ldrb	r2, [r3, #0]
 801968e:	4976      	ldr	r1, [pc, #472]	; (8019868 <Send_DpmInitCnf+0x354>)
 8019690:	0013      	movs	r3, r2
 8019692:	005b      	lsls	r3, r3, #1
 8019694:	189b      	adds	r3, r3, r2
 8019696:	009b      	lsls	r3, r3, #2
 8019698:	18cb      	adds	r3, r1, r3
 801969a:	795b      	ldrb	r3, [r3, #5]
 801969c:	06db      	lsls	r3, r3, #27
 801969e:	0fdb      	lsrs	r3, r3, #31
 80196a0:	b2db      	uxtb	r3, r3
 80196a2:	b29a      	uxth	r2, r3
 80196a4:	193b      	adds	r3, r7, r4
 80196a6:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_ACCESSORYSUPP, 1, (uint8_t *)&settings);
 80196a8:	193b      	adds	r3, r7, r4
 80196aa:	1978      	adds	r0, r7, r5
 80196ac:	2201      	movs	r2, #1
 80196ae:	2107      	movs	r1, #7
 80196b0:	f7fe faec 	bl	8017c8c <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].PWR_AccessoryDetection;
 80196b4:	19bb      	adds	r3, r7, r6
 80196b6:	781b      	ldrb	r3, [r3, #0]
 80196b8:	4a6c      	ldr	r2, [pc, #432]	; (801986c <Send_DpmInitCnf+0x358>)
 80196ba:	2168      	movs	r1, #104	; 0x68
 80196bc:	2074      	movs	r0, #116	; 0x74
 80196be:	4343      	muls	r3, r0
 80196c0:	18d3      	adds	r3, r2, r3
 80196c2:	185b      	adds	r3, r3, r1
 80196c4:	78db      	ldrb	r3, [r3, #3]
 80196c6:	07db      	lsls	r3, r3, #31
 80196c8:	0fdb      	lsrs	r3, r3, #31
 80196ca:	b2db      	uxtb	r3, r3
 80196cc:	b29a      	uxth	r2, r3
 80196ce:	193b      	adds	r3, r7, r4
 80196d0:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_POWERACCESSORYDETECTION, 1, (uint8_t *)&settings);
 80196d2:	193b      	adds	r3, r7, r4
 80196d4:	1978      	adds	r0, r7, r5
 80196d6:	2201      	movs	r2, #1
 80196d8:	2108      	movs	r1, #8
 80196da:	f7fe fad7 	bl	8017c8c <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].PWR_AccessoryTransition;
 80196de:	19bb      	adds	r3, r7, r6
 80196e0:	781b      	ldrb	r3, [r3, #0]
 80196e2:	4a62      	ldr	r2, [pc, #392]	; (801986c <Send_DpmInitCnf+0x358>)
 80196e4:	2168      	movs	r1, #104	; 0x68
 80196e6:	2074      	movs	r0, #116	; 0x74
 80196e8:	4343      	muls	r3, r0
 80196ea:	18d3      	adds	r3, r2, r3
 80196ec:	185b      	adds	r3, r3, r1
 80196ee:	78db      	ldrb	r3, [r3, #3]
 80196f0:	079b      	lsls	r3, r3, #30
 80196f2:	0fdb      	lsrs	r3, r3, #31
 80196f4:	b2db      	uxtb	r3, r3
 80196f6:	b29a      	uxth	r2, r3
 80196f8:	193b      	adds	r3, r7, r4
 80196fa:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_POWERACCESSORYTRANSITION, 1, (uint8_t *)&settings);
 80196fc:	193b      	adds	r3, r7, r4
 80196fe:	1978      	adds	r0, r7, r5
 8019700:	2201      	movs	r2, #1
 8019702:	2109      	movs	r1, #9
 8019704:	f7fe fac2 	bl	8017c8c <TLV_add>
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_ISCABLE, 1, (uint8_t[]) { 0x00 });
 8019708:	210c      	movs	r1, #12
 801970a:	187b      	adds	r3, r7, r1
 801970c:	2200      	movs	r2, #0
 801970e:	701a      	strb	r2, [r3, #0]
 8019710:	187b      	adds	r3, r7, r1
 8019712:	1978      	adds	r0, r7, r5
 8019714:	2201      	movs	r2, #1
 8019716:	210b      	movs	r1, #11
 8019718:	f7fe fab8 	bl	8017c8c <TLV_add>
    settings = (uint16_t)DPM_Settings[port].CAD_TryFeature;
 801971c:	19bb      	adds	r3, r7, r6
 801971e:	781a      	ldrb	r2, [r3, #0]
 8019720:	4951      	ldr	r1, [pc, #324]	; (8019868 <Send_DpmInitCnf+0x354>)
 8019722:	0013      	movs	r3, r2
 8019724:	005b      	lsls	r3, r3, #1
 8019726:	189b      	adds	r3, r3, r2
 8019728:	009b      	lsls	r3, r3, #2
 801972a:	18cb      	adds	r3, r1, r3
 801972c:	795b      	ldrb	r3, [r3, #5]
 801972e:	071b      	lsls	r3, r3, #28
 8019730:	0f9b      	lsrs	r3, r3, #30
 8019732:	b2db      	uxtb	r3, r3
 8019734:	b29a      	uxth	r2, r3
 8019736:	193b      	adds	r3, r7, r4
 8019738:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_TRYFEATURE, 1, (uint8_t *)&settings);
 801973a:	193b      	adds	r3, r7, r4
 801973c:	1978      	adds	r0, r7, r5
 801973e:	2201      	movs	r2, #1
 8019740:	2110      	movs	r1, #16
 8019742:	f7fe faa3 	bl	8017c8c <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].PWR_RpResistorValue;
 8019746:	19bb      	adds	r3, r7, r6
 8019748:	781b      	ldrb	r3, [r3, #0]
 801974a:	4a48      	ldr	r2, [pc, #288]	; (801986c <Send_DpmInitCnf+0x358>)
 801974c:	2168      	movs	r1, #104	; 0x68
 801974e:	2074      	movs	r0, #116	; 0x74
 8019750:	4343      	muls	r3, r0
 8019752:	18d3      	adds	r3, r2, r3
 8019754:	185b      	adds	r3, r3, r1
 8019756:	78db      	ldrb	r3, [r3, #3]
 8019758:	06db      	lsls	r3, r3, #27
 801975a:	0f9b      	lsrs	r3, r3, #30
 801975c:	b2db      	uxtb	r3, r3
 801975e:	b29a      	uxth	r2, r3
 8019760:	193b      	adds	r3, r7, r4
 8019762:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_RPRESISTORVALUE, 1, (uint8_t *)&settings);
 8019764:	193b      	adds	r3, r7, r4
 8019766:	1978      	adds	r0, r7, r5
 8019768:	2201      	movs	r2, #1
 801976a:	2112      	movs	r1, #18
 801976c:	f7fe fa8e 	bl	8017c8c <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].USB_Support;
 8019770:	19bb      	adds	r3, r7, r6
 8019772:	781b      	ldrb	r3, [r3, #0]
 8019774:	4a3d      	ldr	r2, [pc, #244]	; (801986c <Send_DpmInitCnf+0x358>)
 8019776:	2168      	movs	r1, #104	; 0x68
 8019778:	2074      	movs	r0, #116	; 0x74
 801977a:	4343      	muls	r3, r0
 801977c:	18d3      	adds	r3, r2, r3
 801977e:	185b      	adds	r3, r3, r1
 8019780:	78db      	ldrb	r3, [r3, #3]
 8019782:	069b      	lsls	r3, r3, #26
 8019784:	0fdb      	lsrs	r3, r3, #31
 8019786:	b2db      	uxtb	r3, r3
 8019788:	b29a      	uxth	r2, r3
 801978a:	193b      	adds	r3, r7, r4
 801978c:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_USBSUPPORT, 1, (uint8_t *)&settings);
 801978e:	193b      	adds	r3, r7, r4
 8019790:	1978      	adds	r0, r7, r5
 8019792:	2201      	movs	r2, #1
 8019794:	2113      	movs	r1, #19
 8019796:	f7fe fa79 	bl	8017c8c <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].USB_Device;
 801979a:	19bb      	adds	r3, r7, r6
 801979c:	781b      	ldrb	r3, [r3, #0]
 801979e:	4a33      	ldr	r2, [pc, #204]	; (801986c <Send_DpmInitCnf+0x358>)
 80197a0:	2168      	movs	r1, #104	; 0x68
 80197a2:	2074      	movs	r0, #116	; 0x74
 80197a4:	4343      	muls	r3, r0
 80197a6:	18d3      	adds	r3, r2, r3
 80197a8:	185b      	adds	r3, r3, r1
 80197aa:	78db      	ldrb	r3, [r3, #3]
 80197ac:	065b      	lsls	r3, r3, #25
 80197ae:	0fdb      	lsrs	r3, r3, #31
 80197b0:	b2db      	uxtb	r3, r3
 80197b2:	b29a      	uxth	r2, r3
 80197b4:	193b      	adds	r3, r7, r4
 80197b6:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_USBDEVICE, 1, (uint8_t *)&settings);
 80197b8:	193b      	adds	r3, r7, r4
 80197ba:	1978      	adds	r0, r7, r5
 80197bc:	2201      	movs	r2, #1
 80197be:	2114      	movs	r1, #20
 80197c0:	f7fe fa64 	bl	8017c8c <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].USB_Host;
 80197c4:	19bb      	adds	r3, r7, r6
 80197c6:	781b      	ldrb	r3, [r3, #0]
 80197c8:	4a28      	ldr	r2, [pc, #160]	; (801986c <Send_DpmInitCnf+0x358>)
 80197ca:	2168      	movs	r1, #104	; 0x68
 80197cc:	2074      	movs	r0, #116	; 0x74
 80197ce:	4343      	muls	r3, r0
 80197d0:	18d3      	adds	r3, r2, r3
 80197d2:	185b      	adds	r3, r3, r1
 80197d4:	78db      	ldrb	r3, [r3, #3]
 80197d6:	061b      	lsls	r3, r3, #24
 80197d8:	0fdb      	lsrs	r3, r3, #31
 80197da:	b2db      	uxtb	r3, r3
 80197dc:	b29a      	uxth	r2, r3
 80197de:	193b      	adds	r3, r7, r4
 80197e0:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_USBHOST, 1, (uint8_t *)&settings);
 80197e2:	193b      	adds	r3, r7, r4
 80197e4:	1978      	adds	r0, r7, r5
 80197e6:	2201      	movs	r2, #1
 80197e8:	2115      	movs	r1, #21
 80197ea:	f7fe fa4f 	bl	8017c8c <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].PWR_UnconstrainedPower;
 80197ee:	19bb      	adds	r3, r7, r6
 80197f0:	781b      	ldrb	r3, [r3, #0]
 80197f2:	4a1e      	ldr	r2, [pc, #120]	; (801986c <Send_DpmInitCnf+0x358>)
 80197f4:	2168      	movs	r1, #104	; 0x68
 80197f6:	2074      	movs	r0, #116	; 0x74
 80197f8:	4343      	muls	r3, r0
 80197fa:	18d3      	adds	r3, r2, r3
 80197fc:	185b      	adds	r3, r3, r1
 80197fe:	78db      	ldrb	r3, [r3, #3]
 8019800:	075b      	lsls	r3, r3, #29
 8019802:	0fdb      	lsrs	r3, r3, #31
 8019804:	b2db      	uxtb	r3, r3
 8019806:	b29a      	uxth	r2, r3
 8019808:	193b      	adds	r3, r7, r4
 801980a:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_UNCONSTRAINED_POWERED, 1, (uint8_t *)&settings);
 801980c:	193b      	adds	r3, r7, r4
 801980e:	1978      	adds	r0, r7, r5
 8019810:	2201      	movs	r2, #1
 8019812:	2116      	movs	r1, #22
 8019814:	f7fe fa3a 	bl	8017c8c <TLV_add>
    settings = (uint16_t)DPM_USER_Settings[port].USB_SuspendSupport;
 8019818:	19bb      	adds	r3, r7, r6
 801981a:	781b      	ldrb	r3, [r3, #0]
 801981c:	4a13      	ldr	r2, [pc, #76]	; (801986c <Send_DpmInitCnf+0x358>)
 801981e:	2168      	movs	r1, #104	; 0x68
 8019820:	2074      	movs	r0, #116	; 0x74
 8019822:	4343      	muls	r3, r0
 8019824:	18d3      	adds	r3, r2, r3
 8019826:	185b      	adds	r3, r3, r1
 8019828:	791b      	ldrb	r3, [r3, #4]
 801982a:	07db      	lsls	r3, r3, #31
 801982c:	0fdb      	lsrs	r3, r3, #31
 801982e:	b2db      	uxtb	r3, r3
 8019830:	b29a      	uxth	r2, r3
 8019832:	193b      	adds	r3, r7, r4
 8019834:	801a      	strh	r2, [r3, #0]
    (void)TLV_add(&ToSendTLV, (uint8_t)GUI_INIT_USBSUSPENDSUPPORT, 1, (uint8_t *)&settings);
 8019836:	193b      	adds	r3, r7, r4
 8019838:	1978      	adds	r0, r7, r5
 801983a:	2201      	movs	r2, #1
 801983c:	2117      	movs	r1, #23
 801983e:	f7fe fa25 	bl	8017c8c <TLV_add>
    TLV_deinit_encode(&ToSendTLV);
 8019842:	197b      	adds	r3, r7, r5
 8019844:	0018      	movs	r0, r3
 8019846:	f7fe fb83 	bl	8017f50 <TLV_deinit_encode>
}
 801984a:	46c0      	nop			; (mov r8, r8)
 801984c:	46bd      	mov	sp, r7
 801984e:	b011      	add	sp, #68	; 0x44
 8019850:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019852:	46c0      	nop			; (mov r8, r8)
 8019854:	2000305c 	.word	0x2000305c
 8019858:	0801db94 	.word	0x0801db94
 801985c:	20003060 	.word	0x20003060
 8019860:	0801db9c 	.word	0x0801db9c
 8019864:	20003051 	.word	0x20003051
 8019868:	2000003c 	.word	0x2000003c
 801986c:	20000050 	.word	0x20000050

08019870 <Request_MessageReq>:
/**
  * @brief      Execution of the message received
  * @note       Generation of a TLV instruction to send in the context of DPM_MESSAGE
  */
static void Request_MessageReq(uint8_t PortNum, uint8_t *instruction, uint8_t *pEncodedMsg)
{
 8019870:	b5b0      	push	{r4, r5, r7, lr}
 8019872:	b090      	sub	sp, #64	; 0x40
 8019874:	af00      	add	r7, sp, #0
 8019876:	60b9      	str	r1, [r7, #8]
 8019878:	607a      	str	r2, [r7, #4]
 801987a:	240f      	movs	r4, #15
 801987c:	193b      	adds	r3, r7, r4
 801987e:	1c02      	adds	r2, r0, #0
 8019880:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef status = USBPD_ERROR;
 8019882:	233f      	movs	r3, #63	; 0x3f
 8019884:	18fb      	adds	r3, r7, r3
 8019886:	2202      	movs	r2, #2
 8019888:	701a      	strb	r2, [r3, #0]
  TLV_Received_Data_t process_tlv;
  TLV_ToSend_Data_t send_tlv;

  (void)TLV_init_decode(&process_tlv, instruction);
 801988a:	68ba      	ldr	r2, [r7, #8]
 801988c:	252c      	movs	r5, #44	; 0x2c
 801988e:	197b      	adds	r3, r7, r5
 8019890:	0011      	movs	r1, r2
 8019892:	0018      	movs	r0, r3
 8019894:	f7fe fb6e 	bl	8017f74 <TLV_init_decode>
  (void)TLV_init_encode(&send_tlv, __GUI_SET_TAG_ID((PortNum + 1), DPM_MESSAGE_CNF), TLV_SIZE_MAX, pEncodedMsg);
 8019898:	193b      	adds	r3, r7, r4
 801989a:	781b      	ldrb	r3, [r3, #0]
 801989c:	3301      	adds	r3, #1
 801989e:	015b      	lsls	r3, r3, #5
 80198a0:	b25b      	sxtb	r3, r3
 80198a2:	220a      	movs	r2, #10
 80198a4:	4313      	orrs	r3, r2
 80198a6:	b25b      	sxtb	r3, r3
 80198a8:	b2d9      	uxtb	r1, r3
 80198aa:	687b      	ldr	r3, [r7, #4]
 80198ac:	2280      	movs	r2, #128	; 0x80
 80198ae:	0052      	lsls	r2, r2, #1
 80198b0:	2020      	movs	r0, #32
 80198b2:	1838      	adds	r0, r7, r0
 80198b4:	f7fe f987 	bl	8017bc6 <TLV_init_encode>
  USBPD_GUI_Reject_Reason error;

  uint8_t tag;
  uint16_t length;
  uint8_t *value;
  (void)TLV_get(&process_tlv, &tag, &length, &value);
 80198b8:	2318      	movs	r3, #24
 80198ba:	18fb      	adds	r3, r7, r3
 80198bc:	221c      	movs	r2, #28
 80198be:	18ba      	adds	r2, r7, r2
 80198c0:	241e      	movs	r4, #30
 80198c2:	1939      	adds	r1, r7, r4
 80198c4:	1978      	adds	r0, r7, r5
 80198c6:	f7fe fb81 	bl	8017fcc <TLV_get>
  switch (tag)
 80198ca:	193b      	adds	r3, r7, r4
 80198cc:	781b      	ldrb	r3, [r3, #0]
 80198ce:	2b2b      	cmp	r3, #43	; 0x2b
 80198d0:	d900      	bls.n	80198d4 <Request_MessageReq+0x64>
 80198d2:	e2a8      	b.n	8019e26 <Request_MessageReq+0x5b6>
 80198d4:	009a      	lsls	r2, r3, #2
 80198d6:	4bdb      	ldr	r3, [pc, #876]	; (8019c44 <Request_MessageReq+0x3d4>)
 80198d8:	18d3      	adds	r3, r2, r3
 80198da:	681b      	ldr	r3, [r3, #0]
 80198dc:	469f      	mov	pc, r3
      - If there is an error, set the error variable according to it (cf USBPD_GUI_Specification)
      - Otherwise in case of success, do nothing else
    */
  {
    case GUI_MSG_GOTOMIN :
      status = USBPD_DPM_RequestGotoMin(PortNum);
 80198de:	233f      	movs	r3, #63	; 0x3f
 80198e0:	18fc      	adds	r4, r7, r3
 80198e2:	230f      	movs	r3, #15
 80198e4:	18fb      	adds	r3, r7, r3
 80198e6:	781b      	ldrb	r3, [r3, #0]
 80198e8:	0018      	movs	r0, r3
 80198ea:	f7fb fc73 	bl	80151d4 <USBPD_DPM_RequestGotoMin>
 80198ee:	0003      	movs	r3, r0
 80198f0:	7023      	strb	r3, [r4, #0]
      break;
 80198f2:	e2b7      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_PING :
      status = USBPD_DPM_RequestPing(PortNum);
 80198f4:	233f      	movs	r3, #63	; 0x3f
 80198f6:	18fc      	adds	r4, r7, r3
 80198f8:	230f      	movs	r3, #15
 80198fa:	18fb      	adds	r3, r7, r3
 80198fc:	781b      	ldrb	r3, [r3, #0]
 80198fe:	0018      	movs	r0, r3
 8019900:	f7fb fcae 	bl	8015260 <USBPD_DPM_RequestPing>
 8019904:	0003      	movs	r3, r0
 8019906:	7023      	strb	r3, [r4, #0]
      break;
 8019908:	e2ac      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_SRC_CAPA :
      status = USBPD_DPM_RequestGetSourceCapability(PortNum);
 801990a:	233f      	movs	r3, #63	; 0x3f
 801990c:	18fc      	adds	r4, r7, r3
 801990e:	230f      	movs	r3, #15
 8019910:	18fb      	adds	r3, r7, r3
 8019912:	781b      	ldrb	r3, [r3, #0]
 8019914:	0018      	movs	r0, r3
 8019916:	f7fb fdab 	bl	8015470 <USBPD_DPM_RequestGetSourceCapability>
 801991a:	0003      	movs	r3, r0
 801991c:	7023      	strb	r3, [r4, #0]
      break;
 801991e:	e2a1      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_SNK_CAPA :
      status = USBPD_DPM_RequestGetSinkCapability(PortNum);
 8019920:	233f      	movs	r3, #63	; 0x3f
 8019922:	18fc      	adds	r4, r7, r3
 8019924:	230f      	movs	r3, #15
 8019926:	18fb      	adds	r3, r7, r3
 8019928:	781b      	ldrb	r3, [r3, #0]
 801992a:	0018      	movs	r0, r3
 801992c:	f7fb fde6 	bl	80154fc <USBPD_DPM_RequestGetSinkCapability>
 8019930:	0003      	movs	r3, r0
 8019932:	7023      	strb	r3, [r4, #0]
      break;
 8019934:	e296      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_DR_SWAP :
      status = USBPD_DPM_RequestDataRoleSwap(PortNum);
 8019936:	233f      	movs	r3, #63	; 0x3f
 8019938:	18fc      	adds	r4, r7, r3
 801993a:	230f      	movs	r3, #15
 801993c:	18fb      	adds	r3, r7, r3
 801993e:	781b      	ldrb	r3, [r3, #0]
 8019940:	0018      	movs	r0, r3
 8019942:	f7fb fe21 	bl	8015588 <USBPD_DPM_RequestDataRoleSwap>
 8019946:	0003      	movs	r3, r0
 8019948:	7023      	strb	r3, [r4, #0]
      break;
 801994a:	e28b      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_PR_SWAP :
      status = USBPD_DPM_RequestPowerRoleSwap(PortNum);
 801994c:	233f      	movs	r3, #63	; 0x3f
 801994e:	18fc      	adds	r4, r7, r3
 8019950:	230f      	movs	r3, #15
 8019952:	18fb      	adds	r3, r7, r3
 8019954:	781b      	ldrb	r3, [r3, #0]
 8019956:	0018      	movs	r0, r3
 8019958:	f7fb fe5c 	bl	8015614 <USBPD_DPM_RequestPowerRoleSwap>
 801995c:	0003      	movs	r3, r0
 801995e:	7023      	strb	r3, [r4, #0]
      break;
 8019960:	e280      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_VCONN_SWAP :
      status = USBPD_DPM_RequestVconnSwap(PortNum);
 8019962:	233f      	movs	r3, #63	; 0x3f
 8019964:	18fc      	adds	r4, r7, r3
 8019966:	230f      	movs	r3, #15
 8019968:	18fb      	adds	r3, r7, r3
 801996a:	781b      	ldrb	r3, [r3, #0]
 801996c:	0018      	movs	r0, r3
 801996e:	f7fb fe87 	bl	8015680 <USBPD_DPM_RequestVconnSwap>
 8019972:	0003      	movs	r3, r0
 8019974:	7023      	strb	r3, [r4, #0]
      break;
 8019976:	e275      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_SOURCE_CAPA :
      status = USBPD_DPM_RequestSourceCapability(PortNum);
 8019978:	233f      	movs	r3, #63	; 0x3f
 801997a:	18fc      	adds	r4, r7, r3
 801997c:	230f      	movs	r3, #15
 801997e:	18fb      	adds	r3, r7, r3
 8019980:	781b      	ldrb	r3, [r3, #0]
 8019982:	0018      	movs	r0, r3
 8019984:	f7fb ff0c 	bl	80157a0 <USBPD_DPM_RequestSourceCapability>
 8019988:	0003      	movs	r3, r0
 801998a:	7023      	strb	r3, [r4, #0]
      break;
 801998c:	e26a      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_REQUEST :
    {
      uint16_t voltage = 0;
 801998e:	233c      	movs	r3, #60	; 0x3c
 8019990:	18fb      	adds	r3, r7, r3
 8019992:	2200      	movs	r2, #0
 8019994:	801a      	strh	r2, [r3, #0]
      uint8_t nb_expected_tag = 0U;
 8019996:	233b      	movs	r3, #59	; 0x3b
 8019998:	18fb      	adds	r3, r7, r3
 801999a:	2200      	movs	r2, #0
 801999c:	701a      	strb	r2, [r3, #0]
      uint8_t index_pdo = 0;
 801999e:	233a      	movs	r3, #58	; 0x3a
 80199a0:	18fb      	adds	r3, r7, r3
 80199a2:	2200      	movs	r2, #0
 80199a4:	701a      	strb	r2, [r3, #0]
      if (length > TLV_SIZE_MAX)
 80199a6:	211c      	movs	r1, #28
 80199a8:	187b      	adds	r3, r7, r1
 80199aa:	881a      	ldrh	r2, [r3, #0]
 80199ac:	2380      	movs	r3, #128	; 0x80
 80199ae:	005b      	lsls	r3, r3, #1
 80199b0:	429a      	cmp	r2, r3
 80199b2:	d900      	bls.n	80199b6 <Request_MessageReq+0x146>
 80199b4:	e239      	b.n	8019e2a <Request_MessageReq+0x5ba>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 80199b6:	2318      	movs	r3, #24
 80199b8:	18fb      	adds	r3, r7, r3
 80199ba:	187a      	adds	r2, r7, r1
 80199bc:	211e      	movs	r1, #30
 80199be:	1879      	adds	r1, r7, r1
 80199c0:	202c      	movs	r0, #44	; 0x2c
 80199c2:	1838      	adds	r0, r7, r0
 80199c4:	f7fe fb02 	bl	8017fcc <TLV_get>
      while ((0U != length) && (TLV_SIZE_MAX > length) && (nb_expected_tag < 2U))
 80199c8:	e02c      	b.n	8019a24 <Request_MessageReq+0x1b4>
      {
        nb_expected_tag++;
 80199ca:	213b      	movs	r1, #59	; 0x3b
 80199cc:	187b      	adds	r3, r7, r1
 80199ce:	781a      	ldrb	r2, [r3, #0]
 80199d0:	187b      	adds	r3, r7, r1
 80199d2:	3201      	adds	r2, #1
 80199d4:	701a      	strb	r2, [r3, #0]
        if (GUI_PARAM_MSG_RDOPOSITION == (USBPD_GUI_Tag_ParamMsg)tag)
 80199d6:	231e      	movs	r3, #30
 80199d8:	18fb      	adds	r3, r7, r3
 80199da:	781b      	ldrb	r3, [r3, #0]
 80199dc:	2b01      	cmp	r3, #1
 80199de:	d105      	bne.n	80199ec <Request_MessageReq+0x17c>
        {
          index_pdo = value[0];
 80199e0:	69ba      	ldr	r2, [r7, #24]
 80199e2:	233a      	movs	r3, #58	; 0x3a
 80199e4:	18fb      	adds	r3, r7, r3
 80199e6:	7812      	ldrb	r2, [r2, #0]
 80199e8:	701a      	strb	r2, [r3, #0]
 80199ea:	e011      	b.n	8019a10 <Request_MessageReq+0x1a0>
        }
        else if (GUI_PARAM_MSG_REQUESTEDVOLTAGE == (USBPD_GUI_Tag_ParamMsg)tag)
 80199ec:	231e      	movs	r3, #30
 80199ee:	18fb      	adds	r3, r7, r3
 80199f0:	781b      	ldrb	r3, [r3, #0]
 80199f2:	2b02      	cmp	r3, #2
 80199f4:	d10c      	bne.n	8019a10 <Request_MessageReq+0x1a0>
        {
          voltage = USBPD_LE16(&value[0]);
 80199f6:	69bb      	ldr	r3, [r7, #24]
 80199f8:	781b      	ldrb	r3, [r3, #0]
 80199fa:	b299      	uxth	r1, r3
 80199fc:	69bb      	ldr	r3, [r7, #24]
 80199fe:	3301      	adds	r3, #1
 8019a00:	781b      	ldrb	r3, [r3, #0]
 8019a02:	b29b      	uxth	r3, r3
 8019a04:	021b      	lsls	r3, r3, #8
 8019a06:	b29a      	uxth	r2, r3
 8019a08:	233c      	movs	r3, #60	; 0x3c
 8019a0a:	18fb      	adds	r3, r7, r3
 8019a0c:	188a      	adds	r2, r1, r2
 8019a0e:	801a      	strh	r2, [r3, #0]
        else
        {
          /* Nothing to do */
        }

        (void)TLV_get(&process_tlv, &tag, &length, &value);
 8019a10:	2318      	movs	r3, #24
 8019a12:	18fb      	adds	r3, r7, r3
 8019a14:	221c      	movs	r2, #28
 8019a16:	18ba      	adds	r2, r7, r2
 8019a18:	211e      	movs	r1, #30
 8019a1a:	1879      	adds	r1, r7, r1
 8019a1c:	202c      	movs	r0, #44	; 0x2c
 8019a1e:	1838      	adds	r0, r7, r0
 8019a20:	f7fe fad4 	bl	8017fcc <TLV_get>
      while ((0U != length) && (TLV_SIZE_MAX > length) && (nb_expected_tag < 2U))
 8019a24:	221c      	movs	r2, #28
 8019a26:	18bb      	adds	r3, r7, r2
 8019a28:	881b      	ldrh	r3, [r3, #0]
 8019a2a:	2b00      	cmp	r3, #0
 8019a2c:	d008      	beq.n	8019a40 <Request_MessageReq+0x1d0>
 8019a2e:	18bb      	adds	r3, r7, r2
 8019a30:	881b      	ldrh	r3, [r3, #0]
 8019a32:	2bff      	cmp	r3, #255	; 0xff
 8019a34:	d804      	bhi.n	8019a40 <Request_MessageReq+0x1d0>
 8019a36:	233b      	movs	r3, #59	; 0x3b
 8019a38:	18fb      	adds	r3, r7, r3
 8019a3a:	781b      	ldrb	r3, [r3, #0]
 8019a3c:	2b01      	cmp	r3, #1
 8019a3e:	d9c4      	bls.n	80199ca <Request_MessageReq+0x15a>
      }
      if (2U == nb_expected_tag)
 8019a40:	233b      	movs	r3, #59	; 0x3b
 8019a42:	18fb      	adds	r3, r7, r3
 8019a44:	781b      	ldrb	r3, [r3, #0]
 8019a46:	2b02      	cmp	r3, #2
 8019a48:	d000      	beq.n	8019a4c <Request_MessageReq+0x1dc>
 8019a4a:	e1f0      	b.n	8019e2e <Request_MessageReq+0x5be>
      {
        status = USBPD_DPM_RequestMessageRequest(PortNum, index_pdo, voltage);
 8019a4c:	233f      	movs	r3, #63	; 0x3f
 8019a4e:	18fc      	adds	r4, r7, r3
 8019a50:	233c      	movs	r3, #60	; 0x3c
 8019a52:	18fb      	adds	r3, r7, r3
 8019a54:	881a      	ldrh	r2, [r3, #0]
 8019a56:	233a      	movs	r3, #58	; 0x3a
 8019a58:	18fb      	adds	r3, r7, r3
 8019a5a:	7819      	ldrb	r1, [r3, #0]
 8019a5c:	230f      	movs	r3, #15
 8019a5e:	18fb      	adds	r3, r7, r3
 8019a60:	781b      	ldrb	r3, [r3, #0]
 8019a62:	0018      	movs	r0, r3
 8019a64:	f7fb fc42 	bl	80152ec <USBPD_DPM_RequestMessageRequest>
 8019a68:	0003      	movs	r3, r0
 8019a6a:	7023      	strb	r3, [r4, #0]
      }
      break;
 8019a6c:	e1df      	b.n	8019e2e <Request_MessageReq+0x5be>
    }
    case GUI_MSG_SOFT_RESET :
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 8019a6e:	2318      	movs	r3, #24
 8019a70:	18fb      	adds	r3, r7, r3
 8019a72:	221c      	movs	r2, #28
 8019a74:	18ba      	adds	r2, r7, r2
 8019a76:	241e      	movs	r4, #30
 8019a78:	1939      	adds	r1, r7, r4
 8019a7a:	202c      	movs	r0, #44	; 0x2c
 8019a7c:	1838      	adds	r0, r7, r0
 8019a7e:	f7fe faa5 	bl	8017fcc <TLV_get>
      if (GUI_PARAM_MSG_SOPTYPE == (USBPD_GUI_Tag_ParamMsg)tag)
 8019a82:	193b      	adds	r3, r7, r4
 8019a84:	781b      	ldrb	r3, [r3, #0]
 8019a86:	2b00      	cmp	r3, #0
 8019a88:	d000      	beq.n	8019a8c <Request_MessageReq+0x21c>
 8019a8a:	e1d2      	b.n	8019e32 <Request_MessageReq+0x5c2>
      {
        status = USBPD_DPM_RequestSoftReset(PortNum, (USBPD_SOPType_TypeDef)value[0]);
 8019a8c:	69bb      	ldr	r3, [r7, #24]
 8019a8e:	781a      	ldrb	r2, [r3, #0]
 8019a90:	233f      	movs	r3, #63	; 0x3f
 8019a92:	18fc      	adds	r4, r7, r3
 8019a94:	230f      	movs	r3, #15
 8019a96:	18fb      	adds	r3, r7, r3
 8019a98:	781b      	ldrb	r3, [r3, #0]
 8019a9a:	0011      	movs	r1, r2
 8019a9c:	0018      	movs	r0, r3
 8019a9e:	f7fb fe35 	bl	801570c <USBPD_DPM_RequestSoftReset>
 8019aa2:	0003      	movs	r3, r0
 8019aa4:	7023      	strb	r3, [r4, #0]
      }
      break;
 8019aa6:	e1c4      	b.n	8019e32 <Request_MessageReq+0x5c2>
    case GUI_MSG_HARD_RESET :
      status = USBPD_DPM_RequestHardReset(PortNum);
 8019aa8:	233f      	movs	r3, #63	; 0x3f
 8019aaa:	18fc      	adds	r4, r7, r3
 8019aac:	230f      	movs	r3, #15
 8019aae:	18fb      	adds	r3, r7, r3
 8019ab0:	781b      	ldrb	r3, [r3, #0]
 8019ab2:	0018      	movs	r0, r3
 8019ab4:	f7fb fb06 	bl	80150c4 <USBPD_DPM_RequestHardReset>
 8019ab8:	0003      	movs	r3, r0
 8019aba:	7023      	strb	r3, [r4, #0]
      break;
 8019abc:	e1d2      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_CABLE_RESET :
      status = USBPD_DPM_RequestCableReset(PortNum);
 8019abe:	233f      	movs	r3, #63	; 0x3f
 8019ac0:	18fc      	adds	r4, r7, r3
 8019ac2:	230f      	movs	r3, #15
 8019ac4:	18fb      	adds	r3, r7, r3
 8019ac6:	781b      	ldrb	r3, [r3, #0]
 8019ac8:	0018      	movs	r0, r3
 8019aca:	f7fb fb3f 	bl	801514c <USBPD_DPM_RequestCableReset>
 8019ace:	0003      	movs	r3, r0
 8019ad0:	7023      	strb	r3, [r4, #0]
      break;
 8019ad2:	e1c7      	b.n	8019e64 <Request_MessageReq+0x5f4>
    }
    break;
#endif /* _VDM */
    case GUI_MSG_FREE_TEXT :
    {
      uint8_t nb_expected_tag = 0U;
 8019ad4:	2339      	movs	r3, #57	; 0x39
 8019ad6:	18fb      	adds	r3, r7, r3
 8019ad8:	2200      	movs	r2, #0
 8019ada:	701a      	strb	r2, [r3, #0]
      if (length > TLV_SIZE_MAX)
 8019adc:	211c      	movs	r1, #28
 8019ade:	187b      	adds	r3, r7, r1
 8019ae0:	881a      	ldrh	r2, [r3, #0]
 8019ae2:	2380      	movs	r3, #128	; 0x80
 8019ae4:	005b      	lsls	r3, r3, #1
 8019ae6:	429a      	cmp	r2, r3
 8019ae8:	d900      	bls.n	8019aec <Request_MessageReq+0x27c>
 8019aea:	e1a4      	b.n	8019e36 <Request_MessageReq+0x5c6>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 8019aec:	2318      	movs	r3, #24
 8019aee:	18fb      	adds	r3, r7, r3
 8019af0:	187a      	adds	r2, r7, r1
 8019af2:	211e      	movs	r1, #30
 8019af4:	1879      	adds	r1, r7, r1
 8019af6:	202c      	movs	r0, #44	; 0x2c
 8019af8:	1838      	adds	r0, r7, r0
 8019afa:	f7fe fa67 	bl	8017fcc <TLV_get>
      while ((0U != length) && (TLV_SIZE_MAX > length) && (nb_expected_tag < 1U))
 8019afe:	e005      	b.n	8019b0c <Request_MessageReq+0x29c>
      {
        nb_expected_tag++;
 8019b00:	2139      	movs	r1, #57	; 0x39
 8019b02:	187b      	adds	r3, r7, r1
 8019b04:	781a      	ldrb	r2, [r3, #0]
 8019b06:	187b      	adds	r3, r7, r1
 8019b08:	3201      	adds	r2, #1
 8019b0a:	701a      	strb	r2, [r3, #0]
      while ((0U != length) && (TLV_SIZE_MAX > length) && (nb_expected_tag < 1U))
 8019b0c:	221c      	movs	r2, #28
 8019b0e:	18bb      	adds	r3, r7, r2
 8019b10:	881b      	ldrh	r3, [r3, #0]
 8019b12:	2b00      	cmp	r3, #0
 8019b14:	d008      	beq.n	8019b28 <Request_MessageReq+0x2b8>
 8019b16:	18bb      	adds	r3, r7, r2
 8019b18:	881b      	ldrh	r3, [r3, #0]
 8019b1a:	2bff      	cmp	r3, #255	; 0xff
 8019b1c:	d804      	bhi.n	8019b28 <Request_MessageReq+0x2b8>
 8019b1e:	2339      	movs	r3, #57	; 0x39
 8019b20:	18fb      	adds	r3, r7, r3
 8019b22:	781b      	ldrb	r3, [r3, #0]
 8019b24:	2b00      	cmp	r3, #0
 8019b26:	d0eb      	beq.n	8019b00 <Request_MessageReq+0x290>
      }
      if (1U == nb_expected_tag)
 8019b28:	2339      	movs	r3, #57	; 0x39
 8019b2a:	18fb      	adds	r3, r7, r3
 8019b2c:	781b      	ldrb	r3, [r3, #0]
 8019b2e:	2b01      	cmp	r3, #1
 8019b30:	d000      	beq.n	8019b34 <Request_MessageReq+0x2c4>
 8019b32:	e182      	b.n	8019e3a <Request_MessageReq+0x5ca>
      {
        status = Manage_FreeText(PortNum, value, length);
 8019b34:	69b9      	ldr	r1, [r7, #24]
 8019b36:	231c      	movs	r3, #28
 8019b38:	18fb      	adds	r3, r7, r3
 8019b3a:	881a      	ldrh	r2, [r3, #0]
 8019b3c:	233f      	movs	r3, #63	; 0x3f
 8019b3e:	18fc      	adds	r4, r7, r3
 8019b40:	230f      	movs	r3, #15
 8019b42:	18fb      	adds	r3, r7, r3
 8019b44:	781b      	ldrb	r3, [r3, #0]
 8019b46:	0018      	movs	r0, r3
 8019b48:	f001 f9d6 	bl	801aef8 <Manage_FreeText>
 8019b4c:	0003      	movs	r3, r0
 8019b4e:	7023      	strb	r3, [r4, #0]
      }
      break;
 8019b50:	e173      	b.n	8019e3a <Request_MessageReq+0x5ca>
    }
#ifdef USBPD_REV30_SUPPORT
    case GUI_MSG_FR_SWAP :
      status = USBPD_DPM_RequestFastRoleSwap(PortNum);
 8019b52:	233f      	movs	r3, #63	; 0x3f
 8019b54:	18fc      	adds	r4, r7, r3
 8019b56:	230f      	movs	r3, #15
 8019b58:	18fb      	adds	r3, r7, r3
 8019b5a:	781b      	ldrb	r3, [r3, #0]
 8019b5c:	0018      	movs	r0, r3
 8019b5e:	f7fc f81b 	bl	8015b98 <USBPD_DPM_RequestFastRoleSwap>
 8019b62:	0003      	movs	r3, r0
 8019b64:	7023      	strb	r3, [r4, #0]
      break;
 8019b66:	e17d      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_PPS_STATUS :
      status = USBPD_DPM_RequestGetPPS_Status(PortNum);
 8019b68:	233f      	movs	r3, #63	; 0x3f
 8019b6a:	18fc      	adds	r4, r7, r3
 8019b6c:	230f      	movs	r3, #15
 8019b6e:	18fb      	adds	r3, r7, r3
 8019b70:	781b      	ldrb	r3, [r3, #0]
 8019b72:	0018      	movs	r0, r3
 8019b74:	f7fb ff84 	bl	8015a80 <USBPD_DPM_RequestGetPPS_Status>
 8019b78:	0003      	movs	r3, r0
 8019b7a:	7023      	strb	r3, [r4, #0]
      break;
 8019b7c:	e172      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_COUNTRY_CODES :
      status = USBPD_DPM_RequestGetCountryCodes(PortNum);
 8019b7e:	233f      	movs	r3, #63	; 0x3f
 8019b80:	18fc      	adds	r4, r7, r3
 8019b82:	230f      	movs	r3, #15
 8019b84:	18fb      	adds	r3, r7, r3
 8019b86:	781b      	ldrb	r3, [r3, #0]
 8019b88:	0018      	movs	r0, r3
 8019b8a:	f7fc f84b 	bl	8015c24 <USBPD_DPM_RequestGetCountryCodes>
 8019b8e:	0003      	movs	r3, r0
 8019b90:	7023      	strb	r3, [r4, #0]
      break;
 8019b92:	e167      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_STATUS :
      status = USBPD_DPM_RequestGetStatus(PortNum);
 8019b94:	233f      	movs	r3, #63	; 0x3f
 8019b96:	18fc      	adds	r4, r7, r3
 8019b98:	230f      	movs	r3, #15
 8019b9a:	18fb      	adds	r3, r7, r3
 8019b9c:	781b      	ldrb	r3, [r3, #0]
 8019b9e:	0018      	movs	r0, r3
 8019ba0:	f7fb ffb4 	bl	8015b0c <USBPD_DPM_RequestGetStatus>
 8019ba4:	0003      	movs	r3, r0
 8019ba6:	7023      	strb	r3, [r4, #0]
      break;
 8019ba8:	e15c      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_SOURCE_CAPA_EXTENDED :
      status = USBPD_DPM_RequestGetSourceCapabilityExt(PortNum);
 8019baa:	233f      	movs	r3, #63	; 0x3f
 8019bac:	18fc      	adds	r4, r7, r3
 8019bae:	230f      	movs	r3, #15
 8019bb0:	18fb      	adds	r3, r7, r3
 8019bb2:	781b      	ldrb	r3, [r3, #0]
 8019bb4:	0018      	movs	r0, r3
 8019bb6:	f7fb fe81 	bl	80158bc <USBPD_DPM_RequestGetSourceCapabilityExt>
 8019bba:	0003      	movs	r3, r0
 8019bbc:	7023      	strb	r3, [r4, #0]
      break;
 8019bbe:	e151      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_GET_SINK_CAPA_EXTENDED :
      status = USBPD_DPM_RequestGetSinkCapabilityExt(PortNum);
 8019bc0:	233f      	movs	r3, #63	; 0x3f
 8019bc2:	18fc      	adds	r4, r7, r3
 8019bc4:	230f      	movs	r3, #15
 8019bc6:	18fb      	adds	r3, r7, r3
 8019bc8:	781b      	ldrb	r3, [r3, #0]
 8019bca:	0018      	movs	r0, r3
 8019bcc:	f7fb febc 	bl	8015948 <USBPD_DPM_RequestGetSinkCapabilityExt>
 8019bd0:	0003      	movs	r3, r0
 8019bd2:	7023      	strb	r3, [r4, #0]
      break;
 8019bd4:	e146      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_ALERT :
      if (length > TLV_SIZE_MAX)
 8019bd6:	211c      	movs	r1, #28
 8019bd8:	187b      	adds	r3, r7, r1
 8019bda:	881a      	ldrh	r2, [r3, #0]
 8019bdc:	2380      	movs	r3, #128	; 0x80
 8019bde:	005b      	lsls	r3, r3, #1
 8019be0:	429a      	cmp	r2, r3
 8019be2:	d900      	bls.n	8019be6 <Request_MessageReq+0x376>
 8019be4:	e12b      	b.n	8019e3e <Request_MessageReq+0x5ce>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 8019be6:	2318      	movs	r3, #24
 8019be8:	18fb      	adds	r3, r7, r3
 8019bea:	187a      	adds	r2, r7, r1
 8019bec:	241e      	movs	r4, #30
 8019bee:	1939      	adds	r1, r7, r4
 8019bf0:	202c      	movs	r0, #44	; 0x2c
 8019bf2:	1838      	adds	r0, r7, r0
 8019bf4:	f7fe f9ea 	bl	8017fcc <TLV_get>
      if (GUI_PARAM_MSG_ALERTMSG == (USBPD_GUI_Tag_ParamMsg)tag)
 8019bf8:	193b      	adds	r3, r7, r4
 8019bfa:	781b      	ldrb	r3, [r3, #0]
 8019bfc:	2b04      	cmp	r3, #4
 8019bfe:	d000      	beq.n	8019c02 <Request_MessageReq+0x392>
 8019c00:	e11f      	b.n	8019e42 <Request_MessageReq+0x5d2>
      {
        USBPD_ADO_TypeDef alert;
        alert.d32 = USBPD_LE32(&value[0]);
 8019c02:	69bb      	ldr	r3, [r7, #24]
 8019c04:	781b      	ldrb	r3, [r3, #0]
 8019c06:	001a      	movs	r2, r3
 8019c08:	69bb      	ldr	r3, [r7, #24]
 8019c0a:	3301      	adds	r3, #1
 8019c0c:	781b      	ldrb	r3, [r3, #0]
 8019c0e:	021b      	lsls	r3, r3, #8
 8019c10:	18d2      	adds	r2, r2, r3
 8019c12:	69bb      	ldr	r3, [r7, #24]
 8019c14:	3302      	adds	r3, #2
 8019c16:	781b      	ldrb	r3, [r3, #0]
 8019c18:	041b      	lsls	r3, r3, #16
 8019c1a:	18d2      	adds	r2, r2, r3
 8019c1c:	69bb      	ldr	r3, [r7, #24]
 8019c1e:	3303      	adds	r3, #3
 8019c20:	781b      	ldrb	r3, [r3, #0]
 8019c22:	061b      	lsls	r3, r3, #24
 8019c24:	18d3      	adds	r3, r2, r3
 8019c26:	617b      	str	r3, [r7, #20]
        status = USBPD_DPM_RequestAlert(PortNum, alert);
 8019c28:	233f      	movs	r3, #63	; 0x3f
 8019c2a:	18fc      	adds	r4, r7, r3
 8019c2c:	697a      	ldr	r2, [r7, #20]
 8019c2e:	230f      	movs	r3, #15
 8019c30:	18fb      	adds	r3, r7, r3
 8019c32:	781b      	ldrb	r3, [r3, #0]
 8019c34:	0011      	movs	r1, r2
 8019c36:	0018      	movs	r0, r3
 8019c38:	f7fb fdf8 	bl	801582c <USBPD_DPM_RequestAlert>
 8019c3c:	0003      	movs	r3, r0
 8019c3e:	7023      	strb	r3, [r4, #0]
      }
      break;
 8019c40:	e0ff      	b.n	8019e42 <Request_MessageReq+0x5d2>
 8019c42:	46c0      	nop			; (mov r8, r8)
 8019c44:	0801dfa8 	.word	0x0801dfa8
    case GUI_MSG_GET_COUNTRY_INFO :
      if (length > TLV_SIZE_MAX)
 8019c48:	211c      	movs	r1, #28
 8019c4a:	187b      	adds	r3, r7, r1
 8019c4c:	881a      	ldrh	r2, [r3, #0]
 8019c4e:	2380      	movs	r3, #128	; 0x80
 8019c50:	005b      	lsls	r3, r3, #1
 8019c52:	429a      	cmp	r2, r3
 8019c54:	d900      	bls.n	8019c58 <Request_MessageReq+0x3e8>
 8019c56:	e0f6      	b.n	8019e46 <Request_MessageReq+0x5d6>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 8019c58:	2318      	movs	r3, #24
 8019c5a:	18fb      	adds	r3, r7, r3
 8019c5c:	187a      	adds	r2, r7, r1
 8019c5e:	241e      	movs	r4, #30
 8019c60:	1939      	adds	r1, r7, r4
 8019c62:	202c      	movs	r0, #44	; 0x2c
 8019c64:	1838      	adds	r0, r7, r0
 8019c66:	f7fe f9b1 	bl	8017fcc <TLV_get>
      if (GUI_PARAM_MSG_COUNTRYCODE == (USBPD_GUI_Tag_ParamMsg)tag)
 8019c6a:	193b      	adds	r3, r7, r4
 8019c6c:	781b      	ldrb	r3, [r3, #0]
 8019c6e:	2b05      	cmp	r3, #5
 8019c70:	d000      	beq.n	8019c74 <Request_MessageReq+0x404>
 8019c72:	e0ea      	b.n	8019e4a <Request_MessageReq+0x5da>
      {
        uint16_t country_code;
        country_code = USBPD_LE16(&value[0]);
 8019c74:	69bb      	ldr	r3, [r7, #24]
 8019c76:	781b      	ldrb	r3, [r3, #0]
 8019c78:	b299      	uxth	r1, r3
 8019c7a:	69bb      	ldr	r3, [r7, #24]
 8019c7c:	3301      	adds	r3, #1
 8019c7e:	781b      	ldrb	r3, [r3, #0]
 8019c80:	b29b      	uxth	r3, r3
 8019c82:	021b      	lsls	r3, r3, #8
 8019c84:	b29a      	uxth	r2, r3
 8019c86:	2034      	movs	r0, #52	; 0x34
 8019c88:	183b      	adds	r3, r7, r0
 8019c8a:	188a      	adds	r2, r1, r2
 8019c8c:	801a      	strh	r2, [r3, #0]
        status = USBPD_DPM_RequestGetCountryInfo(PortNum, country_code);
 8019c8e:	233f      	movs	r3, #63	; 0x3f
 8019c90:	18fc      	adds	r4, r7, r3
 8019c92:	183b      	adds	r3, r7, r0
 8019c94:	881a      	ldrh	r2, [r3, #0]
 8019c96:	230f      	movs	r3, #15
 8019c98:	18fb      	adds	r3, r7, r3
 8019c9a:	781b      	ldrb	r3, [r3, #0]
 8019c9c:	0011      	movs	r1, r2
 8019c9e:	0018      	movs	r0, r3
 8019ca0:	f7fc f806 	bl	8015cb0 <USBPD_DPM_RequestGetCountryInfo>
 8019ca4:	0003      	movs	r3, r0
 8019ca6:	7023      	strb	r3, [r4, #0]
      }
      break;
 8019ca8:	e0cf      	b.n	8019e4a <Request_MessageReq+0x5da>
    case GUI_MSG_GET_BAT_CAPA :
      if (length > TLV_SIZE_MAX)
 8019caa:	211c      	movs	r1, #28
 8019cac:	187b      	adds	r3, r7, r1
 8019cae:	881a      	ldrh	r2, [r3, #0]
 8019cb0:	2380      	movs	r3, #128	; 0x80
 8019cb2:	005b      	lsls	r3, r3, #1
 8019cb4:	429a      	cmp	r2, r3
 8019cb6:	d900      	bls.n	8019cba <Request_MessageReq+0x44a>
 8019cb8:	e0c9      	b.n	8019e4e <Request_MessageReq+0x5de>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 8019cba:	2318      	movs	r3, #24
 8019cbc:	18fb      	adds	r3, r7, r3
 8019cbe:	187a      	adds	r2, r7, r1
 8019cc0:	241e      	movs	r4, #30
 8019cc2:	1939      	adds	r1, r7, r4
 8019cc4:	202c      	movs	r0, #44	; 0x2c
 8019cc6:	1838      	adds	r0, r7, r0
 8019cc8:	f7fe f980 	bl	8017fcc <TLV_get>
      if (GUI_PARAM_MSG_BATTERYREF == (USBPD_GUI_Tag_ParamMsg)tag)
 8019ccc:	193b      	adds	r3, r7, r4
 8019cce:	781b      	ldrb	r3, [r3, #0]
 8019cd0:	2b0c      	cmp	r3, #12
 8019cd2:	d000      	beq.n	8019cd6 <Request_MessageReq+0x466>
 8019cd4:	e0bd      	b.n	8019e52 <Request_MessageReq+0x5e2>
      {
        status = USBPD_DPM_RequestGetBatteryCapability(PortNum, (uint8_t *)&value[0]);
 8019cd6:	69ba      	ldr	r2, [r7, #24]
 8019cd8:	233f      	movs	r3, #63	; 0x3f
 8019cda:	18fc      	adds	r4, r7, r3
 8019cdc:	230f      	movs	r3, #15
 8019cde:	18fb      	adds	r3, r7, r3
 8019ce0:	781b      	ldrb	r3, [r3, #0]
 8019ce2:	0011      	movs	r1, r2
 8019ce4:	0018      	movs	r0, r3
 8019ce6:	f7fc f82d 	bl	8015d44 <USBPD_DPM_RequestGetBatteryCapability>
 8019cea:	0003      	movs	r3, r0
 8019cec:	7023      	strb	r3, [r4, #0]
      }
      break;
 8019cee:	e0b0      	b.n	8019e52 <Request_MessageReq+0x5e2>
    case GUI_MSG_GET_BAT_STATUS :
      if (length > TLV_SIZE_MAX)
 8019cf0:	211c      	movs	r1, #28
 8019cf2:	187b      	adds	r3, r7, r1
 8019cf4:	881a      	ldrh	r2, [r3, #0]
 8019cf6:	2380      	movs	r3, #128	; 0x80
 8019cf8:	005b      	lsls	r3, r3, #1
 8019cfa:	429a      	cmp	r2, r3
 8019cfc:	d900      	bls.n	8019d00 <Request_MessageReq+0x490>
 8019cfe:	e0aa      	b.n	8019e56 <Request_MessageReq+0x5e6>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 8019d00:	2318      	movs	r3, #24
 8019d02:	18fb      	adds	r3, r7, r3
 8019d04:	187a      	adds	r2, r7, r1
 8019d06:	241e      	movs	r4, #30
 8019d08:	1939      	adds	r1, r7, r4
 8019d0a:	202c      	movs	r0, #44	; 0x2c
 8019d0c:	1838      	adds	r0, r7, r0
 8019d0e:	f7fe f95d 	bl	8017fcc <TLV_get>
      if (GUI_PARAM_MSG_BATTERYREF == (USBPD_GUI_Tag_ParamMsg)tag)
 8019d12:	193b      	adds	r3, r7, r4
 8019d14:	781b      	ldrb	r3, [r3, #0]
 8019d16:	2b0c      	cmp	r3, #12
 8019d18:	d000      	beq.n	8019d1c <Request_MessageReq+0x4ac>
 8019d1a:	e09e      	b.n	8019e5a <Request_MessageReq+0x5ea>
      {
        status = USBPD_DPM_RequestGetBatteryStatus(PortNum, (uint8_t *)&value[0]);
 8019d1c:	69ba      	ldr	r2, [r7, #24]
 8019d1e:	233f      	movs	r3, #63	; 0x3f
 8019d20:	18fc      	adds	r4, r7, r3
 8019d22:	230f      	movs	r3, #15
 8019d24:	18fb      	adds	r3, r7, r3
 8019d26:	781b      	ldrb	r3, [r3, #0]
 8019d28:	0011      	movs	r1, r2
 8019d2a:	0018      	movs	r0, r3
 8019d2c:	f7fc f854 	bl	8015dd8 <USBPD_DPM_RequestGetBatteryStatus>
 8019d30:	0003      	movs	r3, r0
 8019d32:	7023      	strb	r3, [r4, #0]
      }
      break;
 8019d34:	e091      	b.n	8019e5a <Request_MessageReq+0x5ea>
    case GUI_MSG_GET_MANU_INFO :
    {
      uint8_t manu_info[2];
      uint8_t nb_expected_tag = 0U;
 8019d36:	2338      	movs	r3, #56	; 0x38
 8019d38:	18fb      	adds	r3, r7, r3
 8019d3a:	2200      	movs	r2, #0
 8019d3c:	701a      	strb	r2, [r3, #0]
      uint8_t sop = (uint8_t)USBPD_SOPTYPE_SOP;
 8019d3e:	2337      	movs	r3, #55	; 0x37
 8019d40:	18fb      	adds	r3, r7, r3
 8019d42:	2200      	movs	r2, #0
 8019d44:	701a      	strb	r2, [r3, #0]
      if (length > TLV_SIZE_MAX)
 8019d46:	211c      	movs	r1, #28
 8019d48:	187b      	adds	r3, r7, r1
 8019d4a:	881a      	ldrh	r2, [r3, #0]
 8019d4c:	2380      	movs	r3, #128	; 0x80
 8019d4e:	005b      	lsls	r3, r3, #1
 8019d50:	429a      	cmp	r2, r3
 8019d52:	d900      	bls.n	8019d56 <Request_MessageReq+0x4e6>
 8019d54:	e083      	b.n	8019e5e <Request_MessageReq+0x5ee>
      {
        break;
      }
      (void)TLV_get(&process_tlv, &tag, &length, &value);
 8019d56:	2318      	movs	r3, #24
 8019d58:	18fb      	adds	r3, r7, r3
 8019d5a:	187a      	adds	r2, r7, r1
 8019d5c:	211e      	movs	r1, #30
 8019d5e:	1879      	adds	r1, r7, r1
 8019d60:	202c      	movs	r0, #44	; 0x2c
 8019d62:	1838      	adds	r0, r7, r0
 8019d64:	f7fe f932 	bl	8017fcc <TLV_get>
      while ((0U != length) && (TLV_SIZE_MAX > length) && (nb_expected_tag < 3U))
 8019d68:	e02f      	b.n	8019dca <Request_MessageReq+0x55a>
      {
        nb_expected_tag++;
 8019d6a:	2138      	movs	r1, #56	; 0x38
 8019d6c:	187b      	adds	r3, r7, r1
 8019d6e:	781a      	ldrb	r2, [r3, #0]
 8019d70:	187b      	adds	r3, r7, r1
 8019d72:	3201      	adds	r2, #1
 8019d74:	701a      	strb	r2, [r3, #0]
        if (GUI_PARAM_MSG_SOPTYPE == (USBPD_GUI_Tag_ParamMsg)tag)
 8019d76:	231e      	movs	r3, #30
 8019d78:	18fb      	adds	r3, r7, r3
 8019d7a:	781b      	ldrb	r3, [r3, #0]
 8019d7c:	2b00      	cmp	r3, #0
 8019d7e:	d105      	bne.n	8019d8c <Request_MessageReq+0x51c>
        {
          sop = value[0];
 8019d80:	69ba      	ldr	r2, [r7, #24]
 8019d82:	2337      	movs	r3, #55	; 0x37
 8019d84:	18fb      	adds	r3, r7, r3
 8019d86:	7812      	ldrb	r2, [r2, #0]
 8019d88:	701a      	strb	r2, [r3, #0]
 8019d8a:	e014      	b.n	8019db6 <Request_MessageReq+0x546>
        }
        else if (GUI_PARAM_MSG_BATTERYREF == (USBPD_GUI_Tag_ParamMsg)tag)
 8019d8c:	231e      	movs	r3, #30
 8019d8e:	18fb      	adds	r3, r7, r3
 8019d90:	781b      	ldrb	r3, [r3, #0]
 8019d92:	2b0c      	cmp	r3, #12
 8019d94:	d105      	bne.n	8019da2 <Request_MessageReq+0x532>
        {
          manu_info[1] = value[0];
 8019d96:	69bb      	ldr	r3, [r7, #24]
 8019d98:	781a      	ldrb	r2, [r3, #0]
 8019d9a:	2310      	movs	r3, #16
 8019d9c:	18fb      	adds	r3, r7, r3
 8019d9e:	705a      	strb	r2, [r3, #1]
 8019da0:	e009      	b.n	8019db6 <Request_MessageReq+0x546>
        }
        else if (GUI_PARAM_MSG_MANUINFODATA == (USBPD_GUI_Tag_ParamMsg)tag)
 8019da2:	231e      	movs	r3, #30
 8019da4:	18fb      	adds	r3, r7, r3
 8019da6:	781b      	ldrb	r3, [r3, #0]
 8019da8:	2b0d      	cmp	r3, #13
 8019daa:	d104      	bne.n	8019db6 <Request_MessageReq+0x546>
        {
          manu_info[0] = value[0];
 8019dac:	69bb      	ldr	r3, [r7, #24]
 8019dae:	781a      	ldrb	r2, [r3, #0]
 8019db0:	2310      	movs	r3, #16
 8019db2:	18fb      	adds	r3, r7, r3
 8019db4:	701a      	strb	r2, [r3, #0]
        else
        {
          /* Nothing to do */
        }

        (void)TLV_get(&process_tlv, &tag, &length, &value);
 8019db6:	2318      	movs	r3, #24
 8019db8:	18fb      	adds	r3, r7, r3
 8019dba:	221c      	movs	r2, #28
 8019dbc:	18ba      	adds	r2, r7, r2
 8019dbe:	211e      	movs	r1, #30
 8019dc0:	1879      	adds	r1, r7, r1
 8019dc2:	202c      	movs	r0, #44	; 0x2c
 8019dc4:	1838      	adds	r0, r7, r0
 8019dc6:	f7fe f901 	bl	8017fcc <TLV_get>
      while ((0U != length) && (TLV_SIZE_MAX > length) && (nb_expected_tag < 3U))
 8019dca:	221c      	movs	r2, #28
 8019dcc:	18bb      	adds	r3, r7, r2
 8019dce:	881b      	ldrh	r3, [r3, #0]
 8019dd0:	2b00      	cmp	r3, #0
 8019dd2:	d008      	beq.n	8019de6 <Request_MessageReq+0x576>
 8019dd4:	18bb      	adds	r3, r7, r2
 8019dd6:	881b      	ldrh	r3, [r3, #0]
 8019dd8:	2bff      	cmp	r3, #255	; 0xff
 8019dda:	d804      	bhi.n	8019de6 <Request_MessageReq+0x576>
 8019ddc:	2338      	movs	r3, #56	; 0x38
 8019dde:	18fb      	adds	r3, r7, r3
 8019de0:	781b      	ldrb	r3, [r3, #0]
 8019de2:	2b02      	cmp	r3, #2
 8019de4:	d9c1      	bls.n	8019d6a <Request_MessageReq+0x4fa>
      }
      if (3U == nb_expected_tag)
 8019de6:	2338      	movs	r3, #56	; 0x38
 8019de8:	18fb      	adds	r3, r7, r3
 8019dea:	781b      	ldrb	r3, [r3, #0]
 8019dec:	2b03      	cmp	r3, #3
 8019dee:	d138      	bne.n	8019e62 <Request_MessageReq+0x5f2>
      {
        status = USBPD_DPM_RequestGetManufacturerInfo(PortNum, (USBPD_SOPType_TypeDef)sop, (uint8_t *)&manu_info);
 8019df0:	233f      	movs	r3, #63	; 0x3f
 8019df2:	18fc      	adds	r4, r7, r3
 8019df4:	2310      	movs	r3, #16
 8019df6:	18fa      	adds	r2, r7, r3
 8019df8:	2337      	movs	r3, #55	; 0x37
 8019dfa:	18fb      	adds	r3, r7, r3
 8019dfc:	7819      	ldrb	r1, [r3, #0]
 8019dfe:	230f      	movs	r3, #15
 8019e00:	18fb      	adds	r3, r7, r3
 8019e02:	781b      	ldrb	r3, [r3, #0]
 8019e04:	0018      	movs	r0, r3
 8019e06:	f7fb fde5 	bl	80159d4 <USBPD_DPM_RequestGetManufacturerInfo>
 8019e0a:	0003      	movs	r3, r0
 8019e0c:	7023      	strb	r3, [r4, #0]
      }
      break;
 8019e0e:	e028      	b.n	8019e62 <Request_MessageReq+0x5f2>
    }
    case GUI_MSG_SECU_REQUEST :
      status = USBPD_DPM_RequestSecurityRequest(PortNum);
 8019e10:	233f      	movs	r3, #63	; 0x3f
 8019e12:	18fc      	adds	r4, r7, r3
 8019e14:	230f      	movs	r3, #15
 8019e16:	18fb      	adds	r3, r7, r3
 8019e18:	781b      	ldrb	r3, [r3, #0]
 8019e1a:	0018      	movs	r0, r3
 8019e1c:	f7fc f826 	bl	8015e6c <USBPD_DPM_RequestSecurityRequest>
 8019e20:	0003      	movs	r3, r0
 8019e22:	7023      	strb	r3, [r4, #0]
      break;
 8019e24:	e01e      	b.n	8019e64 <Request_MessageReq+0x5f4>
    case GUI_MSG_FIRM_UPDATE_REQUEST :
      break;
#endif /* USBPD_REV30_SUPPORT */
    default :
      break;
 8019e26:	46c0      	nop			; (mov r8, r8)
 8019e28:	e01c      	b.n	8019e64 <Request_MessageReq+0x5f4>
        break;
 8019e2a:	46c0      	nop			; (mov r8, r8)
 8019e2c:	e01a      	b.n	8019e64 <Request_MessageReq+0x5f4>
      break;
 8019e2e:	46c0      	nop			; (mov r8, r8)
 8019e30:	e018      	b.n	8019e64 <Request_MessageReq+0x5f4>
      break;
 8019e32:	46c0      	nop			; (mov r8, r8)
 8019e34:	e016      	b.n	8019e64 <Request_MessageReq+0x5f4>
        break;
 8019e36:	46c0      	nop			; (mov r8, r8)
 8019e38:	e014      	b.n	8019e64 <Request_MessageReq+0x5f4>
      break;
 8019e3a:	46c0      	nop			; (mov r8, r8)
 8019e3c:	e012      	b.n	8019e64 <Request_MessageReq+0x5f4>
        break;
 8019e3e:	46c0      	nop			; (mov r8, r8)
 8019e40:	e010      	b.n	8019e64 <Request_MessageReq+0x5f4>
      break;
 8019e42:	46c0      	nop			; (mov r8, r8)
 8019e44:	e00e      	b.n	8019e64 <Request_MessageReq+0x5f4>
        break;
 8019e46:	46c0      	nop			; (mov r8, r8)
 8019e48:	e00c      	b.n	8019e64 <Request_MessageReq+0x5f4>
      break;
 8019e4a:	46c0      	nop			; (mov r8, r8)
 8019e4c:	e00a      	b.n	8019e64 <Request_MessageReq+0x5f4>
        break;
 8019e4e:	46c0      	nop			; (mov r8, r8)
 8019e50:	e008      	b.n	8019e64 <Request_MessageReq+0x5f4>
      break;
 8019e52:	46c0      	nop			; (mov r8, r8)
 8019e54:	e006      	b.n	8019e64 <Request_MessageReq+0x5f4>
        break;
 8019e56:	46c0      	nop			; (mov r8, r8)
 8019e58:	e004      	b.n	8019e64 <Request_MessageReq+0x5f4>
      break;
 8019e5a:	46c0      	nop			; (mov r8, r8)
 8019e5c:	e002      	b.n	8019e64 <Request_MessageReq+0x5f4>
        break;
 8019e5e:	46c0      	nop			; (mov r8, r8)
 8019e60:	e000      	b.n	8019e64 <Request_MessageReq+0x5f4>
      break;
 8019e62:	46c0      	nop			; (mov r8, r8)
  }

  /* Only applies if an error was specified (= if the case couldn't success)*/
  if (USBPD_OK != status)
 8019e64:	223f      	movs	r2, #63	; 0x3f
 8019e66:	18bb      	adds	r3, r7, r2
 8019e68:	781b      	ldrb	r3, [r3, #0]
 8019e6a:	2b00      	cmp	r3, #0
 8019e6c:	d031      	beq.n	8019ed2 <Request_MessageReq+0x662>
  {
    switch (status)
 8019e6e:	18bb      	adds	r3, r7, r2
 8019e70:	781b      	ldrb	r3, [r3, #0]
 8019e72:	2b03      	cmp	r3, #3
 8019e74:	d002      	beq.n	8019e7c <Request_MessageReq+0x60c>
 8019e76:	2b04      	cmp	r3, #4
 8019e78:	d005      	beq.n	8019e86 <Request_MessageReq+0x616>
 8019e7a:	e009      	b.n	8019e90 <Request_MessageReq+0x620>
    {
      case USBPD_BUSY:
        error = GUI_REJ_DPM_NOT_READY;
 8019e7c:	231f      	movs	r3, #31
 8019e7e:	18fb      	adds	r3, r7, r3
 8019e80:	2206      	movs	r2, #6
 8019e82:	701a      	strb	r2, [r3, #0]
        break;
 8019e84:	e009      	b.n	8019e9a <Request_MessageReq+0x62a>
      case USBPD_TIMEOUT:
        error = GUI_REJ_DPM_TIMEOUT;
 8019e86:	231f      	movs	r3, #31
 8019e88:	18fb      	adds	r3, r7, r3
 8019e8a:	2202      	movs	r2, #2
 8019e8c:	701a      	strb	r2, [r3, #0]
        break;
 8019e8e:	e004      	b.n	8019e9a <Request_MessageReq+0x62a>
      case USBPD_NOTSUPPORTED:
      case USBPD_ERROR:
      default:
        error = GUI_REJ_DPM_REJECT;
 8019e90:	231f      	movs	r3, #31
 8019e92:	18fb      	adds	r3, r7, r3
 8019e94:	2200      	movs	r2, #0
 8019e96:	701a      	strb	r2, [r3, #0]
        break;
 8019e98:	46c0      	nop			; (mov r8, r8)
    }
    TLV_deinit_encode(&send_tlv);
 8019e9a:	2420      	movs	r4, #32
 8019e9c:	193b      	adds	r3, r7, r4
 8019e9e:	0018      	movs	r0, r3
 8019ea0:	f7fe f856 	bl	8017f50 <TLV_deinit_encode>
    (void)TLV_init_encode(&send_tlv, __GUI_SET_TAG_ID((PortNum + 1), DPM_MESSAGE_REJ), TLV_SIZE_MAX,
 8019ea4:	230f      	movs	r3, #15
 8019ea6:	18fb      	adds	r3, r7, r3
 8019ea8:	781b      	ldrb	r3, [r3, #0]
 8019eaa:	3301      	adds	r3, #1
 8019eac:	015b      	lsls	r3, r3, #5
 8019eae:	b25b      	sxtb	r3, r3
 8019eb0:	220b      	movs	r2, #11
 8019eb2:	4313      	orrs	r3, r2
 8019eb4:	b25b      	sxtb	r3, r3
 8019eb6:	b2d9      	uxtb	r1, r3
 8019eb8:	687b      	ldr	r3, [r7, #4]
 8019eba:	2280      	movs	r2, #128	; 0x80
 8019ebc:	0052      	lsls	r2, r2, #1
 8019ebe:	1938      	adds	r0, r7, r4
 8019ec0:	f7fd fe81 	bl	8017bc6 <TLV_init_encode>
                          pEncodedMsg); /* Turn the tag 0x0A into 0x0B to signal an error*/
    (void)TLV_addValue(&send_tlv, (uint8_t *)&error, 1);
 8019ec4:	231f      	movs	r3, #31
 8019ec6:	18f9      	adds	r1, r7, r3
 8019ec8:	193b      	adds	r3, r7, r4
 8019eca:	2201      	movs	r2, #1
 8019ecc:	0018      	movs	r0, r3
 8019ece:	f7fd ffab 	bl	8017e28 <TLV_addValue>
  }

  TLV_deinit_encode(&send_tlv);
 8019ed2:	2320      	movs	r3, #32
 8019ed4:	18fb      	adds	r3, r7, r3
 8019ed6:	0018      	movs	r0, r3
 8019ed8:	f7fe f83a 	bl	8017f50 <TLV_deinit_encode>
  TLV_deinit_decode(&process_tlv);
 8019edc:	232c      	movs	r3, #44	; 0x2c
 8019ede:	18fb      	adds	r3, r7, r3
 8019ee0:	0018      	movs	r0, r3
 8019ee2:	f7fe f8cd 	bl	8018080 <TLV_deinit_decode>
}
 8019ee6:	46c0      	nop			; (mov r8, r8)
 8019ee8:	46bd      	mov	sp, r7
 8019eea:	b010      	add	sp, #64	; 0x40
 8019eec:	bdb0      	pop	{r4, r5, r7, pc}
 8019eee:	46c0      	nop			; (mov r8, r8)

08019ef0 <Send_DpmConfigSetCnf>:
/**
  * @brief      Application of the received configuration
  * @note       Generation of a TLV instruction to send in the context of DPM_CONFIG_SET
  */
static void Send_DpmConfigSetCnf(uint8_t PortNum, uint8_t *instruction, uint8_t *pEncodedMsg)
{
 8019ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019ef2:	b0d5      	sub	sp, #340	; 0x154
 8019ef4:	af00      	add	r7, sp, #0
 8019ef6:	60b9      	str	r1, [r7, #8]
 8019ef8:	607a      	str	r2, [r7, #4]
 8019efa:	4bcd      	ldr	r3, [pc, #820]	; (801a230 <Send_DpmConfigSetCnf+0x340>)
 8019efc:	24a8      	movs	r4, #168	; 0xa8
 8019efe:	0064      	lsls	r4, r4, #1
 8019f00:	191b      	adds	r3, r3, r4
 8019f02:	19db      	adds	r3, r3, r7
 8019f04:	1c02      	adds	r2, r0, #0
 8019f06:	701a      	strb	r2, [r3, #0]
    In case there is an error, we use this variable to know when to send a DPM_CONFIG_SET instead
    of a DPM_MESSAGE_CNF. This variable contains the cause if there is one.
  */
  uint8_t *value;
  uint16_t size;
  uint16_t dcdrp = 0;
 8019f08:	23a7      	movs	r3, #167	; 0xa7
 8019f0a:	005b      	lsls	r3, r3, #1
 8019f0c:	18fb      	adds	r3, r7, r3
 8019f0e:	2200      	movs	r2, #0
 8019f10:	801a      	strh	r2, [r3, #0]
  uint8_t error = 0xFF;
 8019f12:	231a      	movs	r3, #26
 8019f14:	33ff      	adds	r3, #255	; 0xff
 8019f16:	18fb      	adds	r3, r7, r3
 8019f18:	22ff      	movs	r2, #255	; 0xff
 8019f1a:	701a      	strb	r2, [r3, #0]
  uint8_t param_not_applicated[GUI_PARAM_ALL]; /* List of parameters who could not be applied. */
  uint8_t counter_param_not_applicated = 0U;  /* Counter of not applicated parameters */
 8019f1c:	234e      	movs	r3, #78	; 0x4e
 8019f1e:	33ff      	adds	r3, #255	; 0xff
 8019f20:	18fb      	adds	r3, r7, r3
 8019f22:	2200      	movs	r2, #0
 8019f24:	701a      	strb	r2, [r3, #0]
  uint8_t tag;
  uint8_t flag_drp = 0;
 8019f26:	23a6      	movs	r3, #166	; 0xa6
 8019f28:	005b      	lsls	r3, r3, #1
 8019f2a:	18fb      	adds	r3, r7, r3
 8019f2c:	2200      	movs	r2, #0
 8019f2e:	701a      	strb	r2, [r3, #0]
  uint8_t tdrp = 0;
 8019f30:	234c      	movs	r3, #76	; 0x4c
 8019f32:	33ff      	adds	r3, #255	; 0xff
 8019f34:	18fb      	adds	r3, r7, r3
 8019f36:	2200      	movs	r2, #0
 8019f38:	701a      	strb	r2, [r3, #0]

  (void)TLV_init_decode(&process_tlv, instruction);
 8019f3a:	68ba      	ldr	r2, [r7, #8]
 8019f3c:	2390      	movs	r3, #144	; 0x90
 8019f3e:	005b      	lsls	r3, r3, #1
 8019f40:	18fb      	adds	r3, r7, r3
 8019f42:	0011      	movs	r1, r2
 8019f44:	0018      	movs	r0, r3
 8019f46:	f7fe f815 	bl	8017f74 <TLV_init_decode>
  /* pEncodedMsg can be sent as it is at this point, if there isn't any error during application of settings*/
  (void)TLV_init_encode(&send_tlv, __GUI_SET_TAG_ID((PortNum + 1), DPM_CONFIG_SET_CNF), TLV_SIZE_MAX, pEncodedMsg);
 8019f4a:	4bb9      	ldr	r3, [pc, #740]	; (801a230 <Send_DpmConfigSetCnf+0x340>)
 8019f4c:	191b      	adds	r3, r3, r4
 8019f4e:	19db      	adds	r3, r3, r7
 8019f50:	781b      	ldrb	r3, [r3, #0]
 8019f52:	3301      	adds	r3, #1
 8019f54:	015b      	lsls	r3, r3, #5
 8019f56:	b25b      	sxtb	r3, r3
 8019f58:	2207      	movs	r2, #7
 8019f5a:	4313      	orrs	r3, r2
 8019f5c:	b25b      	sxtb	r3, r3
 8019f5e:	b2d9      	uxtb	r1, r3
 8019f60:	687b      	ldr	r3, [r7, #4]
 8019f62:	2280      	movs	r2, #128	; 0x80
 8019f64:	0052      	lsls	r2, r2, #1
 8019f66:	2094      	movs	r0, #148	; 0x94
 8019f68:	0040      	lsls	r0, r0, #1
 8019f6a:	1838      	adds	r0, r7, r0
 8019f6c:	f7fd fe2b 	bl	8017bc6 <TLV_init_encode>

  /* Do while loop, used to parse and apply each parameter */
  while ((uint8_t)(0xFF) != TLV_get(&process_tlv, &tag, &size, &value))
 8019f70:	e2e5      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
      As long as we haven't read all the parameters. If error is set, we continue to loop
      to apply the other parameters if it's because of a DPM_REJECT
      While loop, used to parse and apply each parameter
    */
  {
    switch ((USBPD_GUI_Tag_Param)tag)
 8019f72:	4bb0      	ldr	r3, [pc, #704]	; (801a234 <Send_DpmConfigSetCnf+0x344>)
 8019f74:	22a8      	movs	r2, #168	; 0xa8
 8019f76:	0052      	lsls	r2, r2, #1
 8019f78:	189b      	adds	r3, r3, r2
 8019f7a:	19db      	adds	r3, r3, r7
 8019f7c:	781b      	ldrb	r3, [r3, #0]
 8019f7e:	2b1c      	cmp	r3, #28
 8019f80:	d900      	bls.n	8019f84 <Send_DpmConfigSetCnf+0x94>
 8019f82:	e2c3      	b.n	801a50c <Send_DpmConfigSetCnf+0x61c>
 8019f84:	009a      	lsls	r2, r3, #2
 8019f86:	4bac      	ldr	r3, [pc, #688]	; (801a238 <Send_DpmConfigSetCnf+0x348>)
 8019f88:	18d3      	adds	r3, r2, r3
 8019f8a:	681b      	ldr	r3, [r3, #0]
 8019f8c:	469f      	mov	pc, r3
    {
      case GUI_PARAM_SOP :
#if !defined(USBPDCORE_LIB_NO_PD)
        /* SOP & SOP1 & SOP2 */
        /* SOP1_Debug & SOP2_Debug not implemented */
        DPM_Settings[PortNum].PE_SupportedSOP = value[0];
 8019f8e:	238e      	movs	r3, #142	; 0x8e
 8019f90:	005b      	lsls	r3, r3, #1
 8019f92:	18fb      	adds	r3, r7, r3
 8019f94:	681b      	ldr	r3, [r3, #0]
 8019f96:	7819      	ldrb	r1, [r3, #0]
 8019f98:	4ba5      	ldr	r3, [pc, #660]	; (801a230 <Send_DpmConfigSetCnf+0x340>)
 8019f9a:	22a8      	movs	r2, #168	; 0xa8
 8019f9c:	0052      	lsls	r2, r2, #1
 8019f9e:	189b      	adds	r3, r3, r2
 8019fa0:	19db      	adds	r3, r3, r7
 8019fa2:	781a      	ldrb	r2, [r3, #0]
 8019fa4:	0008      	movs	r0, r1
 8019fa6:	49a5      	ldr	r1, [pc, #660]	; (801a23c <Send_DpmConfigSetCnf+0x34c>)
 8019fa8:	0013      	movs	r3, r2
 8019faa:	005b      	lsls	r3, r3, #1
 8019fac:	189b      	adds	r3, r3, r2
 8019fae:	009b      	lsls	r3, r3, #2
 8019fb0:	5058      	str	r0, [r3, r1]
#endif /* !USBPDCORE_LIB_NO_PD */
        break;
 8019fb2:	e2c4      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
#if defined(USBPD_REV30_SUPPORT)
      case GUI_PARAM_FASTROLESWAP :
        /*FastRoleSwap*/
        DPM_Settings[PortNum].PE_PD3_Support.d.PE_FastRoleSwapSupport = value[0];
 8019fb4:	238e      	movs	r3, #142	; 0x8e
 8019fb6:	005b      	lsls	r3, r3, #1
 8019fb8:	18fb      	adds	r3, r7, r3
 8019fba:	681b      	ldr	r3, [r3, #0]
 8019fbc:	7819      	ldrb	r1, [r3, #0]
 8019fbe:	4b9c      	ldr	r3, [pc, #624]	; (801a230 <Send_DpmConfigSetCnf+0x340>)
 8019fc0:	22a8      	movs	r2, #168	; 0xa8
 8019fc2:	0052      	lsls	r2, r2, #1
 8019fc4:	189b      	adds	r3, r3, r2
 8019fc6:	19db      	adds	r3, r3, r7
 8019fc8:	781a      	ldrb	r2, [r3, #0]
 8019fca:	2301      	movs	r3, #1
 8019fcc:	400b      	ands	r3, r1
 8019fce:	b2d9      	uxtb	r1, r3
 8019fd0:	489a      	ldr	r0, [pc, #616]	; (801a23c <Send_DpmConfigSetCnf+0x34c>)
 8019fd2:	2408      	movs	r4, #8
 8019fd4:	0013      	movs	r3, r2
 8019fd6:	005b      	lsls	r3, r3, #1
 8019fd8:	189b      	adds	r3, r3, r2
 8019fda:	009b      	lsls	r3, r3, #2
 8019fdc:	18c3      	adds	r3, r0, r3
 8019fde:	191b      	adds	r3, r3, r4
 8019fe0:	2201      	movs	r2, #1
 8019fe2:	400a      	ands	r2, r1
 8019fe4:	1890      	adds	r0, r2, r2
 8019fe6:	781a      	ldrb	r2, [r3, #0]
 8019fe8:	2102      	movs	r1, #2
 8019fea:	438a      	bics	r2, r1
 8019fec:	1c11      	adds	r1, r2, #0
 8019fee:	1c02      	adds	r2, r0, #0
 8019ff0:	430a      	orrs	r2, r1
 8019ff2:	701a      	strb	r2, [r3, #0]
        break;
 8019ff4:	e2a3      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
#endif /*USBPD_REV30_SUPPORT*/
      case GUI_PARAM_DATAROLESWAP_TO_UFP :
        /*DataRoleSwap to UFP */
        DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP = value[0];
 8019ff6:	238e      	movs	r3, #142	; 0x8e
 8019ff8:	005b      	lsls	r3, r3, #1
 8019ffa:	18fb      	adds	r3, r7, r3
 8019ffc:	681b      	ldr	r3, [r3, #0]
 8019ffe:	7819      	ldrb	r1, [r3, #0]
 801a000:	4b8b      	ldr	r3, [pc, #556]	; (801a230 <Send_DpmConfigSetCnf+0x340>)
 801a002:	22a8      	movs	r2, #168	; 0xa8
 801a004:	0052      	lsls	r2, r2, #1
 801a006:	189b      	adds	r3, r3, r2
 801a008:	19db      	adds	r3, r3, r7
 801a00a:	781a      	ldrb	r2, [r3, #0]
 801a00c:	2301      	movs	r3, #1
 801a00e:	400b      	ands	r3, r1
 801a010:	b2d9      	uxtb	r1, r3
 801a012:	4b8b      	ldr	r3, [pc, #556]	; (801a240 <Send_DpmConfigSetCnf+0x350>)
 801a014:	2074      	movs	r0, #116	; 0x74
 801a016:	4342      	muls	r2, r0
 801a018:	2001      	movs	r0, #1
 801a01a:	4001      	ands	r1, r0
 801a01c:	00cc      	lsls	r4, r1, #3
 801a01e:	5cd1      	ldrb	r1, [r2, r3]
 801a020:	2008      	movs	r0, #8
 801a022:	4381      	bics	r1, r0
 801a024:	1c08      	adds	r0, r1, #0
 801a026:	1c21      	adds	r1, r4, #0
 801a028:	4301      	orrs	r1, r0
 801a02a:	54d1      	strb	r1, [r2, r3]
        break;
 801a02c:	e287      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_DATAROLESWAP_TO_DFP :
        /*DataRoleSwap to DFP */
        DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP = value[0];
 801a02e:	238e      	movs	r3, #142	; 0x8e
 801a030:	005b      	lsls	r3, r3, #1
 801a032:	18fb      	adds	r3, r7, r3
 801a034:	681b      	ldr	r3, [r3, #0]
 801a036:	7819      	ldrb	r1, [r3, #0]
 801a038:	4b7d      	ldr	r3, [pc, #500]	; (801a230 <Send_DpmConfigSetCnf+0x340>)
 801a03a:	22a8      	movs	r2, #168	; 0xa8
 801a03c:	0052      	lsls	r2, r2, #1
 801a03e:	189b      	adds	r3, r3, r2
 801a040:	19db      	adds	r3, r3, r7
 801a042:	781a      	ldrb	r2, [r3, #0]
 801a044:	2301      	movs	r3, #1
 801a046:	400b      	ands	r3, r1
 801a048:	b2d9      	uxtb	r1, r3
 801a04a:	4b7d      	ldr	r3, [pc, #500]	; (801a240 <Send_DpmConfigSetCnf+0x350>)
 801a04c:	2074      	movs	r0, #116	; 0x74
 801a04e:	4342      	muls	r2, r0
 801a050:	2001      	movs	r0, #1
 801a052:	4001      	ands	r1, r0
 801a054:	008c      	lsls	r4, r1, #2
 801a056:	5cd1      	ldrb	r1, [r2, r3]
 801a058:	2004      	movs	r0, #4
 801a05a:	4381      	bics	r1, r0
 801a05c:	1c08      	adds	r0, r1, #0
 801a05e:	1c21      	adds	r1, r4, #0
 801a060:	4301      	orrs	r1, r0
 801a062:	54d1      	strb	r1, [r2, r3]
        break;
 801a064:	e26b      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_DEFAULTPOWERROLE :
        /*DefaultPowerRole*/
        DPM_Settings[PortNum].PE_DefaultRole = (USBPD_PortPowerRole_TypeDef)value[0];
 801a066:	238e      	movs	r3, #142	; 0x8e
 801a068:	005b      	lsls	r3, r3, #1
 801a06a:	18fb      	adds	r3, r7, r3
 801a06c:	681b      	ldr	r3, [r3, #0]
 801a06e:	7819      	ldrb	r1, [r3, #0]
 801a070:	4b6f      	ldr	r3, [pc, #444]	; (801a230 <Send_DpmConfigSetCnf+0x340>)
 801a072:	22a8      	movs	r2, #168	; 0xa8
 801a074:	0052      	lsls	r2, r2, #1
 801a076:	189b      	adds	r3, r3, r2
 801a078:	19db      	adds	r3, r3, r7
 801a07a:	781a      	ldrb	r2, [r3, #0]
 801a07c:	2301      	movs	r3, #1
 801a07e:	400b      	ands	r3, r1
 801a080:	b2d9      	uxtb	r1, r3
 801a082:	486e      	ldr	r0, [pc, #440]	; (801a23c <Send_DpmConfigSetCnf+0x34c>)
 801a084:	0013      	movs	r3, r2
 801a086:	005b      	lsls	r3, r3, #1
 801a088:	189b      	adds	r3, r3, r2
 801a08a:	009b      	lsls	r3, r3, #2
 801a08c:	18c3      	adds	r3, r0, r3
 801a08e:	2201      	movs	r2, #1
 801a090:	400a      	ands	r2, r1
 801a092:	0090      	lsls	r0, r2, #2
 801a094:	791a      	ldrb	r2, [r3, #4]
 801a096:	2104      	movs	r1, #4
 801a098:	438a      	bics	r2, r1
 801a09a:	1c11      	adds	r1, r2, #0
 801a09c:	1c02      	adds	r2, r0, #0
 801a09e:	430a      	orrs	r2, r1
 801a0a0:	711a      	strb	r2, [r3, #4]
        break;
 801a0a2:	e24c      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
#if !defined(USBPDCORE_LIB_NO_PD)
      case GUI_PARAM_DRP_SUPPORT :
        /*DRP_Support*/
        DPM_Settings[PortNum].PE_RoleSwap = value[0];
 801a0a4:	238e      	movs	r3, #142	; 0x8e
 801a0a6:	005b      	lsls	r3, r3, #1
 801a0a8:	18fb      	adds	r3, r7, r3
 801a0aa:	681b      	ldr	r3, [r3, #0]
 801a0ac:	7819      	ldrb	r1, [r3, #0]
 801a0ae:	4b60      	ldr	r3, [pc, #384]	; (801a230 <Send_DpmConfigSetCnf+0x340>)
 801a0b0:	22a8      	movs	r2, #168	; 0xa8
 801a0b2:	0052      	lsls	r2, r2, #1
 801a0b4:	189b      	adds	r3, r3, r2
 801a0b6:	19db      	adds	r3, r3, r7
 801a0b8:	781a      	ldrb	r2, [r3, #0]
 801a0ba:	2301      	movs	r3, #1
 801a0bc:	400b      	ands	r3, r1
 801a0be:	b2d9      	uxtb	r1, r3
 801a0c0:	485e      	ldr	r0, [pc, #376]	; (801a23c <Send_DpmConfigSetCnf+0x34c>)
 801a0c2:	0013      	movs	r3, r2
 801a0c4:	005b      	lsls	r3, r3, #1
 801a0c6:	189b      	adds	r3, r3, r2
 801a0c8:	009b      	lsls	r3, r3, #2
 801a0ca:	18c3      	adds	r3, r0, r3
 801a0cc:	2201      	movs	r2, #1
 801a0ce:	400a      	ands	r2, r1
 801a0d0:	00d0      	lsls	r0, r2, #3
 801a0d2:	791a      	ldrb	r2, [r3, #4]
 801a0d4:	2108      	movs	r1, #8
 801a0d6:	438a      	bics	r2, r1
 801a0d8:	1c11      	adds	r1, r2, #0
 801a0da:	1c02      	adds	r2, r0, #0
 801a0dc:	430a      	orrs	r2, r1
 801a0de:	711a      	strb	r2, [r3, #4]
        break;
 801a0e0:	e22d      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_CADROLETOGGLE :
        /*CADRoleToggle*/
        DPM_Settings[PortNum].CAD_RoleToggle = value[0];
 801a0e2:	238e      	movs	r3, #142	; 0x8e
 801a0e4:	005b      	lsls	r3, r3, #1
 801a0e6:	18fb      	adds	r3, r7, r3
 801a0e8:	681b      	ldr	r3, [r3, #0]
 801a0ea:	7819      	ldrb	r1, [r3, #0]
 801a0ec:	4b50      	ldr	r3, [pc, #320]	; (801a230 <Send_DpmConfigSetCnf+0x340>)
 801a0ee:	22a8      	movs	r2, #168	; 0xa8
 801a0f0:	0052      	lsls	r2, r2, #1
 801a0f2:	189b      	adds	r3, r3, r2
 801a0f4:	19db      	adds	r3, r3, r7
 801a0f6:	781a      	ldrb	r2, [r3, #0]
 801a0f8:	2301      	movs	r3, #1
 801a0fa:	400b      	ands	r3, r1
 801a0fc:	b2d9      	uxtb	r1, r3
 801a0fe:	484f      	ldr	r0, [pc, #316]	; (801a23c <Send_DpmConfigSetCnf+0x34c>)
 801a100:	0013      	movs	r3, r2
 801a102:	005b      	lsls	r3, r3, #1
 801a104:	189b      	adds	r3, r3, r2
 801a106:	009b      	lsls	r3, r3, #2
 801a108:	18c3      	adds	r3, r0, r3
 801a10a:	2201      	movs	r2, #1
 801a10c:	400a      	ands	r2, r1
 801a10e:	0150      	lsls	r0, r2, #5
 801a110:	795a      	ldrb	r2, [r3, #5]
 801a112:	2120      	movs	r1, #32
 801a114:	438a      	bics	r2, r1
 801a116:	1c11      	adds	r1, r2, #0
 801a118:	1c02      	adds	r2, r0, #0
 801a11a:	430a      	orrs	r2, r1
 801a11c:	715a      	strb	r2, [r3, #5]
        break;
 801a11e:	e20e      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_PE_SCAP_HR :
        /*PE_SCAP_HR*/
        DPM_Settings[PortNum].PE_CapscounterSupport = value[0];
 801a120:	238e      	movs	r3, #142	; 0x8e
 801a122:	005b      	lsls	r3, r3, #1
 801a124:	18fb      	adds	r3, r7, r3
 801a126:	681b      	ldr	r3, [r3, #0]
 801a128:	7819      	ldrb	r1, [r3, #0]
 801a12a:	4b41      	ldr	r3, [pc, #260]	; (801a230 <Send_DpmConfigSetCnf+0x340>)
 801a12c:	22a8      	movs	r2, #168	; 0xa8
 801a12e:	0052      	lsls	r2, r2, #1
 801a130:	189b      	adds	r3, r3, r2
 801a132:	19db      	adds	r3, r3, r7
 801a134:	781a      	ldrb	r2, [r3, #0]
 801a136:	2301      	movs	r3, #1
 801a138:	400b      	ands	r3, r1
 801a13a:	b2d9      	uxtb	r1, r3
 801a13c:	483f      	ldr	r0, [pc, #252]	; (801a23c <Send_DpmConfigSetCnf+0x34c>)
 801a13e:	0013      	movs	r3, r2
 801a140:	005b      	lsls	r3, r3, #1
 801a142:	189b      	adds	r3, r3, r2
 801a144:	009b      	lsls	r3, r3, #2
 801a146:	18c3      	adds	r3, r0, r3
 801a148:	01c8      	lsls	r0, r1, #7
 801a14a:	791a      	ldrb	r2, [r3, #4]
 801a14c:	217f      	movs	r1, #127	; 0x7f
 801a14e:	400a      	ands	r2, r1
 801a150:	1c11      	adds	r1, r2, #0
 801a152:	1c02      	adds	r2, r0, #0
 801a154:	430a      	orrs	r2, r1
 801a156:	711a      	strb	r2, [r3, #4]
        break;
 801a158:	e1f1      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_VCONNSWAP :
        /*VConnSwap*/
        DPM_USER_Settings[PortNum].PE_VconnSwap = value[0];
 801a15a:	238e      	movs	r3, #142	; 0x8e
 801a15c:	005b      	lsls	r3, r3, #1
 801a15e:	18fb      	adds	r3, r7, r3
 801a160:	681b      	ldr	r3, [r3, #0]
 801a162:	7819      	ldrb	r1, [r3, #0]
 801a164:	4b32      	ldr	r3, [pc, #200]	; (801a230 <Send_DpmConfigSetCnf+0x340>)
 801a166:	22a8      	movs	r2, #168	; 0xa8
 801a168:	0052      	lsls	r2, r2, #1
 801a16a:	189b      	adds	r3, r3, r2
 801a16c:	19db      	adds	r3, r3, r7
 801a16e:	781a      	ldrb	r2, [r3, #0]
 801a170:	2301      	movs	r3, #1
 801a172:	400b      	ands	r3, r1
 801a174:	b2d9      	uxtb	r1, r3
 801a176:	4b32      	ldr	r3, [pc, #200]	; (801a240 <Send_DpmConfigSetCnf+0x350>)
 801a178:	2074      	movs	r0, #116	; 0x74
 801a17a:	4342      	muls	r2, r0
 801a17c:	2001      	movs	r0, #1
 801a17e:	4001      	ands	r1, r0
 801a180:	184c      	adds	r4, r1, r1
 801a182:	5cd1      	ldrb	r1, [r2, r3]
 801a184:	2002      	movs	r0, #2
 801a186:	4381      	bics	r1, r0
 801a188:	1c08      	adds	r0, r1, #0
 801a18a:	1c21      	adds	r1, r4, #0
 801a18c:	4301      	orrs	r1, r0
 801a18e:	54d1      	strb	r1, [r2, r3]
        break;
 801a190:	e1d5      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
        DPM_Settings[PortNum].PE_VDMSupport = value[0];
        break;
#endif /*_VDM*/
      case GUI_PARAM_PING_SUPPORT :
        /* Ping Support */
        DPM_Settings[PortNum].PE_PingSupport = value[0];
 801a192:	238e      	movs	r3, #142	; 0x8e
 801a194:	005b      	lsls	r3, r3, #1
 801a196:	18fb      	adds	r3, r7, r3
 801a198:	681b      	ldr	r3, [r3, #0]
 801a19a:	7819      	ldrb	r1, [r3, #0]
 801a19c:	4b24      	ldr	r3, [pc, #144]	; (801a230 <Send_DpmConfigSetCnf+0x340>)
 801a19e:	22a8      	movs	r2, #168	; 0xa8
 801a1a0:	0052      	lsls	r2, r2, #1
 801a1a2:	189b      	adds	r3, r3, r2
 801a1a4:	19db      	adds	r3, r3, r7
 801a1a6:	781a      	ldrb	r2, [r3, #0]
 801a1a8:	2301      	movs	r3, #1
 801a1aa:	400b      	ands	r3, r1
 801a1ac:	b2d9      	uxtb	r1, r3
 801a1ae:	4823      	ldr	r0, [pc, #140]	; (801a23c <Send_DpmConfigSetCnf+0x34c>)
 801a1b0:	0013      	movs	r3, r2
 801a1b2:	005b      	lsls	r3, r3, #1
 801a1b4:	189b      	adds	r3, r3, r2
 801a1b6:	009b      	lsls	r3, r3, #2
 801a1b8:	18c3      	adds	r3, r0, r3
 801a1ba:	2201      	movs	r2, #1
 801a1bc:	400a      	ands	r2, r1
 801a1be:	0190      	lsls	r0, r2, #6
 801a1c0:	791a      	ldrb	r2, [r3, #4]
 801a1c2:	2140      	movs	r1, #64	; 0x40
 801a1c4:	438a      	bics	r2, r1
 801a1c6:	1c11      	adds	r1, r2, #0
 801a1c8:	1c02      	adds	r2, r0, #0
 801a1ca:	430a      	orrs	r2, r1
 801a1cc:	711a      	strb	r2, [r3, #4]
        break;
 801a1ce:	e1b6      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
#if defined(USBPD_REV30_SUPPORT)
      case GUI_PARAM_PPS_SUPPORT :
        DPM_Settings[PortNum].PE_PD3_Support.PD3_Support = USBPD_LE16(&value[0]);
 801a1d0:	228e      	movs	r2, #142	; 0x8e
 801a1d2:	0052      	lsls	r2, r2, #1
 801a1d4:	18bb      	adds	r3, r7, r2
 801a1d6:	681b      	ldr	r3, [r3, #0]
 801a1d8:	781b      	ldrb	r3, [r3, #0]
 801a1da:	b299      	uxth	r1, r3
 801a1dc:	18bb      	adds	r3, r7, r2
 801a1de:	681b      	ldr	r3, [r3, #0]
 801a1e0:	3301      	adds	r3, #1
 801a1e2:	781b      	ldrb	r3, [r3, #0]
 801a1e4:	b29b      	uxth	r3, r3
 801a1e6:	021b      	lsls	r3, r3, #8
 801a1e8:	b29b      	uxth	r3, r3
 801a1ea:	4a11      	ldr	r2, [pc, #68]	; (801a230 <Send_DpmConfigSetCnf+0x340>)
 801a1ec:	20a8      	movs	r0, #168	; 0xa8
 801a1ee:	0040      	lsls	r0, r0, #1
 801a1f0:	1812      	adds	r2, r2, r0
 801a1f2:	19d2      	adds	r2, r2, r7
 801a1f4:	7812      	ldrb	r2, [r2, #0]
 801a1f6:	18cb      	adds	r3, r1, r3
 801a1f8:	b298      	uxth	r0, r3
 801a1fa:	4910      	ldr	r1, [pc, #64]	; (801a23c <Send_DpmConfigSetCnf+0x34c>)
 801a1fc:	0013      	movs	r3, r2
 801a1fe:	005b      	lsls	r3, r3, #1
 801a200:	189b      	adds	r3, r3, r2
 801a202:	009b      	lsls	r3, r3, #2
 801a204:	18cb      	adds	r3, r1, r3
 801a206:	3308      	adds	r3, #8
 801a208:	1c02      	adds	r2, r0, #0
 801a20a:	801a      	strh	r2, [r3, #0]
        break;
 801a20c:	e197      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
        uint32_t pdo;
#if USBPD_PORT_COUNT==2
        if (USBPD_PORT_0 == PortNum)
#endif /* USBPD_PORT_COUNT==2 */
        {
          (void)memset(PORT0_PDO_ListSNK, 0, sizeof(PORT0_PDO_ListSNK));
 801a20e:	4b0d      	ldr	r3, [pc, #52]	; (801a244 <Send_DpmConfigSetCnf+0x354>)
 801a210:	221c      	movs	r2, #28
 801a212:	2100      	movs	r1, #0
 801a214:	0018      	movs	r0, r3
 801a216:	f002 f901 	bl	801c41c <memset>
          index_pdo = 0;
 801a21a:	2300      	movs	r3, #0
 801a21c:	22a2      	movs	r2, #162	; 0xa2
 801a21e:	0052      	lsls	r2, r2, #1
 801a220:	18ba      	adds	r2, r7, r2
 801a222:	6013      	str	r3, [r2, #0]
          for (index_gui = 0; index_gui < size; index_gui = index_gui + 4U)
 801a224:	2300      	movs	r3, #0
 801a226:	22a0      	movs	r2, #160	; 0xa0
 801a228:	0052      	lsls	r2, r2, #1
 801a22a:	18ba      	adds	r2, r7, r2
 801a22c:	6013      	str	r3, [r2, #0]
 801a22e:	e048      	b.n	801a2c2 <Send_DpmConfigSetCnf+0x3d2>
 801a230:	fffffebf 	.word	0xfffffebf
 801a234:	fffffec7 	.word	0xfffffec7
 801a238:	0801e058 	.word	0x0801e058
 801a23c:	2000003c 	.word	0x2000003c
 801a240:	20000050 	.word	0x20000050
 801a244:	200000c8 	.word	0x200000c8
          {
            pdo = USBPD_LE32(&value[index_gui]);
 801a248:	248e      	movs	r4, #142	; 0x8e
 801a24a:	0064      	lsls	r4, r4, #1
 801a24c:	193b      	adds	r3, r7, r4
 801a24e:	681a      	ldr	r2, [r3, #0]
 801a250:	20a0      	movs	r0, #160	; 0xa0
 801a252:	0040      	lsls	r0, r0, #1
 801a254:	183b      	adds	r3, r7, r0
 801a256:	681b      	ldr	r3, [r3, #0]
 801a258:	18d3      	adds	r3, r2, r3
 801a25a:	781b      	ldrb	r3, [r3, #0]
 801a25c:	0019      	movs	r1, r3
 801a25e:	193b      	adds	r3, r7, r4
 801a260:	681a      	ldr	r2, [r3, #0]
 801a262:	183b      	adds	r3, r7, r0
 801a264:	681b      	ldr	r3, [r3, #0]
 801a266:	3301      	adds	r3, #1
 801a268:	18d3      	adds	r3, r2, r3
 801a26a:	781b      	ldrb	r3, [r3, #0]
 801a26c:	021b      	lsls	r3, r3, #8
 801a26e:	18ca      	adds	r2, r1, r3
 801a270:	193b      	adds	r3, r7, r4
 801a272:	6819      	ldr	r1, [r3, #0]
 801a274:	183b      	adds	r3, r7, r0
 801a276:	681b      	ldr	r3, [r3, #0]
 801a278:	3302      	adds	r3, #2
 801a27a:	18cb      	adds	r3, r1, r3
 801a27c:	781b      	ldrb	r3, [r3, #0]
 801a27e:	041b      	lsls	r3, r3, #16
 801a280:	18d2      	adds	r2, r2, r3
 801a282:	193b      	adds	r3, r7, r4
 801a284:	6819      	ldr	r1, [r3, #0]
 801a286:	183b      	adds	r3, r7, r0
 801a288:	681b      	ldr	r3, [r3, #0]
 801a28a:	3303      	adds	r3, #3
 801a28c:	18cb      	adds	r3, r1, r3
 801a28e:	781b      	ldrb	r3, [r3, #0]
 801a290:	061b      	lsls	r3, r3, #24
 801a292:	18d3      	adds	r3, r2, r3
 801a294:	219a      	movs	r1, #154	; 0x9a
 801a296:	0049      	lsls	r1, r1, #1
 801a298:	187a      	adds	r2, r7, r1
 801a29a:	6013      	str	r3, [r2, #0]
            PORT0_PDO_ListSNK[index_pdo] = pdo;
 801a29c:	4b94      	ldr	r3, [pc, #592]	; (801a4f0 <Send_DpmConfigSetCnf+0x600>)
 801a29e:	24a2      	movs	r4, #162	; 0xa2
 801a2a0:	0064      	lsls	r4, r4, #1
 801a2a2:	193a      	adds	r2, r7, r4
 801a2a4:	6812      	ldr	r2, [r2, #0]
 801a2a6:	0092      	lsls	r2, r2, #2
 801a2a8:	1879      	adds	r1, r7, r1
 801a2aa:	6809      	ldr	r1, [r1, #0]
 801a2ac:	50d1      	str	r1, [r2, r3]
            index_pdo++;
 801a2ae:	193b      	adds	r3, r7, r4
 801a2b0:	681b      	ldr	r3, [r3, #0]
 801a2b2:	3301      	adds	r3, #1
 801a2b4:	193a      	adds	r2, r7, r4
 801a2b6:	6013      	str	r3, [r2, #0]
          for (index_gui = 0; index_gui < size; index_gui = index_gui + 4U)
 801a2b8:	183b      	adds	r3, r7, r0
 801a2ba:	681b      	ldr	r3, [r3, #0]
 801a2bc:	3304      	adds	r3, #4
 801a2be:	183a      	adds	r2, r7, r0
 801a2c0:	6013      	str	r3, [r2, #0]
 801a2c2:	218d      	movs	r1, #141	; 0x8d
 801a2c4:	0049      	lsls	r1, r1, #1
 801a2c6:	187b      	adds	r3, r7, r1
 801a2c8:	881b      	ldrh	r3, [r3, #0]
 801a2ca:	001a      	movs	r2, r3
 801a2cc:	23a0      	movs	r3, #160	; 0xa0
 801a2ce:	005b      	lsls	r3, r3, #1
 801a2d0:	18fb      	adds	r3, r7, r3
 801a2d2:	681b      	ldr	r3, [r3, #0]
 801a2d4:	4293      	cmp	r3, r2
 801a2d6:	d3b7      	bcc.n	801a248 <Send_DpmConfigSetCnf+0x358>
          }
          USBPD_NbPDO[0] = (uint8_t)(size / 4U);
 801a2d8:	187b      	adds	r3, r7, r1
 801a2da:	881b      	ldrh	r3, [r3, #0]
 801a2dc:	089b      	lsrs	r3, r3, #2
 801a2de:	b29b      	uxth	r3, r3
 801a2e0:	b2da      	uxtb	r2, r3
 801a2e2:	4b84      	ldr	r3, [pc, #528]	; (801a4f4 <Send_DpmConfigSetCnf+0x604>)
 801a2e4:	701a      	strb	r2, [r3, #0]
          UpdateSNKPowerPort0();
 801a2e6:	f000 fe2f 	bl	801af48 <UpdateSNKPowerPort0>
          }
          USBPD_NbPDO[2] = (uint8_t)(size / 4U);
          UpdateSNKPowerPort1();
        }
#endif /* USBPD_PORT_COUNT==2 */
        break;
 801a2ea:	e128      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
#endif /* USBPD_PORT_COUNT==2 */
        break;
      }
#endif /* (_SRC) || (_DRP) */
      case GUI_PARAM_TDRP :
        tdrp = value[0];
 801a2ec:	238e      	movs	r3, #142	; 0x8e
 801a2ee:	005b      	lsls	r3, r3, #1
 801a2f0:	18fb      	adds	r3, r7, r3
 801a2f2:	681a      	ldr	r2, [r3, #0]
 801a2f4:	214c      	movs	r1, #76	; 0x4c
 801a2f6:	31ff      	adds	r1, #255	; 0xff
 801a2f8:	187b      	adds	r3, r7, r1
 801a2fa:	7812      	ldrb	r2, [r2, #0]
 801a2fc:	701a      	strb	r2, [r3, #0]
        DPM_USER_Settings[PortNum].CAD_tDRP = tdrp;
 801a2fe:	4b7e      	ldr	r3, [pc, #504]	; (801a4f8 <Send_DpmConfigSetCnf+0x608>)
 801a300:	22a8      	movs	r2, #168	; 0xa8
 801a302:	0052      	lsls	r2, r2, #1
 801a304:	189b      	adds	r3, r3, r2
 801a306:	19db      	adds	r3, r3, r7
 801a308:	781b      	ldrb	r3, [r3, #0]
 801a30a:	187a      	adds	r2, r7, r1
 801a30c:	7812      	ldrb	r2, [r2, #0]
 801a30e:	217f      	movs	r1, #127	; 0x7f
 801a310:	400a      	ands	r2, r1
 801a312:	b2d4      	uxtb	r4, r2
 801a314:	4a79      	ldr	r2, [pc, #484]	; (801a4fc <Send_DpmConfigSetCnf+0x60c>)
 801a316:	2168      	movs	r1, #104	; 0x68
 801a318:	2074      	movs	r0, #116	; 0x74
 801a31a:	4343      	muls	r3, r0
 801a31c:	18d3      	adds	r3, r2, r3
 801a31e:	185b      	adds	r3, r3, r1
 801a320:	1c22      	adds	r2, r4, #0
 801a322:	1890      	adds	r0, r2, r2
 801a324:	791a      	ldrb	r2, [r3, #4]
 801a326:	2101      	movs	r1, #1
 801a328:	400a      	ands	r2, r1
 801a32a:	1c11      	adds	r1, r2, #0
 801a32c:	1c02      	adds	r2, r0, #0
 801a32e:	430a      	orrs	r2, r1
 801a330:	711a      	strb	r2, [r3, #4]
        flag_drp = 1;
 801a332:	23a6      	movs	r3, #166	; 0xa6
 801a334:	005b      	lsls	r3, r3, #1
 801a336:	18fb      	adds	r3, r7, r3
 801a338:	2201      	movs	r2, #1
 801a33a:	701a      	strb	r2, [r3, #0]
        break;
 801a33c:	e0ff      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_DCSRC_DRP :
        dcdrp = value[0];
 801a33e:	238e      	movs	r3, #142	; 0x8e
 801a340:	005b      	lsls	r3, r3, #1
 801a342:	18fb      	adds	r3, r7, r3
 801a344:	681b      	ldr	r3, [r3, #0]
 801a346:	781a      	ldrb	r2, [r3, #0]
 801a348:	21a7      	movs	r1, #167	; 0xa7
 801a34a:	0049      	lsls	r1, r1, #1
 801a34c:	187b      	adds	r3, r7, r1
 801a34e:	801a      	strh	r2, [r3, #0]
        DPM_USER_Settings[PortNum].CAD_dcSRC_DRP = dcdrp;
 801a350:	4b69      	ldr	r3, [pc, #420]	; (801a4f8 <Send_DpmConfigSetCnf+0x608>)
 801a352:	22a8      	movs	r2, #168	; 0xa8
 801a354:	0052      	lsls	r2, r2, #1
 801a356:	189b      	adds	r3, r3, r2
 801a358:	19db      	adds	r3, r3, r7
 801a35a:	781b      	ldrb	r3, [r3, #0]
 801a35c:	187a      	adds	r2, r7, r1
 801a35e:	8812      	ldrh	r2, [r2, #0]
 801a360:	1c11      	adds	r1, r2, #0
 801a362:	227f      	movs	r2, #127	; 0x7f
 801a364:	400a      	ands	r2, r1
 801a366:	b2d2      	uxtb	r2, r2
 801a368:	4964      	ldr	r1, [pc, #400]	; (801a4fc <Send_DpmConfigSetCnf+0x60c>)
 801a36a:	2068      	movs	r0, #104	; 0x68
 801a36c:	2474      	movs	r4, #116	; 0x74
 801a36e:	4363      	muls	r3, r4
 801a370:	18cb      	adds	r3, r1, r3
 801a372:	181b      	adds	r3, r3, r0
 801a374:	217f      	movs	r1, #127	; 0x7f
 801a376:	400a      	ands	r2, r1
 801a378:	0010      	movs	r0, r2
 801a37a:	795a      	ldrb	r2, [r3, #5]
 801a37c:	217f      	movs	r1, #127	; 0x7f
 801a37e:	438a      	bics	r2, r1
 801a380:	1c11      	adds	r1, r2, #0
 801a382:	1c02      	adds	r2, r0, #0
 801a384:	430a      	orrs	r2, r1
 801a386:	715a      	strb	r2, [r3, #5]
        flag_drp = 1;
 801a388:	23a6      	movs	r3, #166	; 0xa6
 801a38a:	005b      	lsls	r3, r3, #1
 801a38c:	18fb      	adds	r3, r7, r3
 801a38e:	2201      	movs	r2, #1
 801a390:	701a      	strb	r2, [r3, #0]
        break;
 801a392:	e0d4      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_RESPONDS_TO_DISCOV_SOP :
        DPM_Settings[PortNum].PE_RespondsToDiscovSOP = value[0];
 801a394:	238e      	movs	r3, #142	; 0x8e
 801a396:	005b      	lsls	r3, r3, #1
 801a398:	18fb      	adds	r3, r7, r3
 801a39a:	681b      	ldr	r3, [r3, #0]
 801a39c:	7819      	ldrb	r1, [r3, #0]
 801a39e:	4b56      	ldr	r3, [pc, #344]	; (801a4f8 <Send_DpmConfigSetCnf+0x608>)
 801a3a0:	22a8      	movs	r2, #168	; 0xa8
 801a3a2:	0052      	lsls	r2, r2, #1
 801a3a4:	189b      	adds	r3, r3, r2
 801a3a6:	19db      	adds	r3, r3, r7
 801a3a8:	781a      	ldrb	r2, [r3, #0]
 801a3aa:	2301      	movs	r3, #1
 801a3ac:	400b      	ands	r3, r1
 801a3ae:	b2d9      	uxtb	r1, r3
 801a3b0:	4853      	ldr	r0, [pc, #332]	; (801a500 <Send_DpmConfigSetCnf+0x610>)
 801a3b2:	0013      	movs	r3, r2
 801a3b4:	005b      	lsls	r3, r3, #1
 801a3b6:	189b      	adds	r3, r3, r2
 801a3b8:	009b      	lsls	r3, r3, #2
 801a3ba:	18c3      	adds	r3, r0, r3
 801a3bc:	2201      	movs	r2, #1
 801a3be:	4011      	ands	r1, r2
 801a3c0:	0008      	movs	r0, r1
 801a3c2:	795a      	ldrb	r2, [r3, #5]
 801a3c4:	2101      	movs	r1, #1
 801a3c6:	438a      	bics	r2, r1
 801a3c8:	1c11      	adds	r1, r2, #0
 801a3ca:	1c02      	adds	r2, r0, #0
 801a3cc:	430a      	orrs	r2, r1
 801a3ce:	715a      	strb	r2, [r3, #5]
        break;
 801a3d0:	e0b5      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_ATTEMPTS_DISCOV_SOP :
        DPM_Settings[PortNum].PE_AttemptsDiscovSOP = value[0];
 801a3d2:	238e      	movs	r3, #142	; 0x8e
 801a3d4:	005b      	lsls	r3, r3, #1
 801a3d6:	18fb      	adds	r3, r7, r3
 801a3d8:	681b      	ldr	r3, [r3, #0]
 801a3da:	7819      	ldrb	r1, [r3, #0]
 801a3dc:	4b46      	ldr	r3, [pc, #280]	; (801a4f8 <Send_DpmConfigSetCnf+0x608>)
 801a3de:	22a8      	movs	r2, #168	; 0xa8
 801a3e0:	0052      	lsls	r2, r2, #1
 801a3e2:	189b      	adds	r3, r3, r2
 801a3e4:	19db      	adds	r3, r3, r7
 801a3e6:	781a      	ldrb	r2, [r3, #0]
 801a3e8:	2301      	movs	r3, #1
 801a3ea:	400b      	ands	r3, r1
 801a3ec:	b2d9      	uxtb	r1, r3
 801a3ee:	4844      	ldr	r0, [pc, #272]	; (801a500 <Send_DpmConfigSetCnf+0x610>)
 801a3f0:	0013      	movs	r3, r2
 801a3f2:	005b      	lsls	r3, r3, #1
 801a3f4:	189b      	adds	r3, r3, r2
 801a3f6:	009b      	lsls	r3, r3, #2
 801a3f8:	18c3      	adds	r3, r0, r3
 801a3fa:	2201      	movs	r2, #1
 801a3fc:	400a      	ands	r2, r1
 801a3fe:	1890      	adds	r0, r2, r2
 801a400:	795a      	ldrb	r2, [r3, #5]
 801a402:	2102      	movs	r1, #2
 801a404:	438a      	bics	r2, r1
 801a406:	1c11      	adds	r1, r2, #0
 801a408:	1c02      	adds	r2, r0, #0
 801a40a:	430a      	orrs	r2, r1
 801a40c:	715a      	strb	r2, [r3, #5]
        break;
 801a40e:	e096      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_XID_SOP :
        DPM_ID_Settings[PortNum].XID       = USBPD_LE32(&value[0]);
 801a410:	208e      	movs	r0, #142	; 0x8e
 801a412:	0040      	lsls	r0, r0, #1
 801a414:	183b      	adds	r3, r7, r0
 801a416:	681b      	ldr	r3, [r3, #0]
 801a418:	781b      	ldrb	r3, [r3, #0]
 801a41a:	001a      	movs	r2, r3
 801a41c:	183b      	adds	r3, r7, r0
 801a41e:	681b      	ldr	r3, [r3, #0]
 801a420:	3301      	adds	r3, #1
 801a422:	781b      	ldrb	r3, [r3, #0]
 801a424:	021b      	lsls	r3, r3, #8
 801a426:	18d2      	adds	r2, r2, r3
 801a428:	183b      	adds	r3, r7, r0
 801a42a:	681b      	ldr	r3, [r3, #0]
 801a42c:	3302      	adds	r3, #2
 801a42e:	781b      	ldrb	r3, [r3, #0]
 801a430:	041b      	lsls	r3, r3, #16
 801a432:	18d1      	adds	r1, r2, r3
 801a434:	183b      	adds	r3, r7, r0
 801a436:	681b      	ldr	r3, [r3, #0]
 801a438:	3303      	adds	r3, #3
 801a43a:	781b      	ldrb	r3, [r3, #0]
 801a43c:	061b      	lsls	r3, r3, #24
 801a43e:	4a2e      	ldr	r2, [pc, #184]	; (801a4f8 <Send_DpmConfigSetCnf+0x608>)
 801a440:	20a8      	movs	r0, #168	; 0xa8
 801a442:	0040      	lsls	r0, r0, #1
 801a444:	1812      	adds	r2, r2, r0
 801a446:	19d2      	adds	r2, r2, r7
 801a448:	7812      	ldrb	r2, [r2, #0]
 801a44a:	18c9      	adds	r1, r1, r3
 801a44c:	4b2d      	ldr	r3, [pc, #180]	; (801a504 <Send_DpmConfigSetCnf+0x614>)
 801a44e:	00d2      	lsls	r2, r2, #3
 801a450:	50d1      	str	r1, [r2, r3]
        break;
 801a452:	e074      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_USB_VID_SOP :
        DPM_ID_Settings[PortNum].VID       = USBPD_LE16(&value[0]);
 801a454:	228e      	movs	r2, #142	; 0x8e
 801a456:	0052      	lsls	r2, r2, #1
 801a458:	18bb      	adds	r3, r7, r2
 801a45a:	681b      	ldr	r3, [r3, #0]
 801a45c:	781b      	ldrb	r3, [r3, #0]
 801a45e:	b299      	uxth	r1, r3
 801a460:	18bb      	adds	r3, r7, r2
 801a462:	681b      	ldr	r3, [r3, #0]
 801a464:	3301      	adds	r3, #1
 801a466:	781b      	ldrb	r3, [r3, #0]
 801a468:	b29b      	uxth	r3, r3
 801a46a:	021b      	lsls	r3, r3, #8
 801a46c:	b29a      	uxth	r2, r3
 801a46e:	4b22      	ldr	r3, [pc, #136]	; (801a4f8 <Send_DpmConfigSetCnf+0x608>)
 801a470:	20a8      	movs	r0, #168	; 0xa8
 801a472:	0040      	lsls	r0, r0, #1
 801a474:	181b      	adds	r3, r3, r0
 801a476:	19db      	adds	r3, r3, r7
 801a478:	781b      	ldrb	r3, [r3, #0]
 801a47a:	188a      	adds	r2, r1, r2
 801a47c:	b291      	uxth	r1, r2
 801a47e:	4a21      	ldr	r2, [pc, #132]	; (801a504 <Send_DpmConfigSetCnf+0x614>)
 801a480:	00db      	lsls	r3, r3, #3
 801a482:	18d3      	adds	r3, r2, r3
 801a484:	3304      	adds	r3, #4
 801a486:	1c0a      	adds	r2, r1, #0
 801a488:	801a      	strh	r2, [r3, #0]
        break;
 801a48a:	e058      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
      case GUI_PARAM_PID_SOP :
        DPM_ID_Settings[PortNum].PID       = USBPD_LE16(&value[0]);
 801a48c:	228e      	movs	r2, #142	; 0x8e
 801a48e:	0052      	lsls	r2, r2, #1
 801a490:	18bb      	adds	r3, r7, r2
 801a492:	681b      	ldr	r3, [r3, #0]
 801a494:	781b      	ldrb	r3, [r3, #0]
 801a496:	b299      	uxth	r1, r3
 801a498:	18bb      	adds	r3, r7, r2
 801a49a:	681b      	ldr	r3, [r3, #0]
 801a49c:	3301      	adds	r3, #1
 801a49e:	781b      	ldrb	r3, [r3, #0]
 801a4a0:	b29b      	uxth	r3, r3
 801a4a2:	021b      	lsls	r3, r3, #8
 801a4a4:	b29a      	uxth	r2, r3
 801a4a6:	4b14      	ldr	r3, [pc, #80]	; (801a4f8 <Send_DpmConfigSetCnf+0x608>)
 801a4a8:	20a8      	movs	r0, #168	; 0xa8
 801a4aa:	0040      	lsls	r0, r0, #1
 801a4ac:	181b      	adds	r3, r3, r0
 801a4ae:	19db      	adds	r3, r3, r7
 801a4b0:	781b      	ldrb	r3, [r3, #0]
 801a4b2:	188a      	adds	r2, r1, r2
 801a4b4:	b291      	uxth	r1, r2
 801a4b6:	4a13      	ldr	r2, [pc, #76]	; (801a504 <Send_DpmConfigSetCnf+0x614>)
 801a4b8:	00db      	lsls	r3, r3, #3
 801a4ba:	18d3      	adds	r3, r2, r3
 801a4bc:	3306      	adds	r3, #6
 801a4be:	1c0a      	adds	r2, r1, #0
 801a4c0:	801a      	strh	r2, [r3, #0]
        break;
 801a4c2:	e03c      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
        DPM_VDM_Settings[PortNum].VDM_bcdDevice_SOP     = USBPD_LE16(&value[0]);
        break;
#endif /* _VDM */
      case GUI_PARAM_MEASUREREPORTING :
        /* MeasurementReporting */
        GUI_USER_Params[PortNum].u.MeasurementReporting = value[0];
 801a4c4:	238e      	movs	r3, #142	; 0x8e
 801a4c6:	005b      	lsls	r3, r3, #1
 801a4c8:	18fb      	adds	r3, r7, r3
 801a4ca:	681b      	ldr	r3, [r3, #0]
 801a4cc:	4a0a      	ldr	r2, [pc, #40]	; (801a4f8 <Send_DpmConfigSetCnf+0x608>)
 801a4ce:	21a8      	movs	r1, #168	; 0xa8
 801a4d0:	0049      	lsls	r1, r1, #1
 801a4d2:	1852      	adds	r2, r2, r1
 801a4d4:	19d2      	adds	r2, r2, r7
 801a4d6:	7812      	ldrb	r2, [r2, #0]
 801a4d8:	7818      	ldrb	r0, [r3, #0]
 801a4da:	490b      	ldr	r1, [pc, #44]	; (801a508 <Send_DpmConfigSetCnf+0x618>)
 801a4dc:	0013      	movs	r3, r2
 801a4de:	005b      	lsls	r3, r3, #1
 801a4e0:	189b      	adds	r3, r3, r2
 801a4e2:	005b      	lsls	r3, r3, #1
 801a4e4:	18cb      	adds	r3, r1, r3
 801a4e6:	3304      	adds	r3, #4
 801a4e8:	1c02      	adds	r2, r0, #0
 801a4ea:	701a      	strb	r2, [r3, #0]
        break;
 801a4ec:	e027      	b.n	801a53e <Send_DpmConfigSetCnf+0x64e>
 801a4ee:	46c0      	nop			; (mov r8, r8)
 801a4f0:	200000c8 	.word	0x200000c8
 801a4f4:	200000c4 	.word	0x200000c4
 801a4f8:	fffffebf 	.word	0xfffffebf
 801a4fc:	20000050 	.word	0x20000050
 801a500:	2000003c 	.word	0x2000003c
 801a504:	20000048 	.word	0x20000048
 801a508:	20002e48 	.word	0x20002e48
        (void)memcpy(DPM_USER_Settings[PortNum].DPM_ManuInfoPort.ManuString, &value[4], size);
        break;
#endif /* _MANU_INFO */
#endif /*USBPD_REV30_SUPPORT*/
      default :
        error = (uint8_t)GUI_REJ_DPM_REJECT;
 801a50c:	231a      	movs	r3, #26
 801a50e:	33ff      	adds	r3, #255	; 0xff
 801a510:	18fb      	adds	r3, r7, r3
 801a512:	2200      	movs	r2, #0
 801a514:	701a      	strb	r2, [r3, #0]
        param_not_applicated[counter_param_not_applicated] = tag;
 801a516:	204e      	movs	r0, #78	; 0x4e
 801a518:	30ff      	adds	r0, #255	; 0xff
 801a51a:	183b      	adds	r3, r7, r0
 801a51c:	781b      	ldrb	r3, [r3, #0]
 801a51e:	4a90      	ldr	r2, [pc, #576]	; (801a760 <Send_DpmConfigSetCnf+0x870>)
 801a520:	24a8      	movs	r4, #168	; 0xa8
 801a522:	0064      	lsls	r4, r4, #1
 801a524:	1912      	adds	r2, r2, r4
 801a526:	19d2      	adds	r2, r2, r7
 801a528:	7811      	ldrb	r1, [r2, #0]
 801a52a:	4a8e      	ldr	r2, [pc, #568]	; (801a764 <Send_DpmConfigSetCnf+0x874>)
 801a52c:	1912      	adds	r2, r2, r4
 801a52e:	19d2      	adds	r2, r2, r7
 801a530:	54d1      	strb	r1, [r2, r3]
        counter_param_not_applicated++;
 801a532:	183b      	adds	r3, r7, r0
 801a534:	781a      	ldrb	r2, [r3, #0]
 801a536:	183b      	adds	r3, r7, r0
 801a538:	3201      	adds	r2, #1
 801a53a:	701a      	strb	r2, [r3, #0]
        break;
 801a53c:	46c0      	nop			; (mov r8, r8)
  while ((uint8_t)(0xFF) != TLV_get(&process_tlv, &tag, &size, &value))
 801a53e:	238e      	movs	r3, #142	; 0x8e
 801a540:	005b      	lsls	r3, r3, #1
 801a542:	18fb      	adds	r3, r7, r3
 801a544:	228d      	movs	r2, #141	; 0x8d
 801a546:	0052      	lsls	r2, r2, #1
 801a548:	18ba      	adds	r2, r7, r2
 801a54a:	2117      	movs	r1, #23
 801a54c:	1879      	adds	r1, r7, r1
 801a54e:	2090      	movs	r0, #144	; 0x90
 801a550:	0040      	lsls	r0, r0, #1
 801a552:	1838      	adds	r0, r7, r0
 801a554:	f7fd fd3a 	bl	8017fcc <TLV_get>
 801a558:	0003      	movs	r3, r0
 801a55a:	2bff      	cmp	r3, #255	; 0xff
 801a55c:	d000      	beq.n	801a560 <Send_DpmConfigSetCnf+0x670>
 801a55e:	e508      	b.n	8019f72 <Send_DpmConfigSetCnf+0x82>
    }
  }

#if !defined(USBPDCORE_LIB_NO_PD)
  /* Updtate CAD_SNKToggleTime & CAD_SRCToggleTime only if TDRP and/or DC_SRC_DRP have been received */
  if (1U == flag_drp)
 801a560:	23a6      	movs	r3, #166	; 0xa6
 801a562:	005b      	lsls	r3, r3, #1
 801a564:	18fb      	adds	r3, r7, r3
 801a566:	781b      	ldrb	r3, [r3, #0]
 801a568:	2b01      	cmp	r3, #1
 801a56a:	d000      	beq.n	801a56e <Send_DpmConfigSetCnf+0x67e>
 801a56c:	e0a2      	b.n	801a6b4 <Send_DpmConfigSetCnf+0x7c4>
  {
    uint16_t calcul;
    if (0U == tdrp)
 801a56e:	244c      	movs	r4, #76	; 0x4c
 801a570:	34ff      	adds	r4, #255	; 0xff
 801a572:	193b      	adds	r3, r7, r4
 801a574:	781b      	ldrb	r3, [r3, #0]
 801a576:	2b00      	cmp	r3, #0
 801a578:	d11c      	bne.n	801a5b4 <Send_DpmConfigSetCnf+0x6c4>
    {
      tdrp = (uint8_t)(DPM_Settings[PortNum].CAD_SNKToggleTime + DPM_Settings[PortNum].CAD_SRCToggleTime);
 801a57a:	4b7b      	ldr	r3, [pc, #492]	; (801a768 <Send_DpmConfigSetCnf+0x878>)
 801a57c:	20a8      	movs	r0, #168	; 0xa8
 801a57e:	0040      	lsls	r0, r0, #1
 801a580:	181b      	adds	r3, r3, r0
 801a582:	19db      	adds	r3, r3, r7
 801a584:	781a      	ldrb	r2, [r3, #0]
 801a586:	4979      	ldr	r1, [pc, #484]	; (801a76c <Send_DpmConfigSetCnf+0x87c>)
 801a588:	0013      	movs	r3, r2
 801a58a:	005b      	lsls	r3, r3, #1
 801a58c:	189b      	adds	r3, r3, r2
 801a58e:	009b      	lsls	r3, r3, #2
 801a590:	18cb      	adds	r3, r1, r3
 801a592:	3306      	adds	r3, #6
 801a594:	7819      	ldrb	r1, [r3, #0]
 801a596:	4b74      	ldr	r3, [pc, #464]	; (801a768 <Send_DpmConfigSetCnf+0x878>)
 801a598:	181b      	adds	r3, r3, r0
 801a59a:	19db      	adds	r3, r3, r7
 801a59c:	781a      	ldrb	r2, [r3, #0]
 801a59e:	4873      	ldr	r0, [pc, #460]	; (801a76c <Send_DpmConfigSetCnf+0x87c>)
 801a5a0:	0013      	movs	r3, r2
 801a5a2:	005b      	lsls	r3, r3, #1
 801a5a4:	189b      	adds	r3, r3, r2
 801a5a6:	009b      	lsls	r3, r3, #2
 801a5a8:	18c3      	adds	r3, r0, r3
 801a5aa:	3307      	adds	r3, #7
 801a5ac:	781a      	ldrb	r2, [r3, #0]
 801a5ae:	193b      	adds	r3, r7, r4
 801a5b0:	188a      	adds	r2, r1, r2
 801a5b2:	701a      	strb	r2, [r3, #0]
    }
    if (0U == dcdrp)
 801a5b4:	26a7      	movs	r6, #167	; 0xa7
 801a5b6:	0076      	lsls	r6, r6, #1
 801a5b8:	19bb      	adds	r3, r7, r6
 801a5ba:	881b      	ldrh	r3, [r3, #0]
 801a5bc:	2b00      	cmp	r3, #0
 801a5be:	d133      	bne.n	801a628 <Send_DpmConfigSetCnf+0x738>
    {
      dcdrp = (uint16_t)
              ((DPM_Settings[PortNum].CAD_SRCToggleTime * 100U)
 801a5c0:	4b69      	ldr	r3, [pc, #420]	; (801a768 <Send_DpmConfigSetCnf+0x878>)
 801a5c2:	24a8      	movs	r4, #168	; 0xa8
 801a5c4:	0064      	lsls	r4, r4, #1
 801a5c6:	191b      	adds	r3, r3, r4
 801a5c8:	19db      	adds	r3, r3, r7
 801a5ca:	781a      	ldrb	r2, [r3, #0]
 801a5cc:	4967      	ldr	r1, [pc, #412]	; (801a76c <Send_DpmConfigSetCnf+0x87c>)
 801a5ce:	0013      	movs	r3, r2
 801a5d0:	005b      	lsls	r3, r3, #1
 801a5d2:	189b      	adds	r3, r3, r2
 801a5d4:	009b      	lsls	r3, r3, #2
 801a5d6:	18cb      	adds	r3, r1, r3
 801a5d8:	3307      	adds	r3, #7
 801a5da:	781b      	ldrb	r3, [r3, #0]
 801a5dc:	001a      	movs	r2, r3
 801a5de:	2364      	movs	r3, #100	; 0x64
 801a5e0:	4353      	muls	r3, r2
 801a5e2:	0018      	movs	r0, r3
               / (DPM_Settings[PortNum].CAD_SNKToggleTime + DPM_Settings[PortNum].CAD_SRCToggleTime));
 801a5e4:	4b60      	ldr	r3, [pc, #384]	; (801a768 <Send_DpmConfigSetCnf+0x878>)
 801a5e6:	0025      	movs	r5, r4
 801a5e8:	191b      	adds	r3, r3, r4
 801a5ea:	19db      	adds	r3, r3, r7
 801a5ec:	781a      	ldrb	r2, [r3, #0]
 801a5ee:	495f      	ldr	r1, [pc, #380]	; (801a76c <Send_DpmConfigSetCnf+0x87c>)
 801a5f0:	0013      	movs	r3, r2
 801a5f2:	005b      	lsls	r3, r3, #1
 801a5f4:	189b      	adds	r3, r3, r2
 801a5f6:	009b      	lsls	r3, r3, #2
 801a5f8:	18cb      	adds	r3, r1, r3
 801a5fa:	3306      	adds	r3, #6
 801a5fc:	781b      	ldrb	r3, [r3, #0]
 801a5fe:	001c      	movs	r4, r3
 801a600:	4b59      	ldr	r3, [pc, #356]	; (801a768 <Send_DpmConfigSetCnf+0x878>)
 801a602:	195b      	adds	r3, r3, r5
 801a604:	19db      	adds	r3, r3, r7
 801a606:	781a      	ldrb	r2, [r3, #0]
 801a608:	4958      	ldr	r1, [pc, #352]	; (801a76c <Send_DpmConfigSetCnf+0x87c>)
 801a60a:	0013      	movs	r3, r2
 801a60c:	005b      	lsls	r3, r3, #1
 801a60e:	189b      	adds	r3, r3, r2
 801a610:	009b      	lsls	r3, r3, #2
 801a612:	18cb      	adds	r3, r1, r3
 801a614:	3307      	adds	r3, #7
 801a616:	781b      	ldrb	r3, [r3, #0]
 801a618:	18e3      	adds	r3, r4, r3
 801a61a:	0019      	movs	r1, r3
 801a61c:	f7eb fde8 	bl	80061f0 <__udivsi3>
 801a620:	0003      	movs	r3, r0
 801a622:	001a      	movs	r2, r3
      dcdrp = (uint16_t)
 801a624:	19bb      	adds	r3, r7, r6
 801a626:	801a      	strh	r2, [r3, #0]
    }
    calcul = (tdrp * dcdrp) / 100U;
 801a628:	254c      	movs	r5, #76	; 0x4c
 801a62a:	35ff      	adds	r5, #255	; 0xff
 801a62c:	197b      	adds	r3, r7, r5
 801a62e:	781b      	ldrb	r3, [r3, #0]
 801a630:	26a7      	movs	r6, #167	; 0xa7
 801a632:	0076      	lsls	r6, r6, #1
 801a634:	19ba      	adds	r2, r7, r6
 801a636:	8812      	ldrh	r2, [r2, #0]
 801a638:	4353      	muls	r3, r2
 801a63a:	2164      	movs	r1, #100	; 0x64
 801a63c:	0018      	movs	r0, r3
 801a63e:	f7eb fdd7 	bl	80061f0 <__udivsi3>
 801a642:	0003      	movs	r3, r0
 801a644:	001a      	movs	r2, r3
 801a646:	249d      	movs	r4, #157	; 0x9d
 801a648:	0064      	lsls	r4, r4, #1
 801a64a:	193b      	adds	r3, r7, r4
 801a64c:	801a      	strh	r2, [r3, #0]
    DPM_Settings[PortNum].CAD_SRCToggleTime = (uint8_t)calcul;
 801a64e:	4b46      	ldr	r3, [pc, #280]	; (801a768 <Send_DpmConfigSetCnf+0x878>)
 801a650:	22a8      	movs	r2, #168	; 0xa8
 801a652:	0052      	lsls	r2, r2, #1
 801a654:	189b      	adds	r3, r3, r2
 801a656:	19db      	adds	r3, r3, r7
 801a658:	781a      	ldrb	r2, [r3, #0]
 801a65a:	193b      	adds	r3, r7, r4
 801a65c:	881b      	ldrh	r3, [r3, #0]
 801a65e:	b2d8      	uxtb	r0, r3
 801a660:	4942      	ldr	r1, [pc, #264]	; (801a76c <Send_DpmConfigSetCnf+0x87c>)
 801a662:	0013      	movs	r3, r2
 801a664:	005b      	lsls	r3, r3, #1
 801a666:	189b      	adds	r3, r3, r2
 801a668:	009b      	lsls	r3, r3, #2
 801a66a:	18cb      	adds	r3, r1, r3
 801a66c:	3307      	adds	r3, #7
 801a66e:	1c02      	adds	r2, r0, #0
 801a670:	701a      	strb	r2, [r3, #0]
    calcul = tdrp * (100U - dcdrp) / 100U;
 801a672:	197b      	adds	r3, r7, r5
 801a674:	781b      	ldrb	r3, [r3, #0]
 801a676:	19ba      	adds	r2, r7, r6
 801a678:	8812      	ldrh	r2, [r2, #0]
 801a67a:	2164      	movs	r1, #100	; 0x64
 801a67c:	1a8a      	subs	r2, r1, r2
 801a67e:	4353      	muls	r3, r2
 801a680:	2164      	movs	r1, #100	; 0x64
 801a682:	0018      	movs	r0, r3
 801a684:	f7eb fdb4 	bl	80061f0 <__udivsi3>
 801a688:	0003      	movs	r3, r0
 801a68a:	001a      	movs	r2, r3
 801a68c:	193b      	adds	r3, r7, r4
 801a68e:	801a      	strh	r2, [r3, #0]
    DPM_Settings[PortNum].CAD_SNKToggleTime = (uint8_t)calcul;
 801a690:	4b35      	ldr	r3, [pc, #212]	; (801a768 <Send_DpmConfigSetCnf+0x878>)
 801a692:	22a8      	movs	r2, #168	; 0xa8
 801a694:	0052      	lsls	r2, r2, #1
 801a696:	189b      	adds	r3, r3, r2
 801a698:	19db      	adds	r3, r3, r7
 801a69a:	781a      	ldrb	r2, [r3, #0]
 801a69c:	193b      	adds	r3, r7, r4
 801a69e:	881b      	ldrh	r3, [r3, #0]
 801a6a0:	b2d8      	uxtb	r0, r3
 801a6a2:	4932      	ldr	r1, [pc, #200]	; (801a76c <Send_DpmConfigSetCnf+0x87c>)
 801a6a4:	0013      	movs	r3, r2
 801a6a6:	005b      	lsls	r3, r3, #1
 801a6a8:	189b      	adds	r3, r3, r2
 801a6aa:	009b      	lsls	r3, r3, #2
 801a6ac:	18cb      	adds	r3, r1, r3
 801a6ae:	3306      	adds	r3, #6
 801a6b0:	1c02      	adds	r2, r0, #0
 801a6b2:	701a      	strb	r2, [r3, #0]
  }
#endif /* !USBPDCORE_LIB_NO_PD */

  /* Only applies if an error was specified. Will send a DPM_CONFIG_REJ instead of DPM_CONFIG_SET_CNF*/
  if (error != 0xFFU)
 801a6b4:	241a      	movs	r4, #26
 801a6b6:	34ff      	adds	r4, #255	; 0xff
 801a6b8:	193b      	adds	r3, r7, r4
 801a6ba:	781b      	ldrb	r3, [r3, #0]
 801a6bc:	2bff      	cmp	r3, #255	; 0xff
 801a6be:	d04b      	beq.n	801a758 <Send_DpmConfigSetCnf+0x868>
  {
    TLV_deinit_encode(&send_tlv);
 801a6c0:	2594      	movs	r5, #148	; 0x94
 801a6c2:	006d      	lsls	r5, r5, #1
 801a6c4:	197b      	adds	r3, r7, r5
 801a6c6:	0018      	movs	r0, r3
 801a6c8:	f7fd fc42 	bl	8017f50 <TLV_deinit_encode>
    (void)TLV_init_encode(&send_tlv, __GUI_SET_TAG_ID((PortNum + 1), DPM_CONFIG_REJ), TLV_SIZE_MAX, pEncodedMsg);
 801a6cc:	4b26      	ldr	r3, [pc, #152]	; (801a768 <Send_DpmConfigSetCnf+0x878>)
 801a6ce:	22a8      	movs	r2, #168	; 0xa8
 801a6d0:	0052      	lsls	r2, r2, #1
 801a6d2:	189b      	adds	r3, r3, r2
 801a6d4:	19db      	adds	r3, r3, r7
 801a6d6:	781b      	ldrb	r3, [r3, #0]
 801a6d8:	3301      	adds	r3, #1
 801a6da:	015b      	lsls	r3, r3, #5
 801a6dc:	b25b      	sxtb	r3, r3
 801a6de:	2208      	movs	r2, #8
 801a6e0:	4313      	orrs	r3, r2
 801a6e2:	b25b      	sxtb	r3, r3
 801a6e4:	b2d9      	uxtb	r1, r3
 801a6e6:	687b      	ldr	r3, [r7, #4]
 801a6e8:	2280      	movs	r2, #128	; 0x80
 801a6ea:	0052      	lsls	r2, r2, #1
 801a6ec:	1978      	adds	r0, r7, r5
 801a6ee:	f7fd fa6a 	bl	8017bc6 <TLV_init_encode>
    (void)TLV_addValue(&send_tlv, &error, 1);
 801a6f2:	1939      	adds	r1, r7, r4
 801a6f4:	197b      	adds	r3, r7, r5
 801a6f6:	2201      	movs	r2, #1
 801a6f8:	0018      	movs	r0, r3
 801a6fa:	f7fd fb95 	bl	8017e28 <TLV_addValue>

    /* If the cause of error is DPM_REJECT, we have to list the tag of parameters which didn't pass */
    if (error != 0U)
 801a6fe:	193b      	adds	r3, r7, r4
 801a700:	781b      	ldrb	r3, [r3, #0]
 801a702:	2b00      	cmp	r3, #0
 801a704:	d022      	beq.n	801a74c <Send_DpmConfigSetCnf+0x85c>
    {
      uint32_t index;
      for (index = 0; index < counter_param_not_applicated; index++)
 801a706:	2300      	movs	r3, #0
 801a708:	229e      	movs	r2, #158	; 0x9e
 801a70a:	0052      	lsls	r2, r2, #1
 801a70c:	18ba      	adds	r2, r7, r2
 801a70e:	6013      	str	r3, [r2, #0]
 801a710:	e012      	b.n	801a738 <Send_DpmConfigSetCnf+0x848>
      {
        (void)TLV_addValue(&send_tlv, &param_not_applicated[index], 1);
 801a712:	2318      	movs	r3, #24
 801a714:	18fa      	adds	r2, r7, r3
 801a716:	249e      	movs	r4, #158	; 0x9e
 801a718:	0064      	lsls	r4, r4, #1
 801a71a:	193b      	adds	r3, r7, r4
 801a71c:	681b      	ldr	r3, [r3, #0]
 801a71e:	18d1      	adds	r1, r2, r3
 801a720:	2394      	movs	r3, #148	; 0x94
 801a722:	005b      	lsls	r3, r3, #1
 801a724:	18fb      	adds	r3, r7, r3
 801a726:	2201      	movs	r2, #1
 801a728:	0018      	movs	r0, r3
 801a72a:	f7fd fb7d 	bl	8017e28 <TLV_addValue>
      for (index = 0; index < counter_param_not_applicated; index++)
 801a72e:	193b      	adds	r3, r7, r4
 801a730:	681b      	ldr	r3, [r3, #0]
 801a732:	3301      	adds	r3, #1
 801a734:	193a      	adds	r2, r7, r4
 801a736:	6013      	str	r3, [r2, #0]
 801a738:	234e      	movs	r3, #78	; 0x4e
 801a73a:	33ff      	adds	r3, #255	; 0xff
 801a73c:	18fb      	adds	r3, r7, r3
 801a73e:	781b      	ldrb	r3, [r3, #0]
 801a740:	229e      	movs	r2, #158	; 0x9e
 801a742:	0052      	lsls	r2, r2, #1
 801a744:	18ba      	adds	r2, r7, r2
 801a746:	6812      	ldr	r2, [r2, #0]
 801a748:	429a      	cmp	r2, r3
 801a74a:	d3e2      	bcc.n	801a712 <Send_DpmConfigSetCnf+0x822>
      }
    }
    TLV_deinit_encode(&send_tlv);
 801a74c:	2394      	movs	r3, #148	; 0x94
 801a74e:	005b      	lsls	r3, r3, #1
 801a750:	18fb      	adds	r3, r7, r3
 801a752:	0018      	movs	r0, r3
 801a754:	f7fd fbfc 	bl	8017f50 <TLV_deinit_encode>
  }
}
 801a758:	46c0      	nop			; (mov r8, r8)
 801a75a:	46bd      	mov	sp, r7
 801a75c:	b055      	add	sp, #340	; 0x154
 801a75e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a760:	fffffec7 	.word	0xfffffec7
 801a764:	fffffec8 	.word	0xfffffec8
 801a768:	fffffebf 	.word	0xfffffebf
 801a76c:	2000003c 	.word	0x2000003c

0801a770 <Send_DpmConfigGetCnf>:

static void Send_DpmConfigGetCnf(uint8_t PortNum, uint8_t *instruction, uint8_t *pEncodedMsg)
{
 801a770:	b580      	push	{r7, lr}
 801a772:	b092      	sub	sp, #72	; 0x48
 801a774:	af00      	add	r7, sp, #0
 801a776:	60b9      	str	r1, [r7, #8]
 801a778:	607a      	str	r2, [r7, #4]
 801a77a:	210f      	movs	r1, #15
 801a77c:	187b      	adds	r3, r7, r1
 801a77e:	1c02      	adds	r2, r0, #0
 801a780:	701a      	strb	r2, [r3, #0]
  TLV_ToSend_Data_t send_tlv;
  (void)TLV_init_encode(&send_tlv, __GUI_SET_TAG_ID((PortNum + 1), DPM_CONFIG_GET_CNF), TLV_SIZE_MAX, pEncodedMsg);
 801a782:	187b      	adds	r3, r7, r1
 801a784:	781b      	ldrb	r3, [r3, #0]
 801a786:	3301      	adds	r3, #1
 801a788:	015b      	lsls	r3, r3, #5
 801a78a:	b25b      	sxtb	r3, r3
 801a78c:	2205      	movs	r2, #5
 801a78e:	4313      	orrs	r3, r2
 801a790:	b25b      	sxtb	r3, r3
 801a792:	b2d9      	uxtb	r1, r3
 801a794:	687b      	ldr	r3, [r7, #4]
 801a796:	2280      	movs	r2, #128	; 0x80
 801a798:	0052      	lsls	r2, r2, #1
 801a79a:	2030      	movs	r0, #48	; 0x30
 801a79c:	1838      	adds	r0, r7, r0
 801a79e:	f7fd fa12 	bl	8017bc6 <TLV_init_encode>
  uint16_t length = TLV_get_string_length(instruction) - TLV_HEADER_SIZE;
 801a7a2:	68bb      	ldr	r3, [r7, #8]
 801a7a4:	0018      	movs	r0, r3
 801a7a6:	f7fd fc79 	bl	801809c <TLV_get_string_length>
 801a7aa:	0003      	movs	r3, r0
 801a7ac:	001a      	movs	r2, r3
 801a7ae:	2344      	movs	r3, #68	; 0x44
 801a7b0:	18fb      	adds	r3, r7, r3
 801a7b2:	3a03      	subs	r2, #3
 801a7b4:	801a      	strh	r2, [r3, #0]
  uint8_t index = 0;
 801a7b6:	2347      	movs	r3, #71	; 0x47
 801a7b8:	18fb      	adds	r3, r7, r3
 801a7ba:	2200      	movs	r2, #0
 801a7bc:	701a      	strb	r2, [r3, #0]

  /* This is a state machine. */
  do
  {
    /* If there is no parameters, we go through each case of the state machine in one pass. (conditional breaks) */
    if (0U == length)
 801a7be:	2344      	movs	r3, #68	; 0x44
 801a7c0:	18fb      	adds	r3, r7, r3
 801a7c2:	881b      	ldrh	r3, [r3, #0]
 801a7c4:	2b00      	cmp	r3, #0
 801a7c6:	d104      	bne.n	801a7d2 <Send_DpmConfigGetCnf+0x62>
    {
      param = (uint8_t)GUI_PARAM_ALL;
 801a7c8:	2346      	movs	r3, #70	; 0x46
 801a7ca:	18fb      	adds	r3, r7, r3
 801a7cc:	22ff      	movs	r2, #255	; 0xff
 801a7ce:	701a      	strb	r2, [r3, #0]
 801a7d0:	e009      	b.n	801a7e6 <Send_DpmConfigGetCnf+0x76>
    }
    else
    {
      /* If there are, we loop the state machine and go through one case each time. */
      param = instruction[TLV_VALUE_POSITION + index];
 801a7d2:	2347      	movs	r3, #71	; 0x47
 801a7d4:	18fb      	adds	r3, r7, r3
 801a7d6:	781b      	ldrb	r3, [r3, #0]
 801a7d8:	3307      	adds	r3, #7
 801a7da:	68ba      	ldr	r2, [r7, #8]
 801a7dc:	18d2      	adds	r2, r2, r3
 801a7de:	2346      	movs	r3, #70	; 0x46
 801a7e0:	18fb      	adds	r3, r7, r3
 801a7e2:	7812      	ldrb	r2, [r2, #0]
 801a7e4:	701a      	strb	r2, [r3, #0]

    /*
    Each case should simply use the TLV_add function to insert his corresponding data,
    as suggested in comment. Manual cast to (uint8_t *) may be required.
    */
    switch ((USBPD_GUI_Tag_Param)param)
 801a7e6:	2346      	movs	r3, #70	; 0x46
 801a7e8:	18fb      	adds	r3, r7, r3
 801a7ea:	781b      	ldrb	r3, [r3, #0]
 801a7ec:	2b1c      	cmp	r3, #28
 801a7ee:	dc0d      	bgt.n	801a80c <Send_DpmConfigGetCnf+0x9c>
 801a7f0:	2b00      	cmp	r3, #0
 801a7f2:	da00      	bge.n	801a7f6 <Send_DpmConfigGetCnf+0x86>
 801a7f4:	e243      	b.n	801ac7e <Send_DpmConfigGetCnf+0x50e>
 801a7f6:	2b1c      	cmp	r3, #28
 801a7f8:	d900      	bls.n	801a7fc <Send_DpmConfigGetCnf+0x8c>
 801a7fa:	e240      	b.n	801ac7e <Send_DpmConfigGetCnf+0x50e>
 801a7fc:	009a      	lsls	r2, r3, #2
 801a7fe:	4b02      	ldr	r3, [pc, #8]	; (801a808 <Send_DpmConfigGetCnf+0x98>)
 801a800:	18d3      	adds	r3, r2, r3
 801a802:	681b      	ldr	r3, [r3, #0]
 801a804:	469f      	mov	pc, r3
 801a806:	46c0      	nop			; (mov r8, r8)
 801a808:	0801e0cc 	.word	0x0801e0cc
 801a80c:	2bff      	cmp	r3, #255	; 0xff
 801a80e:	d000      	beq.n	801a812 <Send_DpmConfigGetCnf+0xa2>
 801a810:	e235      	b.n	801ac7e <Send_DpmConfigGetCnf+0x50e>
#if !defined(USBPDCORE_LIB_NO_PD)
      case GUI_PARAM_SOP :
      {
        /* SOP & SOP1 & SOP2 */
        /* SOP1_Debug & SOP2_Debug not implemented */
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_SupportedSOP;
 801a812:	230f      	movs	r3, #15
 801a814:	18fb      	adds	r3, r7, r3
 801a816:	781a      	ldrb	r2, [r3, #0]
 801a818:	49ed      	ldr	r1, [pc, #948]	; (801abd0 <Send_DpmConfigGetCnf+0x460>)
 801a81a:	0013      	movs	r3, r2
 801a81c:	005b      	lsls	r3, r3, #1
 801a81e:	189b      	adds	r3, r3, r2
 801a820:	009b      	lsls	r3, r3, #2
 801a822:	585b      	ldr	r3, [r3, r1]
 801a824:	b2da      	uxtb	r2, r3
 801a826:	212f      	movs	r1, #47	; 0x2f
 801a828:	187b      	adds	r3, r7, r1
 801a82a:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_SOP, 1, &settings);
 801a82c:	187b      	adds	r3, r7, r1
 801a82e:	2230      	movs	r2, #48	; 0x30
 801a830:	18b8      	adds	r0, r7, r2
 801a832:	2201      	movs	r2, #1
 801a834:	2100      	movs	r1, #0
 801a836:	f7fd fa29 	bl	8017c8c <TLV_add>
        if (0U != length)
 801a83a:	2344      	movs	r3, #68	; 0x44
 801a83c:	18fb      	adds	r3, r7, r3
 801a83e:	881b      	ldrh	r3, [r3, #0]
 801a840:	2b00      	cmp	r3, #0
 801a842:	d000      	beq.n	801a846 <Send_DpmConfigGetCnf+0xd6>
 801a844:	e22e      	b.n	801aca4 <Send_DpmConfigGetCnf+0x534>
      }
#if defined(USBPD_REV30_SUPPORT)
      case GUI_PARAM_FASTROLESWAP :
      {
        /*FastRoleSwap*/
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_PD3_Support.d.PE_FastRoleSwapSupport;
 801a846:	230f      	movs	r3, #15
 801a848:	18fb      	adds	r3, r7, r3
 801a84a:	781a      	ldrb	r2, [r3, #0]
 801a84c:	49e0      	ldr	r1, [pc, #896]	; (801abd0 <Send_DpmConfigGetCnf+0x460>)
 801a84e:	2008      	movs	r0, #8
 801a850:	0013      	movs	r3, r2
 801a852:	005b      	lsls	r3, r3, #1
 801a854:	189b      	adds	r3, r3, r2
 801a856:	009b      	lsls	r3, r3, #2
 801a858:	18cb      	adds	r3, r1, r3
 801a85a:	181b      	adds	r3, r3, r0
 801a85c:	781b      	ldrb	r3, [r3, #0]
 801a85e:	079b      	lsls	r3, r3, #30
 801a860:	0fdb      	lsrs	r3, r3, #31
 801a862:	b2db      	uxtb	r3, r3
 801a864:	001a      	movs	r2, r3
 801a866:	212e      	movs	r1, #46	; 0x2e
 801a868:	187b      	adds	r3, r7, r1
 801a86a:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_FASTROLESWAP, 1, &settings);
 801a86c:	187b      	adds	r3, r7, r1
 801a86e:	2230      	movs	r2, #48	; 0x30
 801a870:	18b8      	adds	r0, r7, r2
 801a872:	2201      	movs	r2, #1
 801a874:	2102      	movs	r1, #2
 801a876:	f7fd fa09 	bl	8017c8c <TLV_add>
        if (0U != length)
 801a87a:	2344      	movs	r3, #68	; 0x44
 801a87c:	18fb      	adds	r3, r7, r3
 801a87e:	881b      	ldrh	r3, [r3, #0]
 801a880:	2b00      	cmp	r3, #0
 801a882:	d000      	beq.n	801a886 <Send_DpmConfigGetCnf+0x116>
 801a884:	e210      	b.n	801aca8 <Send_DpmConfigGetCnf+0x538>
#endif /*USBPD_REV30_SUPPORT*/
#endif /* !USBPDCORE_LIB_NO_PD */
      case GUI_PARAM_DATAROLESWAP_TO_UFP :
      {
        /* DataRoleSwap to UFP */
        uint8_t settings = (uint8_t)DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP;
 801a886:	230f      	movs	r3, #15
 801a888:	18fb      	adds	r3, r7, r3
 801a88a:	781a      	ldrb	r2, [r3, #0]
 801a88c:	4bd1      	ldr	r3, [pc, #836]	; (801abd4 <Send_DpmConfigGetCnf+0x464>)
 801a88e:	2174      	movs	r1, #116	; 0x74
 801a890:	434a      	muls	r2, r1
 801a892:	5cd3      	ldrb	r3, [r2, r3]
 801a894:	071b      	lsls	r3, r3, #28
 801a896:	0fdb      	lsrs	r3, r3, #31
 801a898:	b2db      	uxtb	r3, r3
 801a89a:	001a      	movs	r2, r3
 801a89c:	212d      	movs	r1, #45	; 0x2d
 801a89e:	187b      	adds	r3, r7, r1
 801a8a0:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_DATAROLESWAP_TO_UFP, 1, &settings);
 801a8a2:	187b      	adds	r3, r7, r1
 801a8a4:	2230      	movs	r2, #48	; 0x30
 801a8a6:	18b8      	adds	r0, r7, r2
 801a8a8:	2201      	movs	r2, #1
 801a8aa:	2103      	movs	r1, #3
 801a8ac:	f7fd f9ee 	bl	8017c8c <TLV_add>
        if (0U != length)
 801a8b0:	2344      	movs	r3, #68	; 0x44
 801a8b2:	18fb      	adds	r3, r7, r3
 801a8b4:	881b      	ldrh	r3, [r3, #0]
 801a8b6:	2b00      	cmp	r3, #0
 801a8b8:	d000      	beq.n	801a8bc <Send_DpmConfigGetCnf+0x14c>
 801a8ba:	e1f7      	b.n	801acac <Send_DpmConfigGetCnf+0x53c>
        }
      }
      case GUI_PARAM_DATAROLESWAP_TO_DFP :
      {
        /* DataRoleSwap to DFP */
        uint8_t settings = (uint8_t)DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP;
 801a8bc:	230f      	movs	r3, #15
 801a8be:	18fb      	adds	r3, r7, r3
 801a8c0:	781a      	ldrb	r2, [r3, #0]
 801a8c2:	4bc4      	ldr	r3, [pc, #784]	; (801abd4 <Send_DpmConfigGetCnf+0x464>)
 801a8c4:	2174      	movs	r1, #116	; 0x74
 801a8c6:	434a      	muls	r2, r1
 801a8c8:	5cd3      	ldrb	r3, [r2, r3]
 801a8ca:	075b      	lsls	r3, r3, #29
 801a8cc:	0fdb      	lsrs	r3, r3, #31
 801a8ce:	b2db      	uxtb	r3, r3
 801a8d0:	001a      	movs	r2, r3
 801a8d2:	212c      	movs	r1, #44	; 0x2c
 801a8d4:	187b      	adds	r3, r7, r1
 801a8d6:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_DATAROLESWAP_TO_DFP, 1, &settings);
 801a8d8:	187b      	adds	r3, r7, r1
 801a8da:	2230      	movs	r2, #48	; 0x30
 801a8dc:	18b8      	adds	r0, r7, r2
 801a8de:	2201      	movs	r2, #1
 801a8e0:	211c      	movs	r1, #28
 801a8e2:	f7fd f9d3 	bl	8017c8c <TLV_add>
        if (0U != length)
 801a8e6:	2344      	movs	r3, #68	; 0x44
 801a8e8:	18fb      	adds	r3, r7, r3
 801a8ea:	881b      	ldrh	r3, [r3, #0]
 801a8ec:	2b00      	cmp	r3, #0
 801a8ee:	d000      	beq.n	801a8f2 <Send_DpmConfigGetCnf+0x182>
 801a8f0:	e1de      	b.n	801acb0 <Send_DpmConfigGetCnf+0x540>
        }
      }
      case GUI_PARAM_DEFAULTPOWERROLE :
      {
        /*DefaultPowerRole*/
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_DefaultRole;
 801a8f2:	230f      	movs	r3, #15
 801a8f4:	18fb      	adds	r3, r7, r3
 801a8f6:	781a      	ldrb	r2, [r3, #0]
 801a8f8:	49b5      	ldr	r1, [pc, #724]	; (801abd0 <Send_DpmConfigGetCnf+0x460>)
 801a8fa:	0013      	movs	r3, r2
 801a8fc:	005b      	lsls	r3, r3, #1
 801a8fe:	189b      	adds	r3, r3, r2
 801a900:	009b      	lsls	r3, r3, #2
 801a902:	18cb      	adds	r3, r1, r3
 801a904:	791b      	ldrb	r3, [r3, #4]
 801a906:	075b      	lsls	r3, r3, #29
 801a908:	0fdb      	lsrs	r3, r3, #31
 801a90a:	b2db      	uxtb	r3, r3
 801a90c:	001a      	movs	r2, r3
 801a90e:	212b      	movs	r1, #43	; 0x2b
 801a910:	187b      	adds	r3, r7, r1
 801a912:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_DEFAULTPOWERROLE, 1, &settings);
 801a914:	187b      	adds	r3, r7, r1
 801a916:	2230      	movs	r2, #48	; 0x30
 801a918:	18b8      	adds	r0, r7, r2
 801a91a:	2201      	movs	r2, #1
 801a91c:	2104      	movs	r1, #4
 801a91e:	f7fd f9b5 	bl	8017c8c <TLV_add>
        if (0U != length)
 801a922:	2344      	movs	r3, #68	; 0x44
 801a924:	18fb      	adds	r3, r7, r3
 801a926:	881b      	ldrh	r3, [r3, #0]
 801a928:	2b00      	cmp	r3, #0
 801a92a:	d000      	beq.n	801a92e <Send_DpmConfigGetCnf+0x1be>
 801a92c:	e1c2      	b.n	801acb4 <Send_DpmConfigGetCnf+0x544>
      }
#if !defined(USBPDCORE_LIB_NO_PD)
      case GUI_PARAM_DRP_SUPPORT :
      {
        /*DRP_Support*/
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_RoleSwap;
 801a92e:	230f      	movs	r3, #15
 801a930:	18fb      	adds	r3, r7, r3
 801a932:	781a      	ldrb	r2, [r3, #0]
 801a934:	49a6      	ldr	r1, [pc, #664]	; (801abd0 <Send_DpmConfigGetCnf+0x460>)
 801a936:	0013      	movs	r3, r2
 801a938:	005b      	lsls	r3, r3, #1
 801a93a:	189b      	adds	r3, r3, r2
 801a93c:	009b      	lsls	r3, r3, #2
 801a93e:	18cb      	adds	r3, r1, r3
 801a940:	791b      	ldrb	r3, [r3, #4]
 801a942:	071b      	lsls	r3, r3, #28
 801a944:	0fdb      	lsrs	r3, r3, #31
 801a946:	b2db      	uxtb	r3, r3
 801a948:	001a      	movs	r2, r3
 801a94a:	212a      	movs	r1, #42	; 0x2a
 801a94c:	187b      	adds	r3, r7, r1
 801a94e:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_DRP_SUPPORT, 1, &settings);
 801a950:	187b      	adds	r3, r7, r1
 801a952:	2230      	movs	r2, #48	; 0x30
 801a954:	18b8      	adds	r0, r7, r2
 801a956:	2201      	movs	r2, #1
 801a958:	2105      	movs	r1, #5
 801a95a:	f7fd f997 	bl	8017c8c <TLV_add>
        if (0U != length)
 801a95e:	2344      	movs	r3, #68	; 0x44
 801a960:	18fb      	adds	r3, r7, r3
 801a962:	881b      	ldrh	r3, [r3, #0]
 801a964:	2b00      	cmp	r3, #0
 801a966:	d000      	beq.n	801a96a <Send_DpmConfigGetCnf+0x1fa>
 801a968:	e1a6      	b.n	801acb8 <Send_DpmConfigGetCnf+0x548>
        }
      }
      case GUI_PARAM_CADROLETOGGLE :
      {
        /*CADRoleToggle*/
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].CAD_RoleToggle;
 801a96a:	230f      	movs	r3, #15
 801a96c:	18fb      	adds	r3, r7, r3
 801a96e:	781a      	ldrb	r2, [r3, #0]
 801a970:	4997      	ldr	r1, [pc, #604]	; (801abd0 <Send_DpmConfigGetCnf+0x460>)
 801a972:	0013      	movs	r3, r2
 801a974:	005b      	lsls	r3, r3, #1
 801a976:	189b      	adds	r3, r3, r2
 801a978:	009b      	lsls	r3, r3, #2
 801a97a:	18cb      	adds	r3, r1, r3
 801a97c:	795b      	ldrb	r3, [r3, #5]
 801a97e:	069b      	lsls	r3, r3, #26
 801a980:	0fdb      	lsrs	r3, r3, #31
 801a982:	b2db      	uxtb	r3, r3
 801a984:	001a      	movs	r2, r3
 801a986:	2129      	movs	r1, #41	; 0x29
 801a988:	187b      	adds	r3, r7, r1
 801a98a:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_CADROLETOGGLE, 1, &settings);
 801a98c:	187b      	adds	r3, r7, r1
 801a98e:	2230      	movs	r2, #48	; 0x30
 801a990:	18b8      	adds	r0, r7, r2
 801a992:	2201      	movs	r2, #1
 801a994:	2106      	movs	r1, #6
 801a996:	f7fd f979 	bl	8017c8c <TLV_add>
        if (0U != length)
 801a99a:	2344      	movs	r3, #68	; 0x44
 801a99c:	18fb      	adds	r3, r7, r3
 801a99e:	881b      	ldrh	r3, [r3, #0]
 801a9a0:	2b00      	cmp	r3, #0
 801a9a2:	d000      	beq.n	801a9a6 <Send_DpmConfigGetCnf+0x236>
 801a9a4:	e18a      	b.n	801acbc <Send_DpmConfigGetCnf+0x54c>
        }
      }
      case GUI_PARAM_PE_SCAP_HR :
      {
        /*PE_SCAP_HR*/
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_CapscounterSupport;
 801a9a6:	230f      	movs	r3, #15
 801a9a8:	18fb      	adds	r3, r7, r3
 801a9aa:	781a      	ldrb	r2, [r3, #0]
 801a9ac:	4988      	ldr	r1, [pc, #544]	; (801abd0 <Send_DpmConfigGetCnf+0x460>)
 801a9ae:	0013      	movs	r3, r2
 801a9b0:	005b      	lsls	r3, r3, #1
 801a9b2:	189b      	adds	r3, r3, r2
 801a9b4:	009b      	lsls	r3, r3, #2
 801a9b6:	18cb      	adds	r3, r1, r3
 801a9b8:	791b      	ldrb	r3, [r3, #4]
 801a9ba:	061b      	lsls	r3, r3, #24
 801a9bc:	0fdb      	lsrs	r3, r3, #31
 801a9be:	b2db      	uxtb	r3, r3
 801a9c0:	001a      	movs	r2, r3
 801a9c2:	2128      	movs	r1, #40	; 0x28
 801a9c4:	187b      	adds	r3, r7, r1
 801a9c6:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_PE_SCAP_HR,  1, &settings);
 801a9c8:	187b      	adds	r3, r7, r1
 801a9ca:	2230      	movs	r2, #48	; 0x30
 801a9cc:	18b8      	adds	r0, r7, r2
 801a9ce:	2201      	movs	r2, #1
 801a9d0:	2107      	movs	r1, #7
 801a9d2:	f7fd f95b 	bl	8017c8c <TLV_add>
        if (0U != length)
 801a9d6:	2344      	movs	r3, #68	; 0x44
 801a9d8:	18fb      	adds	r3, r7, r3
 801a9da:	881b      	ldrh	r3, [r3, #0]
 801a9dc:	2b00      	cmp	r3, #0
 801a9de:	d000      	beq.n	801a9e2 <Send_DpmConfigGetCnf+0x272>
 801a9e0:	e16e      	b.n	801acc0 <Send_DpmConfigGetCnf+0x550>
      }
#endif /*_VDM*/
      case GUI_PARAM_PING_SUPPORT :
      {
        /* Ping Support */
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_PingSupport;
 801a9e2:	230f      	movs	r3, #15
 801a9e4:	18fb      	adds	r3, r7, r3
 801a9e6:	781a      	ldrb	r2, [r3, #0]
 801a9e8:	4979      	ldr	r1, [pc, #484]	; (801abd0 <Send_DpmConfigGetCnf+0x460>)
 801a9ea:	0013      	movs	r3, r2
 801a9ec:	005b      	lsls	r3, r3, #1
 801a9ee:	189b      	adds	r3, r3, r2
 801a9f0:	009b      	lsls	r3, r3, #2
 801a9f2:	18cb      	adds	r3, r1, r3
 801a9f4:	791b      	ldrb	r3, [r3, #4]
 801a9f6:	065b      	lsls	r3, r3, #25
 801a9f8:	0fdb      	lsrs	r3, r3, #31
 801a9fa:	b2db      	uxtb	r3, r3
 801a9fc:	001a      	movs	r2, r3
 801a9fe:	2127      	movs	r1, #39	; 0x27
 801aa00:	187b      	adds	r3, r7, r1
 801aa02:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_PING_SUPPORT, 1, &settings);
 801aa04:	187b      	adds	r3, r7, r1
 801aa06:	2230      	movs	r2, #48	; 0x30
 801aa08:	18b8      	adds	r0, r7, r2
 801aa0a:	2201      	movs	r2, #1
 801aa0c:	210a      	movs	r1, #10
 801aa0e:	f7fd f93d 	bl	8017c8c <TLV_add>
        if (0U != length)
 801aa12:	2344      	movs	r3, #68	; 0x44
 801aa14:	18fb      	adds	r3, r7, r3
 801aa16:	881b      	ldrh	r3, [r3, #0]
 801aa18:	2b00      	cmp	r3, #0
 801aa1a:	d000      	beq.n	801aa1e <Send_DpmConfigGetCnf+0x2ae>
 801aa1c:	e152      	b.n	801acc4 <Send_DpmConfigGetCnf+0x554>
      }
#if defined(USBPD_REV30_SUPPORT)
      case GUI_PARAM_PPS_SUPPORT :
      {
        /* PD3 Support */
        uint16_t settings = (uint16_t)DPM_Settings[PortNum].PE_PD3_Support.PD3_Support;
 801aa1e:	230f      	movs	r3, #15
 801aa20:	18fb      	adds	r3, r7, r3
 801aa22:	781a      	ldrb	r2, [r3, #0]
 801aa24:	496a      	ldr	r1, [pc, #424]	; (801abd0 <Send_DpmConfigGetCnf+0x460>)
 801aa26:	0013      	movs	r3, r2
 801aa28:	005b      	lsls	r3, r3, #1
 801aa2a:	189b      	adds	r3, r3, r2
 801aa2c:	009b      	lsls	r3, r3, #2
 801aa2e:	18cb      	adds	r3, r1, r3
 801aa30:	3308      	adds	r3, #8
 801aa32:	881a      	ldrh	r2, [r3, #0]
 801aa34:	2124      	movs	r1, #36	; 0x24
 801aa36:	187b      	adds	r3, r7, r1
 801aa38:	801a      	strh	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_PPS_SUPPORT, 2, (uint8_t *)&settings);
 801aa3a:	187b      	adds	r3, r7, r1
 801aa3c:	2230      	movs	r2, #48	; 0x30
 801aa3e:	18b8      	adds	r0, r7, r2
 801aa40:	2202      	movs	r2, #2
 801aa42:	210b      	movs	r1, #11
 801aa44:	f7fd f922 	bl	8017c8c <TLV_add>
        if (0U != length)
 801aa48:	2344      	movs	r3, #68	; 0x44
 801aa4a:	18fb      	adds	r3, r7, r3
 801aa4c:	881b      	ldrh	r3, [r3, #0]
 801aa4e:	2b00      	cmp	r3, #0
 801aa50:	d000      	beq.n	801aa54 <Send_DpmConfigGetCnf+0x2e4>
 801aa52:	e139      	b.n	801acc8 <Send_DpmConfigGetCnf+0x558>
#endif /*USBPD_REV30_SUPPORT*/
#endif /* !USBPDCORE_LIB_NO_PD */
      case GUI_PARAM_VCONNSWAP :
      {
        /*VConnSwap*/
        uint8_t settings = (uint8_t)DPM_USER_Settings[PortNum].PE_VconnSwap;
 801aa54:	230f      	movs	r3, #15
 801aa56:	18fb      	adds	r3, r7, r3
 801aa58:	781a      	ldrb	r2, [r3, #0]
 801aa5a:	4b5e      	ldr	r3, [pc, #376]	; (801abd4 <Send_DpmConfigGetCnf+0x464>)
 801aa5c:	2174      	movs	r1, #116	; 0x74
 801aa5e:	434a      	muls	r2, r1
 801aa60:	5cd3      	ldrb	r3, [r2, r3]
 801aa62:	079b      	lsls	r3, r3, #30
 801aa64:	0fdb      	lsrs	r3, r3, #31
 801aa66:	b2db      	uxtb	r3, r3
 801aa68:	001a      	movs	r2, r3
 801aa6a:	2123      	movs	r1, #35	; 0x23
 801aa6c:	187b      	adds	r3, r7, r1
 801aa6e:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_VCONNSWAP, 1, &settings);
 801aa70:	187b      	adds	r3, r7, r1
 801aa72:	2230      	movs	r2, #48	; 0x30
 801aa74:	18b8      	adds	r0, r7, r2
 801aa76:	2201      	movs	r2, #1
 801aa78:	2108      	movs	r1, #8
 801aa7a:	f7fd f907 	bl	8017c8c <TLV_add>
        if (0U != length)
 801aa7e:	2344      	movs	r3, #68	; 0x44
 801aa80:	18fb      	adds	r3, r7, r3
 801aa82:	881b      	ldrh	r3, [r3, #0]
 801aa84:	2b00      	cmp	r3, #0
 801aa86:	d000      	beq.n	801aa8a <Send_DpmConfigGetCnf+0x31a>
 801aa88:	e120      	b.n	801accc <Send_DpmConfigGetCnf+0x55c>
        uint8_t nb_pdo;
#if USBPD_PORT_COUNT==2
        if (USBPD_PORT_0 == PortNum)
#endif /* USBPD_PORT_COUNT==2 */
        {
          nb_pdo    =  USBPD_NbPDO[0];
 801aa8a:	2143      	movs	r1, #67	; 0x43
 801aa8c:	187b      	adds	r3, r7, r1
 801aa8e:	4a52      	ldr	r2, [pc, #328]	; (801abd8 <Send_DpmConfigGetCnf+0x468>)
 801aa90:	7812      	ldrb	r2, [r2, #0]
 801aa92:	701a      	strb	r2, [r3, #0]
          list_pdo  = (uint8_t *)PORT0_PDO_ListSNK;
 801aa94:	4b51      	ldr	r3, [pc, #324]	; (801abdc <Send_DpmConfigGetCnf+0x46c>)
 801aa96:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
          nb_pdo    =  USBPD_NbPDO[2];
          list_pdo  = (uint8_t *)PORT1_PDO_ListSNK;
        }
#endif /* USBPD_PORT_COUNT==2 */
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_SNK_PDO, ((uint16_t)(nb_pdo) * 4U), list_pdo);
 801aa98:	187b      	adds	r3, r7, r1
 801aa9a:	781b      	ldrb	r3, [r3, #0]
 801aa9c:	b29b      	uxth	r3, r3
 801aa9e:	009b      	lsls	r3, r3, #2
 801aaa0:	b29a      	uxth	r2, r3
 801aaa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801aaa4:	2130      	movs	r1, #48	; 0x30
 801aaa6:	1878      	adds	r0, r7, r1
 801aaa8:	210c      	movs	r1, #12
 801aaaa:	f7fd f8ef 	bl	8017c8c <TLV_add>
      }
      if (0U != length)
 801aaae:	2344      	movs	r3, #68	; 0x44
 801aab0:	18fb      	adds	r3, r7, r3
 801aab2:	881b      	ldrh	r3, [r3, #0]
 801aab4:	2b00      	cmp	r3, #0
 801aab6:	d000      	beq.n	801aaba <Send_DpmConfigGetCnf+0x34a>
 801aab8:	e10a      	b.n	801acd0 <Send_DpmConfigGetCnf+0x560>
      }
#endif /* _SRC || _DRP */
      case GUI_PARAM_TDRP :
      {
        /* Calculate the current value of tDRP (value between 50ms and 100ms) */
        uint8_t value = (uint8_t)DPM_USER_Settings[PortNum].CAD_tDRP;
 801aaba:	230f      	movs	r3, #15
 801aabc:	18fb      	adds	r3, r7, r3
 801aabe:	781b      	ldrb	r3, [r3, #0]
 801aac0:	4a44      	ldr	r2, [pc, #272]	; (801abd4 <Send_DpmConfigGetCnf+0x464>)
 801aac2:	2168      	movs	r1, #104	; 0x68
 801aac4:	2074      	movs	r0, #116	; 0x74
 801aac6:	4343      	muls	r3, r0
 801aac8:	18d3      	adds	r3, r2, r3
 801aaca:	185b      	adds	r3, r3, r1
 801aacc:	791b      	ldrb	r3, [r3, #4]
 801aace:	061b      	lsls	r3, r3, #24
 801aad0:	0e5b      	lsrs	r3, r3, #25
 801aad2:	b2db      	uxtb	r3, r3
 801aad4:	001a      	movs	r2, r3
 801aad6:	2122      	movs	r1, #34	; 0x22
 801aad8:	187b      	adds	r3, r7, r1
 801aada:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_TDRP, 1, &value);
 801aadc:	187b      	adds	r3, r7, r1
 801aade:	2230      	movs	r2, #48	; 0x30
 801aae0:	18b8      	adds	r0, r7, r2
 801aae2:	2201      	movs	r2, #1
 801aae4:	210e      	movs	r1, #14
 801aae6:	f7fd f8d1 	bl	8017c8c <TLV_add>
      }
      if (0U != length)
 801aaea:	2344      	movs	r3, #68	; 0x44
 801aaec:	18fb      	adds	r3, r7, r3
 801aaee:	881b      	ldrh	r3, [r3, #0]
 801aaf0:	2b00      	cmp	r3, #0
 801aaf2:	d000      	beq.n	801aaf6 <Send_DpmConfigGetCnf+0x386>
 801aaf4:	e0ee      	b.n	801acd4 <Send_DpmConfigGetCnf+0x564>
        break;
      }
      case GUI_PARAM_DCSRC_DRP :
      {
        /* Calculate the current value of tDRP (value between 50ms and 100ms) */
        uint8_t value = (uint8_t)DPM_USER_Settings[PortNum].CAD_dcSRC_DRP;
 801aaf6:	230f      	movs	r3, #15
 801aaf8:	18fb      	adds	r3, r7, r3
 801aafa:	781b      	ldrb	r3, [r3, #0]
 801aafc:	4a35      	ldr	r2, [pc, #212]	; (801abd4 <Send_DpmConfigGetCnf+0x464>)
 801aafe:	2168      	movs	r1, #104	; 0x68
 801ab00:	2074      	movs	r0, #116	; 0x74
 801ab02:	4343      	muls	r3, r0
 801ab04:	18d3      	adds	r3, r2, r3
 801ab06:	185b      	adds	r3, r3, r1
 801ab08:	795b      	ldrb	r3, [r3, #5]
 801ab0a:	065b      	lsls	r3, r3, #25
 801ab0c:	0e5b      	lsrs	r3, r3, #25
 801ab0e:	b2db      	uxtb	r3, r3
 801ab10:	001a      	movs	r2, r3
 801ab12:	2121      	movs	r1, #33	; 0x21
 801ab14:	187b      	adds	r3, r7, r1
 801ab16:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_DCSRC_DRP, 1, &value);
 801ab18:	187b      	adds	r3, r7, r1
 801ab1a:	2230      	movs	r2, #48	; 0x30
 801ab1c:	18b8      	adds	r0, r7, r2
 801ab1e:	2201      	movs	r2, #1
 801ab20:	210f      	movs	r1, #15
 801ab22:	f7fd f8b3 	bl	8017c8c <TLV_add>
      }
      if (0U != length)
 801ab26:	2344      	movs	r3, #68	; 0x44
 801ab28:	18fb      	adds	r3, r7, r3
 801ab2a:	881b      	ldrh	r3, [r3, #0]
 801ab2c:	2b00      	cmp	r3, #0
 801ab2e:	d000      	beq.n	801ab32 <Send_DpmConfigGetCnf+0x3c2>
 801ab30:	e0d2      	b.n	801acd8 <Send_DpmConfigGetCnf+0x568>
        break;
      }
#if !defined(USBPDCORE_LIB_NO_PD)
      case GUI_PARAM_RESPONDS_TO_DISCOV_SOP :
      {
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_RespondsToDiscovSOP;
 801ab32:	230f      	movs	r3, #15
 801ab34:	18fb      	adds	r3, r7, r3
 801ab36:	781a      	ldrb	r2, [r3, #0]
 801ab38:	4925      	ldr	r1, [pc, #148]	; (801abd0 <Send_DpmConfigGetCnf+0x460>)
 801ab3a:	0013      	movs	r3, r2
 801ab3c:	005b      	lsls	r3, r3, #1
 801ab3e:	189b      	adds	r3, r3, r2
 801ab40:	009b      	lsls	r3, r3, #2
 801ab42:	18cb      	adds	r3, r1, r3
 801ab44:	795b      	ldrb	r3, [r3, #5]
 801ab46:	07db      	lsls	r3, r3, #31
 801ab48:	0fdb      	lsrs	r3, r3, #31
 801ab4a:	b2db      	uxtb	r3, r3
 801ab4c:	001a      	movs	r2, r3
 801ab4e:	2120      	movs	r1, #32
 801ab50:	187b      	adds	r3, r7, r1
 801ab52:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_RESPONDS_TO_DISCOV_SOP, 1, &settings);
 801ab54:	187b      	adds	r3, r7, r1
 801ab56:	2230      	movs	r2, #48	; 0x30
 801ab58:	18b8      	adds	r0, r7, r2
 801ab5a:	2201      	movs	r2, #1
 801ab5c:	2110      	movs	r1, #16
 801ab5e:	f7fd f895 	bl	8017c8c <TLV_add>
      }
      if (0U != length)
 801ab62:	2344      	movs	r3, #68	; 0x44
 801ab64:	18fb      	adds	r3, r7, r3
 801ab66:	881b      	ldrh	r3, [r3, #0]
 801ab68:	2b00      	cmp	r3, #0
 801ab6a:	d000      	beq.n	801ab6e <Send_DpmConfigGetCnf+0x3fe>
 801ab6c:	e0b6      	b.n	801acdc <Send_DpmConfigGetCnf+0x56c>
      {
        break;
      }
      case GUI_PARAM_ATTEMPTS_DISCOV_SOP :
      {
        uint8_t settings = (uint8_t)DPM_Settings[PortNum].PE_AttemptsDiscovSOP;
 801ab6e:	230f      	movs	r3, #15
 801ab70:	18fb      	adds	r3, r7, r3
 801ab72:	781a      	ldrb	r2, [r3, #0]
 801ab74:	4916      	ldr	r1, [pc, #88]	; (801abd0 <Send_DpmConfigGetCnf+0x460>)
 801ab76:	0013      	movs	r3, r2
 801ab78:	005b      	lsls	r3, r3, #1
 801ab7a:	189b      	adds	r3, r3, r2
 801ab7c:	009b      	lsls	r3, r3, #2
 801ab7e:	18cb      	adds	r3, r1, r3
 801ab80:	795b      	ldrb	r3, [r3, #5]
 801ab82:	079b      	lsls	r3, r3, #30
 801ab84:	0fdb      	lsrs	r3, r3, #31
 801ab86:	b2db      	uxtb	r3, r3
 801ab88:	001a      	movs	r2, r3
 801ab8a:	211f      	movs	r1, #31
 801ab8c:	187b      	adds	r3, r7, r1
 801ab8e:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_ATTEMPTS_DISCOV_SOP, 1, &settings);
 801ab90:	187b      	adds	r3, r7, r1
 801ab92:	2230      	movs	r2, #48	; 0x30
 801ab94:	18b8      	adds	r0, r7, r2
 801ab96:	2201      	movs	r2, #1
 801ab98:	2111      	movs	r1, #17
 801ab9a:	f7fd f877 	bl	8017c8c <TLV_add>
      }
      if (0U != length)
 801ab9e:	2344      	movs	r3, #68	; 0x44
 801aba0:	18fb      	adds	r3, r7, r3
 801aba2:	881b      	ldrh	r3, [r3, #0]
 801aba4:	2b00      	cmp	r3, #0
 801aba6:	d000      	beq.n	801abaa <Send_DpmConfigGetCnf+0x43a>
 801aba8:	e09a      	b.n	801ace0 <Send_DpmConfigGetCnf+0x570>
        break;
      }
#endif /* !USBPDCORE_LIB_NO_PD */
      case GUI_PARAM_XID_SOP :
      {
        uint32_t value = DPM_ID_Settings[PortNum].XID;
 801abaa:	230f      	movs	r3, #15
 801abac:	18fb      	adds	r3, r7, r3
 801abae:	781a      	ldrb	r2, [r3, #0]
 801abb0:	4b0b      	ldr	r3, [pc, #44]	; (801abe0 <Send_DpmConfigGetCnf+0x470>)
 801abb2:	00d2      	lsls	r2, r2, #3
 801abb4:	58d3      	ldr	r3, [r2, r3]
 801abb6:	61bb      	str	r3, [r7, #24]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_XID_SOP, 4, (uint8_t *)&value);
 801abb8:	2318      	movs	r3, #24
 801abba:	18fb      	adds	r3, r7, r3
 801abbc:	2230      	movs	r2, #48	; 0x30
 801abbe:	18b8      	adds	r0, r7, r2
 801abc0:	2204      	movs	r2, #4
 801abc2:	2112      	movs	r1, #18
 801abc4:	f7fd f862 	bl	8017c8c <TLV_add>
      }
      if (0U != length)
 801abc8:	2344      	movs	r3, #68	; 0x44
 801abca:	18fb      	adds	r3, r7, r3
 801abcc:	e00a      	b.n	801abe4 <Send_DpmConfigGetCnf+0x474>
 801abce:	46c0      	nop			; (mov r8, r8)
 801abd0:	2000003c 	.word	0x2000003c
 801abd4:	20000050 	.word	0x20000050
 801abd8:	200000c4 	.word	0x200000c4
 801abdc:	200000c8 	.word	0x200000c8
 801abe0:	20000048 	.word	0x20000048
 801abe4:	881b      	ldrh	r3, [r3, #0]
 801abe6:	2b00      	cmp	r3, #0
 801abe8:	d000      	beq.n	801abec <Send_DpmConfigGetCnf+0x47c>
 801abea:	e07b      	b.n	801ace4 <Send_DpmConfigGetCnf+0x574>
      {
        break;
      }
      case GUI_PARAM_USB_VID_SOP :
      {
        uint16_t value = (uint16_t)DPM_ID_Settings[PortNum].VID;
 801abec:	230f      	movs	r3, #15
 801abee:	18fb      	adds	r3, r7, r3
 801abf0:	781b      	ldrb	r3, [r3, #0]
 801abf2:	4a4d      	ldr	r2, [pc, #308]	; (801ad28 <Send_DpmConfigGetCnf+0x5b8>)
 801abf4:	00db      	lsls	r3, r3, #3
 801abf6:	18d3      	adds	r3, r2, r3
 801abf8:	3304      	adds	r3, #4
 801abfa:	881a      	ldrh	r2, [r3, #0]
 801abfc:	2116      	movs	r1, #22
 801abfe:	187b      	adds	r3, r7, r1
 801ac00:	801a      	strh	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_USB_VID_SOP, 2, (uint8_t *)&value);
 801ac02:	187b      	adds	r3, r7, r1
 801ac04:	2230      	movs	r2, #48	; 0x30
 801ac06:	18b8      	adds	r0, r7, r2
 801ac08:	2202      	movs	r2, #2
 801ac0a:	2117      	movs	r1, #23
 801ac0c:	f7fd f83e 	bl	8017c8c <TLV_add>
      }
      if (0U != length)
 801ac10:	2344      	movs	r3, #68	; 0x44
 801ac12:	18fb      	adds	r3, r7, r3
 801ac14:	881b      	ldrh	r3, [r3, #0]
 801ac16:	2b00      	cmp	r3, #0
 801ac18:	d000      	beq.n	801ac1c <Send_DpmConfigGetCnf+0x4ac>
 801ac1a:	e065      	b.n	801ace8 <Send_DpmConfigGetCnf+0x578>
      {
        break;
      }
      case GUI_PARAM_PID_SOP :
      {
        uint16_t value = (uint16_t)DPM_ID_Settings[PortNum].PID;
 801ac1c:	230f      	movs	r3, #15
 801ac1e:	18fb      	adds	r3, r7, r3
 801ac20:	781b      	ldrb	r3, [r3, #0]
 801ac22:	4a41      	ldr	r2, [pc, #260]	; (801ad28 <Send_DpmConfigGetCnf+0x5b8>)
 801ac24:	00db      	lsls	r3, r3, #3
 801ac26:	18d3      	adds	r3, r2, r3
 801ac28:	3306      	adds	r3, #6
 801ac2a:	881a      	ldrh	r2, [r3, #0]
 801ac2c:	2114      	movs	r1, #20
 801ac2e:	187b      	adds	r3, r7, r1
 801ac30:	801a      	strh	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_PID_SOP, 2, (uint8_t *)&value);
 801ac32:	187b      	adds	r3, r7, r1
 801ac34:	2230      	movs	r2, #48	; 0x30
 801ac36:	18b8      	adds	r0, r7, r2
 801ac38:	2202      	movs	r2, #2
 801ac3a:	2118      	movs	r1, #24
 801ac3c:	f7fd f826 	bl	8017c8c <TLV_add>
      }
      if (0U != length)
 801ac40:	2344      	movs	r3, #68	; 0x44
 801ac42:	18fb      	adds	r3, r7, r3
 801ac44:	881b      	ldrh	r3, [r3, #0]
 801ac46:	2b00      	cmp	r3, #0
 801ac48:	d150      	bne.n	801acec <Send_DpmConfigGetCnf+0x57c>
        break;
      }
#endif /* _VDM */
      case GUI_PARAM_MEASUREREPORTING :
      {
        uint8_t settings = (uint8_t)GUI_USER_Params[PortNum].u.MeasurementReporting;
 801ac4a:	230f      	movs	r3, #15
 801ac4c:	18fb      	adds	r3, r7, r3
 801ac4e:	781a      	ldrb	r2, [r3, #0]
 801ac50:	4936      	ldr	r1, [pc, #216]	; (801ad2c <Send_DpmConfigGetCnf+0x5bc>)
 801ac52:	0013      	movs	r3, r2
 801ac54:	005b      	lsls	r3, r3, #1
 801ac56:	189b      	adds	r3, r3, r2
 801ac58:	005b      	lsls	r3, r3, #1
 801ac5a:	18cb      	adds	r3, r1, r3
 801ac5c:	3304      	adds	r3, #4
 801ac5e:	781a      	ldrb	r2, [r3, #0]
 801ac60:	2113      	movs	r1, #19
 801ac62:	187b      	adds	r3, r7, r1
 801ac64:	701a      	strb	r2, [r3, #0]
        (void)TLV_add(&send_tlv, (uint8_t)GUI_PARAM_MEASUREREPORTING, 1, &settings);
 801ac66:	187b      	adds	r3, r7, r1
 801ac68:	2230      	movs	r2, #48	; 0x30
 801ac6a:	18b8      	adds	r0, r7, r2
 801ac6c:	2201      	movs	r2, #1
 801ac6e:	211a      	movs	r1, #26
 801ac70:	f7fd f80c 	bl	8017c8c <TLV_add>
      }
      if (0U != length)
 801ac74:	2344      	movs	r3, #68	; 0x44
 801ac76:	18fb      	adds	r3, r7, r3
 801ac78:	881b      	ldrh	r3, [r3, #0]
 801ac7a:	2b00      	cmp	r3, #0
 801ac7c:	d138      	bne.n	801acf0 <Send_DpmConfigGetCnf+0x580>
        break;
      }
#endif /* _MANU_INFO */
#endif /*USBPD_REV30_SUPPORT*/
      default:
        if (0U != length)
 801ac7e:	2344      	movs	r3, #68	; 0x44
 801ac80:	18fb      	adds	r3, r7, r3
 801ac82:	881b      	ldrh	r3, [r3, #0]
 801ac84:	2b00      	cmp	r3, #0
 801ac86:	d035      	beq.n	801acf4 <Send_DpmConfigGetCnf+0x584>
        {
          /* At least 1 parameter does not exist */
          TLV_deinit_encode(&send_tlv);
 801ac88:	2330      	movs	r3, #48	; 0x30
 801ac8a:	18fb      	adds	r3, r7, r3
 801ac8c:	0018      	movs	r0, r3
 801ac8e:	f7fd f95f 	bl	8017f50 <TLV_deinit_encode>
          Send_DpmConfigGetRej(PortNum, pEncodedMsg, GUI_REJ_DPM_INVALID_MESSAGE);
 801ac92:	6879      	ldr	r1, [r7, #4]
 801ac94:	230f      	movs	r3, #15
 801ac96:	18fb      	adds	r3, r7, r3
 801ac98:	781b      	ldrb	r3, [r3, #0]
 801ac9a:	2203      	movs	r2, #3
 801ac9c:	0018      	movs	r0, r3
 801ac9e:	f000 f847 	bl	801ad30 <Send_DpmConfigGetRej>
          goto __end;
 801aca2:	e038      	b.n	801ad16 <Send_DpmConfigGetCnf+0x5a6>
          break;
 801aca4:	46c0      	nop			; (mov r8, r8)
 801aca6:	e026      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
          break;
 801aca8:	46c0      	nop			; (mov r8, r8)
 801acaa:	e024      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
          break;
 801acac:	46c0      	nop			; (mov r8, r8)
 801acae:	e022      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
          break;
 801acb0:	46c0      	nop			; (mov r8, r8)
 801acb2:	e020      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
          break;
 801acb4:	46c0      	nop			; (mov r8, r8)
 801acb6:	e01e      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
          break;
 801acb8:	46c0      	nop			; (mov r8, r8)
 801acba:	e01c      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
          break;
 801acbc:	46c0      	nop			; (mov r8, r8)
 801acbe:	e01a      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
          break;
 801acc0:	46c0      	nop			; (mov r8, r8)
 801acc2:	e018      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
          break;
 801acc4:	46c0      	nop			; (mov r8, r8)
 801acc6:	e016      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
          break;
 801acc8:	46c0      	nop			; (mov r8, r8)
 801acca:	e014      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
          break;
 801accc:	46c0      	nop			; (mov r8, r8)
 801acce:	e012      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
        break;
 801acd0:	46c0      	nop			; (mov r8, r8)
 801acd2:	e010      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
        break;
 801acd4:	46c0      	nop			; (mov r8, r8)
 801acd6:	e00e      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
        break;
 801acd8:	46c0      	nop			; (mov r8, r8)
 801acda:	e00c      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
        break;
 801acdc:	46c0      	nop			; (mov r8, r8)
 801acde:	e00a      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
        break;
 801ace0:	46c0      	nop			; (mov r8, r8)
 801ace2:	e008      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
        break;
 801ace4:	46c0      	nop			; (mov r8, r8)
 801ace6:	e006      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
        break;
 801ace8:	46c0      	nop			; (mov r8, r8)
 801acea:	e004      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
        break;
 801acec:	46c0      	nop			; (mov r8, r8)
 801acee:	e002      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
        break;
 801acf0:	46c0      	nop			; (mov r8, r8)
 801acf2:	e000      	b.n	801acf6 <Send_DpmConfigGetCnf+0x586>
        }
        break;
 801acf4:	46c0      	nop			; (mov r8, r8)
    }
    index++;
 801acf6:	2147      	movs	r1, #71	; 0x47
 801acf8:	187b      	adds	r3, r7, r1
 801acfa:	781a      	ldrb	r2, [r3, #0]
 801acfc:	187b      	adds	r3, r7, r1
 801acfe:	3201      	adds	r2, #1
 801ad00:	701a      	strb	r2, [r3, #0]
    /*
    Loop until we haven't processed each specified parameter.
    If there weren't any (length = 0), we exit the loop after one execution.
    */
  } while (index < length);
 801ad02:	187b      	adds	r3, r7, r1
 801ad04:	781b      	ldrb	r3, [r3, #0]
 801ad06:	b29b      	uxth	r3, r3
 801ad08:	2244      	movs	r2, #68	; 0x44
 801ad0a:	18ba      	adds	r2, r7, r2
 801ad0c:	8812      	ldrh	r2, [r2, #0]
 801ad0e:	429a      	cmp	r2, r3
 801ad10:	d900      	bls.n	801ad14 <Send_DpmConfigGetCnf+0x5a4>
 801ad12:	e554      	b.n	801a7be <Send_DpmConfigGetCnf+0x4e>

__end:
 801ad14:	46c0      	nop			; (mov r8, r8)
  TLV_deinit_encode(&send_tlv);
 801ad16:	2330      	movs	r3, #48	; 0x30
 801ad18:	18fb      	adds	r3, r7, r3
 801ad1a:	0018      	movs	r0, r3
 801ad1c:	f7fd f918 	bl	8017f50 <TLV_deinit_encode>
}
 801ad20:	46c0      	nop			; (mov r8, r8)
 801ad22:	46bd      	mov	sp, r7
 801ad24:	b012      	add	sp, #72	; 0x48
 801ad26:	bd80      	pop	{r7, pc}
 801ad28:	20000048 	.word	0x20000048
 801ad2c:	20002e48 	.word	0x20002e48

0801ad30 <Send_DpmConfigGetRej>:

static void Send_DpmConfigGetRej(uint8_t PortNum, uint8_t *pEncodedMsg, USBPD_GUI_Reject_Reason RejectReason)
{
 801ad30:	b590      	push	{r4, r7, lr}
 801ad32:	b087      	sub	sp, #28
 801ad34:	af00      	add	r7, sp, #0
 801ad36:	6039      	str	r1, [r7, #0]
 801ad38:	0011      	movs	r1, r2
 801ad3a:	1dfb      	adds	r3, r7, #7
 801ad3c:	1c02      	adds	r2, r0, #0
 801ad3e:	701a      	strb	r2, [r3, #0]
 801ad40:	1dbb      	adds	r3, r7, #6
 801ad42:	1c0a      	adds	r2, r1, #0
 801ad44:	701a      	strb	r2, [r3, #0]
  UNUSED(PortNum);
  TLV_ToSend_Data_t send_tlv;
  (void)TLV_init_encode(&send_tlv, (uint8_t)DPM_CONFIG_REJ, TLV_SIZE_MAX, pEncodedMsg);
 801ad46:	683b      	ldr	r3, [r7, #0]
 801ad48:	2280      	movs	r2, #128	; 0x80
 801ad4a:	0052      	lsls	r2, r2, #1
 801ad4c:	240c      	movs	r4, #12
 801ad4e:	1938      	adds	r0, r7, r4
 801ad50:	2108      	movs	r1, #8
 801ad52:	f7fc ff38 	bl	8017bc6 <TLV_init_encode>
  (void)TLV_add(&send_tlv, (uint8_t)RejectReason, 0, NULL);
 801ad56:	1dbb      	adds	r3, r7, #6
 801ad58:	7819      	ldrb	r1, [r3, #0]
 801ad5a:	1938      	adds	r0, r7, r4
 801ad5c:	2300      	movs	r3, #0
 801ad5e:	2200      	movs	r2, #0
 801ad60:	f7fc ff94 	bl	8017c8c <TLV_add>
  TLV_deinit_encode(&send_tlv);
 801ad64:	193b      	adds	r3, r7, r4
 801ad66:	0018      	movs	r0, r3
 801ad68:	f7fd f8f2 	bl	8017f50 <TLV_deinit_encode>
}
 801ad6c:	46c0      	nop			; (mov r8, r8)
 801ad6e:	46bd      	mov	sp, r7
 801ad70:	b007      	add	sp, #28
 801ad72:	bd90      	pop	{r4, r7, pc}

0801ad74 <Send_DpmMessageRej>:

static void Send_DpmMessageRej(uint8_t PortNum, uint8_t *pEncodedMsg, USBPD_GUI_Reject_Reason RejectReason)
{
 801ad74:	b590      	push	{r4, r7, lr}
 801ad76:	b087      	sub	sp, #28
 801ad78:	af00      	add	r7, sp, #0
 801ad7a:	6039      	str	r1, [r7, #0]
 801ad7c:	0011      	movs	r1, r2
 801ad7e:	1dfb      	adds	r3, r7, #7
 801ad80:	1c02      	adds	r2, r0, #0
 801ad82:	701a      	strb	r2, [r3, #0]
 801ad84:	1dbb      	adds	r3, r7, #6
 801ad86:	1c0a      	adds	r2, r1, #0
 801ad88:	701a      	strb	r2, [r3, #0]
  UNUSED(PortNum);
  TLV_ToSend_Data_t send_tlv;
  (void)TLV_init_encode(&send_tlv, (uint8_t)DPM_MESSAGE_REJ, TLV_SIZE_MAX, pEncodedMsg);
 801ad8a:	683b      	ldr	r3, [r7, #0]
 801ad8c:	2280      	movs	r2, #128	; 0x80
 801ad8e:	0052      	lsls	r2, r2, #1
 801ad90:	240c      	movs	r4, #12
 801ad92:	1938      	adds	r0, r7, r4
 801ad94:	210b      	movs	r1, #11
 801ad96:	f7fc ff16 	bl	8017bc6 <TLV_init_encode>
  (void)TLV_add(&send_tlv, (uint8_t)RejectReason, 0, NULL);
 801ad9a:	1dbb      	adds	r3, r7, #6
 801ad9c:	7819      	ldrb	r1, [r3, #0]
 801ad9e:	1938      	adds	r0, r7, r4
 801ada0:	2300      	movs	r3, #0
 801ada2:	2200      	movs	r2, #0
 801ada4:	f7fc ff72 	bl	8017c8c <TLV_add>
  TLV_deinit_encode(&send_tlv);
 801ada8:	193b      	adds	r3, r7, r4
 801adaa:	0018      	movs	r0, r3
 801adac:	f7fd f8d0 	bl	8017f50 <TLV_deinit_encode>
}
 801adb0:	46c0      	nop			; (mov r8, r8)
 801adb2:	46bd      	mov	sp, r7
 801adb4:	b007      	add	sp, #28
 801adb6:	bd90      	pop	{r4, r7, pc}

0801adb8 <Send_DpmRegisterReadCnf>:

static void Send_DpmRegisterReadCnf(uint8_t PortNum, uint8_t *pEncodedMsg, uint8_t param)
{
 801adb8:	b5b0      	push	{r4, r5, r7, lr}
 801adba:	b090      	sub	sp, #64	; 0x40
 801adbc:	af00      	add	r7, sp, #0
 801adbe:	6039      	str	r1, [r7, #0]
 801adc0:	0011      	movs	r1, r2
 801adc2:	1dfb      	adds	r3, r7, #7
 801adc4:	1c02      	adds	r2, r0, #0
 801adc6:	701a      	strb	r2, [r3, #0]
 801adc8:	1dbb      	adds	r3, r7, #6
 801adca:	1c0a      	adds	r2, r1, #0
 801adcc:	701a      	strb	r2, [r3, #0]
  TLV_ToSend_Data_t ToSendTLV;
  (void)TLV_init_encode(&ToSendTLV, __GUI_SET_TAG_ID((PortNum + 1), DPM_REGISTER_READ_CNF), TLV_SIZE_MAX, pEncodedMsg);
 801adce:	1dfb      	adds	r3, r7, #7
 801add0:	781b      	ldrb	r3, [r3, #0]
 801add2:	3301      	adds	r3, #1
 801add4:	015b      	lsls	r3, r3, #5
 801add6:	b25b      	sxtb	r3, r3
 801add8:	220f      	movs	r2, #15
 801adda:	4313      	orrs	r3, r2
 801addc:	b25b      	sxtb	r3, r3
 801adde:	b2d9      	uxtb	r1, r3
 801ade0:	683b      	ldr	r3, [r7, #0]
 801ade2:	2280      	movs	r2, #128	; 0x80
 801ade4:	0052      	lsls	r2, r2, #1
 801ade6:	2030      	movs	r0, #48	; 0x30
 801ade8:	1838      	adds	r0, r7, r0
 801adea:	f7fc feec 	bl	8017bc6 <TLV_init_encode>

  uint8_t stateMachineArray[GUI_REG_NUMBER_OF_REGISTERS] =
 801adee:	2508      	movs	r5, #8
 801adf0:	197b      	adds	r3, r7, r5
 801adf2:	4a1e      	ldr	r2, [pc, #120]	; (801ae6c <Send_DpmRegisterReadCnf+0xb4>)
 801adf4:	ca13      	ldmia	r2!, {r0, r1, r4}
 801adf6:	c313      	stmia	r3!, {r0, r1, r4}
 801adf8:	ca13      	ldmia	r2!, {r0, r1, r4}
 801adfa:	c313      	stmia	r3!, {r0, r1, r4}
 801adfc:	ca13      	ldmia	r2!, {r0, r1, r4}
 801adfe:	c313      	stmia	r3!, {r0, r1, r4}
 801ae00:	8811      	ldrh	r1, [r2, #0]
 801ae02:	8019      	strh	r1, [r3, #0]
 801ae04:	7892      	ldrb	r2, [r2, #2]
 801ae06:	709a      	strb	r2, [r3, #2]
    (uint8_t)GUI_REG_TX_HEADER, (uint8_t)GUI_REG_TX_DATA, (uint8_t)GUI_REG_VBUS_VOLTAGE,
    (uint8_t)GUI_REG_VBUS_SINK_DISCONNECT_THRESHOLD, (uint8_t)GUI_REG_VBUS_STOP_DISCHARGE_THRESHOLD,
    (uint8_t)GUI_REG_VBUS_VOLTAGE_ALARM_HI_CFG, (uint8_t)GUI_REG_VBUS_VOLTAGE_ALARM_LO_CFG,
    (uint8_t)GUI_REG_VENDOR_DATA
  };
  uint8_t counter = 0;
 801ae08:	233f      	movs	r3, #63	; 0x3f
 801ae0a:	18fb      	adds	r3, r7, r3
 801ae0c:	2200      	movs	r2, #0
 801ae0e:	701a      	strb	r2, [r3, #0]

  /*  If param is not at 0xFF, then it means we only want one parameter.
      We then have to get out of the state machine after the first state */
  if (param != 0xFFU)
 801ae10:	1dbb      	adds	r3, r7, #6
 801ae12:	781b      	ldrb	r3, [r3, #0]
 801ae14:	2bff      	cmp	r3, #255	; 0xff
 801ae16:	d003      	beq.n	801ae20 <Send_DpmRegisterReadCnf+0x68>
  {
    *stateMachineArray = param;
 801ae18:	197b      	adds	r3, r7, r5
 801ae1a:	1dba      	adds	r2, r7, #6
 801ae1c:	7812      	ldrb	r2, [r2, #0]
 801ae1e:	701a      	strb	r2, [r3, #0]
  }

  do
  {
    switch (stateMachineArray[counter])
 801ae20:	233f      	movs	r3, #63	; 0x3f
 801ae22:	18fb      	adds	r3, r7, r3
 801ae24:	781b      	ldrb	r3, [r3, #0]
 801ae26:	2208      	movs	r2, #8
 801ae28:	18ba      	adds	r2, r7, r2
 801ae2a:	5cd3      	ldrb	r3, [r2, r3]
 801ae2c:	2b80      	cmp	r3, #128	; 0x80
 801ae2e:	d804      	bhi.n	801ae3a <Send_DpmRegisterReadCnf+0x82>
 801ae30:	009a      	lsls	r2, r3, #2
 801ae32:	4b0f      	ldr	r3, [pc, #60]	; (801ae70 <Send_DpmRegisterReadCnf+0xb8>)
 801ae34:	18d3      	adds	r3, r2, r3
 801ae36:	681b      	ldr	r3, [r3, #0]
 801ae38:	469f      	mov	pc, r3
        break;
      case GUI_REG_VENDOR_DATA :

        break;
      default :
        break;
 801ae3a:	46c0      	nop			; (mov r8, r8)
    }
    counter++;
 801ae3c:	213f      	movs	r1, #63	; 0x3f
 801ae3e:	187b      	adds	r3, r7, r1
 801ae40:	781a      	ldrb	r2, [r3, #0]
 801ae42:	187b      	adds	r3, r7, r1
 801ae44:	3201      	adds	r2, #1
 801ae46:	701a      	strb	r2, [r3, #0]
  } while ((counter < GUI_REG_NUMBER_OF_REGISTERS) && (param != 0xFFU));
 801ae48:	187b      	adds	r3, r7, r1
 801ae4a:	781b      	ldrb	r3, [r3, #0]
 801ae4c:	2b26      	cmp	r3, #38	; 0x26
 801ae4e:	d803      	bhi.n	801ae58 <Send_DpmRegisterReadCnf+0xa0>
 801ae50:	1dbb      	adds	r3, r7, #6
 801ae52:	781b      	ldrb	r3, [r3, #0]
 801ae54:	2bff      	cmp	r3, #255	; 0xff
 801ae56:	d1e3      	bne.n	801ae20 <Send_DpmRegisterReadCnf+0x68>

  TLV_deinit_encode(&ToSendTLV);
 801ae58:	2330      	movs	r3, #48	; 0x30
 801ae5a:	18fb      	adds	r3, r7, r3
 801ae5c:	0018      	movs	r0, r3
 801ae5e:	f7fd f877 	bl	8017f50 <TLV_deinit_encode>
}
 801ae62:	46c0      	nop			; (mov r8, r8)
 801ae64:	46bd      	mov	sp, r7
 801ae66:	b010      	add	sp, #64	; 0x40
 801ae68:	bdb0      	pop	{r4, r5, r7, pc}
 801ae6a:	46c0      	nop			; (mov r8, r8)
 801ae6c:	0801dba4 	.word	0x0801dba4
 801ae70:	0801e140 	.word	0x0801e140

0801ae74 <Send_DpmRegisterWriteCnf>:

static void Send_DpmRegisterWriteCnf(uint8_t PortNum, uint8_t *pEncodedMsg, uint8_t *toProcess)
{
 801ae74:	b5b0      	push	{r4, r5, r7, lr}
 801ae76:	b08c      	sub	sp, #48	; 0x30
 801ae78:	af00      	add	r7, sp, #0
 801ae7a:	60b9      	str	r1, [r7, #8]
 801ae7c:	607a      	str	r2, [r7, #4]
 801ae7e:	230f      	movs	r3, #15
 801ae80:	18fb      	adds	r3, r7, r3
 801ae82:	1c02      	adds	r2, r0, #0
 801ae84:	701a      	strb	r2, [r3, #0]
  TLV_Received_Data_t ToProcessTLV;
  (void)TLV_init_decode(&ToProcessTLV, toProcess);
 801ae86:	687a      	ldr	r2, [r7, #4]
 801ae88:	2428      	movs	r4, #40	; 0x28
 801ae8a:	193b      	adds	r3, r7, r4
 801ae8c:	0011      	movs	r1, r2
 801ae8e:	0018      	movs	r0, r3
 801ae90:	f7fd f870 	bl	8017f74 <TLV_init_decode>

  uint8_t registerName;
  uint16_t registerSize;
  uint8_t *registerValue;

  (void)TLV_get(&ToProcessTLV, &registerName, &registerSize, &registerValue);
 801ae94:	2320      	movs	r3, #32
 801ae96:	18fb      	adds	r3, r7, r3
 801ae98:	2224      	movs	r2, #36	; 0x24
 801ae9a:	18ba      	adds	r2, r7, r2
 801ae9c:	2527      	movs	r5, #39	; 0x27
 801ae9e:	1979      	adds	r1, r7, r5
 801aea0:	1938      	adds	r0, r7, r4
 801aea2:	f7fd f893 	bl	8017fcc <TLV_get>

  switch (registerName)
 801aea6:	197b      	adds	r3, r7, r5
 801aea8:	781b      	ldrb	r3, [r3, #0]
 801aeaa:	2b80      	cmp	r3, #128	; 0x80
 801aeac:	d804      	bhi.n	801aeb8 <Send_DpmRegisterWriteCnf+0x44>
 801aeae:	009a      	lsls	r2, r3, #2
 801aeb0:	4b10      	ldr	r3, [pc, #64]	; (801aef4 <Send_DpmRegisterWriteCnf+0x80>)
 801aeb2:	18d3      	adds	r3, r2, r3
 801aeb4:	681b      	ldr	r3, [r3, #0]
 801aeb6:	469f      	mov	pc, r3
      break;
    case GUI_REG_VENDOR_DATA :

      break;
    default :
      break;
 801aeb8:	46c0      	nop			; (mov r8, r8)
  }
  TLV_deinit_decode(&ToProcessTLV);
 801aeba:	2328      	movs	r3, #40	; 0x28
 801aebc:	18fb      	adds	r3, r7, r3
 801aebe:	0018      	movs	r0, r3
 801aec0:	f7fd f8de 	bl	8018080 <TLV_deinit_decode>

  TLV_ToSend_Data_t ToSendTLV;
  /* Generation of the empty response, as it should be done*/
  (void)TLV_init_encode(&ToSendTLV, __GUI_SET_TAG_ID((PortNum + 1), DPM_REGISTER_WRITE_CNF), 12, pEncodedMsg);
 801aec4:	230f      	movs	r3, #15
 801aec6:	18fb      	adds	r3, r7, r3
 801aec8:	781b      	ldrb	r3, [r3, #0]
 801aeca:	3301      	adds	r3, #1
 801aecc:	015b      	lsls	r3, r3, #5
 801aece:	b25b      	sxtb	r3, r3
 801aed0:	2211      	movs	r2, #17
 801aed2:	4313      	orrs	r3, r2
 801aed4:	b25b      	sxtb	r3, r3
 801aed6:	b2d9      	uxtb	r1, r3
 801aed8:	68bb      	ldr	r3, [r7, #8]
 801aeda:	2414      	movs	r4, #20
 801aedc:	1938      	adds	r0, r7, r4
 801aede:	220c      	movs	r2, #12
 801aee0:	f7fc fe71 	bl	8017bc6 <TLV_init_encode>
  TLV_deinit_encode(&ToSendTLV);
 801aee4:	193b      	adds	r3, r7, r4
 801aee6:	0018      	movs	r0, r3
 801aee8:	f7fd f832 	bl	8017f50 <TLV_deinit_encode>
}
 801aeec:	46c0      	nop			; (mov r8, r8)
 801aeee:	46bd      	mov	sp, r7
 801aef0:	b00c      	add	sp, #48	; 0x30
 801aef2:	bdb0      	pop	{r4, r5, r7, pc}
 801aef4:	0801e344 	.word	0x0801e344

0801aef8 <Manage_FreeText>:
  * @param  pPayload    Pointer of the text to manage
  * @param  Size        Size of the text
  * @retval USBPD Status
  */
static USBPD_StatusTypeDef Manage_FreeText(uint8_t PortNum, uint8_t *pPayload, uint16_t Size)
{
 801aef8:	b5b0      	push	{r4, r5, r7, lr}
 801aefa:	b084      	sub	sp, #16
 801aefc:	af00      	add	r7, sp, #0
 801aefe:	6039      	str	r1, [r7, #0]
 801af00:	0011      	movs	r1, r2
 801af02:	1dfb      	adds	r3, r7, #7
 801af04:	1c02      	adds	r2, r0, #0
 801af06:	701a      	strb	r2, [r3, #0]
 801af08:	1d3b      	adds	r3, r7, #4
 801af0a:	1c0a      	adds	r2, r1, #0
 801af0c:	801a      	strh	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_FAIL;
 801af0e:	250f      	movs	r5, #15
 801af10:	197b      	adds	r3, r7, r5
 801af12:	2210      	movs	r2, #16
 801af14:	701a      	strb	r2, [r3, #0]

  if (NULL != pCB_FreeText)
 801af16:	4b0b      	ldr	r3, [pc, #44]	; (801af44 <Manage_FreeText+0x4c>)
 801af18:	681b      	ldr	r3, [r3, #0]
 801af1a:	2b00      	cmp	r3, #0
 801af1c:	d00b      	beq.n	801af36 <Manage_FreeText+0x3e>
  {
    pCB_FreeText(PortNum, pPayload, Size);
 801af1e:	4b09      	ldr	r3, [pc, #36]	; (801af44 <Manage_FreeText+0x4c>)
 801af20:	681b      	ldr	r3, [r3, #0]
 801af22:	1d3a      	adds	r2, r7, #4
 801af24:	8814      	ldrh	r4, [r2, #0]
 801af26:	6839      	ldr	r1, [r7, #0]
 801af28:	1dfa      	adds	r2, r7, #7
 801af2a:	7810      	ldrb	r0, [r2, #0]
 801af2c:	0022      	movs	r2, r4
 801af2e:	4798      	blx	r3
    _status = USBPD_OK;
 801af30:	197b      	adds	r3, r7, r5
 801af32:	2200      	movs	r2, #0
 801af34:	701a      	strb	r2, [r3, #0]
  }

  return _status;
 801af36:	230f      	movs	r3, #15
 801af38:	18fb      	adds	r3, r7, r3
 801af3a:	781b      	ldrb	r3, [r3, #0]
}
 801af3c:	0018      	movs	r0, r3
 801af3e:	46bd      	mov	sp, r7
 801af40:	b004      	add	sp, #16
 801af42:	bdb0      	pop	{r4, r5, r7, pc}
 801af44:	2000306c 	.word	0x2000306c

0801af48 <UpdateSNKPowerPort0>:
/**
  * @brief  Function to update SNK PDO and power user settings on Port0
  * @retval None
  */
static void UpdateSNKPowerPort0(void)
{
 801af48:	b580      	push	{r7, lr}
 801af4a:	b088      	sub	sp, #32
 801af4c:	af00      	add	r7, sp, #0
  USBPD_PDO_TypeDef pdo;
  uint32_t _max_power = 0;
 801af4e:	2300      	movs	r3, #0
 801af50:	61fb      	str	r3, [r7, #28]
  uint16_t _voltage;
  uint16_t _current;
  uint16_t _power;
  uint16_t _min_voltage = 0xFFFF;
 801af52:	231a      	movs	r3, #26
 801af54:	18fb      	adds	r3, r7, r3
 801af56:	2201      	movs	r2, #1
 801af58:	4252      	negs	r2, r2
 801af5a:	801a      	strh	r2, [r3, #0]
  uint16_t _max_voltage = 0;
 801af5c:	2318      	movs	r3, #24
 801af5e:	18fb      	adds	r3, r7, r3
 801af60:	2200      	movs	r2, #0
 801af62:	801a      	strh	r2, [r3, #0]
  uint16_t _max_current = 0;
 801af64:	2316      	movs	r3, #22
 801af66:	18fb      	adds	r3, r7, r3
 801af68:	2200      	movs	r2, #0
 801af6a:	801a      	strh	r2, [r3, #0]

  for (uint32_t _index = 0; _index < USBPD_NbPDO[0]; _index++)
 801af6c:	2300      	movs	r3, #0
 801af6e:	613b      	str	r3, [r7, #16]
 801af70:	e0de      	b.n	801b130 <UpdateSNKPowerPort0+0x1e8>
  {
    pdo.d32 = PORT0_PDO_ListSNK[_index];
 801af72:	4b84      	ldr	r3, [pc, #528]	; (801b184 <UpdateSNKPowerPort0+0x23c>)
 801af74:	693a      	ldr	r2, [r7, #16]
 801af76:	0092      	lsls	r2, r2, #2
 801af78:	58d3      	ldr	r3, [r2, r3]
 801af7a:	607b      	str	r3, [r7, #4]
    switch (pdo.GenericPDO.PowerObject)
 801af7c:	1dfb      	adds	r3, r7, #7
 801af7e:	781b      	ldrb	r3, [r3, #0]
 801af80:	061b      	lsls	r3, r3, #24
 801af82:	0f9b      	lsrs	r3, r3, #30
 801af84:	b2db      	uxtb	r3, r3
 801af86:	2b02      	cmp	r3, #2
 801af88:	d100      	bne.n	801af8c <UpdateSNKPowerPort0+0x44>
 801af8a:	e082      	b.n	801b092 <UpdateSNKPowerPort0+0x14a>
 801af8c:	dd00      	ble.n	801af90 <UpdateSNKPowerPort0+0x48>
 801af8e:	e0c5      	b.n	801b11c <UpdateSNKPowerPort0+0x1d4>
 801af90:	2b00      	cmp	r3, #0
 801af92:	d002      	beq.n	801af9a <UpdateSNKPowerPort0+0x52>
 801af94:	2b01      	cmp	r3, #1
 801af96:	d03b      	beq.n	801b010 <UpdateSNKPowerPort0+0xc8>
        _current = GUI_DECODE_50MA(pdo.SRCSNKAPDO.MaxCurrentIn50mAunits);
        GUI_UPDATE_CURRENT_MAX(_current, _max_current);
        break;
#endif /*_USBPD_REV30_SUPPORT && PPS*/
      default:
        break;
 801af98:	e0c0      	b.n	801b11c <UpdateSNKPowerPort0+0x1d4>
        _voltage = GUI_DECODE_50MV(pdo.SNKFixedPDO.VoltageIn50mVunits);
 801af9a:	687b      	ldr	r3, [r7, #4]
 801af9c:	031b      	lsls	r3, r3, #12
 801af9e:	0d9b      	lsrs	r3, r3, #22
 801afa0:	b29b      	uxth	r3, r3
 801afa2:	0019      	movs	r1, r3
 801afa4:	200e      	movs	r0, #14
 801afa6:	183b      	adds	r3, r7, r0
 801afa8:	2232      	movs	r2, #50	; 0x32
 801afaa:	434a      	muls	r2, r1
 801afac:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_VOLTAGE_MIN(_voltage, _min_voltage);
 801afae:	0001      	movs	r1, r0
 801afb0:	187a      	adds	r2, r7, r1
 801afb2:	201a      	movs	r0, #26
 801afb4:	183b      	adds	r3, r7, r0
 801afb6:	8812      	ldrh	r2, [r2, #0]
 801afb8:	881b      	ldrh	r3, [r3, #0]
 801afba:	429a      	cmp	r2, r3
 801afbc:	d203      	bcs.n	801afc6 <UpdateSNKPowerPort0+0x7e>
 801afbe:	183b      	adds	r3, r7, r0
 801afc0:	187a      	adds	r2, r7, r1
 801afc2:	8812      	ldrh	r2, [r2, #0]
 801afc4:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_VOLTAGE_MAX(_voltage, _max_voltage);
 801afc6:	210e      	movs	r1, #14
 801afc8:	187a      	adds	r2, r7, r1
 801afca:	2018      	movs	r0, #24
 801afcc:	183b      	adds	r3, r7, r0
 801afce:	8812      	ldrh	r2, [r2, #0]
 801afd0:	881b      	ldrh	r3, [r3, #0]
 801afd2:	429a      	cmp	r2, r3
 801afd4:	d903      	bls.n	801afde <UpdateSNKPowerPort0+0x96>
 801afd6:	183b      	adds	r3, r7, r0
 801afd8:	187a      	adds	r2, r7, r1
 801afda:	8812      	ldrh	r2, [r2, #0]
 801afdc:	801a      	strh	r2, [r3, #0]
        _current = GUI_DECODE_10MA(pdo.SNKFixedPDO.OperationalCurrentIn10mAunits);
 801afde:	1d3b      	adds	r3, r7, #4
 801afe0:	881b      	ldrh	r3, [r3, #0]
 801afe2:	059b      	lsls	r3, r3, #22
 801afe4:	0d9b      	lsrs	r3, r3, #22
 801afe6:	b29b      	uxth	r3, r3
 801afe8:	200c      	movs	r0, #12
 801afea:	183a      	adds	r2, r7, r0
 801afec:	1c19      	adds	r1, r3, #0
 801afee:	0089      	lsls	r1, r1, #2
 801aff0:	18cb      	adds	r3, r1, r3
 801aff2:	18db      	adds	r3, r3, r3
 801aff4:	8013      	strh	r3, [r2, #0]
        GUI_UPDATE_CURRENT_MAX(_current, _max_current);
 801aff6:	183a      	adds	r2, r7, r0
 801aff8:	2116      	movs	r1, #22
 801affa:	187b      	adds	r3, r7, r1
 801affc:	8812      	ldrh	r2, [r2, #0]
 801affe:	881b      	ldrh	r3, [r3, #0]
 801b000:	429a      	cmp	r2, r3
 801b002:	d800      	bhi.n	801b006 <UpdateSNKPowerPort0+0xbe>
 801b004:	e08c      	b.n	801b120 <UpdateSNKPowerPort0+0x1d8>
 801b006:	187b      	adds	r3, r7, r1
 801b008:	183a      	adds	r2, r7, r0
 801b00a:	8812      	ldrh	r2, [r2, #0]
 801b00c:	801a      	strh	r2, [r3, #0]
        break;
 801b00e:	e087      	b.n	801b120 <UpdateSNKPowerPort0+0x1d8>
        _voltage = GUI_DECODE_50MV(pdo.SNKBatteryPDO.MinVoltageIn50mVunits);
 801b010:	687b      	ldr	r3, [r7, #4]
 801b012:	031b      	lsls	r3, r3, #12
 801b014:	0d9b      	lsrs	r3, r3, #22
 801b016:	b29b      	uxth	r3, r3
 801b018:	0019      	movs	r1, r3
 801b01a:	200e      	movs	r0, #14
 801b01c:	183b      	adds	r3, r7, r0
 801b01e:	2232      	movs	r2, #50	; 0x32
 801b020:	434a      	muls	r2, r1
 801b022:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_VOLTAGE_MIN(_voltage, _min_voltage);
 801b024:	0001      	movs	r1, r0
 801b026:	187a      	adds	r2, r7, r1
 801b028:	201a      	movs	r0, #26
 801b02a:	183b      	adds	r3, r7, r0
 801b02c:	8812      	ldrh	r2, [r2, #0]
 801b02e:	881b      	ldrh	r3, [r3, #0]
 801b030:	429a      	cmp	r2, r3
 801b032:	d203      	bcs.n	801b03c <UpdateSNKPowerPort0+0xf4>
 801b034:	183b      	adds	r3, r7, r0
 801b036:	187a      	adds	r2, r7, r1
 801b038:	8812      	ldrh	r2, [r2, #0]
 801b03a:	801a      	strh	r2, [r3, #0]
        _voltage = GUI_DECODE_50MV(pdo.SNKBatteryPDO.MaxVoltageIn50mVunits);
 801b03c:	1dbb      	adds	r3, r7, #6
 801b03e:	881b      	ldrh	r3, [r3, #0]
 801b040:	049b      	lsls	r3, r3, #18
 801b042:	0d9b      	lsrs	r3, r3, #22
 801b044:	b29b      	uxth	r3, r3
 801b046:	0019      	movs	r1, r3
 801b048:	200e      	movs	r0, #14
 801b04a:	183b      	adds	r3, r7, r0
 801b04c:	2232      	movs	r2, #50	; 0x32
 801b04e:	434a      	muls	r2, r1
 801b050:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_VOLTAGE_MAX(_voltage, _max_voltage);
 801b052:	0001      	movs	r1, r0
 801b054:	187a      	adds	r2, r7, r1
 801b056:	2018      	movs	r0, #24
 801b058:	183b      	adds	r3, r7, r0
 801b05a:	8812      	ldrh	r2, [r2, #0]
 801b05c:	881b      	ldrh	r3, [r3, #0]
 801b05e:	429a      	cmp	r2, r3
 801b060:	d903      	bls.n	801b06a <UpdateSNKPowerPort0+0x122>
 801b062:	183b      	adds	r3, r7, r0
 801b064:	187a      	adds	r2, r7, r1
 801b066:	8812      	ldrh	r2, [r2, #0]
 801b068:	801a      	strh	r2, [r3, #0]
        _power = GUI_DECODE_MW(pdo.SNKBatteryPDO.OperationalPowerIn250mWunits);
 801b06a:	1d3b      	adds	r3, r7, #4
 801b06c:	881b      	ldrh	r3, [r3, #0]
 801b06e:	059b      	lsls	r3, r3, #22
 801b070:	0d9b      	lsrs	r3, r3, #22
 801b072:	b29b      	uxth	r3, r3
 801b074:	0019      	movs	r1, r3
 801b076:	200a      	movs	r0, #10
 801b078:	183b      	adds	r3, r7, r0
 801b07a:	22fa      	movs	r2, #250	; 0xfa
 801b07c:	434a      	muls	r2, r1
 801b07e:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_POWER_MAX(_power, _max_power);
 801b080:	183b      	adds	r3, r7, r0
 801b082:	881b      	ldrh	r3, [r3, #0]
 801b084:	69fa      	ldr	r2, [r7, #28]
 801b086:	429a      	cmp	r2, r3
 801b088:	d24c      	bcs.n	801b124 <UpdateSNKPowerPort0+0x1dc>
 801b08a:	183b      	adds	r3, r7, r0
 801b08c:	881b      	ldrh	r3, [r3, #0]
 801b08e:	61fb      	str	r3, [r7, #28]
        break;
 801b090:	e048      	b.n	801b124 <UpdateSNKPowerPort0+0x1dc>
        _voltage = GUI_DECODE_50MV(pdo.SNKVariablePDO.MinVoltageIn50mVunits);
 801b092:	687b      	ldr	r3, [r7, #4]
 801b094:	031b      	lsls	r3, r3, #12
 801b096:	0d9b      	lsrs	r3, r3, #22
 801b098:	b29b      	uxth	r3, r3
 801b09a:	0019      	movs	r1, r3
 801b09c:	200e      	movs	r0, #14
 801b09e:	183b      	adds	r3, r7, r0
 801b0a0:	2232      	movs	r2, #50	; 0x32
 801b0a2:	434a      	muls	r2, r1
 801b0a4:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_VOLTAGE_MIN(_voltage, _min_voltage);
 801b0a6:	0001      	movs	r1, r0
 801b0a8:	187a      	adds	r2, r7, r1
 801b0aa:	201a      	movs	r0, #26
 801b0ac:	183b      	adds	r3, r7, r0
 801b0ae:	8812      	ldrh	r2, [r2, #0]
 801b0b0:	881b      	ldrh	r3, [r3, #0]
 801b0b2:	429a      	cmp	r2, r3
 801b0b4:	d203      	bcs.n	801b0be <UpdateSNKPowerPort0+0x176>
 801b0b6:	183b      	adds	r3, r7, r0
 801b0b8:	187a      	adds	r2, r7, r1
 801b0ba:	8812      	ldrh	r2, [r2, #0]
 801b0bc:	801a      	strh	r2, [r3, #0]
        _voltage = GUI_DECODE_50MV(pdo.SNKVariablePDO.MaxVoltageIn50mVunits);
 801b0be:	1dbb      	adds	r3, r7, #6
 801b0c0:	881b      	ldrh	r3, [r3, #0]
 801b0c2:	049b      	lsls	r3, r3, #18
 801b0c4:	0d9b      	lsrs	r3, r3, #22
 801b0c6:	b29b      	uxth	r3, r3
 801b0c8:	0019      	movs	r1, r3
 801b0ca:	200e      	movs	r0, #14
 801b0cc:	183b      	adds	r3, r7, r0
 801b0ce:	2232      	movs	r2, #50	; 0x32
 801b0d0:	434a      	muls	r2, r1
 801b0d2:	801a      	strh	r2, [r3, #0]
        GUI_UPDATE_VOLTAGE_MAX(_voltage, _max_voltage);
 801b0d4:	0001      	movs	r1, r0
 801b0d6:	187a      	adds	r2, r7, r1
 801b0d8:	2018      	movs	r0, #24
 801b0da:	183b      	adds	r3, r7, r0
 801b0dc:	8812      	ldrh	r2, [r2, #0]
 801b0de:	881b      	ldrh	r3, [r3, #0]
 801b0e0:	429a      	cmp	r2, r3
 801b0e2:	d903      	bls.n	801b0ec <UpdateSNKPowerPort0+0x1a4>
 801b0e4:	183b      	adds	r3, r7, r0
 801b0e6:	187a      	adds	r2, r7, r1
 801b0e8:	8812      	ldrh	r2, [r2, #0]
 801b0ea:	801a      	strh	r2, [r3, #0]
        _current = GUI_DECODE_10MA(pdo.SNKVariablePDO.OperationalCurrentIn10mAunits);
 801b0ec:	1d3b      	adds	r3, r7, #4
 801b0ee:	881b      	ldrh	r3, [r3, #0]
 801b0f0:	059b      	lsls	r3, r3, #22
 801b0f2:	0d9b      	lsrs	r3, r3, #22
 801b0f4:	b29b      	uxth	r3, r3
 801b0f6:	200c      	movs	r0, #12
 801b0f8:	183a      	adds	r2, r7, r0
 801b0fa:	1c19      	adds	r1, r3, #0
 801b0fc:	0089      	lsls	r1, r1, #2
 801b0fe:	18cb      	adds	r3, r1, r3
 801b100:	18db      	adds	r3, r3, r3
 801b102:	8013      	strh	r3, [r2, #0]
        GUI_UPDATE_CURRENT_MAX(_current, _max_current);
 801b104:	183a      	adds	r2, r7, r0
 801b106:	2116      	movs	r1, #22
 801b108:	187b      	adds	r3, r7, r1
 801b10a:	8812      	ldrh	r2, [r2, #0]
 801b10c:	881b      	ldrh	r3, [r3, #0]
 801b10e:	429a      	cmp	r2, r3
 801b110:	d90a      	bls.n	801b128 <UpdateSNKPowerPort0+0x1e0>
 801b112:	187b      	adds	r3, r7, r1
 801b114:	183a      	adds	r2, r7, r0
 801b116:	8812      	ldrh	r2, [r2, #0]
 801b118:	801a      	strh	r2, [r3, #0]
        break;
 801b11a:	e005      	b.n	801b128 <UpdateSNKPowerPort0+0x1e0>
        break;
 801b11c:	46c0      	nop			; (mov r8, r8)
 801b11e:	e004      	b.n	801b12a <UpdateSNKPowerPort0+0x1e2>
        break;
 801b120:	46c0      	nop			; (mov r8, r8)
 801b122:	e002      	b.n	801b12a <UpdateSNKPowerPort0+0x1e2>
        break;
 801b124:	46c0      	nop			; (mov r8, r8)
 801b126:	e000      	b.n	801b12a <UpdateSNKPowerPort0+0x1e2>
        break;
 801b128:	46c0      	nop			; (mov r8, r8)
  for (uint32_t _index = 0; _index < USBPD_NbPDO[0]; _index++)
 801b12a:	693b      	ldr	r3, [r7, #16]
 801b12c:	3301      	adds	r3, #1
 801b12e:	613b      	str	r3, [r7, #16]
 801b130:	4b15      	ldr	r3, [pc, #84]	; (801b188 <UpdateSNKPowerPort0+0x240>)
 801b132:	781b      	ldrb	r3, [r3, #0]
 801b134:	001a      	movs	r2, r3
 801b136:	693b      	ldr	r3, [r7, #16]
 801b138:	4293      	cmp	r3, r2
 801b13a:	d200      	bcs.n	801b13e <UpdateSNKPowerPort0+0x1f6>
 801b13c:	e719      	b.n	801af72 <UpdateSNKPowerPort0+0x2a>
    }
  }

  GUI_CHECK_VOLTAGE_MIN(_min_voltage,
 801b13e:	231a      	movs	r3, #26
 801b140:	18fb      	adds	r3, r7, r3
 801b142:	881a      	ldrh	r2, [r3, #0]
 801b144:	4b11      	ldr	r3, [pc, #68]	; (801b18c <UpdateSNKPowerPort0+0x244>)
 801b146:	611a      	str	r2, [r3, #16]
                        DPM_USER_Settings[USBPD_PORT_0].DPM_SNKRequestedPower.MinOperatingVoltageInmVunits);
  GUI_CHECK_VOLTAGE_MAX(_max_voltage,
 801b148:	2118      	movs	r1, #24
 801b14a:	187b      	adds	r3, r7, r1
 801b14c:	881a      	ldrh	r2, [r3, #0]
 801b14e:	4b0f      	ldr	r3, [pc, #60]	; (801b18c <UpdateSNKPowerPort0+0x244>)
 801b150:	60da      	str	r2, [r3, #12]
                        DPM_USER_Settings[USBPD_PORT_0].DPM_SNKRequestedPower.MaxOperatingVoltageInmVunits);
  GUI_CHECK_CURRENT_MAX(_max_current,
 801b152:	2016      	movs	r0, #22
 801b154:	183b      	adds	r3, r7, r0
 801b156:	881a      	ldrh	r2, [r3, #0]
 801b158:	4b0c      	ldr	r3, [pc, #48]	; (801b18c <UpdateSNKPowerPort0+0x244>)
 801b15a:	605a      	str	r2, [r3, #4]
                        DPM_USER_Settings[USBPD_PORT_0].DPM_SNKRequestedPower.MaxOperatingCurrentInmAunits);
  _max_power = ((uint32_t)(_max_voltage) * (uint32_t)(_max_current)) / 1000U;
 801b15c:	187b      	adds	r3, r7, r1
 801b15e:	881b      	ldrh	r3, [r3, #0]
 801b160:	183a      	adds	r2, r7, r0
 801b162:	8812      	ldrh	r2, [r2, #0]
 801b164:	4353      	muls	r3, r2
 801b166:	22fa      	movs	r2, #250	; 0xfa
 801b168:	0091      	lsls	r1, r2, #2
 801b16a:	0018      	movs	r0, r3
 801b16c:	f7eb f840 	bl	80061f0 <__udivsi3>
 801b170:	0003      	movs	r3, r0
 801b172:	61fb      	str	r3, [r7, #28]
  GUI_CHECK_POWER_MAX(_max_power, DPM_USER_Settings[USBPD_PORT_0].DPM_SNKRequestedPower.MaxOperatingPowerInmWunits);
 801b174:	4b05      	ldr	r3, [pc, #20]	; (801b18c <UpdateSNKPowerPort0+0x244>)
 801b176:	69fa      	ldr	r2, [r7, #28]
 801b178:	619a      	str	r2, [r3, #24]
}
 801b17a:	46c0      	nop			; (mov r8, r8)
 801b17c:	46bd      	mov	sp, r7
 801b17e:	b008      	add	sp, #32
 801b180:	bd80      	pop	{r7, pc}
 801b182:	46c0      	nop			; (mov r8, r8)
 801b184:	200000c8 	.word	0x200000c8
 801b188:	200000c4 	.word	0x200000c4
 801b18c:	20000050 	.word	0x20000050

0801b190 <TRACER_EMB_Init>:

/** @addtogroup TRACER_EMB_Exported_Functions
  * @{
  */
void TRACER_EMB_Init(void)
{
 801b190:	b580      	push	{r7, lr}
 801b192:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)memset(&TracerContext, 0, sizeof(TRACER_ContextTypedef_t));
 801b194:	4a06      	ldr	r2, [pc, #24]	; (801b1b0 <TRACER_EMB_Init+0x20>)
 801b196:	4b07      	ldr	r3, [pc, #28]	; (801b1b4 <TRACER_EMB_Init+0x24>)
 801b198:	2100      	movs	r1, #0
 801b19a:	0018      	movs	r0, r3
 801b19c:	f001 f93e 	bl	801c41c <memset>

  /* Initialize trace BUS */
  HW_TRACER_EMB_Init();
 801b1a0:	f000 fe22 	bl	801bde8 <HW_TRACER_EMB_Init>

  /* Initialize the lowpower aspect */
  TRACER_EMB_LowPowerInit();
 801b1a4:	f000 f9d8 	bl	801b558 <TRACER_EMB_LowPowerInit>
}
 801b1a8:	46c0      	nop			; (mov r8, r8)
 801b1aa:	46bd      	mov	sp, r7
 801b1ac:	bd80      	pop	{r7, pc}
 801b1ae:	46c0      	nop			; (mov r8, r8)
 801b1b0:	0000041c 	.word	0x0000041c
 801b1b4:	200030ec 	.word	0x200030ec

0801b1b8 <TRACER_EMB_Add>:

void TRACER_EMB_Add(uint8_t *Ptr, uint32_t Size)
{
 801b1b8:	b580      	push	{r7, lr}
 801b1ba:	b086      	sub	sp, #24
 801b1bc:	af00      	add	r7, sp, #0
 801b1be:	6078      	str	r0, [r7, #4]
 801b1c0:	6039      	str	r1, [r7, #0]
  int32_t _writepos;
  uint8_t *data_to_write = Ptr;
 801b1c2:	687b      	ldr	r3, [r7, #4]
 801b1c4:	60fb      	str	r3, [r7, #12]
  uint32_t index;

  /* Data processing */
  TRACER_EMB_Lock();
 801b1c6:	f000 f8d3 	bl	801b370 <TRACER_EMB_Lock>
  _writepos = TRACER_EMB_AllocateBufer(Size);
 801b1ca:	683b      	ldr	r3, [r7, #0]
 801b1cc:	0018      	movs	r0, r3
 801b1ce:	f000 f969 	bl	801b4a4 <TRACER_EMB_AllocateBufer>
 801b1d2:	0003      	movs	r3, r0
 801b1d4:	617b      	str	r3, [r7, #20]

  /* if allocation is ok, write data into the buffer */
  if (_writepos != -1)
 801b1d6:	697b      	ldr	r3, [r7, #20]
 801b1d8:	3301      	adds	r3, #1
 801b1da:	d023      	beq.n	801b224 <TRACER_EMB_Add+0x6c>
  {
    /* initialize the Ptr for Read/Write */
    for (index = 0U; index < Size; index++)
 801b1dc:	2300      	movs	r3, #0
 801b1de:	613b      	str	r3, [r7, #16]
 801b1e0:	e01c      	b.n	801b21c <TRACER_EMB_Add+0x64>
    {
      TRACER_WRITE_DATA(_writepos, data_to_write[index]);
 801b1e2:	68fa      	ldr	r2, [r7, #12]
 801b1e4:	693b      	ldr	r3, [r7, #16]
 801b1e6:	18d2      	adds	r2, r2, r3
 801b1e8:	697b      	ldr	r3, [r7, #20]
 801b1ea:	4912      	ldr	r1, [pc, #72]	; (801b234 <TRACER_EMB_Add+0x7c>)
 801b1ec:	400b      	ands	r3, r1
 801b1ee:	d503      	bpl.n	801b1f8 <TRACER_EMB_Add+0x40>
 801b1f0:	3b01      	subs	r3, #1
 801b1f2:	4911      	ldr	r1, [pc, #68]	; (801b238 <TRACER_EMB_Add+0x80>)
 801b1f4:	430b      	orrs	r3, r1
 801b1f6:	3301      	adds	r3, #1
 801b1f8:	0019      	movs	r1, r3
 801b1fa:	7812      	ldrb	r2, [r2, #0]
 801b1fc:	4b0f      	ldr	r3, [pc, #60]	; (801b23c <TRACER_EMB_Add+0x84>)
 801b1fe:	185b      	adds	r3, r3, r1
 801b200:	76da      	strb	r2, [r3, #27]
 801b202:	697b      	ldr	r3, [r7, #20]
 801b204:	3301      	adds	r3, #1
 801b206:	4a0b      	ldr	r2, [pc, #44]	; (801b234 <TRACER_EMB_Add+0x7c>)
 801b208:	4013      	ands	r3, r2
 801b20a:	d503      	bpl.n	801b214 <TRACER_EMB_Add+0x5c>
 801b20c:	3b01      	subs	r3, #1
 801b20e:	4a0a      	ldr	r2, [pc, #40]	; (801b238 <TRACER_EMB_Add+0x80>)
 801b210:	4313      	orrs	r3, r2
 801b212:	3301      	adds	r3, #1
 801b214:	617b      	str	r3, [r7, #20]
    for (index = 0U; index < Size; index++)
 801b216:	693b      	ldr	r3, [r7, #16]
 801b218:	3301      	adds	r3, #1
 801b21a:	613b      	str	r3, [r7, #16]
 801b21c:	693a      	ldr	r2, [r7, #16]
 801b21e:	683b      	ldr	r3, [r7, #0]
 801b220:	429a      	cmp	r2, r3
 801b222:	d3de      	bcc.n	801b1e2 <TRACER_EMB_Add+0x2a>
    }
  }
  TRACER_EMB_UnLock();
 801b224:	f000 f8c2 	bl	801b3ac <TRACER_EMB_UnLock>

  /* Tx processing */
  TRACER_EMB_SendData();
 801b228:	f000 f8de 	bl	801b3e8 <TRACER_EMB_SendData>
}
 801b22c:	46c0      	nop			; (mov r8, r8)
 801b22e:	46bd      	mov	sp, r7
 801b230:	b006      	add	sp, #24
 801b232:	bd80      	pop	{r7, pc}
 801b234:	800003ff 	.word	0x800003ff
 801b238:	fffffc00 	.word	0xfffffc00
 801b23c:	200030ec 	.word	0x200030ec

0801b240 <TRACER_EMB_IRQHandlerDMA>:

#if TRACER_EMB_DMA_MODE == 1UL
void TRACER_EMB_IRQHandlerDMA(void)
{
 801b240:	b580      	push	{r7, lr}
 801b242:	af00      	add	r7, sp, #0
  HW_TRACER_EMB_IRQHandlerDMA();
 801b244:	f000 febc 	bl	801bfc0 <HW_TRACER_EMB_IRQHandlerDMA>
}
 801b248:	46c0      	nop			; (mov r8, r8)
 801b24a:	46bd      	mov	sp, r7
 801b24c:	bd80      	pop	{r7, pc}

0801b24e <TRACER_EMB_IRQHandlerUSART>:
#endif /* TRACER_EMB_DMA_MODE == 1 */

void TRACER_EMB_IRQHandlerUSART(void)
{
 801b24e:	b580      	push	{r7, lr}
 801b250:	af00      	add	r7, sp, #0
  HW_TRACER_EMB_IRQHandlerUSART();
 801b252:	f000 fecd 	bl	801bff0 <HW_TRACER_EMB_IRQHandlerUSART>
}
 801b256:	46c0      	nop			; (mov r8, r8)
 801b258:	46bd      	mov	sp, r7
 801b25a:	bd80      	pop	{r7, pc}

0801b25c <TRACER_EMB_WriteData>:

void TRACER_EMB_WriteData(uint16_t pos, uint8_t data)
{
 801b25c:	b580      	push	{r7, lr}
 801b25e:	b082      	sub	sp, #8
 801b260:	af00      	add	r7, sp, #0
 801b262:	0002      	movs	r2, r0
 801b264:	1dbb      	adds	r3, r7, #6
 801b266:	801a      	strh	r2, [r3, #0]
 801b268:	1d7b      	adds	r3, r7, #5
 801b26a:	1c0a      	adds	r2, r1, #0
 801b26c:	701a      	strb	r2, [r3, #0]
  TracerContext.PtrDataTx[pos % TRACER_EMB_BUFFER_SIZE] = data;
 801b26e:	1dbb      	adds	r3, r7, #6
 801b270:	881b      	ldrh	r3, [r3, #0]
 801b272:	059b      	lsls	r3, r3, #22
 801b274:	0d9b      	lsrs	r3, r3, #22
 801b276:	4a04      	ldr	r2, [pc, #16]	; (801b288 <TRACER_EMB_WriteData+0x2c>)
 801b278:	18d3      	adds	r3, r2, r3
 801b27a:	1d7a      	adds	r2, r7, #5
 801b27c:	7812      	ldrb	r2, [r2, #0]
 801b27e:	76da      	strb	r2, [r3, #27]
}
 801b280:	46c0      	nop			; (mov r8, r8)
 801b282:	46bd      	mov	sp, r7
 801b284:	b002      	add	sp, #8
 801b286:	bd80      	pop	{r7, pc}
 801b288:	200030ec 	.word	0x200030ec

0801b28c <TRACER_EMB_StartRX>:

void TRACER_EMB_StartRX(void (*callbackRX)(uint8_t, uint8_t))
{
 801b28c:	b580      	push	{r7, lr}
 801b28e:	b082      	sub	sp, #8
 801b290:	af00      	add	r7, sp, #0
 801b292:	6078      	str	r0, [r7, #4]
  HW_TRACER_EMB_RegisterRxCallback(callbackRX);
 801b294:	687b      	ldr	r3, [r7, #4]
 801b296:	0018      	movs	r0, r3
 801b298:	f000 fe66 	bl	801bf68 <HW_TRACER_EMB_RegisterRxCallback>
  HW_TRACER_EMB_StartRX();
 801b29c:	f000 fe76 	bl	801bf8c <HW_TRACER_EMB_StartRX>
}
 801b2a0:	46c0      	nop			; (mov r8, r8)
 801b2a2:	46bd      	mov	sp, r7
 801b2a4:	b002      	add	sp, #8
 801b2a6:	bd80      	pop	{r7, pc}

0801b2a8 <TRACER_EMB_EnableOverFlow>:

int32_t TRACER_EMB_EnableOverFlow(const uint8_t *Data, uint8_t Size)
{
 801b2a8:	b580      	push	{r7, lr}
 801b2aa:	b082      	sub	sp, #8
 801b2ac:	af00      	add	r7, sp, #0
 801b2ae:	6078      	str	r0, [r7, #4]
 801b2b0:	000a      	movs	r2, r1
 801b2b2:	1cfb      	adds	r3, r7, #3
 801b2b4:	701a      	strb	r2, [r3, #0]
  if (Size != 0U)
 801b2b6:	1cfb      	adds	r3, r7, #3
 801b2b8:	781b      	ldrb	r3, [r3, #0]
 801b2ba:	2b00      	cmp	r3, #0
 801b2bc:	d008      	beq.n	801b2d0 <TRACER_EMB_EnableOverFlow+0x28>
  {
    TracerContext.OverFlow_Data = Data;
 801b2be:	4b07      	ldr	r3, [pc, #28]	; (801b2dc <TRACER_EMB_EnableOverFlow+0x34>)
 801b2c0:	687a      	ldr	r2, [r7, #4]
 801b2c2:	615a      	str	r2, [r3, #20]
    TracerContext.OverFlow_Size = Size;
 801b2c4:	4b05      	ldr	r3, [pc, #20]	; (801b2dc <TRACER_EMB_EnableOverFlow+0x34>)
 801b2c6:	1cfa      	adds	r2, r7, #3
 801b2c8:	7812      	ldrb	r2, [r2, #0]
 801b2ca:	761a      	strb	r2, [r3, #24]
    return 0;
 801b2cc:	2300      	movs	r3, #0
 801b2ce:	e001      	b.n	801b2d4 <TRACER_EMB_EnableOverFlow+0x2c>
  }
  return -1;
 801b2d0:	2301      	movs	r3, #1
 801b2d2:	425b      	negs	r3, r3
}
 801b2d4:	0018      	movs	r0, r3
 801b2d6:	46bd      	mov	sp, r7
 801b2d8:	b002      	add	sp, #8
 801b2da:	bd80      	pop	{r7, pc}
 801b2dc:	200030ec 	.word	0x200030ec

0801b2e0 <TRACER_EMB_CALLBACK_TX>:
  * @brief  callback called to end a transfer.
  * @param  None.
  * @retval None.
  */
void TRACER_EMB_CALLBACK_TX(void)
{
 801b2e0:	b580      	push	{r7, lr}
 801b2e2:	b084      	sub	sp, #16
 801b2e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b2e6:	f3ef 8310 	mrs	r3, PRIMASK
 801b2ea:	60bb      	str	r3, [r7, #8]
  return(result);
 801b2ec:	68bb      	ldr	r3, [r7, #8]
  TRACER_ENTER_CRITICAL_SECTION();
 801b2ee:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801b2f0:	b672      	cpsid	i
}
 801b2f2:	46c0      	nop			; (mov r8, r8)
  TracerContext.PtrTx_Read = (TracerContext.PtrTx_Read + TracerContext.SizeSent) % TRACER_EMB_BUFFER_SIZE;
 801b2f4:	4b1d      	ldr	r3, [pc, #116]	; (801b36c <TRACER_EMB_CALLBACK_TX+0x8c>)
 801b2f6:	681a      	ldr	r2, [r3, #0]
 801b2f8:	4b1c      	ldr	r3, [pc, #112]	; (801b36c <TRACER_EMB_CALLBACK_TX+0x8c>)
 801b2fa:	689b      	ldr	r3, [r3, #8]
 801b2fc:	18d3      	adds	r3, r2, r3
 801b2fe:	059b      	lsls	r3, r3, #22
 801b300:	0d9a      	lsrs	r2, r3, #22
 801b302:	4b1a      	ldr	r3, [pc, #104]	; (801b36c <TRACER_EMB_CALLBACK_TX+0x8c>)
 801b304:	601a      	str	r2, [r3, #0]

  if ((TracerContext.OverFlow_Data != NULL) && (TracerContext.OverFlow_Status == TRACER_OVERFLOW_DETECTED)
 801b306:	4b19      	ldr	r3, [pc, #100]	; (801b36c <TRACER_EMB_CALLBACK_TX+0x8c>)
 801b308:	695b      	ldr	r3, [r3, #20]
 801b30a:	2b00      	cmp	r3, #0
 801b30c:	d019      	beq.n	801b342 <TRACER_EMB_CALLBACK_TX+0x62>
 801b30e:	4b17      	ldr	r3, [pc, #92]	; (801b36c <TRACER_EMB_CALLBACK_TX+0x8c>)
 801b310:	7e9b      	ldrb	r3, [r3, #26]
 801b312:	2b01      	cmp	r3, #1
 801b314:	d115      	bne.n	801b342 <TRACER_EMB_CALLBACK_TX+0x62>
      && (TracerContext.discontinue == 0U))
 801b316:	4b15      	ldr	r3, [pc, #84]	; (801b36c <TRACER_EMB_CALLBACK_TX+0x8c>)
 801b318:	7e5b      	ldrb	r3, [r3, #25]
 801b31a:	2b00      	cmp	r3, #0
 801b31c:	d111      	bne.n	801b342 <TRACER_EMB_CALLBACK_TX+0x62>
  {
    TracerContext.OverFlow_Status = TRACER_OVERFLOW_SENT;
 801b31e:	4b13      	ldr	r3, [pc, #76]	; (801b36c <TRACER_EMB_CALLBACK_TX+0x8c>)
 801b320:	2202      	movs	r2, #2
 801b322:	769a      	strb	r2, [r3, #26]
    HW_TRACER_EMB_SendData(TracerContext.OverFlow_Data, TracerContext.OverFlow_Size);
 801b324:	4b11      	ldr	r3, [pc, #68]	; (801b36c <TRACER_EMB_CALLBACK_TX+0x8c>)
 801b326:	695a      	ldr	r2, [r3, #20]
 801b328:	4b10      	ldr	r3, [pc, #64]	; (801b36c <TRACER_EMB_CALLBACK_TX+0x8c>)
 801b32a:	7e1b      	ldrb	r3, [r3, #24]
 801b32c:	0019      	movs	r1, r3
 801b32e:	0010      	movs	r0, r2
 801b330:	f000 ff2c 	bl	801c18c <HW_TRACER_EMB_SendData>
 801b334:	68fb      	ldr	r3, [r7, #12]
 801b336:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b338:	687b      	ldr	r3, [r7, #4]
 801b33a:	f383 8810 	msr	PRIMASK, r3
}
 801b33e:	46c0      	nop			; (mov r8, r8)
    TRACER_LEAVE_CRITICAL_SECTION();
 801b340:	e00f      	b.n	801b362 <TRACER_EMB_CALLBACK_TX+0x82>
  }
  else
  {
    TracerContext.LowPower_Counter--;
 801b342:	4b0a      	ldr	r3, [pc, #40]	; (801b36c <TRACER_EMB_CALLBACK_TX+0x8c>)
 801b344:	68db      	ldr	r3, [r3, #12]
 801b346:	1e5a      	subs	r2, r3, #1
 801b348:	4b08      	ldr	r3, [pc, #32]	; (801b36c <TRACER_EMB_CALLBACK_TX+0x8c>)
 801b34a:	60da      	str	r2, [r3, #12]
 801b34c:	68fb      	ldr	r3, [r7, #12]
 801b34e:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b350:	683b      	ldr	r3, [r7, #0]
 801b352:	f383 8810 	msr	PRIMASK, r3
}
 801b356:	46c0      	nop			; (mov r8, r8)
    TRACER_LEAVE_CRITICAL_SECTION();
    TRACER_EMB_UnLock();
 801b358:	f000 f828 	bl	801b3ac <TRACER_EMB_UnLock>
    TRACER_EMB_SendData();
 801b35c:	f000 f844 	bl	801b3e8 <TRACER_EMB_SendData>
  }
}
 801b360:	46c0      	nop			; (mov r8, r8)
 801b362:	46c0      	nop			; (mov r8, r8)
 801b364:	46bd      	mov	sp, r7
 801b366:	b004      	add	sp, #16
 801b368:	bd80      	pop	{r7, pc}
 801b36a:	46c0      	nop			; (mov r8, r8)
 801b36c:	200030ec 	.word	0x200030ec

0801b370 <TRACER_EMB_Lock>:
  * @brief  Lock the trace buffer.
  * @param  None.
  * @retval None.
  */
void TRACER_EMB_Lock(void)
{
 801b370:	b580      	push	{r7, lr}
 801b372:	b084      	sub	sp, #16
 801b374:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b376:	f3ef 8310 	mrs	r3, PRIMASK
 801b37a:	607b      	str	r3, [r7, #4]
  return(result);
 801b37c:	687b      	ldr	r3, [r7, #4]
  TRACER_ENTER_CRITICAL_SECTION();
 801b37e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801b380:	b672      	cpsid	i
}
 801b382:	46c0      	nop			; (mov r8, r8)
  TracerContext.Counter++;
 801b384:	4b08      	ldr	r3, [pc, #32]	; (801b3a8 <TRACER_EMB_Lock+0x38>)
 801b386:	7c1b      	ldrb	r3, [r3, #16]
 801b388:	b2db      	uxtb	r3, r3
 801b38a:	3301      	adds	r3, #1
 801b38c:	b2da      	uxtb	r2, r3
 801b38e:	4b06      	ldr	r3, [pc, #24]	; (801b3a8 <TRACER_EMB_Lock+0x38>)
 801b390:	741a      	strb	r2, [r3, #16]
 801b392:	68fb      	ldr	r3, [r7, #12]
 801b394:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b396:	68bb      	ldr	r3, [r7, #8]
 801b398:	f383 8810 	msr	PRIMASK, r3
}
 801b39c:	46c0      	nop			; (mov r8, r8)
  TRACER_LEAVE_CRITICAL_SECTION();
}
 801b39e:	46c0      	nop			; (mov r8, r8)
 801b3a0:	46bd      	mov	sp, r7
 801b3a2:	b004      	add	sp, #16
 801b3a4:	bd80      	pop	{r7, pc}
 801b3a6:	46c0      	nop			; (mov r8, r8)
 801b3a8:	200030ec 	.word	0x200030ec

0801b3ac <TRACER_EMB_UnLock>:
  * @brief  UnLock the trace buffer.
  * @param  None.
  * @retval None.
  */
void TRACER_EMB_UnLock(void)
{
 801b3ac:	b580      	push	{r7, lr}
 801b3ae:	b084      	sub	sp, #16
 801b3b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b3b2:	f3ef 8310 	mrs	r3, PRIMASK
 801b3b6:	607b      	str	r3, [r7, #4]
  return(result);
 801b3b8:	687b      	ldr	r3, [r7, #4]
  TRACER_ENTER_CRITICAL_SECTION();
 801b3ba:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801b3bc:	b672      	cpsid	i
}
 801b3be:	46c0      	nop			; (mov r8, r8)
  TracerContext.Counter--;
 801b3c0:	4b08      	ldr	r3, [pc, #32]	; (801b3e4 <TRACER_EMB_UnLock+0x38>)
 801b3c2:	7c1b      	ldrb	r3, [r3, #16]
 801b3c4:	b2db      	uxtb	r3, r3
 801b3c6:	3b01      	subs	r3, #1
 801b3c8:	b2da      	uxtb	r2, r3
 801b3ca:	4b06      	ldr	r3, [pc, #24]	; (801b3e4 <TRACER_EMB_UnLock+0x38>)
 801b3cc:	741a      	strb	r2, [r3, #16]
 801b3ce:	68fb      	ldr	r3, [r7, #12]
 801b3d0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b3d2:	68bb      	ldr	r3, [r7, #8]
 801b3d4:	f383 8810 	msr	PRIMASK, r3
}
 801b3d8:	46c0      	nop			; (mov r8, r8)
  TRACER_LEAVE_CRITICAL_SECTION();
}
 801b3da:	46c0      	nop			; (mov r8, r8)
 801b3dc:	46bd      	mov	sp, r7
 801b3de:	b004      	add	sp, #16
 801b3e0:	bd80      	pop	{r7, pc}
 801b3e2:	46c0      	nop			; (mov r8, r8)
 801b3e4:	200030ec 	.word	0x200030ec

0801b3e8 <TRACER_EMB_SendData>:
  * @param  address begin of the data
  * @param  address end of the data
  * @retval None.
  */
void TRACER_EMB_SendData(void)
{
 801b3e8:	b580      	push	{r7, lr}
 801b3ea:	b086      	sub	sp, #24
 801b3ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b3ee:	f3ef 8310 	mrs	r3, PRIMASK
 801b3f2:	60bb      	str	r3, [r7, #8]
  return(result);
 801b3f4:	68bb      	ldr	r3, [r7, #8]
  uint32_t _begin;
  uint32_t _end;

  TRACER_ENTER_CRITICAL_SECTION();
 801b3f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801b3f8:	b672      	cpsid	i
}
 801b3fa:	46c0      	nop			; (mov r8, r8)

  if (0u == TracerContext.Counter)
 801b3fc:	4b28      	ldr	r3, [pc, #160]	; (801b4a0 <TRACER_EMB_SendData+0xb8>)
 801b3fe:	7c1b      	ldrb	r3, [r3, #16]
 801b400:	b2db      	uxtb	r3, r3
 801b402:	2b00      	cmp	r3, #0
 801b404:	d134      	bne.n	801b470 <TRACER_EMB_SendData+0x88>
  {
    _begin = TracerContext.PtrTx_Read;
 801b406:	4b26      	ldr	r3, [pc, #152]	; (801b4a0 <TRACER_EMB_SendData+0xb8>)
 801b408:	681b      	ldr	r3, [r3, #0]
 801b40a:	613b      	str	r3, [r7, #16]
    _end = TracerContext.PtrTx_Write;
 801b40c:	4b24      	ldr	r3, [pc, #144]	; (801b4a0 <TRACER_EMB_SendData+0xb8>)
 801b40e:	685b      	ldr	r3, [r3, #4]
 801b410:	60fb      	str	r3, [r7, #12]

    if (_begin != _end)
 801b412:	693a      	ldr	r2, [r7, #16]
 801b414:	68fb      	ldr	r3, [r7, #12]
 801b416:	429a      	cmp	r2, r3
 801b418:	d02a      	beq.n	801b470 <TRACER_EMB_SendData+0x88>
    {
      TRACER_EMB_Lock();
 801b41a:	f7ff ffa9 	bl	801b370 <TRACER_EMB_Lock>
      /*  */
      if (_end > _begin)
 801b41e:	68fa      	ldr	r2, [r7, #12]
 801b420:	693b      	ldr	r3, [r7, #16]
 801b422:	429a      	cmp	r2, r3
 801b424:	d908      	bls.n	801b438 <TRACER_EMB_SendData+0x50>
      {
        TracerContext.SizeSent = _end - _begin;
 801b426:	68fa      	ldr	r2, [r7, #12]
 801b428:	693b      	ldr	r3, [r7, #16]
 801b42a:	1ad2      	subs	r2, r2, r3
 801b42c:	4b1c      	ldr	r3, [pc, #112]	; (801b4a0 <TRACER_EMB_SendData+0xb8>)
 801b42e:	609a      	str	r2, [r3, #8]
        TracerContext.discontinue = 0;
 801b430:	4b1b      	ldr	r3, [pc, #108]	; (801b4a0 <TRACER_EMB_SendData+0xb8>)
 801b432:	2200      	movs	r2, #0
 801b434:	765a      	strb	r2, [r3, #25]
 801b436:	e008      	b.n	801b44a <TRACER_EMB_SendData+0x62>
      }
      else  /* _begin > _end */
      {
        TracerContext.SizeSent = TRACER_EMB_BUFFER_SIZE - _begin;
 801b438:	693b      	ldr	r3, [r7, #16]
 801b43a:	2280      	movs	r2, #128	; 0x80
 801b43c:	00d2      	lsls	r2, r2, #3
 801b43e:	1ad2      	subs	r2, r2, r3
 801b440:	4b17      	ldr	r3, [pc, #92]	; (801b4a0 <TRACER_EMB_SendData+0xb8>)
 801b442:	609a      	str	r2, [r3, #8]
        TracerContext.discontinue = 1;
 801b444:	4b16      	ldr	r3, [pc, #88]	; (801b4a0 <TRACER_EMB_SendData+0xb8>)
 801b446:	2201      	movs	r2, #1
 801b448:	765a      	strb	r2, [r3, #25]
      }
      TRACER_EMB_LowPowerSendData();
 801b44a:	f000 f88a 	bl	801b562 <TRACER_EMB_LowPowerSendData>
      TracerContext.LowPower_Counter++;
 801b44e:	4b14      	ldr	r3, [pc, #80]	; (801b4a0 <TRACER_EMB_SendData+0xb8>)
 801b450:	68db      	ldr	r3, [r3, #12]
 801b452:	1c5a      	adds	r2, r3, #1
 801b454:	4b12      	ldr	r3, [pc, #72]	; (801b4a0 <TRACER_EMB_SendData+0xb8>)
 801b456:	60da      	str	r2, [r3, #12]
      HW_TRACER_EMB_SendData((const uint8_t *)(&(TracerContext.PtrDataTx[_begin])), TracerContext.SizeSent);
 801b458:	693b      	ldr	r3, [r7, #16]
 801b45a:	3318      	adds	r3, #24
 801b45c:	001a      	movs	r2, r3
 801b45e:	4b10      	ldr	r3, [pc, #64]	; (801b4a0 <TRACER_EMB_SendData+0xb8>)
 801b460:	18d3      	adds	r3, r2, r3
 801b462:	1cda      	adds	r2, r3, #3
 801b464:	4b0e      	ldr	r3, [pc, #56]	; (801b4a0 <TRACER_EMB_SendData+0xb8>)
 801b466:	689b      	ldr	r3, [r3, #8]
 801b468:	0019      	movs	r1, r3
 801b46a:	0010      	movs	r0, r2
 801b46c:	f000 fe8e 	bl	801c18c <HW_TRACER_EMB_SendData>
    }
  }

  /* Low power processing */
  switch (TracerContext.LowPower_Counter)
 801b470:	4b0b      	ldr	r3, [pc, #44]	; (801b4a0 <TRACER_EMB_SendData+0xb8>)
 801b472:	68db      	ldr	r3, [r3, #12]
 801b474:	2b00      	cmp	r3, #0
 801b476:	d004      	beq.n	801b482 <TRACER_EMB_SendData+0x9a>
 801b478:	2b01      	cmp	r3, #1
 801b47a:	d105      	bne.n	801b488 <TRACER_EMB_SendData+0xa0>
  {
    case 1:
      TRACER_EMB_LowPowerSendData();
 801b47c:	f000 f871 	bl	801b562 <TRACER_EMB_LowPowerSendData>
      break;
 801b480:	e003      	b.n	801b48a <TRACER_EMB_SendData+0xa2>
    case 0:
      TRACER_EMB_LowPowerSendDataComplete();
 801b482:	f000 f873 	bl	801b56c <TRACER_EMB_LowPowerSendDataComplete>
      break;
 801b486:	e000      	b.n	801b48a <TRACER_EMB_SendData+0xa2>
    default:
      break;
 801b488:	46c0      	nop			; (mov r8, r8)
 801b48a:	697b      	ldr	r3, [r7, #20]
 801b48c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b48e:	687b      	ldr	r3, [r7, #4]
 801b490:	f383 8810 	msr	PRIMASK, r3
}
 801b494:	46c0      	nop			; (mov r8, r8)
  }

  TRACER_LEAVE_CRITICAL_SECTION();
}
 801b496:	46c0      	nop			; (mov r8, r8)
 801b498:	46bd      	mov	sp, r7
 801b49a:	b006      	add	sp, #24
 801b49c:	bd80      	pop	{r7, pc}
 801b49e:	46c0      	nop			; (mov r8, r8)
 801b4a0:	200030ec 	.word	0x200030ec

0801b4a4 <TRACER_EMB_AllocateBufer>:
  * @brief  allocate space inside the buffer to push data
  * @param  data size
  * @retval write position inside the buffer is -1 no space available.
  */
int32_t TRACER_EMB_AllocateBufer(uint32_t Size)
{
 801b4a4:	b580      	push	{r7, lr}
 801b4a6:	b088      	sub	sp, #32
 801b4a8:	af00      	add	r7, sp, #0
 801b4aa:	6078      	str	r0, [r7, #4]
  uint32_t _freesize;
  int32_t _pos = -1;
 801b4ac:	2301      	movs	r3, #1
 801b4ae:	425b      	negs	r3, r3
 801b4b0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b4b2:	f3ef 8310 	mrs	r3, PRIMASK
 801b4b6:	613b      	str	r3, [r7, #16]
  return(result);
 801b4b8:	693b      	ldr	r3, [r7, #16]

  TRACER_ENTER_CRITICAL_SECTION();
 801b4ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801b4bc:	b672      	cpsid	i
}
 801b4be:	46c0      	nop			; (mov r8, r8)

  if (TracerContext.PtrTx_Write == TracerContext.PtrTx_Read)
 801b4c0:	4b24      	ldr	r3, [pc, #144]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b4c2:	685a      	ldr	r2, [r3, #4]
 801b4c4:	4b23      	ldr	r3, [pc, #140]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b4c6:	681b      	ldr	r3, [r3, #0]
 801b4c8:	429a      	cmp	r2, r3
 801b4ca:	d103      	bne.n	801b4d4 <TRACER_EMB_AllocateBufer+0x30>
  {
    /* Need to add buffer full management */
    _freesize = TRACER_EMB_BUFFER_SIZE;
 801b4cc:	2380      	movs	r3, #128	; 0x80
 801b4ce:	00db      	lsls	r3, r3, #3
 801b4d0:	61fb      	str	r3, [r7, #28]
 801b4d2:	e016      	b.n	801b502 <TRACER_EMB_AllocateBufer+0x5e>
  }
  else
  {
    if (TracerContext.PtrTx_Write > TracerContext.PtrTx_Read)
 801b4d4:	4b1f      	ldr	r3, [pc, #124]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b4d6:	685a      	ldr	r2, [r3, #4]
 801b4d8:	4b1e      	ldr	r3, [pc, #120]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b4da:	681b      	ldr	r3, [r3, #0]
 801b4dc:	429a      	cmp	r2, r3
 801b4de:	d90a      	bls.n	801b4f6 <TRACER_EMB_AllocateBufer+0x52>
    {
      _freesize = TRACER_EMB_BUFFER_SIZE - TracerContext.PtrTx_Write + TracerContext.PtrTx_Read;
 801b4e0:	4b1c      	ldr	r3, [pc, #112]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b4e2:	681a      	ldr	r2, [r3, #0]
 801b4e4:	4b1b      	ldr	r3, [pc, #108]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b4e6:	685b      	ldr	r3, [r3, #4]
 801b4e8:	1ad3      	subs	r3, r2, r3
 801b4ea:	2280      	movs	r2, #128	; 0x80
 801b4ec:	00d2      	lsls	r2, r2, #3
 801b4ee:	4694      	mov	ip, r2
 801b4f0:	4463      	add	r3, ip
 801b4f2:	61fb      	str	r3, [r7, #28]
 801b4f4:	e005      	b.n	801b502 <TRACER_EMB_AllocateBufer+0x5e>
    }
    else
    {
      _freesize = TracerContext.PtrTx_Read - TracerContext.PtrTx_Write;
 801b4f6:	4b17      	ldr	r3, [pc, #92]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b4f8:	681a      	ldr	r2, [r3, #0]
 801b4fa:	4b16      	ldr	r3, [pc, #88]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b4fc:	685b      	ldr	r3, [r3, #4]
 801b4fe:	1ad3      	subs	r3, r2, r3
 801b500:	61fb      	str	r3, [r7, #28]
    }
  }

  if (_freesize > Size)
 801b502:	69fa      	ldr	r2, [r7, #28]
 801b504:	687b      	ldr	r3, [r7, #4]
 801b506:	429a      	cmp	r2, r3
 801b508:	d912      	bls.n	801b530 <TRACER_EMB_AllocateBufer+0x8c>
  {
    _pos = (int32_t)TracerContext.PtrTx_Write;
 801b50a:	4b12      	ldr	r3, [pc, #72]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b50c:	685b      	ldr	r3, [r3, #4]
 801b50e:	61bb      	str	r3, [r7, #24]
    TracerContext.PtrTx_Write = (TracerContext.PtrTx_Write + Size) % TRACER_EMB_BUFFER_SIZE;
 801b510:	4b10      	ldr	r3, [pc, #64]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b512:	685a      	ldr	r2, [r3, #4]
 801b514:	687b      	ldr	r3, [r7, #4]
 801b516:	18d3      	adds	r3, r2, r3
 801b518:	059b      	lsls	r3, r3, #22
 801b51a:	0d9a      	lsrs	r2, r3, #22
 801b51c:	4b0d      	ldr	r3, [pc, #52]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b51e:	605a      	str	r2, [r3, #4]
    if (TRACER_OVERFLOW_SENT == TracerContext.OverFlow_Status)
 801b520:	4b0c      	ldr	r3, [pc, #48]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b522:	7e9b      	ldrb	r3, [r3, #26]
 801b524:	2b02      	cmp	r3, #2
 801b526:	d10a      	bne.n	801b53e <TRACER_EMB_AllocateBufer+0x9a>
    {
      TracerContext.OverFlow_Status = TRACER_OVERFLOW_NONE;
 801b528:	4b0a      	ldr	r3, [pc, #40]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b52a:	2200      	movs	r2, #0
 801b52c:	769a      	strb	r2, [r3, #26]
 801b52e:	e006      	b.n	801b53e <TRACER_EMB_AllocateBufer+0x9a>
    }
  }
  else
  {
    if (TRACER_OVERFLOW_NONE == TracerContext.OverFlow_Status)
 801b530:	4b08      	ldr	r3, [pc, #32]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b532:	7e9b      	ldrb	r3, [r3, #26]
 801b534:	2b00      	cmp	r3, #0
 801b536:	d102      	bne.n	801b53e <TRACER_EMB_AllocateBufer+0x9a>
    {
      TracerContext.OverFlow_Status = TRACER_OVERFLOW_DETECTED;
 801b538:	4b06      	ldr	r3, [pc, #24]	; (801b554 <TRACER_EMB_AllocateBufer+0xb0>)
 801b53a:	2201      	movs	r2, #1
 801b53c:	769a      	strb	r2, [r3, #26]
 801b53e:	697b      	ldr	r3, [r7, #20]
 801b540:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b542:	68fb      	ldr	r3, [r7, #12]
 801b544:	f383 8810 	msr	PRIMASK, r3
}
 801b548:	46c0      	nop			; (mov r8, r8)
    }
  }

  TRACER_LEAVE_CRITICAL_SECTION();
  return _pos;
 801b54a:	69bb      	ldr	r3, [r7, #24]
}
 801b54c:	0018      	movs	r0, r3
 801b54e:	46bd      	mov	sp, r7
 801b550:	b008      	add	sp, #32
 801b552:	bd80      	pop	{r7, pc}
 801b554:	200030ec 	.word	0x200030ec

0801b558 <TRACER_EMB_LowPowerInit>:

__weak void TRACER_EMB_LowPowerInit(void)
{
 801b558:	b580      	push	{r7, lr}
 801b55a:	af00      	add	r7, sp, #0
}
 801b55c:	46c0      	nop			; (mov r8, r8)
 801b55e:	46bd      	mov	sp, r7
 801b560:	bd80      	pop	{r7, pc}

0801b562 <TRACER_EMB_LowPowerSendData>:

__weak void TRACER_EMB_LowPowerSendData(void)
{
 801b562:	b580      	push	{r7, lr}
 801b564:	af00      	add	r7, sp, #0
}
 801b566:	46c0      	nop			; (mov r8, r8)
 801b568:	46bd      	mov	sp, r7
 801b56a:	bd80      	pop	{r7, pc}

0801b56c <TRACER_EMB_LowPowerSendDataComplete>:

__weak void TRACER_EMB_LowPowerSendDataComplete(void)
{
 801b56c:	b580      	push	{r7, lr}
 801b56e:	af00      	add	r7, sp, #0
}
 801b570:	46c0      	nop			; (mov r8, r8)
 801b572:	46bd      	mov	sp, r7
 801b574:	bd80      	pop	{r7, pc}
	...

0801b578 <__NVIC_EnableIRQ>:
{
 801b578:	b580      	push	{r7, lr}
 801b57a:	b082      	sub	sp, #8
 801b57c:	af00      	add	r7, sp, #0
 801b57e:	0002      	movs	r2, r0
 801b580:	1dfb      	adds	r3, r7, #7
 801b582:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 801b584:	1dfb      	adds	r3, r7, #7
 801b586:	781b      	ldrb	r3, [r3, #0]
 801b588:	2b7f      	cmp	r3, #127	; 0x7f
 801b58a:	d809      	bhi.n	801b5a0 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801b58c:	1dfb      	adds	r3, r7, #7
 801b58e:	781b      	ldrb	r3, [r3, #0]
 801b590:	001a      	movs	r2, r3
 801b592:	231f      	movs	r3, #31
 801b594:	401a      	ands	r2, r3
 801b596:	4b04      	ldr	r3, [pc, #16]	; (801b5a8 <__NVIC_EnableIRQ+0x30>)
 801b598:	2101      	movs	r1, #1
 801b59a:	4091      	lsls	r1, r2
 801b59c:	000a      	movs	r2, r1
 801b59e:	601a      	str	r2, [r3, #0]
}
 801b5a0:	46c0      	nop			; (mov r8, r8)
 801b5a2:	46bd      	mov	sp, r7
 801b5a4:	b002      	add	sp, #8
 801b5a6:	bd80      	pop	{r7, pc}
 801b5a8:	e000e100 	.word	0xe000e100

0801b5ac <__NVIC_SetPriority>:
{
 801b5ac:	b590      	push	{r4, r7, lr}
 801b5ae:	b083      	sub	sp, #12
 801b5b0:	af00      	add	r7, sp, #0
 801b5b2:	0002      	movs	r2, r0
 801b5b4:	6039      	str	r1, [r7, #0]
 801b5b6:	1dfb      	adds	r3, r7, #7
 801b5b8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 801b5ba:	1dfb      	adds	r3, r7, #7
 801b5bc:	781b      	ldrb	r3, [r3, #0]
 801b5be:	2b7f      	cmp	r3, #127	; 0x7f
 801b5c0:	d828      	bhi.n	801b614 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801b5c2:	4a2f      	ldr	r2, [pc, #188]	; (801b680 <__NVIC_SetPriority+0xd4>)
 801b5c4:	1dfb      	adds	r3, r7, #7
 801b5c6:	781b      	ldrb	r3, [r3, #0]
 801b5c8:	b25b      	sxtb	r3, r3
 801b5ca:	089b      	lsrs	r3, r3, #2
 801b5cc:	33c0      	adds	r3, #192	; 0xc0
 801b5ce:	009b      	lsls	r3, r3, #2
 801b5d0:	589b      	ldr	r3, [r3, r2]
 801b5d2:	1dfa      	adds	r2, r7, #7
 801b5d4:	7812      	ldrb	r2, [r2, #0]
 801b5d6:	0011      	movs	r1, r2
 801b5d8:	2203      	movs	r2, #3
 801b5da:	400a      	ands	r2, r1
 801b5dc:	00d2      	lsls	r2, r2, #3
 801b5de:	21ff      	movs	r1, #255	; 0xff
 801b5e0:	4091      	lsls	r1, r2
 801b5e2:	000a      	movs	r2, r1
 801b5e4:	43d2      	mvns	r2, r2
 801b5e6:	401a      	ands	r2, r3
 801b5e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 801b5ea:	683b      	ldr	r3, [r7, #0]
 801b5ec:	019b      	lsls	r3, r3, #6
 801b5ee:	22ff      	movs	r2, #255	; 0xff
 801b5f0:	401a      	ands	r2, r3
 801b5f2:	1dfb      	adds	r3, r7, #7
 801b5f4:	781b      	ldrb	r3, [r3, #0]
 801b5f6:	0018      	movs	r0, r3
 801b5f8:	2303      	movs	r3, #3
 801b5fa:	4003      	ands	r3, r0
 801b5fc:	00db      	lsls	r3, r3, #3
 801b5fe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801b600:	481f      	ldr	r0, [pc, #124]	; (801b680 <__NVIC_SetPriority+0xd4>)
 801b602:	1dfb      	adds	r3, r7, #7
 801b604:	781b      	ldrb	r3, [r3, #0]
 801b606:	b25b      	sxtb	r3, r3
 801b608:	089b      	lsrs	r3, r3, #2
 801b60a:	430a      	orrs	r2, r1
 801b60c:	33c0      	adds	r3, #192	; 0xc0
 801b60e:	009b      	lsls	r3, r3, #2
 801b610:	501a      	str	r2, [r3, r0]
}
 801b612:	e031      	b.n	801b678 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801b614:	4a1b      	ldr	r2, [pc, #108]	; (801b684 <__NVIC_SetPriority+0xd8>)
 801b616:	1dfb      	adds	r3, r7, #7
 801b618:	781b      	ldrb	r3, [r3, #0]
 801b61a:	0019      	movs	r1, r3
 801b61c:	230f      	movs	r3, #15
 801b61e:	400b      	ands	r3, r1
 801b620:	3b08      	subs	r3, #8
 801b622:	089b      	lsrs	r3, r3, #2
 801b624:	3306      	adds	r3, #6
 801b626:	009b      	lsls	r3, r3, #2
 801b628:	18d3      	adds	r3, r2, r3
 801b62a:	3304      	adds	r3, #4
 801b62c:	681b      	ldr	r3, [r3, #0]
 801b62e:	1dfa      	adds	r2, r7, #7
 801b630:	7812      	ldrb	r2, [r2, #0]
 801b632:	0011      	movs	r1, r2
 801b634:	2203      	movs	r2, #3
 801b636:	400a      	ands	r2, r1
 801b638:	00d2      	lsls	r2, r2, #3
 801b63a:	21ff      	movs	r1, #255	; 0xff
 801b63c:	4091      	lsls	r1, r2
 801b63e:	000a      	movs	r2, r1
 801b640:	43d2      	mvns	r2, r2
 801b642:	401a      	ands	r2, r3
 801b644:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 801b646:	683b      	ldr	r3, [r7, #0]
 801b648:	019b      	lsls	r3, r3, #6
 801b64a:	22ff      	movs	r2, #255	; 0xff
 801b64c:	401a      	ands	r2, r3
 801b64e:	1dfb      	adds	r3, r7, #7
 801b650:	781b      	ldrb	r3, [r3, #0]
 801b652:	0018      	movs	r0, r3
 801b654:	2303      	movs	r3, #3
 801b656:	4003      	ands	r3, r0
 801b658:	00db      	lsls	r3, r3, #3
 801b65a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801b65c:	4809      	ldr	r0, [pc, #36]	; (801b684 <__NVIC_SetPriority+0xd8>)
 801b65e:	1dfb      	adds	r3, r7, #7
 801b660:	781b      	ldrb	r3, [r3, #0]
 801b662:	001c      	movs	r4, r3
 801b664:	230f      	movs	r3, #15
 801b666:	4023      	ands	r3, r4
 801b668:	3b08      	subs	r3, #8
 801b66a:	089b      	lsrs	r3, r3, #2
 801b66c:	430a      	orrs	r2, r1
 801b66e:	3306      	adds	r3, #6
 801b670:	009b      	lsls	r3, r3, #2
 801b672:	18c3      	adds	r3, r0, r3
 801b674:	3304      	adds	r3, #4
 801b676:	601a      	str	r2, [r3, #0]
}
 801b678:	46c0      	nop			; (mov r8, r8)
 801b67a:	46bd      	mov	sp, r7
 801b67c:	b003      	add	sp, #12
 801b67e:	bd90      	pop	{r4, r7, pc}
 801b680:	e000e100 	.word	0xe000e100
 801b684:	e000ed00 	.word	0xe000ed00

0801b688 <LL_DMA_EnableChannel>:
{
 801b688:	b580      	push	{r7, lr}
 801b68a:	b084      	sub	sp, #16
 801b68c:	af00      	add	r7, sp, #0
 801b68e:	6078      	str	r0, [r7, #4]
 801b690:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 801b692:	687b      	ldr	r3, [r7, #4]
 801b694:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 801b696:	4a0b      	ldr	r2, [pc, #44]	; (801b6c4 <LL_DMA_EnableChannel+0x3c>)
 801b698:	683b      	ldr	r3, [r7, #0]
 801b69a:	18d3      	adds	r3, r2, r3
 801b69c:	781b      	ldrb	r3, [r3, #0]
 801b69e:	001a      	movs	r2, r3
 801b6a0:	68fb      	ldr	r3, [r7, #12]
 801b6a2:	18d3      	adds	r3, r2, r3
 801b6a4:	681a      	ldr	r2, [r3, #0]
 801b6a6:	4907      	ldr	r1, [pc, #28]	; (801b6c4 <LL_DMA_EnableChannel+0x3c>)
 801b6a8:	683b      	ldr	r3, [r7, #0]
 801b6aa:	18cb      	adds	r3, r1, r3
 801b6ac:	781b      	ldrb	r3, [r3, #0]
 801b6ae:	0019      	movs	r1, r3
 801b6b0:	68fb      	ldr	r3, [r7, #12]
 801b6b2:	18cb      	adds	r3, r1, r3
 801b6b4:	2101      	movs	r1, #1
 801b6b6:	430a      	orrs	r2, r1
 801b6b8:	601a      	str	r2, [r3, #0]
}
 801b6ba:	46c0      	nop			; (mov r8, r8)
 801b6bc:	46bd      	mov	sp, r7
 801b6be:	b004      	add	sp, #16
 801b6c0:	bd80      	pop	{r7, pc}
 801b6c2:	46c0      	nop			; (mov r8, r8)
 801b6c4:	0801e548 	.word	0x0801e548

0801b6c8 <LL_DMA_DisableChannel>:
{
 801b6c8:	b580      	push	{r7, lr}
 801b6ca:	b084      	sub	sp, #16
 801b6cc:	af00      	add	r7, sp, #0
 801b6ce:	6078      	str	r0, [r7, #4]
 801b6d0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 801b6d2:	687b      	ldr	r3, [r7, #4]
 801b6d4:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 801b6d6:	4a0b      	ldr	r2, [pc, #44]	; (801b704 <LL_DMA_DisableChannel+0x3c>)
 801b6d8:	683b      	ldr	r3, [r7, #0]
 801b6da:	18d3      	adds	r3, r2, r3
 801b6dc:	781b      	ldrb	r3, [r3, #0]
 801b6de:	001a      	movs	r2, r3
 801b6e0:	68fb      	ldr	r3, [r7, #12]
 801b6e2:	18d3      	adds	r3, r2, r3
 801b6e4:	681a      	ldr	r2, [r3, #0]
 801b6e6:	4907      	ldr	r1, [pc, #28]	; (801b704 <LL_DMA_DisableChannel+0x3c>)
 801b6e8:	683b      	ldr	r3, [r7, #0]
 801b6ea:	18cb      	adds	r3, r1, r3
 801b6ec:	781b      	ldrb	r3, [r3, #0]
 801b6ee:	0019      	movs	r1, r3
 801b6f0:	68fb      	ldr	r3, [r7, #12]
 801b6f2:	18cb      	adds	r3, r1, r3
 801b6f4:	2101      	movs	r1, #1
 801b6f6:	438a      	bics	r2, r1
 801b6f8:	601a      	str	r2, [r3, #0]
}
 801b6fa:	46c0      	nop			; (mov r8, r8)
 801b6fc:	46bd      	mov	sp, r7
 801b6fe:	b004      	add	sp, #16
 801b700:	bd80      	pop	{r7, pc}
 801b702:	46c0      	nop			; (mov r8, r8)
 801b704:	0801e548 	.word	0x0801e548

0801b708 <LL_DMA_ConfigTransfer>:
{
 801b708:	b580      	push	{r7, lr}
 801b70a:	b086      	sub	sp, #24
 801b70c:	af00      	add	r7, sp, #0
 801b70e:	60f8      	str	r0, [r7, #12]
 801b710:	60b9      	str	r1, [r7, #8]
 801b712:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 801b714:	68fb      	ldr	r3, [r7, #12]
 801b716:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 801b718:	4a0c      	ldr	r2, [pc, #48]	; (801b74c <LL_DMA_ConfigTransfer+0x44>)
 801b71a:	68bb      	ldr	r3, [r7, #8]
 801b71c:	18d3      	adds	r3, r2, r3
 801b71e:	781b      	ldrb	r3, [r3, #0]
 801b720:	001a      	movs	r2, r3
 801b722:	697b      	ldr	r3, [r7, #20]
 801b724:	18d3      	adds	r3, r2, r3
 801b726:	681b      	ldr	r3, [r3, #0]
 801b728:	4a09      	ldr	r2, [pc, #36]	; (801b750 <LL_DMA_ConfigTransfer+0x48>)
 801b72a:	4013      	ands	r3, r2
 801b72c:	0019      	movs	r1, r3
 801b72e:	4a07      	ldr	r2, [pc, #28]	; (801b74c <LL_DMA_ConfigTransfer+0x44>)
 801b730:	68bb      	ldr	r3, [r7, #8]
 801b732:	18d3      	adds	r3, r2, r3
 801b734:	781b      	ldrb	r3, [r3, #0]
 801b736:	001a      	movs	r2, r3
 801b738:	697b      	ldr	r3, [r7, #20]
 801b73a:	18d3      	adds	r3, r2, r3
 801b73c:	687a      	ldr	r2, [r7, #4]
 801b73e:	430a      	orrs	r2, r1
 801b740:	601a      	str	r2, [r3, #0]
}
 801b742:	46c0      	nop			; (mov r8, r8)
 801b744:	46bd      	mov	sp, r7
 801b746:	b006      	add	sp, #24
 801b748:	bd80      	pop	{r7, pc}
 801b74a:	46c0      	nop			; (mov r8, r8)
 801b74c:	0801e548 	.word	0x0801e548
 801b750:	ffff800f 	.word	0xffff800f

0801b754 <LL_DMA_GetDataTransferDirection>:
{
 801b754:	b580      	push	{r7, lr}
 801b756:	b084      	sub	sp, #16
 801b758:	af00      	add	r7, sp, #0
 801b75a:	6078      	str	r0, [r7, #4]
 801b75c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 801b75e:	687b      	ldr	r3, [r7, #4]
 801b760:	60fb      	str	r3, [r7, #12]
  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 801b762:	4a07      	ldr	r2, [pc, #28]	; (801b780 <LL_DMA_GetDataTransferDirection+0x2c>)
 801b764:	683b      	ldr	r3, [r7, #0]
 801b766:	18d3      	adds	r3, r2, r3
 801b768:	781b      	ldrb	r3, [r3, #0]
 801b76a:	001a      	movs	r2, r3
 801b76c:	68fb      	ldr	r3, [r7, #12]
 801b76e:	18d3      	adds	r3, r2, r3
 801b770:	681b      	ldr	r3, [r3, #0]
 801b772:	4a04      	ldr	r2, [pc, #16]	; (801b784 <LL_DMA_GetDataTransferDirection+0x30>)
 801b774:	4013      	ands	r3, r2
}
 801b776:	0018      	movs	r0, r3
 801b778:	46bd      	mov	sp, r7
 801b77a:	b004      	add	sp, #16
 801b77c:	bd80      	pop	{r7, pc}
 801b77e:	46c0      	nop			; (mov r8, r8)
 801b780:	0801e548 	.word	0x0801e548
 801b784:	00004010 	.word	0x00004010

0801b788 <LL_DMA_SetDataLength>:
{
 801b788:	b580      	push	{r7, lr}
 801b78a:	b086      	sub	sp, #24
 801b78c:	af00      	add	r7, sp, #0
 801b78e:	60f8      	str	r0, [r7, #12]
 801b790:	60b9      	str	r1, [r7, #8]
 801b792:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 801b794:	68fb      	ldr	r3, [r7, #12]
 801b796:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 801b798:	4a0b      	ldr	r2, [pc, #44]	; (801b7c8 <LL_DMA_SetDataLength+0x40>)
 801b79a:	68bb      	ldr	r3, [r7, #8]
 801b79c:	18d3      	adds	r3, r2, r3
 801b79e:	781b      	ldrb	r3, [r3, #0]
 801b7a0:	001a      	movs	r2, r3
 801b7a2:	697b      	ldr	r3, [r7, #20]
 801b7a4:	18d3      	adds	r3, r2, r3
 801b7a6:	685b      	ldr	r3, [r3, #4]
 801b7a8:	0c1b      	lsrs	r3, r3, #16
 801b7aa:	0419      	lsls	r1, r3, #16
 801b7ac:	4a06      	ldr	r2, [pc, #24]	; (801b7c8 <LL_DMA_SetDataLength+0x40>)
 801b7ae:	68bb      	ldr	r3, [r7, #8]
 801b7b0:	18d3      	adds	r3, r2, r3
 801b7b2:	781b      	ldrb	r3, [r3, #0]
 801b7b4:	001a      	movs	r2, r3
 801b7b6:	697b      	ldr	r3, [r7, #20]
 801b7b8:	18d3      	adds	r3, r2, r3
 801b7ba:	687a      	ldr	r2, [r7, #4]
 801b7bc:	430a      	orrs	r2, r1
 801b7be:	605a      	str	r2, [r3, #4]
}
 801b7c0:	46c0      	nop			; (mov r8, r8)
 801b7c2:	46bd      	mov	sp, r7
 801b7c4:	b006      	add	sp, #24
 801b7c6:	bd80      	pop	{r7, pc}
 801b7c8:	0801e548 	.word	0x0801e548

0801b7cc <LL_DMA_ConfigAddresses>:
{
 801b7cc:	b580      	push	{r7, lr}
 801b7ce:	b086      	sub	sp, #24
 801b7d0:	af00      	add	r7, sp, #0
 801b7d2:	60f8      	str	r0, [r7, #12]
 801b7d4:	60b9      	str	r1, [r7, #8]
 801b7d6:	607a      	str	r2, [r7, #4]
 801b7d8:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 801b7da:	68fb      	ldr	r3, [r7, #12]
 801b7dc:	617b      	str	r3, [r7, #20]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 801b7de:	6a3b      	ldr	r3, [r7, #32]
 801b7e0:	2b10      	cmp	r3, #16
 801b7e2:	d112      	bne.n	801b80a <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, SrcAddress);
 801b7e4:	4a14      	ldr	r2, [pc, #80]	; (801b838 <LL_DMA_ConfigAddresses+0x6c>)
 801b7e6:	68bb      	ldr	r3, [r7, #8]
 801b7e8:	18d3      	adds	r3, r2, r3
 801b7ea:	781b      	ldrb	r3, [r3, #0]
 801b7ec:	001a      	movs	r2, r3
 801b7ee:	697b      	ldr	r3, [r7, #20]
 801b7f0:	18d3      	adds	r3, r2, r3
 801b7f2:	687a      	ldr	r2, [r7, #4]
 801b7f4:	60da      	str	r2, [r3, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, DstAddress);
 801b7f6:	4a10      	ldr	r2, [pc, #64]	; (801b838 <LL_DMA_ConfigAddresses+0x6c>)
 801b7f8:	68bb      	ldr	r3, [r7, #8]
 801b7fa:	18d3      	adds	r3, r2, r3
 801b7fc:	781b      	ldrb	r3, [r3, #0]
 801b7fe:	001a      	movs	r2, r3
 801b800:	697b      	ldr	r3, [r7, #20]
 801b802:	18d3      	adds	r3, r2, r3
 801b804:	683a      	ldr	r2, [r7, #0]
 801b806:	609a      	str	r2, [r3, #8]
}
 801b808:	e011      	b.n	801b82e <LL_DMA_ConfigAddresses+0x62>
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, SrcAddress);
 801b80a:	4a0b      	ldr	r2, [pc, #44]	; (801b838 <LL_DMA_ConfigAddresses+0x6c>)
 801b80c:	68bb      	ldr	r3, [r7, #8]
 801b80e:	18d3      	adds	r3, r2, r3
 801b810:	781b      	ldrb	r3, [r3, #0]
 801b812:	001a      	movs	r2, r3
 801b814:	697b      	ldr	r3, [r7, #20]
 801b816:	18d3      	adds	r3, r2, r3
 801b818:	687a      	ldr	r2, [r7, #4]
 801b81a:	609a      	str	r2, [r3, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, DstAddress);
 801b81c:	4a06      	ldr	r2, [pc, #24]	; (801b838 <LL_DMA_ConfigAddresses+0x6c>)
 801b81e:	68bb      	ldr	r3, [r7, #8]
 801b820:	18d3      	adds	r3, r2, r3
 801b822:	781b      	ldrb	r3, [r3, #0]
 801b824:	001a      	movs	r2, r3
 801b826:	697b      	ldr	r3, [r7, #20]
 801b828:	18d3      	adds	r3, r2, r3
 801b82a:	683a      	ldr	r2, [r7, #0]
 801b82c:	60da      	str	r2, [r3, #12]
}
 801b82e:	46c0      	nop			; (mov r8, r8)
 801b830:	46bd      	mov	sp, r7
 801b832:	b006      	add	sp, #24
 801b834:	bd80      	pop	{r7, pc}
 801b836:	46c0      	nop			; (mov r8, r8)
 801b838:	0801e548 	.word	0x0801e548

0801b83c <LL_DMA_SetPeriphRequest>:
{
 801b83c:	b580      	push	{r7, lr}
 801b83e:	b086      	sub	sp, #24
 801b840:	af00      	add	r7, sp, #0
 801b842:	60f8      	str	r0, [r7, #12]
 801b844:	60b9      	str	r1, [r7, #8]
 801b846:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 801b848:	68fb      	ldr	r3, [r7, #12]
 801b84a:	0a9b      	lsrs	r3, r3, #10
 801b84c:	4a0f      	ldr	r2, [pc, #60]	; (801b88c <LL_DMA_SetPeriphRequest+0x50>)
 801b84e:	405a      	eors	r2, r3
 801b850:	0013      	movs	r3, r2
 801b852:	00db      	lsls	r3, r3, #3
 801b854:	1a9b      	subs	r3, r3, r2
 801b856:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 801b858:	68ba      	ldr	r2, [r7, #8]
 801b85a:	697b      	ldr	r3, [r7, #20]
 801b85c:	18d3      	adds	r3, r2, r3
 801b85e:	009b      	lsls	r3, r3, #2
 801b860:	4a0b      	ldr	r2, [pc, #44]	; (801b890 <LL_DMA_SetPeriphRequest+0x54>)
 801b862:	4694      	mov	ip, r2
 801b864:	4463      	add	r3, ip
 801b866:	681b      	ldr	r3, [r3, #0]
 801b868:	227f      	movs	r2, #127	; 0x7f
 801b86a:	4393      	bics	r3, r2
 801b86c:	0019      	movs	r1, r3
 801b86e:	68ba      	ldr	r2, [r7, #8]
 801b870:	697b      	ldr	r3, [r7, #20]
 801b872:	18d3      	adds	r3, r2, r3
 801b874:	009b      	lsls	r3, r3, #2
 801b876:	4a06      	ldr	r2, [pc, #24]	; (801b890 <LL_DMA_SetPeriphRequest+0x54>)
 801b878:	4694      	mov	ip, r2
 801b87a:	4463      	add	r3, ip
 801b87c:	687a      	ldr	r2, [r7, #4]
 801b87e:	430a      	orrs	r2, r1
 801b880:	601a      	str	r2, [r3, #0]
}
 801b882:	46c0      	nop			; (mov r8, r8)
 801b884:	46bd      	mov	sp, r7
 801b886:	b006      	add	sp, #24
 801b888:	bd80      	pop	{r7, pc}
 801b88a:	46c0      	nop			; (mov r8, r8)
 801b88c:	00100080 	.word	0x00100080
 801b890:	40020800 	.word	0x40020800

0801b894 <LL_DMA_IsActiveFlag_TC3>:
  * @rmtoll ISR          TCIF3         LL_DMA_IsActiveFlag_TC3
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(const DMA_TypeDef *DMAx)
{
 801b894:	b580      	push	{r7, lr}
 801b896:	b082      	sub	sp, #8
 801b898:	af00      	add	r7, sp, #0
 801b89a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 801b89c:	687b      	ldr	r3, [r7, #4]
 801b89e:	681a      	ldr	r2, [r3, #0]
 801b8a0:	2380      	movs	r3, #128	; 0x80
 801b8a2:	009b      	lsls	r3, r3, #2
 801b8a4:	401a      	ands	r2, r3
 801b8a6:	2380      	movs	r3, #128	; 0x80
 801b8a8:	009b      	lsls	r3, r3, #2
 801b8aa:	429a      	cmp	r2, r3
 801b8ac:	d101      	bne.n	801b8b2 <LL_DMA_IsActiveFlag_TC3+0x1e>
 801b8ae:	2301      	movs	r3, #1
 801b8b0:	e000      	b.n	801b8b4 <LL_DMA_IsActiveFlag_TC3+0x20>
 801b8b2:	2300      	movs	r3, #0
}
 801b8b4:	0018      	movs	r0, r3
 801b8b6:	46bd      	mov	sp, r7
 801b8b8:	b002      	add	sp, #8
 801b8ba:	bd80      	pop	{r7, pc}

0801b8bc <LL_DMA_ClearFlag_GI3>:
  * @rmtoll IFCR         CGIF3         LL_DMA_ClearFlag_GI3
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx)
{
 801b8bc:	b580      	push	{r7, lr}
 801b8be:	b082      	sub	sp, #8
 801b8c0:	af00      	add	r7, sp, #0
 801b8c2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
 801b8c4:	687b      	ldr	r3, [r7, #4]
 801b8c6:	2280      	movs	r2, #128	; 0x80
 801b8c8:	0052      	lsls	r2, r2, #1
 801b8ca:	605a      	str	r2, [r3, #4]
}
 801b8cc:	46c0      	nop			; (mov r8, r8)
 801b8ce:	46bd      	mov	sp, r7
 801b8d0:	b002      	add	sp, #8
 801b8d2:	bd80      	pop	{r7, pc}

0801b8d4 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(const DMA_TypeDef *DMAx, uint32_t Channel)
{
 801b8d4:	b580      	push	{r7, lr}
 801b8d6:	b084      	sub	sp, #16
 801b8d8:	af00      	add	r7, sp, #0
 801b8da:	6078      	str	r0, [r7, #4]
 801b8dc:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 801b8de:	687b      	ldr	r3, [r7, #4]
 801b8e0:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 801b8e2:	4a0b      	ldr	r2, [pc, #44]	; (801b910 <LL_DMA_EnableIT_TC+0x3c>)
 801b8e4:	683b      	ldr	r3, [r7, #0]
 801b8e6:	18d3      	adds	r3, r2, r3
 801b8e8:	781b      	ldrb	r3, [r3, #0]
 801b8ea:	001a      	movs	r2, r3
 801b8ec:	68fb      	ldr	r3, [r7, #12]
 801b8ee:	18d3      	adds	r3, r2, r3
 801b8f0:	681a      	ldr	r2, [r3, #0]
 801b8f2:	4907      	ldr	r1, [pc, #28]	; (801b910 <LL_DMA_EnableIT_TC+0x3c>)
 801b8f4:	683b      	ldr	r3, [r7, #0]
 801b8f6:	18cb      	adds	r3, r1, r3
 801b8f8:	781b      	ldrb	r3, [r3, #0]
 801b8fa:	0019      	movs	r1, r3
 801b8fc:	68fb      	ldr	r3, [r7, #12]
 801b8fe:	18cb      	adds	r3, r1, r3
 801b900:	2102      	movs	r1, #2
 801b902:	430a      	orrs	r2, r1
 801b904:	601a      	str	r2, [r3, #0]
}
 801b906:	46c0      	nop			; (mov r8, r8)
 801b908:	46bd      	mov	sp, r7
 801b90a:	b004      	add	sp, #16
 801b90c:	bd80      	pop	{r7, pc}
 801b90e:	46c0      	nop			; (mov r8, r8)
 801b910:	0801e548 	.word	0x0801e548

0801b914 <LL_AHB1_GRP1_EnableClock>:
{
 801b914:	b580      	push	{r7, lr}
 801b916:	b084      	sub	sp, #16
 801b918:	af00      	add	r7, sp, #0
 801b91a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 801b91c:	4b07      	ldr	r3, [pc, #28]	; (801b93c <LL_AHB1_GRP1_EnableClock+0x28>)
 801b91e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 801b920:	4b06      	ldr	r3, [pc, #24]	; (801b93c <LL_AHB1_GRP1_EnableClock+0x28>)
 801b922:	687a      	ldr	r2, [r7, #4]
 801b924:	430a      	orrs	r2, r1
 801b926:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 801b928:	4b04      	ldr	r3, [pc, #16]	; (801b93c <LL_AHB1_GRP1_EnableClock+0x28>)
 801b92a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801b92c:	687a      	ldr	r2, [r7, #4]
 801b92e:	4013      	ands	r3, r2
 801b930:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801b932:	68fb      	ldr	r3, [r7, #12]
}
 801b934:	46c0      	nop			; (mov r8, r8)
 801b936:	46bd      	mov	sp, r7
 801b938:	b004      	add	sp, #16
 801b93a:	bd80      	pop	{r7, pc}
 801b93c:	40021000 	.word	0x40021000

0801b940 <LL_APB1_GRP1_EnableClock>:
{
 801b940:	b580      	push	{r7, lr}
 801b942:	b084      	sub	sp, #16
 801b944:	af00      	add	r7, sp, #0
 801b946:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 801b948:	4b07      	ldr	r3, [pc, #28]	; (801b968 <LL_APB1_GRP1_EnableClock+0x28>)
 801b94a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 801b94c:	4b06      	ldr	r3, [pc, #24]	; (801b968 <LL_APB1_GRP1_EnableClock+0x28>)
 801b94e:	687a      	ldr	r2, [r7, #4]
 801b950:	430a      	orrs	r2, r1
 801b952:	63da      	str	r2, [r3, #60]	; 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 801b954:	4b04      	ldr	r3, [pc, #16]	; (801b968 <LL_APB1_GRP1_EnableClock+0x28>)
 801b956:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b958:	687a      	ldr	r2, [r7, #4]
 801b95a:	4013      	ands	r3, r2
 801b95c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801b95e:	68fb      	ldr	r3, [r7, #12]
}
 801b960:	46c0      	nop			; (mov r8, r8)
 801b962:	46bd      	mov	sp, r7
 801b964:	b004      	add	sp, #16
 801b966:	bd80      	pop	{r7, pc}
 801b968:	40021000 	.word	0x40021000

0801b96c <LL_APB1_GRP1_DisableClock>:
{
 801b96c:	b580      	push	{r7, lr}
 801b96e:	b082      	sub	sp, #8
 801b970:	af00      	add	r7, sp, #0
 801b972:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APBENR1, Periphs);
 801b974:	4b05      	ldr	r3, [pc, #20]	; (801b98c <LL_APB1_GRP1_DisableClock+0x20>)
 801b976:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801b978:	687b      	ldr	r3, [r7, #4]
 801b97a:	43d9      	mvns	r1, r3
 801b97c:	4b03      	ldr	r3, [pc, #12]	; (801b98c <LL_APB1_GRP1_DisableClock+0x20>)
 801b97e:	400a      	ands	r2, r1
 801b980:	63da      	str	r2, [r3, #60]	; 0x3c
}
 801b982:	46c0      	nop			; (mov r8, r8)
 801b984:	46bd      	mov	sp, r7
 801b986:	b002      	add	sp, #8
 801b988:	bd80      	pop	{r7, pc}
 801b98a:	46c0      	nop			; (mov r8, r8)
 801b98c:	40021000 	.word	0x40021000

0801b990 <LL_IOP_GRP1_EnableClock>:
{
 801b990:	b580      	push	{r7, lr}
 801b992:	b084      	sub	sp, #16
 801b994:	af00      	add	r7, sp, #0
 801b996:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 801b998:	4b07      	ldr	r3, [pc, #28]	; (801b9b8 <LL_IOP_GRP1_EnableClock+0x28>)
 801b99a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 801b99c:	4b06      	ldr	r3, [pc, #24]	; (801b9b8 <LL_IOP_GRP1_EnableClock+0x28>)
 801b99e:	687a      	ldr	r2, [r7, #4]
 801b9a0:	430a      	orrs	r2, r1
 801b9a2:	635a      	str	r2, [r3, #52]	; 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 801b9a4:	4b04      	ldr	r3, [pc, #16]	; (801b9b8 <LL_IOP_GRP1_EnableClock+0x28>)
 801b9a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b9a8:	687a      	ldr	r2, [r7, #4]
 801b9aa:	4013      	ands	r3, r2
 801b9ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801b9ae:	68fb      	ldr	r3, [r7, #12]
}
 801b9b0:	46c0      	nop			; (mov r8, r8)
 801b9b2:	46bd      	mov	sp, r7
 801b9b4:	b004      	add	sp, #16
 801b9b6:	bd80      	pop	{r7, pc}
 801b9b8:	40021000 	.word	0x40021000

0801b9bc <LL_GPIO_SetPinMode>:
{
 801b9bc:	b580      	push	{r7, lr}
 801b9be:	b084      	sub	sp, #16
 801b9c0:	af00      	add	r7, sp, #0
 801b9c2:	60f8      	str	r0, [r7, #12]
 801b9c4:	60b9      	str	r1, [r7, #8]
 801b9c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 801b9c8:	68fb      	ldr	r3, [r7, #12]
 801b9ca:	6819      	ldr	r1, [r3, #0]
 801b9cc:	68bb      	ldr	r3, [r7, #8]
 801b9ce:	435b      	muls	r3, r3
 801b9d0:	001a      	movs	r2, r3
 801b9d2:	0013      	movs	r3, r2
 801b9d4:	005b      	lsls	r3, r3, #1
 801b9d6:	189b      	adds	r3, r3, r2
 801b9d8:	43db      	mvns	r3, r3
 801b9da:	400b      	ands	r3, r1
 801b9dc:	001a      	movs	r2, r3
 801b9de:	68bb      	ldr	r3, [r7, #8]
 801b9e0:	435b      	muls	r3, r3
 801b9e2:	6879      	ldr	r1, [r7, #4]
 801b9e4:	434b      	muls	r3, r1
 801b9e6:	431a      	orrs	r2, r3
 801b9e8:	68fb      	ldr	r3, [r7, #12]
 801b9ea:	601a      	str	r2, [r3, #0]
}
 801b9ec:	46c0      	nop			; (mov r8, r8)
 801b9ee:	46bd      	mov	sp, r7
 801b9f0:	b004      	add	sp, #16
 801b9f2:	bd80      	pop	{r7, pc}

0801b9f4 <LL_GPIO_SetPinOutputType>:
{
 801b9f4:	b580      	push	{r7, lr}
 801b9f6:	b084      	sub	sp, #16
 801b9f8:	af00      	add	r7, sp, #0
 801b9fa:	60f8      	str	r0, [r7, #12]
 801b9fc:	60b9      	str	r1, [r7, #8]
 801b9fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 801ba00:	68fb      	ldr	r3, [r7, #12]
 801ba02:	685b      	ldr	r3, [r3, #4]
 801ba04:	68ba      	ldr	r2, [r7, #8]
 801ba06:	43d2      	mvns	r2, r2
 801ba08:	401a      	ands	r2, r3
 801ba0a:	68bb      	ldr	r3, [r7, #8]
 801ba0c:	6879      	ldr	r1, [r7, #4]
 801ba0e:	434b      	muls	r3, r1
 801ba10:	431a      	orrs	r2, r3
 801ba12:	68fb      	ldr	r3, [r7, #12]
 801ba14:	605a      	str	r2, [r3, #4]
}
 801ba16:	46c0      	nop			; (mov r8, r8)
 801ba18:	46bd      	mov	sp, r7
 801ba1a:	b004      	add	sp, #16
 801ba1c:	bd80      	pop	{r7, pc}

0801ba1e <LL_GPIO_SetPinSpeed>:
{
 801ba1e:	b580      	push	{r7, lr}
 801ba20:	b084      	sub	sp, #16
 801ba22:	af00      	add	r7, sp, #0
 801ba24:	60f8      	str	r0, [r7, #12]
 801ba26:	60b9      	str	r1, [r7, #8]
 801ba28:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 801ba2a:	68fb      	ldr	r3, [r7, #12]
 801ba2c:	6899      	ldr	r1, [r3, #8]
 801ba2e:	68bb      	ldr	r3, [r7, #8]
 801ba30:	435b      	muls	r3, r3
 801ba32:	001a      	movs	r2, r3
 801ba34:	0013      	movs	r3, r2
 801ba36:	005b      	lsls	r3, r3, #1
 801ba38:	189b      	adds	r3, r3, r2
 801ba3a:	43db      	mvns	r3, r3
 801ba3c:	400b      	ands	r3, r1
 801ba3e:	001a      	movs	r2, r3
 801ba40:	68bb      	ldr	r3, [r7, #8]
 801ba42:	435b      	muls	r3, r3
 801ba44:	6879      	ldr	r1, [r7, #4]
 801ba46:	434b      	muls	r3, r1
 801ba48:	431a      	orrs	r2, r3
 801ba4a:	68fb      	ldr	r3, [r7, #12]
 801ba4c:	609a      	str	r2, [r3, #8]
}
 801ba4e:	46c0      	nop			; (mov r8, r8)
 801ba50:	46bd      	mov	sp, r7
 801ba52:	b004      	add	sp, #16
 801ba54:	bd80      	pop	{r7, pc}

0801ba56 <LL_GPIO_SetPinPull>:
{
 801ba56:	b580      	push	{r7, lr}
 801ba58:	b084      	sub	sp, #16
 801ba5a:	af00      	add	r7, sp, #0
 801ba5c:	60f8      	str	r0, [r7, #12]
 801ba5e:	60b9      	str	r1, [r7, #8]
 801ba60:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 801ba62:	68fb      	ldr	r3, [r7, #12]
 801ba64:	68d9      	ldr	r1, [r3, #12]
 801ba66:	68bb      	ldr	r3, [r7, #8]
 801ba68:	435b      	muls	r3, r3
 801ba6a:	001a      	movs	r2, r3
 801ba6c:	0013      	movs	r3, r2
 801ba6e:	005b      	lsls	r3, r3, #1
 801ba70:	189b      	adds	r3, r3, r2
 801ba72:	43db      	mvns	r3, r3
 801ba74:	400b      	ands	r3, r1
 801ba76:	001a      	movs	r2, r3
 801ba78:	68bb      	ldr	r3, [r7, #8]
 801ba7a:	435b      	muls	r3, r3
 801ba7c:	6879      	ldr	r1, [r7, #4]
 801ba7e:	434b      	muls	r3, r1
 801ba80:	431a      	orrs	r2, r3
 801ba82:	68fb      	ldr	r3, [r7, #12]
 801ba84:	60da      	str	r2, [r3, #12]
}
 801ba86:	46c0      	nop			; (mov r8, r8)
 801ba88:	46bd      	mov	sp, r7
 801ba8a:	b004      	add	sp, #16
 801ba8c:	bd80      	pop	{r7, pc}

0801ba8e <LL_GPIO_SetAFPin_0_7>:
{
 801ba8e:	b580      	push	{r7, lr}
 801ba90:	b084      	sub	sp, #16
 801ba92:	af00      	add	r7, sp, #0
 801ba94:	60f8      	str	r0, [r7, #12]
 801ba96:	60b9      	str	r1, [r7, #8]
 801ba98:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 801ba9a:	68fb      	ldr	r3, [r7, #12]
 801ba9c:	6a19      	ldr	r1, [r3, #32]
 801ba9e:	68bb      	ldr	r3, [r7, #8]
 801baa0:	435b      	muls	r3, r3
 801baa2:	68ba      	ldr	r2, [r7, #8]
 801baa4:	4353      	muls	r3, r2
 801baa6:	68ba      	ldr	r2, [r7, #8]
 801baa8:	435a      	muls	r2, r3
 801baaa:	0013      	movs	r3, r2
 801baac:	011b      	lsls	r3, r3, #4
 801baae:	1a9b      	subs	r3, r3, r2
 801bab0:	43db      	mvns	r3, r3
 801bab2:	400b      	ands	r3, r1
 801bab4:	001a      	movs	r2, r3
 801bab6:	68bb      	ldr	r3, [r7, #8]
 801bab8:	435b      	muls	r3, r3
 801baba:	68b9      	ldr	r1, [r7, #8]
 801babc:	434b      	muls	r3, r1
 801babe:	68b9      	ldr	r1, [r7, #8]
 801bac0:	434b      	muls	r3, r1
 801bac2:	6879      	ldr	r1, [r7, #4]
 801bac4:	434b      	muls	r3, r1
 801bac6:	431a      	orrs	r2, r3
 801bac8:	68fb      	ldr	r3, [r7, #12]
 801baca:	621a      	str	r2, [r3, #32]
}
 801bacc:	46c0      	nop			; (mov r8, r8)
 801bace:	46bd      	mov	sp, r7
 801bad0:	b004      	add	sp, #16
 801bad2:	bd80      	pop	{r7, pc}

0801bad4 <LL_LPUART_Enable>:
{
 801bad4:	b580      	push	{r7, lr}
 801bad6:	b082      	sub	sp, #8
 801bad8:	af00      	add	r7, sp, #0
 801bada:	6078      	str	r0, [r7, #4]
  SET_BIT(LPUARTx->CR1, USART_CR1_UE);
 801badc:	687b      	ldr	r3, [r7, #4]
 801bade:	681b      	ldr	r3, [r3, #0]
 801bae0:	2201      	movs	r2, #1
 801bae2:	431a      	orrs	r2, r3
 801bae4:	687b      	ldr	r3, [r7, #4]
 801bae6:	601a      	str	r2, [r3, #0]
}
 801bae8:	46c0      	nop			; (mov r8, r8)
 801baea:	46bd      	mov	sp, r7
 801baec:	b002      	add	sp, #8
 801baee:	bd80      	pop	{r7, pc}

0801baf0 <LL_LPUART_Disable>:
{
 801baf0:	b580      	push	{r7, lr}
 801baf2:	b082      	sub	sp, #8
 801baf4:	af00      	add	r7, sp, #0
 801baf6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(LPUARTx->CR1, USART_CR1_UE);
 801baf8:	687b      	ldr	r3, [r7, #4]
 801bafa:	681b      	ldr	r3, [r3, #0]
 801bafc:	2201      	movs	r2, #1
 801bafe:	4393      	bics	r3, r2
 801bb00:	001a      	movs	r2, r3
 801bb02:	687b      	ldr	r3, [r7, #4]
 801bb04:	601a      	str	r2, [r3, #0]
}
 801bb06:	46c0      	nop			; (mov r8, r8)
 801bb08:	46bd      	mov	sp, r7
 801bb0a:	b002      	add	sp, #8
 801bb0c:	bd80      	pop	{r7, pc}

0801bb0e <LL_LPUART_EnableDirectionRx>:
{
 801bb0e:	b580      	push	{r7, lr}
 801bb10:	b086      	sub	sp, #24
 801bb12:	af00      	add	r7, sp, #0
 801bb14:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bb16:	f3ef 8310 	mrs	r3, PRIMASK
 801bb1a:	60bb      	str	r3, [r7, #8]
  return(result);
 801bb1c:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RE);
 801bb1e:	617b      	str	r3, [r7, #20]
 801bb20:	2301      	movs	r3, #1
 801bb22:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb24:	68fb      	ldr	r3, [r7, #12]
 801bb26:	f383 8810 	msr	PRIMASK, r3
}
 801bb2a:	46c0      	nop			; (mov r8, r8)
 801bb2c:	687b      	ldr	r3, [r7, #4]
 801bb2e:	681b      	ldr	r3, [r3, #0]
 801bb30:	2204      	movs	r2, #4
 801bb32:	431a      	orrs	r2, r3
 801bb34:	687b      	ldr	r3, [r7, #4]
 801bb36:	601a      	str	r2, [r3, #0]
 801bb38:	697b      	ldr	r3, [r7, #20]
 801bb3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb3c:	693b      	ldr	r3, [r7, #16]
 801bb3e:	f383 8810 	msr	PRIMASK, r3
}
 801bb42:	46c0      	nop			; (mov r8, r8)
}
 801bb44:	46c0      	nop			; (mov r8, r8)
 801bb46:	46bd      	mov	sp, r7
 801bb48:	b006      	add	sp, #24
 801bb4a:	bd80      	pop	{r7, pc}

0801bb4c <LL_LPUART_IsActiveFlag_TEACK>:
{
 801bb4c:	b580      	push	{r7, lr}
 801bb4e:	b082      	sub	sp, #8
 801bb50:	af00      	add	r7, sp, #0
 801bb52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 801bb54:	687b      	ldr	r3, [r7, #4]
 801bb56:	69da      	ldr	r2, [r3, #28]
 801bb58:	2380      	movs	r3, #128	; 0x80
 801bb5a:	039b      	lsls	r3, r3, #14
 801bb5c:	401a      	ands	r2, r3
 801bb5e:	2380      	movs	r3, #128	; 0x80
 801bb60:	039b      	lsls	r3, r3, #14
 801bb62:	429a      	cmp	r2, r3
 801bb64:	d101      	bne.n	801bb6a <LL_LPUART_IsActiveFlag_TEACK+0x1e>
 801bb66:	2301      	movs	r3, #1
 801bb68:	e000      	b.n	801bb6c <LL_LPUART_IsActiveFlag_TEACK+0x20>
 801bb6a:	2300      	movs	r3, #0
}
 801bb6c:	0018      	movs	r0, r3
 801bb6e:	46bd      	mov	sp, r7
 801bb70:	b002      	add	sp, #8
 801bb72:	bd80      	pop	{r7, pc}

0801bb74 <LL_LPUART_ClearFlag_PE>:
{
 801bb74:	b580      	push	{r7, lr}
 801bb76:	b082      	sub	sp, #8
 801bb78:	af00      	add	r7, sp, #0
 801bb7a:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_PECF);
 801bb7c:	687b      	ldr	r3, [r7, #4]
 801bb7e:	2201      	movs	r2, #1
 801bb80:	621a      	str	r2, [r3, #32]
}
 801bb82:	46c0      	nop			; (mov r8, r8)
 801bb84:	46bd      	mov	sp, r7
 801bb86:	b002      	add	sp, #8
 801bb88:	bd80      	pop	{r7, pc}

0801bb8a <LL_LPUART_ClearFlag_FE>:
{
 801bb8a:	b580      	push	{r7, lr}
 801bb8c:	b082      	sub	sp, #8
 801bb8e:	af00      	add	r7, sp, #0
 801bb90:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_FECF);
 801bb92:	687b      	ldr	r3, [r7, #4]
 801bb94:	2202      	movs	r2, #2
 801bb96:	621a      	str	r2, [r3, #32]
}
 801bb98:	46c0      	nop			; (mov r8, r8)
 801bb9a:	46bd      	mov	sp, r7
 801bb9c:	b002      	add	sp, #8
 801bb9e:	bd80      	pop	{r7, pc}

0801bba0 <LL_LPUART_ClearFlag_NE>:
{
 801bba0:	b580      	push	{r7, lr}
 801bba2:	b082      	sub	sp, #8
 801bba4:	af00      	add	r7, sp, #0
 801bba6:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_NECF);
 801bba8:	687b      	ldr	r3, [r7, #4]
 801bbaa:	2204      	movs	r2, #4
 801bbac:	621a      	str	r2, [r3, #32]
}
 801bbae:	46c0      	nop			; (mov r8, r8)
 801bbb0:	46bd      	mov	sp, r7
 801bbb2:	b002      	add	sp, #8
 801bbb4:	bd80      	pop	{r7, pc}

0801bbb6 <LL_LPUART_ClearFlag_ORE>:
{
 801bbb6:	b580      	push	{r7, lr}
 801bbb8:	b082      	sub	sp, #8
 801bbba:	af00      	add	r7, sp, #0
 801bbbc:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_ORECF);
 801bbbe:	687b      	ldr	r3, [r7, #4]
 801bbc0:	2208      	movs	r2, #8
 801bbc2:	621a      	str	r2, [r3, #32]
}
 801bbc4:	46c0      	nop			; (mov r8, r8)
 801bbc6:	46bd      	mov	sp, r7
 801bbc8:	b002      	add	sp, #8
 801bbca:	bd80      	pop	{r7, pc}

0801bbcc <LL_LPUART_ClearFlag_TC>:
{
 801bbcc:	b580      	push	{r7, lr}
 801bbce:	b082      	sub	sp, #8
 801bbd0:	af00      	add	r7, sp, #0
 801bbd2:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_TCCF);
 801bbd4:	687b      	ldr	r3, [r7, #4]
 801bbd6:	2240      	movs	r2, #64	; 0x40
 801bbd8:	621a      	str	r2, [r3, #32]
}
 801bbda:	46c0      	nop			; (mov r8, r8)
 801bbdc:	46bd      	mov	sp, r7
 801bbde:	b002      	add	sp, #8
 801bbe0:	bd80      	pop	{r7, pc}

0801bbe2 <LL_LPUART_EnableIT_RXNE_RXFNE>:
{
 801bbe2:	b580      	push	{r7, lr}
 801bbe4:	b086      	sub	sp, #24
 801bbe6:	af00      	add	r7, sp, #0
 801bbe8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bbea:	f3ef 8310 	mrs	r3, PRIMASK
 801bbee:	60bb      	str	r3, [r7, #8]
  return(result);
 801bbf0:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801bbf2:	617b      	str	r3, [r7, #20]
 801bbf4:	2301      	movs	r3, #1
 801bbf6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bbf8:	68fb      	ldr	r3, [r7, #12]
 801bbfa:	f383 8810 	msr	PRIMASK, r3
}
 801bbfe:	46c0      	nop			; (mov r8, r8)
 801bc00:	687b      	ldr	r3, [r7, #4]
 801bc02:	681b      	ldr	r3, [r3, #0]
 801bc04:	2220      	movs	r2, #32
 801bc06:	431a      	orrs	r2, r3
 801bc08:	687b      	ldr	r3, [r7, #4]
 801bc0a:	601a      	str	r2, [r3, #0]
 801bc0c:	697b      	ldr	r3, [r7, #20]
 801bc0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bc10:	693b      	ldr	r3, [r7, #16]
 801bc12:	f383 8810 	msr	PRIMASK, r3
}
 801bc16:	46c0      	nop			; (mov r8, r8)
}
 801bc18:	46c0      	nop			; (mov r8, r8)
 801bc1a:	46bd      	mov	sp, r7
 801bc1c:	b006      	add	sp, #24
 801bc1e:	bd80      	pop	{r7, pc}

0801bc20 <LL_LPUART_EnableIT_TC>:
  * @rmtoll CR1          TCIE          LL_LPUART_EnableIT_TC
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_EnableIT_TC(USART_TypeDef *LPUARTx)
{
 801bc20:	b580      	push	{r7, lr}
 801bc22:	b086      	sub	sp, #24
 801bc24:	af00      	add	r7, sp, #0
 801bc26:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bc28:	f3ef 8310 	mrs	r3, PRIMASK
 801bc2c:	60bb      	str	r3, [r7, #8]
  return(result);
 801bc2e:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_TCIE);
 801bc30:	617b      	str	r3, [r7, #20]
 801bc32:	2301      	movs	r3, #1
 801bc34:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bc36:	68fb      	ldr	r3, [r7, #12]
 801bc38:	f383 8810 	msr	PRIMASK, r3
}
 801bc3c:	46c0      	nop			; (mov r8, r8)
 801bc3e:	687b      	ldr	r3, [r7, #4]
 801bc40:	681b      	ldr	r3, [r3, #0]
 801bc42:	2240      	movs	r2, #64	; 0x40
 801bc44:	431a      	orrs	r2, r3
 801bc46:	687b      	ldr	r3, [r7, #4]
 801bc48:	601a      	str	r2, [r3, #0]
 801bc4a:	697b      	ldr	r3, [r7, #20]
 801bc4c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bc4e:	693b      	ldr	r3, [r7, #16]
 801bc50:	f383 8810 	msr	PRIMASK, r3
}
 801bc54:	46c0      	nop			; (mov r8, r8)
}
 801bc56:	46c0      	nop			; (mov r8, r8)
 801bc58:	46bd      	mov	sp, r7
 801bc5a:	b006      	add	sp, #24
 801bc5c:	bd80      	pop	{r7, pc}

0801bc5e <LL_LPUART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_LPUART_EnableIT_ERROR
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_EnableIT_ERROR(USART_TypeDef *LPUARTx)
{
 801bc5e:	b580      	push	{r7, lr}
 801bc60:	b086      	sub	sp, #24
 801bc62:	af00      	add	r7, sp, #0
 801bc64:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bc66:	f3ef 8310 	mrs	r3, PRIMASK
 801bc6a:	60bb      	str	r3, [r7, #8]
  return(result);
 801bc6c:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_EIE);
 801bc6e:	617b      	str	r3, [r7, #20]
 801bc70:	2301      	movs	r3, #1
 801bc72:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bc74:	68fb      	ldr	r3, [r7, #12]
 801bc76:	f383 8810 	msr	PRIMASK, r3
}
 801bc7a:	46c0      	nop			; (mov r8, r8)
 801bc7c:	687b      	ldr	r3, [r7, #4]
 801bc7e:	689b      	ldr	r3, [r3, #8]
 801bc80:	2201      	movs	r2, #1
 801bc82:	431a      	orrs	r2, r3
 801bc84:	687b      	ldr	r3, [r7, #4]
 801bc86:	609a      	str	r2, [r3, #8]
 801bc88:	697b      	ldr	r3, [r7, #20]
 801bc8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bc8c:	693b      	ldr	r3, [r7, #16]
 801bc8e:	f383 8810 	msr	PRIMASK, r3
}
 801bc92:	46c0      	nop			; (mov r8, r8)
}
 801bc94:	46c0      	nop			; (mov r8, r8)
 801bc96:	46bd      	mov	sp, r7
 801bc98:	b006      	add	sp, #24
 801bc9a:	bd80      	pop	{r7, pc}

0801bc9c <LL_LPUART_DisableIT_TC>:
  * @rmtoll CR1          TCIE          LL_LPUART_DisableIT_TC
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_DisableIT_TC(USART_TypeDef *LPUARTx)
{
 801bc9c:	b580      	push	{r7, lr}
 801bc9e:	b086      	sub	sp, #24
 801bca0:	af00      	add	r7, sp, #0
 801bca2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bca4:	f3ef 8310 	mrs	r3, PRIMASK
 801bca8:	60bb      	str	r3, [r7, #8]
  return(result);
 801bcaa:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_TCIE);
 801bcac:	617b      	str	r3, [r7, #20]
 801bcae:	2301      	movs	r3, #1
 801bcb0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bcb2:	68fb      	ldr	r3, [r7, #12]
 801bcb4:	f383 8810 	msr	PRIMASK, r3
}
 801bcb8:	46c0      	nop			; (mov r8, r8)
 801bcba:	687b      	ldr	r3, [r7, #4]
 801bcbc:	681b      	ldr	r3, [r3, #0]
 801bcbe:	2240      	movs	r2, #64	; 0x40
 801bcc0:	4393      	bics	r3, r2
 801bcc2:	001a      	movs	r2, r3
 801bcc4:	687b      	ldr	r3, [r7, #4]
 801bcc6:	601a      	str	r2, [r3, #0]
 801bcc8:	697b      	ldr	r3, [r7, #20]
 801bcca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bccc:	693b      	ldr	r3, [r7, #16]
 801bcce:	f383 8810 	msr	PRIMASK, r3
}
 801bcd2:	46c0      	nop			; (mov r8, r8)
}
 801bcd4:	46c0      	nop			; (mov r8, r8)
 801bcd6:	46bd      	mov	sp, r7
 801bcd8:	b006      	add	sp, #24
 801bcda:	bd80      	pop	{r7, pc}

0801bcdc <LL_LPUART_IsEnabledIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_LPUART_IsEnabledIT_RXNE_RXFNE
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_RXNE_RXFNE(const USART_TypeDef *LPUARTx)
{
 801bcdc:	b580      	push	{r7, lr}
 801bcde:	b082      	sub	sp, #8
 801bce0:	af00      	add	r7, sp, #0
 801bce2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 801bce4:	687b      	ldr	r3, [r7, #4]
 801bce6:	681b      	ldr	r3, [r3, #0]
 801bce8:	2220      	movs	r2, #32
 801bcea:	4013      	ands	r3, r2
 801bcec:	2b20      	cmp	r3, #32
 801bcee:	d101      	bne.n	801bcf4 <LL_LPUART_IsEnabledIT_RXNE_RXFNE+0x18>
 801bcf0:	2301      	movs	r3, #1
 801bcf2:	e000      	b.n	801bcf6 <LL_LPUART_IsEnabledIT_RXNE_RXFNE+0x1a>
 801bcf4:	2300      	movs	r3, #0
}
 801bcf6:	0018      	movs	r0, r3
 801bcf8:	46bd      	mov	sp, r7
 801bcfa:	b002      	add	sp, #8
 801bcfc:	bd80      	pop	{r7, pc}

0801bcfe <LL_LPUART_IsEnabledIT_TC>:
  * @rmtoll CR1          TCIE          LL_LPUART_IsEnabledIT_TC
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TC(const USART_TypeDef *LPUARTx)
{
 801bcfe:	b580      	push	{r7, lr}
 801bd00:	b082      	sub	sp, #8
 801bd02:	af00      	add	r7, sp, #0
 801bd04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE)) ? 1UL : 0UL);
 801bd06:	687b      	ldr	r3, [r7, #4]
 801bd08:	681b      	ldr	r3, [r3, #0]
 801bd0a:	2240      	movs	r2, #64	; 0x40
 801bd0c:	4013      	ands	r3, r2
 801bd0e:	2b40      	cmp	r3, #64	; 0x40
 801bd10:	d101      	bne.n	801bd16 <LL_LPUART_IsEnabledIT_TC+0x18>
 801bd12:	2301      	movs	r3, #1
 801bd14:	e000      	b.n	801bd18 <LL_LPUART_IsEnabledIT_TC+0x1a>
 801bd16:	2300      	movs	r3, #0
}
 801bd18:	0018      	movs	r0, r3
 801bd1a:	46bd      	mov	sp, r7
 801bd1c:	b002      	add	sp, #8
 801bd1e:	bd80      	pop	{r7, pc}

0801bd20 <LL_LPUART_IsEnabledIT_PE>:
  * @rmtoll CR1          PEIE          LL_LPUART_IsEnabledIT_PE
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_PE(const USART_TypeDef *LPUARTx)
{
 801bd20:	b580      	push	{r7, lr}
 801bd22:	b082      	sub	sp, #8
 801bd24:	af00      	add	r7, sp, #0
 801bd26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_PEIE) == (USART_CR1_PEIE)) ? 1UL : 0UL);
 801bd28:	687b      	ldr	r3, [r7, #4]
 801bd2a:	681a      	ldr	r2, [r3, #0]
 801bd2c:	2380      	movs	r3, #128	; 0x80
 801bd2e:	005b      	lsls	r3, r3, #1
 801bd30:	401a      	ands	r2, r3
 801bd32:	2380      	movs	r3, #128	; 0x80
 801bd34:	005b      	lsls	r3, r3, #1
 801bd36:	429a      	cmp	r2, r3
 801bd38:	d101      	bne.n	801bd3e <LL_LPUART_IsEnabledIT_PE+0x1e>
 801bd3a:	2301      	movs	r3, #1
 801bd3c:	e000      	b.n	801bd40 <LL_LPUART_IsEnabledIT_PE+0x20>
 801bd3e:	2300      	movs	r3, #0
}
 801bd40:	0018      	movs	r0, r3
 801bd42:	46bd      	mov	sp, r7
 801bd44:	b002      	add	sp, #8
 801bd46:	bd80      	pop	{r7, pc}

0801bd48 <LL_LPUART_IsEnabledIT_ERROR>:
  * @rmtoll CR3          EIE           LL_LPUART_IsEnabledIT_ERROR
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_ERROR(const USART_TypeDef *LPUARTx)
{
 801bd48:	b580      	push	{r7, lr}
 801bd4a:	b082      	sub	sp, #8
 801bd4c:	af00      	add	r7, sp, #0
 801bd4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 801bd50:	687b      	ldr	r3, [r7, #4]
 801bd52:	689b      	ldr	r3, [r3, #8]
 801bd54:	2201      	movs	r2, #1
 801bd56:	4013      	ands	r3, r2
 801bd58:	2b01      	cmp	r3, #1
 801bd5a:	d101      	bne.n	801bd60 <LL_LPUART_IsEnabledIT_ERROR+0x18>
 801bd5c:	2301      	movs	r3, #1
 801bd5e:	e000      	b.n	801bd62 <LL_LPUART_IsEnabledIT_ERROR+0x1a>
 801bd60:	2300      	movs	r3, #0
}
 801bd62:	0018      	movs	r0, r3
 801bd64:	46bd      	mov	sp, r7
 801bd66:	b002      	add	sp, #8
 801bd68:	bd80      	pop	{r7, pc}

0801bd6a <LL_LPUART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_LPUART_EnableDMAReq_TX
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_EnableDMAReq_TX(USART_TypeDef *LPUARTx)
{
 801bd6a:	b580      	push	{r7, lr}
 801bd6c:	b086      	sub	sp, #24
 801bd6e:	af00      	add	r7, sp, #0
 801bd70:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bd72:	f3ef 8310 	mrs	r3, PRIMASK
 801bd76:	60bb      	str	r3, [r7, #8]
  return(result);
 801bd78:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_DMAT);
 801bd7a:	617b      	str	r3, [r7, #20]
 801bd7c:	2301      	movs	r3, #1
 801bd7e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bd80:	68fb      	ldr	r3, [r7, #12]
 801bd82:	f383 8810 	msr	PRIMASK, r3
}
 801bd86:	46c0      	nop			; (mov r8, r8)
 801bd88:	687b      	ldr	r3, [r7, #4]
 801bd8a:	689b      	ldr	r3, [r3, #8]
 801bd8c:	2280      	movs	r2, #128	; 0x80
 801bd8e:	431a      	orrs	r2, r3
 801bd90:	687b      	ldr	r3, [r7, #4]
 801bd92:	609a      	str	r2, [r3, #8]
 801bd94:	697b      	ldr	r3, [r7, #20]
 801bd96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bd98:	693b      	ldr	r3, [r7, #16]
 801bd9a:	f383 8810 	msr	PRIMASK, r3
}
 801bd9e:	46c0      	nop			; (mov r8, r8)
}
 801bda0:	46c0      	nop			; (mov r8, r8)
 801bda2:	46bd      	mov	sp, r7
 801bda4:	b006      	add	sp, #24
 801bda6:	bd80      	pop	{r7, pc}

0801bda8 <LL_LPUART_DMA_GetRegAddr>:
  *         @arg @ref LL_LPUART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_LPUART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_LPUART_DMA_GetRegAddr(const USART_TypeDef *LPUARTx, uint32_t Direction)
{
 801bda8:	b580      	push	{r7, lr}
 801bdaa:	b084      	sub	sp, #16
 801bdac:	af00      	add	r7, sp, #0
 801bdae:	6078      	str	r0, [r7, #4]
 801bdb0:	6039      	str	r1, [r7, #0]
  uint32_t data_reg_addr;

  if (Direction == LL_LPUART_DMA_REG_DATA_TRANSMIT)
 801bdb2:	683b      	ldr	r3, [r7, #0]
 801bdb4:	2b00      	cmp	r3, #0
 801bdb6:	d103      	bne.n	801bdc0 <LL_LPUART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(LPUARTx->TDR);
 801bdb8:	687b      	ldr	r3, [r7, #4]
 801bdba:	3328      	adds	r3, #40	; 0x28
 801bdbc:	60fb      	str	r3, [r7, #12]
 801bdbe:	e002      	b.n	801bdc6 <LL_LPUART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(LPUARTx->RDR);
 801bdc0:	687b      	ldr	r3, [r7, #4]
 801bdc2:	3324      	adds	r3, #36	; 0x24
 801bdc4:	60fb      	str	r3, [r7, #12]
  }

  return data_reg_addr;
 801bdc6:	68fb      	ldr	r3, [r7, #12]
}
 801bdc8:	0018      	movs	r0, r3
 801bdca:	46bd      	mov	sp, r7
 801bdcc:	b004      	add	sp, #16
 801bdce:	bd80      	pop	{r7, pc}

0801bdd0 <LL_LPUART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_LPUART_ReceiveData8
  * @param  LPUARTx LPUART Instance
  * @retval Time Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_LPUART_ReceiveData8(const USART_TypeDef *LPUARTx)
{
 801bdd0:	b580      	push	{r7, lr}
 801bdd2:	b082      	sub	sp, #8
 801bdd4:	af00      	add	r7, sp, #0
 801bdd6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(LPUARTx->RDR, USART_RDR_RDR) & 0xFFU);
 801bdd8:	687b      	ldr	r3, [r7, #4]
 801bdda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bddc:	b2db      	uxtb	r3, r3
}
 801bdde:	0018      	movs	r0, r3
 801bde0:	46bd      	mov	sp, r7
 801bde2:	b002      	add	sp, #8
 801bde4:	bd80      	pop	{r7, pc}
	...

0801bde8 <HW_TRACER_EMB_Init>:
  * @param  callbackTX
  * @param  callbackRX
  * @retval none
  */
void HW_TRACER_EMB_Init(void)
{
 801bde8:	b580      	push	{r7, lr}
 801bdea:	b088      	sub	sp, #32
 801bdec:	af00      	add	r7, sp, #0
  /* Enable the peripheral clock of GPIO Port */
  TRACER_EMB_TX_GPIO_ENABLE_CLOCK();
 801bdee:	2001      	movs	r0, #1
 801bdf0:	f7ff fdce 	bl	801b990 <LL_IOP_GRP1_EnableClock>
  TRACER_EMB_RX_GPIO_ENABLE_CLOCK();
 801bdf4:	2001      	movs	r0, #1
 801bdf6:	f7ff fdcb 	bl	801b990 <LL_IOP_GRP1_EnableClock>

  /* Configure Tx Pin as : Alternate function, High Speed, Push pull, Pull up */
  TRACER_EMB_TX_AF_FUNCTION(TRACER_EMB_TX_GPIO, TRACER_EMB_TX_PIN, TRACER_EMB_TX_AF);
 801bdfa:	23a0      	movs	r3, #160	; 0xa0
 801bdfc:	05db      	lsls	r3, r3, #23
 801bdfe:	2206      	movs	r2, #6
 801be00:	2104      	movs	r1, #4
 801be02:	0018      	movs	r0, r3
 801be04:	f7ff fe43 	bl	801ba8e <LL_GPIO_SetAFPin_0_7>
  LL_GPIO_SetPinMode(TRACER_EMB_TX_GPIO, TRACER_EMB_TX_PIN, LL_GPIO_MODE_ALTERNATE);
 801be08:	23a0      	movs	r3, #160	; 0xa0
 801be0a:	05db      	lsls	r3, r3, #23
 801be0c:	2202      	movs	r2, #2
 801be0e:	2104      	movs	r1, #4
 801be10:	0018      	movs	r0, r3
 801be12:	f7ff fdd3 	bl	801b9bc <LL_GPIO_SetPinMode>
  LL_GPIO_SetPinSpeed(TRACER_EMB_TX_GPIO, TRACER_EMB_TX_PIN, LL_GPIO_SPEED_FREQ_HIGH);
 801be16:	23a0      	movs	r3, #160	; 0xa0
 801be18:	05db      	lsls	r3, r3, #23
 801be1a:	2202      	movs	r2, #2
 801be1c:	2104      	movs	r1, #4
 801be1e:	0018      	movs	r0, r3
 801be20:	f7ff fdfd 	bl	801ba1e <LL_GPIO_SetPinSpeed>
  LL_GPIO_SetPinOutputType(TRACER_EMB_TX_GPIO, TRACER_EMB_TX_PIN, LL_GPIO_OUTPUT_PUSHPULL);
 801be24:	23a0      	movs	r3, #160	; 0xa0
 801be26:	05db      	lsls	r3, r3, #23
 801be28:	2200      	movs	r2, #0
 801be2a:	2104      	movs	r1, #4
 801be2c:	0018      	movs	r0, r3
 801be2e:	f7ff fde1 	bl	801b9f4 <LL_GPIO_SetPinOutputType>
  LL_GPIO_SetPinPull(TRACER_EMB_TX_GPIO, TRACER_EMB_TX_PIN, LL_GPIO_PULL_UP);
 801be32:	23a0      	movs	r3, #160	; 0xa0
 801be34:	05db      	lsls	r3, r3, #23
 801be36:	2201      	movs	r2, #1
 801be38:	2104      	movs	r1, #4
 801be3a:	0018      	movs	r0, r3
 801be3c:	f7ff fe0b 	bl	801ba56 <LL_GPIO_SetPinPull>

  /* Configure Rx Pin as : Alternate function, High Speed, Push pull, Pull up */
  TRACER_EMB_RX_AF_FUNCTION(TRACER_EMB_RX_GPIO, TRACER_EMB_RX_PIN, TRACER_EMB_RX_AF);
 801be40:	23a0      	movs	r3, #160	; 0xa0
 801be42:	05db      	lsls	r3, r3, #23
 801be44:	2206      	movs	r2, #6
 801be46:	2108      	movs	r1, #8
 801be48:	0018      	movs	r0, r3
 801be4a:	f7ff fe20 	bl	801ba8e <LL_GPIO_SetAFPin_0_7>
  LL_GPIO_SetPinMode(TRACER_EMB_RX_GPIO, TRACER_EMB_RX_PIN, LL_GPIO_MODE_ALTERNATE);
 801be4e:	23a0      	movs	r3, #160	; 0xa0
 801be50:	05db      	lsls	r3, r3, #23
 801be52:	2202      	movs	r2, #2
 801be54:	2108      	movs	r1, #8
 801be56:	0018      	movs	r0, r3
 801be58:	f7ff fdb0 	bl	801b9bc <LL_GPIO_SetPinMode>
  LL_GPIO_SetPinSpeed(TRACER_EMB_RX_GPIO, TRACER_EMB_RX_PIN, LL_GPIO_SPEED_FREQ_HIGH);
 801be5c:	23a0      	movs	r3, #160	; 0xa0
 801be5e:	05db      	lsls	r3, r3, #23
 801be60:	2202      	movs	r2, #2
 801be62:	2108      	movs	r1, #8
 801be64:	0018      	movs	r0, r3
 801be66:	f7ff fdda 	bl	801ba1e <LL_GPIO_SetPinSpeed>
  LL_GPIO_SetPinOutputType(TRACER_EMB_RX_GPIO, TRACER_EMB_RX_PIN, LL_GPIO_OUTPUT_PUSHPULL);
 801be6a:	23a0      	movs	r3, #160	; 0xa0
 801be6c:	05db      	lsls	r3, r3, #23
 801be6e:	2200      	movs	r2, #0
 801be70:	2108      	movs	r1, #8
 801be72:	0018      	movs	r0, r3
 801be74:	f7ff fdbe 	bl	801b9f4 <LL_GPIO_SetPinOutputType>
  LL_GPIO_SetPinPull(TRACER_EMB_RX_GPIO, TRACER_EMB_RX_PIN, LL_GPIO_PULL_UP);
 801be78:	23a0      	movs	r3, #160	; 0xa0
 801be7a:	05db      	lsls	r3, r3, #23
 801be7c:	2201      	movs	r2, #1
 801be7e:	2108      	movs	r1, #8
 801be80:	0018      	movs	r0, r3
 801be82:	f7ff fde8 	bl	801ba56 <LL_GPIO_SetPinPull>

  /* Enable the peripheral clock for USART */
  TRACER_EMB_ENABLE_CLK_USART();
 801be86:	2380      	movs	r3, #128	; 0x80
 801be88:	035b      	lsls	r3, r3, #13
 801be8a:	0018      	movs	r0, r3
 801be8c:	f7ff fd58 	bl	801b940 <LL_APB1_GRP1_EnableClock>
  {
    /* Configure LPUART */
    LL_LPUART_InitTypeDef lpuart_initstruct;

    /* Disable USART prior modifying configuration registers */
    LL_LPUART_Disable(TRACER_EMB_USART_INSTANCE);
 801be90:	4b31      	ldr	r3, [pc, #196]	; (801bf58 <HW_TRACER_EMB_Init+0x170>)
 801be92:	0018      	movs	r0, r3
 801be94:	f7ff fe2c 	bl	801baf0 <LL_LPUART_Disable>
    /*  - Parity              : LL_LPUART_PARITY_NONE           */
    /*  - TransferDirection   : LL_LPUART_DIRECTION_TX          */
    /*  - HardwareFlowControl : LL_LPUART_HWCONTROL_NONE        */
    /*  - OverSampling        : LL_LPUART_OVERSAMPLING_16       */
#if defined(USART_PRESC_PRESCALER)
    lpuart_initstruct.PrescalerValue      = LL_LPUART_PRESCALER_DIV1;
 801be98:	003b      	movs	r3, r7
 801be9a:	2200      	movs	r2, #0
 801be9c:	601a      	str	r2, [r3, #0]
#endif
    lpuart_initstruct.BaudRate            = TRACER_EMB_BAUDRATE;
 801be9e:	003b      	movs	r3, r7
 801bea0:	22e1      	movs	r2, #225	; 0xe1
 801bea2:	0312      	lsls	r2, r2, #12
 801bea4:	605a      	str	r2, [r3, #4]
    lpuart_initstruct.DataWidth           = LL_LPUART_DATAWIDTH_8B;
 801bea6:	003b      	movs	r3, r7
 801bea8:	2200      	movs	r2, #0
 801beaa:	609a      	str	r2, [r3, #8]
    lpuart_initstruct.StopBits            = LL_LPUART_STOPBITS_1;
 801beac:	003b      	movs	r3, r7
 801beae:	2200      	movs	r2, #0
 801beb0:	60da      	str	r2, [r3, #12]
    lpuart_initstruct.Parity              = LL_LPUART_PARITY_NONE;
 801beb2:	003b      	movs	r3, r7
 801beb4:	2200      	movs	r2, #0
 801beb6:	611a      	str	r2, [r3, #16]
    lpuart_initstruct.TransferDirection   = LL_LPUART_DIRECTION_TX;
 801beb8:	003b      	movs	r3, r7
 801beba:	2208      	movs	r2, #8
 801bebc:	615a      	str	r2, [r3, #20]
#if defined(USART_CR3_RTSE)
    lpuart_initstruct.HardwareFlowControl = LL_LPUART_HWCONTROL_NONE;
 801bebe:	003b      	movs	r3, r7
 801bec0:	2200      	movs	r2, #0
 801bec2:	619a      	str	r2, [r3, #24]
#endif

    /* Initialize USART instance according to parameters defined in initialization structure */
    LL_LPUART_Init(TRACER_EMB_USART_INSTANCE, &lpuart_initstruct);
 801bec4:	003b      	movs	r3, r7
 801bec6:	4a24      	ldr	r2, [pc, #144]	; (801bf58 <HW_TRACER_EMB_Init+0x170>)
 801bec8:	0019      	movs	r1, r3
 801beca:	0010      	movs	r0, r2
 801becc:	f7f2 f920 	bl	800e110 <LL_LPUART_Init>

    LL_LPUART_Enable(TRACER_EMB_USART_INSTANCE);
 801bed0:	4b21      	ldr	r3, [pc, #132]	; (801bf58 <HW_TRACER_EMB_Init+0x170>)
 801bed2:	0018      	movs	r0, r3
 801bed4:	f7ff fdfe 	bl	801bad4 <LL_LPUART_Enable>

    uint32_t _temp1 = LL_LPUART_IsActiveFlag_TEACK(TRACER_EMB_USART_INSTANCE);
 801bed8:	4b1f      	ldr	r3, [pc, #124]	; (801bf58 <HW_TRACER_EMB_Init+0x170>)
 801beda:	0018      	movs	r0, r3
 801bedc:	f7ff fe36 	bl	801bb4c <LL_LPUART_IsActiveFlag_TEACK>
 801bee0:	0003      	movs	r3, r0
 801bee2:	61fb      	str	r3, [r7, #28]
    /* Polling USART initialisation */
    while (_temp1 == 0U)
 801bee4:	e005      	b.n	801bef2 <HW_TRACER_EMB_Init+0x10a>
    {
      _temp1 = LL_LPUART_IsActiveFlag_TEACK(TRACER_EMB_USART_INSTANCE);
 801bee6:	4b1c      	ldr	r3, [pc, #112]	; (801bf58 <HW_TRACER_EMB_Init+0x170>)
 801bee8:	0018      	movs	r0, r3
 801beea:	f7ff fe2f 	bl	801bb4c <LL_LPUART_IsActiveFlag_TEACK>
 801beee:	0003      	movs	r3, r0
 801bef0:	61fb      	str	r3, [r7, #28]
    while (_temp1 == 0U)
 801bef2:	69fb      	ldr	r3, [r7, #28]
 801bef4:	2b00      	cmp	r3, #0
 801bef6:	d0f6      	beq.n	801bee6 <HW_TRACER_EMB_Init+0xfe>
  }
#endif /* TRACER_EMB_IS_INSTANCE_LPUART_TYPE == 0UL */

#if TRACER_EMB_DMA_MODE == 1UL
  /* Configure TX DMA */
  TRACER_EMB_ENABLE_CLK_DMA();
 801bef8:	2001      	movs	r0, #1
 801befa:	f7ff fd0b 	bl	801b914 <LL_AHB1_GRP1_EnableClock>
                        LL_DMA_PERIPH_NOINCREMENT         |
                        LL_DMA_MEMORY_INCREMENT           |
                        LL_DMA_PDATAALIGN_BYTE            |
                        LL_DMA_MDATAALIGN_BYTE);
#else
  LL_DMA_ConfigTransfer(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL,
 801befe:	4a17      	ldr	r2, [pc, #92]	; (801bf5c <HW_TRACER_EMB_Init+0x174>)
 801bf00:	4b17      	ldr	r3, [pc, #92]	; (801bf60 <HW_TRACER_EMB_Init+0x178>)
 801bf02:	2102      	movs	r1, #2
 801bf04:	0018      	movs	r0, r3
 801bf06:	f7ff fbff 	bl	801b708 <LL_DMA_ConfigTransfer>
                        LL_DMA_MEMORY_INCREMENT           |
                        LL_DMA_PDATAALIGN_BYTE            |
                        LL_DMA_MDATAALIGN_BYTE);

#if defined(DMAMUX_CxCR_DMAREQ_ID) || defined(DMA_CSELR_C1S)
  LL_DMA_SetPeriphRequest(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL, TRACER_EMB_TX_DMA_REQUEST);
 801bf0a:	4b15      	ldr	r3, [pc, #84]	; (801bf60 <HW_TRACER_EMB_Init+0x178>)
 801bf0c:	220f      	movs	r2, #15
 801bf0e:	2102      	movs	r1, #2
 801bf10:	0018      	movs	r0, r3
 801bf12:	f7ff fc93 	bl	801b83c <LL_DMA_SetPeriphRequest>
#endif /* GPDMA1 */

#if defined(DMA_SxCR_CHSEL)
  LL_DMA_EnableIT_TC(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_STREAM);
#else
  LL_DMA_EnableIT_TC(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL);
 801bf16:	4b12      	ldr	r3, [pc, #72]	; (801bf60 <HW_TRACER_EMB_Init+0x178>)
 801bf18:	2102      	movs	r1, #2
 801bf1a:	0018      	movs	r0, r3
 801bf1c:	f7ff fcda 	bl	801b8d4 <LL_DMA_EnableIT_TC>
#endif /* TRACER_EMB_DMA_MODE == 1*/

  /* Configure the interrupt for TX */
#if TRACER_EMB_DMA_MODE == 1UL
#ifdef TRACER_EMB_TX_DMA_PRIORITY
  NVIC_SetPriority(TRACER_EMB_TX_DMA_IRQ, TRACER_EMB_TX_DMA_PRIORITY);
 801bf20:	2100      	movs	r1, #0
 801bf22:	200a      	movs	r0, #10
 801bf24:	f7ff fb42 	bl	801b5ac <__NVIC_SetPriority>
  NVIC_EnableIRQ(TRACER_EMB_TX_DMA_IRQ);
 801bf28:	200a      	movs	r0, #10
 801bf2a:	f7ff fb25 	bl	801b578 <__NVIC_EnableIRQ>
  NVIC_SetPriority(TRACER_EMB_TX_DMA_IRQ, 0);
  NVIC_EnableIRQ(TRACER_EMB_TX_DMA_IRQ);
#endif /* TRACER_EMB_TX_DMA_PRIORITY */
#endif /* TRACER_EMB_DMA_MODE == 1 */
#ifdef TRACER_EMB_TX_IRQ_PRIORITY
  NVIC_SetPriority(TRACER_EMB_USART_IRQ, TRACER_EMB_TX_IRQ_PRIORITY);
 801bf2e:	2103      	movs	r1, #3
 801bf30:	201d      	movs	r0, #29
 801bf32:	f7ff fb3b 	bl	801b5ac <__NVIC_SetPriority>
  NVIC_EnableIRQ(TRACER_EMB_USART_IRQ);
 801bf36:	201d      	movs	r0, #29
 801bf38:	f7ff fb1e 	bl	801b578 <__NVIC_EnableIRQ>
  NVIC_SetPriority(TRACER_EMB_USART_IRQ, 3);
  NVIC_EnableIRQ(TRACER_EMB_USART_IRQ);
#endif /* TRACER_EMB_TX_IRQ_PRIORITY */

  /* Disable the UART */
  if (fptr_rx == NULL)
 801bf3c:	4b09      	ldr	r3, [pc, #36]	; (801bf64 <HW_TRACER_EMB_Init+0x17c>)
 801bf3e:	681b      	ldr	r3, [r3, #0]
 801bf40:	2b00      	cmp	r3, #0
 801bf42:	d105      	bne.n	801bf50 <HW_TRACER_EMB_Init+0x168>
  {
    TRACER_EMB_DISABLE_CLK_USART();
 801bf44:	2380      	movs	r3, #128	; 0x80
 801bf46:	035b      	lsls	r3, r3, #13
 801bf48:	0018      	movs	r0, r3
 801bf4a:	f7ff fd0f 	bl	801b96c <LL_APB1_GRP1_DisableClock>
  }
  return;
 801bf4e:	46c0      	nop			; (mov r8, r8)
 801bf50:	46c0      	nop			; (mov r8, r8)
}
 801bf52:	46bd      	mov	sp, r7
 801bf54:	b008      	add	sp, #32
 801bf56:	bd80      	pop	{r7, pc}
 801bf58:	40008000 	.word	0x40008000
 801bf5c:	00002090 	.word	0x00002090
 801bf60:	40020000 	.word	0x40020000
 801bf64:	20003508 	.word	0x20003508

0801bf68 <HW_TRACER_EMB_RegisterRxCallback>:
  * @brief  Allow to update the RX callback
  * @param  callbackRX
  * @retval none
  */
void HW_TRACER_EMB_RegisterRxCallback(void (*callbackRX)(uint8_t, uint8_t))
{
 801bf68:	b580      	push	{r7, lr}
 801bf6a:	b082      	sub	sp, #8
 801bf6c:	af00      	add	r7, sp, #0
 801bf6e:	6078      	str	r0, [r7, #4]
  fptr_rx = callbackRX;
 801bf70:	4b05      	ldr	r3, [pc, #20]	; (801bf88 <HW_TRACER_EMB_RegisterRxCallback+0x20>)
 801bf72:	687a      	ldr	r2, [r7, #4]
 801bf74:	601a      	str	r2, [r3, #0]
  TRACER_EMB_ENABLE_CLK_USART();
 801bf76:	2380      	movs	r3, #128	; 0x80
 801bf78:	035b      	lsls	r3, r3, #13
 801bf7a:	0018      	movs	r0, r3
 801bf7c:	f7ff fce0 	bl	801b940 <LL_APB1_GRP1_EnableClock>
}
 801bf80:	46c0      	nop			; (mov r8, r8)
 801bf82:	46bd      	mov	sp, r7
 801bf84:	b002      	add	sp, #8
 801bf86:	bd80      	pop	{r7, pc}
 801bf88:	20003508 	.word	0x20003508

0801bf8c <HW_TRACER_EMB_StartRX>:
/**
  * @brief  Start RX reception only when OSKernel have been started
  * @retval none
  */
void HW_TRACER_EMB_StartRX(void)
{
 801bf8c:	b580      	push	{r7, lr}
 801bf8e:	af00      	add	r7, sp, #0
  /* Enable USART IT for RX */
  TRACER_EMB_ENABLE_IT_RXNE(TRACER_EMB_USART_INSTANCE);
 801bf90:	4b0a      	ldr	r3, [pc, #40]	; (801bfbc <HW_TRACER_EMB_StartRX+0x30>)
 801bf92:	0018      	movs	r0, r3
 801bf94:	f7ff fe25 	bl	801bbe2 <LL_LPUART_EnableIT_RXNE_RXFNE>
  TRACER_EMB_ENABLE_IT_ERROR(TRACER_EMB_USART_INSTANCE);
 801bf98:	4b08      	ldr	r3, [pc, #32]	; (801bfbc <HW_TRACER_EMB_StartRX+0x30>)
 801bf9a:	0018      	movs	r0, r3
 801bf9c:	f7ff fe5f 	bl	801bc5e <LL_LPUART_EnableIT_ERROR>

  /* Enable RX/TX */
  TRACER_EMB_ENABLEDIRECTIONRX(TRACER_EMB_USART_INSTANCE);
 801bfa0:	4b06      	ldr	r3, [pc, #24]	; (801bfbc <HW_TRACER_EMB_StartRX+0x30>)
 801bfa2:	0018      	movs	r0, r3
 801bfa4:	f7ff fdb3 	bl	801bb0e <LL_LPUART_EnableDirectionRx>

  /* Configure the interrupt for RX */
  NVIC_SetPriority(TRACER_EMB_USART_IRQ, 3);
 801bfa8:	2103      	movs	r1, #3
 801bfaa:	201d      	movs	r0, #29
 801bfac:	f7ff fafe 	bl	801b5ac <__NVIC_SetPriority>
  NVIC_EnableIRQ(TRACER_EMB_USART_IRQ);
 801bfb0:	201d      	movs	r0, #29
 801bfb2:	f7ff fae1 	bl	801b578 <__NVIC_EnableIRQ>
}
 801bfb6:	46c0      	nop			; (mov r8, r8)
 801bfb8:	46bd      	mov	sp, r7
 801bfba:	bd80      	pop	{r7, pc}
 801bfbc:	40008000 	.word	0x40008000

0801bfc0 <HW_TRACER_EMB_IRQHandlerDMA>:
/**
  * @brief  Function to handle reception in DMA mode
  * @retval none
  */
void HW_TRACER_EMB_IRQHandlerDMA(void)
{
 801bfc0:	b580      	push	{r7, lr}
 801bfc2:	af00      	add	r7, sp, #0
  if (TRACER_EMB_TX_DMA_ACTIVE_FLAG(TRACER_EMB_DMA_INSTANCE) == 1UL)
 801bfc4:	4b08      	ldr	r3, [pc, #32]	; (801bfe8 <HW_TRACER_EMB_IRQHandlerDMA+0x28>)
 801bfc6:	0018      	movs	r0, r3
 801bfc8:	f7ff fc64 	bl	801b894 <LL_DMA_IsActiveFlag_TC3>
 801bfcc:	0003      	movs	r3, r0
 801bfce:	2b01      	cmp	r3, #1
 801bfd0:	d107      	bne.n	801bfe2 <HW_TRACER_EMB_IRQHandlerDMA+0x22>
  {
    TRACER_EMB_ENABLE_IT_TC(TRACER_EMB_USART_INSTANCE);
 801bfd2:	4b06      	ldr	r3, [pc, #24]	; (801bfec <HW_TRACER_EMB_IRQHandlerDMA+0x2c>)
 801bfd4:	0018      	movs	r0, r3
 801bfd6:	f7ff fe23 	bl	801bc20 <LL_LPUART_EnableIT_TC>
    TRACER_EMB_TX_DMA_CLEAR_FLAG(TRACER_EMB_DMA_INSTANCE);
 801bfda:	4b03      	ldr	r3, [pc, #12]	; (801bfe8 <HW_TRACER_EMB_IRQHandlerDMA+0x28>)
 801bfdc:	0018      	movs	r0, r3
 801bfde:	f7ff fc6d 	bl	801b8bc <LL_DMA_ClearFlag_GI3>
  }
}
 801bfe2:	46c0      	nop			; (mov r8, r8)
 801bfe4:	46bd      	mov	sp, r7
 801bfe6:	bd80      	pop	{r7, pc}
 801bfe8:	40020000 	.word	0x40020000
 801bfec:	40008000 	.word	0x40008000

0801bff0 <HW_TRACER_EMB_IRQHandlerUSART>:
/**
  * @brief  USART/LPUART IRQ Handler
  * @retval none
  */
void HW_TRACER_EMB_IRQHandlerUSART(void)
{
 801bff0:	b580      	push	{r7, lr}
 801bff2:	b086      	sub	sp, #24
 801bff4:	af00      	add	r7, sp, #0
  uint32_t _temp1;
  uint32_t  _temp2;
  uint32_t _isrflags;
  uint32_t _errorflags;
  uint8_t _error = 0U;
 801bff6:	2317      	movs	r3, #23
 801bff8:	18fb      	adds	r3, r7, r3
 801bffa:	2200      	movs	r2, #0
 801bffc:	701a      	strb	r2, [r3, #0]

  /* Load ISR in local variable */
#if defined(USART_ISR_TC)
  _isrflags = TRACER_EMB_READREG(TRACER_EMB_USART_INSTANCE, ISR);
 801bffe:	4b60      	ldr	r3, [pc, #384]	; (801c180 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 801c000:	69db      	ldr	r3, [r3, #28]
 801c002:	613b      	str	r3, [r7, #16]
#else
  _isrflags = TRACER_EMB_READREG(TRACER_EMB_USART_INSTANCE, SR);
#endif  /* USART_ISR_TC */

  /* Ready to read received char if any */
  _temp1 = TRACER_EMB_ISENABLEDIT_RXNE(TRACER_EMB_USART_INSTANCE);
 801c004:	4b5e      	ldr	r3, [pc, #376]	; (801c180 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 801c006:	0018      	movs	r0, r3
 801c008:	f7ff fe68 	bl	801bcdc <LL_LPUART_IsEnabledIT_RXNE_RXFNE>
 801c00c:	0003      	movs	r3, r0
 801c00e:	60fb      	str	r3, [r7, #12]

  /* If Reception is ongoing */
  if (_temp1 == 1UL)
 801c010:	68fb      	ldr	r3, [r7, #12]
 801c012:	2b01      	cmp	r3, #1
 801c014:	d000      	beq.n	801c018 <HW_TRACER_EMB_IRQHandlerUSART+0x28>
 801c016:	e087      	b.n	801c128 <HW_TRACER_EMB_IRQHandlerUSART+0x138>
  {
    /* Reception is active : check if new byte is received */
    __IO uint32_t received_char;

    _errorflags = ((_isrflags) & (TRACER_EMB_FLAG_PE | TRACER_EMB_FLAG_FE | TRACER_EMB_FLAG_NE | TRACER_EMB_FLAG_ORE));
 801c018:	693b      	ldr	r3, [r7, #16]
 801c01a:	220f      	movs	r2, #15
 801c01c:	4013      	ands	r3, r2
 801c01e:	60bb      	str	r3, [r7, #8]

    /* Check if RXNE flag is set : new byte is stored in DR */
    if (((TRACER_EMB_FLAG_RXNE) == ((_isrflags) & (TRACER_EMB_FLAG_RXNE)))
 801c020:	693b      	ldr	r3, [r7, #16]
 801c022:	2220      	movs	r2, #32
 801c024:	4013      	ands	r3, r2
 801c026:	d015      	beq.n	801c054 <HW_TRACER_EMB_IRQHandlerUSART+0x64>
        && (_errorflags == 0UL))
 801c028:	68bb      	ldr	r3, [r7, #8]
 801c02a:	2b00      	cmp	r3, #0
 801c02c:	d112      	bne.n	801c054 <HW_TRACER_EMB_IRQHandlerUSART+0x64>
    {
      /* Read Received character. RXNE flag is cleared by reading of RDR register */
      received_char = TRACER_EMB_RECEIVE_DATA8(TRACER_EMB_USART_INSTANCE);
 801c02e:	4b54      	ldr	r3, [pc, #336]	; (801c180 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 801c030:	0018      	movs	r0, r3
 801c032:	f7ff fecd 	bl	801bdd0 <LL_LPUART_ReceiveData8>
 801c036:	0003      	movs	r3, r0
 801c038:	603b      	str	r3, [r7, #0]

      if (fptr_rx != NULL)
 801c03a:	4b52      	ldr	r3, [pc, #328]	; (801c184 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 801c03c:	681b      	ldr	r3, [r3, #0]
 801c03e:	2b00      	cmp	r3, #0
 801c040:	d100      	bne.n	801c044 <HW_TRACER_EMB_IRQHandlerUSART+0x54>
 801c042:	e097      	b.n	801c174 <HW_TRACER_EMB_IRQHandlerUSART+0x184>
      {
        fptr_rx(received_char, 0U);
 801c044:	4b4f      	ldr	r3, [pc, #316]	; (801c184 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 801c046:	681b      	ldr	r3, [r3, #0]
 801c048:	683a      	ldr	r2, [r7, #0]
 801c04a:	b2d2      	uxtb	r2, r2
 801c04c:	2100      	movs	r1, #0
 801c04e:	0010      	movs	r0, r2
 801c050:	4798      	blx	r3
      }
      return;
 801c052:	e08f      	b.n	801c174 <HW_TRACER_EMB_IRQHandlerUSART+0x184>
    }
    else if (_errorflags != 0UL)
 801c054:	68bb      	ldr	r3, [r7, #8]
 801c056:	2b00      	cmp	r3, #0
 801c058:	d066      	beq.n	801c128 <HW_TRACER_EMB_IRQHandlerUSART+0x138>
    {
      /* Error has been detected */

      /* Check if RXNE flag is set : new byte is stored in DR */
      if ((TRACER_EMB_FLAG_RXNE) == ((_isrflags) & (TRACER_EMB_FLAG_RXNE)))
 801c05a:	693b      	ldr	r3, [r7, #16]
 801c05c:	2220      	movs	r2, #32
 801c05e:	4013      	ands	r3, r2
 801c060:	d012      	beq.n	801c088 <HW_TRACER_EMB_IRQHandlerUSART+0x98>
      {
        /* Read Received character. RXNE flag is cleared by reading of RDR register */
        received_char = TRACER_EMB_RECEIVE_DATA8(TRACER_EMB_USART_INSTANCE);
 801c062:	4b47      	ldr	r3, [pc, #284]	; (801c180 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 801c064:	0018      	movs	r0, r3
 801c066:	f7ff feb3 	bl	801bdd0 <LL_LPUART_ReceiveData8>
 801c06a:	0003      	movs	r3, r0
 801c06c:	603b      	str	r3, [r7, #0]

        if (fptr_rx != NULL)
 801c06e:	4b45      	ldr	r3, [pc, #276]	; (801c184 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 801c070:	681b      	ldr	r3, [r3, #0]
 801c072:	2b00      	cmp	r3, #0
 801c074:	d100      	bne.n	801c078 <HW_TRACER_EMB_IRQHandlerUSART+0x88>
 801c076:	e07f      	b.n	801c178 <HW_TRACER_EMB_IRQHandlerUSART+0x188>
        {
          fptr_rx(received_char, 0U);
 801c078:	4b42      	ldr	r3, [pc, #264]	; (801c184 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 801c07a:	681b      	ldr	r3, [r3, #0]
 801c07c:	683a      	ldr	r2, [r7, #0]
 801c07e:	b2d2      	uxtb	r2, r2
 801c080:	2100      	movs	r1, #0
 801c082:	0010      	movs	r0, r2
 801c084:	4798      	blx	r3
        }
        return;
 801c086:	e077      	b.n	801c178 <HW_TRACER_EMB_IRQHandlerUSART+0x188>
      }

      /* Parity error    */
      _temp2 = TRACER_EMB_ISENABLEDIT_PE(TRACER_EMB_USART_INSTANCE);
 801c088:	4b3d      	ldr	r3, [pc, #244]	; (801c180 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 801c08a:	0018      	movs	r0, r3
 801c08c:	f7ff fe48 	bl	801bd20 <LL_LPUART_IsEnabledIT_PE>
 801c090:	0003      	movs	r3, r0
 801c092:	607b      	str	r3, [r7, #4]
      if ((_temp2 == 1U)
 801c094:	687b      	ldr	r3, [r7, #4]
 801c096:	2b01      	cmp	r3, #1
 801c098:	d10b      	bne.n	801c0b2 <HW_TRACER_EMB_IRQHandlerUSART+0xc2>
          && (TRACER_EMB_FLAG_PE == ((_errorflags) & (TRACER_EMB_FLAG_PE))))
 801c09a:	68bb      	ldr	r3, [r7, #8]
 801c09c:	2201      	movs	r2, #1
 801c09e:	4013      	ands	r3, r2
 801c0a0:	d007      	beq.n	801c0b2 <HW_TRACER_EMB_IRQHandlerUSART+0xc2>
      {
        /* Flags clearing */
        TRACER_EMB_CLEARFLAG_PE(TRACER_EMB_USART_INSTANCE);
 801c0a2:	4b37      	ldr	r3, [pc, #220]	; (801c180 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 801c0a4:	0018      	movs	r0, r3
 801c0a6:	f7ff fd65 	bl	801bb74 <LL_LPUART_ClearFlag_PE>
        _error = 1U;
 801c0aa:	2317      	movs	r3, #23
 801c0ac:	18fb      	adds	r3, r7, r3
 801c0ae:	2201      	movs	r2, #1
 801c0b0:	701a      	strb	r2, [r3, #0]
      }

      /* Generic Errors*/
      _temp2 = TRACER_EMB_ISENABLEDIT_ERROR(TRACER_EMB_USART_INSTANCE);
 801c0b2:	4b33      	ldr	r3, [pc, #204]	; (801c180 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 801c0b4:	0018      	movs	r0, r3
 801c0b6:	f7ff fe47 	bl	801bd48 <LL_LPUART_IsEnabledIT_ERROR>
 801c0ba:	0003      	movs	r3, r0
 801c0bc:	607b      	str	r3, [r7, #4]
      if (_temp2 == 1U)
 801c0be:	687b      	ldr	r3, [r7, #4]
 801c0c0:	2b01      	cmp	r3, #1
 801c0c2:	d123      	bne.n	801c10c <HW_TRACER_EMB_IRQHandlerUSART+0x11c>
      {
        /* Framing error   */
        if (TRACER_EMB_FLAG_FE == ((_errorflags) & (TRACER_EMB_FLAG_FE)))
 801c0c4:	68bb      	ldr	r3, [r7, #8]
 801c0c6:	2202      	movs	r2, #2
 801c0c8:	4013      	ands	r3, r2
 801c0ca:	d007      	beq.n	801c0dc <HW_TRACER_EMB_IRQHandlerUSART+0xec>
        {
          /* Flags clearing */
          TRACER_EMB_CLEARFLAG_FE(TRACER_EMB_USART_INSTANCE);
 801c0cc:	4b2c      	ldr	r3, [pc, #176]	; (801c180 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 801c0ce:	0018      	movs	r0, r3
 801c0d0:	f7ff fd5b 	bl	801bb8a <LL_LPUART_ClearFlag_FE>
          _error = 1U;
 801c0d4:	2317      	movs	r3, #23
 801c0d6:	18fb      	adds	r3, r7, r3
 801c0d8:	2201      	movs	r2, #1
 801c0da:	701a      	strb	r2, [r3, #0]
        }

        /* Overrun error   */
        if (TRACER_EMB_FLAG_ORE == ((_errorflags) & (TRACER_EMB_FLAG_ORE)))
 801c0dc:	68bb      	ldr	r3, [r7, #8]
 801c0de:	2208      	movs	r2, #8
 801c0e0:	4013      	ands	r3, r2
 801c0e2:	d007      	beq.n	801c0f4 <HW_TRACER_EMB_IRQHandlerUSART+0x104>
        {
          /* Flags clearing */
          TRACER_EMB_CLEARFLAG_ORE(TRACER_EMB_USART_INSTANCE);
 801c0e4:	4b26      	ldr	r3, [pc, #152]	; (801c180 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 801c0e6:	0018      	movs	r0, r3
 801c0e8:	f7ff fd65 	bl	801bbb6 <LL_LPUART_ClearFlag_ORE>
          _error = 1U;
 801c0ec:	2317      	movs	r3, #23
 801c0ee:	18fb      	adds	r3, r7, r3
 801c0f0:	2201      	movs	r2, #1
 801c0f2:	701a      	strb	r2, [r3, #0]
        }

        /* Noise detection */
        if (TRACER_EMB_FLAG_NE == ((_errorflags) & (TRACER_EMB_FLAG_NE)))
 801c0f4:	68bb      	ldr	r3, [r7, #8]
 801c0f6:	2204      	movs	r2, #4
 801c0f8:	4013      	ands	r3, r2
 801c0fa:	d007      	beq.n	801c10c <HW_TRACER_EMB_IRQHandlerUSART+0x11c>
        {
          /* Flags clearing */
          TRACER_EMB_CLEARFLAG_NE(TRACER_EMB_USART_INSTANCE);
 801c0fc:	4b20      	ldr	r3, [pc, #128]	; (801c180 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 801c0fe:	0018      	movs	r0, r3
 801c100:	f7ff fd4e 	bl	801bba0 <LL_LPUART_ClearFlag_NE>
          _error = 1U;
 801c104:	2317      	movs	r3, #23
 801c106:	18fb      	adds	r3, r7, r3
 801c108:	2201      	movs	r2, #1
 801c10a:	701a      	strb	r2, [r3, #0]
        }
      }

      if ((_error == 1U) && (fptr_rx != NULL))
 801c10c:	2317      	movs	r3, #23
 801c10e:	18fb      	adds	r3, r7, r3
 801c110:	781b      	ldrb	r3, [r3, #0]
 801c112:	2b01      	cmp	r3, #1
 801c114:	d108      	bne.n	801c128 <HW_TRACER_EMB_IRQHandlerUSART+0x138>
 801c116:	4b1b      	ldr	r3, [pc, #108]	; (801c184 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 801c118:	681b      	ldr	r3, [r3, #0]
 801c11a:	2b00      	cmp	r3, #0
 801c11c:	d004      	beq.n	801c128 <HW_TRACER_EMB_IRQHandlerUSART+0x138>
      {
        fptr_rx(1U, 1U);  /* 1 indicate a reception error */
 801c11e:	4b19      	ldr	r3, [pc, #100]	; (801c184 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 801c120:	681b      	ldr	r3, [r3, #0]
 801c122:	2101      	movs	r1, #1
 801c124:	2001      	movs	r0, #1
 801c126:	4798      	blx	r3
  }
#endif /* TRACER_EMB_IT_MODE == 1 */

#if  (TRACER_EMB_DMA_MODE == 1UL)
  /* Ready to handle TC interrupt */
  _temp2 = TRACER_EMB_ISENABLEDIT_TC(TRACER_EMB_USART_INSTANCE);
 801c128:	4b15      	ldr	r3, [pc, #84]	; (801c180 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 801c12a:	0018      	movs	r0, r3
 801c12c:	f7ff fde7 	bl	801bcfe <LL_LPUART_IsEnabledIT_TC>
 801c130:	0003      	movs	r3, r0
 801c132:	607b      	str	r3, [r7, #4]
  if (((TRACER_EMB_FLAG_TC) == ((_isrflags) & (TRACER_EMB_FLAG_TC))) && (_temp2 == 1UL))
 801c134:	693b      	ldr	r3, [r7, #16]
 801c136:	2240      	movs	r2, #64	; 0x40
 801c138:	4013      	ands	r3, r2
 801c13a:	d01e      	beq.n	801c17a <HW_TRACER_EMB_IRQHandlerUSART+0x18a>
 801c13c:	687b      	ldr	r3, [r7, #4]
 801c13e:	2b01      	cmp	r3, #1
 801c140:	d11b      	bne.n	801c17a <HW_TRACER_EMB_IRQHandlerUSART+0x18a>
  {
    TRACER_EMB_DISABLEIT_TC(TRACER_EMB_USART_INSTANCE);
 801c142:	4b0f      	ldr	r3, [pc, #60]	; (801c180 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 801c144:	0018      	movs	r0, r3
 801c146:	f7ff fda9 	bl	801bc9c <LL_LPUART_DisableIT_TC>
    TRACER_EMB_CLEARFLAG_TC(TRACER_EMB_USART_INSTANCE);
 801c14a:	4b0d      	ldr	r3, [pc, #52]	; (801c180 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 801c14c:	0018      	movs	r0, r3
 801c14e:	f7ff fd3d 	bl	801bbcc <LL_LPUART_ClearFlag_TC>
#if defined(DMA_SxCR_CHSEL)
    TRACER_EMB_DISABLESTREAM(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_STREAM);
#else
    TRACER_EMB_DISABLECHANNEL(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL);
 801c152:	4b0d      	ldr	r3, [pc, #52]	; (801c188 <HW_TRACER_EMB_IRQHandlerUSART+0x198>)
 801c154:	2102      	movs	r1, #2
 801c156:	0018      	movs	r0, r3
 801c158:	f7ff fab6 	bl	801b6c8 <LL_DMA_DisableChannel>
#endif /* DMA_SxCR_CHSEL */
    if (fptr_rx == NULL)
 801c15c:	4b09      	ldr	r3, [pc, #36]	; (801c184 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 801c15e:	681b      	ldr	r3, [r3, #0]
 801c160:	2b00      	cmp	r3, #0
 801c162:	d104      	bne.n	801c16e <HW_TRACER_EMB_IRQHandlerUSART+0x17e>
    {
      TRACER_EMB_DISABLE_CLK_USART();
 801c164:	2380      	movs	r3, #128	; 0x80
 801c166:	035b      	lsls	r3, r3, #13
 801c168:	0018      	movs	r0, r3
 801c16a:	f7ff fbff 	bl	801b96c <LL_APB1_GRP1_DisableClock>
    }
    /* call the callback */
    TRACER_EMB_CALLBACK_TX();
 801c16e:	f7ff f8b7 	bl	801b2e0 <TRACER_EMB_CALLBACK_TX>
 801c172:	e002      	b.n	801c17a <HW_TRACER_EMB_IRQHandlerUSART+0x18a>
      return;
 801c174:	46c0      	nop			; (mov r8, r8)
 801c176:	e000      	b.n	801c17a <HW_TRACER_EMB_IRQHandlerUSART+0x18a>
        return;
 801c178:	46c0      	nop			; (mov r8, r8)
  }
#endif /* TRACER_EMB_DMA_MODE == 1 */

}
 801c17a:	46bd      	mov	sp, r7
 801c17c:	b006      	add	sp, #24
 801c17e:	bd80      	pop	{r7, pc}
 801c180:	40008000 	.word	0x40008000
 801c184:	20003508 	.word	0x20003508
 801c188:	40020000 	.word	0x40020000

0801c18c <HW_TRACER_EMB_SendData>:
  * @param data pointer
  * @param data size
  * @retval none
  */
void HW_TRACER_EMB_SendData(const uint8_t *pData, uint32_t Size)
{
 801c18c:	b5b0      	push	{r4, r5, r7, lr}
 801c18e:	b084      	sub	sp, #16
 801c190:	af02      	add	r7, sp, #8
 801c192:	6078      	str	r0, [r7, #4]
 801c194:	6039      	str	r1, [r7, #0]
  /* enable the USART */
  TRACER_EMB_ENABLE_CLK_USART();
 801c196:	2380      	movs	r3, #128	; 0x80
 801c198:	035b      	lsls	r3, r3, #13
 801c19a:	0018      	movs	r0, r3
 801c19c:	f7ff fbd0 	bl	801b940 <LL_APB1_GRP1_EnableClock>
  TRACER_EMB_ENABLEDMAREQ_TX(TRACER_EMB_USART_INSTANCE);

  /* Enable DMA Channel Tx */
  TRACER_EMB_ENABLESTREAM(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_STREAM);
#else
  LL_DMA_ConfigAddresses(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL,
 801c1a0:	687c      	ldr	r4, [r7, #4]
 801c1a2:	4b13      	ldr	r3, [pc, #76]	; (801c1f0 <HW_TRACER_EMB_SendData+0x64>)
 801c1a4:	2100      	movs	r1, #0
 801c1a6:	0018      	movs	r0, r3
 801c1a8:	f7ff fdfe 	bl	801bda8 <LL_LPUART_DMA_GetRegAddr>
 801c1ac:	0005      	movs	r5, r0
 801c1ae:	4b11      	ldr	r3, [pc, #68]	; (801c1f4 <HW_TRACER_EMB_SendData+0x68>)
 801c1b0:	2102      	movs	r1, #2
 801c1b2:	0018      	movs	r0, r3
 801c1b4:	f7ff face 	bl	801b754 <LL_DMA_GetDataTransferDirection>
 801c1b8:	0003      	movs	r3, r0
 801c1ba:	480e      	ldr	r0, [pc, #56]	; (801c1f4 <HW_TRACER_EMB_SendData+0x68>)
 801c1bc:	9300      	str	r3, [sp, #0]
 801c1be:	002b      	movs	r3, r5
 801c1c0:	0022      	movs	r2, r4
 801c1c2:	2102      	movs	r1, #2
 801c1c4:	f7ff fb02 	bl	801b7cc <LL_DMA_ConfigAddresses>
                         (uint32_t)pData,
                         TRACER_EMB_DMA_GETREGADDR(TRACER_EMB_USART_INSTANCE, TRACER_EMB_DMA_DIRECTION),
                         LL_DMA_GetDataTransferDirection(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL));
  LL_DMA_SetDataLength(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL, Size);
 801c1c8:	683b      	ldr	r3, [r7, #0]
 801c1ca:	480a      	ldr	r0, [pc, #40]	; (801c1f4 <HW_TRACER_EMB_SendData+0x68>)
 801c1cc:	001a      	movs	r2, r3
 801c1ce:	2102      	movs	r1, #2
 801c1d0:	f7ff fada 	bl	801b788 <LL_DMA_SetDataLength>

  /* Enable DMA TX Interrupt */
  TRACER_EMB_ENABLEDMAREQ_TX(TRACER_EMB_USART_INSTANCE);
 801c1d4:	4b06      	ldr	r3, [pc, #24]	; (801c1f0 <HW_TRACER_EMB_SendData+0x64>)
 801c1d6:	0018      	movs	r0, r3
 801c1d8:	f7ff fdc7 	bl	801bd6a <LL_LPUART_EnableDMAReq_TX>

  /* Enable DMA Channel Tx */
  TRACER_EMB_ENABLECHANNEL(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL);
 801c1dc:	4b05      	ldr	r3, [pc, #20]	; (801c1f4 <HW_TRACER_EMB_SendData+0x68>)
 801c1de:	2102      	movs	r1, #2
 801c1e0:	0018      	movs	r0, r3
 801c1e2:	f7ff fa51 	bl	801b688 <LL_DMA_EnableChannel>
  txSize = Size;

  /* Enable the TXEIE */
  TRACER_EMB_ENABLE_IT_TXE(TRACER_EMB_USART_INSTANCE);
#endif /* TRACER_EMB_IT_MODE == 1 */
}
 801c1e6:	46c0      	nop			; (mov r8, r8)
 801c1e8:	46bd      	mov	sp, r7
 801c1ea:	b002      	add	sp, #8
 801c1ec:	bdb0      	pop	{r4, r5, r7, pc}
 801c1ee:	46c0      	nop			; (mov r8, r8)
 801c1f0:	40008000 	.word	0x40008000
 801c1f4:	40020000 	.word	0x40020000

0801c1f8 <malloc>:
 801c1f8:	b510      	push	{r4, lr}
 801c1fa:	4b03      	ldr	r3, [pc, #12]	; (801c208 <malloc+0x10>)
 801c1fc:	0001      	movs	r1, r0
 801c1fe:	6818      	ldr	r0, [r3, #0]
 801c200:	f000 f826 	bl	801c250 <_malloc_r>
 801c204:	bd10      	pop	{r4, pc}
 801c206:	46c0      	nop			; (mov r8, r8)
 801c208:	20000130 	.word	0x20000130

0801c20c <sbrk_aligned>:
 801c20c:	b570      	push	{r4, r5, r6, lr}
 801c20e:	4e0f      	ldr	r6, [pc, #60]	; (801c24c <sbrk_aligned+0x40>)
 801c210:	000d      	movs	r5, r1
 801c212:	6831      	ldr	r1, [r6, #0]
 801c214:	0004      	movs	r4, r0
 801c216:	2900      	cmp	r1, #0
 801c218:	d102      	bne.n	801c220 <sbrk_aligned+0x14>
 801c21a:	f000 f965 	bl	801c4e8 <_sbrk_r>
 801c21e:	6030      	str	r0, [r6, #0]
 801c220:	0029      	movs	r1, r5
 801c222:	0020      	movs	r0, r4
 801c224:	f000 f960 	bl	801c4e8 <_sbrk_r>
 801c228:	1c43      	adds	r3, r0, #1
 801c22a:	d00a      	beq.n	801c242 <sbrk_aligned+0x36>
 801c22c:	2303      	movs	r3, #3
 801c22e:	1cc5      	adds	r5, r0, #3
 801c230:	439d      	bics	r5, r3
 801c232:	42a8      	cmp	r0, r5
 801c234:	d007      	beq.n	801c246 <sbrk_aligned+0x3a>
 801c236:	1a29      	subs	r1, r5, r0
 801c238:	0020      	movs	r0, r4
 801c23a:	f000 f955 	bl	801c4e8 <_sbrk_r>
 801c23e:	3001      	adds	r0, #1
 801c240:	d101      	bne.n	801c246 <sbrk_aligned+0x3a>
 801c242:	2501      	movs	r5, #1
 801c244:	426d      	negs	r5, r5
 801c246:	0028      	movs	r0, r5
 801c248:	bd70      	pop	{r4, r5, r6, pc}
 801c24a:	46c0      	nop			; (mov r8, r8)
 801c24c:	20003510 	.word	0x20003510

0801c250 <_malloc_r>:
 801c250:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c252:	2203      	movs	r2, #3
 801c254:	1ccb      	adds	r3, r1, #3
 801c256:	4393      	bics	r3, r2
 801c258:	3308      	adds	r3, #8
 801c25a:	0006      	movs	r6, r0
 801c25c:	001f      	movs	r7, r3
 801c25e:	2b0c      	cmp	r3, #12
 801c260:	d238      	bcs.n	801c2d4 <_malloc_r+0x84>
 801c262:	270c      	movs	r7, #12
 801c264:	42b9      	cmp	r1, r7
 801c266:	d837      	bhi.n	801c2d8 <_malloc_r+0x88>
 801c268:	0030      	movs	r0, r6
 801c26a:	f000 f873 	bl	801c354 <__malloc_lock>
 801c26e:	4b38      	ldr	r3, [pc, #224]	; (801c350 <_malloc_r+0x100>)
 801c270:	9300      	str	r3, [sp, #0]
 801c272:	681b      	ldr	r3, [r3, #0]
 801c274:	001c      	movs	r4, r3
 801c276:	2c00      	cmp	r4, #0
 801c278:	d133      	bne.n	801c2e2 <_malloc_r+0x92>
 801c27a:	0039      	movs	r1, r7
 801c27c:	0030      	movs	r0, r6
 801c27e:	f7ff ffc5 	bl	801c20c <sbrk_aligned>
 801c282:	0004      	movs	r4, r0
 801c284:	1c43      	adds	r3, r0, #1
 801c286:	d15e      	bne.n	801c346 <_malloc_r+0xf6>
 801c288:	9b00      	ldr	r3, [sp, #0]
 801c28a:	681c      	ldr	r4, [r3, #0]
 801c28c:	0025      	movs	r5, r4
 801c28e:	2d00      	cmp	r5, #0
 801c290:	d14e      	bne.n	801c330 <_malloc_r+0xe0>
 801c292:	2c00      	cmp	r4, #0
 801c294:	d051      	beq.n	801c33a <_malloc_r+0xea>
 801c296:	6823      	ldr	r3, [r4, #0]
 801c298:	0029      	movs	r1, r5
 801c29a:	18e3      	adds	r3, r4, r3
 801c29c:	0030      	movs	r0, r6
 801c29e:	9301      	str	r3, [sp, #4]
 801c2a0:	f000 f922 	bl	801c4e8 <_sbrk_r>
 801c2a4:	9b01      	ldr	r3, [sp, #4]
 801c2a6:	4283      	cmp	r3, r0
 801c2a8:	d147      	bne.n	801c33a <_malloc_r+0xea>
 801c2aa:	6823      	ldr	r3, [r4, #0]
 801c2ac:	0030      	movs	r0, r6
 801c2ae:	1aff      	subs	r7, r7, r3
 801c2b0:	0039      	movs	r1, r7
 801c2b2:	f7ff ffab 	bl	801c20c <sbrk_aligned>
 801c2b6:	3001      	adds	r0, #1
 801c2b8:	d03f      	beq.n	801c33a <_malloc_r+0xea>
 801c2ba:	6823      	ldr	r3, [r4, #0]
 801c2bc:	19db      	adds	r3, r3, r7
 801c2be:	6023      	str	r3, [r4, #0]
 801c2c0:	9b00      	ldr	r3, [sp, #0]
 801c2c2:	681b      	ldr	r3, [r3, #0]
 801c2c4:	2b00      	cmp	r3, #0
 801c2c6:	d040      	beq.n	801c34a <_malloc_r+0xfa>
 801c2c8:	685a      	ldr	r2, [r3, #4]
 801c2ca:	42a2      	cmp	r2, r4
 801c2cc:	d133      	bne.n	801c336 <_malloc_r+0xe6>
 801c2ce:	2200      	movs	r2, #0
 801c2d0:	605a      	str	r2, [r3, #4]
 801c2d2:	e014      	b.n	801c2fe <_malloc_r+0xae>
 801c2d4:	2b00      	cmp	r3, #0
 801c2d6:	dac5      	bge.n	801c264 <_malloc_r+0x14>
 801c2d8:	230c      	movs	r3, #12
 801c2da:	2500      	movs	r5, #0
 801c2dc:	6033      	str	r3, [r6, #0]
 801c2de:	0028      	movs	r0, r5
 801c2e0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801c2e2:	6821      	ldr	r1, [r4, #0]
 801c2e4:	1bc9      	subs	r1, r1, r7
 801c2e6:	d420      	bmi.n	801c32a <_malloc_r+0xda>
 801c2e8:	290b      	cmp	r1, #11
 801c2ea:	d918      	bls.n	801c31e <_malloc_r+0xce>
 801c2ec:	19e2      	adds	r2, r4, r7
 801c2ee:	6027      	str	r7, [r4, #0]
 801c2f0:	42a3      	cmp	r3, r4
 801c2f2:	d112      	bne.n	801c31a <_malloc_r+0xca>
 801c2f4:	9b00      	ldr	r3, [sp, #0]
 801c2f6:	601a      	str	r2, [r3, #0]
 801c2f8:	6863      	ldr	r3, [r4, #4]
 801c2fa:	6011      	str	r1, [r2, #0]
 801c2fc:	6053      	str	r3, [r2, #4]
 801c2fe:	0030      	movs	r0, r6
 801c300:	0025      	movs	r5, r4
 801c302:	f000 f82f 	bl	801c364 <__malloc_unlock>
 801c306:	2207      	movs	r2, #7
 801c308:	350b      	adds	r5, #11
 801c30a:	1d23      	adds	r3, r4, #4
 801c30c:	4395      	bics	r5, r2
 801c30e:	1aea      	subs	r2, r5, r3
 801c310:	429d      	cmp	r5, r3
 801c312:	d0e4      	beq.n	801c2de <_malloc_r+0x8e>
 801c314:	1b5b      	subs	r3, r3, r5
 801c316:	50a3      	str	r3, [r4, r2]
 801c318:	e7e1      	b.n	801c2de <_malloc_r+0x8e>
 801c31a:	605a      	str	r2, [r3, #4]
 801c31c:	e7ec      	b.n	801c2f8 <_malloc_r+0xa8>
 801c31e:	6862      	ldr	r2, [r4, #4]
 801c320:	42a3      	cmp	r3, r4
 801c322:	d1d5      	bne.n	801c2d0 <_malloc_r+0x80>
 801c324:	9b00      	ldr	r3, [sp, #0]
 801c326:	601a      	str	r2, [r3, #0]
 801c328:	e7e9      	b.n	801c2fe <_malloc_r+0xae>
 801c32a:	0023      	movs	r3, r4
 801c32c:	6864      	ldr	r4, [r4, #4]
 801c32e:	e7a2      	b.n	801c276 <_malloc_r+0x26>
 801c330:	002c      	movs	r4, r5
 801c332:	686d      	ldr	r5, [r5, #4]
 801c334:	e7ab      	b.n	801c28e <_malloc_r+0x3e>
 801c336:	0013      	movs	r3, r2
 801c338:	e7c4      	b.n	801c2c4 <_malloc_r+0x74>
 801c33a:	230c      	movs	r3, #12
 801c33c:	0030      	movs	r0, r6
 801c33e:	6033      	str	r3, [r6, #0]
 801c340:	f000 f810 	bl	801c364 <__malloc_unlock>
 801c344:	e7cb      	b.n	801c2de <_malloc_r+0x8e>
 801c346:	6027      	str	r7, [r4, #0]
 801c348:	e7d9      	b.n	801c2fe <_malloc_r+0xae>
 801c34a:	605b      	str	r3, [r3, #4]
 801c34c:	deff      	udf	#255	; 0xff
 801c34e:	46c0      	nop			; (mov r8, r8)
 801c350:	2000350c 	.word	0x2000350c

0801c354 <__malloc_lock>:
 801c354:	b510      	push	{r4, lr}
 801c356:	4802      	ldr	r0, [pc, #8]	; (801c360 <__malloc_lock+0xc>)
 801c358:	f000 f902 	bl	801c560 <__retarget_lock_acquire_recursive>
 801c35c:	bd10      	pop	{r4, pc}
 801c35e:	46c0      	nop			; (mov r8, r8)
 801c360:	20003650 	.word	0x20003650

0801c364 <__malloc_unlock>:
 801c364:	b510      	push	{r4, lr}
 801c366:	4802      	ldr	r0, [pc, #8]	; (801c370 <__malloc_unlock+0xc>)
 801c368:	f000 f8fb 	bl	801c562 <__retarget_lock_release_recursive>
 801c36c:	bd10      	pop	{r4, pc}
 801c36e:	46c0      	nop			; (mov r8, r8)
 801c370:	20003650 	.word	0x20003650

0801c374 <sniprintf>:
 801c374:	b40c      	push	{r2, r3}
 801c376:	b530      	push	{r4, r5, lr}
 801c378:	4b17      	ldr	r3, [pc, #92]	; (801c3d8 <sniprintf+0x64>)
 801c37a:	000c      	movs	r4, r1
 801c37c:	681d      	ldr	r5, [r3, #0]
 801c37e:	b09d      	sub	sp, #116	; 0x74
 801c380:	2900      	cmp	r1, #0
 801c382:	da08      	bge.n	801c396 <sniprintf+0x22>
 801c384:	238b      	movs	r3, #139	; 0x8b
 801c386:	2001      	movs	r0, #1
 801c388:	602b      	str	r3, [r5, #0]
 801c38a:	4240      	negs	r0, r0
 801c38c:	b01d      	add	sp, #116	; 0x74
 801c38e:	bc30      	pop	{r4, r5}
 801c390:	bc08      	pop	{r3}
 801c392:	b002      	add	sp, #8
 801c394:	4718      	bx	r3
 801c396:	2382      	movs	r3, #130	; 0x82
 801c398:	466a      	mov	r2, sp
 801c39a:	009b      	lsls	r3, r3, #2
 801c39c:	8293      	strh	r3, [r2, #20]
 801c39e:	2300      	movs	r3, #0
 801c3a0:	9002      	str	r0, [sp, #8]
 801c3a2:	9006      	str	r0, [sp, #24]
 801c3a4:	4299      	cmp	r1, r3
 801c3a6:	d000      	beq.n	801c3aa <sniprintf+0x36>
 801c3a8:	1e4b      	subs	r3, r1, #1
 801c3aa:	9304      	str	r3, [sp, #16]
 801c3ac:	9307      	str	r3, [sp, #28]
 801c3ae:	2301      	movs	r3, #1
 801c3b0:	466a      	mov	r2, sp
 801c3b2:	425b      	negs	r3, r3
 801c3b4:	82d3      	strh	r3, [r2, #22]
 801c3b6:	0028      	movs	r0, r5
 801c3b8:	ab21      	add	r3, sp, #132	; 0x84
 801c3ba:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801c3bc:	a902      	add	r1, sp, #8
 801c3be:	9301      	str	r3, [sp, #4]
 801c3c0:	f000 f996 	bl	801c6f0 <_svfiprintf_r>
 801c3c4:	1c43      	adds	r3, r0, #1
 801c3c6:	da01      	bge.n	801c3cc <sniprintf+0x58>
 801c3c8:	238b      	movs	r3, #139	; 0x8b
 801c3ca:	602b      	str	r3, [r5, #0]
 801c3cc:	2c00      	cmp	r4, #0
 801c3ce:	d0dd      	beq.n	801c38c <sniprintf+0x18>
 801c3d0:	2200      	movs	r2, #0
 801c3d2:	9b02      	ldr	r3, [sp, #8]
 801c3d4:	701a      	strb	r2, [r3, #0]
 801c3d6:	e7d9      	b.n	801c38c <sniprintf+0x18>
 801c3d8:	20000130 	.word	0x20000130

0801c3dc <siprintf>:
 801c3dc:	b40e      	push	{r1, r2, r3}
 801c3de:	b500      	push	{lr}
 801c3e0:	490b      	ldr	r1, [pc, #44]	; (801c410 <siprintf+0x34>)
 801c3e2:	b09c      	sub	sp, #112	; 0x70
 801c3e4:	ab1d      	add	r3, sp, #116	; 0x74
 801c3e6:	9002      	str	r0, [sp, #8]
 801c3e8:	9006      	str	r0, [sp, #24]
 801c3ea:	9107      	str	r1, [sp, #28]
 801c3ec:	9104      	str	r1, [sp, #16]
 801c3ee:	4809      	ldr	r0, [pc, #36]	; (801c414 <siprintf+0x38>)
 801c3f0:	4909      	ldr	r1, [pc, #36]	; (801c418 <siprintf+0x3c>)
 801c3f2:	cb04      	ldmia	r3!, {r2}
 801c3f4:	9105      	str	r1, [sp, #20]
 801c3f6:	6800      	ldr	r0, [r0, #0]
 801c3f8:	a902      	add	r1, sp, #8
 801c3fa:	9301      	str	r3, [sp, #4]
 801c3fc:	f000 f978 	bl	801c6f0 <_svfiprintf_r>
 801c400:	2200      	movs	r2, #0
 801c402:	9b02      	ldr	r3, [sp, #8]
 801c404:	701a      	strb	r2, [r3, #0]
 801c406:	b01c      	add	sp, #112	; 0x70
 801c408:	bc08      	pop	{r3}
 801c40a:	b003      	add	sp, #12
 801c40c:	4718      	bx	r3
 801c40e:	46c0      	nop			; (mov r8, r8)
 801c410:	7fffffff 	.word	0x7fffffff
 801c414:	20000130 	.word	0x20000130
 801c418:	ffff0208 	.word	0xffff0208

0801c41c <memset>:
 801c41c:	0003      	movs	r3, r0
 801c41e:	1882      	adds	r2, r0, r2
 801c420:	4293      	cmp	r3, r2
 801c422:	d100      	bne.n	801c426 <memset+0xa>
 801c424:	4770      	bx	lr
 801c426:	7019      	strb	r1, [r3, #0]
 801c428:	3301      	adds	r3, #1
 801c42a:	e7f9      	b.n	801c420 <memset+0x4>

0801c42c <_reclaim_reent>:
 801c42c:	4b2d      	ldr	r3, [pc, #180]	; (801c4e4 <_reclaim_reent+0xb8>)
 801c42e:	b570      	push	{r4, r5, r6, lr}
 801c430:	681b      	ldr	r3, [r3, #0]
 801c432:	0004      	movs	r4, r0
 801c434:	4283      	cmp	r3, r0
 801c436:	d042      	beq.n	801c4be <_reclaim_reent+0x92>
 801c438:	69c3      	ldr	r3, [r0, #28]
 801c43a:	2b00      	cmp	r3, #0
 801c43c:	d00a      	beq.n	801c454 <_reclaim_reent+0x28>
 801c43e:	2500      	movs	r5, #0
 801c440:	68db      	ldr	r3, [r3, #12]
 801c442:	42ab      	cmp	r3, r5
 801c444:	d140      	bne.n	801c4c8 <_reclaim_reent+0x9c>
 801c446:	69e3      	ldr	r3, [r4, #28]
 801c448:	6819      	ldr	r1, [r3, #0]
 801c44a:	2900      	cmp	r1, #0
 801c44c:	d002      	beq.n	801c454 <_reclaim_reent+0x28>
 801c44e:	0020      	movs	r0, r4
 801c450:	f000 f8a2 	bl	801c598 <_free_r>
 801c454:	6961      	ldr	r1, [r4, #20]
 801c456:	2900      	cmp	r1, #0
 801c458:	d002      	beq.n	801c460 <_reclaim_reent+0x34>
 801c45a:	0020      	movs	r0, r4
 801c45c:	f000 f89c 	bl	801c598 <_free_r>
 801c460:	69e1      	ldr	r1, [r4, #28]
 801c462:	2900      	cmp	r1, #0
 801c464:	d002      	beq.n	801c46c <_reclaim_reent+0x40>
 801c466:	0020      	movs	r0, r4
 801c468:	f000 f896 	bl	801c598 <_free_r>
 801c46c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801c46e:	2900      	cmp	r1, #0
 801c470:	d002      	beq.n	801c478 <_reclaim_reent+0x4c>
 801c472:	0020      	movs	r0, r4
 801c474:	f000 f890 	bl	801c598 <_free_r>
 801c478:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c47a:	2900      	cmp	r1, #0
 801c47c:	d002      	beq.n	801c484 <_reclaim_reent+0x58>
 801c47e:	0020      	movs	r0, r4
 801c480:	f000 f88a 	bl	801c598 <_free_r>
 801c484:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801c486:	2900      	cmp	r1, #0
 801c488:	d002      	beq.n	801c490 <_reclaim_reent+0x64>
 801c48a:	0020      	movs	r0, r4
 801c48c:	f000 f884 	bl	801c598 <_free_r>
 801c490:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801c492:	2900      	cmp	r1, #0
 801c494:	d002      	beq.n	801c49c <_reclaim_reent+0x70>
 801c496:	0020      	movs	r0, r4
 801c498:	f000 f87e 	bl	801c598 <_free_r>
 801c49c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 801c49e:	2900      	cmp	r1, #0
 801c4a0:	d002      	beq.n	801c4a8 <_reclaim_reent+0x7c>
 801c4a2:	0020      	movs	r0, r4
 801c4a4:	f000 f878 	bl	801c598 <_free_r>
 801c4a8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 801c4aa:	2900      	cmp	r1, #0
 801c4ac:	d002      	beq.n	801c4b4 <_reclaim_reent+0x88>
 801c4ae:	0020      	movs	r0, r4
 801c4b0:	f000 f872 	bl	801c598 <_free_r>
 801c4b4:	6a23      	ldr	r3, [r4, #32]
 801c4b6:	2b00      	cmp	r3, #0
 801c4b8:	d001      	beq.n	801c4be <_reclaim_reent+0x92>
 801c4ba:	0020      	movs	r0, r4
 801c4bc:	4798      	blx	r3
 801c4be:	bd70      	pop	{r4, r5, r6, pc}
 801c4c0:	5949      	ldr	r1, [r1, r5]
 801c4c2:	2900      	cmp	r1, #0
 801c4c4:	d108      	bne.n	801c4d8 <_reclaim_reent+0xac>
 801c4c6:	3504      	adds	r5, #4
 801c4c8:	69e3      	ldr	r3, [r4, #28]
 801c4ca:	68d9      	ldr	r1, [r3, #12]
 801c4cc:	2d80      	cmp	r5, #128	; 0x80
 801c4ce:	d1f7      	bne.n	801c4c0 <_reclaim_reent+0x94>
 801c4d0:	0020      	movs	r0, r4
 801c4d2:	f000 f861 	bl	801c598 <_free_r>
 801c4d6:	e7b6      	b.n	801c446 <_reclaim_reent+0x1a>
 801c4d8:	680e      	ldr	r6, [r1, #0]
 801c4da:	0020      	movs	r0, r4
 801c4dc:	f000 f85c 	bl	801c598 <_free_r>
 801c4e0:	0031      	movs	r1, r6
 801c4e2:	e7ee      	b.n	801c4c2 <_reclaim_reent+0x96>
 801c4e4:	20000130 	.word	0x20000130

0801c4e8 <_sbrk_r>:
 801c4e8:	2300      	movs	r3, #0
 801c4ea:	b570      	push	{r4, r5, r6, lr}
 801c4ec:	4d06      	ldr	r5, [pc, #24]	; (801c508 <_sbrk_r+0x20>)
 801c4ee:	0004      	movs	r4, r0
 801c4f0:	0008      	movs	r0, r1
 801c4f2:	602b      	str	r3, [r5, #0]
 801c4f4:	f7ed fb40 	bl	8009b78 <_sbrk>
 801c4f8:	1c43      	adds	r3, r0, #1
 801c4fa:	d103      	bne.n	801c504 <_sbrk_r+0x1c>
 801c4fc:	682b      	ldr	r3, [r5, #0]
 801c4fe:	2b00      	cmp	r3, #0
 801c500:	d000      	beq.n	801c504 <_sbrk_r+0x1c>
 801c502:	6023      	str	r3, [r4, #0]
 801c504:	bd70      	pop	{r4, r5, r6, pc}
 801c506:	46c0      	nop			; (mov r8, r8)
 801c508:	2000364c 	.word	0x2000364c

0801c50c <__errno>:
 801c50c:	4b01      	ldr	r3, [pc, #4]	; (801c514 <__errno+0x8>)
 801c50e:	6818      	ldr	r0, [r3, #0]
 801c510:	4770      	bx	lr
 801c512:	46c0      	nop			; (mov r8, r8)
 801c514:	20000130 	.word	0x20000130

0801c518 <__libc_init_array>:
 801c518:	b570      	push	{r4, r5, r6, lr}
 801c51a:	2600      	movs	r6, #0
 801c51c:	4c0c      	ldr	r4, [pc, #48]	; (801c550 <__libc_init_array+0x38>)
 801c51e:	4d0d      	ldr	r5, [pc, #52]	; (801c554 <__libc_init_array+0x3c>)
 801c520:	1b64      	subs	r4, r4, r5
 801c522:	10a4      	asrs	r4, r4, #2
 801c524:	42a6      	cmp	r6, r4
 801c526:	d109      	bne.n	801c53c <__libc_init_array+0x24>
 801c528:	2600      	movs	r6, #0
 801c52a:	f000 fbb7 	bl	801cc9c <_init>
 801c52e:	4c0a      	ldr	r4, [pc, #40]	; (801c558 <__libc_init_array+0x40>)
 801c530:	4d0a      	ldr	r5, [pc, #40]	; (801c55c <__libc_init_array+0x44>)
 801c532:	1b64      	subs	r4, r4, r5
 801c534:	10a4      	asrs	r4, r4, #2
 801c536:	42a6      	cmp	r6, r4
 801c538:	d105      	bne.n	801c546 <__libc_init_array+0x2e>
 801c53a:	bd70      	pop	{r4, r5, r6, pc}
 801c53c:	00b3      	lsls	r3, r6, #2
 801c53e:	58eb      	ldr	r3, [r5, r3]
 801c540:	4798      	blx	r3
 801c542:	3601      	adds	r6, #1
 801c544:	e7ee      	b.n	801c524 <__libc_init_array+0xc>
 801c546:	00b3      	lsls	r3, r6, #2
 801c548:	58eb      	ldr	r3, [r5, r3]
 801c54a:	4798      	blx	r3
 801c54c:	3601      	adds	r6, #1
 801c54e:	e7f2      	b.n	801c536 <__libc_init_array+0x1e>
 801c550:	0801e58c 	.word	0x0801e58c
 801c554:	0801e58c 	.word	0x0801e58c
 801c558:	0801e590 	.word	0x0801e590
 801c55c:	0801e58c 	.word	0x0801e58c

0801c560 <__retarget_lock_acquire_recursive>:
 801c560:	4770      	bx	lr

0801c562 <__retarget_lock_release_recursive>:
 801c562:	4770      	bx	lr

0801c564 <__aeabi_memcpy>:
 801c564:	b510      	push	{r4, lr}
 801c566:	f000 f80d 	bl	801c584 <memcpy>
 801c56a:	bd10      	pop	{r4, pc}

0801c56c <__aeabi_memset>:
 801c56c:	000b      	movs	r3, r1
 801c56e:	b510      	push	{r4, lr}
 801c570:	0011      	movs	r1, r2
 801c572:	001a      	movs	r2, r3
 801c574:	f7ff ff52 	bl	801c41c <memset>
 801c578:	bd10      	pop	{r4, pc}

0801c57a <__aeabi_memclr>:
 801c57a:	b510      	push	{r4, lr}
 801c57c:	2200      	movs	r2, #0
 801c57e:	f7ff fff5 	bl	801c56c <__aeabi_memset>
 801c582:	bd10      	pop	{r4, pc}

0801c584 <memcpy>:
 801c584:	2300      	movs	r3, #0
 801c586:	b510      	push	{r4, lr}
 801c588:	429a      	cmp	r2, r3
 801c58a:	d100      	bne.n	801c58e <memcpy+0xa>
 801c58c:	bd10      	pop	{r4, pc}
 801c58e:	5ccc      	ldrb	r4, [r1, r3]
 801c590:	54c4      	strb	r4, [r0, r3]
 801c592:	3301      	adds	r3, #1
 801c594:	e7f8      	b.n	801c588 <memcpy+0x4>
	...

0801c598 <_free_r>:
 801c598:	b570      	push	{r4, r5, r6, lr}
 801c59a:	0005      	movs	r5, r0
 801c59c:	2900      	cmp	r1, #0
 801c59e:	d010      	beq.n	801c5c2 <_free_r+0x2a>
 801c5a0:	1f0c      	subs	r4, r1, #4
 801c5a2:	6823      	ldr	r3, [r4, #0]
 801c5a4:	2b00      	cmp	r3, #0
 801c5a6:	da00      	bge.n	801c5aa <_free_r+0x12>
 801c5a8:	18e4      	adds	r4, r4, r3
 801c5aa:	0028      	movs	r0, r5
 801c5ac:	f7ff fed2 	bl	801c354 <__malloc_lock>
 801c5b0:	4a1d      	ldr	r2, [pc, #116]	; (801c628 <_free_r+0x90>)
 801c5b2:	6813      	ldr	r3, [r2, #0]
 801c5b4:	2b00      	cmp	r3, #0
 801c5b6:	d105      	bne.n	801c5c4 <_free_r+0x2c>
 801c5b8:	6063      	str	r3, [r4, #4]
 801c5ba:	6014      	str	r4, [r2, #0]
 801c5bc:	0028      	movs	r0, r5
 801c5be:	f7ff fed1 	bl	801c364 <__malloc_unlock>
 801c5c2:	bd70      	pop	{r4, r5, r6, pc}
 801c5c4:	42a3      	cmp	r3, r4
 801c5c6:	d908      	bls.n	801c5da <_free_r+0x42>
 801c5c8:	6820      	ldr	r0, [r4, #0]
 801c5ca:	1821      	adds	r1, r4, r0
 801c5cc:	428b      	cmp	r3, r1
 801c5ce:	d1f3      	bne.n	801c5b8 <_free_r+0x20>
 801c5d0:	6819      	ldr	r1, [r3, #0]
 801c5d2:	685b      	ldr	r3, [r3, #4]
 801c5d4:	1809      	adds	r1, r1, r0
 801c5d6:	6021      	str	r1, [r4, #0]
 801c5d8:	e7ee      	b.n	801c5b8 <_free_r+0x20>
 801c5da:	001a      	movs	r2, r3
 801c5dc:	685b      	ldr	r3, [r3, #4]
 801c5de:	2b00      	cmp	r3, #0
 801c5e0:	d001      	beq.n	801c5e6 <_free_r+0x4e>
 801c5e2:	42a3      	cmp	r3, r4
 801c5e4:	d9f9      	bls.n	801c5da <_free_r+0x42>
 801c5e6:	6811      	ldr	r1, [r2, #0]
 801c5e8:	1850      	adds	r0, r2, r1
 801c5ea:	42a0      	cmp	r0, r4
 801c5ec:	d10b      	bne.n	801c606 <_free_r+0x6e>
 801c5ee:	6820      	ldr	r0, [r4, #0]
 801c5f0:	1809      	adds	r1, r1, r0
 801c5f2:	1850      	adds	r0, r2, r1
 801c5f4:	6011      	str	r1, [r2, #0]
 801c5f6:	4283      	cmp	r3, r0
 801c5f8:	d1e0      	bne.n	801c5bc <_free_r+0x24>
 801c5fa:	6818      	ldr	r0, [r3, #0]
 801c5fc:	685b      	ldr	r3, [r3, #4]
 801c5fe:	1841      	adds	r1, r0, r1
 801c600:	6011      	str	r1, [r2, #0]
 801c602:	6053      	str	r3, [r2, #4]
 801c604:	e7da      	b.n	801c5bc <_free_r+0x24>
 801c606:	42a0      	cmp	r0, r4
 801c608:	d902      	bls.n	801c610 <_free_r+0x78>
 801c60a:	230c      	movs	r3, #12
 801c60c:	602b      	str	r3, [r5, #0]
 801c60e:	e7d5      	b.n	801c5bc <_free_r+0x24>
 801c610:	6820      	ldr	r0, [r4, #0]
 801c612:	1821      	adds	r1, r4, r0
 801c614:	428b      	cmp	r3, r1
 801c616:	d103      	bne.n	801c620 <_free_r+0x88>
 801c618:	6819      	ldr	r1, [r3, #0]
 801c61a:	685b      	ldr	r3, [r3, #4]
 801c61c:	1809      	adds	r1, r1, r0
 801c61e:	6021      	str	r1, [r4, #0]
 801c620:	6063      	str	r3, [r4, #4]
 801c622:	6054      	str	r4, [r2, #4]
 801c624:	e7ca      	b.n	801c5bc <_free_r+0x24>
 801c626:	46c0      	nop			; (mov r8, r8)
 801c628:	2000350c 	.word	0x2000350c

0801c62c <__ssputs_r>:
 801c62c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c62e:	b085      	sub	sp, #20
 801c630:	9301      	str	r3, [sp, #4]
 801c632:	9203      	str	r2, [sp, #12]
 801c634:	688e      	ldr	r6, [r1, #8]
 801c636:	9a01      	ldr	r2, [sp, #4]
 801c638:	0007      	movs	r7, r0
 801c63a:	000c      	movs	r4, r1
 801c63c:	680b      	ldr	r3, [r1, #0]
 801c63e:	4296      	cmp	r6, r2
 801c640:	d831      	bhi.n	801c6a6 <__ssputs_r+0x7a>
 801c642:	898a      	ldrh	r2, [r1, #12]
 801c644:	2190      	movs	r1, #144	; 0x90
 801c646:	00c9      	lsls	r1, r1, #3
 801c648:	420a      	tst	r2, r1
 801c64a:	d029      	beq.n	801c6a0 <__ssputs_r+0x74>
 801c64c:	2003      	movs	r0, #3
 801c64e:	6921      	ldr	r1, [r4, #16]
 801c650:	1a5b      	subs	r3, r3, r1
 801c652:	9302      	str	r3, [sp, #8]
 801c654:	6963      	ldr	r3, [r4, #20]
 801c656:	4343      	muls	r3, r0
 801c658:	0fdd      	lsrs	r5, r3, #31
 801c65a:	18ed      	adds	r5, r5, r3
 801c65c:	9b01      	ldr	r3, [sp, #4]
 801c65e:	9802      	ldr	r0, [sp, #8]
 801c660:	3301      	adds	r3, #1
 801c662:	181b      	adds	r3, r3, r0
 801c664:	106d      	asrs	r5, r5, #1
 801c666:	42ab      	cmp	r3, r5
 801c668:	d900      	bls.n	801c66c <__ssputs_r+0x40>
 801c66a:	001d      	movs	r5, r3
 801c66c:	0552      	lsls	r2, r2, #21
 801c66e:	d529      	bpl.n	801c6c4 <__ssputs_r+0x98>
 801c670:	0029      	movs	r1, r5
 801c672:	0038      	movs	r0, r7
 801c674:	f7ff fdec 	bl	801c250 <_malloc_r>
 801c678:	1e06      	subs	r6, r0, #0
 801c67a:	d02d      	beq.n	801c6d8 <__ssputs_r+0xac>
 801c67c:	9a02      	ldr	r2, [sp, #8]
 801c67e:	6921      	ldr	r1, [r4, #16]
 801c680:	f7ff ff80 	bl	801c584 <memcpy>
 801c684:	89a2      	ldrh	r2, [r4, #12]
 801c686:	4b19      	ldr	r3, [pc, #100]	; (801c6ec <__ssputs_r+0xc0>)
 801c688:	401a      	ands	r2, r3
 801c68a:	2380      	movs	r3, #128	; 0x80
 801c68c:	4313      	orrs	r3, r2
 801c68e:	81a3      	strh	r3, [r4, #12]
 801c690:	9b02      	ldr	r3, [sp, #8]
 801c692:	6126      	str	r6, [r4, #16]
 801c694:	18f6      	adds	r6, r6, r3
 801c696:	6026      	str	r6, [r4, #0]
 801c698:	6165      	str	r5, [r4, #20]
 801c69a:	9e01      	ldr	r6, [sp, #4]
 801c69c:	1aed      	subs	r5, r5, r3
 801c69e:	60a5      	str	r5, [r4, #8]
 801c6a0:	9b01      	ldr	r3, [sp, #4]
 801c6a2:	429e      	cmp	r6, r3
 801c6a4:	d900      	bls.n	801c6a8 <__ssputs_r+0x7c>
 801c6a6:	9e01      	ldr	r6, [sp, #4]
 801c6a8:	0032      	movs	r2, r6
 801c6aa:	9903      	ldr	r1, [sp, #12]
 801c6ac:	6820      	ldr	r0, [r4, #0]
 801c6ae:	f000 fa9f 	bl	801cbf0 <memmove>
 801c6b2:	2000      	movs	r0, #0
 801c6b4:	68a3      	ldr	r3, [r4, #8]
 801c6b6:	1b9b      	subs	r3, r3, r6
 801c6b8:	60a3      	str	r3, [r4, #8]
 801c6ba:	6823      	ldr	r3, [r4, #0]
 801c6bc:	199b      	adds	r3, r3, r6
 801c6be:	6023      	str	r3, [r4, #0]
 801c6c0:	b005      	add	sp, #20
 801c6c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c6c4:	002a      	movs	r2, r5
 801c6c6:	0038      	movs	r0, r7
 801c6c8:	f000 fab0 	bl	801cc2c <_realloc_r>
 801c6cc:	1e06      	subs	r6, r0, #0
 801c6ce:	d1df      	bne.n	801c690 <__ssputs_r+0x64>
 801c6d0:	0038      	movs	r0, r7
 801c6d2:	6921      	ldr	r1, [r4, #16]
 801c6d4:	f7ff ff60 	bl	801c598 <_free_r>
 801c6d8:	230c      	movs	r3, #12
 801c6da:	2001      	movs	r0, #1
 801c6dc:	603b      	str	r3, [r7, #0]
 801c6de:	89a2      	ldrh	r2, [r4, #12]
 801c6e0:	3334      	adds	r3, #52	; 0x34
 801c6e2:	4313      	orrs	r3, r2
 801c6e4:	81a3      	strh	r3, [r4, #12]
 801c6e6:	4240      	negs	r0, r0
 801c6e8:	e7ea      	b.n	801c6c0 <__ssputs_r+0x94>
 801c6ea:	46c0      	nop			; (mov r8, r8)
 801c6ec:	fffffb7f 	.word	0xfffffb7f

0801c6f0 <_svfiprintf_r>:
 801c6f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c6f2:	b0a1      	sub	sp, #132	; 0x84
 801c6f4:	9003      	str	r0, [sp, #12]
 801c6f6:	001d      	movs	r5, r3
 801c6f8:	898b      	ldrh	r3, [r1, #12]
 801c6fa:	000f      	movs	r7, r1
 801c6fc:	0016      	movs	r6, r2
 801c6fe:	061b      	lsls	r3, r3, #24
 801c700:	d511      	bpl.n	801c726 <_svfiprintf_r+0x36>
 801c702:	690b      	ldr	r3, [r1, #16]
 801c704:	2b00      	cmp	r3, #0
 801c706:	d10e      	bne.n	801c726 <_svfiprintf_r+0x36>
 801c708:	2140      	movs	r1, #64	; 0x40
 801c70a:	f7ff fda1 	bl	801c250 <_malloc_r>
 801c70e:	6038      	str	r0, [r7, #0]
 801c710:	6138      	str	r0, [r7, #16]
 801c712:	2800      	cmp	r0, #0
 801c714:	d105      	bne.n	801c722 <_svfiprintf_r+0x32>
 801c716:	230c      	movs	r3, #12
 801c718:	9a03      	ldr	r2, [sp, #12]
 801c71a:	3801      	subs	r0, #1
 801c71c:	6013      	str	r3, [r2, #0]
 801c71e:	b021      	add	sp, #132	; 0x84
 801c720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c722:	2340      	movs	r3, #64	; 0x40
 801c724:	617b      	str	r3, [r7, #20]
 801c726:	2300      	movs	r3, #0
 801c728:	ac08      	add	r4, sp, #32
 801c72a:	6163      	str	r3, [r4, #20]
 801c72c:	3320      	adds	r3, #32
 801c72e:	7663      	strb	r3, [r4, #25]
 801c730:	3310      	adds	r3, #16
 801c732:	76a3      	strb	r3, [r4, #26]
 801c734:	9507      	str	r5, [sp, #28]
 801c736:	0035      	movs	r5, r6
 801c738:	782b      	ldrb	r3, [r5, #0]
 801c73a:	2b00      	cmp	r3, #0
 801c73c:	d001      	beq.n	801c742 <_svfiprintf_r+0x52>
 801c73e:	2b25      	cmp	r3, #37	; 0x25
 801c740:	d148      	bne.n	801c7d4 <_svfiprintf_r+0xe4>
 801c742:	1bab      	subs	r3, r5, r6
 801c744:	9305      	str	r3, [sp, #20]
 801c746:	42b5      	cmp	r5, r6
 801c748:	d00b      	beq.n	801c762 <_svfiprintf_r+0x72>
 801c74a:	0032      	movs	r2, r6
 801c74c:	0039      	movs	r1, r7
 801c74e:	9803      	ldr	r0, [sp, #12]
 801c750:	f7ff ff6c 	bl	801c62c <__ssputs_r>
 801c754:	3001      	adds	r0, #1
 801c756:	d100      	bne.n	801c75a <_svfiprintf_r+0x6a>
 801c758:	e0af      	b.n	801c8ba <_svfiprintf_r+0x1ca>
 801c75a:	6963      	ldr	r3, [r4, #20]
 801c75c:	9a05      	ldr	r2, [sp, #20]
 801c75e:	189b      	adds	r3, r3, r2
 801c760:	6163      	str	r3, [r4, #20]
 801c762:	782b      	ldrb	r3, [r5, #0]
 801c764:	2b00      	cmp	r3, #0
 801c766:	d100      	bne.n	801c76a <_svfiprintf_r+0x7a>
 801c768:	e0a7      	b.n	801c8ba <_svfiprintf_r+0x1ca>
 801c76a:	2201      	movs	r2, #1
 801c76c:	2300      	movs	r3, #0
 801c76e:	4252      	negs	r2, r2
 801c770:	6062      	str	r2, [r4, #4]
 801c772:	a904      	add	r1, sp, #16
 801c774:	3254      	adds	r2, #84	; 0x54
 801c776:	1852      	adds	r2, r2, r1
 801c778:	1c6e      	adds	r6, r5, #1
 801c77a:	6023      	str	r3, [r4, #0]
 801c77c:	60e3      	str	r3, [r4, #12]
 801c77e:	60a3      	str	r3, [r4, #8]
 801c780:	7013      	strb	r3, [r2, #0]
 801c782:	65a3      	str	r3, [r4, #88]	; 0x58
 801c784:	4b55      	ldr	r3, [pc, #340]	; (801c8dc <_svfiprintf_r+0x1ec>)
 801c786:	2205      	movs	r2, #5
 801c788:	0018      	movs	r0, r3
 801c78a:	7831      	ldrb	r1, [r6, #0]
 801c78c:	9305      	str	r3, [sp, #20]
 801c78e:	f000 fa42 	bl	801cc16 <memchr>
 801c792:	1c75      	adds	r5, r6, #1
 801c794:	2800      	cmp	r0, #0
 801c796:	d11f      	bne.n	801c7d8 <_svfiprintf_r+0xe8>
 801c798:	6822      	ldr	r2, [r4, #0]
 801c79a:	06d3      	lsls	r3, r2, #27
 801c79c:	d504      	bpl.n	801c7a8 <_svfiprintf_r+0xb8>
 801c79e:	2353      	movs	r3, #83	; 0x53
 801c7a0:	a904      	add	r1, sp, #16
 801c7a2:	185b      	adds	r3, r3, r1
 801c7a4:	2120      	movs	r1, #32
 801c7a6:	7019      	strb	r1, [r3, #0]
 801c7a8:	0713      	lsls	r3, r2, #28
 801c7aa:	d504      	bpl.n	801c7b6 <_svfiprintf_r+0xc6>
 801c7ac:	2353      	movs	r3, #83	; 0x53
 801c7ae:	a904      	add	r1, sp, #16
 801c7b0:	185b      	adds	r3, r3, r1
 801c7b2:	212b      	movs	r1, #43	; 0x2b
 801c7b4:	7019      	strb	r1, [r3, #0]
 801c7b6:	7833      	ldrb	r3, [r6, #0]
 801c7b8:	2b2a      	cmp	r3, #42	; 0x2a
 801c7ba:	d016      	beq.n	801c7ea <_svfiprintf_r+0xfa>
 801c7bc:	0035      	movs	r5, r6
 801c7be:	2100      	movs	r1, #0
 801c7c0:	200a      	movs	r0, #10
 801c7c2:	68e3      	ldr	r3, [r4, #12]
 801c7c4:	782a      	ldrb	r2, [r5, #0]
 801c7c6:	1c6e      	adds	r6, r5, #1
 801c7c8:	3a30      	subs	r2, #48	; 0x30
 801c7ca:	2a09      	cmp	r2, #9
 801c7cc:	d94e      	bls.n	801c86c <_svfiprintf_r+0x17c>
 801c7ce:	2900      	cmp	r1, #0
 801c7d0:	d111      	bne.n	801c7f6 <_svfiprintf_r+0x106>
 801c7d2:	e017      	b.n	801c804 <_svfiprintf_r+0x114>
 801c7d4:	3501      	adds	r5, #1
 801c7d6:	e7af      	b.n	801c738 <_svfiprintf_r+0x48>
 801c7d8:	9b05      	ldr	r3, [sp, #20]
 801c7da:	6822      	ldr	r2, [r4, #0]
 801c7dc:	1ac0      	subs	r0, r0, r3
 801c7de:	2301      	movs	r3, #1
 801c7e0:	4083      	lsls	r3, r0
 801c7e2:	4313      	orrs	r3, r2
 801c7e4:	002e      	movs	r6, r5
 801c7e6:	6023      	str	r3, [r4, #0]
 801c7e8:	e7cc      	b.n	801c784 <_svfiprintf_r+0x94>
 801c7ea:	9b07      	ldr	r3, [sp, #28]
 801c7ec:	1d19      	adds	r1, r3, #4
 801c7ee:	681b      	ldr	r3, [r3, #0]
 801c7f0:	9107      	str	r1, [sp, #28]
 801c7f2:	2b00      	cmp	r3, #0
 801c7f4:	db01      	blt.n	801c7fa <_svfiprintf_r+0x10a>
 801c7f6:	930b      	str	r3, [sp, #44]	; 0x2c
 801c7f8:	e004      	b.n	801c804 <_svfiprintf_r+0x114>
 801c7fa:	425b      	negs	r3, r3
 801c7fc:	60e3      	str	r3, [r4, #12]
 801c7fe:	2302      	movs	r3, #2
 801c800:	4313      	orrs	r3, r2
 801c802:	6023      	str	r3, [r4, #0]
 801c804:	782b      	ldrb	r3, [r5, #0]
 801c806:	2b2e      	cmp	r3, #46	; 0x2e
 801c808:	d10a      	bne.n	801c820 <_svfiprintf_r+0x130>
 801c80a:	786b      	ldrb	r3, [r5, #1]
 801c80c:	2b2a      	cmp	r3, #42	; 0x2a
 801c80e:	d135      	bne.n	801c87c <_svfiprintf_r+0x18c>
 801c810:	9b07      	ldr	r3, [sp, #28]
 801c812:	3502      	adds	r5, #2
 801c814:	1d1a      	adds	r2, r3, #4
 801c816:	681b      	ldr	r3, [r3, #0]
 801c818:	9207      	str	r2, [sp, #28]
 801c81a:	2b00      	cmp	r3, #0
 801c81c:	db2b      	blt.n	801c876 <_svfiprintf_r+0x186>
 801c81e:	9309      	str	r3, [sp, #36]	; 0x24
 801c820:	4e2f      	ldr	r6, [pc, #188]	; (801c8e0 <_svfiprintf_r+0x1f0>)
 801c822:	2203      	movs	r2, #3
 801c824:	0030      	movs	r0, r6
 801c826:	7829      	ldrb	r1, [r5, #0]
 801c828:	f000 f9f5 	bl	801cc16 <memchr>
 801c82c:	2800      	cmp	r0, #0
 801c82e:	d006      	beq.n	801c83e <_svfiprintf_r+0x14e>
 801c830:	2340      	movs	r3, #64	; 0x40
 801c832:	1b80      	subs	r0, r0, r6
 801c834:	4083      	lsls	r3, r0
 801c836:	6822      	ldr	r2, [r4, #0]
 801c838:	3501      	adds	r5, #1
 801c83a:	4313      	orrs	r3, r2
 801c83c:	6023      	str	r3, [r4, #0]
 801c83e:	7829      	ldrb	r1, [r5, #0]
 801c840:	2206      	movs	r2, #6
 801c842:	4828      	ldr	r0, [pc, #160]	; (801c8e4 <_svfiprintf_r+0x1f4>)
 801c844:	1c6e      	adds	r6, r5, #1
 801c846:	7621      	strb	r1, [r4, #24]
 801c848:	f000 f9e5 	bl	801cc16 <memchr>
 801c84c:	2800      	cmp	r0, #0
 801c84e:	d03c      	beq.n	801c8ca <_svfiprintf_r+0x1da>
 801c850:	4b25      	ldr	r3, [pc, #148]	; (801c8e8 <_svfiprintf_r+0x1f8>)
 801c852:	2b00      	cmp	r3, #0
 801c854:	d125      	bne.n	801c8a2 <_svfiprintf_r+0x1b2>
 801c856:	2207      	movs	r2, #7
 801c858:	9b07      	ldr	r3, [sp, #28]
 801c85a:	3307      	adds	r3, #7
 801c85c:	4393      	bics	r3, r2
 801c85e:	3308      	adds	r3, #8
 801c860:	9307      	str	r3, [sp, #28]
 801c862:	6963      	ldr	r3, [r4, #20]
 801c864:	9a04      	ldr	r2, [sp, #16]
 801c866:	189b      	adds	r3, r3, r2
 801c868:	6163      	str	r3, [r4, #20]
 801c86a:	e764      	b.n	801c736 <_svfiprintf_r+0x46>
 801c86c:	4343      	muls	r3, r0
 801c86e:	0035      	movs	r5, r6
 801c870:	2101      	movs	r1, #1
 801c872:	189b      	adds	r3, r3, r2
 801c874:	e7a6      	b.n	801c7c4 <_svfiprintf_r+0xd4>
 801c876:	2301      	movs	r3, #1
 801c878:	425b      	negs	r3, r3
 801c87a:	e7d0      	b.n	801c81e <_svfiprintf_r+0x12e>
 801c87c:	2300      	movs	r3, #0
 801c87e:	200a      	movs	r0, #10
 801c880:	001a      	movs	r2, r3
 801c882:	3501      	adds	r5, #1
 801c884:	6063      	str	r3, [r4, #4]
 801c886:	7829      	ldrb	r1, [r5, #0]
 801c888:	1c6e      	adds	r6, r5, #1
 801c88a:	3930      	subs	r1, #48	; 0x30
 801c88c:	2909      	cmp	r1, #9
 801c88e:	d903      	bls.n	801c898 <_svfiprintf_r+0x1a8>
 801c890:	2b00      	cmp	r3, #0
 801c892:	d0c5      	beq.n	801c820 <_svfiprintf_r+0x130>
 801c894:	9209      	str	r2, [sp, #36]	; 0x24
 801c896:	e7c3      	b.n	801c820 <_svfiprintf_r+0x130>
 801c898:	4342      	muls	r2, r0
 801c89a:	0035      	movs	r5, r6
 801c89c:	2301      	movs	r3, #1
 801c89e:	1852      	adds	r2, r2, r1
 801c8a0:	e7f1      	b.n	801c886 <_svfiprintf_r+0x196>
 801c8a2:	aa07      	add	r2, sp, #28
 801c8a4:	9200      	str	r2, [sp, #0]
 801c8a6:	0021      	movs	r1, r4
 801c8a8:	003a      	movs	r2, r7
 801c8aa:	4b10      	ldr	r3, [pc, #64]	; (801c8ec <_svfiprintf_r+0x1fc>)
 801c8ac:	9803      	ldr	r0, [sp, #12]
 801c8ae:	e000      	b.n	801c8b2 <_svfiprintf_r+0x1c2>
 801c8b0:	bf00      	nop
 801c8b2:	9004      	str	r0, [sp, #16]
 801c8b4:	9b04      	ldr	r3, [sp, #16]
 801c8b6:	3301      	adds	r3, #1
 801c8b8:	d1d3      	bne.n	801c862 <_svfiprintf_r+0x172>
 801c8ba:	89bb      	ldrh	r3, [r7, #12]
 801c8bc:	980d      	ldr	r0, [sp, #52]	; 0x34
 801c8be:	065b      	lsls	r3, r3, #25
 801c8c0:	d400      	bmi.n	801c8c4 <_svfiprintf_r+0x1d4>
 801c8c2:	e72c      	b.n	801c71e <_svfiprintf_r+0x2e>
 801c8c4:	2001      	movs	r0, #1
 801c8c6:	4240      	negs	r0, r0
 801c8c8:	e729      	b.n	801c71e <_svfiprintf_r+0x2e>
 801c8ca:	aa07      	add	r2, sp, #28
 801c8cc:	9200      	str	r2, [sp, #0]
 801c8ce:	0021      	movs	r1, r4
 801c8d0:	003a      	movs	r2, r7
 801c8d2:	4b06      	ldr	r3, [pc, #24]	; (801c8ec <_svfiprintf_r+0x1fc>)
 801c8d4:	9803      	ldr	r0, [sp, #12]
 801c8d6:	f000 f87b 	bl	801c9d0 <_printf_i>
 801c8da:	e7ea      	b.n	801c8b2 <_svfiprintf_r+0x1c2>
 801c8dc:	0801e54f 	.word	0x0801e54f
 801c8e0:	0801e555 	.word	0x0801e555
 801c8e4:	0801e559 	.word	0x0801e559
 801c8e8:	00000000 	.word	0x00000000
 801c8ec:	0801c62d 	.word	0x0801c62d

0801c8f0 <_printf_common>:
 801c8f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c8f2:	0016      	movs	r6, r2
 801c8f4:	9301      	str	r3, [sp, #4]
 801c8f6:	688a      	ldr	r2, [r1, #8]
 801c8f8:	690b      	ldr	r3, [r1, #16]
 801c8fa:	000c      	movs	r4, r1
 801c8fc:	9000      	str	r0, [sp, #0]
 801c8fe:	4293      	cmp	r3, r2
 801c900:	da00      	bge.n	801c904 <_printf_common+0x14>
 801c902:	0013      	movs	r3, r2
 801c904:	0022      	movs	r2, r4
 801c906:	6033      	str	r3, [r6, #0]
 801c908:	3243      	adds	r2, #67	; 0x43
 801c90a:	7812      	ldrb	r2, [r2, #0]
 801c90c:	2a00      	cmp	r2, #0
 801c90e:	d001      	beq.n	801c914 <_printf_common+0x24>
 801c910:	3301      	adds	r3, #1
 801c912:	6033      	str	r3, [r6, #0]
 801c914:	6823      	ldr	r3, [r4, #0]
 801c916:	069b      	lsls	r3, r3, #26
 801c918:	d502      	bpl.n	801c920 <_printf_common+0x30>
 801c91a:	6833      	ldr	r3, [r6, #0]
 801c91c:	3302      	adds	r3, #2
 801c91e:	6033      	str	r3, [r6, #0]
 801c920:	6822      	ldr	r2, [r4, #0]
 801c922:	2306      	movs	r3, #6
 801c924:	0015      	movs	r5, r2
 801c926:	401d      	ands	r5, r3
 801c928:	421a      	tst	r2, r3
 801c92a:	d027      	beq.n	801c97c <_printf_common+0x8c>
 801c92c:	0023      	movs	r3, r4
 801c92e:	3343      	adds	r3, #67	; 0x43
 801c930:	781b      	ldrb	r3, [r3, #0]
 801c932:	1e5a      	subs	r2, r3, #1
 801c934:	4193      	sbcs	r3, r2
 801c936:	6822      	ldr	r2, [r4, #0]
 801c938:	0692      	lsls	r2, r2, #26
 801c93a:	d430      	bmi.n	801c99e <_printf_common+0xae>
 801c93c:	0022      	movs	r2, r4
 801c93e:	9901      	ldr	r1, [sp, #4]
 801c940:	9800      	ldr	r0, [sp, #0]
 801c942:	9d08      	ldr	r5, [sp, #32]
 801c944:	3243      	adds	r2, #67	; 0x43
 801c946:	47a8      	blx	r5
 801c948:	3001      	adds	r0, #1
 801c94a:	d025      	beq.n	801c998 <_printf_common+0xa8>
 801c94c:	2206      	movs	r2, #6
 801c94e:	6823      	ldr	r3, [r4, #0]
 801c950:	2500      	movs	r5, #0
 801c952:	4013      	ands	r3, r2
 801c954:	2b04      	cmp	r3, #4
 801c956:	d105      	bne.n	801c964 <_printf_common+0x74>
 801c958:	6833      	ldr	r3, [r6, #0]
 801c95a:	68e5      	ldr	r5, [r4, #12]
 801c95c:	1aed      	subs	r5, r5, r3
 801c95e:	43eb      	mvns	r3, r5
 801c960:	17db      	asrs	r3, r3, #31
 801c962:	401d      	ands	r5, r3
 801c964:	68a3      	ldr	r3, [r4, #8]
 801c966:	6922      	ldr	r2, [r4, #16]
 801c968:	4293      	cmp	r3, r2
 801c96a:	dd01      	ble.n	801c970 <_printf_common+0x80>
 801c96c:	1a9b      	subs	r3, r3, r2
 801c96e:	18ed      	adds	r5, r5, r3
 801c970:	2600      	movs	r6, #0
 801c972:	42b5      	cmp	r5, r6
 801c974:	d120      	bne.n	801c9b8 <_printf_common+0xc8>
 801c976:	2000      	movs	r0, #0
 801c978:	e010      	b.n	801c99c <_printf_common+0xac>
 801c97a:	3501      	adds	r5, #1
 801c97c:	68e3      	ldr	r3, [r4, #12]
 801c97e:	6832      	ldr	r2, [r6, #0]
 801c980:	1a9b      	subs	r3, r3, r2
 801c982:	42ab      	cmp	r3, r5
 801c984:	ddd2      	ble.n	801c92c <_printf_common+0x3c>
 801c986:	0022      	movs	r2, r4
 801c988:	2301      	movs	r3, #1
 801c98a:	9901      	ldr	r1, [sp, #4]
 801c98c:	9800      	ldr	r0, [sp, #0]
 801c98e:	9f08      	ldr	r7, [sp, #32]
 801c990:	3219      	adds	r2, #25
 801c992:	47b8      	blx	r7
 801c994:	3001      	adds	r0, #1
 801c996:	d1f0      	bne.n	801c97a <_printf_common+0x8a>
 801c998:	2001      	movs	r0, #1
 801c99a:	4240      	negs	r0, r0
 801c99c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801c99e:	2030      	movs	r0, #48	; 0x30
 801c9a0:	18e1      	adds	r1, r4, r3
 801c9a2:	3143      	adds	r1, #67	; 0x43
 801c9a4:	7008      	strb	r0, [r1, #0]
 801c9a6:	0021      	movs	r1, r4
 801c9a8:	1c5a      	adds	r2, r3, #1
 801c9aa:	3145      	adds	r1, #69	; 0x45
 801c9ac:	7809      	ldrb	r1, [r1, #0]
 801c9ae:	18a2      	adds	r2, r4, r2
 801c9b0:	3243      	adds	r2, #67	; 0x43
 801c9b2:	3302      	adds	r3, #2
 801c9b4:	7011      	strb	r1, [r2, #0]
 801c9b6:	e7c1      	b.n	801c93c <_printf_common+0x4c>
 801c9b8:	0022      	movs	r2, r4
 801c9ba:	2301      	movs	r3, #1
 801c9bc:	9901      	ldr	r1, [sp, #4]
 801c9be:	9800      	ldr	r0, [sp, #0]
 801c9c0:	9f08      	ldr	r7, [sp, #32]
 801c9c2:	321a      	adds	r2, #26
 801c9c4:	47b8      	blx	r7
 801c9c6:	3001      	adds	r0, #1
 801c9c8:	d0e6      	beq.n	801c998 <_printf_common+0xa8>
 801c9ca:	3601      	adds	r6, #1
 801c9cc:	e7d1      	b.n	801c972 <_printf_common+0x82>
	...

0801c9d0 <_printf_i>:
 801c9d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c9d2:	b08b      	sub	sp, #44	; 0x2c
 801c9d4:	9206      	str	r2, [sp, #24]
 801c9d6:	000a      	movs	r2, r1
 801c9d8:	3243      	adds	r2, #67	; 0x43
 801c9da:	9307      	str	r3, [sp, #28]
 801c9dc:	9005      	str	r0, [sp, #20]
 801c9de:	9204      	str	r2, [sp, #16]
 801c9e0:	7e0a      	ldrb	r2, [r1, #24]
 801c9e2:	000c      	movs	r4, r1
 801c9e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801c9e6:	2a78      	cmp	r2, #120	; 0x78
 801c9e8:	d809      	bhi.n	801c9fe <_printf_i+0x2e>
 801c9ea:	2a62      	cmp	r2, #98	; 0x62
 801c9ec:	d80b      	bhi.n	801ca06 <_printf_i+0x36>
 801c9ee:	2a00      	cmp	r2, #0
 801c9f0:	d100      	bne.n	801c9f4 <_printf_i+0x24>
 801c9f2:	e0be      	b.n	801cb72 <_printf_i+0x1a2>
 801c9f4:	497c      	ldr	r1, [pc, #496]	; (801cbe8 <_printf_i+0x218>)
 801c9f6:	9103      	str	r1, [sp, #12]
 801c9f8:	2a58      	cmp	r2, #88	; 0x58
 801c9fa:	d100      	bne.n	801c9fe <_printf_i+0x2e>
 801c9fc:	e093      	b.n	801cb26 <_printf_i+0x156>
 801c9fe:	0026      	movs	r6, r4
 801ca00:	3642      	adds	r6, #66	; 0x42
 801ca02:	7032      	strb	r2, [r6, #0]
 801ca04:	e022      	b.n	801ca4c <_printf_i+0x7c>
 801ca06:	0010      	movs	r0, r2
 801ca08:	3863      	subs	r0, #99	; 0x63
 801ca0a:	2815      	cmp	r0, #21
 801ca0c:	d8f7      	bhi.n	801c9fe <_printf_i+0x2e>
 801ca0e:	f7e9 fbe5 	bl	80061dc <__gnu_thumb1_case_shi>
 801ca12:	0016      	.short	0x0016
 801ca14:	fff6001f 	.word	0xfff6001f
 801ca18:	fff6fff6 	.word	0xfff6fff6
 801ca1c:	001ffff6 	.word	0x001ffff6
 801ca20:	fff6fff6 	.word	0xfff6fff6
 801ca24:	fff6fff6 	.word	0xfff6fff6
 801ca28:	003600a3 	.word	0x003600a3
 801ca2c:	fff60083 	.word	0xfff60083
 801ca30:	00b4fff6 	.word	0x00b4fff6
 801ca34:	0036fff6 	.word	0x0036fff6
 801ca38:	fff6fff6 	.word	0xfff6fff6
 801ca3c:	0087      	.short	0x0087
 801ca3e:	0026      	movs	r6, r4
 801ca40:	681a      	ldr	r2, [r3, #0]
 801ca42:	3642      	adds	r6, #66	; 0x42
 801ca44:	1d11      	adds	r1, r2, #4
 801ca46:	6019      	str	r1, [r3, #0]
 801ca48:	6813      	ldr	r3, [r2, #0]
 801ca4a:	7033      	strb	r3, [r6, #0]
 801ca4c:	2301      	movs	r3, #1
 801ca4e:	e0a2      	b.n	801cb96 <_printf_i+0x1c6>
 801ca50:	6818      	ldr	r0, [r3, #0]
 801ca52:	6809      	ldr	r1, [r1, #0]
 801ca54:	1d02      	adds	r2, r0, #4
 801ca56:	060d      	lsls	r5, r1, #24
 801ca58:	d50b      	bpl.n	801ca72 <_printf_i+0xa2>
 801ca5a:	6805      	ldr	r5, [r0, #0]
 801ca5c:	601a      	str	r2, [r3, #0]
 801ca5e:	2d00      	cmp	r5, #0
 801ca60:	da03      	bge.n	801ca6a <_printf_i+0x9a>
 801ca62:	232d      	movs	r3, #45	; 0x2d
 801ca64:	9a04      	ldr	r2, [sp, #16]
 801ca66:	426d      	negs	r5, r5
 801ca68:	7013      	strb	r3, [r2, #0]
 801ca6a:	4b5f      	ldr	r3, [pc, #380]	; (801cbe8 <_printf_i+0x218>)
 801ca6c:	270a      	movs	r7, #10
 801ca6e:	9303      	str	r3, [sp, #12]
 801ca70:	e01b      	b.n	801caaa <_printf_i+0xda>
 801ca72:	6805      	ldr	r5, [r0, #0]
 801ca74:	601a      	str	r2, [r3, #0]
 801ca76:	0649      	lsls	r1, r1, #25
 801ca78:	d5f1      	bpl.n	801ca5e <_printf_i+0x8e>
 801ca7a:	b22d      	sxth	r5, r5
 801ca7c:	e7ef      	b.n	801ca5e <_printf_i+0x8e>
 801ca7e:	680d      	ldr	r5, [r1, #0]
 801ca80:	6819      	ldr	r1, [r3, #0]
 801ca82:	1d08      	adds	r0, r1, #4
 801ca84:	6018      	str	r0, [r3, #0]
 801ca86:	062e      	lsls	r6, r5, #24
 801ca88:	d501      	bpl.n	801ca8e <_printf_i+0xbe>
 801ca8a:	680d      	ldr	r5, [r1, #0]
 801ca8c:	e003      	b.n	801ca96 <_printf_i+0xc6>
 801ca8e:	066d      	lsls	r5, r5, #25
 801ca90:	d5fb      	bpl.n	801ca8a <_printf_i+0xba>
 801ca92:	680d      	ldr	r5, [r1, #0]
 801ca94:	b2ad      	uxth	r5, r5
 801ca96:	4b54      	ldr	r3, [pc, #336]	; (801cbe8 <_printf_i+0x218>)
 801ca98:	2708      	movs	r7, #8
 801ca9a:	9303      	str	r3, [sp, #12]
 801ca9c:	2a6f      	cmp	r2, #111	; 0x6f
 801ca9e:	d000      	beq.n	801caa2 <_printf_i+0xd2>
 801caa0:	3702      	adds	r7, #2
 801caa2:	0023      	movs	r3, r4
 801caa4:	2200      	movs	r2, #0
 801caa6:	3343      	adds	r3, #67	; 0x43
 801caa8:	701a      	strb	r2, [r3, #0]
 801caaa:	6863      	ldr	r3, [r4, #4]
 801caac:	60a3      	str	r3, [r4, #8]
 801caae:	2b00      	cmp	r3, #0
 801cab0:	db03      	blt.n	801caba <_printf_i+0xea>
 801cab2:	2104      	movs	r1, #4
 801cab4:	6822      	ldr	r2, [r4, #0]
 801cab6:	438a      	bics	r2, r1
 801cab8:	6022      	str	r2, [r4, #0]
 801caba:	2d00      	cmp	r5, #0
 801cabc:	d102      	bne.n	801cac4 <_printf_i+0xf4>
 801cabe:	9e04      	ldr	r6, [sp, #16]
 801cac0:	2b00      	cmp	r3, #0
 801cac2:	d00c      	beq.n	801cade <_printf_i+0x10e>
 801cac4:	9e04      	ldr	r6, [sp, #16]
 801cac6:	0028      	movs	r0, r5
 801cac8:	0039      	movs	r1, r7
 801caca:	f7e9 fc17 	bl	80062fc <__aeabi_uidivmod>
 801cace:	9b03      	ldr	r3, [sp, #12]
 801cad0:	3e01      	subs	r6, #1
 801cad2:	5c5b      	ldrb	r3, [r3, r1]
 801cad4:	7033      	strb	r3, [r6, #0]
 801cad6:	002b      	movs	r3, r5
 801cad8:	0005      	movs	r5, r0
 801cada:	429f      	cmp	r7, r3
 801cadc:	d9f3      	bls.n	801cac6 <_printf_i+0xf6>
 801cade:	2f08      	cmp	r7, #8
 801cae0:	d109      	bne.n	801caf6 <_printf_i+0x126>
 801cae2:	6823      	ldr	r3, [r4, #0]
 801cae4:	07db      	lsls	r3, r3, #31
 801cae6:	d506      	bpl.n	801caf6 <_printf_i+0x126>
 801cae8:	6862      	ldr	r2, [r4, #4]
 801caea:	6923      	ldr	r3, [r4, #16]
 801caec:	429a      	cmp	r2, r3
 801caee:	dc02      	bgt.n	801caf6 <_printf_i+0x126>
 801caf0:	2330      	movs	r3, #48	; 0x30
 801caf2:	3e01      	subs	r6, #1
 801caf4:	7033      	strb	r3, [r6, #0]
 801caf6:	9b04      	ldr	r3, [sp, #16]
 801caf8:	1b9b      	subs	r3, r3, r6
 801cafa:	6123      	str	r3, [r4, #16]
 801cafc:	9b07      	ldr	r3, [sp, #28]
 801cafe:	0021      	movs	r1, r4
 801cb00:	9300      	str	r3, [sp, #0]
 801cb02:	9805      	ldr	r0, [sp, #20]
 801cb04:	9b06      	ldr	r3, [sp, #24]
 801cb06:	aa09      	add	r2, sp, #36	; 0x24
 801cb08:	f7ff fef2 	bl	801c8f0 <_printf_common>
 801cb0c:	3001      	adds	r0, #1
 801cb0e:	d147      	bne.n	801cba0 <_printf_i+0x1d0>
 801cb10:	2001      	movs	r0, #1
 801cb12:	4240      	negs	r0, r0
 801cb14:	b00b      	add	sp, #44	; 0x2c
 801cb16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801cb18:	2220      	movs	r2, #32
 801cb1a:	6809      	ldr	r1, [r1, #0]
 801cb1c:	430a      	orrs	r2, r1
 801cb1e:	6022      	str	r2, [r4, #0]
 801cb20:	2278      	movs	r2, #120	; 0x78
 801cb22:	4932      	ldr	r1, [pc, #200]	; (801cbec <_printf_i+0x21c>)
 801cb24:	9103      	str	r1, [sp, #12]
 801cb26:	0021      	movs	r1, r4
 801cb28:	3145      	adds	r1, #69	; 0x45
 801cb2a:	700a      	strb	r2, [r1, #0]
 801cb2c:	6819      	ldr	r1, [r3, #0]
 801cb2e:	6822      	ldr	r2, [r4, #0]
 801cb30:	c920      	ldmia	r1!, {r5}
 801cb32:	0610      	lsls	r0, r2, #24
 801cb34:	d402      	bmi.n	801cb3c <_printf_i+0x16c>
 801cb36:	0650      	lsls	r0, r2, #25
 801cb38:	d500      	bpl.n	801cb3c <_printf_i+0x16c>
 801cb3a:	b2ad      	uxth	r5, r5
 801cb3c:	6019      	str	r1, [r3, #0]
 801cb3e:	07d3      	lsls	r3, r2, #31
 801cb40:	d502      	bpl.n	801cb48 <_printf_i+0x178>
 801cb42:	2320      	movs	r3, #32
 801cb44:	4313      	orrs	r3, r2
 801cb46:	6023      	str	r3, [r4, #0]
 801cb48:	2710      	movs	r7, #16
 801cb4a:	2d00      	cmp	r5, #0
 801cb4c:	d1a9      	bne.n	801caa2 <_printf_i+0xd2>
 801cb4e:	2220      	movs	r2, #32
 801cb50:	6823      	ldr	r3, [r4, #0]
 801cb52:	4393      	bics	r3, r2
 801cb54:	6023      	str	r3, [r4, #0]
 801cb56:	e7a4      	b.n	801caa2 <_printf_i+0xd2>
 801cb58:	681a      	ldr	r2, [r3, #0]
 801cb5a:	680d      	ldr	r5, [r1, #0]
 801cb5c:	1d10      	adds	r0, r2, #4
 801cb5e:	6949      	ldr	r1, [r1, #20]
 801cb60:	6018      	str	r0, [r3, #0]
 801cb62:	6813      	ldr	r3, [r2, #0]
 801cb64:	062e      	lsls	r6, r5, #24
 801cb66:	d501      	bpl.n	801cb6c <_printf_i+0x19c>
 801cb68:	6019      	str	r1, [r3, #0]
 801cb6a:	e002      	b.n	801cb72 <_printf_i+0x1a2>
 801cb6c:	066d      	lsls	r5, r5, #25
 801cb6e:	d5fb      	bpl.n	801cb68 <_printf_i+0x198>
 801cb70:	8019      	strh	r1, [r3, #0]
 801cb72:	2300      	movs	r3, #0
 801cb74:	9e04      	ldr	r6, [sp, #16]
 801cb76:	6123      	str	r3, [r4, #16]
 801cb78:	e7c0      	b.n	801cafc <_printf_i+0x12c>
 801cb7a:	681a      	ldr	r2, [r3, #0]
 801cb7c:	1d11      	adds	r1, r2, #4
 801cb7e:	6019      	str	r1, [r3, #0]
 801cb80:	6816      	ldr	r6, [r2, #0]
 801cb82:	2100      	movs	r1, #0
 801cb84:	0030      	movs	r0, r6
 801cb86:	6862      	ldr	r2, [r4, #4]
 801cb88:	f000 f845 	bl	801cc16 <memchr>
 801cb8c:	2800      	cmp	r0, #0
 801cb8e:	d001      	beq.n	801cb94 <_printf_i+0x1c4>
 801cb90:	1b80      	subs	r0, r0, r6
 801cb92:	6060      	str	r0, [r4, #4]
 801cb94:	6863      	ldr	r3, [r4, #4]
 801cb96:	6123      	str	r3, [r4, #16]
 801cb98:	2300      	movs	r3, #0
 801cb9a:	9a04      	ldr	r2, [sp, #16]
 801cb9c:	7013      	strb	r3, [r2, #0]
 801cb9e:	e7ad      	b.n	801cafc <_printf_i+0x12c>
 801cba0:	0032      	movs	r2, r6
 801cba2:	6923      	ldr	r3, [r4, #16]
 801cba4:	9906      	ldr	r1, [sp, #24]
 801cba6:	9805      	ldr	r0, [sp, #20]
 801cba8:	9d07      	ldr	r5, [sp, #28]
 801cbaa:	47a8      	blx	r5
 801cbac:	3001      	adds	r0, #1
 801cbae:	d0af      	beq.n	801cb10 <_printf_i+0x140>
 801cbb0:	6823      	ldr	r3, [r4, #0]
 801cbb2:	079b      	lsls	r3, r3, #30
 801cbb4:	d415      	bmi.n	801cbe2 <_printf_i+0x212>
 801cbb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cbb8:	68e0      	ldr	r0, [r4, #12]
 801cbba:	4298      	cmp	r0, r3
 801cbbc:	daaa      	bge.n	801cb14 <_printf_i+0x144>
 801cbbe:	0018      	movs	r0, r3
 801cbc0:	e7a8      	b.n	801cb14 <_printf_i+0x144>
 801cbc2:	0022      	movs	r2, r4
 801cbc4:	2301      	movs	r3, #1
 801cbc6:	9906      	ldr	r1, [sp, #24]
 801cbc8:	9805      	ldr	r0, [sp, #20]
 801cbca:	9e07      	ldr	r6, [sp, #28]
 801cbcc:	3219      	adds	r2, #25
 801cbce:	47b0      	blx	r6
 801cbd0:	3001      	adds	r0, #1
 801cbd2:	d09d      	beq.n	801cb10 <_printf_i+0x140>
 801cbd4:	3501      	adds	r5, #1
 801cbd6:	68e3      	ldr	r3, [r4, #12]
 801cbd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801cbda:	1a9b      	subs	r3, r3, r2
 801cbdc:	42ab      	cmp	r3, r5
 801cbde:	dcf0      	bgt.n	801cbc2 <_printf_i+0x1f2>
 801cbe0:	e7e9      	b.n	801cbb6 <_printf_i+0x1e6>
 801cbe2:	2500      	movs	r5, #0
 801cbe4:	e7f7      	b.n	801cbd6 <_printf_i+0x206>
 801cbe6:	46c0      	nop			; (mov r8, r8)
 801cbe8:	0801e560 	.word	0x0801e560
 801cbec:	0801e571 	.word	0x0801e571

0801cbf0 <memmove>:
 801cbf0:	b510      	push	{r4, lr}
 801cbf2:	4288      	cmp	r0, r1
 801cbf4:	d902      	bls.n	801cbfc <memmove+0xc>
 801cbf6:	188b      	adds	r3, r1, r2
 801cbf8:	4298      	cmp	r0, r3
 801cbfa:	d303      	bcc.n	801cc04 <memmove+0x14>
 801cbfc:	2300      	movs	r3, #0
 801cbfe:	e007      	b.n	801cc10 <memmove+0x20>
 801cc00:	5c8b      	ldrb	r3, [r1, r2]
 801cc02:	5483      	strb	r3, [r0, r2]
 801cc04:	3a01      	subs	r2, #1
 801cc06:	d2fb      	bcs.n	801cc00 <memmove+0x10>
 801cc08:	bd10      	pop	{r4, pc}
 801cc0a:	5ccc      	ldrb	r4, [r1, r3]
 801cc0c:	54c4      	strb	r4, [r0, r3]
 801cc0e:	3301      	adds	r3, #1
 801cc10:	429a      	cmp	r2, r3
 801cc12:	d1fa      	bne.n	801cc0a <memmove+0x1a>
 801cc14:	e7f8      	b.n	801cc08 <memmove+0x18>

0801cc16 <memchr>:
 801cc16:	b2c9      	uxtb	r1, r1
 801cc18:	1882      	adds	r2, r0, r2
 801cc1a:	4290      	cmp	r0, r2
 801cc1c:	d101      	bne.n	801cc22 <memchr+0xc>
 801cc1e:	2000      	movs	r0, #0
 801cc20:	4770      	bx	lr
 801cc22:	7803      	ldrb	r3, [r0, #0]
 801cc24:	428b      	cmp	r3, r1
 801cc26:	d0fb      	beq.n	801cc20 <memchr+0xa>
 801cc28:	3001      	adds	r0, #1
 801cc2a:	e7f6      	b.n	801cc1a <memchr+0x4>

0801cc2c <_realloc_r>:
 801cc2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801cc2e:	0007      	movs	r7, r0
 801cc30:	000e      	movs	r6, r1
 801cc32:	0014      	movs	r4, r2
 801cc34:	2900      	cmp	r1, #0
 801cc36:	d105      	bne.n	801cc44 <_realloc_r+0x18>
 801cc38:	0011      	movs	r1, r2
 801cc3a:	f7ff fb09 	bl	801c250 <_malloc_r>
 801cc3e:	0005      	movs	r5, r0
 801cc40:	0028      	movs	r0, r5
 801cc42:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801cc44:	2a00      	cmp	r2, #0
 801cc46:	d103      	bne.n	801cc50 <_realloc_r+0x24>
 801cc48:	f7ff fca6 	bl	801c598 <_free_r>
 801cc4c:	0025      	movs	r5, r4
 801cc4e:	e7f7      	b.n	801cc40 <_realloc_r+0x14>
 801cc50:	f000 f81b 	bl	801cc8a <_malloc_usable_size_r>
 801cc54:	9001      	str	r0, [sp, #4]
 801cc56:	4284      	cmp	r4, r0
 801cc58:	d803      	bhi.n	801cc62 <_realloc_r+0x36>
 801cc5a:	0035      	movs	r5, r6
 801cc5c:	0843      	lsrs	r3, r0, #1
 801cc5e:	42a3      	cmp	r3, r4
 801cc60:	d3ee      	bcc.n	801cc40 <_realloc_r+0x14>
 801cc62:	0021      	movs	r1, r4
 801cc64:	0038      	movs	r0, r7
 801cc66:	f7ff faf3 	bl	801c250 <_malloc_r>
 801cc6a:	1e05      	subs	r5, r0, #0
 801cc6c:	d0e8      	beq.n	801cc40 <_realloc_r+0x14>
 801cc6e:	9b01      	ldr	r3, [sp, #4]
 801cc70:	0022      	movs	r2, r4
 801cc72:	429c      	cmp	r4, r3
 801cc74:	d900      	bls.n	801cc78 <_realloc_r+0x4c>
 801cc76:	001a      	movs	r2, r3
 801cc78:	0031      	movs	r1, r6
 801cc7a:	0028      	movs	r0, r5
 801cc7c:	f7ff fc82 	bl	801c584 <memcpy>
 801cc80:	0031      	movs	r1, r6
 801cc82:	0038      	movs	r0, r7
 801cc84:	f7ff fc88 	bl	801c598 <_free_r>
 801cc88:	e7da      	b.n	801cc40 <_realloc_r+0x14>

0801cc8a <_malloc_usable_size_r>:
 801cc8a:	1f0b      	subs	r3, r1, #4
 801cc8c:	681b      	ldr	r3, [r3, #0]
 801cc8e:	1f18      	subs	r0, r3, #4
 801cc90:	2b00      	cmp	r3, #0
 801cc92:	da01      	bge.n	801cc98 <_malloc_usable_size_r+0xe>
 801cc94:	580b      	ldr	r3, [r1, r0]
 801cc96:	18c0      	adds	r0, r0, r3
 801cc98:	4770      	bx	lr
	...

0801cc9c <_init>:
 801cc9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cc9e:	46c0      	nop			; (mov r8, r8)
 801cca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cca2:	bc08      	pop	{r3}
 801cca4:	469e      	mov	lr, r3
 801cca6:	4770      	bx	lr

0801cca8 <_fini>:
 801cca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ccaa:	46c0      	nop			; (mov r8, r8)
 801ccac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ccae:	bc08      	pop	{r3}
 801ccb0:	469e      	mov	lr, r3
 801ccb2:	4770      	bx	lr
 801ccb4:	0000      	movs	r0, r0
	...

0801ccb8 <__FLASH_Program_Fast_veneer>:
 801ccb8:	b401      	push	{r0}
 801ccba:	4802      	ldr	r0, [pc, #8]	; (801ccc4 <__FLASH_Program_Fast_veneer+0xc>)
 801ccbc:	4684      	mov	ip, r0
 801ccbe:	bc01      	pop	{r0}
 801ccc0:	4760      	bx	ip
 801ccc2:	bf00      	nop
 801ccc4:	20000135 	.word	0x20000135

Disassembly of section .data:

20000000 <USBPD_Trace>:
20000000:	0800150f                                ....

20000004 <encoderPress>:
20000004:	00000004                                ....

20000008 <val>:
20000008:	000003e8                                ....

2000000c <voltage>:
2000000c:	0000014a                                J...

20000010 <voltageMax>:
20000010:	00000898                                ....

20000014 <currentMax>:
20000014:	00000bb8                                ....

20000018 <currentState>:
20000018:	00000001                                ....

2000001c <SYMBOLS>:
2000001c:	796d307e 705f5b33 4f017b7f 00670e37     ~0my3[_p.{.O7.g.

2000002c <SystemCoreClock>:
2000002c:	00f42400                                .$..

20000030 <uwTickPrio>:
20000030:	00000004                                ....

20000034 <uwTickFreq>:
20000034:	00000001                                ....

20000038 <uxCriticalNesting>:
20000038:	aaaaaaaa                                ....

2000003c <DPM_Settings>:
2000003c:	00000001 00000002 00000000              ............

20000048 <DPM_ID_Settings>:
20000048:	f0000003 00020483                       ........

20000050 <DPM_USER_Settings>:
20000050:	0000000c 00000000 00000000 00000000     ................
	...

200000c4 <USBPD_NbPDO>:
200000c4:	00000003                                ....

200000c8 <PORT0_PDO_ListSNK>:
200000c8:	00019096 0002d096 0603c096 00000000     ................
	...

200000e4 <_impure_data>:
200000e4:	00000000 20003514 2000357c 200035e4     .....5. |5. .5. 
	...

20000130 <_impure_ptr>:
20000130:	200000e4                                ... 

20000134 <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
20000134:	b580      	push	{r7, lr}
20000136:	b088      	sub	sp, #32
20000138:	af00      	add	r7, sp, #0
2000013a:	6078      	str	r0, [r7, #4]
2000013c:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
2000013e:	231f      	movs	r3, #31
20000140:	18fb      	adds	r3, r7, r3
20000142:	2200      	movs	r2, #0
20000144:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
20000146:	687b      	ldr	r3, [r7, #4]
20000148:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
2000014a:	683b      	ldr	r3, [r7, #0]
2000014c:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
2000014e:	4b1a      	ldr	r3, [pc, #104]	; (200001b8 <FLASH_Program_Fast+0x84>)
20000150:	695a      	ldr	r2, [r3, #20]
20000152:	4b19      	ldr	r3, [pc, #100]	; (200001b8 <FLASH_Program_Fast+0x84>)
20000154:	2180      	movs	r1, #128	; 0x80
20000156:	02c9      	lsls	r1, r1, #11
20000158:	430a      	orrs	r2, r1
2000015a:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
2000015c:	f3ef 8310 	mrs	r3, PRIMASK
20000160:	60fb      	str	r3, [r7, #12]
  return(result);
20000162:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
20000164:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
20000166:	b672      	cpsid	i
}
20000168:	46c0      	nop			; (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
2000016a:	e00f      	b.n	2000018c <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
2000016c:	697a      	ldr	r2, [r7, #20]
2000016e:	69bb      	ldr	r3, [r7, #24]
20000170:	6812      	ldr	r2, [r2, #0]
20000172:	601a      	str	r2, [r3, #0]
    src += 4U;
20000174:	697b      	ldr	r3, [r7, #20]
20000176:	3304      	adds	r3, #4
20000178:	617b      	str	r3, [r7, #20]
    dest += 4U;
2000017a:	69bb      	ldr	r3, [r7, #24]
2000017c:	3304      	adds	r3, #4
2000017e:	61bb      	str	r3, [r7, #24]
    index++;
20000180:	211f      	movs	r1, #31
20000182:	187b      	adds	r3, r7, r1
20000184:	781a      	ldrb	r2, [r3, #0]
20000186:	187b      	adds	r3, r7, r1
20000188:	3201      	adds	r2, #1
2000018a:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
2000018c:	231f      	movs	r3, #31
2000018e:	18fb      	adds	r3, r7, r3
20000190:	781b      	ldrb	r3, [r3, #0]
20000192:	2b3f      	cmp	r3, #63	; 0x3f
20000194:	d9ea      	bls.n	2000016c <FLASH_Program_Fast+0x38>
  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
20000196:	46c0      	nop			; (mov r8, r8)
20000198:	4b07      	ldr	r3, [pc, #28]	; (200001b8 <FLASH_Program_Fast+0x84>)
2000019a:	691a      	ldr	r2, [r3, #16]
2000019c:	23c0      	movs	r3, #192	; 0xc0
2000019e:	029b      	lsls	r3, r3, #10
200001a0:	4013      	ands	r3, r2
200001a2:	d1f9      	bne.n	20000198 <FLASH_Program_Fast+0x64>
200001a4:	693b      	ldr	r3, [r7, #16]
200001a6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200001a8:	68bb      	ldr	r3, [r7, #8]
200001aa:	f383 8810 	msr	PRIMASK, r3
}
200001ae:	46c0      	nop			; (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200001b0:	46c0      	nop			; (mov r8, r8)
200001b2:	46bd      	mov	sp, r7
200001b4:	b008      	add	sp, #32
200001b6:	bd80      	pop	{r7, pc}
200001b8:	40022000 	.word	0x40022000
