$date
	Sat Oct 22 19:24:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#943382
b10100 &
b10100 %
1$
b10100 !
1"
#943383
0"
#943386
b1010 &
b1010 %
#943390
b101 &
b101 %
#943394
b10000 &
b10000 %
#943398
b1000 &
b1000 %
#943402
b100 &
b100 %
#943406
b10 &
b10 %
#943410
b1 &
b1 %
1#
#943414
b0 &
0#
b0 %
0$
#1960241
b1 !
1"
#1960242
b1 &
b1 %
1$
#1960243
0"
#1960246
1#
#1960250
b0 &
b0 %
0#
0$
#2955086
b10100 &
b10100 %
1$
b10100 !
1"
#2955087
0"
#2955090
b1010 &
b1010 %
#2955094
b101 &
b101 %
#2955098
b10000 &
b10000 %
#2955102
b1000 &
b1000 %
#2955106
b100 &
b100 %
#2955110
b10 &
b10 %
#2955114
b1 &
b1 %
1#
#2955118
b0 &
0#
b0 %
0$
#4500012
