
module mux8_1_ie_tb();

reg i0, i1, i2, i3, i4, i5, i6, i7, s0, s1, s2;
wire out;

mux8_1_ie mux8_1_ie_tb(i0, i1, i2, i3, i4, i5, i6, i7, out, s0, s1, s2);

initial
begin
i0 = 1; i1 = 0; i2 = 1; i3 = 0; i4 = 1; i5 = 0; i6 = 1; i7 = 0;
s0 = 0; s1 = 0; s2 = 0;

#10 s0 = 0; s1 = 0; s2 = 1;
#10 s0 = 0; s1 = 1; s2 = 0;
#10 s0 = 0; s1 = 1; s2 = 1;
#10 s0 = 1; s1 = 0; s2 = 0;
#10 s0 = 1; s1 = 0; s2 = 1;
#10 s0 = 1; s1 = 1; s2 = 0;
#10 s0 = 1; s1 = 1; s2 = 1;

end

endmodule
