{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668381117227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668381117237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 23:11:57 2022 " "Processing started: Sun Nov 13 23:11:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668381117237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668381117237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial_encoder -c serial_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off serial_encoder -c serial_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668381117237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668381117672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668381117672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_encoder-structure " "Found design unit 1: serial_encoder-structure" {  } { { "serial_encoder.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/serial_encoder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126373 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_encoder " "Found entity 1: serial_encoder" {  } { { "serial_encoder.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/serial_encoder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668381126373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopdpet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopdpet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "flipFlopDPET.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/flipFlopDPET.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126375 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "flipFlopDPET.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/flipFlopDPET.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668381126375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 4 2 " "Found 4 design units, including 2 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMem-behavior " "Found design unit 1: contMem-behavior" {  } { { "control.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126379 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-structure " "Found design unit 2: control-structure" {  } { { "control.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/control.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126379 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMem " "Found entity 1: contMem" {  } { { "control.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126379 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/control.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668381126379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 12 6 " "Found 12 design units, including 6 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNor2-logicFunction " "Found design unit 3: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateXor2-logicFunction " "Found design unit 4: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/simpleLogic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateAnd8-structure " "Found design unit 5: gateAnd8-structure" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/simpleLogic.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 gateXor8-structure " "Found design unit 6: gateXor8-structure" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/simpleLogic.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126383 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126383 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126383 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNor2 " "Found entity 3: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126383 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateXor2 " "Found entity 4: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/simpleLogic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126383 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateAnd8 " "Found entity 5: gateAnd8" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/simpleLogic.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126383 ""} { "Info" "ISGN_ENTITY_NAME" "6 gateXor8 " "Found entity 6: gateXor8" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/simpleLogic.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668381126383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parreg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parreg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParReg_8bit-structure " "Found design unit 1: ParReg_8bit-structure" {  } { { "ParReg_8bit.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/ParReg_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126386 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParReg_8bit " "Found entity 1: ParReg_8bit" {  } { { "ParReg_8bit.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/ParReg_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668381126386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bincounter_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bincounter_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binCounter_3bit-structure " "Found design unit 1: binCounter_3bit-structure" {  } { { "binCounter_3bit.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/binCounter_3bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126389 ""} { "Info" "ISGN_ENTITY_NAME" "1 binCounter_3bit " "Found entity 1: binCounter_3bit" {  } { { "binCounter_3bit.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/binCounter_3bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668381126389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668381126389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial_encoder " "Elaborating entity \"serial_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668381126440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDPET flipFlopDPET:ff " "Elaborating entity \"flipFlopDPET\" for hierarchy \"flipFlopDPET:ff\"" {  } { { "serial_encoder.vhd" "ff" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/serial_encoder.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668381126441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binCounter_3bit binCounter_3bit:bc " "Elaborating entity \"binCounter_3bit\" for hierarchy \"binCounter_3bit:bc\"" {  } { { "serial_encoder.vhd" "bc" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/serial_encoder.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668381126443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 binCounter_3bit:bc\|gateAnd2:ad1 " "Elaborating entity \"gateAnd2\" for hierarchy \"binCounter_3bit:bc\|gateAnd2:ad1\"" {  } { { "binCounter_3bit.vhd" "ad1" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/binCounter_3bit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668381126445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor2 binCounter_3bit:bc\|gateXor2:xr1 " "Elaborating entity \"gateXor2\" for hierarchy \"binCounter_3bit:bc\|gateXor2:xr1\"" {  } { { "binCounter_3bit.vhd" "xr1" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/binCounter_3bit.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668381126447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd8 gateAnd8:and8 " "Elaborating entity \"gateAnd8\" for hierarchy \"gateAnd8:and8\"" {  } { { "serial_encoder.vhd" "and8" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/serial_encoder.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668381126449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor8 gateXor8:xor8 " "Elaborating entity \"gateXor8\" for hierarchy \"gateXor8:xor8\"" {  } { { "serial_encoder.vhd" "xor8" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/serial_encoder.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668381126452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParReg_8bit ParReg_8bit:pr8 " "Elaborating entity \"ParReg_8bit\" for hierarchy \"ParReg_8bit:pr8\"" {  } { { "serial_encoder.vhd" "pr8" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/serial_encoder.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668381126455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:con " "Elaborating entity \"control\" for hierarchy \"control:con\"" {  } { { "serial_encoder.vhd" "con" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/serial_encoder.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668381126459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMem control:con\|contMem:cMem " "Elaborating entity \"contMem\" for hierarchy \"control:con\|contMem:cMem\"" {  } { { "control.vhd" "cMem" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/control.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668381126473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand2 control:con\|gateNand2:nad1 " "Elaborating entity \"gateNand2\" for hierarchy \"control:con\|gateNand2:nad1\"" {  } { { "control.vhd" "nad1" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/control.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668381126487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNor2 control:con\|gateNor2:nord " "Elaborating entity \"gateNor2\" for hierarchy \"control:con\|gateNor2:nord\"" {  } { { "control.vhd" "nord" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/control.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668381126489 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "control:con\|contMem:cMem\|prog " "RAM logic \"control:con\|contMem:cMem\|prog\" is uninferred due to inappropriate RAM size" {  } { { "control.vhd" "prog" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/control.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668381126719 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668381126719 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "flipFlopDPET.vhd" "" { Text "C:/Users/goncs/Desktop/AAD_Projeto1/COD/flipFlopDPET.vhd" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1668381126889 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1668381126889 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668381126967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668381127370 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668381127370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668381127410 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668381127410 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668381127410 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668381127410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668381127433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 23:12:07 2022 " "Processing ended: Sun Nov 13 23:12:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668381127433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668381127433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668381127433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668381127433 ""}
