<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-1607931-B1" country="EP" doc-number="1607931" kind="B1" date="20140108" family-id="33101960" file-reference-id="313839" date-produced="20180826" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146589140" ucid="EP-1607931-B1"><document-id><country>EP</country><doc-number>1607931</doc-number><kind>B1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-04721308-A" is-representative="YES"><document-id mxw-id="PAPP154851332" load-source="docdb" format="epo"><country>EP</country><doc-number>04721308</doc-number><kind>A</kind><date>20040317</date><lang>JA</lang></document-id><document-id mxw-id="PAPP189745095" load-source="docdb" format="original"><country>EP</country><doc-number>04721308.7</doc-number><date>20040317</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140556855" ucid="JP-2003086500-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2003086500</doc-number><kind>A</kind><date>20030326</date></document-id></priority-claim><priority-claim mxw-id="PPC140547768" ucid="JP-2003139560-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2003139560</doc-number><kind>A</kind><date>20030516</date></document-id></priority-claim><priority-claim mxw-id="PPC140557386" ucid="JP-2003174134-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2003174134</doc-number><kind>A</kind><date>20030618</date></document-id></priority-claim><priority-claim mxw-id="PPC140554483" ucid="JP-2004003546-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2004003546</doc-number><kind>W</kind><date>20040317</date></document-id></priority-claim></priority-claims><dates-of-public-availability><intention-to-grant-date><date>20130726</date></intention-to-grant-date><search-report-dispatch-date><date>20090324</date></search-report-dispatch-date></dates-of-public-availability><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989327719" load-source="docdb">G09G   3/20        20060101ALI20130628BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327720" load-source="docdb">G09G   3/30        20060101ALI20130628BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327721" load-source="docdb">G09G   3/32        20060101AFI20130628BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327722" load-source="docdb">H01L  27/12        20060101ALI20130628BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327723" load-source="docdb">H01L  27/32        20060101ALI20130628BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327724" load-source="docdb">H05B  33/14        20060101ALI20130628BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989630614" load-source="docdb">G09G   3/14        20060101A I20051110RMEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989645230" load-source="docdb">H01L  21/77        20060101A N20070721RMEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989653063" load-source="docdb">H05B  33/00        20060101A I20070224RMEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1628007430" load-source="docdb" scheme="CPC">H01L  27/1214      20130101 LI20180609BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1890335889" load-source="docdb" scheme="CPC">H01L  27/3248      20130101 LI20160929BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1890336312" load-source="docdb" scheme="CPC">H01L  51/52        20130101 LI20160929BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1890336457" load-source="docdb" scheme="CPC">H01L  27/3276      20130101 LI20160929BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1890337175" load-source="docdb" scheme="CPC">H01L  27/3262      20130101 FI20160929BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1890338668" load-source="docdb" scheme="CPC">H01L  29/78675     20130101 LA20160929BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1890338967" load-source="docdb" scheme="CPC">H01L  27/1251      20130101 LA20160929BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1890341895" load-source="docdb" scheme="CPC">H01L  27/1222      20130101 LA20160929BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1890343454" load-source="docdb" scheme="CPC">H04M   1/0266      20130101 LI20161001BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001349466" load-source="docdb" scheme="CPC">G09G2320/0233      20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001350692" load-source="docdb" scheme="CPC">G09G2310/0251      20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001351500" load-source="docdb" scheme="CPC">G09G2320/0219      20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001351695" load-source="docdb" scheme="CPC">H01L  27/12        20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001352211" load-source="docdb" scheme="CPC">H01L  27/3246      20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001354000" load-source="docdb" scheme="CPC">G09G2300/0861      20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001354776" load-source="docdb" scheme="CPC">G09G   3/2022      20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001355587" load-source="docdb" scheme="CPC">H01L2251/5323      20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001356051" load-source="docdb" scheme="CPC">G09G   3/3233      20130101 LI20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001357075" load-source="docdb" scheme="CPC">H01L  27/3244      20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001357192" load-source="docdb" scheme="CPC">G09G2300/0842      20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001357528" load-source="docdb" scheme="CPC">G09G2300/0426      20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001358460" load-source="docdb" scheme="CPC">G09G   3/3291      20130101 LI20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL2090136180" load-source="docdb" scheme="CPC">H01L  27/124       20130101 LI20140619BHEP        </classification-cpc><classification-cpc mxw-id="PCL2090147578" load-source="docdb" scheme="CPC">H01L  27/1255      20130101 LI20140619BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132372053" lang="DE" load-source="patent-office">BAUELEMENTESUBSTRAT UND LICHTEMITTIERENDES BAUELEMENT</invention-title><invention-title mxw-id="PT132372054" lang="EN" load-source="patent-office">DEVICE SUBSTRATE AND LIGHT-EMITTING DEVICE</invention-title><invention-title mxw-id="PT132372055" lang="FR" load-source="patent-office">SUBSTRAT POUR DISPOSITIF ET DISPOSITIF ELECTROLUMINESCENT</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR919532636" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SEMICONDUCTOR ENERGY LAB</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR919536104" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SEMICONDUCTOR ENERGY LABORATORY CO., LTD.</last-name></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919540611" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>OSAME M</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919509228" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>OSAME, M.</last-name></addressbook></inventor><inventor mxw-id="PPAR919026534" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>OSAME, M., SEMICONDUCTOR ENERGY LABORATORY CO. LTD</last-name><address><street>398, Hase</street><city>Atsugi-shi, Kanagawa 2430036</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919511867" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>ANZAI A</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919523188" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>ANZAI, A.</last-name></addressbook></inventor><inventor mxw-id="PPAR919026532" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>ANZAI, A., SEMICONDUCTOR ENERGY LABORATORY CO. LTD</last-name><address><street>398, Hase</street><city>Atsugi-shi, Kanagawa 2430036</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919515529" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>YAMAZAKI Y</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919521159" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>YAMAZAKI, Y.</last-name></addressbook></inventor><inventor mxw-id="PPAR919026535" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>YAMAZAKI, Y., SEMICONDUCTOR ENERGY LAB. CO. LTD.</last-name><address><street>398, Hase</street><city>Atsugi-shi, Kanagawa 2430036</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919531265" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>FUKUMOTO R</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919521282" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>FUKUMOTO, R.</last-name></addressbook></inventor><inventor mxw-id="PPAR919026533" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>FUKUMOTO, R., SEMICONDUCTOR ENERGY LAB. CO. LTD.</last-name><address><street>398, Hase</street><city>Atsugi-shi, Kanagawa 2430036</city><country>JP</country></address></addressbook></inventor></inventors><assignees><assignee mxw-id="PPAR919026537" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>SEMICONDUCTOR ENERGY LABORATORY CO., LTD.</last-name><iid>100217949</iid><address><street>398 Hase</street><city>Atsugi-shi, Kanagawa-ken 243-0036</city><country>JP</country></address></addressbook></assignee></assignees><agents><agent mxw-id="PPAR919026536" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Grünecker, Kinkeldey, Stockmair &amp; Schwanhäusser Anwaltssozietät</last-name><iid>100060488</iid><address><street>Leopoldstrasse 4</street><city>80802 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="JP-2004003546-W"><document-id><country>JP</country><doc-number>2004003546</doc-number><kind>W</kind><date>20040317</date><lang>JA</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2004086343-A1"><document-id><country>WO</country><doc-number>2004086343</doc-number><kind>A1</kind><date>20041007</date><lang>JA</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS549791362" load-source="docdb">DE</country><country mxw-id="DS549793813" load-source="docdb">FI</country><country mxw-id="DS549926474" load-source="docdb">FR</country><country mxw-id="DS549791363" load-source="docdb">GB</country><country mxw-id="DS549884462" load-source="docdb">NL</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><description mxw-id="PDES63961552" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">Technical Field</heading><p id="p0001" num="0001">The present invention relates to a light-emitting device in which each of pixels is provided with a light-emitting element and a means for supplying a current to the light-emitting element and an element substrate.</p><heading id="h0002">Background Art</heading><p id="p0002" num="0002">A light-emitting element is high in visibility and optimum for low profiling since it emits light and does not require any backlight which is required in a liquid crystal display device (LCD), and that has no limitation in visual angle. Therefore, in recent years, a light-emitting device using the light-emitting element has attracted attention as a display device alternative to a CRT and the LCD. In addition, as used herein, the light-emitting element means an element whose luminosity is controlled by a current or a voltage, and an OLED (Organic Light Emitting Diode), an MIM type electron source element (electron emitting element) used in and an FED (Field Emission Display), and the like are fall within the definition.</p><p id="p0003" num="0003">The light-emitting device includes a panel and a module having an IC or the like including a controller mounted on the panel. This invention also relates to an element substrate equivalent to one mode achieved before a completion of the panel in a process of manufacturing the light-emitting device, and each of pixels in the element substrate is provided with a means for supplying a current to the light-emitting element.</p><p id="p0004" num="0004">The OLED (Organic Light Emitting Diode) which is a variation of the light-emitting element has a layer comprising an electro-luminescent material capable of obtaining luminescence (electro-luminescence) generated upon application of an electric field (hereinafter referred to as an electro-luminescent layer), an anode layer, and a cathode layer. The electro-luminescent layer is<!-- EPO <DP n="2"> --> provided between the anode and the cathode and constituted of a layer or a plurality of layers. In some cases, an inorganic compound is contained in the layer or layers. A light emission (fluorescence) generated when a singlet excitation state returns to a ground state and a light emission (phosphorescence) generated when a triplet excitation state returns to a ground state are included in the luminescence in the electro-luminescent layer.<!-- EPO <DP n="3"> --></p><p id="p0005" num="0005"><patcit id="pcit0001" dnum="EP1061497A"><text>EP 1 061 497</text></patcit> discloses an image display apparatus including current controlled light emitting elements and a driving method thereof.</p><p id="p0006" num="0006">Each pixel of the image display apparatus includes a light emitting element (OLED) and a first and second TFT (TFT1 and TFT2). A reference potential (ground potential) is applied to the source S of TFT2, and the anode A of the OLED is connected to a power supply potential Vdd while the cathode K is connected to the drain D of TFT2. The gate G of TFT1 is connected to a scanning line X and the source S of TFT1 is connected to a data line Y. The drain D of TFT1 is connected to the holding capacitor Cs and the gate G of TFT2. TFT1 is controlled by the scanning line for writing brightness information given thereto. TFT2 controls the amount of current supplied to the OLED corresponding to the brightness information. In one embodiment, a third TFT (TFT3) is connected in series to the OLED. It is inserted between TFT2 and the ground potential or between the OLED and TFT2. TFT3 serves to cut off the current to the OLED in accordance with a control signal provided to its gate which is connected to a control line Z.<!-- EPO <DP n="4"> --></p><p id="p0007" num="0007">Hereinafter, a structure of a pixel of an ordinary light-emitting device and driving of the pixel will be described briefly. The pixel shown in <figref idrefs="f0007">FIG. 7</figref> has a switching transistor 700, a driving transistor 701, a capacitance element 702, and a light-emitting element 703. A gate of the switching transistor 700 is connected to a scan line 705, and a source thereof is connected to a signal line 704 when a drain thereof is connected to a gate of the driving transistor 701. A source of the driving transistor 701 is connected to a power line 706, and a drain thereof is connected to an anode of the light-emitting element 703. A cathode of the light-emitting element 703 is connected to a counter electrode 707. The capacitance element 702 is provided in such a manner as to retain a potential difference between the gate and the source of the driving transistor 701. Predetermined voltages are applied separately to the power line 706 and the counter electrode 707, so that the power line 706 and the counter electrode 707 have a potential difference therebetween.</p><p id="p0008" num="0008">When the switching transistor 700 is turned on by a signal from the scan line 705, a video signal input to the signal line 704 is input to the gate of the driving transistor 701. A potential difference between a potential of the input video signal and the power line 706 becomes a gate/source voltage Vgs, so that a current is supplied to the light-emitting element 703 to cause the light-emitting element 703 to emit light.</p><heading id="h0003">Disclosure of the Invention</heading><heading id="h0004">(Problems that the Invention is to Solve)</heading><p id="p0009" num="0009">Incidentally, since a transistor using polysilicon, for example, is suitably used as a transistor of the light-emitting device since it has a high field effect<!-- EPO <DP n="5"> --> mobility and a large on-current. In turn, the transistor using polysilicon has a drawback that a variation in characteristics tends to occur due to a defect formed in a grain boundary.</p><p id="p0010" num="0010">Referring to the pixel shown in <figref idrefs="f0007">FIG. 7</figref>, when drain currents of the driving transistors 701 vary pixel by pixel, irregularity in luminosity of the light-emitting elements 703 undesirably occurs because the drain currents of the driving transistor 701 vary depending on the pixels.</p><p id="p0011" num="0011">As a measure for suppressing the variation in drain currents, a method of increasing an L/W (L: channel length, W: channel width) of the driving transistor 701 proposed in Japanese Patent Application No. <patcit id="pcit0002" dnum="JP2003008719A"><text>2003-008719</text></patcit> is known. The drain current Ids in a saturation area of the driving transistor 701 is given by the following equation (1). <maths id="math0001" num="(1)"><math display="block"><mi>Ids</mi><mo>=</mo><mi mathvariant="normal">β</mi><mo>⁢</mo><msup><mfenced separators=""><mi>Vgs</mi><mo>-</mo><mi>Vth</mi></mfenced><mn mathvariant="normal">2</mn></msup><mo>/</mo><mn mathvariant="normal">2</mn></math><img id="ib0001" file="imgb0001.tif" wi="54" he="10" img-content="math" img-format="tif"/></maths></p><p id="p0012" num="0012">From the equation (1), since the drain current Ids in the saturation area of the driving transistor 701 influences greatly on the current flowing when there is a slightest change in Vgs, a precaution must be taken so as to prevent the voltage Vgs retained between the gate and the source of the driving transistor 701 from being changed during the light emission of the light-emitting element 703. Therefore, it is necessary to increase capacitance of the capacitance element 702 provided between the gate and the source of the driving transistor 701 and to suppress an off-current of the switching transistor 700 as low as required.</p><p id="p0013" num="0013">Achievement of both of the suppression of the off-current of the switching transistor 700 and the increase in the on-current for charging large capacitance is a difficult task in a transistor manufacturing process.</p><p id="p0014" num="0014">Also, there is a problem that Vgs of the driving transistor 701 is changed by a switching of the switching transistor 700, a change in potential of the signal line or the scan line, and so forth. The problem is attributable to stray capacitance at the gate of the driving transistor 701.</p><p id="p0015" num="0015">In view of the above problems, an object of this invention is to provide a light-emitting device which does not require the suppression of an off-current of the<!-- EPO <DP n="6"> --> switching transistor 700 nor the increase in capacitance of the capacitance element 702 and is less subject to the influence of the stray capacitance and capable of suppressing irregularity in luminosity of light-emitting elements 703 of pixels and an element substrate.</p><heading id="h0005">(Means for Solving the Problems)</heading><p id="p0016" num="0016">The invention provides a light-emitting device according to claim 1.</p><p id="p0017" num="0017">A source/drain voltage Vds of the current control transistor is small since the current control transistor is operated in the linear area, and a slightest change in the gate/source voltage Vgs of the current control transistor does not influence on the current flowing to the light-emitting element. The current flowing to the light-emitting element is decided by the driving transistor operating in the saturation area.</p><heading id="h0006">(Advantage of the Invention)</heading><p id="p0018" num="0018">It is possible to avoid the influences to be otherwise exerted on the current flowing to the light-emitting element without increasing the capacitance of the capacitance element provided between the gate and the source of the current control transistor and suppressing an off-current of the switching transistor. Further, the current is free from the influence of stray capacitance at the gate of the current control transistor. Therefore, it is possible to reduce the variation factors to greatly increase image quality.</p><p id="p0019" num="0019">Also, since it is unnecessary to suppress the off-current of the switching transistor, it is possible to simplify a transistor manufacturing process to contribute to a cost reduction and an improvement in yield.<!-- EPO <DP n="7"> --></p><heading id="h0007">Brief Description of the Drawings</heading><p id="p0020" num="0020"><ul><li><figref idrefs="f0001">FIG. 1</figref> is a diagram showing one embodiment of this invention.</li><li><figref idrefs="f0002">FIG. 2</figref> is a diagram showing another embodiment of this invention.</li><li><figref idrefs="f0003">FIG. 3</figref> is a diagram showing a general outline of an external circuit and a panel.</li><li><figref idrefs="f0004">FIG. 4</figref> is a diagram showing one example of a signal line driving circuit.</li><li><figref idrefs="f0005">FIG. 5</figref> is a diagram showing one example of a top view of this invention.</li><li><figref idrefs="f0006">FIG. 6</figref> is a diagram showing one example of an electronic appliance to which this invention is applicable.</li><li><figref idrefs="f0007">FIG. 7</figref> is a diagram showing a conventional example.</li><li><figref idrefs="f0008">FIG. 8</figref> is a diagram showing another example of the top view of this invention.</li><li><figref idrefs="f0009">FIG. 9</figref> is a diagram showing one example of a sectional structure of this invention.</li><li><figref idrefs="f0010">FIG. 10</figref> is a diagram showing one example of an operation timing of this invention.</li><li><figref idrefs="f0011">FIG. 11</figref> is a diagram showing another example of the sectional structure of this invention.</li><li><figref idrefs="f0012">FIG. 12</figref> is a diagram showing another embodiment of this invention.</li><li><figref idrefs="f0013">FIG. 13</figref> is a diagram showing another example of the top view of this invention.</li><li><figref idrefs="f0014">FIG. 14</figref> is a diagram showing another embodiment of this invention.</li><li><figref idrefs="f0015">FIG 15</figref> is a diagram showing another embodiment of this invention.</li><li><figref idrefs="f0016">FIG. 16</figref> is a diagram showing another example of the top view of this invention.</li><li><figref idrefs="f0017">FIG. 17</figref> is a diagram showing another example of the top view of this invention.</li><li><figref idrefs="f0018">FIG. 18</figref> is a diagram showing another example of the sectional structure of this invention.</li><li><figref idrefs="f0019">FIG. 19</figref> is a diagram showing another example of the sectional structure of<!-- EPO <DP n="8"> --> this invention.</li><li><figref idrefs="f0020">FIG. 20</figref> is a diagram showing another example of the top view of this invention.</li><li><figref idrefs="f0021">FIG. 21</figref> is an illustration of pixel driving methods of this invention.</li><li><figref idrefs="f0022">FIG. 22</figref> is an illustration of driving methods of an active matrix type light-emitting device.</li><li><figref idrefs="f0023">FIG. 23</figref> is an illustration of driving methods classified according to a video signal using a voltage and a video signal using a current.</li></ul></p><heading id="h0008">Best Mode for Carrying out the Invention</heading><p id="p0021" num="0021">Hereinafter, embodiments of this invention will be described with reference to the drawings. Note that this invention can be carried out as various different embodiments, and those skilled in the art will readily understand that it is possible to modify modes and details of the embodiments without departing from the scope of the invention.</p><heading id="h0009">(Embodiment 1)</heading><p id="p0022" num="0022">One embodiment of a pixel included in a light-emitting device of this invention is shown in <figref idrefs="f0001">FIG. 1</figref>. The pixel shown in <figref idrefs="f0001">FIG. 1</figref> has a transistor (switching transistor) 101 used as a switching element for controlling an input of a video signal to the pixel, and a driving transistor 102 for controlling a value of a current flowing to a light-emitting element 104, and a current control transistor 103 for controlling a supply of the current to the light-emitting element 104. The pixel may be provided with a capacitance element 105 for maintaining a potential of the video signal, as is the case with this embodiment.</p><p id="p0023" num="0023">The driving transistor 102 and the current control transistor 103 are identical in conductivity. In this invention, the driving transistor 102 is operated in a saturation area while the current control transistor 103 is operated in a linear area.</p><p id="p0024" num="0024">Further, an L of the driving transistor 102 may be longer than a W thereof, and an L of the current control transistor 103 may be equal to or shorter than a W<!-- EPO <DP n="9"> --> thereof. More preferably, a ratio of the L of the driving transistor 102 to the W thereof may be 5 or more. Also, when L1/W1 : L2/W2 = X : 1 holds (wherein, a channel length of the driving transistor 102, a channel width of the driving transistor 102, a channel length of the current control transistor 103 and a channel width of the current control transistor 103 are represented by L1, W1, L2, and W2), it is preferable to keep X in the range of 5 to 6,000. For instance, L1/W1 = 500 µ µm/3 µm, and L2/W2 = 3 µm/100 µm.</p><p id="p0025" num="0025">Either one of an enhancement transistor or a depletion transistor may be used as the driving transistor 102.</p><p id="p0026" num="0026">Also, either one of an N-type transistor or a P-type transistor may be used as the switching transistor 101.</p><p id="p0027" num="0027">A gate of the switching transistor 101 is connected to a scan line Gj (j = 1 to y). A source of the switching transistor 101 is connected to a signal line Si (i = 1 to x) when a drain of the switching transistor 101 is connected to a gate of the current control transistor 103. A gate of the driving transistor 102 is connected to a second power line Wi (i = 1 to x). The driving transistor 102 and the current control transistor 103 are connected to a first power line Vi (i = 1 to x) and the light-emitting element 104 in such a manner that a current supplied from the first power line Vi (i = 1 to x) is supplied to the light-emitting element 104 as a drain current for the driving transistor 102 and the current control transistor 103. In this embodiment, a source of the current control transistor 103 is connected to the first power line Vi (i = 1 to x), and a drain of the driving transistor 102 is connected to a pixel electrode of the light-emitting element 104.</p><p id="p0028" num="0028">The source of the driving transistor 102 may be connected to the first power line Vi (i = 1 to x), and the drain of the current control transistor 103 may be connected to the pixel of the light-emitting element 104.</p><p id="p0029" num="0029">The light-emitting element 104 is formed of an anode, a cathode, and an electro-luminescent layer provided therebetween. In the case where the anode is connected to the driving transistor 102 as shown in <figref idrefs="f0001">FIG. 1</figref>, the anode serves as the pixel electrode while the cathode serves as a counter electrode. A potential<!-- EPO <DP n="10"> --> difference is set between the counter electrode of the light-emitting element 104 and the first power line Vi (i = 1 to x) so that a current in a forward bias direction is supplied to the light-emitting element 104. In addition, the counter electrode is connected to a third power line.</p><p id="p0030" num="0030">The capacitance element 105 has two electrodes, one of which is connected to the first power line Vi (i = 1 to x) and the other is connected to the gate of the current control transistor 103. The capacitance element 105 is provided for the purpose of maintaining a potential difference between the electrodes of the capacitance element 105 when the switching transistor 101 is in a non-selection state (off-state). Note that this invention is not limited to the constitution including the capacitance element 105 shown in <figref idrefs="f0001">FIG. 1</figref>, and it is possible to use a constitution which does not include the capacitance element 105.</p><p id="p0031" num="0031">In <figref idrefs="f0001">FIG. 1</figref>, the P-type transistors are used as the driving transistor 102 and the current control transistor 103 and the drain of the driving transistor 102 is connected to the anode of the light-emitting element 104. In the case of using N-type transistors as the driving transistor 102 and the current control transistor 103, the source of the driving transistor 102 is connected to the cathode of the light-emitting element 104. In this case, the cathode of the light-emitting element 104 serves as the pixel electrode and the anode thereof serves as the counter electrode.</p><p id="p0032" num="0032">Next, a method of driving the pixel shown in <figref idrefs="f0001">FIG. 1</figref> will be described. Operation of the pixel shown in <figref idrefs="f0001">FIG. 1</figref> can be divided into a write period and a data retention period.</p><p id="p0033" num="0033">When the scan line Gj (j = 1 to y) is selected in the write period, the switching transistor 101 whose gate is connected to the scan line Gj (j = 1 to y) is turned on. Then, a video signal is input to the signal line Si (i = 1 to x) to be input to the gate of the current control transistor 103 via the switching transistor 101. Note that the driving transistor 102 is always in an on-state because its gate is connected to the first power line Vi (i = 1 to x).</p><p id="p0034" num="0034">In the case where the current control transistor 103 is turned on by the video signal, a current is supplied to the light-emitting element 104 via the first<!-- EPO <DP n="11"> --> power line Vi (i = 1 to x). Here, since the current control transistor 103 operates in the linear area, the current flowing to the light-emitting element 104 is decided depending on the driving transistor 102 operating in the saturation area and a voltage/current characteristic of the light-emitting element 104. The light-emitting element 104 emits light having luminosity corresponding to the supplied current.</p><p id="p0035" num="0035">In the case where the current control transistor 103 is turned off by the video signal, no current is supplied to the light-emitting element 104 so that the light-emitting element 104 does not emit light.</p><p id="p0036" num="0036">In the data retention period, a potential of the scan line Gaj (j = 1 to y) is so controlled as to turn off the switching transistor 101, so that a potential of the video signal written during the write period is maintained. Since the potential of the video signal is maintained by the capacitance element 105 in the case where the current control transistor 103 is turned on during the write period, the current supply to the light-emitting element 104 is maintained. In contrast, because the potential of the video signal is maintained by the capacitance element 105 when the current control transistor 103 is turned off during the write period, the current supply to the light-emitting element 104 is not performed.</p><p id="p0037" num="0037">An element substrate is equivalent to one mode achieved before a completion of a formation of the light-emitting element in the course of manufacturing the light-emitting device of this invention.</p><p id="p0038" num="0038">A transistor formed by using monocrystalline silicon, a transistor using an SOI, and a thin film transistor using polycrystalline silicon or amorphous silicon may be used as the transistors of this invention. A transistor using an organic semiconductor and a transistor using a carbon nanotube may also be used. Each of the transistors provided in the pixel of the light-emitting device of this invention may have a single gate structure, a double gate structure, or a multi-gate structure having more than 2 gate electrodes.</p><p id="p0039" num="0039">With the above-described constitution, the current control transistor 103 is operated in the linear area to achieve a small source/drain voltage Vds of the current control transistor 103, and a slight fluctuation in the gate/source voltage Vgs of the<!-- EPO <DP n="12"> --> current control transistor 103 does not influence on the current flowing to the light-emitting element 104. The current flowing to the light-emitting element 104 is decided by the driving transistor 102 operating in the saturation area. Therefore, it is unnecessary to increase the capacitance of the capacitance element 105 provided between the gate and the source of the current control transistor 103 nor to suppress the off-current of the switching transistor 101 to keep the current flowing to the light-emitting element 104 free from adverse effects. Also, the current flowing to the light-emitting element 104 is free from adverse effects of stray capacitance at the gate of the current control transistor 103. Since the factors for fluctuation is thus reduced, it is possible to greatly increase image quality.</p><p id="p0040" num="0040">In addition, since the active matrix type light-emitting device is capable of maintaining the current supply to the light-emitting element for a certain period of time after the input of the video signal, it has flexibility toward a large size panel and high definition and is becoming a mainstream product for near future. Specific pixel structures of the active matrix type light-emitting devices which have been proposed vary depending light-emitting device manufactures, and each of them has its specific technical contrivance. Shown in <figref idrefs="f0022">FIG. 22</figref> is a systematic illustration of types of driving methods of the active matrix type light-emitting device.</p><p id="p0041" num="0041">As shown in <figref idrefs="f0022">FIG. 22</figref>, the driving methods in the active matrix type light-emitting device are generally divided into those using a digital video signal and those using an analog video signal. The analog light-emitting devices are further divided into those using current modulation wherein a value of a current to be supplied to the light-emitting element is modulated in an analog manner and those using time modulation wherein gradation is expressed by changing a length of each of on and off of an inverter. The current modulation type light-emitting devices can be divided into those having a Tr characteristic correction circuit and those do not have the Tr characteristic correction circuit. The Tr characteristic correction circuit is a circuit for correcting a variation in characteristics of driving transistors, and some Tr characteristic correction circuits correct only a threshold value while<!-- EPO <DP n="13"> --> other Tr characteristic correction circuits correct a current value (threshold value, mobility, and so forth).</p><p id="p0042" num="0042">The light-emitting devices having the Tr characteristic correction circuit classified into the current modulation type can be divided into those correcting the threshold value by voltage programming and those correcting the current value by current programming. The voltage programming is used for correcting a fluctuation in threshold value of the driving transistor. The current programming is used for correcting a fluctuation in current value (including threshold value, mobility, and so forth) of the driving transistor. The video signal is input by a current. The light-emitting element is a current driving element, and it is more straightforward to use the current value as date because light emission luminosity hinges upon the current.</p><p id="p0043" num="0043">The light-emitting devices correcting the current value by the current programming can be divided into those of a current mirror type and those do not use any current mirror. The current mirror type has a pixel circuit using a current mirror circuit, and a transistor for setting a current is provided separately from a transistor for supplying a current. Identical characteristics of the two transistors constituting a mirror are a major premise. The light-emitting device without current mirror does not use the current mirror circuit, and one transistor performs the current setting and the current supply.</p><p id="p0044" num="0044">The light-emitting devices classified into the digital light-emitting device can be divided into those of an area gradation and those of a time gradation. The area gradation is used for performing a gradation display by selecting among weights 1 : 2 : 4 : 8 and so forth set in light emission areas of sub-pixels provided in a pixel. The time gradation is used for performing a gradation display by selecting among weights 1 : 2 : 4 : 8 and so forth set in light emission periods of sub-frames provided in one frame.</p><p id="p0045" num="0045">The time gradation is divided into a DPS (Display Period Separated) driving and an SES (Simultaneous Erasing Scan) driving. In the DPS driving, the sub-frame is constituted of an addressing period and a lighting period. The DPS<!-- EPO <DP n="14"> --> driving is disclosed in M. Mizukami et al., 6-Bit Digital VGA OLED, SID '00 Digest, p. 912. In the SES driving, it is possible to overlap the addressing period with the lighting period by using an erasing transistor, so that the lighting period of the light-emitting element is increased. The SES driving is disclosed in K. Inukai et al., 4.0-in. TFT-OLED Displays and a Novel Digital Driving Method, SID '00 Digest, p. 924.</p><p id="p0046" num="0046">The SES driving is divided into a constant current driving and a constant voltage driving. The constant current driving is used for driving a light-emitting element with a constant current, so that the constant current is supplied irrelevant from a change in resistance of the light-emitting element. The constant voltage driving is used for driving a light-emitting element with a constant voltage.</p><p id="p0047" num="0047">The light-emitting device of the constant current driving is divided into a light-emitting device with Tr characteristic correction circuit and a light-emitting device without Tr characteristic correction circuit. A light-emitting device (CCT1) driven by the method disclosed in <patcit id="pcit0003" dnum="WO03027997A"><text>PCT publication NO. WO 03/027997</text></patcit> and a light-emitting device (CCSP) driven by the method disclosed in Japanese Patent Application No. <patcit id="pcit0004" dnum="JP2002056555A"><text>2002-056555</text></patcit> are included in the light-emitting device with Tr characteristic correction circuit. The light-emitting device without Tr characteristic correction circuit is further divided into a long channel length driving Tr type and a fixed gate potential for light emission type. The long channel length driving Tr type is disclosed in Japanese Patent Application No. <patcit id="pcit0005" dnum="JP2002025065A"><text>2002-025065</text></patcit>. The long channel length driving Tr type is used for suppressing a characteristics variation in driving transistors during the constant current driving. By greatly elongating the gate length, it is unnecessary to use Vgs near the threshold value, thereby suppressing a fluctuation in value of the current flowing to the light-emitting element of each of pixels.</p><p id="p0048" num="0048">The fixed gate potential for light emission is used for fixing a potential of a gate of a driving transistor during the light emission period of the light emission element at a value with which the driving transistor is turned on to keep Vgs of the driving transistor at a constant value, thereby improving display defect. Data are<!-- EPO <DP n="15"> --> input to a gate of a current control transistor disposed serially with the driving transistor. There is a long channel length driving Tr type included among the light-emitting devices of the fixed gate potential for light emission type. The light-emitting device of this invention is classified under the long channel length driving Tr type using the fixed gate potential for light emission.</p><p id="p0049" num="0049">Shown in <figref idrefs="f0023">FIG. 23</figref> is an illustration of driving methods classified according to a video signal using a voltage and a video signal using a current. As shown in <figref idrefs="f0023">FIG 23</figref>, the driving methods are divided into those wherein a video signal to be input to the pixel is at a constant voltage (CV) in the light emission of the light-emitting element and those wherein a video signal to be input to the pixel is at a constant current (CC) in the light emission of the light-emitting element. Those wherein the video signal is the constant current (CV) are divided into a driving method wherein a voltage applied to the light-emitting element has a constant value (CVCV) and a driving method wherein a current applied to the light-emitting element has a constant value (CCCC).</p><heading id="h0010">(Embodiment 2)</heading><p id="p0050" num="0050">In this embodiment, a mode of pixels provided in the light-emitting device of this invention, which is different from that of <figref idrefs="f0001">FIG. 1</figref>, will be described.</p><p id="p0051" num="0051">A pixel shown in <figref idrefs="f0002">FIG. 2</figref> has a light-emitting element 204, a switching transistor 201, a driving transistor 202, a current control transistor 203, and a transistor 206 (erasing transistor) for forcibly turning off the current control transistor 203. The pixel may be provided with a capacitance element 205 in addition to the above elements.</p><p id="p0052" num="0052">The driving transistor 202 and the current control transistor 203 are identical in conductivity. In this invention, the driving transistor 202 is operated in a saturation area while the current control transistor 203 is operated in a linear area.</p><p id="p0053" num="0053">Further, an L of the driving transistor 202 may be longer than a W thereof, and an L of the current control transistor 203 may be equal to or shorter than a W thereof. More preferably, a ratio of the L of the driving transistor 202 to the W<!-- EPO <DP n="16"> --> thereof may be 5 or more.</p><p id="p0054" num="0054">Either one of an enhancement transistor or a depletion transistor may be used as the driving transistor 202.</p><p id="p0055" num="0055">Either one of an N-type transistor or a P-type transistor may be used as the switching transistor 201 and the erasing transistor 206.</p><p id="p0056" num="0056">A gate of the switching transistor 201 is connected to a first scan line Gaj (j = 1 to y). A source of the switching transistor 201 is connected to a signal line Si (i = 1 to x) when a drain of the switching transistor 201 is connected to a gate of the current control transistor 203. A gate of the erasing transistor 206 is connected to a second scan line Gej (j = 1 to y), and a source thereof is connected to a first power line Vi (i = 1 to x) when a drain thereof is connected to the gate of the current control transistor 203. A gate of the driving transistor 202 is connected to a second power line Wi (i = 1 to x). The driving transistor 202 and the current control transistor 203 are connected to the first power line Vi (i = 1 to x) and the light-emitting element 204 in such a manner that a current supplied from the first power line Vi (i = 1 to x) is supplied to the light-emitting element 204 as a drain current of the driving transistor 202 and the current control transistor 203. In this embodiment, a source of the current control transistor 203 is connected to the first power line Vi (i = 1 to x), and a drain of the driving transistor 202 is connected to a pixel electrode of the light-emitting element 204.</p><p id="p0057" num="0057">The source of the driving transistor 202 may be connected to the first power line Vi (i = 1 to x), and the drain of the current control transistor 203 may be connected to the pixel electrode of the light-emitting element 204.</p><p id="p0058" num="0058">The light-emitting element 204 is formed of an anode, a cathode, and an electro-luminescent layer provided between the anode and the cathode. In the case where the anode is connected to the driving transistor 202 as shown in <figref idrefs="f0002">FIG. 2</figref>, the anode serves as the pixel electrode while the cathode serves as a counter electrode. A potential difference is set between the counter electrode of the light-emitting element 204 and the first power line Vi (i = 1 to x) so that a current in a forward bias direction is supplied to the light-emitting element 204. In addition, the<!-- EPO <DP n="17"> --> counter electrode is connected to a third power line.</p><p id="p0059" num="0059">The capacitance element 205 has two electrodes, one of which is connected to the first power line Vi (i = 1 to x) and the other is connected to the gate of the current control transistor 203.</p><p id="p0060" num="0060">In <figref idrefs="f0002">FIG. 2</figref>, P-type transistors are used as the driving transistor 202 and the current control transistor 203, and the drain of the driving transistor 202 is connected to the anode of the light-emitting element 204. In the case of using N-type transistors as the driving transistor 202 and the current control transistor 203, the source of the driving transistor 202 is connected to the cathode of the light-emitting element 204. In this case, the cathode of the light-emitting element 204 serves as the pixel electrode, and the anode thereof serves as the counter electrode.</p><p id="p0061" num="0061">Operation of the pixel shown in <figref idrefs="f0002">FIG. 2</figref> can be divided into a write period, a data retention period, and an erasing period. Operations of the switching transistor 201, the driving transistor 202, and the current control transistor 203 in the write period and data retention period are the same as those of <figref idrefs="f0001">FIG. 1</figref>.</p><p id="p0062" num="0062">Shown in <figref idrefs="f0021">FIG. 21(A)</figref> is an operation when the current control transistor 203 is turned on by a video signal during the write period, and shown in <figref idrefs="f0021">FIG. 21(B)</figref> is an operation when the current control transistor 203 is in an off-state during the write period. Shown in <figref idrefs="f0021">FIG. 21(C)</figref> is an operation when the current control transistor 203 is in an on-state during the data retention period, and shown in <figref idrefs="f0021">FIG. 21(D)</figref> is an operation during the erasing period. In addition, in order to facilitate understanding of the operations, the switching transistor 210, the current control transistor 203, and the erasing transistor 206 used as switching elements are illustrated in <figref idrefs="f0021">FIGS. 21 (A) to 21 (D)</figref> as switches.</p><p id="p0063" num="0063">When the first scan line Gaj (j = 1 to y) is selected during the write period, the switching transistor 201 whose gate is connected to the first scan line Gaj (j = 1 to y) is turned on. Then, a video signal input to a signal line Si (i = 1 to x) is input to the gate of the current control transistor 203 via the switching transistor 201. Since the gate of the driving transistor 202 is connected to the first power line Vi (i = 1 to x), the driving transistor 202 is always in the on-state.<!-- EPO <DP n="18"> --></p><p id="p0064" num="0064">In the case where the current control transistor 203 is turned on by the video signal, a current is supplied to the light-emitting element 204 via the first power line Vi (i = 1 to x) as shown in <figref idrefs="f0021">FIG. 21(A)</figref>. Here, since the current control transistor 203 operates in the linear area, the current flowing to the light-emitting element 204 is decided depending on the driving transistor 202 operating in the saturation area and a voltage/current characteristic of the light-emitting element 204. The light-emitting element 204 emits light having luminosity corresponding to the supplied current.</p><p id="p0065" num="0065">In the case where the current control transistor 203 is turned off by the video signal as shown in <figref idrefs="f0021">FIG. 21(B)</figref>, no current is supplied to the light-emitting element 204 so that the light-emitting element 204 does not emit light.</p><p id="p0066" num="0066">In the data retention period, a potential of the first scan line Gj (j = 1 to y) is so controlled as to turn off the switching transistor 201, so that a potential of the video signal written during the write period is maintained. Since the potential of the video signal is maintained by the capacitance element 205 in the case where the current control transistor 203 is turned on during the write period, the current supply to the light-emitting element 204 is maintained as shown in <figref idrefs="f0021">FIG. 21(C)</figref>. In contrast, because the potential of the video signal is maintained by the capacitance element 205 when the current control transistor 203 is turned off during the write period, the current supply to the light-emitting element 204 is not performed.</p><p id="p0067" num="0067">During the erasing period, the second scan line Gej (j = 1 to y) is selected to turn on the erasing transistor 206 as shown in <figref idrefs="f0021">FIG. 21(D)</figref>, so that the potential of the power line Vi (i = 1 to x) is applied to the gate of the current control transistor 203 via the erasing transistor 206. Therefore, the current control transistor 203 is turned off to forcibly create a state in which no current is supplied to the light-emitting element 204.</p><heading id="h0011">(Examples)</heading><p id="p0068" num="0068">Hereinafter, examples of this invention will be described.</p><heading id="h0012">[Example 1]</heading><!-- EPO <DP n="19"> --><p id="p0069" num="0069">A constitution and a driving in the case where the pixel structure of this invention is used for an active matrix type display device will be described.</p><p id="p0070" num="0070">Shown in <figref idrefs="f0003">FIG. 3</figref> are a block diagram of an external circuit and a schematic view of a panel.</p><p id="p0071" num="0071">As shown in <figref idrefs="f0003">FIG. 3</figref>, the active matrix type display device has an external circuit 3004 and a panel 3010. The external circuit 3004 has an A/D converter 3001, a power unit 3002, and a signal generation unit 3003. The A/D converter 3001 converts an image signal which is input as an analog signal into a digital signal (video signal) to supply the digital signal to a signal line driving circuit 3006. The power unit 3002 generates powers each having a desired voltage from a power supplied from a battery or an electric outlet to supply the powers separately to the signal driving circuit 3006, a scan line driving circuit 3007, a light-emitting element 3001, the signal generation unit 3003, and so forth. The power, the image signal, and a synchronizing signal are input to the signal generation unit 3003, and the signal generation unit 3003 performs conversions of various signals to generate clock signals for driving the signal line driving circuit 3006 and the scan line driving circuit 3007 and like signals.</p><p id="p0072" num="0072">A signal and a power sent from the external circuit 3004 are input from an FPC connecting unit 3005 disposed inside the panel 3010 to an internal circuit and the like through an FPC.</p><p id="p0073" num="0073">The panel 3010 has a substrate 3008 on which the FPC connection unit 3005, the internal circuit, and the light-emitting element 3011 are mounted. The internal circuit has the signal line driving circuit 3006, the scan line driving circuit 3007, and a pixel unit 3009. Though the pixel which is described in Embodiment 1 is shown in <figref idrefs="f0003">FIG 3</figref> by way of example, it is possible to use any one of the pixels described in the embodiments of this invention as the pixel unit 3009.</p><p id="p0074" num="0074">The pixel unit 3009 is disposed on the center of the substrate, and the signal line driving circuit 3006 and the scan line driving circuit 3007 are disposed around the pixel unit 3009. The light-emitting element 3011 and a counter electrode of the light-emitting element is formed on a whole surface of the pixel unit 3009.<!-- EPO <DP n="20"> --></p><p id="p0075" num="0075">Shown in <figref idrefs="f0004">FIG. 4</figref> is a block diagram showing the signal line driving circuit 3006 in detail.</p><p id="p0076" num="0076">The signal line driving circuit 3006 has a shift resistor 4002 consisting of a plurality of D-flip flops 4001, data latch circuits 4003, latch circuits 4004, level shifters 4005, buffers 4006, and the like.</p><p id="p0077" num="0077">Signals used in this example as those input to the signal line driving circuit 3006 are a clock signal line (S-CK), a reverse clock signal line (S-CKB), a start pulse (S-SP), a video signal (DATA), and a latch pulse.</p><p id="p0078" num="0078">Sampling pulses are output from the shift register 4002 sequentially in accordance with timings of the clock signal, the clock reverse signal, and the start pulse. The sampling pulses are input to the data latch circuit 4003, so that the video signal is fetched and retained at the timing of the input. This operation is performed for each of columns sequentially from left to right.</p><p id="p0079" num="0079">After a completion of the video signal retention in the data latch circuit 4003 of the last column, the latch pulse is input during a horizontal retrace period, so that the video signals retained in the data latch circuits 4003 are transferred simultaneously to the latch circuits 4004. After that, the signals are level-shifted in the level shifters 4005 and reshaped in the buffers 4006 to be output simultaneously to the signal lines S1 to Sn. Here, an H level and an L level are input to the pixels in columns selected by the scan line driving circuit 3007 to control emission and non-emission of the light-emitting elements 3011.</p><p id="p0080" num="0080">Though the active matrix type display device described in this invention has the panel 3010 and the external circuit 3004 which are independent from each other, they may be integrally formed on an identical substrate. Also, though the display device using the OLEDs is described by way of example in this example, light-emitting elements other than the OLEDs may be used for the light-emitting device. Also, the level shifters 4005 and the buffers 4006 are not necessarily disposed inside the signal line driving circuit 3006.</p><heading id="h0013">[Example 2]</heading><!-- EPO <DP n="21"> --><p id="p0081" num="0081">In this example, one example of a top view of the pixels shown in <figref idrefs="f0002">FIG. 2</figref> will be described. Shown in <figref idrefs="f0005">FIG. 5</figref> is the pixel top view of this example.</p><p id="p0082" num="0082">Denoted by 5001 is a signal line, denoted by 5002 is a first power line, denoted by 5001 is a second power line, denoted by 5004 is a first scan line, and denoted by 5003 is a second scan line. In this example, the signal line 5001, the first power line 5002, and the second power line 5011 are formed from an identical electro-conductive film, and the first scan line 5004 and the second scan line 5003 are formed from an identical electro-conductive film. Denoted by 5005 is a switching transistor, and a part of the first scan line 5004 functions as a gate electrode of the switching transistor 5005. Denoted by 5006 is an erasing transistor, and a part of the second scan line 5003 functions as a gate electrode of the erasing transistor 5006. Denoted by 5007 is a driving transistor, and denoted by 5008 is a current control transistor. The driving transistor 5007 has a wound active layer used for maintaining an L/W thereof at a value larger than that of the current control transistor 5008. For instance, the size of the driving transistor 5007 may be set to L = 200 nm and W = 4 nm, while the size of the current control transistor 5008 may be set to L = 6 nm and W = 12 nm. Denoted by 5009 is a pixel electrode, and light is emitted in an area (light-emitting area) 5010 which overlaps with an electro-luminescent layer and a cathode (both not shown).</p><p id="p0083" num="0083">The top view of this invention is not more than one example, and it is needless to say that this invention is not limited thereto.</p><heading id="h0014">[Example 3]</heading><p id="p0084" num="0084">In this example, another example of the top view of the pixels shown in <figref idrefs="f0002">FIG. 2</figref> will be described. Shown in <figref idrefs="f0008">FIG. 8</figref> is the pixel top view of this example.</p><p id="p0085" num="0085">Denoted by 8001 is a signal line, denoted by 8002 is a first power line, denoted by 8011 is a second power line, denoted by 8004 is a first scan line, and denoted by 8003 is a second scan line. In this example, the signal line 8001, the first power line 8002, and the second power line 8011 are formed from an identical electro-conductive film, and the first scan line 8004 and the second scan line 8003<!-- EPO <DP n="22"> --> are formed from an identical electro-conductive film. Denoted by 8005 is a switching transistor, and a part of the first scan line 8004 functions as a gate electrode of the switching transistor 8005. Denoted by 8006 is an erasing transistor, and a part of the second scan line 8003 functions as a gate electrode of the erasing transistor 8006. Denoted by 8007 is a driving transistor, and denoted by 8008 is a current control transistor. The driving transistor 8007 has a wound active layer used for maintaining an L/W thereof at a value larger than that of the current control transistor 8008. For instance, the size of the driving transistor 8007 may be set to L = 200 nm and W = 4 nm, while the size of the current control transistor 8008 may be set to L = 6 nm and W = 12 nm. Denoted by 8009 is a pixel electrode, and light is emitted in an area (light-emitting area) 8010 which overlaps with an electro-luminescent layer and a cathode (both not shown). Denoted by 8012 is a capacitance unit formed from an insulating film disposed between the second power line 8011 and the current control transistor 8008.</p><p id="p0086" num="0086">The top view of this invention is not more than one example, and it is needless to say that this invention is not limited thereto.</p><heading id="h0015">[Example 4]</heading><p id="p0087" num="0087">A sectional structure of a pixel will be described in this example.</p><p id="p0088" num="0088">Shown in <figref idrefs="f0009">FIG. 9(A)</figref> is a sectional view of a pixel in the case where a driving transistor 9021 is of the P-type, and light emitted from a light-emitting element 9022 is ejected in a direction of an anode 9023. Referring to <figref idrefs="f0009">FIG. 9(A)</figref>, the anode 9023 of the light-emitting element 9022 is electrically connected to the driving transistor 9021, and an electro-luminescent layer 9024 and a cathode 9025 are formed in this order on the anode 9023. Any known material may be used for the cathode 9025 so far as it is an electro-conductive film having a small work function and reflecting light. Preferred examples of the material are Ca, Al, CaF, MgAg, AILi, and the like. The electro-luminescent layer 9024 may be formed of either one of one layer or a stack of a plurality of layers. In the case where the electro-luminescent layer 9024 is formed of the plurality of layers, a hole injection<!-- EPO <DP n="23"> --> layer, a hole transport layer, a light-emitting layer, an electron transport layer, and an electron injection layer may be formed in this order on the anode 9023. It is unnecessary to provide all of these layers. A transparent electro-conductive film capable of transmitting light is used for forming the anode 9023, and examples of the transparent electro-conductive film may be ITO, an electro-conductive film formed by mixing indium oxide with 2 to 20% of zinc oxide (ZnO).</p><p id="p0089" num="0089">A portion at which the anode 9023, the electro-luminescent layer 9024, and the cathode 9025 are overlapped with one another corresponds to the light-emitting element 9022. In the case of the pixel shown in <figref idrefs="f0009">FIG. 9(A)</figref>, the light emitted from the light-emitting element 9022 is ejected in a direction of the anode 9023 as indicated by an white arrow.</p><p id="p0090" num="0090">Shown in <figref idrefs="f0009">FIG. 9(B)</figref> is a sectional view of a pixel in the case where a driving transistor 9001 is of the N-type and light emitted from the light-emitting element 9002 is ejected in a direction of an anode 9005. Referring to <figref idrefs="f0009">FIG. 9(B)</figref>, a cathode 9003 of the light-emitting element 9002 is electrically connected to the driving transistor 9001, and an electro-luminescent layer 9004 and the anode 9005 are formed in this order on the cathode 9003. Any known material may be used for the cathode 9003 so far as it is an electro-conductive film having a small work function and reflecting light. Preferred examples of the material are Ca, Al, CaF, MgAg, AlLi, and the like. The electro-luminescent layer 9004 may be formed of either one of one layer or a stack of a plurality of layers. In the case where the electro-luminescent layer 9004 is formed of the plurality of layers, an electron injection layer, an electron transport layer, a light-emitting layer, a hole transport layer, and a hole injection layer may be formed in this order on the cathode 9003. It is unnecessary to provide all of these layers. A transparent electro-conductive film capable of transmitting light is used for forming the anode 9005, and examples of the transparent electro-conductive film may be ITO, an electro-conductive film formed by mixing indium oxide with 2 to 20% of zinc oxide (ZnO).</p><p id="p0091" num="0091">A portion at which the cathode 9003, the electro-luminescent layer 9004, and the anode 9005 are overlapped with one another corresponds to the light-emitting<!-- EPO <DP n="24"> --> element 9002. In the case of the pixel shown in <figref idrefs="f0009">FIG. 9(B)</figref>, the light emitted from the light-emitting element 9002 is ejected in a direction of the anode 9005 as indicated by an white arrow.</p><p id="p0092" num="0092">Though the driving transistor is electrically connected to the light-emitting element in this example, a current control transistor may be connected between the driving transistor and the light-emitting element.</p><heading id="h0016">[Example 5]</heading><p id="p0093" num="0093">One example of a driving timing using the pixel structure of this invention ) will be described using <figref idrefs="f0010">FIG 10</figref>.</p><p id="p0094" num="0094">Shown in <figref idrefs="f0010">FIG. 10(A)</figref> is one example of a case of displaying a 4-bit gradation using a digital time gradation method. A length ratio among data retention periods Ts1 to Ts4 is set to Ts1 : Ts2 : Ts3 : Ts4 = 2<sup>3</sup> : 2<sup>2</sup> : 2<sup>1</sup> : 2<sup>0</sup> = 8 : 4 : 2 : 1.</p><p id="p0095" num="0095">Operation will hereinafter be described. A first scan line is selected in each of the rows sequentially in descending order during a write period Tb1 to turn on switching transistors. Then, video signals are input from signal lines to pixels, so that emission and non-emission of the pixels are controlled by potentials of the video signals. In the row where the video signal writing has completed, transition to the data retention period Ts1 is performed immediately. The same operation is performed in the rows, and a period Ta1 terminates when the operation is performed in the last row. Here, transition to a write period Tb2 is performed in the rows sequentially in the order of termination of the data retention period Ts1.</p><p id="p0096" num="0096">Here, in a sub-frame period (corresponding to Ts4 in this example) having a data retention period shorter than the write period, an erasing period 2102 is provided so that the next period does not start immediately after the termination of the data retention period. The light-emitting elements are forcibly kept in the non-emission state during the erasing period.</p><p id="p0097" num="0097">Though the case of displaying the 4-bit gradation has been described in this example, the number of bits and the number of gradations are not limited thereto.<!-- EPO <DP n="25"> --> The order of the light emission is not necessarily the order of from Ts1 to Ts4, and a random order may be used, or may be divided into a plurality of sections.</p><p id="p0098" num="0098">Shown in <figref idrefs="f0010">FIG. 10(B)</figref> are examples of a write pulse and an erasing pulse. The erasing pulse is input to each of rows as illustrated as an erasing pulse 1 and may be retained by a capacitance unit during the erasing period or an H level may be input all through the erasing period as illustrated as an erasing pulse 2. The pulses shown in <figref idrefs="f0010">FIG. 10(B)</figref> are used in the case where both of the switching transistor and the erasing transistor are of the N-type, and, in the case where both of the switching transistor and the erasing transistor are of the P-type, the H level and the L level of the pulses shown in <figref idrefs="f0010">FIG. 10(B)</figref> are reversed.</p><heading id="h0017">[Example 6]</heading><p id="p0099" num="0099">The display device using the light-emitting device of the invention can be used in display portions of various electronic apparatuses. In particular, the display device of the invention is desirably applied to a mobile device that preferably consumes less power.</p><p id="p0100" num="0100">Electronic apparatuses using the display device of the invention include a portable information terminal (a cellular phone, a mobile computer, a portable game machine, an electronic book, and the like), a video camera, a digital camera, a goggle display, a display device, a navigation system, and the like. Specific examples of these electronic apparatuses are shown in <figref idrefs="f0006">FIGS. 6A to 6D.</figref></p><p id="p0101" num="0101"><figref idrefs="f0006">FIG. 6A</figref> illustrates a display device which includes a housing 6001, an audio output portion 6002, a display portion 6003, and the like. The light-emitting device of the invention can be applied to the display portion 6003. Note that the display device includes all the information display devices for personal computers, television broadcast reception, advertisement, and the like.</p><p id="p0102" num="0102"><figref idrefs="f0006">FIG. 6B</figref> illustrates a mobile computer which includes a main body 6101, a stylus 6102, a display portion 6103, operation keys 6104, an external interface 6105, and the like. The light-emitting device of the invention can be applied to the display portion 6103.<!-- EPO <DP n="26"> --></p><p id="p0103" num="0103"><figref idrefs="f0006">FIG. 6C</figref> illustrates a game machine which includes a main body 6201, a display portion 6202, operation keys 6203, and the like. The light-emitting device of the invention can be applied to the display portion 6202.</p><p id="p0104" num="0104"><figref idrefs="f0006">FIG. 6D</figref> illustrates a cellular phone which includes a main body 6301, an audio output portion 6302, a display portion 6304, operation switches 6305, an antenna 6306, and the like. The light-emitting device of the invention can be applied to the display portion 6304.</p><p id="p0105" num="0105">As described above, an application range of the light-emitting device of the invention is so wide that the invention can be applied to electronic apparatuses in various fields.</p><heading id="h0018">[Example 7]</heading><p id="p0106" num="0106">Using <figref idrefs="f0011">FIG. 11</figref>, a sectional structure of a pixel of the light-emitting device of this invention will be described. Shown in <figref idrefs="f0011">FIG. 11</figref> is a driving transistor 7001 which is formed on a substrate 7000. The driving transistor 7001 is covered with a first interlayer insulating film 7002, and a color filter 7003 formed from a resin or the like and a wiring 7004 electrically connected to a drain of the driving transistor 7001 via a contact hole are formed on the first interlayer insulating film 7002. A current control transistor may be provided between the driving transistor 7001 and the wiring 7004.</p><p id="p0107" num="0107">A second interlayer insulating film 7005 is formed on the first interlayer insulating film 7002 in such a manner as to cover the color filter 7003 and the wiring 7004. A silicon oxide film, a silicon nitride film, or a silicon oxide nitride film formed by plasma CVD or sputtering or a stack of these films formed by plasma CVD or sputtering may be used as the first interlayer insulating film 7002 or the second interlayer insulating film 7005. Also, a film obtained by stacking a silicon oxide nitride film wherein a molar ratio of oxygen is higher than that of nitrogen on a silicon oxide nitride film wherein a molar ratio of nitrogen is higher than that of oxygen may be used as the first interlayer insulating film 7002 or the second interlayer insulating film 7005. Alternatively, an organic resin film may be<!-- EPO <DP n="27"> --> used as the first interlayer insulating film 7002 or the second interlayer insulating film 7005.</p><p id="p0108" num="0108">A wiring 7006 electrically connected to the wiring 7004 via a contact hole is formed on the second interlayer insulating film 7005. A part of the wiring 7006 functions as an anode of a light-emitting element. The wiring 7006 is formed in such a manner as to overlap with the color filter 7003 with the second interlayer insulating film 7005 being sandwiched therebetween.</p><p id="p0109" num="0109">An organic resin film 7008 to be used as a partition is formed on the second interlayer insulating film 7005. The organic resin film has an opening, and the wiring 7006 functioning as the anode, an electro-luminescent layer 7009, and a cathode 7010 are formed in such a manner as to overlap with one another on the opening to form the light-emitting element 7011. The electro-luminescent layer 7009 is formed of a single light-emitting layer or has a structure that a plurality of layers including the light-emitting layer are stacked. A protection film may be formed on the organic resin film 7008 and the cathode 7010. In this case, a film less subject to permeation of substances promoting deterioration of the light-emitting element, such as moisture, oxygen, etc., as compared with other insulating films is used as the protection film. Typically, it is desirable to use a DLC film, a carbon nitride film, a silicon nitride film formed by RF sputtering, or the like as the protection film. It is possible to use a film obtained by stacking the film less subject to the permeation of substances such as moisture and oxygen and a film subject to the permeation of substances such as moisture and oxygen as compared with the formerly mentioned film as the protection film.</p><p id="p0110" num="0110">The organic resin film 7008 is heated under a vacuum atmosphere so as to eliminate absorbed moisture, oxygen, and so forth before forming the electro-luminescent layer 7009. More specifically, a heat treatment at 100°C to 200°C is performed under a vacuum atmosphere for about 0.5 to 1 hour. It is desirable to perform the heat treatment under 3 × 10<sup>-7</sup> Torr or less, most desirably under 3 × 10<sup>-8</sup> Torr, if possible. In the case of forming the electro-luminescent layer after subjecting the organic resin film to the heat treatment under the vacuum atmosphere,<!-- EPO <DP n="28"> --> it is possible to improve reliability by maintaining the vacuum atmosphere until shortly before the film formation.</p><p id="p0111" num="0111">It is desirable to round an edge of the opening of the organic resin film 7008 so that the electro-luminescent layer 7009 formed on the organic resin film 7008 in the partially overlapping manner is not pierced at the edge. More specifically, it is desirable that a radius of curvature of a curve of a section of the opening of the organic resin film is from 0.2 to 2 µm.</p><p id="p0112" num="0112">With the above-described constitution, it is possible to achieve a satisfactory coverage of the electro-luminescent layer and the cathode to be formed afterward and to prevent the wiring 7006 and the cathode 7010 from being shortcircuited in the hole formed in the electro-luminescent layer 7009. Also, by mitigating stress of the electro-luminescent layer 7009, it is possible to reduce a defect called shrinkage, which is a reduction in light emission area, thereby enhancing the reliability.</p><p id="p0113" num="0113">In addition, in the example shown in <figref idrefs="f0011">FIG 11</figref>, a positive photosensitive acryl resin is used as the organic resin film 7008. Photosensitive organic resins are broadly divided into a positive type in which a portion exposed to energy rays such as light, electrons, ions is removed and a negative type in which the exposed portion remains. The negative type organic resin film may be used in this invention. Also, the organic resin film 7008 may be formed by using photosensitive polyimide. In the case of forming the organic resin film 7008 using a negative type acryl, the edge of the opening has a section in the form of the letter "S". Here, it is desirable to set a radius of curvature of each of an upper end and a lower end of the opening to 0.2 to 2 µm.</p><p id="p0114" num="0114">A transparent electro-conductive film may be used for the wiring 7006. Usable examples of the transparent electro-conductive film is an ITO and a transparent electro-conductive film obtained by mixing 2 to 20% of indium oxide with zinc oxide (ZnO). In <figref idrefs="f0011">FIG. 11</figref>, the ITO is used as the wiring 7006. The wiring 7006 may be polished by wiping using a CMP method and a polyvinyl alcohol-based porous material so as to smooth out its surface. Also, the surface of<!-- EPO <DP n="29"> --> the wiring 7006 may be irradiated with ultraviolet rays or treated with oxygen plasma after undergoing the polishing using the CMP method.</p><p id="p0115" num="0115">Any known material may be used for the cathode 7010 so far as it is an electro-conductive film having a thickness capable of transmitting light and a small work function. Preferred examples of the material are Ca, Al, CaF, MgAg, AlLi, and the like. In order to obtain light from the cathode side, a method of using ITO which is reduced in work function by an addition of Li may be employed in addition to a method of thinning the film thickness. A structure of the light-emitting element used in this invention is not particularly limited so far as it enables light emission from both of the anode side and the cathode side.</p><p id="p0116" num="0116">In practice, it is preferable to perform packaging (enclosure) with a protection film (laminate film, ultraviolet curing resin film, etc.) or a transparent glazing material 7012 which is high in air tightness and less subject to degasification. In the packaging, the reliability of the light-emitting element is improved by maintaining an inside of the glazing material under an inert atmosphere or disposing an moisture absorbent (e.g., barium oxide) inside the glazing material. In this invention, the glazing material 7012 may be provided with a color filter 7013.</p><p id="p0117" num="0117">Note that this invention is not limited to the above-described manufacturing process and that it is possible to use any known method for the manufacture.</p><heading id="h0019">[Example 8]</heading><p id="p0118" num="0118">In this example, a pixel structure in the case where positions of the driving transistor 202 and the current control transistor 203 are exchanged in the pixel shown in <figref idrefs="f0002">FIG. 2</figref> will be described.</p><p id="p0119" num="0119">Shown in <figref idrefs="f0012">FIG. 12</figref> is a circuit structure of the pixel of this example. The elements and wirings shown in <figref idrefs="f0002">FIG. 2</figref> are denoted by the same reference numerals in <figref idrefs="f0012">FIG. 12</figref>. The pixel shown in <figref idrefs="f0012">FIG. 12</figref> and the pixel shown in <figref idrefs="f0002">FIG. 2</figref> has a common point that the current supplied from the first power line Vi (i = 1 to x) is supplied to the light-emitting element 204 as the drain current of the driving<!-- EPO <DP n="30"> --> transistor 202 and the current control transistor 203. But the pixel shown in <figref idrefs="f0012">FIG. 12</figref> is different from the pixel shown in <figref idrefs="f0002">FIG. 2</figref> in that the source of the driving transistor 202 is connected to the first power line Vi (i = 1 to x), while the drain of the current control transistor is connected to the pixel electrode of the light-emitting element 204.</p><p id="p0120" num="0120">A gate/source voltage Vgs of the driving transistor 202 is fixed by connecting the source of the driving transistor 202 to the first power line Vi as described in this example. That is, the gate/source voltage Vgs of the driving transistor 202 operating in the saturation area does not change and remains to be fixed even if the light-emitting element 204 is degraded. Therefore, in this example, it is possible to prevent a fluctuation in drain current of the driving transistor 202 operating in the saturation area even if the light-emitting element 204 is degraded.</p><heading id="h0020">[Example 9]</heading><p id="p0121" num="0121">In this example, one example of a top view of the pixel shown in <figref idrefs="f0012">FIG. 12</figref> will be described. Note that a resistance is provided between the pixel electrode of the light-emitting element 204 and the drain of the current control transistor 203 in the pixel shown in <figref idrefs="f0012">FIG. 12</figref> will be described in this example. Shown in <figref idrefs="f0013">FIG. 13</figref> is the top view of the pixel of this example.</p><p id="p0122" num="0122">Denoted by 5101 is a signal line, denoted by 5102 is a first power line, denoted by 5111 is a second power line, denoted by 5104 is a first scan line, and denoted by 5103 is a second scan line. In this example, the signal line 5101, the first power line 5102, and the second power line 5111 are formed from an identical electro-conductive film, and the first scan line 5104 and the second scan line 5103 are formed from an identical electro-conductive film. Denoted by 5105 is a switching transistor, and a part of the first scan line 5104 functions as a gate electrode of the switching transistor 5105. Denoted by 5106 is an erasing transistor, and a part of the second scan line 5103 functions as a gate electrode of the erasing transistor 5106. Denoted by 5107 is a driving transistor, and denoted<!-- EPO <DP n="31"> --> by 5108 is a current control transistor. Denoted by 5112 is a capacitance element, and denoted by 5113 is a resistance formed from a semiconductor film. The driving transistor 5107 has a wound active layer used for maintaining an L/W thereof at a value larger than that of the current control transistor 5108. For instance, the size of the driving transistor 5107 may be set to L = 200 nm and W = 4 nm, while the size of the current control transistor 5108 may be set to L = 6 nm and W = 12 nm. Denoted by 5109 is a pixel electrode, and light is emitted in an area (light-emitting area) where the pixel electrode 5109 overlaps with an electro-luminescent layer (not shown) and a cathode (not shown).</p><p id="p0123" num="0123">In the case of forming the pixel electrode 5109 by forming an electro-conductive film and then patterning the electro-conductive film, it is possible to prevent the driving transistor 5107 from being destroyed due to a sharp change in potential of the drain of the driving transistor 5107 caused by an electric charge charged on the electro-conductive film by using the resistance 5113. Also, it is possible to use the resistance 5113 as an electrostatic countermeasure until a deposition of an EL.</p><p id="p0124" num="0124">In addition, it is needless to say that the top view of this invention is described only by way of example and that the invention is not limited thereto.</p><heading id="h0021">[Example 10]</heading><p id="p0125" num="0125">In this example, a pixel structure when pixels using the first scan line Gaj (j = 1 to y) or the second scan line Gej (j = 1 to y) further use the second power line Wj (i = 1 to x) will be described using the pixel shown in <figref idrefs="f0002">FIG. 2</figref>.</p><p id="p0126" num="0126">A circuit diagram of the pixels of this example is shown in <figref idrefs="f0014">FIG. 14(A)</figref>. The elements and the wirings shown in <figref idrefs="f0002">FIG 2</figref> are denoted by same reference numerals in <figref idrefs="f0014">FIG. 14(A)</figref>. Note that the pixels using the first scan line Gaj (j = 1 to y) and the second scan line Gej (j = 1 to y) in common further use the second power line Wj (i = 1 to x) in common. The second power line Wj (i = 1 to x) intersects with the signal line Si (i = 1 to x) and the first power line Vi (i = 1 to x), and the pixels using the second scan line Gej (j = 1 to y) in common has signal lines Si (i =<!-- EPO <DP n="32"> --> 1 to x) which are different from one another.</p><p id="p0127" num="0127">Shown in <figref idrefs="f0014">FIG. 14(B)</figref> is a pixel structure in the case of employing a method of adjusting a white balance by applying different voltages to the gates of the driving transistors 202 depending on a red pixel, a green pixel, and a blue pixel. Referring to <figref idrefs="f0014">FIG 14(B)</figref>, in a pixel 210 corresponding to red, a second power line Wrj for red (R) is connected to the gate of the driving transistor 202. In a pixel 211 corresponding to green, a second power line Wgj for green (G) is connected to the gate of the driving transistor 202. In a pixel 212 corresponding to blue, a power line Wbj for blue (B) is connected to the gate of the driving transistor 202.</p><heading id="h0022">[Example 11]</heading><p id="p0128" num="0128">In this example, a pixel structure in the case of providing a resistance between a drain of the driving transistor 202 and a light-emitting element will be described using the pixels shown in <figref idrefs="f0014">FIG. 14(A) and 14(B)</figref>.</p><p id="p0129" num="0129">Shown in <figref idrefs="f0015">FIG. 15(A)</figref> is the pixel structure in which the pixel shown in <figref idrefs="f0014">FIG. 14(A)</figref> is provided with a resistance. The elements and the wirings shown in <figref idrefs="f0014">FIG. 14(A)</figref> are denoted by the same reference numerals in <figref idrefs="f0015">FIG. 15(A). FIG. 15(A)</figref> is different from <figref idrefs="f0014">FIG. 14(A)</figref> in that a resistance 209 is provided between the pixel electrode of the light-emitting element 104 and the drain of the driving transistor 202.</p><p id="p0130" num="0130">Shown in <figref idrefs="f0015">FIG. 15(B)</figref> is a pixel structure in the case of employing a method of adjusting a white balance by applying different voltages to the gates of the driving transistors 202 depending on a red pixel, a green pixel, and a blue pixel. Referring to <figref idrefs="f0015">FIG. 15(B)</figref>, in a pixel 210 corresponding to red, a second power line Wrj for red (R) is connected to the gate of the driving transistor 202. In a pixel 211 corresponding to green, a second power line Wgj for green (G) is connected to the gate of the driving transistor 202. In a pixel 212 corresponding to blue, a power line Wbj for blue (B) is connected to the gate of the driving transistor 202.</p><p id="p0131" num="0131">In the case of forming the pixel electrode by forming an electro-conductive film and then patterning the electro-conductive film, it is possible to prevent the<!-- EPO <DP n="33"> --> driving transistor 202 from being destroyed due to a sharp change in potential of the drain of the driving transistor 202 caused by an electric charge charged on the electro-conductive film by using the resistance 209. Also, it is possible to use the resistance 5209 as an electrostatic countermeasure until a deposition of an EL.</p><p id="p0132" num="0132">Next, one example of a top view of the pixel shown in <figref idrefs="f0015">FIG. 15(A)</figref> will be described. The top view of this example is shown in <figref idrefs="f0016">FIG. 16</figref>.</p><p id="p0133" num="0133">Denoted by 5201 is a signal line, denoted by 5202 is a first power line, denoted by 5211 is a second power line, denoted by 5204 is a first scan line, and denoted by 5203 is a second scan line. In this example, the signal line 5201, and the first power line 5202 are formed from an identical electro-conductive film, and the first scan line 5204, the second scan line 5203, and the second power line 5211 are formed from an identical electro-conductive film. Denoted by 5205 is a switching transistor, and a part of the first scan line 5204 functions as a gate electrode of the switching transistor 5205. Denoted by 5206 is an erasing transistor, and a part of the second scan line 5203 functions as a gate electrode of the erasing transistor 5206. Denoted by 5207 is a driving transistor, and denoted by 5208 is a current control transistor. Denoted by 5212 is a capacitance element, and denoted by 5213 is a resistance formed from a semiconductor film. The driving transistor 5207 has a wound active layer used for maintaining an L/W thereof at a value larger than that of the current control transistor 5208. For instance, the size of the driving transistor 5207 may be set to L = 200 nm and W = 4 nm, while the size of the current control transistor 5208 may be set to L = 6 nm and W = 12 nm. Denoted by 5209 is a pixel electrode, and light is emitted in an area (light-emitting area) where the pixel electrode 5209 overlaps with an electro-luminescent layer (not shown) and a cathode (not shown).</p><p id="p0134" num="0134">Next, one example of a top view of the pixel shown in <figref idrefs="f0015">FIG. 15(B)</figref> will be described. Shown in <figref idrefs="f0017">FIG. 17</figref> is the pixel top view of this example.</p><p id="p0135" num="0135">Denoted by 5301 is a signal line, denoted by 5302 is a first power line, denoted by 5311r is a second power line corresponding to a red pixel, denoted by 5311 g is a second power line corresponding to a green pixel, denoted by 5311b is a<!-- EPO <DP n="34"> --> second power line corresponding to a blue pixel, denoted by 5304 is a first scan line, and denoted by 5303 is a second scan line. In this example, the signal line 5301 and the first power line 5302 are formed from an identical electro-conductive film, and the first scan line 5304, the second scan line 5303, and the second power lines 5311r, 5311g, 5311b are formed from an identical electro-conductive film. Denoted by 5305 is a switching transistor, and a part of the first scan line 5304 functions as a gate electrode of the switching transistor 5305. Denoted by 5306 is an erasing transistor, and a part of the second scan line 5303 functions as a gate electrode of the erasing transistor 5306. Denoted by 5307 is a driving transistor, and denoted by 5308 is a current control transistor. Denoted by 5312 is a capacitance element, and denoted by 5313 is a resistance formed from a semiconductor film. The driving transistor 5307 has a wound active layer used for maintaining an L/W thereof at a value larger than that of the current control transistor 5308. For instance, the size of the driving transistor 5307 may be set to L = 200 nm and W = 4 nm, while the size of the current control transistor 5308 may be set to L = 6 nm and W = 12 nm. Denoted by 5309 is a pixel electrode, and light is emitted in an area (light-emitting area) where the pixel electrode 5309 overlaps with an electro-luminescent layer (not shown) and a cathode (not shown).</p><p id="p0136" num="0136">It is needless to say that the top view of this invention is described only by way of example and that the invention is not limited thereto.</p><p id="p0137" num="0137">Since the number of transistors included in one pixel is 4 in the light-emitting device of this invention, it is possible to set a width across corner to 4 to 4.3 inches, a width of an interlayer used as a partition for separating adjacent light-emitting elements to 20 µm, a VGA to (640 × 480) 200 dpi, and the size of the pixel to 45 × 135 µm.</p><heading id="h0023">[Example 12]</heading><p id="p0138" num="0138">Shown in <figref idrefs="f0018">FIG. 18(A)</figref> is a sectional view of a pixel in the case where a driving transistor 9011 is of the N-type and light emitted from a light-emitting element 9012 is ejected in a direction of a cathode 9013. In <figref idrefs="f0018">FIG. 18(A)</figref>, the<!-- EPO <DP n="35"> --> cathode 9013 of the light-emitting element 9012 is formed on a transparent electro-conductive film 9017 electrically connected to a drain of the driving transistor 9011, and an electro-luminescent layer 9014 and an anode 9015 are formed on the cathode 9013 in this order. A shielding film 9016 for reflecting or shielding light is formed in such a manner as to cover the anode 9015. Any known material may be used for the cathode 9013 so far as it is an electro-conductive film having a small work function and reflecting light. Preferred examples of the material are Ca, Al, CaF, MgAg, AILi, and the like. Note that a thickness of the cathode 9013 is regulated to a value which allows light to pass therethrough. For instance, an Al film having a thickness of 20 nm may be used as the cathode 9013. The electro-luminescent layer 9014 may be formed of either one of one layer or a stack of a plurality of layers. The anode 9015 is not required to transmit light, and a transparent electro-conductive film such as ITO, ITSO, IZO obtained by mixing indium oxide with 2 to 20 % of zinc oxide (ZnO), Ti, or TiN may be used for the anode 9015. A metal reflecting light, for example, may be used as the shielding film 9016 without limitation thereto. A resin to which a black pigment is added may be used as the shielding film 9016, for example.</p><p id="p0139" num="0139">A portion at which the cathode 9013, the electro-luminescent layer 9014, and the anode 9015 are overlapped with one another corresponds to the light-emitting element 9012. In the case of the pixel shown in <figref idrefs="f0018">FIG. 18(A)</figref>, the light emitted from the light-emitting element 9012 is ejected in a direction of the cathode 9013 as indicated by an white arrow.</p><p id="p0140" num="0140">Shown in <figref idrefs="f0018">FIG. 18(B)</figref> is a sectional view of a pixel in the case where a driving transistor 9031 is of the P-type and light emitted from the light-emitting element 9032 is ejected in a direction of a cathode 9035. Referring to <figref idrefs="f0018">FIG. 18(B)</figref>, an anode 9033 of the light-emitting element 9032 is formed on a wiring 9036 electrically connected to a drain of the driving transistor 9031, and an electro-luminescent layer 9034 and the cathode 9035 are formed on the anode 9033 in this order. With such constitution, when light has passed through the anode 9033, the light is reflected by the wiring 9036. Any known material may be used for the<!-- EPO <DP n="36"> --> cathode 9035 so far as it is an electro-conductive film having a small work function and reflecting light as is the case with <figref idrefs="f0018">FIG. 18(A)</figref>. Note that a thickness of the cathode 9035 is regulated to a value which allows light to pass therethrough. For instance, an Al film having a thickness of 20 nm may be used as the cathode 9035. The electro-luminescent layer 9034 may be formed of either one of one layer or a stack of a plurality of layers, as is the case with <figref idrefs="f0018">FIG. 18(A)</figref>. The anode 9033 is not required to transmit light, and a transparent electro-conductive film or Ti, or TiN may be used for the anode 9033 as is the case with <figref idrefs="f0018">FIG. 18(A)</figref>.</p><p id="p0141" num="0141">A portion at which the anode 9033, the electro-luminescent layer 9034, and the cathode 9035 are overlapped with one another corresponds to the light-emitting element 9032. In the case of the pixel shown in <figref idrefs="f0018">FIG. 18(B)</figref>, the light emitted from the light-emitting element 9032 is ejected in a direction of the cathode 9035 as indicated by an white arrow.</p><p id="p0142" num="0142">In addition, though the structure that the driving transistor is electrically connected to the light-emitting element is described in this example, a current control transistor may be connected between the driving transistor an the light-emitting element.</p><heading id="h0024">[Example 13]</heading><p id="p0143" num="0143">In this example, a sectional structure of a pixel in the case where each of a driving transistor and a current control transistor is of a bottom gate type will be described.</p><p id="p0144" num="0144">The transistor to be used in this invention may be formed from amorphous silicon. Since the transistor formed from the amorphous silicon contributes to an elimination of a process of crystallization, it is possible to simplify a manufacturing method and to reduce a cost. Note that a P-type amorphous silicon transistor is suitably used for the pixel of this invention since it has a higher mobility as compared with an N-type amorphous silicon transistor. In this example, a sectional structure of a pixel in the case of using the N-type driving transistor will be described.<!-- EPO <DP n="37"> --></p><p id="p0145" num="0145">Shown in <figref idrefs="f0019">FIG. 19(A)</figref> is a sectional view of a pixel of this example. Denoted by 6501 is a driving transistor and denoted by 6502 is a current control transistor. The driving transistor 6501 has a gate electrode 6503 formed on a substrate 6500 having an isolating surface, a gate insulating film 6504 formed on the substrate 6500 in such a manner as to cover the gate electrode 6503, and a semiconductor film 6505 formed at a position overlapping with the gate electrode 6503 with the gate insulating film being sandwiched therebetween. The semiconductor film 6505 has an impurity area 6506a and 6506b functioning as a source and a drain and having impurity for imparting an electro-conductivity. The impurity area 6506a is connected to a wiring 6508.</p><p id="p0146" num="0146">The current control transistor 6502 has, like the driving transistor 6501, a gate electrode 6510 formed on the substrate 6500 having the isolating surface, the gate insulating film 6504 formed on the substrate 6500 in such a manner as to cover the gate electrode 6510, and a semiconductor film 6511 formed at a position overlapping with the gate electrode 6510 with the gate insulating film 6504 being sandwiched therebetween. The semiconductor film 6511 has an impurity area 6512a and 6512b functioning as a source and a drain and having impurity for imparting electro-conductivity. The impurity area 6512a is connected, via a wiring 6513, to the impurity area 6506b included in the driving transistor 6501.</p><p id="p0147" num="0147">The driving transistor 6501 and the current control transistor 6502 are covered with a protection film 6507 formed from an insulating film. The wiring 6508 is connected to an anode 6509 via a contact hall formed on the protection film 6507. The driving transistor 6501, the current control transistor 6502, and the protection film 6507 are covered with an interlayer insulating film 6520. The interlayer insulating film 6520 has an opening, and the anode 6509 is exposed in the opening. An electro-luminescent layer 6521 and a cathode 6522 are formed on the anode 6509.</p><p id="p0148" num="0148">In addition, the example in which the driving transistor and the current control transistor are of the N-type is described with reference to <figref idrefs="f0019">FIG. 19(A)</figref>, they may be of the P-type. In this case, P-type impurity is used for controlling a<!-- EPO <DP n="38"> --> threshold value of the driving transistor.</p><heading id="h0025">[Example 14]</heading><p id="p0149" num="0149">In this example, one example of a top view of the pixel shown in <figref idrefs="f0002">FIG. 2</figref> will be described. The pixel top view of this example is shown in <figref idrefs="f0020">FIG. 20</figref>.</p><p id="p0150" num="0150">Denoted by 5401 is a signal line, denoted by 5402 is a first power line, denoted by 5411a and 5411b are second power lines, denoted by 5404 is a first scan line, and denoted by 5403 is a second scan line. In this example, the signal line 5401, the first power line 5402, and the second power line 5411a are formed from ) an identical electro-conductive film, and the first scan line 5404, the second scan line 5403, and the second power line 5411b are formed from an identical electro-conductive film. Denoted by 5405 is a switching transistor, and a part of the first scan line 5404 functions as a gate electrode of the switching transistor 5405. Denoted by 5406 is an erasing transistor, and a part of the second scan line 5403 functions as a gate electrode of the erasing transistor 5406. Denoted by 5407 is a driving transistor, and denoted by 5408 is a current control transistor. Denoted by 5412 is a capacitance element, and denoted by 5413 is a resistance formed from a semiconductor film. The driving transistor 5407 has a wound active layer used for maintaining an L/W thereof at a value larger than that of the current control transistor 5408. For instance, the size of the driving transistor 5407 may be set to L = 200 nm and W = 4 nm, while the size of the current control transistor 5408 may be set to L = 6 nm and W = 12 nm. Denoted by 5409 is a pixel electrode, and light is emitted in an area (light-emitting area) 5410 where the pixel electrode 5409 overlaps with an electro-luminescent layer (not shown) and a cathode (not shown).</p><p id="p0151" num="0151">It is needless to say that the top view of this invention is described only by way of example and that the invention is not limited thereto.</p></description><claims mxw-id="PCLM56987396" lang="DE" load-source="patent-office"><!-- EPO <DP n="41"> --><claim id="c-de-01-0001" num="0001"><claim-text>Licht emittierende Vorrichtung, die eine Vielzahl von Pixeln umfasst:
<claim-text>wobei ein Pixel umfasst:
<claim-text>ein Licht emittierendes Element (104; 204),</claim-text>
<claim-text>einen ersten Transistor (102; 202), der derart angeordnet ist, dass er in einem Sättigungsbereich betrieben wird und einen Wert eines Stroms, der in das Licht emittierende Element fließt, steuert, und</claim-text>
<claim-text>einen zweiten Transistor (103; 203), der derart angeordnet ist, dass er in einem linearen Bereich betrieben wird,</claim-text>
<claim-text>wobei der zweite Transistor (103; 203) zum Steuern einer Zuführung des Stroms zu dem Licht emittierenden Element (104; 204) in Abhängigkeit von einem Bildsignal ausgebildet ist, um ein Signal für Emission oder Nichtemission des Pixels zu übertragen,</claim-text>
<claim-text>wobei das Bildsignal in ein Gate des zweiten Transistors (103; 203) über einen Schalttransistor (101; 201) eingegeben wird,</claim-text>
<claim-text>wobei das Licht emittierende Element (104; 204), der erste Transistor (102; 202) und der zweite Transistor (103; 203) in Serie zwischen einer ersten Leistungseinheit und einer dritten Leistungseinheit verbunden sind,</claim-text>
<claim-text>wobei eine Gate-Elektrode des ersten Transistors (102; 202) mit einer zweiten Leistungseinheit verbunden ist, und</claim-text>
<claim-text>wobei der erste Transistor (102; 202) eine Kanallänge, die länger als eine Kanalbreite ist, hat, und der zweite Transistor (103; 203) eine Kanallänge, die kürzer als oder gleich einer Kanalbreite ist, hat.</claim-text></claim-text></claim-text></claim><claim id="c-de-01-0002" num="0002"><claim-text>Licht emittierende Vorrichtung nach Anspruch 1, wobei das Pixel weiterhin umfasst:
<claim-text>einen vierten Transistor (206) zum Versetzen des Licht emittierenden Elements (104; 204) unabhängig von dem Bildsignal in einen Nichtemissionszustand, wobei ein Drain des vierten Transistors (206) mit dem Gate des zweiten Transistors (103; 203) verbunden ist, eine Source des vierten Transistors (206) mit einer der ersten und dritten<!-- EPO <DP n="42"> --> Leistungseinheiten verbunden ist, und die andere der ersten und dritten Leistungseinheiten mit dem Licht emittierenden Element (104; 204) verbunden ist.</claim-text></claim-text></claim><claim id="c-de-01-0003" num="0003"><claim-text>Licht emittierende Vorrichtung nach Anspruch 1 oder 2, wobei der erste Transistor (102; 202) und der zweite Transistor (103; 203) eine identische Leitfähigkeit aufweisen.</claim-text></claim><claim id="c-de-01-0004" num="0004"><claim-text>Licht emittierende Vorrichtung nach Anspruch 1 oder 2, wobei der erste Transistor (102; 202) einer vom Verarmungstyp ist.</claim-text></claim><claim id="c-de-01-0005" num="0005"><claim-text>Licht emittierende Vorrichtung nach Anspruch 1 oder 2, wobei ein Verhältnis der Kanallänge zur Kanalbreite des ersten Transistors (102; 202) 5 oder mehr ist.</claim-text></claim><claim id="c-de-01-0006" num="0006"><claim-text>Licht emittierende Vorrichtung nach Anspruch 1, wobei jeder des ersten Transistors (102; 202) und des zweiten Transistors (103; 203) eine Leitfähigkeit vom P-Typ hat, und ein Schwellenwert des ersten Transistors (102; 202) höher als derjenige des zweiten Transistors (103; 203) ist.</claim-text></claim><claim id="c-de-01-0007" num="0007"><claim-text>Licht emittierende Vorrichtung nach Anspruch 1, wobei jeder des ersten Transistors (102; 202) und des zweiten Transistors (103; 203) eine Leitfähigkeit vom N-Typ hat, und ein Schwellenwert des ersten Transistors (102; 202) niedriger als derjenige des zweiten Transistors (103; 203) ist.</claim-text></claim></claims><claims mxw-id="PCLM56987397" lang="EN" load-source="patent-office"><!-- EPO <DP n="39"> --><claim id="c-en-01-0001" num="0001"><claim-text>A light-emitting device comprising a plurality of pixels:
<claim-text>wherein a pixel comprises:
<claim-text>a light-emitting element (104; 204),</claim-text>
<claim-text>a first transistor (102; 202) arranged to be operated in a saturation area for controlling a value of a current flowing to the light-emitting element, and</claim-text>
<claim-text>a second transistor (103; 203) arranged to be operated in a linear area,</claim-text>
<claim-text>the second transistor (103; 203) for controlling a supply of the current to the light-emitting element (104; 204) depending on a video signal for transmitting a signal of emission or non-emission of the pixel,</claim-text>
<claim-text>the video signal being input to a gate of the second transistor (103; 203) via a switching transistor (101; 201)</claim-text>
<claim-text>wherein the light-emitting element (104; 204), the first transistor (102; 202), and the second transistor (103; 203) are connected in series between a first power unit and a third power unit,</claim-text>
<claim-text>wherein a gate electrode of the first transistor (102; 202) is connected to a second power unit, and</claim-text>
<claim-text>wherein the first transistor (102; 202) has a channel length longer than a channel width, and the second transistor (103; 203) has a channel length equal to or shorter than a channel width.</claim-text></claim-text></claim-text></claim><claim id="c-en-01-0002" num="0002"><claim-text>A light-emitting device according to claim 1, the pixel further comprising:<!-- EPO <DP n="40"> -->
<claim-text>a fourth transistor (206) for forcing the light-emitting element (104; 204) into a non-emission state irrelevant from the video signal, a drain of the fourth transistor (206) being connected to the gate of the second transistor (103, 203) and a source of the fourth transistor (206) being connected to one of the first and third power units, the other one of the first and third power units being connected with the light emitting element (104, 204).</claim-text></claim-text></claim><claim id="c-en-01-0003" num="0003"><claim-text>The light-emitting device according to claim 1 or 2, wherein the first transistor (102; 202) and the second transistor (103; 203) are identical in conductivity.</claim-text></claim><claim id="c-en-01-0004" num="0004"><claim-text>The light-emitting device according to claim 1 or 2, wherein the first transistor (102; 202) is of a depletion type.</claim-text></claim><claim id="c-en-01-0005" num="0005"><claim-text>The light-emitting device according to claim 1 or 2, wherein a ratio of the channel length to the channel width of the first transistor (102; 202) is 5 or more.</claim-text></claim><claim id="c-en-01-0006" num="0006"><claim-text>The light-emitting device according to claim 1, wherein each of the first transistor (102; 202) and the second transistor (103; 203) has a P-type conductivity, and a threshold value of the first transistor (102; 202) is higher than that of the second transistor (103; 203).</claim-text></claim><claim id="c-en-01-0007" num="0007"><claim-text>The light-emitting device according to claim 1, wherein each of the first transistor (102; 202) and the second transistor (103; 203) has an N-type conductivity, and a threshold value of the first transistor (102; 202) is lower than that of the second transistor (103; 203).</claim-text></claim></claims><claims mxw-id="PCLM56987398" lang="FR" load-source="patent-office"><!-- EPO <DP n="43"> --><claim id="c-fr-01-0001" num="0001"><claim-text>Dispositif d'émission de lumière comprenant une pluralité de pixels:
<claim-text>dans lequel un pixel comprend:
<claim-text>un élément d'émission de lumière (104; 204),</claim-text>
<claim-text>un premier transistor (102; 202) disposé afin de fonctionner dans une région de saturation et de commander une valeur d'un courant circulant dans l'élément d'émission de lumière, et</claim-text>
<claim-text>un second transistor (103; 203) disposé afin de fonctionner dans une région linéaire,</claim-text>
<claim-text>le second transistor (103; 203) permettant de commander le courant fourni à l'élément d'émission de lumière (104; 204) en fonction d'un signal vidéo et de transmettre un signal d'émission ou de non émission du pixel,</claim-text>
<claim-text>le signal vidéo étant émis à une grille du second transistor (103; 203) par un transistor de commutation (101; 201),</claim-text>
<claim-text>dans lequel l'élément d'émission de lumière (104; 204), le premier transistor (102; 202), et le second transistor (103; 203) sont reliés en série entre une première unité d'alimentation et une troisième unité d'alimentation,</claim-text>
<claim-text>dans lequel une électrode de grille du premier transistor (102; 202) est reliée à une seconde unité d'alimentation, et</claim-text>
<claim-text>dans lequel le premier transistor (102; 202) a une longueur de canal supérieure à une largeur de canal, et le second transistor (103; 203) a une longueur de canal égale ou inférieure à une largeur de canal.</claim-text></claim-text></claim-text></claim><claim id="c-fr-01-0002" num="0002"><claim-text>Dispositif d'émission de lumière selon la revendication 1, le pixel comprenant aussi:
<claim-text>un quatrième transistor (206) permettant de rendre l'élément d'émission de lumière (104; 204) dans un état non émission indépendamment du signal vidéo, un drain du quatrième transistor (206) étant relié à la grille du second transistor (103, 203) et une source du quatrième transistor (206) étant reliée à l'une de la première unité d'alimentation et de la troisième unité d'alimentation, l'autre de la première unité d'alimentation et de la troisième unité d'alimentation étant reliée à l'élément d'émission de lumière (104, 204).</claim-text><!-- EPO <DP n="44"> --></claim-text></claim><claim id="c-fr-01-0003" num="0003"><claim-text>Dispositif d'émission de lumière selon la revendication 1 ou 2, dans lequel le premier transistor (102; 202) et le second transistor (103; 203) ont la même conductivité.</claim-text></claim><claim id="c-fr-01-0004" num="0004"><claim-text>Dispositif d'émission de lumière selon la revendication 1 ou 2, dans lequel le premier transistor (102; 202) est un transistor à appauvrissement.</claim-text></claim><claim id="c-fr-01-0005" num="0005"><claim-text>Dispositif d'émission de lumière selon la revendication 1 ou 2, dans lequel le rapport de la longueur de canal à la largeur de canal du premier transistor (102; 202) est 5 ou plus.</claim-text></claim><claim id="c-fr-01-0006" num="0006"><claim-text>Dispositif d'émission de lumière selon la revendication 1, dans lequel chacun du premier transistor (102; 202) et du second transistor (103; 203) a une conductivité de type P, et une valeur seuil du premier transistor (102; 202) est supérieure à celle du second transistor (103; 203).</claim-text></claim><claim id="c-fr-01-0007" num="0007"><claim-text>Dispositif d'émission de lumière selon la revendication 1, dans lequel chacun du premier transistor (102; 202) et du second transistor (103; 203) a une conductivité de type N, et une valeur seuil du premier transistor (102; 202) est inférieure à celle du second transistor (103; 203).</claim-text></claim></claims><drawings mxw-id="PDW16672738" load-source="patent-office"><!-- EPO <DP n="45"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="136" he="177" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="46"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="143" he="180" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="47"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="159" he="174" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="48"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="165" he="161" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="49"> --><figure id="f0005" num="5"><img id="if0005" file="imgf0005.tif" wi="146" he="211" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="50"> --><figure id="f0006" num="6(A),6(B),6(C),6(D)"><img id="if0006" file="imgf0006.tif" wi="153" he="203" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="51"> --><figure id="f0007" num="7"><img id="if0007" file="imgf0007.tif" wi="129" he="163" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="52"> --><figure id="f0008" num="8"><img id="if0008" file="imgf0008.tif" wi="153" he="210" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="53"> --><figure id="f0009" num="9(A),9(B)"><img id="if0009" file="imgf0009.tif" wi="165" he="197" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="54"> --><figure id="f0010" num="10(A),10(B)"><img id="if0010" file="imgf0010.tif" wi="165" he="174" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="55"> --><figure id="f0011" num="11"><img id="if0011" file="imgf0011.tif" wi="120" he="202" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="56"> --><figure id="f0012" num="12"><img id="if0012" file="imgf0012.tif" wi="137" he="181" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="57"> --><figure id="f0013" num="13"><img id="if0013" file="imgf0013.tif" wi="153" he="186" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="58"> --><figure id="f0014" num="14(A),14(B)"><img id="if0014" file="imgf0014.tif" wi="165" he="213" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="59"> --><figure id="f0015" num="15(A),15(B)"><img id="if0015" file="imgf0015.tif" wi="165" he="226" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="60"> --><figure id="f0016" num="16"><img id="if0016" file="imgf0016.tif" wi="159" he="206" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="61"> --><figure id="f0017" num="17"><img id="if0017" file="imgf0017.tif" wi="145" he="167" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="62"> --><figure id="f0018" num="18(A),18(B)"><img id="if0018" file="imgf0018.tif" wi="165" he="204" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="63"> --><figure id="f0019" num="19"><img id="if0019" file="imgf0019.tif" wi="156" he="119" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="64"> --><figure id="f0020" num="20"><img id="if0020" file="imgf0020.tif" wi="150" he="190" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="65"> --><figure id="f0021" num="21(A),21(B),21(C),21(D)"><img id="if0021" file="imgf0021.tif" wi="158" he="215" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="66"> --><figure id="f0022" num="22"><img id="if0022" file="imgf0022.tif" wi="165" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="67"> --><figure id="f0023" num="23"><img id="if0023" file="imgf0023.tif" wi="165" he="131" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
