

================================================================
== Vivado HLS Report for 'circ_buff_write_many128'
================================================================
* Date:           Tue Jul 14 19:03:13 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        dirc
* Solution:       write6
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.500|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name    | min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1         |   12|     12|         2|          -|          -|          6|    no    |
        |- Loop 2         |    6|      6|         1|          -|          -|          6|    no    |
        |- Loop 3         |    ?|      ?|         ?|          -|          -|          6|    no    |
        | + fifo_read     |    ?|      ?|         ?|          -|          -|          ?|    no    |
        |  ++ reassemble  |    ?|      ?|         1|          1|          1|          ?|    yes   |
        | + gmem_write    |    0|  32773|         8|          1|          1| 0 ~ 32767 |    yes   |
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 15 }
  Pipeline-1 : II = 1, D = 8, States = { 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!first_load & !tmp_1)
	4  / (tmp_1 & !tmp_4) | (first_load & !tmp_4)
	33  / (tmp_1 & tmp_4) | (first_load & tmp_4)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1)
	34  / (exitcond1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	32  / (or_cond)
	14  / (!or_cond)
14 --> 
	15  / (tmp_11 & empty_n)
	17  / (!empty_n) | (!tmp_11)
15 --> 
	16  / (!tmp_13)
	15  / (tmp_13)
16 --> 
	14  / true
17 --> 
	25  / (!tmp_15)
	18  / (tmp_15)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	17  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	4  / true
33 --> 
	33  / (!exitcond)
	34  / (exitcond)
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%output_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_V)"   --->   Operation 35 'read' 'output_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %output_V_read, i32 4, i32 31)"   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_28_cast6 = zext i28 %tmp to i29"   --->   Operation 37 'zext' 'tmp_28_cast6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %gmem_out), !map !110"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_in_5_V), !map !116"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_in_4_V), !map !122"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_in_3_V), !map !128"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_in_2_V), !map !134"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_in_1_V), !map !140"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_in_0_V), !map !146"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %reset), !map !152"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %debug_register), !map !156"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %useable_words), !map !160"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @circ_buff_write_many) nounwind"   --->   Operation 48 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.23ns)   --->   "%data_V = alloca [512 x i128], align 8" [hls_src/circ_buff_write_many_128.cpp:60]   --->   Operation 49 'alloca' 'data_V' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %gmem_out, [6 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [9 x i8]* @p_str213, [6 x i8]* @p_str314, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [hls_src/circ_buff_write_many_128.cpp:32]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %debug_register, [10 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [8 x i8]* @p_str516, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [hls_src/circ_buff_write_many_128.cpp:34]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i8]* %useable_words, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [hls_src/circ_buff_write_many_128.cpp:35]   --->   Operation 52 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i8]* %useable_words, [10 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [8 x i8]* @p_str516, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [hls_src/circ_buff_write_many_128.cpp:35]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %reset, [10 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [8 x i8]* @p_str516, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [hls_src/circ_buff_write_many_128.cpp:36]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %output_V, [10 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [8 x i8]* @p_str516, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [hls_src/circ_buff_write_many_128.cpp:37]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [8 x i8]* @p_str516, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [hls_src/circ_buff_write_many_128.cpp:38]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_in_0_V, [5 x i8]* @p_str617, i32 1, i32 1, [5 x i8]* @p_str718, i32 0, i32 0, [8 x i8]* @p_str819, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_in_1_V, [5 x i8]* @p_str617, i32 1, i32 1, [5 x i8]* @p_str718, i32 0, i32 0, [8 x i8]* @p_str819, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_in_2_V, [5 x i8]* @p_str617, i32 1, i32 1, [5 x i8]* @p_str718, i32 0, i32 0, [8 x i8]* @p_str819, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_in_3_V, [5 x i8]* @p_str617, i32 1, i32 1, [5 x i8]* @p_str718, i32 0, i32 0, [8 x i8]* @p_str819, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_in_4_V, [5 x i8]* @p_str617, i32 1, i32 1, [5 x i8]* @p_str718, i32 0, i32 0, [8 x i8]* @p_str819, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_in_5_V, [5 x i8]* @p_str617, i32 1, i32 1, [5 x i8]* @p_str718, i32 0, i32 0, [8 x i8]* @p_str819, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%first_load = load i1* @first, align 1"   --->   Operation 63 'load' 'first_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.65ns)   --->   "br i1 %first_load, label %._crit_edge, label %.preheader149.preheader" [hls_src/circ_buff_write_many_128.cpp:77]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 65 [1/1] (0.65ns)   --->   "br label %.preheader149" [hls_src/circ_buff_write_many_128.cpp:79]   --->   Operation 65 'br' <Predicate = (!first_load)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_1, %1 ], [ 0, %.preheader149.preheader ]"   --->   Operation 66 'phi' 'i' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.58ns)   --->   "%tmp_1 = icmp eq i3 %i, -2" [hls_src/circ_buff_write_many_128.cpp:79]   --->   Operation 67 'icmp' 'tmp_1' <Predicate = (!first_load)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 68 'speclooptripcount' 'empty_5' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.67ns)   --->   "%i_1 = add i3 %i, 1" [hls_src/circ_buff_write_many_128.cpp:79]   --->   Operation 69 'add' 'i_1' <Predicate = (!first_load)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %._crit_edge.loopexit, label %1" [hls_src/circ_buff_write_many_128.cpp:79]   --->   Operation 70 'br' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = zext i3 %i to i64" [hls_src/circ_buff_write_many_128.cpp:81]   --->   Operation 71 'zext' 'tmp_2' <Predicate = (!first_load & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%useable_words_addr = getelementptr [6 x i8]* %useable_words, i64 0, i64 %tmp_2" [hls_src/circ_buff_write_many_128.cpp:81]   --->   Operation 72 'getelementptr' 'useable_words_addr' <Predicate = (!first_load & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (0.67ns)   --->   "%useable_words_load = load volatile i8* %useable_words_addr, align 1" [hls_src/circ_buff_write_many_128.cpp:81]   --->   Operation 73 'load' 'useable_words_load' <Predicate = (!first_load & !tmp_1)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 6> <RAM>
ST_2 : Operation 74 [1/1] (0.65ns)   --->   "br label %._crit_edge"   --->   Operation 74 'br' <Predicate = (!first_load & tmp_1)> <Delay = 0.65>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%first_flag = phi i1 [ false, %0 ], [ true, %._crit_edge.loopexit ]"   --->   Operation 75 'phi' 'first_flag' <Predicate = (tmp_1) | (first_load)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.00ns)   --->   "%reset_read = call i8 @_ssdm_op_Read.s_axilite.volatile.i8P(i8* %reset)" [hls_src/circ_buff_write_many_128.cpp:86]   --->   Operation 76 'read' 'reset_read' <Predicate = (tmp_1) | (first_load)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 77 [1/1] (0.84ns)   --->   "%tmp_4 = icmp eq i8 %reset_read, 1" [hls_src/circ_buff_write_many_128.cpp:86]   --->   Operation 77 'icmp' 'tmp_4' <Predicate = (tmp_1) | (first_load)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader148.preheader, label %.preheader.preheader" [hls_src/circ_buff_write_many_128.cpp:86]   --->   Operation 78 'br' <Predicate = (tmp_1) | (first_load)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.65ns)   --->   "br label %.preheader" [hls_src/circ_buff_write_many_128.cpp:97]   --->   Operation 79 'br' <Predicate = (tmp_1 & !tmp_4) | (first_load & !tmp_4)> <Delay = 0.65>
ST_2 : Operation 80 [1/1] (0.65ns)   --->   "br label %.preheader148" [hls_src/circ_buff_write_many_128.cpp:88]   --->   Operation 80 'br' <Predicate = (tmp_1 & tmp_4) | (first_load & tmp_4)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 81 [1/2] (0.67ns)   --->   "%useable_words_load = load volatile i8* %useable_words_addr, align 1" [hls_src/circ_buff_write_many_128.cpp:81]   --->   Operation 81 'load' 'useable_words_load' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%local_words_addr = getelementptr inbounds [6 x i8]* @local_words, i64 0, i64 %tmp_2" [hls_src/circ_buff_write_many_128.cpp:81]   --->   Operation 82 'getelementptr' 'local_words_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.67ns)   --->   "store i8 %useable_words_load, i8* %local_words_addr, align 1" [hls_src/circ_buff_write_many_128.cpp:81]   --->   Operation 83 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader149" [hls_src/circ_buff_write_many_128.cpp:79]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.78>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%stride = phi i3 [ %stride_1, %.loopexit146 ], [ 0, %.preheader.preheader ]"   --->   Operation 85 'phi' 'stride' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.58ns)   --->   "%exitcond1 = icmp eq i3 %stride, -2" [hls_src/circ_buff_write_many_128.cpp:97]   --->   Operation 86 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 87 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.67ns)   --->   "%stride_1 = add i3 %stride, 1" [hls_src/circ_buff_write_many_128.cpp:97]   --->   Operation 88 'add' 'stride_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit147.loopexit, label %3" [hls_src/circ_buff_write_many_128.cpp:97]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%idx = call i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i3.i1(i3 %stride, i5 0, i3 %stride, i1 false)" [hls_src/circ_buff_write_many_128.cpp:100]   --->   Operation 90 'bitconcatenate' 'idx' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%idx_cast = zext i12 %idx to i13" [hls_src/circ_buff_write_many_128.cpp:100]   --->   Operation 91 'zext' 'idx_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.80ns)   --->   "%tmp_s = add i13 512, %idx_cast" [hls_src/circ_buff_write_many_128.cpp:104]   --->   Operation 92 'add' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i13 %tmp_s to i29" [hls_src/circ_buff_write_many_128.cpp:104]   --->   Operation 93 'zext' 'tmp_3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.97ns)   --->   "%output_V2_sum = add i29 %tmp_28_cast6, %tmp_3_cast" [hls_src/circ_buff_write_many_128.cpp:104]   --->   Operation 94 'add' 'output_V2_sum' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.65ns)   --->   "br label %.loopexit147"   --->   Operation 95 'br' <Predicate = (exitcond1)> <Delay = 0.65>

State 5 <SV = 3> <Delay = 3.50>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%output_V2_sum_cast = zext i29 %output_V2_sum to i64" [hls_src/circ_buff_write_many_128.cpp:104]   --->   Operation 96 'zext' 'output_V2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i128* %gmem_out, i64 %output_V2_sum_cast" [hls_src/circ_buff_write_many_128.cpp:104]   --->   Operation 97 'getelementptr' 'gmem_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [7/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [hls_src/circ_buff_write_many_128.cpp:104]   --->   Operation 98 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 3.50>
ST_6 : Operation 99 [6/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [hls_src/circ_buff_write_many_128.cpp:104]   --->   Operation 99 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 3.50>
ST_7 : Operation 100 [5/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [hls_src/circ_buff_write_many_128.cpp:104]   --->   Operation 100 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 3.50>
ST_8 : Operation 101 [4/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [hls_src/circ_buff_write_many_128.cpp:104]   --->   Operation 101 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 3.50>
ST_9 : Operation 102 [3/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [hls_src/circ_buff_write_many_128.cpp:104]   --->   Operation 102 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 3.50>
ST_10 : Operation 103 [2/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [hls_src/circ_buff_write_many_128.cpp:104]   --->   Operation 103 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 3.50>
ST_11 : Operation 104 [1/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [hls_src/circ_buff_write_many_128.cpp:104]   --->   Operation 104 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 3.50>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_9 = zext i3 %stride to i64" [hls_src/circ_buff_write_many_128.cpp:102]   --->   Operation 105 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%head_addr_1 = getelementptr inbounds [6 x i16]* @head, i64 0, i64 %tmp_9" [hls_src/circ_buff_write_many_128.cpp:102]   --->   Operation 106 'getelementptr' 'head_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [2/2] (0.67ns)   --->   "%stream_head = load i16* %head_addr_1, align 2" [hls_src/circ_buff_write_many_128.cpp:102]   --->   Operation 107 'load' 'stream_head' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_12 : Operation 108 [1/1] (3.50ns)   --->   "%temp_tail_V = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %gmem_out_addr)" [hls_src/circ_buff_write_many_128.cpp:104]   --->   Operation 108 'read' 'temp_tail_V' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%stream_tail = trunc i128 %temp_tail_V to i16" [hls_src/circ_buff_write_many_128.cpp:106]   --->   Operation 109 'trunc' 'stream_tail' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%local_words_addr_1 = getelementptr inbounds [6 x i8]* @local_words, i64 0, i64 %tmp_9" [hls_src/circ_buff_write_many_128.cpp:108]   --->   Operation 110 'getelementptr' 'local_words_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [2/2] (0.67ns)   --->   "%words = load i8* %local_words_addr_1, align 1" [hls_src/circ_buff_write_many_128.cpp:108]   --->   Operation 111 'load' 'words' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 13 <SV = 11> <Delay = 3.47>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%idx_cast5 = zext i12 %idx to i17" [hls_src/circ_buff_write_many_128.cpp:100]   --->   Operation 112 'zext' 'idx_cast5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/2] (0.67ns)   --->   "%stream_head = load i16* %head_addr_1, align 2" [hls_src/circ_buff_write_many_128.cpp:102]   --->   Operation 113 'load' 'stream_head' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_13 : Operation 114 [1/2] (0.67ns)   --->   "%words = load i8* %local_words_addr_1, align 1" [hls_src/circ_buff_write_many_128.cpp:108]   --->   Operation 114 'load' 'words' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i16 %stream_head to i17" [hls_src/circ_buff_write_many_128.cpp:113]   --->   Operation 115 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i16 %stream_head to i9" [hls_src/circ_buff_write_many_128.cpp:102]   --->   Operation 116 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.85ns)   --->   "%tmp_8 = add i17 1, %tmp_6_cast" [hls_src/circ_buff_write_many_128.cpp:113]   --->   Operation 117 'add' 'tmp_8' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.77ns)   --->   "%tmp_8_cast4 = add i9 1, %tmp_14" [hls_src/circ_buff_write_many_128.cpp:113]   --->   Operation 118 'add' 'tmp_8_cast4' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i17 %tmp_8 to i18" [hls_src/circ_buff_write_many_128.cpp:113]   --->   Operation 119 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_10_cast3 = zext i16 %stream_tail to i17" [hls_src/circ_buff_write_many_128.cpp:113]   --->   Operation 120 'zext' 'tmp_10_cast3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i16 %stream_tail to i18" [hls_src/circ_buff_write_many_128.cpp:113]   --->   Operation 121 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (1.09ns)   --->   "%tmp_6 = icmp eq i18 %tmp_8_cast, %tmp_10_cast" [hls_src/circ_buff_write_many_128.cpp:113]   --->   Operation 122 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i9 %tmp_8_cast4 to i17" [hls_src/circ_buff_write_many_128.cpp:113]   --->   Operation 123 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.10ns)   --->   "%tmp_7 = icmp eq i17 %tmp_12_cast, %tmp_10_cast3" [hls_src/circ_buff_write_many_128.cpp:113]   --->   Operation 124 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.28ns)   --->   "%or_cond = or i1 %tmp_6, %tmp_7" [hls_src/circ_buff_write_many_128.cpp:113]   --->   Operation 125 'or' 'or_cond' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.loopexit146, label %4" [hls_src/circ_buff_write_many_128.cpp:113]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (1.09ns)   --->   "%tmp_3 = icmp ult i17 %tmp_8, %tmp_10_cast3" [hls_src/circ_buff_write_many_128.cpp:128]   --->   Operation 127 'icmp' 'tmp_3' <Predicate = (!or_cond)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node bytes_to_write)   --->   "%p_neg = xor i16 %stream_head, -1" [hls_src/circ_buff_write_many_128.cpp:130]   --->   Operation 128 'xor' 'p_neg' <Predicate = (!or_cond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.85ns)   --->   "%tmp_10 = sub i16 511, %stream_head" [hls_src/circ_buff_write_many_128.cpp:136]   --->   Operation 129 'sub' 'tmp_10' <Predicate = (!or_cond)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node bytes_to_write)   --->   "%p_neg150_pn = select i1 %tmp_3, i16 %p_neg, i16 %tmp_10" [hls_src/circ_buff_write_many_128.cpp:128]   --->   Operation 130 'select' 'p_neg150_pn' <Predicate = (!or_cond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.85ns) (out node of the LUT)   --->   "%bytes_to_write = add i16 %p_neg150_pn, %stream_tail" [hls_src/circ_buff_write_many_128.cpp:130]   --->   Operation 131 'add' 'bytes_to_write' <Predicate = (!or_cond)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.65ns)   --->   "br label %5" [hls_src/circ_buff_write_many_128.cpp:140]   --->   Operation 132 'br' <Predicate = (!or_cond)> <Delay = 0.65>

State 14 <SV = 12> <Delay = 1.75>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%h = phi i15 [ 0, %4 ], [ %h_1, %12 ]"   --->   Operation 133 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%bytes_to_write_2 = zext i15 %h to i16" [hls_src/circ_buff_write_many_128.cpp:140]   --->   Operation 134 'zext' 'bytes_to_write_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (1.10ns)   --->   "%tmp_11 = icmp slt i16 %bytes_to_write_2, %bytes_to_write" [hls_src/circ_buff_write_many_128.cpp:140]   --->   Operation 135 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.84ns)   --->   "%h_1 = add i15 %h, 1" [hls_src/circ_buff_write_many_128.cpp:140]   --->   Operation 136 'add' 'h_1' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.65ns)   --->   "br i1 %tmp_11, label %6, label %.loopexit" [hls_src/circ_buff_write_many_128.cpp:140]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.65>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str920) nounwind" [hls_src/circ_buff_write_many_128.cpp:141]   --->   Operation 138 'specloopname' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str920)" [hls_src/circ_buff_write_many_128.cpp:141]   --->   Operation 139 'specregionbegin' 'tmp_12' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.72ns)   --->   "switch i3 %stride, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 140 'switch' <Predicate = (tmp_11)> <Delay = 0.72>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%fifo_in_4_V_read = call { i1, i32 } @_ssdm_op_NbRead.axis.volatile.i32P(i32* %fifo_in_4_V)" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 141 'nbread' 'fifo_in_4_V_read' <Predicate = (tmp_11 & stride == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%p_vld4 = extractvalue { i1, i32 } %fifo_in_4_V_read, 0" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 142 'extractvalue' 'p_vld4' <Predicate = (tmp_11 & stride == 4)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_29 = extractvalue { i1, i32 } %fifo_in_4_V_read, 1" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 143 'extractvalue' 'tmp_29' <Predicate = (tmp_11 & stride == 4)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.73ns)   --->   "br label %7" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 144 'br' <Predicate = (tmp_11 & stride == 4)> <Delay = 0.73>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%fifo_in_3_V_read = call { i1, i32 } @_ssdm_op_NbRead.axis.volatile.i32P(i32* %fifo_in_3_V)" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 145 'nbread' 'fifo_in_3_V_read' <Predicate = (tmp_11 & stride == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%p_vld3 = extractvalue { i1, i32 } %fifo_in_3_V_read, 0" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 146 'extractvalue' 'p_vld3' <Predicate = (tmp_11 & stride == 3)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_28 = extractvalue { i1, i32 } %fifo_in_3_V_read, 1" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 147 'extractvalue' 'tmp_28' <Predicate = (tmp_11 & stride == 3)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.73ns)   --->   "br label %7" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 148 'br' <Predicate = (tmp_11 & stride == 3)> <Delay = 0.73>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%fifo_in_2_V_read = call { i1, i32 } @_ssdm_op_NbRead.axis.volatile.i32P(i32* %fifo_in_2_V)" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 149 'nbread' 'fifo_in_2_V_read' <Predicate = (tmp_11 & stride == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%p_vld2 = extractvalue { i1, i32 } %fifo_in_2_V_read, 0" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 150 'extractvalue' 'p_vld2' <Predicate = (tmp_11 & stride == 2)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_27 = extractvalue { i1, i32 } %fifo_in_2_V_read, 1" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 151 'extractvalue' 'tmp_27' <Predicate = (tmp_11 & stride == 2)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.73ns)   --->   "br label %7" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 152 'br' <Predicate = (tmp_11 & stride == 2)> <Delay = 0.73>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%fifo_in_1_V_read = call { i1, i32 } @_ssdm_op_NbRead.axis.volatile.i32P(i32* %fifo_in_1_V)" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 153 'nbread' 'fifo_in_1_V_read' <Predicate = (tmp_11 & stride == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%p_vld8 = extractvalue { i1, i32 } %fifo_in_1_V_read, 0" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 154 'extractvalue' 'p_vld8' <Predicate = (tmp_11 & stride == 1)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_24 = extractvalue { i1, i32 } %fifo_in_1_V_read, 1" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 155 'extractvalue' 'tmp_24' <Predicate = (tmp_11 & stride == 1)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.73ns)   --->   "br label %7" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 156 'br' <Predicate = (tmp_11 & stride == 1)> <Delay = 0.73>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%fifo_in_0_V_read = call { i1, i32 } @_ssdm_op_NbRead.axis.volatile.i32P(i32* %fifo_in_0_V)" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 157 'nbread' 'fifo_in_0_V_read' <Predicate = (tmp_11 & stride == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%p_vld = extractvalue { i1, i32 } %fifo_in_0_V_read, 0" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 158 'extractvalue' 'p_vld' <Predicate = (tmp_11 & stride == 0)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_22 = extractvalue { i1, i32 } %fifo_in_0_V_read, 1" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 159 'extractvalue' 'tmp_22' <Predicate = (tmp_11 & stride == 0)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.73ns)   --->   "br label %7" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 160 'br' <Predicate = (tmp_11 & stride == 0)> <Delay = 0.73>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%fifo_in_5_V_read = call { i1, i32 } @_ssdm_op_NbRead.axis.volatile.i32P(i32* %fifo_in_5_V)" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 161 'nbread' 'fifo_in_5_V_read' <Predicate = (tmp_11 & stride != 0 & stride != 1 & stride != 2 & stride != 3 & stride != 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%p_vld1 = extractvalue { i1, i32 } %fifo_in_5_V_read, 0" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 162 'extractvalue' 'p_vld1' <Predicate = (tmp_11 & stride != 0 & stride != 1 & stride != 2 & stride != 3 & stride != 4)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_17 = extractvalue { i1, i32 } %fifo_in_5_V_read, 1" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 163 'extractvalue' 'tmp_17' <Predicate = (tmp_11 & stride != 0 & stride != 1 & stride != 2 & stride != 3 & stride != 4)> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.73ns)   --->   "br label %7" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 164 'br' <Predicate = (tmp_11 & stride != 0 & stride != 1 & stride != 2 & stride != 3 & stride != 4)> <Delay = 0.73>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%low = phi i32 [ %tmp_17, %branch5 ], [ %tmp_29, %branch4 ], [ %tmp_28, %branch3 ], [ %tmp_27, %branch2 ], [ %tmp_24, %branch1 ], [ %tmp_22, %branch0 ]"   --->   Operation 165 'phi' 'low' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%empty_n = phi i1 [ %p_vld1, %branch5 ], [ %p_vld4, %branch4 ], [ %p_vld3, %branch3 ], [ %p_vld2, %branch2 ], [ %p_vld8, %branch1 ], [ %p_vld, %branch0 ]" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 166 'phi' 'empty_n' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.65ns)   --->   "br i1 %empty_n, label %8, label %.loopexit" [hls_src/circ_buff_write_many_128.cpp:144]   --->   Operation 167 'br' <Predicate = (tmp_11)> <Delay = 0.65>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%part_V = zext i32 %low to i128" [hls_src/circ_buff_write_many_128.cpp:145]   --->   Operation 168 'zext' 'part_V' <Predicate = (tmp_11 & empty_n)> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.65ns)   --->   "br label %9" [hls_src/circ_buff_write_many_128.cpp:147]   --->   Operation 169 'br' <Predicate = (tmp_11 & empty_n)> <Delay = 0.65>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%bytes_to_write_1 = phi i16 [ %bytes_to_write_2, %7 ], [ %bytes_to_write, %5 ]"   --->   Operation 170 'phi' 'bytes_to_write_1' <Predicate = (!empty_n) | (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.65ns)   --->   "br label %13" [hls_src/circ_buff_write_many_128.cpp:163]   --->   Operation 171 'br' <Predicate = (!empty_n) | (!tmp_11)> <Delay = 0.65>

State 15 <SV = 13> <Delay = 2.11>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%p_s = phi i128 [ %part_V, %8 ], [ %part_V_1, %11 ]"   --->   Operation 172 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 1, %8 ], [ %word_V, %11 ]"   --->   Operation 173 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i4 %t_V to i8" [hls_src/circ_buff_write_many_128.cpp:147]   --->   Operation 174 'zext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.84ns)   --->   "%tmp_13 = icmp ult i8 %tmp_21_cast, %words" [hls_src/circ_buff_write_many_128.cpp:147]   --->   Operation 175 'icmp' 'tmp_13' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %10, label %12" [hls_src/circ_buff_write_many_128.cpp:147]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1021) nounwind" [hls_src/circ_buff_write_many_128.cpp:148]   --->   Operation 177 'specloopname' <Predicate = (tmp_13)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1021)" [hls_src/circ_buff_write_many_128.cpp:148]   --->   Operation 178 'specregionbegin' 'tmp_16' <Predicate = (tmp_13)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [hls_src/circ_buff_write_many_128.cpp:149]   --->   Operation 179 'specpipeline' <Predicate = (tmp_13)> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.72ns)   --->   "switch i3 %stride, label %branch11 [
    i3 0, label %branch6
    i3 1, label %branch7
    i3 2, label %branch8
    i3 3, label %branch9
    i3 -4, label %branch10
  ]" [hls_src/circ_buff_write_many_128.cpp:150]   --->   Operation 180 'switch' <Predicate = (tmp_13)> <Delay = 0.72>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %fifo_in_4_V)" [hls_src/circ_buff_write_many_128.cpp:150]   --->   Operation 181 'read' 'tmp_36' <Predicate = (stride == 4 & tmp_13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 182 [1/1] (0.73ns)   --->   "br label %11" [hls_src/circ_buff_write_many_128.cpp:150]   --->   Operation 182 'br' <Predicate = (stride == 4 & tmp_13)> <Delay = 0.73>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %fifo_in_3_V)" [hls_src/circ_buff_write_many_128.cpp:150]   --->   Operation 183 'read' 'tmp_35' <Predicate = (stride == 3 & tmp_13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 184 [1/1] (0.73ns)   --->   "br label %11" [hls_src/circ_buff_write_many_128.cpp:150]   --->   Operation 184 'br' <Predicate = (stride == 3 & tmp_13)> <Delay = 0.73>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %fifo_in_2_V)" [hls_src/circ_buff_write_many_128.cpp:150]   --->   Operation 185 'read' 'tmp_34' <Predicate = (stride == 2 & tmp_13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 186 [1/1] (0.73ns)   --->   "br label %11" [hls_src/circ_buff_write_many_128.cpp:150]   --->   Operation 186 'br' <Predicate = (stride == 2 & tmp_13)> <Delay = 0.73>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %fifo_in_1_V)" [hls_src/circ_buff_write_many_128.cpp:150]   --->   Operation 187 'read' 'tmp_33' <Predicate = (stride == 1 & tmp_13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 188 [1/1] (0.73ns)   --->   "br label %11" [hls_src/circ_buff_write_many_128.cpp:150]   --->   Operation 188 'br' <Predicate = (stride == 1 & tmp_13)> <Delay = 0.73>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %fifo_in_0_V)" [hls_src/circ_buff_write_many_128.cpp:150]   --->   Operation 189 'read' 'tmp_32' <Predicate = (stride == 0 & tmp_13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 190 [1/1] (0.73ns)   --->   "br label %11" [hls_src/circ_buff_write_many_128.cpp:150]   --->   Operation 190 'br' <Predicate = (stride == 0 & tmp_13)> <Delay = 0.73>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %fifo_in_5_V)" [hls_src/circ_buff_write_many_128.cpp:150]   --->   Operation 191 'read' 'tmp_31' <Predicate = (stride != 0 & stride != 1 & stride != 2 & stride != 3 & stride != 4 & tmp_13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 192 [1/1] (0.73ns)   --->   "br label %11" [hls_src/circ_buff_write_many_128.cpp:150]   --->   Operation 192 'br' <Predicate = (stride != 0 & stride != 1 & stride != 2 & stride != 3 & stride != 4 & tmp_13)> <Delay = 0.73>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%hi = phi i32 [ %tmp_31, %branch11 ], [ %tmp_36, %branch10 ], [ %tmp_35, %branch9 ], [ %tmp_34, %branch8 ], [ %tmp_33, %branch7 ], [ %tmp_32, %branch6 ]"   --->   Operation 193 'phi' 'hi' <Predicate = (tmp_13)> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node part_V_1)   --->   "%hi_p_V = zext i32 %hi to i128" [hls_src/circ_buff_write_many_128.cpp:151]   --->   Operation 194 'zext' 'hi_p_V' <Predicate = (tmp_13)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node part_V_1)   --->   "%tmp_37 = trunc i4 %t_V to i2" [hls_src/circ_buff_write_many_128.cpp:152]   --->   Operation 195 'trunc' 'tmp_37' <Predicate = (tmp_13)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node part_V_1)   --->   "%op2_assign = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 0, i8 32, i8 64, i8 96, i2 %tmp_37)" [hls_src/circ_buff_write_many_128.cpp:152]   --->   Operation 196 'mux' 'op2_assign' <Predicate = (tmp_13)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node part_V_1)   --->   "%tmp_25 = zext i8 %op2_assign to i128" [hls_src/circ_buff_write_many_128.cpp:152]   --->   Operation 197 'zext' 'tmp_25' <Predicate = (tmp_13)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node part_V_1)   --->   "%r_V = shl i128 %hi_p_V, %tmp_25" [hls_src/circ_buff_write_many_128.cpp:152]   --->   Operation 198 'shl' 'r_V' <Predicate = (tmp_13)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [1/1] (1.38ns) (out node of the LUT)   --->   "%part_V_1 = or i128 %r_V, %p_s" [hls_src/circ_buff_write_many_128.cpp:153]   --->   Operation 199 'or' 'part_V_1' <Predicate = (tmp_13)> <Delay = 1.38> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1021, i32 %tmp_16)" [hls_src/circ_buff_write_many_128.cpp:154]   --->   Operation 200 'specregionend' 'empty_8' <Predicate = (tmp_13)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.79ns)   --->   "%word_V = add i4 1, %t_V" [hls_src/circ_buff_write_many_128.cpp:147]   --->   Operation 201 'add' 'word_V' <Predicate = (tmp_13)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "br label %9" [hls_src/circ_buff_write_many_128.cpp:147]   --->   Operation 202 'br' <Predicate = (tmp_13)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 1.23>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_18 = zext i15 %h to i64" [hls_src/circ_buff_write_many_128.cpp:160]   --->   Operation 203 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [512 x i128]* %data_V, i64 0, i64 %tmp_18" [hls_src/circ_buff_write_many_128.cpp:160]   --->   Operation 204 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (1.23ns)   --->   "store i128 %p_s, i128* %data_V_addr, align 16" [hls_src/circ_buff_write_many_128.cpp:160]   --->   Operation 205 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str920, i32 %tmp_12)" [hls_src/circ_buff_write_many_128.cpp:161]   --->   Operation 206 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "br label %5" [hls_src/circ_buff_write_many_128.cpp:140]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 13> <Delay = 1.82>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%val_assign_1 = phi i16 [ %stream_head, %.loopexit ], [ %stream_head_2_cast, %14 ]"   --->   Operation 208 'phi' 'val_assign_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%h2 = phi i15 [ 0, %.loopexit ], [ %h_2, %14 ]"   --->   Operation 209 'phi' 'h2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%h2_cast = zext i15 %h2 to i16" [hls_src/circ_buff_write_many_128.cpp:163]   --->   Operation 210 'zext' 'h2_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (1.10ns)   --->   "%tmp_15 = icmp slt i16 %h2_cast, %bytes_to_write_1" [hls_src/circ_buff_write_many_128.cpp:163]   --->   Operation 211 'icmp' 'tmp_15' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)"   --->   Operation 212 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.84ns)   --->   "%h_2 = add i15 %h2, 1" [hls_src/circ_buff_write_many_128.cpp:163]   --->   Operation 213 'add' 'h_2' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %14, label %15" [hls_src/circ_buff_write_many_128.cpp:163]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i16 %val_assign_1 to i17" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 215 'zext' 'tmp_28_cast' <Predicate = (tmp_15)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.85ns)   --->   "%tmp_20 = add i17 %tmp_28_cast, %idx_cast5" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 216 'add' 'tmp_20' <Predicate = (tmp_15)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i17 %tmp_20 to i29" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 217 'zext' 'tmp_22_cast' <Predicate = (tmp_15)> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_21 = zext i15 %h2 to i64" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 218 'zext' 'tmp_21' <Predicate = (tmp_15)> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr [512 x i128]* %data_V, i64 0, i64 %tmp_21" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 219 'getelementptr' 'data_V_addr_1' <Predicate = (tmp_15)> <Delay = 0.00>
ST_17 : Operation 220 [2/2] (1.23ns)   --->   "%data_V_load = load i128* %data_V_addr_1, align 16" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 220 'load' 'data_V_load' <Predicate = (tmp_15)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_17 : Operation 221 [1/1] (0.97ns)   --->   "%output_V2_sum4 = add i29 %tmp_28_cast6, %tmp_22_cast" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 221 'add' 'output_V2_sum4' <Predicate = (tmp_15)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i16 %val_assign_1 to i9" [hls_src/circ_buff_write_many_128.cpp:169]   --->   Operation 222 'trunc' 'tmp_30' <Predicate = (tmp_15)> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.77ns)   --->   "%stream_head_1 = add i9 1, %tmp_30" [hls_src/circ_buff_write_many_128.cpp:169]   --->   Operation 223 'add' 'stream_head_1' <Predicate = (tmp_15)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%stream_head_2_cast = zext i9 %stream_head_1 to i16" [hls_src/circ_buff_write_many_128.cpp:170]   --->   Operation 224 'zext' 'stream_head_2_cast' <Predicate = (tmp_15)> <Delay = 0.00>

State 18 <SV = 14> <Delay = 3.50>
ST_18 : Operation 225 [1/2] (1.23ns)   --->   "%data_V_load = load i128* %data_V_addr_1, align 16" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 225 'load' 'data_V_load' <Predicate = (tmp_15)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%output_V2_sum4_cast = zext i29 %output_V2_sum4 to i64" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 226 'zext' 'output_V2_sum4_cast' <Predicate = (tmp_15)> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%gmem_out_addr_1 = getelementptr i128* %gmem_out, i64 %output_V2_sum4_cast" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 227 'getelementptr' 'gmem_out_addr_1' <Predicate = (tmp_15)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (3.50ns)   --->   "%gmem_out_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_out_addr_1, i32 1)" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 228 'writereq' 'gmem_out_addr_1_req' <Predicate = (tmp_15)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 15> <Delay = 3.50>
ST_19 : Operation 229 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i128P(i128* %gmem_out_addr_1, i128 %data_V_load, i16 -1)" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 229 'write' <Predicate = (tmp_15)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 16> <Delay = 3.50>
ST_20 : Operation 230 [5/5] (3.50ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 230 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_15)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 17> <Delay = 3.50>
ST_21 : Operation 231 [4/5] (3.50ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 231 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_15)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 18> <Delay = 3.50>
ST_22 : Operation 232 [3/5] (3.50ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 232 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_15)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 19> <Delay = 3.50>
ST_23 : Operation 233 [2/5] (3.50ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 233 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_15)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 20> <Delay = 3.50>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1122) nounwind" [hls_src/circ_buff_write_many_128.cpp:164]   --->   Operation 234 'specloopname' <Predicate = (tmp_15)> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1122)" [hls_src/circ_buff_write_many_128.cpp:164]   --->   Operation 235 'specregionbegin' 'tmp_19' <Predicate = (tmp_15)> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [hls_src/circ_buff_write_many_128.cpp:165]   --->   Operation 236 'specpipeline' <Predicate = (tmp_15)> <Delay = 0.00>
ST_24 : Operation 237 [1/5] (3.50ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [hls_src/circ_buff_write_many_128.cpp:167]   --->   Operation 237 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_15)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1122, i32 %tmp_19)" [hls_src/circ_buff_write_many_128.cpp:171]   --->   Operation 238 'specregionend' 'empty_11' <Predicate = (tmp_15)> <Delay = 0.00>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "br label %13" [hls_src/circ_buff_write_many_128.cpp:163]   --->   Operation 239 'br' <Predicate = (tmp_15)> <Delay = 0.00>

State 25 <SV = 14> <Delay = 1.78>
ST_25 : Operation 240 [1/1] (0.80ns)   --->   "%tmp_23 = add i13 %idx_cast, 513" [hls_src/circ_buff_write_many_128.cpp:176]   --->   Operation 240 'add' 'tmp_23' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i13 %tmp_23 to i29" [hls_src/circ_buff_write_many_128.cpp:176]   --->   Operation 241 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 242 [1/1] (0.97ns)   --->   "%output_V2_sum3 = add i29 %tmp_27_cast, %tmp_28_cast6" [hls_src/circ_buff_write_many_128.cpp:176]   --->   Operation 242 'add' 'output_V2_sum3' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 243 [1/1] (0.67ns)   --->   "store i16 %val_assign_1, i16* %head_addr_1, align 2" [hls_src/circ_buff_write_many_128.cpp:177]   --->   Operation 243 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 26 <SV = 15> <Delay = 3.50>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%output_V2_sum3_cast = zext i29 %output_V2_sum3 to i64" [hls_src/circ_buff_write_many_128.cpp:176]   --->   Operation 244 'zext' 'output_V2_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%gmem_out_addr_2 = getelementptr i128* %gmem_out, i64 %output_V2_sum3_cast" [hls_src/circ_buff_write_many_128.cpp:176]   --->   Operation 245 'getelementptr' 'gmem_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (3.50ns)   --->   "%gmem_out_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_out_addr_2, i32 1)" [hls_src/circ_buff_write_many_128.cpp:176]   --->   Operation 246 'writereq' 'gmem_out_addr_2_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 16> <Delay = 3.50>
ST_27 : Operation 247 [1/1] (0.00ns)   --->   "%p_1 = zext i16 %val_assign_1 to i128" [hls_src/circ_buff_write_many_128.cpp:176]   --->   Operation 247 'zext' 'p_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 248 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i128P(i128* %gmem_out_addr_2, i128 %p_1, i16 -1)" [hls_src/circ_buff_write_many_128.cpp:176]   --->   Operation 248 'write' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 17> <Delay = 3.50>
ST_28 : Operation 249 [5/5] (3.50ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [hls_src/circ_buff_write_many_128.cpp:176]   --->   Operation 249 'writeresp' 'gmem_out_addr_2_resp' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 18> <Delay = 3.50>
ST_29 : Operation 250 [4/5] (3.50ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [hls_src/circ_buff_write_many_128.cpp:176]   --->   Operation 250 'writeresp' 'gmem_out_addr_2_resp' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 19> <Delay = 3.50>
ST_30 : Operation 251 [3/5] (3.50ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [hls_src/circ_buff_write_many_128.cpp:176]   --->   Operation 251 'writeresp' 'gmem_out_addr_2_resp' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 20> <Delay = 3.50>
ST_31 : Operation 252 [2/5] (3.50ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [hls_src/circ_buff_write_many_128.cpp:176]   --->   Operation 252 'writeresp' 'gmem_out_addr_2_resp' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 21> <Delay = 3.50>
ST_32 : Operation 253 [1/5] (3.50ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [hls_src/circ_buff_write_many_128.cpp:176]   --->   Operation 253 'writeresp' 'gmem_out_addr_2_resp' <Predicate = (!or_cond)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 254 [1/1] (0.00ns)   --->   "br label %.loopexit146"   --->   Operation 254 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_32 : Operation 255 [1/1] (0.00ns)   --->   "br label %.preheader" [hls_src/circ_buff_write_many_128.cpp:97]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 2> <Delay = 0.96>
ST_33 : Operation 256 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ %i_2, %2 ], [ 0, %.preheader148.preheader ]"   --->   Operation 256 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 257 [1/1] (0.58ns)   --->   "%exitcond = icmp eq i3 %i1, -2" [hls_src/circ_buff_write_many_128.cpp:88]   --->   Operation 257 'icmp' 'exitcond' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 258 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 258 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 259 [1/1] (0.67ns)   --->   "%i_2 = add i3 %i1, 1" [hls_src/circ_buff_write_many_128.cpp:88]   --->   Operation 259 'add' 'i_2' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit147.loopexit19, label %2" [hls_src/circ_buff_write_many_128.cpp:88]   --->   Operation 260 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_5 = zext i3 %i1 to i64" [hls_src/circ_buff_write_many_128.cpp:90]   --->   Operation 261 'zext' 'tmp_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 262 [1/1] (0.00ns)   --->   "%head_addr = getelementptr inbounds [6 x i16]* @head, i64 0, i64 %tmp_5" [hls_src/circ_buff_write_many_128.cpp:90]   --->   Operation 262 'getelementptr' 'head_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 263 [1/1] (0.67ns)   --->   "store i16 0, i16* %head_addr, align 2" [hls_src/circ_buff_write_many_128.cpp:90]   --->   Operation 263 'store' <Predicate = (!exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_33 : Operation 264 [1/1] (0.00ns)   --->   "br label %.preheader148" [hls_src/circ_buff_write_many_128.cpp:88]   --->   Operation 264 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 265 [1/1] (0.65ns)   --->   "br label %.loopexit147"   --->   Operation 265 'br' <Predicate = (exitcond)> <Delay = 0.65>

State 34 <SV = 3> <Delay = 0.00>
ST_34 : Operation 266 [1/1] (0.00ns)   --->   "%first_flag_1 = phi i1 [ %first_flag, %.loopexit147.loopexit ], [ true, %.loopexit147.loopexit19 ]"   --->   Operation 266 'phi' 'first_flag_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 267 [1/1] (0.00ns)   --->   "%first_new_1 = phi i1 [ true, %.loopexit147.loopexit ], [ false, %.loopexit147.loopexit19 ]"   --->   Operation 267 'phi' 'first_new_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %first_flag_1, label %mergeST, label %.loopexit147.new"   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "store i1 %first_new_1, i1* @first, align 1" [hls_src/circ_buff_write_many_128.cpp:83]   --->   Operation 269 'store' <Predicate = (first_flag_1)> <Delay = 0.00>
ST_34 : Operation 270 [1/1] (0.00ns)   --->   "br label %.loopexit147.new"   --->   Operation 270 'br' <Predicate = (first_flag_1)> <Delay = 0.00>
ST_34 : Operation 271 [1/1] (0.00ns)   --->   "ret void" [hls_src/circ_buff_write_many_128.cpp:181]   --->   Operation 271 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_register]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ useable_words]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fifo_in_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_in_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_in_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_in_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_in_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_in_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ first]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ local_words]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ head]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_V_read        (read             ) [ 00000000000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000]
tmp_28_cast6         (zext             ) [ 00111111111111111111111111111111100]
StgValue_38          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_39          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_40          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_41          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_42          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_43          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_44          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_45          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_46          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_47          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_48          (spectopmodule    ) [ 00000000000000000000000000000000000]
data_V               (alloca           ) [ 00111111111111111111111111111111100]
StgValue_50          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_51          (specinterface    ) [ 00000000000000000000000000000000000]
empty                (specmemcore      ) [ 00000000000000000000000000000000000]
StgValue_53          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_54          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_55          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_56          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_57          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_58          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_59          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_60          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_61          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_62          (specinterface    ) [ 00000000000000000000000000000000000]
first_load           (load             ) [ 01110000000000000000000000000000000]
StgValue_64          (br               ) [ 01110000000000000000000000000000000]
StgValue_65          (br               ) [ 01110000000000000000000000000000000]
i                    (phi              ) [ 00100000000000000000000000000000000]
tmp_1                (icmp             ) [ 00110000000000000000000000000000000]
empty_5              (speclooptripcount) [ 00000000000000000000000000000000000]
i_1                  (add              ) [ 01110000000000000000000000000000000]
StgValue_70          (br               ) [ 00000000000000000000000000000000000]
tmp_2                (zext             ) [ 00010000000000000000000000000000000]
useable_words_addr   (getelementptr    ) [ 00010000000000000000000000000000000]
StgValue_74          (br               ) [ 00000000000000000000000000000000000]
first_flag           (phi              ) [ 00111111111111111111111111111111111]
reset_read           (read             ) [ 00000000000000000000000000000000000]
tmp_4                (icmp             ) [ 00110000000000000000000000000000000]
StgValue_78          (br               ) [ 00000000000000000000000000000000000]
StgValue_79          (br               ) [ 00111111111111111111111111111111100]
StgValue_80          (br               ) [ 00110000000000000000000000000000010]
useable_words_load   (load             ) [ 00000000000000000000000000000000000]
local_words_addr     (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_83          (store            ) [ 00000000000000000000000000000000000]
StgValue_84          (br               ) [ 01110000000000000000000000000000000]
stride               (phi              ) [ 00001111111111111000000000000000000]
exitcond1            (icmp             ) [ 00001111111111111111111111111111100]
empty_7              (speclooptripcount) [ 00000000000000000000000000000000000]
stride_1             (add              ) [ 00101111111111111111111111111111100]
StgValue_89          (br               ) [ 00000000000000000000000000000000000]
idx                  (bitconcatenate   ) [ 00000111111111000000000000000000000]
idx_cast             (zext             ) [ 00000111111111111111111111000000000]
tmp_s                (add              ) [ 00000000000000000000000000000000000]
tmp_3_cast           (zext             ) [ 00000000000000000000000000000000000]
output_V2_sum        (add              ) [ 00000100000000000000000000000000000]
StgValue_95          (br               ) [ 00001111111111111111111111111111111]
output_V2_sum_cast   (zext             ) [ 00000000000000000000000000000000000]
gmem_out_addr        (getelementptr    ) [ 00000011111110000000000000000000000]
temp_tail_V_req      (readreq          ) [ 00000000000000000000000000000000000]
tmp_9                (zext             ) [ 00000000000000000000000000000000000]
head_addr_1          (getelementptr    ) [ 00000000000001111111111111000000000]
temp_tail_V          (read             ) [ 00000000000000000000000000000000000]
stream_tail          (trunc            ) [ 00000000000001000000000000000000000]
local_words_addr_1   (getelementptr    ) [ 00000000000001000000000000000000000]
idx_cast5            (zext             ) [ 00000000000000111111111110000000000]
stream_head          (load             ) [ 00000000000000111111111110000000000]
words                (load             ) [ 00000000000000111000000000000000000]
tmp_6_cast           (zext             ) [ 00000000000000000000000000000000000]
tmp_14               (trunc            ) [ 00000000000000000000000000000000000]
tmp_8                (add              ) [ 00000000000000000000000000000000000]
tmp_8_cast4          (add              ) [ 00000000000000000000000000000000000]
tmp_8_cast           (zext             ) [ 00000000000000000000000000000000000]
tmp_10_cast3         (zext             ) [ 00000000000000000000000000000000000]
tmp_10_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_6                (icmp             ) [ 00000000000000000000000000000000000]
tmp_12_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_7                (icmp             ) [ 00000000000000000000000000000000000]
or_cond              (or               ) [ 00001111111111111111111111111111100]
StgValue_126         (br               ) [ 00000000000000000000000000000000000]
tmp_3                (icmp             ) [ 00000000000000000000000000000000000]
p_neg                (xor              ) [ 00000000000000000000000000000000000]
tmp_10               (sub              ) [ 00000000000000000000000000000000000]
p_neg150_pn          (select           ) [ 00000000000000000000000000000000000]
bytes_to_write       (add              ) [ 00000000000000111000000000000000000]
StgValue_132         (br               ) [ 00001111111111111111111111111111100]
h                    (phi              ) [ 00000000000000111000000000000000000]
bytes_to_write_2     (zext             ) [ 00000000000000000000000000000000000]
tmp_11               (icmp             ) [ 00001111111111111111111111111111100]
h_1                  (add              ) [ 00001111111111111111111111111111100]
StgValue_137         (br               ) [ 00000000000000000000000000000000000]
StgValue_138         (specloopname     ) [ 00000000000000000000000000000000000]
tmp_12               (specregionbegin  ) [ 00000000000000011000000000000000000]
StgValue_140         (switch           ) [ 00000000000000000000000000000000000]
fifo_in_4_V_read     (nbread           ) [ 00000000000000000000000000000000000]
p_vld4               (extractvalue     ) [ 00000000000000000000000000000000000]
tmp_29               (extractvalue     ) [ 00000000000000000000000000000000000]
StgValue_144         (br               ) [ 00000000000000000000000000000000000]
fifo_in_3_V_read     (nbread           ) [ 00000000000000000000000000000000000]
p_vld3               (extractvalue     ) [ 00000000000000000000000000000000000]
tmp_28               (extractvalue     ) [ 00000000000000000000000000000000000]
StgValue_148         (br               ) [ 00000000000000000000000000000000000]
fifo_in_2_V_read     (nbread           ) [ 00000000000000000000000000000000000]
p_vld2               (extractvalue     ) [ 00000000000000000000000000000000000]
tmp_27               (extractvalue     ) [ 00000000000000000000000000000000000]
StgValue_152         (br               ) [ 00000000000000000000000000000000000]
fifo_in_1_V_read     (nbread           ) [ 00000000000000000000000000000000000]
p_vld8               (extractvalue     ) [ 00000000000000000000000000000000000]
tmp_24               (extractvalue     ) [ 00000000000000000000000000000000000]
StgValue_156         (br               ) [ 00000000000000000000000000000000000]
fifo_in_0_V_read     (nbread           ) [ 00000000000000000000000000000000000]
p_vld                (extractvalue     ) [ 00000000000000000000000000000000000]
tmp_22               (extractvalue     ) [ 00000000000000000000000000000000000]
StgValue_160         (br               ) [ 00000000000000000000000000000000000]
fifo_in_5_V_read     (nbread           ) [ 00000000000000000000000000000000000]
p_vld1               (extractvalue     ) [ 00000000000000000000000000000000000]
tmp_17               (extractvalue     ) [ 00000000000000000000000000000000000]
StgValue_164         (br               ) [ 00000000000000000000000000000000000]
low                  (phi              ) [ 00000000000000000000000000000000000]
empty_n              (phi              ) [ 00001111111111111111111111111111100]
StgValue_167         (br               ) [ 00000000000000000000000000000000000]
part_V               (zext             ) [ 00001111111111111111111111111111100]
StgValue_169         (br               ) [ 00001111111111111111111111111111100]
bytes_to_write_1     (phi              ) [ 00001111111111111111111111111111100]
StgValue_171         (br               ) [ 00001111111111111111111111111111100]
p_s                  (phi              ) [ 00000000000000011000000000000000000]
t_V                  (phi              ) [ 00000000000000010000000000000000000]
tmp_21_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_13               (icmp             ) [ 00001111111111111111111111111111100]
StgValue_176         (br               ) [ 00000000000000000000000000000000000]
StgValue_177         (specloopname     ) [ 00000000000000000000000000000000000]
tmp_16               (specregionbegin  ) [ 00000000000000000000000000000000000]
StgValue_179         (specpipeline     ) [ 00000000000000000000000000000000000]
StgValue_180         (switch           ) [ 00000000000000000000000000000000000]
tmp_36               (read             ) [ 00000000000000000000000000000000000]
StgValue_182         (br               ) [ 00000000000000000000000000000000000]
tmp_35               (read             ) [ 00000000000000000000000000000000000]
StgValue_184         (br               ) [ 00000000000000000000000000000000000]
tmp_34               (read             ) [ 00000000000000000000000000000000000]
StgValue_186         (br               ) [ 00000000000000000000000000000000000]
tmp_33               (read             ) [ 00000000000000000000000000000000000]
StgValue_188         (br               ) [ 00000000000000000000000000000000000]
tmp_32               (read             ) [ 00000000000000000000000000000000000]
StgValue_190         (br               ) [ 00000000000000000000000000000000000]
tmp_31               (read             ) [ 00000000000000000000000000000000000]
StgValue_192         (br               ) [ 00000000000000000000000000000000000]
hi                   (phi              ) [ 00000000000000000000000000000000000]
hi_p_V               (zext             ) [ 00000000000000000000000000000000000]
tmp_37               (trunc            ) [ 00000000000000000000000000000000000]
op2_assign           (mux              ) [ 00000000000000000000000000000000000]
tmp_25               (zext             ) [ 00000000000000000000000000000000000]
r_V                  (shl              ) [ 00000000000000000000000000000000000]
part_V_1             (or               ) [ 00001111111111111111111111111111100]
empty_8              (specregionend    ) [ 00000000000000000000000000000000000]
word_V               (add              ) [ 00001111111111111111111111111111100]
StgValue_202         (br               ) [ 00001111111111111111111111111111100]
tmp_18               (zext             ) [ 00000000000000000000000000000000000]
data_V_addr          (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_205         (store            ) [ 00000000000000000000000000000000000]
empty_9              (specregionend    ) [ 00000000000000000000000000000000000]
StgValue_207         (br               ) [ 00001111111111111111111111111111100]
val_assign_1         (phi              ) [ 00000000000000000100000001110000000]
h2                   (phi              ) [ 00000000000000000100000000000000000]
h2_cast              (zext             ) [ 00000000000000000000000000000000000]
tmp_15               (icmp             ) [ 00001111111111111111111111111111100]
empty_10             (speclooptripcount) [ 00000000000000000000000000000000000]
h_2                  (add              ) [ 00001111111111111111111111111111100]
StgValue_214         (br               ) [ 00000000000000000000000000000000000]
tmp_28_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_20               (add              ) [ 00000000000000000000000000000000000]
tmp_22_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_21               (zext             ) [ 00000000000000000000000000000000000]
data_V_addr_1        (getelementptr    ) [ 00000000000000000110000000000000000]
output_V2_sum4       (add              ) [ 00000000000000000110000000000000000]
tmp_30               (trunc            ) [ 00000000000000000000000000000000000]
stream_head_1        (add              ) [ 00000000000000000000000000000000000]
stream_head_2_cast   (zext             ) [ 00001111111111111111111111111111100]
data_V_load          (load             ) [ 00000000000000000101000000000000000]
output_V2_sum4_cast  (zext             ) [ 00000000000000000000000000000000000]
gmem_out_addr_1      (getelementptr    ) [ 00000000000000000101111110000000000]
gmem_out_addr_1_req  (writereq         ) [ 00000000000000000000000000000000000]
StgValue_229         (write            ) [ 00000000000000000000000000000000000]
StgValue_234         (specloopname     ) [ 00000000000000000000000000000000000]
tmp_19               (specregionbegin  ) [ 00000000000000000000000000000000000]
StgValue_236         (specpipeline     ) [ 00000000000000000000000000000000000]
gmem_out_addr_1_resp (writeresp        ) [ 00000000000000000000000000000000000]
empty_11             (specregionend    ) [ 00000000000000000000000000000000000]
StgValue_239         (br               ) [ 00001111111111111111111111111111100]
tmp_23               (add              ) [ 00000000000000000000000000000000000]
tmp_27_cast          (zext             ) [ 00000000000000000000000000000000000]
output_V2_sum3       (add              ) [ 00000000000000000000000000100000000]
StgValue_243         (store            ) [ 00000000000000000000000000000000000]
output_V2_sum3_cast  (zext             ) [ 00000000000000000000000000000000000]
gmem_out_addr_2      (getelementptr    ) [ 00001111111111000000000000011111100]
gmem_out_addr_2_req  (writereq         ) [ 00000000000000000000000000000000000]
p_1                  (zext             ) [ 00000000000000000000000000000000000]
StgValue_248         (write            ) [ 00000000000000000000000000000000000]
gmem_out_addr_2_resp (writeresp        ) [ 00000000000000000000000000000000000]
StgValue_254         (br               ) [ 00000000000000000000000000000000000]
StgValue_255         (br               ) [ 00101111111111111111111111111111100]
i1                   (phi              ) [ 00000000000000000000000000000000010]
exitcond             (icmp             ) [ 00000000000000000000000000000000010]
empty_6              (speclooptripcount) [ 00000000000000000000000000000000000]
i_2                  (add              ) [ 00100000000000000000000000000000010]
StgValue_260         (br               ) [ 00000000000000000000000000000000000]
tmp_5                (zext             ) [ 00000000000000000000000000000000000]
head_addr            (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_263         (store            ) [ 00000000000000000000000000000000000]
StgValue_264         (br               ) [ 00100000000000000000000000000000010]
StgValue_265         (br               ) [ 00001000000000000000000000000000011]
first_flag_1         (phi              ) [ 00000000000000000000000000000000001]
first_new_1          (phi              ) [ 00000000000000000000000000000000001]
StgValue_268         (br               ) [ 00000000000000000000000000000000000]
StgValue_269         (store            ) [ 00000000000000000000000000000000000]
StgValue_270         (br               ) [ 00000000000000000000000000000000000]
StgValue_271         (ret              ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="debug_register">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_register"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="useable_words">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="useable_words"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo_in_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_in_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_in_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_in_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifo_in_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_in_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fifo_in_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_in_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fifo_in_4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_in_4_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fifo_in_5_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_in_5_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="first">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="local_words">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_words"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="head">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="circ_buff_write_many"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str415"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str516"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str617"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str718"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str819"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i3.i5.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str920"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1021"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1122"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="data_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="output_V_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_V_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="reset_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_readreq_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="128" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="temp_tail_V_req/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="temp_tail_V_read_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="128" slack="0"/>
<pin id="193" dir="0" index="1" bw="128" slack="7"/>
<pin id="194" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_tail_V/12 "/>
</bind>
</comp>

<comp id="196" class="1004" name="fifo_in_4_V_read_nbread_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="33" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="fifo_in_4_V_read/14 "/>
</bind>
</comp>

<comp id="202" class="1004" name="fifo_in_3_V_read_nbread_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="33" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="fifo_in_3_V_read/14 "/>
</bind>
</comp>

<comp id="208" class="1004" name="fifo_in_2_V_read_nbread_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="33" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="fifo_in_2_V_read/14 "/>
</bind>
</comp>

<comp id="214" class="1004" name="fifo_in_1_V_read_nbread_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="33" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="fifo_in_1_V_read/14 "/>
</bind>
</comp>

<comp id="220" class="1004" name="fifo_in_0_V_read_nbread_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="33" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="fifo_in_0_V_read/14 "/>
</bind>
</comp>

<comp id="226" class="1004" name="fifo_in_5_V_read_nbread_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="33" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="fifo_in_5_V_read/14 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_36_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_36/15 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_35_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_35/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_34_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_34/15 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_33_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_33/15 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_32_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_32/15 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_31_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_31/15 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_writeresp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="128" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_out_addr_1_req/18 gmem_out_addr_1_resp/20 "/>
</bind>
</comp>

<comp id="275" class="1004" name="StgValue_229_write_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="128" slack="1"/>
<pin id="278" dir="0" index="2" bw="128" slack="1"/>
<pin id="279" dir="0" index="3" bw="1" slack="0"/>
<pin id="280" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_229/19 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_writeresp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="128" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_out_addr_2_req/26 gmem_out_addr_2_resp/28 "/>
</bind>
</comp>

<comp id="291" class="1004" name="StgValue_248_write_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="128" slack="1"/>
<pin id="294" dir="0" index="2" bw="16" slack="0"/>
<pin id="295" dir="0" index="3" bw="1" slack="0"/>
<pin id="296" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_248/27 "/>
</bind>
</comp>

<comp id="300" class="1004" name="useable_words_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="3" slack="0"/>
<pin id="304" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="useable_words_addr/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="useable_words_load/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="local_words_addr_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="3" slack="1"/>
<pin id="317" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_words_addr/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_83/3 words/12 "/>
</bind>
</comp>

<comp id="327" class="1004" name="head_addr_1_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="3" slack="0"/>
<pin id="331" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="head_addr_1/12 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="0"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stream_head/12 StgValue_243/25 StgValue_263/33 "/>
</bind>
</comp>

<comp id="340" class="1004" name="local_words_addr_1_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="3" slack="0"/>
<pin id="344" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_words_addr_1/12 "/>
</bind>
</comp>

<comp id="348" class="1004" name="data_V_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="15" slack="0"/>
<pin id="352" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/16 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="0" index="1" bw="128" slack="1"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_205/16 data_V_load/17 "/>
</bind>
</comp>

<comp id="360" class="1004" name="data_V_addr_1_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="15" slack="0"/>
<pin id="364" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_1/17 "/>
</bind>
</comp>

<comp id="367" class="1004" name="head_addr_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="3" slack="0"/>
<pin id="371" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="head_addr/33 "/>
</bind>
</comp>

<comp id="376" class="1005" name="i_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="1"/>
<pin id="378" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="i_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="first_flag_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_flag (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="first_flag_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_flag/2 "/>
</bind>
</comp>

<comp id="400" class="1005" name="stride_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="1"/>
<pin id="402" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="stride (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="stride_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="1" slack="1"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stride/4 "/>
</bind>
</comp>

<comp id="412" class="1005" name="h_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="15" slack="1"/>
<pin id="414" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="h_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="15" slack="0"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/14 "/>
</bind>
</comp>

<comp id="424" class="1005" name="low_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="426" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="low (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="low_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="32" slack="0"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="4" bw="32" slack="0"/>
<pin id="433" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="6" bw="32" slack="0"/>
<pin id="435" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="8" bw="32" slack="0"/>
<pin id="437" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="10" bw="32" slack="0"/>
<pin id="439" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="low/14 "/>
</bind>
</comp>

<comp id="441" class="1005" name="empty_n_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_n (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="empty_n_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="4" bw="1" slack="0"/>
<pin id="450" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="6" bw="1" slack="0"/>
<pin id="452" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="8" bw="1" slack="0"/>
<pin id="454" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="10" bw="1" slack="0"/>
<pin id="456" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="12" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_n/14 "/>
</bind>
</comp>

<comp id="459" class="1005" name="bytes_to_write_1_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="1"/>
<pin id="461" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bytes_to_write_1 (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="bytes_to_write_1_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="15" slack="0"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="16" slack="1"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bytes_to_write_1/14 "/>
</bind>
</comp>

<comp id="469" class="1005" name="p_s_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="128" slack="1"/>
<pin id="471" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_s_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="128" slack="0"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/15 "/>
</bind>
</comp>

<comp id="480" class="1005" name="t_V_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="1"/>
<pin id="482" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="484" class="1004" name="t_V_phi_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="4" slack="0"/>
<pin id="488" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/15 "/>
</bind>
</comp>

<comp id="491" class="1005" name="hi_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="493" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="hi (phireg) "/>
</bind>
</comp>

<comp id="494" class="1004" name="hi_phi_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="32" slack="0"/>
<pin id="498" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="4" bw="32" slack="0"/>
<pin id="500" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="6" bw="32" slack="0"/>
<pin id="502" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="8" bw="32" slack="0"/>
<pin id="504" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="10" bw="32" slack="0"/>
<pin id="506" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hi/15 "/>
</bind>
</comp>

<comp id="514" class="1005" name="val_assign_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="1"/>
<pin id="516" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="val_assign_1_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="2"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="9" slack="0"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign_1/17 "/>
</bind>
</comp>

<comp id="525" class="1005" name="h2_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="15" slack="1"/>
<pin id="527" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h2 (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="h2_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="15" slack="0"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h2/17 "/>
</bind>
</comp>

<comp id="536" class="1005" name="i1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="1"/>
<pin id="538" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="i1_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="0"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="1" slack="1"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/33 "/>
</bind>
</comp>

<comp id="547" class="1005" name="first_flag_1_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="first_flag_1_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="2"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="1" slack="1"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_flag_1/34 "/>
</bind>
</comp>

<comp id="559" class="1005" name="first_new_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_new_1 (phireg) "/>
</bind>
</comp>

<comp id="564" class="1004" name="first_new_1_phi_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="2" bw="1" slack="1"/>
<pin id="568" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="569" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_new_1/34 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="28" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="4" slack="0"/>
<pin id="576" dir="0" index="3" bw="6" slack="0"/>
<pin id="577" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_28_cast6_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="28" slack="0"/>
<pin id="584" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast6/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="first_load_load_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_load/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="i_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_4_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="exitcond1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="3" slack="0"/>
<pin id="615" dir="0" index="1" bw="2" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="stride_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stride_1/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="idx_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="12" slack="0"/>
<pin id="627" dir="0" index="1" bw="3" slack="0"/>
<pin id="628" dir="0" index="2" bw="1" slack="0"/>
<pin id="629" dir="0" index="3" bw="3" slack="0"/>
<pin id="630" dir="0" index="4" bw="1" slack="0"/>
<pin id="631" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="idx/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="idx_cast_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="12" slack="0"/>
<pin id="639" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_cast/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_s_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="11" slack="0"/>
<pin id="643" dir="0" index="1" bw="12" slack="0"/>
<pin id="644" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_3_cast_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="13" slack="0"/>
<pin id="649" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="output_V2_sum_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="28" slack="2"/>
<pin id="653" dir="0" index="1" bw="13" slack="0"/>
<pin id="654" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_V2_sum/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="output_V2_sum_cast_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="29" slack="1"/>
<pin id="658" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_V2_sum_cast/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="gmem_out_addr_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="128" slack="0"/>
<pin id="661" dir="0" index="1" bw="29" slack="0"/>
<pin id="662" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_9_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="8"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="672" class="1004" name="stream_tail_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="128" slack="0"/>
<pin id="674" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stream_tail/12 "/>
</bind>
</comp>

<comp id="676" class="1004" name="idx_cast5_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="12" slack="9"/>
<pin id="678" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_cast5/13 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_6_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="0"/>
<pin id="681" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_14_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="0"/>
<pin id="685" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_8_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="16" slack="0"/>
<pin id="690" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_8_cast4_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="9" slack="0"/>
<pin id="696" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_cast4/13 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_8_cast_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="17" slack="0"/>
<pin id="701" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/13 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_10_cast3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="1"/>
<pin id="705" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast3/13 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_10_cast_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="1"/>
<pin id="708" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/13 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_6_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="17" slack="0"/>
<pin id="711" dir="0" index="1" bw="16" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_12_cast_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="9" slack="0"/>
<pin id="717" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/13 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_7_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="9" slack="0"/>
<pin id="721" dir="0" index="1" bw="16" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="725" class="1004" name="or_cond_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/13 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="17" slack="0"/>
<pin id="733" dir="0" index="1" bw="16" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="737" class="1004" name="p_neg_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_neg/13 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_10_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="10" slack="0"/>
<pin id="745" dir="0" index="1" bw="16" slack="0"/>
<pin id="746" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_neg150_pn_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="16" slack="0"/>
<pin id="752" dir="0" index="2" bw="16" slack="0"/>
<pin id="753" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_neg150_pn/13 "/>
</bind>
</comp>

<comp id="757" class="1004" name="bytes_to_write_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="0" index="1" bw="16" slack="1"/>
<pin id="760" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bytes_to_write/13 "/>
</bind>
</comp>

<comp id="762" class="1004" name="bytes_to_write_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="15" slack="0"/>
<pin id="764" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bytes_to_write_2/14 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_11_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="15" slack="0"/>
<pin id="769" dir="0" index="1" bw="16" slack="1"/>
<pin id="770" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="772" class="1004" name="h_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="15" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/14 "/>
</bind>
</comp>

<comp id="778" class="1004" name="p_vld4_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="33" slack="0"/>
<pin id="780" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_vld4/14 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_29_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="33" slack="0"/>
<pin id="785" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_29/14 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_vld3_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="33" slack="0"/>
<pin id="790" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_vld3/14 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_28_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="33" slack="0"/>
<pin id="795" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_28/14 "/>
</bind>
</comp>

<comp id="798" class="1004" name="p_vld2_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="33" slack="0"/>
<pin id="800" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_vld2/14 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_27_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="33" slack="0"/>
<pin id="805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_27/14 "/>
</bind>
</comp>

<comp id="808" class="1004" name="p_vld8_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="33" slack="0"/>
<pin id="810" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_vld8/14 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_24_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="33" slack="0"/>
<pin id="815" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_24/14 "/>
</bind>
</comp>

<comp id="818" class="1004" name="p_vld_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="33" slack="0"/>
<pin id="820" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_vld/14 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_22_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="33" slack="0"/>
<pin id="825" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="828" class="1004" name="p_vld1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="33" slack="0"/>
<pin id="830" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_vld1/14 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_17_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="33" slack="0"/>
<pin id="835" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="838" class="1004" name="part_V_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="0"/>
<pin id="840" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="part_V/14 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_21_cast_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="0"/>
<pin id="844" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/15 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_13_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="4" slack="0"/>
<pin id="848" dir="0" index="1" bw="8" slack="2"/>
<pin id="849" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/15 "/>
</bind>
</comp>

<comp id="851" class="1004" name="hi_p_V_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="hi_p_V/15 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_37_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="0"/>
<pin id="857" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/15 "/>
</bind>
</comp>

<comp id="859" class="1004" name="op2_assign_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="0" index="2" bw="7" slack="0"/>
<pin id="863" dir="0" index="3" bw="8" slack="0"/>
<pin id="864" dir="0" index="4" bw="8" slack="0"/>
<pin id="865" dir="0" index="5" bw="2" slack="0"/>
<pin id="866" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="op2_assign/15 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_25_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/15 "/>
</bind>
</comp>

<comp id="877" class="1004" name="r_V_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="0" index="1" bw="8" slack="0"/>
<pin id="880" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/15 "/>
</bind>
</comp>

<comp id="883" class="1004" name="part_V_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="128" slack="0"/>
<pin id="885" dir="0" index="1" bw="128" slack="0"/>
<pin id="886" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="part_V_1/15 "/>
</bind>
</comp>

<comp id="889" class="1004" name="word_V_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="4" slack="0"/>
<pin id="892" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="word_V/15 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_18_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="15" slack="2"/>
<pin id="897" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/16 "/>
</bind>
</comp>

<comp id="900" class="1004" name="h2_cast_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="15" slack="0"/>
<pin id="902" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h2_cast/17 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_15_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="15" slack="0"/>
<pin id="906" dir="0" index="1" bw="16" slack="1"/>
<pin id="907" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/17 "/>
</bind>
</comp>

<comp id="910" class="1004" name="h_2_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="15" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_2/17 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_28_cast_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/17 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_20_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="0"/>
<pin id="922" dir="0" index="1" bw="12" slack="2"/>
<pin id="923" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/17 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_22_cast_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="17" slack="0"/>
<pin id="927" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/17 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_21_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="15" slack="0"/>
<pin id="931" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/17 "/>
</bind>
</comp>

<comp id="934" class="1004" name="output_V2_sum4_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="28" slack="13"/>
<pin id="936" dir="0" index="1" bw="17" slack="0"/>
<pin id="937" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_V2_sum4/17 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_30_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="16" slack="0"/>
<pin id="941" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/17 "/>
</bind>
</comp>

<comp id="943" class="1004" name="stream_head_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="9" slack="0"/>
<pin id="946" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stream_head_1/17 "/>
</bind>
</comp>

<comp id="949" class="1004" name="stream_head_2_cast_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="9" slack="0"/>
<pin id="951" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="stream_head_2_cast/17 "/>
</bind>
</comp>

<comp id="953" class="1004" name="output_V2_sum4_cast_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="29" slack="1"/>
<pin id="955" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_V2_sum4_cast/18 "/>
</bind>
</comp>

<comp id="956" class="1004" name="gmem_out_addr_1_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="128" slack="0"/>
<pin id="958" dir="0" index="1" bw="29" slack="0"/>
<pin id="959" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr_1/18 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_23_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="12" slack="12"/>
<pin id="965" dir="0" index="1" bw="11" slack="0"/>
<pin id="966" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/25 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_27_cast_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="13" slack="0"/>
<pin id="970" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/25 "/>
</bind>
</comp>

<comp id="972" class="1004" name="output_V2_sum3_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="13" slack="0"/>
<pin id="974" dir="0" index="1" bw="28" slack="14"/>
<pin id="975" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_V2_sum3/25 "/>
</bind>
</comp>

<comp id="977" class="1004" name="output_V2_sum3_cast_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="29" slack="1"/>
<pin id="979" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_V2_sum3_cast/26 "/>
</bind>
</comp>

<comp id="980" class="1004" name="gmem_out_addr_2_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="128" slack="0"/>
<pin id="982" dir="0" index="1" bw="29" slack="0"/>
<pin id="983" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr_2/26 "/>
</bind>
</comp>

<comp id="987" class="1004" name="p_1_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="16" slack="3"/>
<pin id="989" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_1/27 "/>
</bind>
</comp>

<comp id="992" class="1004" name="exitcond_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="3" slack="0"/>
<pin id="994" dir="0" index="1" bw="2" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/33 "/>
</bind>
</comp>

<comp id="998" class="1004" name="i_2_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="3" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/33 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_5_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="3" slack="0"/>
<pin id="1006" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/33 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="StgValue_269_store_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_269/34 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_28_cast6_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="29" slack="2"/>
<pin id="1017" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="tmp_28_cast6 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="first_load_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_load "/>
</bind>
</comp>

<comp id="1029" class="1005" name="i_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="3" slack="0"/>
<pin id="1031" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="tmp_2_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="64" slack="1"/>
<pin id="1036" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="useable_words_addr_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="3" slack="1"/>
<pin id="1041" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="useable_words_addr "/>
</bind>
</comp>

<comp id="1050" class="1005" name="stride_1_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="3" slack="0"/>
<pin id="1052" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="stride_1 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="idx_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="12" slack="9"/>
<pin id="1057" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="1060" class="1005" name="idx_cast_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="13" slack="12"/>
<pin id="1062" dir="1" index="1" bw="13" slack="12"/>
</pin_list>
<bind>
<opset="idx_cast "/>
</bind>
</comp>

<comp id="1065" class="1005" name="output_V2_sum_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="29" slack="1"/>
<pin id="1067" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="output_V2_sum "/>
</bind>
</comp>

<comp id="1070" class="1005" name="gmem_out_addr_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="128" slack="1"/>
<pin id="1072" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr "/>
</bind>
</comp>

<comp id="1076" class="1005" name="head_addr_1_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="3" slack="1"/>
<pin id="1078" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="head_addr_1 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="stream_tail_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="16" slack="1"/>
<pin id="1083" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stream_tail "/>
</bind>
</comp>

<comp id="1088" class="1005" name="local_words_addr_1_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="3" slack="1"/>
<pin id="1090" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_words_addr_1 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="idx_cast5_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="17" slack="2"/>
<pin id="1095" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="idx_cast5 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="stream_head_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="2"/>
<pin id="1100" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="stream_head "/>
</bind>
</comp>

<comp id="1103" class="1005" name="words_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="2"/>
<pin id="1105" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="words "/>
</bind>
</comp>

<comp id="1108" class="1005" name="or_cond_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="10"/>
<pin id="1110" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1112" class="1005" name="bytes_to_write_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="1"/>
<pin id="1114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bytes_to_write "/>
</bind>
</comp>

<comp id="1118" class="1005" name="tmp_11_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="1"/>
<pin id="1120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="h_1_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="15" slack="0"/>
<pin id="1124" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="part_V_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="128" slack="1"/>
<pin id="1129" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="part_V "/>
</bind>
</comp>

<comp id="1135" class="1005" name="part_V_1_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="128" slack="0"/>
<pin id="1137" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="part_V_1 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="word_V_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="4" slack="0"/>
<pin id="1142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="word_V "/>
</bind>
</comp>

<comp id="1145" class="1005" name="tmp_15_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="1"/>
<pin id="1147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="h_2_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="15" slack="0"/>
<pin id="1151" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="data_V_addr_1_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="9" slack="1"/>
<pin id="1156" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_1 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="output_V2_sum4_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="29" slack="1"/>
<pin id="1161" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="output_V2_sum4 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="stream_head_2_cast_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="16" slack="0"/>
<pin id="1166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="stream_head_2_cast "/>
</bind>
</comp>

<comp id="1169" class="1005" name="data_V_load_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="128" slack="1"/>
<pin id="1171" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load "/>
</bind>
</comp>

<comp id="1174" class="1005" name="gmem_out_addr_1_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="128" slack="1"/>
<pin id="1176" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr_1 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="output_V2_sum3_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="29" slack="1"/>
<pin id="1182" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="output_V2_sum3 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="gmem_out_addr_2_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="128" slack="1"/>
<pin id="1187" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr_2 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="i_2_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="3" slack="0"/>
<pin id="1196" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="94" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="104" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="72" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="106" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="132" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="132" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="132" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="132" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="132" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="132" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="140" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="140" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="140" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="140" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="140" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="140" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="156" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="72" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="158" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="112" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="283"><net_src comp="160" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="289"><net_src comp="156" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="72" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="158" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="112" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="299"><net_src comp="160" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="305"><net_src comp="8" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="88" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="88" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="307" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="313" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="88" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="24" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="88" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="340" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="353"><net_src comp="88" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="88" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="360" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="88" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="166" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="375"><net_src comp="367" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="379"><net_src comp="78" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="90" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="92" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="399"><net_src comp="391" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="403"><net_src comp="78" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="411"><net_src comp="404" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="415"><net_src comp="116" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="416" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="458"><net_src comp="444" pin="12"/><net_sink comp="441" pin=0"/></net>

<net id="468"><net_src comp="462" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="472"><net_src comp="469" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="479"><net_src comp="473" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="483"><net_src comp="134" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="508"><net_src comp="262" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="509"><net_src comp="232" pin="2"/><net_sink comp="494" pin=2"/></net>

<net id="510"><net_src comp="238" pin="2"/><net_sink comp="494" pin=4"/></net>

<net id="511"><net_src comp="244" pin="2"/><net_sink comp="494" pin=6"/></net>

<net id="512"><net_src comp="250" pin="2"/><net_sink comp="494" pin=8"/></net>

<net id="513"><net_src comp="256" pin="2"/><net_sink comp="494" pin=10"/></net>

<net id="517"><net_src comp="514" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="524"><net_src comp="518" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="528"><net_src comp="116" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="78" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="550"><net_src comp="92" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="387" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="547" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="92" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="90" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="570"><net_src comp="559" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="559" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="578"><net_src comp="30" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="172" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="32" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="34" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="585"><net_src comp="572" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="22" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="380" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="80" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="380" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="86" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="380" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="611"><net_src comp="178" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="96" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="404" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="80" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="404" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="86" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="632"><net_src comp="98" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="404" pin="4"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="100" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="635"><net_src comp="404" pin="4"/><net_sink comp="625" pin=3"/></net>

<net id="636"><net_src comp="90" pin="0"/><net_sink comp="625" pin=4"/></net>

<net id="640"><net_src comp="625" pin="5"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="102" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="637" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="663"><net_src comp="0" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="656" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="665"><net_src comp="659" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="669"><net_src comp="400" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="675"><net_src comp="191" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="682"><net_src comp="334" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="334" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="108" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="679" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="110" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="683" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="687" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="713"><net_src comp="699" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="693" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="703" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="709" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="687" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="703" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="334" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="112" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="114" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="334" pin="3"/><net_sink comp="743" pin=1"/></net>

<net id="754"><net_src comp="731" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="737" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="743" pin="2"/><net_sink comp="749" pin=2"/></net>

<net id="761"><net_src comp="749" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="416" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="771"><net_src comp="762" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="776"><net_src comp="416" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="118" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="196" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="786"><net_src comp="196" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="791"><net_src comp="202" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="444" pin=4"/></net>

<net id="796"><net_src comp="202" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="427" pin=4"/></net>

<net id="801"><net_src comp="208" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="444" pin=6"/></net>

<net id="806"><net_src comp="208" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="427" pin=6"/></net>

<net id="811"><net_src comp="214" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="444" pin=8"/></net>

<net id="816"><net_src comp="214" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="427" pin=8"/></net>

<net id="821"><net_src comp="220" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="444" pin=10"/></net>

<net id="826"><net_src comp="220" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="427" pin=10"/></net>

<net id="831"><net_src comp="226" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="836"><net_src comp="226" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="841"><net_src comp="427" pin="12"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="484" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="842" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="494" pin="12"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="484" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="867"><net_src comp="142" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="868"><net_src comp="144" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="146" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="870"><net_src comp="148" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="871"><net_src comp="150" pin="0"/><net_sink comp="859" pin=4"/></net>

<net id="872"><net_src comp="855" pin="1"/><net_sink comp="859" pin=5"/></net>

<net id="876"><net_src comp="859" pin="6"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="851" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="873" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="877" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="473" pin="4"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="134" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="484" pin="4"/><net_sink comp="889" pin=1"/></net>

<net id="898"><net_src comp="412" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="903"><net_src comp="529" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="459" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="529" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="118" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="518" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="916" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="928"><net_src comp="920" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="529" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="938"><net_src comp="925" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="942"><net_src comp="518" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="947"><net_src comp="110" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="939" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="952"><net_src comp="943" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="960"><net_src comp="0" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="953" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="962"><net_src comp="956" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="967"><net_src comp="164" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="971"><net_src comp="963" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="968" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="984"><net_src comp="0" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="977" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="986"><net_src comp="980" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="990"><net_src comp="514" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="996"><net_src comp="540" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="80" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="540" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="86" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1007"><net_src comp="540" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1013"><net_src comp="564" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="22" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1018"><net_src comp="582" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1021"><net_src comp="1015" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1025"><net_src comp="586" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1032"><net_src comp="596" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1037"><net_src comp="602" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1042"><net_src comp="300" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1053"><net_src comp="619" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1058"><net_src comp="625" pin="5"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1063"><net_src comp="637" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1068"><net_src comp="651" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1073"><net_src comp="659" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="1079"><net_src comp="327" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1084"><net_src comp="672" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1087"><net_src comp="1081" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1091"><net_src comp="340" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1096"><net_src comp="676" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1101"><net_src comp="334" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1106"><net_src comp="320" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1111"><net_src comp="725" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1115"><net_src comp="757" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1121"><net_src comp="767" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="772" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1130"><net_src comp="838" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1138"><net_src comp="883" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1143"><net_src comp="889" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="1148"><net_src comp="904" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1152"><net_src comp="910" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="1157"><net_src comp="360" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1162"><net_src comp="934" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1167"><net_src comp="949" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1172"><net_src comp="354" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1177"><net_src comp="956" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1183"><net_src comp="972" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1188"><net_src comp="980" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1197"><net_src comp="998" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="540" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {18 19 20 21 22 23 24 26 27 28 29 30 31 32 }
	Port: first | {34 }
	Port: local_words | {3 }
	Port: head | {25 33 }
 - Input state : 
	Port: circ_buff_write_many128 : gmem_out | {5 6 7 8 9 10 11 12 }
	Port: circ_buff_write_many128 : output_V | {1 }
	Port: circ_buff_write_many128 : reset | {2 }
	Port: circ_buff_write_many128 : useable_words | {2 3 }
	Port: circ_buff_write_many128 : fifo_in_0_V | {14 15 }
	Port: circ_buff_write_many128 : fifo_in_1_V | {14 15 }
	Port: circ_buff_write_many128 : fifo_in_2_V | {14 15 }
	Port: circ_buff_write_many128 : fifo_in_3_V | {14 15 }
	Port: circ_buff_write_many128 : fifo_in_4_V | {14 15 }
	Port: circ_buff_write_many128 : fifo_in_5_V | {14 15 }
	Port: circ_buff_write_many128 : first | {1 }
	Port: circ_buff_write_many128 : local_words | {12 13 }
	Port: circ_buff_write_many128 : head | {12 13 }
  - Chain level:
	State 1
		tmp_28_cast6 : 1
		StgValue_64 : 1
	State 2
		tmp_1 : 1
		i_1 : 1
		StgValue_70 : 2
		tmp_2 : 1
		useable_words_addr : 2
		useable_words_load : 3
		first_flag : 1
		StgValue_78 : 1
	State 3
		StgValue_83 : 1
	State 4
		exitcond1 : 1
		stride_1 : 1
		StgValue_89 : 2
		idx : 1
		idx_cast : 2
		tmp_s : 3
		tmp_3_cast : 4
		output_V2_sum : 5
	State 5
		gmem_out_addr : 1
		temp_tail_V_req : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		head_addr_1 : 1
		stream_head : 2
		local_words_addr_1 : 1
		words : 2
	State 13
		tmp_6_cast : 1
		tmp_14 : 1
		tmp_8 : 2
		tmp_8_cast4 : 2
		tmp_8_cast : 3
		tmp_6 : 4
		tmp_12_cast : 3
		tmp_7 : 4
		or_cond : 5
		StgValue_126 : 5
		tmp_3 : 3
		p_neg : 1
		tmp_10 : 1
		p_neg150_pn : 4
		bytes_to_write : 5
	State 14
		bytes_to_write_2 : 1
		tmp_11 : 2
		h_1 : 1
		StgValue_137 : 3
		low : 1
		empty_n : 1
		StgValue_167 : 2
		part_V : 2
		bytes_to_write_1 : 3
	State 15
		tmp_21_cast : 1
		tmp_13 : 2
		StgValue_176 : 3
		hi : 1
		hi_p_V : 2
		tmp_37 : 1
		op2_assign : 2
		tmp_25 : 3
		r_V : 4
		part_V_1 : 5
		empty_8 : 1
		word_V : 1
	State 16
		data_V_addr : 1
		StgValue_205 : 2
	State 17
		h2_cast : 1
		tmp_15 : 2
		h_2 : 1
		StgValue_214 : 3
		tmp_28_cast : 1
		tmp_20 : 2
		tmp_22_cast : 3
		tmp_21 : 1
		data_V_addr_1 : 2
		data_V_load : 3
		output_V2_sum4 : 4
		tmp_30 : 1
		stream_head_1 : 2
		stream_head_2_cast : 3
	State 18
		gmem_out_addr_1 : 1
		gmem_out_addr_1_req : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		empty_11 : 1
	State 25
		tmp_27_cast : 1
		output_V2_sum3 : 2
	State 26
		gmem_out_addr_2 : 1
		gmem_out_addr_2_req : 2
	State 27
		StgValue_248 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		exitcond : 1
		i_2 : 1
		StgValue_260 : 2
		tmp_5 : 1
		head_addr : 2
		StgValue_263 : 3
	State 34
		StgValue_268 : 1
		StgValue_269 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           i_1_fu_596           |    0    |    11   |
|          |         stride_1_fu_619        |    0    |    11   |
|          |          tmp_s_fu_641          |    0    |    19   |
|          |      output_V2_sum_fu_651      |    0    |    35   |
|          |          tmp_8_fu_687          |    0    |    23   |
|          |       tmp_8_cast4_fu_693       |    0    |    16   |
|          |      bytes_to_write_fu_757     |    0    |    23   |
|    add   |           h_1_fu_772           |    0    |    22   |
|          |          word_V_fu_889         |    0    |    12   |
|          |           h_2_fu_910           |    0    |    22   |
|          |          tmp_20_fu_920         |    0    |    23   |
|          |      output_V2_sum4_fu_934     |    0    |    35   |
|          |      stream_head_1_fu_943      |    0    |    16   |
|          |          tmp_23_fu_963         |    0    |    19   |
|          |      output_V2_sum3_fu_972     |    0    |    35   |
|          |           i_2_fu_998           |    0    |    11   |
|----------|--------------------------------|---------|---------|
|    or    |         or_cond_fu_725         |    0    |    2    |
|          |         part_V_1_fu_883        |    0    |   128   |
|----------|--------------------------------|---------|---------|
|          |          tmp_1_fu_590          |    0    |    9    |
|          |          tmp_4_fu_607          |    0    |    11   |
|          |        exitcond1_fu_613        |    0    |    9    |
|          |          tmp_6_fu_709          |    0    |    20   |
|   icmp   |          tmp_7_fu_719          |    0    |    13   |
|          |          tmp_3_fu_731          |    0    |    20   |
|          |          tmp_11_fu_767         |    0    |    13   |
|          |          tmp_13_fu_846         |    0    |    11   |
|          |          tmp_15_fu_904         |    0    |    13   |
|          |         exitcond_fu_992        |    0    |    9    |
|----------|--------------------------------|---------|---------|
|    shl   |           r_V_fu_877           |    0    |    97   |
|----------|--------------------------------|---------|---------|
|    sub   |          tmp_10_fu_743         |    0    |    23   |
|----------|--------------------------------|---------|---------|
|    mux   |        op2_assign_fu_859       |    0    |    17   |
|----------|--------------------------------|---------|---------|
|    xor   |          p_neg_fu_737          |    0    |    16   |
|----------|--------------------------------|---------|---------|
|  select  |       p_neg150_pn_fu_749       |    0    |    16   |
|----------|--------------------------------|---------|---------|
|          |    output_V_read_read_fu_172   |    0    |    0    |
|          |     reset_read_read_fu_178     |    0    |    0    |
|          |     temp_tail_V_read_fu_191    |    0    |    0    |
|          |       tmp_36_read_fu_232       |    0    |    0    |
|   read   |       tmp_35_read_fu_238       |    0    |    0    |
|          |       tmp_34_read_fu_244       |    0    |    0    |
|          |       tmp_33_read_fu_250       |    0    |    0    |
|          |       tmp_32_read_fu_256       |    0    |    0    |
|          |       tmp_31_read_fu_262       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_184       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          | fifo_in_4_V_read_nbread_fu_196 |    0    |    0    |
|          | fifo_in_3_V_read_nbread_fu_202 |    0    |    0    |
|  nbread  | fifo_in_2_V_read_nbread_fu_208 |    0    |    0    |
|          | fifo_in_1_V_read_nbread_fu_214 |    0    |    0    |
|          | fifo_in_0_V_read_nbread_fu_220 |    0    |    0    |
|          | fifo_in_5_V_read_nbread_fu_226 |    0    |    0    |
|----------|--------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_268      |    0    |    0    |
|          |      grp_writeresp_fu_284      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |    StgValue_229_write_fu_275   |    0    |    0    |
|          |    StgValue_248_write_fu_291   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|           tmp_fu_572           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       tmp_28_cast6_fu_582      |    0    |    0    |
|          |          tmp_2_fu_602          |    0    |    0    |
|          |         idx_cast_fu_637        |    0    |    0    |
|          |        tmp_3_cast_fu_647       |    0    |    0    |
|          |    output_V2_sum_cast_fu_656   |    0    |    0    |
|          |          tmp_9_fu_666          |    0    |    0    |
|          |        idx_cast5_fu_676        |    0    |    0    |
|          |        tmp_6_cast_fu_679       |    0    |    0    |
|          |        tmp_8_cast_fu_699       |    0    |    0    |
|          |       tmp_10_cast3_fu_703      |    0    |    0    |
|          |       tmp_10_cast_fu_706       |    0    |    0    |
|          |       tmp_12_cast_fu_715       |    0    |    0    |
|          |     bytes_to_write_2_fu_762    |    0    |    0    |
|   zext   |          part_V_fu_838         |    0    |    0    |
|          |       tmp_21_cast_fu_842       |    0    |    0    |
|          |          hi_p_V_fu_851         |    0    |    0    |
|          |          tmp_25_fu_873         |    0    |    0    |
|          |          tmp_18_fu_895         |    0    |    0    |
|          |         h2_cast_fu_900         |    0    |    0    |
|          |       tmp_28_cast_fu_916       |    0    |    0    |
|          |       tmp_22_cast_fu_925       |    0    |    0    |
|          |          tmp_21_fu_929         |    0    |    0    |
|          |    stream_head_2_cast_fu_949   |    0    |    0    |
|          |   output_V2_sum4_cast_fu_953   |    0    |    0    |
|          |       tmp_27_cast_fu_968       |    0    |    0    |
|          |   output_V2_sum3_cast_fu_977   |    0    |    0    |
|          |           p_1_fu_987           |    0    |    0    |
|          |          tmp_5_fu_1004         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|           idx_fu_625           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       stream_tail_fu_672       |    0    |    0    |
|   trunc  |          tmp_14_fu_683         |    0    |    0    |
|          |          tmp_37_fu_855         |    0    |    0    |
|          |          tmp_30_fu_939         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          p_vld4_fu_778         |    0    |    0    |
|          |          tmp_29_fu_783         |    0    |    0    |
|          |          p_vld3_fu_788         |    0    |    0    |
|          |          tmp_28_fu_793         |    0    |    0    |
|          |          p_vld2_fu_798         |    0    |    0    |
|extractvalue|          tmp_27_fu_803         |    0    |    0    |
|          |          p_vld8_fu_808         |    0    |    0    |
|          |          tmp_24_fu_813         |    0    |    0    |
|          |          p_vld_fu_818          |    0    |    0    |
|          |          tmp_22_fu_823         |    0    |    0    |
|          |          p_vld1_fu_828         |    0    |    0    |
|          |          tmp_17_fu_833         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   760   |
|----------|--------------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|   data_V  |    4   |    0   |    0   |
|    head   |    0   |   32   |    2   |
|local_words|    0   |   16   |    1   |
+-----------+--------+--------+--------+
|   Total   |    4   |   48   |    3   |
+-----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  bytes_to_write_1_reg_459 |   16   |
|  bytes_to_write_reg_1112  |   16   |
|   data_V_addr_1_reg_1154  |    9   |
|    data_V_load_reg_1169   |   128  |
|      empty_n_reg_441      |    1   |
|    first_flag_1_reg_547   |    1   |
|     first_flag_reg_387    |    1   |
|    first_load_reg_1022    |    1   |
|    first_new_1_reg_559    |    1   |
|  gmem_out_addr_1_reg_1174 |   128  |
|  gmem_out_addr_2_reg_1185 |   128  |
|   gmem_out_addr_reg_1070  |   128  |
|         h2_reg_525        |   15   |
|        h_1_reg_1122       |   15   |
|        h_2_reg_1149       |   15   |
|         h_reg_412         |   15   |
|    head_addr_1_reg_1076   |    3   |
|         hi_reg_491        |   32   |
|         i1_reg_536        |    3   |
|        i_1_reg_1029       |    3   |
|        i_2_reg_1194       |    3   |
|         i_reg_376         |    3   |
|     idx_cast5_reg_1093    |   17   |
|     idx_cast_reg_1060     |   13   |
|        idx_reg_1055       |   12   |
|local_words_addr_1_reg_1088|    3   |
|        low_reg_424        |   32   |
|      or_cond_reg_1108     |    1   |
|  output_V2_sum3_reg_1180  |   29   |
|  output_V2_sum4_reg_1159  |   29   |
|   output_V2_sum_reg_1065  |   29   |
|        p_s_reg_469        |   128  |
|     part_V_1_reg_1135     |   128  |
|      part_V_reg_1127      |   128  |
|stream_head_2_cast_reg_1164|   16   |
|    stream_head_reg_1098   |   16   |
|    stream_tail_reg_1081   |   16   |
|     stride_1_reg_1050     |    3   |
|       stride_reg_400      |    3   |
|        t_V_reg_480        |    4   |
|      tmp_11_reg_1118      |    1   |
|      tmp_15_reg_1145      |    1   |
|   tmp_28_cast6_reg_1015   |   29   |
|       tmp_2_reg_1034      |   64   |
|useable_words_addr_reg_1039|    3   |
|    val_assign_1_reg_514   |   16   |
|      word_V_reg_1140      |    4   |
|       words_reg_1103      |    8   |
+---------------------------+--------+
|           Total           |  1398  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_184  |  p1  |   2  |  128 |   256  ||    9    |
| grp_writeresp_fu_268 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_268 |  p1  |   2  |  128 |   256  ||    9    |
| grp_writeresp_fu_284 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_284 |  p1  |   2  |  128 |   256  ||    9    |
|   grp_access_fu_307  |  p0  |   2  |   3  |    6   ||    9    |
|   grp_access_fu_320  |  p0  |   3  |   3  |    9   ||    15   |
|   grp_access_fu_334  |  p0  |   3  |   3  |    9   ||    15   |
|   grp_access_fu_334  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_354  |  p0  |   3  |   9  |   27   ||    15   |
|  first_flag_reg_387  |  p0  |   2  |   1  |    2   ||    9    |
|    stride_reg_400    |  p0  |   2  |   3  |    6   ||    9    |
|       h_reg_412      |  p0  |   2  |  15  |   30   ||    9    |
|  first_new_1_reg_559 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   895  || 9.24025 ||   117   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   760  |
|   Memory  |    4   |    -   |   48   |    3   |
|Multiplexer|    -   |    9   |    -   |   117  |
|  Register |    -   |    -   |  1398  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    9   |  1446  |   880  |
+-----------+--------+--------+--------+--------+
