{
  "module_name": "sparx5_main_regs.h",
  "hash_id": "ecf1e8e717c0babc0bd0e922316ef731d0d8fd5cac197c5831dda4eb8f21bef5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/microchip/sparx5/sparx5_main_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef _SPARX5_MAIN_REGS_H_\n#define _SPARX5_MAIN_REGS_H_\n\n#include <linux/bitfield.h>\n#include <linux/types.h>\n#include <linux/bug.h>\n\nenum sparx5_target {\n\tTARGET_ANA_AC = 1,\n\tTARGET_ANA_ACL = 2,\n\tTARGET_ANA_AC_POL = 4,\n\tTARGET_ANA_AC_SDLB = 5,\n\tTARGET_ANA_CL = 6,\n\tTARGET_ANA_L2 = 7,\n\tTARGET_ANA_L3 = 8,\n\tTARGET_ASM = 9,\n\tTARGET_CLKGEN = 11,\n\tTARGET_CPU = 12,\n\tTARGET_DEV10G = 17,\n\tTARGET_DEV25G = 29,\n\tTARGET_DEV2G5 = 37,\n\tTARGET_DEV5G = 102,\n\tTARGET_DSM = 115,\n\tTARGET_EACL = 116,\n\tTARGET_FDMA = 117,\n\tTARGET_GCB = 118,\n\tTARGET_HSCH = 119,\n\tTARGET_LRN = 122,\n\tTARGET_PCEP = 129,\n\tTARGET_PCS10G_BR = 132,\n\tTARGET_PCS25G_BR = 144,\n\tTARGET_PCS5G_BR = 160,\n\tTARGET_PORT_CONF = 173,\n\tTARGET_PTP = 174,\n\tTARGET_QFWD = 175,\n\tTARGET_QRES = 176,\n\tTARGET_QS = 177,\n\tTARGET_QSYS = 178,\n\tTARGET_REW = 179,\n\tTARGET_VCAP_ES0 = 323,\n\tTARGET_VCAP_ES2 = 324,\n\tTARGET_VCAP_SUPER = 326,\n\tTARGET_VOP = 327,\n\tTARGET_XQS = 331,\n\tNUM_TARGETS = 332\n};\n\n#define __REG(...)    __VA_ARGS__\n\n \n#define ANA_AC_RAM_INIT           __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 839108, 0, 1, 4, 0, 0, 1, 4)\n\n#define ANA_AC_RAM_INIT_RAM_INIT                 BIT(1)\n#define ANA_AC_RAM_INIT_RAM_INIT_SET(x)\\\n\tFIELD_PREP(ANA_AC_RAM_INIT_RAM_INIT, x)\n#define ANA_AC_RAM_INIT_RAM_INIT_GET(x)\\\n\tFIELD_GET(ANA_AC_RAM_INIT_RAM_INIT, x)\n\n#define ANA_AC_RAM_INIT_RAM_CFG_HOOK             BIT(0)\n#define ANA_AC_RAM_INIT_RAM_CFG_HOOK_SET(x)\\\n\tFIELD_PREP(ANA_AC_RAM_INIT_RAM_CFG_HOOK, x)\n#define ANA_AC_RAM_INIT_RAM_CFG_HOOK_GET(x)\\\n\tFIELD_GET(ANA_AC_RAM_INIT_RAM_CFG_HOOK, x)\n\n \n#define ANA_AC_OWN_UPSID(r)       __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 894472, 0, 1, 352, 52, r, 3, 4)\n\n#define ANA_AC_OWN_UPSID_OWN_UPSID               GENMASK(4, 0)\n#define ANA_AC_OWN_UPSID_OWN_UPSID_SET(x)\\\n\tFIELD_PREP(ANA_AC_OWN_UPSID_OWN_UPSID, x)\n#define ANA_AC_OWN_UPSID_OWN_UPSID_GET(x)\\\n\tFIELD_GET(ANA_AC_OWN_UPSID_OWN_UPSID, x)\n\n \n#define ANA_AC_SRC_CFG(g)         __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 849920, g, 102, 16, 0, 0, 1, 4)\n\n \n#define ANA_AC_SRC_CFG1(g)        __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 849920, g, 102, 16, 4, 0, 1, 4)\n\n \n#define ANA_AC_SRC_CFG2(g)        __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 849920, g, 102, 16, 8, 0, 1, 4)\n\n#define ANA_AC_SRC_CFG2_PORT_MASK2               BIT(0)\n#define ANA_AC_SRC_CFG2_PORT_MASK2_SET(x)\\\n\tFIELD_PREP(ANA_AC_SRC_CFG2_PORT_MASK2, x)\n#define ANA_AC_SRC_CFG2_PORT_MASK2_GET(x)\\\n\tFIELD_GET(ANA_AC_SRC_CFG2_PORT_MASK2, x)\n\n \n#define ANA_AC_PGID_CFG(g)        __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 786432, g, 3290, 16, 0, 0, 1, 4)\n\n \n#define ANA_AC_PGID_CFG1(g)       __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 786432, g, 3290, 16, 4, 0, 1, 4)\n\n \n#define ANA_AC_PGID_CFG2(g)       __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 786432, g, 3290, 16, 8, 0, 1, 4)\n\n#define ANA_AC_PGID_CFG2_PORT_MASK2              BIT(0)\n#define ANA_AC_PGID_CFG2_PORT_MASK2_SET(x)\\\n\tFIELD_PREP(ANA_AC_PGID_CFG2_PORT_MASK2, x)\n#define ANA_AC_PGID_CFG2_PORT_MASK2_GET(x)\\\n\tFIELD_GET(ANA_AC_PGID_CFG2_PORT_MASK2, x)\n\n \n#define ANA_AC_PGID_MISC_CFG(g)   __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 786432, g, 3290, 16, 12, 0, 1, 4)\n\n#define ANA_AC_PGID_MISC_CFG_PGID_CPU_QU         GENMASK(6, 4)\n#define ANA_AC_PGID_MISC_CFG_PGID_CPU_QU_SET(x)\\\n\tFIELD_PREP(ANA_AC_PGID_MISC_CFG_PGID_CPU_QU, x)\n#define ANA_AC_PGID_MISC_CFG_PGID_CPU_QU_GET(x)\\\n\tFIELD_GET(ANA_AC_PGID_MISC_CFG_PGID_CPU_QU, x)\n\n#define ANA_AC_PGID_MISC_CFG_STACK_TYPE_ENA      BIT(1)\n#define ANA_AC_PGID_MISC_CFG_STACK_TYPE_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_PGID_MISC_CFG_STACK_TYPE_ENA, x)\n#define ANA_AC_PGID_MISC_CFG_STACK_TYPE_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_PGID_MISC_CFG_STACK_TYPE_ENA, x)\n\n#define ANA_AC_PGID_MISC_CFG_PGID_CPU_COPY_ENA   BIT(0)\n#define ANA_AC_PGID_MISC_CFG_PGID_CPU_COPY_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_PGID_MISC_CFG_PGID_CPU_COPY_ENA, x)\n#define ANA_AC_PGID_MISC_CFG_PGID_CPU_COPY_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_PGID_MISC_CFG_PGID_CPU_COPY_ENA, x)\n\n \n#define ANA_AC_TSN_SF             __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 839136, 0, 1, 4, 0, 0, 1, 4)\n\n#define ANA_AC_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY BIT(9)\n#define ANA_AC_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_AC_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY, x)\n#define ANA_AC_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY_GET(x)\\\n\tFIELD_GET(ANA_AC_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY, x)\n\n#define ANA_AC_TSN_SF_PORT_NUM                   GENMASK(8, 0)\n#define ANA_AC_TSN_SF_PORT_NUM_SET(x)\\\n\tFIELD_PREP(ANA_AC_TSN_SF_PORT_NUM, x)\n#define ANA_AC_TSN_SF_PORT_NUM_GET(x)\\\n\tFIELD_GET(ANA_AC_TSN_SF_PORT_NUM, x)\n\n \n#define ANA_AC_TSN_SF_CFG(g)      __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 839680, g, 1024, 4, 0, 0, 1, 4)\n\n#define ANA_AC_TSN_SF_CFG_TSN_SGID               GENMASK(25, 16)\n#define ANA_AC_TSN_SF_CFG_TSN_SGID_SET(x)\\\n\tFIELD_PREP(ANA_AC_TSN_SF_CFG_TSN_SGID, x)\n#define ANA_AC_TSN_SF_CFG_TSN_SGID_GET(x)\\\n\tFIELD_GET(ANA_AC_TSN_SF_CFG_TSN_SGID, x)\n\n#define ANA_AC_TSN_SF_CFG_TSN_MAX_SDU            GENMASK(15, 2)\n#define ANA_AC_TSN_SF_CFG_TSN_MAX_SDU_SET(x)\\\n\tFIELD_PREP(ANA_AC_TSN_SF_CFG_TSN_MAX_SDU, x)\n#define ANA_AC_TSN_SF_CFG_TSN_MAX_SDU_GET(x)\\\n\tFIELD_GET(ANA_AC_TSN_SF_CFG_TSN_MAX_SDU, x)\n\n#define ANA_AC_TSN_SF_CFG_BLOCK_OVERSIZE_ENA     BIT(1)\n#define ANA_AC_TSN_SF_CFG_BLOCK_OVERSIZE_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_TSN_SF_CFG_BLOCK_OVERSIZE_ENA, x)\n#define ANA_AC_TSN_SF_CFG_BLOCK_OVERSIZE_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_TSN_SF_CFG_BLOCK_OVERSIZE_ENA, x)\n\n#define ANA_AC_TSN_SF_CFG_BLOCK_OVERSIZE_STATE   BIT(0)\n#define ANA_AC_TSN_SF_CFG_BLOCK_OVERSIZE_STATE_SET(x)\\\n\tFIELD_PREP(ANA_AC_TSN_SF_CFG_BLOCK_OVERSIZE_STATE, x)\n#define ANA_AC_TSN_SF_CFG_BLOCK_OVERSIZE_STATE_GET(x)\\\n\tFIELD_GET(ANA_AC_TSN_SF_CFG_BLOCK_OVERSIZE_STATE, x)\n\n \n#define ANA_AC_TSN_SF_STATUS      __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 839072, 0, 1, 16, 0, 0, 1, 4)\n\n#define ANA_AC_TSN_SF_STATUS_FRM_LEN             GENMASK(25, 12)\n#define ANA_AC_TSN_SF_STATUS_FRM_LEN_SET(x)\\\n\tFIELD_PREP(ANA_AC_TSN_SF_STATUS_FRM_LEN, x)\n#define ANA_AC_TSN_SF_STATUS_FRM_LEN_GET(x)\\\n\tFIELD_GET(ANA_AC_TSN_SF_STATUS_FRM_LEN, x)\n\n#define ANA_AC_TSN_SF_STATUS_DLB_DROP            BIT(11)\n#define ANA_AC_TSN_SF_STATUS_DLB_DROP_SET(x)\\\n\tFIELD_PREP(ANA_AC_TSN_SF_STATUS_DLB_DROP, x)\n#define ANA_AC_TSN_SF_STATUS_DLB_DROP_GET(x)\\\n\tFIELD_GET(ANA_AC_TSN_SF_STATUS_DLB_DROP, x)\n\n#define ANA_AC_TSN_SF_STATUS_TSN_SFID            GENMASK(10, 1)\n#define ANA_AC_TSN_SF_STATUS_TSN_SFID_SET(x)\\\n\tFIELD_PREP(ANA_AC_TSN_SF_STATUS_TSN_SFID, x)\n#define ANA_AC_TSN_SF_STATUS_TSN_SFID_GET(x)\\\n\tFIELD_GET(ANA_AC_TSN_SF_STATUS_TSN_SFID, x)\n\n#define ANA_AC_TSN_SF_STATUS_TSTAMP_VLD          BIT(0)\n#define ANA_AC_TSN_SF_STATUS_TSTAMP_VLD_SET(x)\\\n\tFIELD_PREP(ANA_AC_TSN_SF_STATUS_TSTAMP_VLD, x)\n#define ANA_AC_TSN_SF_STATUS_TSTAMP_VLD_GET(x)\\\n\tFIELD_GET(ANA_AC_TSN_SF_STATUS_TSTAMP_VLD, x)\n\n \n#define ANA_AC_SG_ACCESS_CTRL     __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 839140, 0, 1, 12, 0, 0, 1, 4)\n\n#define ANA_AC_SG_ACCESS_CTRL_SGID               GENMASK(9, 0)\n#define ANA_AC_SG_ACCESS_CTRL_SGID_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_ACCESS_CTRL_SGID, x)\n#define ANA_AC_SG_ACCESS_CTRL_SGID_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_ACCESS_CTRL_SGID, x)\n\n#define ANA_AC_SG_ACCESS_CTRL_CONFIG_CHANGE      BIT(28)\n#define ANA_AC_SG_ACCESS_CTRL_CONFIG_CHANGE_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_ACCESS_CTRL_CONFIG_CHANGE, x)\n#define ANA_AC_SG_ACCESS_CTRL_CONFIG_CHANGE_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_ACCESS_CTRL_CONFIG_CHANGE, x)\n\n \n#define ANA_AC_SG_CYCLETIME_UPDATE_PERIOD __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 839140, 0, 1, 12, 8, 0, 1, 4)\n\n#define ANA_AC_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS GENMASK(15, 0)\n#define ANA_AC_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS, x)\n#define ANA_AC_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS, x)\n\n#define ANA_AC_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA BIT(31)\n#define ANA_AC_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA, x)\n#define ANA_AC_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA, x)\n\n \n#define ANA_AC_SG_CONFIG_REG_1    __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 851584, 0, 1, 128, 48, 0, 1, 4)\n\n \n#define ANA_AC_SG_CONFIG_REG_2    __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 851584, 0, 1, 128, 52, 0, 1, 4)\n\n \n#define ANA_AC_SG_CONFIG_REG_3    __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 851584, 0, 1, 128, 56, 0, 1, 4)\n\n#define ANA_AC_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB GENMASK(15, 0)\n#define ANA_AC_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB, x)\n#define ANA_AC_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB, x)\n\n#define ANA_AC_SG_CONFIG_REG_3_LIST_LENGTH       GENMASK(18, 16)\n#define ANA_AC_SG_CONFIG_REG_3_LIST_LENGTH_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_CONFIG_REG_3_LIST_LENGTH, x)\n#define ANA_AC_SG_CONFIG_REG_3_LIST_LENGTH_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_CONFIG_REG_3_LIST_LENGTH, x)\n\n#define ANA_AC_SG_CONFIG_REG_3_GATE_ENABLE       BIT(20)\n#define ANA_AC_SG_CONFIG_REG_3_GATE_ENABLE_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_CONFIG_REG_3_GATE_ENABLE, x)\n#define ANA_AC_SG_CONFIG_REG_3_GATE_ENABLE_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_CONFIG_REG_3_GATE_ENABLE, x)\n\n#define ANA_AC_SG_CONFIG_REG_3_INIT_IPS          GENMASK(24, 21)\n#define ANA_AC_SG_CONFIG_REG_3_INIT_IPS_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_CONFIG_REG_3_INIT_IPS, x)\n#define ANA_AC_SG_CONFIG_REG_3_INIT_IPS_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_CONFIG_REG_3_INIT_IPS, x)\n\n#define ANA_AC_SG_CONFIG_REG_3_INIT_GATE_STATE   BIT(25)\n#define ANA_AC_SG_CONFIG_REG_3_INIT_GATE_STATE_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_CONFIG_REG_3_INIT_GATE_STATE, x)\n#define ANA_AC_SG_CONFIG_REG_3_INIT_GATE_STATE_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_CONFIG_REG_3_INIT_GATE_STATE, x)\n\n#define ANA_AC_SG_CONFIG_REG_3_INVALID_RX_ENA    BIT(26)\n#define ANA_AC_SG_CONFIG_REG_3_INVALID_RX_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_CONFIG_REG_3_INVALID_RX_ENA, x)\n#define ANA_AC_SG_CONFIG_REG_3_INVALID_RX_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_CONFIG_REG_3_INVALID_RX_ENA, x)\n\n#define ANA_AC_SG_CONFIG_REG_3_INVALID_RX        BIT(27)\n#define ANA_AC_SG_CONFIG_REG_3_INVALID_RX_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_CONFIG_REG_3_INVALID_RX, x)\n#define ANA_AC_SG_CONFIG_REG_3_INVALID_RX_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_CONFIG_REG_3_INVALID_RX, x)\n\n#define ANA_AC_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA BIT(28)\n#define ANA_AC_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA, x)\n#define ANA_AC_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA, x)\n\n#define ANA_AC_SG_CONFIG_REG_3_OCTETS_EXCEEDED   BIT(29)\n#define ANA_AC_SG_CONFIG_REG_3_OCTETS_EXCEEDED_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_CONFIG_REG_3_OCTETS_EXCEEDED, x)\n#define ANA_AC_SG_CONFIG_REG_3_OCTETS_EXCEEDED_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_CONFIG_REG_3_OCTETS_EXCEEDED, x)\n\n \n#define ANA_AC_SG_CONFIG_REG_4    __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 851584, 0, 1, 128, 60, 0, 1, 4)\n\n \n#define ANA_AC_SG_CONFIG_REG_5    __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 851584, 0, 1, 128, 64, 0, 1, 4)\n\n \n#define ANA_AC_SG_GCL_GS_CONFIG(r) __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 851584, 0, 1, 128, 0, r, 4, 4)\n\n#define ANA_AC_SG_GCL_GS_CONFIG_IPS              GENMASK(3, 0)\n#define ANA_AC_SG_GCL_GS_CONFIG_IPS_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_GCL_GS_CONFIG_IPS, x)\n#define ANA_AC_SG_GCL_GS_CONFIG_IPS_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_GCL_GS_CONFIG_IPS, x)\n\n#define ANA_AC_SG_GCL_GS_CONFIG_GATE_STATE       BIT(4)\n#define ANA_AC_SG_GCL_GS_CONFIG_GATE_STATE_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_GCL_GS_CONFIG_GATE_STATE, x)\n#define ANA_AC_SG_GCL_GS_CONFIG_GATE_STATE_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_GCL_GS_CONFIG_GATE_STATE, x)\n\n \n#define ANA_AC_SG_GCL_TI_CONFIG(r) __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 851584, 0, 1, 128, 16, r, 4, 4)\n\n \n#define ANA_AC_SG_GCL_OCT_CONFIG(r) __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 851584, 0, 1, 128, 32, r, 4, 4)\n\n \n#define ANA_AC_SG_STATUS_REG_1    __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 839088, 0, 1, 16, 0, 0, 1, 4)\n\n \n#define ANA_AC_SG_STATUS_REG_2    __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 839088, 0, 1, 16, 4, 0, 1, 4)\n\n \n#define ANA_AC_SG_STATUS_REG_3    __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 839088, 0, 1, 16, 8, 0, 1, 4)\n\n#define ANA_AC_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB GENMASK(15, 0)\n#define ANA_AC_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB, x)\n#define ANA_AC_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB, x)\n\n#define ANA_AC_SG_STATUS_REG_3_GATE_STATE        BIT(16)\n#define ANA_AC_SG_STATUS_REG_3_GATE_STATE_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_STATUS_REG_3_GATE_STATE, x)\n#define ANA_AC_SG_STATUS_REG_3_GATE_STATE_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_STATUS_REG_3_GATE_STATE, x)\n\n#define ANA_AC_SG_STATUS_REG_3_IPS               GENMASK(23, 20)\n#define ANA_AC_SG_STATUS_REG_3_IPS_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_STATUS_REG_3_IPS, x)\n#define ANA_AC_SG_STATUS_REG_3_IPS_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_STATUS_REG_3_IPS, x)\n\n#define ANA_AC_SG_STATUS_REG_3_CONFIG_PENDING    BIT(24)\n#define ANA_AC_SG_STATUS_REG_3_CONFIG_PENDING_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_STATUS_REG_3_CONFIG_PENDING, x)\n#define ANA_AC_SG_STATUS_REG_3_CONFIG_PENDING_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_STATUS_REG_3_CONFIG_PENDING, x)\n\n#define ANA_AC_SG_STATUS_REG_3_GCL_OCTET_INDEX   GENMASK(27, 25)\n#define ANA_AC_SG_STATUS_REG_3_GCL_OCTET_INDEX_SET(x)\\\n\tFIELD_PREP(ANA_AC_SG_STATUS_REG_3_GCL_OCTET_INDEX, x)\n#define ANA_AC_SG_STATUS_REG_3_GCL_OCTET_INDEX_GET(x)\\\n\tFIELD_GET(ANA_AC_SG_STATUS_REG_3_GCL_OCTET_INDEX, x)\n\n \n#define ANA_AC_SG_STATUS_REG_4    __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 839088, 0, 1, 16, 12, 0, 1, 4)\n\n \n#define ANA_AC_PORT_SGE_CFG(r)    __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 851552, 0, 1, 20, 0, r, 4, 4)\n\n#define ANA_AC_PORT_SGE_CFG_MASK                 GENMASK(15, 0)\n#define ANA_AC_PORT_SGE_CFG_MASK_SET(x)\\\n\tFIELD_PREP(ANA_AC_PORT_SGE_CFG_MASK, x)\n#define ANA_AC_PORT_SGE_CFG_MASK_GET(x)\\\n\tFIELD_GET(ANA_AC_PORT_SGE_CFG_MASK, x)\n\n \n#define ANA_AC_STAT_RESET         __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 851552, 0, 1, 20, 16, 0, 1, 4)\n\n#define ANA_AC_STAT_RESET_RESET                  BIT(0)\n#define ANA_AC_STAT_RESET_RESET_SET(x)\\\n\tFIELD_PREP(ANA_AC_STAT_RESET_RESET, x)\n#define ANA_AC_STAT_RESET_RESET_GET(x)\\\n\tFIELD_GET(ANA_AC_STAT_RESET_RESET, x)\n\n \n#define ANA_AC_PORT_STAT_CFG(g, r) __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 843776, g, 70, 64, 4, r, 4, 4)\n\n#define ANA_AC_PORT_STAT_CFG_CFG_PRIO_MASK       GENMASK(11, 4)\n#define ANA_AC_PORT_STAT_CFG_CFG_PRIO_MASK_SET(x)\\\n\tFIELD_PREP(ANA_AC_PORT_STAT_CFG_CFG_PRIO_MASK, x)\n#define ANA_AC_PORT_STAT_CFG_CFG_PRIO_MASK_GET(x)\\\n\tFIELD_GET(ANA_AC_PORT_STAT_CFG_CFG_PRIO_MASK, x)\n\n#define ANA_AC_PORT_STAT_CFG_CFG_CNT_FRM_TYPE    GENMASK(3, 1)\n#define ANA_AC_PORT_STAT_CFG_CFG_CNT_FRM_TYPE_SET(x)\\\n\tFIELD_PREP(ANA_AC_PORT_STAT_CFG_CFG_CNT_FRM_TYPE, x)\n#define ANA_AC_PORT_STAT_CFG_CFG_CNT_FRM_TYPE_GET(x)\\\n\tFIELD_GET(ANA_AC_PORT_STAT_CFG_CFG_CNT_FRM_TYPE, x)\n\n#define ANA_AC_PORT_STAT_CFG_CFG_CNT_BYTE        BIT(0)\n#define ANA_AC_PORT_STAT_CFG_CFG_CNT_BYTE_SET(x)\\\n\tFIELD_PREP(ANA_AC_PORT_STAT_CFG_CFG_CNT_BYTE, x)\n#define ANA_AC_PORT_STAT_CFG_CFG_CNT_BYTE_GET(x)\\\n\tFIELD_GET(ANA_AC_PORT_STAT_CFG_CFG_CNT_BYTE, x)\n\n \n#define ANA_AC_PORT_STAT_LSB_CNT(g, r) __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 843776, g, 70, 64, 20, r, 4, 4)\n\n \n#define ANA_AC_ACL_GLOBAL_CNT_FRM_TYPE_CFG(r) __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 893792, 0, 1, 24, 0, r, 2, 4)\n\n#define ANA_AC_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE GENMASK(2, 0)\n#define ANA_AC_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE_SET(x)\\\n\tFIELD_PREP(ANA_AC_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE, x)\n#define ANA_AC_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE_GET(x)\\\n\tFIELD_GET(ANA_AC_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE, x)\n\n \n#define ANA_AC_ACL_STAT_GLOBAL_CFG(r) __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 893792, 0, 1, 24, 8, r, 2, 4)\n\n#define ANA_AC_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE BIT(0)\n#define ANA_AC_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE_SET(x)\\\n\tFIELD_PREP(ANA_AC_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE, x)\n#define ANA_AC_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE_GET(x)\\\n\tFIELD_GET(ANA_AC_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE, x)\n\n \n#define ANA_AC_ACL_STAT_GLOBAL_EVENT_MASK(r) __REG(TARGET_ANA_AC,\\\n\t\t\t\t\t0, 1, 893792, 0, 1, 24, 16, r, 2, 4)\n\n#define ANA_AC_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK GENMASK(3, 0)\n#define ANA_AC_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK_SET(x)\\\n\tFIELD_PREP(ANA_AC_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK, x)\n#define ANA_AC_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK_GET(x)\\\n\tFIELD_GET(ANA_AC_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK, x)\n\n \n#define ANA_ACL_VCAP_S2_CFG(r)    __REG(TARGET_ANA_ACL,\\\n\t\t\t\t\t0, 1, 32768, 0, 1, 592, 0, r, 70, 4)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA BIT(28)\n#define ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA, x)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA     GENMASK(27, 26)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA, x)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA GENMASK(25, 24)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA, x)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA GENMASK(23, 22)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA, x)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA GENMASK(21, 20)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA, x)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA GENMASK(19, 18)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA, x)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA GENMASK(17, 16)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA, x)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA GENMASK(15, 14)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA, x)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA GENMASK(13, 12)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA, x)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA GENMASK(11, 10)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA, x)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA     GENMASK(9, 8)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA, x)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA GENMASK(7, 6)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA, x)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA GENMASK(5, 4)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA, x)\n\n#define ANA_ACL_VCAP_S2_CFG_SEC_ENA              GENMASK(3, 0)\n#define ANA_ACL_VCAP_S2_CFG_SEC_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_CFG_SEC_ENA, x)\n#define ANA_ACL_VCAP_S2_CFG_SEC_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_CFG_SEC_ENA, x)\n\n \n#define ANA_ACL_SWAP_IP_CTRL      __REG(TARGET_ANA_ACL,\\\n\t\t\t\t\t0, 1, 32768, 0, 1, 592, 412, 0, 1, 4)\n\n#define ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL GENMASK(23, 18)\n#define ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL, x)\n#define ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL_GET(x)\\\n\tFIELD_GET(ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL, x)\n\n#define ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL GENMASK(17, 10)\n#define ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL, x)\n#define ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL_GET(x)\\\n\tFIELD_GET(ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL, x)\n\n#define ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL GENMASK(9, 2)\n#define ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL, x)\n#define ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL_GET(x)\\\n\tFIELD_GET(ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL, x)\n\n#define ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA BIT(1)\n#define ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA, x)\n#define ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA, x)\n\n#define ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA BIT(0)\n#define ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA, x)\n#define ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA, x)\n\n \n#define ANA_ACL_VCAP_S2_RLEG_STAT(r) __REG(TARGET_ANA_ACL,\\\n\t\t\t\t\t0, 1, 32768, 0, 1, 592, 424, r, 4, 4)\n\n#define ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK GENMASK(12, 6)\n#define ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK, x)\n#define ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK, x)\n\n#define ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK GENMASK(5, 0)\n#define ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK, x)\n#define ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK, x)\n\n \n#define ANA_ACL_VCAP_S2_FRAGMENT_CFG __REG(TARGET_ANA_ACL,\\\n\t\t\t\t\t0, 1, 32768, 0, 1, 592, 440, 0, 1, 4)\n\n#define ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN  GENMASK(9, 5)\n#define ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN, x)\n#define ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN, x)\n\n#define ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS BIT(4)\n#define ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS, x)\n#define ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS, x)\n\n#define ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES GENMASK(3, 0)\n#define ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES, x)\n#define ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES, x)\n\n \n#define ANA_ACL_OWN_UPSID(r)      __REG(TARGET_ANA_ACL,\\\n\t\t\t\t\t0, 1, 32768, 0, 1, 592, 580, r, 3, 4)\n\n#define ANA_ACL_OWN_UPSID_OWN_UPSID              GENMASK(4, 0)\n#define ANA_ACL_OWN_UPSID_OWN_UPSID_SET(x)\\\n\tFIELD_PREP(ANA_ACL_OWN_UPSID_OWN_UPSID, x)\n#define ANA_ACL_OWN_UPSID_OWN_UPSID_GET(x)\\\n\tFIELD_GET(ANA_ACL_OWN_UPSID_OWN_UPSID, x)\n\n \n#define ANA_ACL_VCAP_S2_KEY_SEL(g, r) __REG(TARGET_ANA_ACL,\\\n\t\t\t\t\t0, 1, 34200, g, 134, 16, 0, r, 4, 4)\n\n#define ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA      BIT(13)\n#define ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA, x)\n#define ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA, x)\n\n#define ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL BIT(12)\n#define ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL, x)\n#define ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL, x)\n\n#define ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL  GENMASK(11, 10)\n#define ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL, x)\n#define ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL, x)\n\n#define ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL   GENMASK(9, 8)\n#define ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL, x)\n#define ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL, x)\n\n#define ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL   GENMASK(7, 6)\n#define ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL, x)\n#define ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL, x)\n\n#define ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL   GENMASK(5, 3)\n#define ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL, x)\n#define ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL, x)\n\n#define ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL   GENMASK(2, 1)\n#define ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL, x)\n#define ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL, x)\n\n#define ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL      BIT(0)\n#define ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL_SET(x)\\\n\tFIELD_PREP(ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL, x)\n#define ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL_GET(x)\\\n\tFIELD_GET(ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL, x)\n\n \n#define ANA_ACL_CNT_A(g)          __REG(TARGET_ANA_ACL,\\\n\t\t\t\t\t0, 1, 0, g, 4096, 4, 0, 0, 1, 4)\n\n \n#define ANA_ACL_CNT_B(g)          __REG(TARGET_ANA_ACL,\\\n\t\t\t\t\t0, 1, 16384, g, 4096, 4, 0, 0, 1, 4)\n\n \n#define ANA_ACL_SEC_LOOKUP_STICKY(r) __REG(TARGET_ANA_ACL,\\\n\t\t\t\t\t0, 1, 36408, 0, 1, 16, 0, r, 4, 4)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY BIT(17)\n#define ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY BIT(16)\n#define ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY BIT(15)\n#define ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY BIT(14)\n#define ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY BIT(13)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY BIT(12)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY BIT(11)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY BIT(10)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY BIT(9)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY BIT(8)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY BIT(7)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY BIT(6)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY BIT(5)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY BIT(4)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY BIT(3)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY BIT(2)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY BIT(1)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY, x)\n\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY BIT(0)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY_SET(x)\\\n\tFIELD_PREP(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY, x)\n#define ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY_GET(x)\\\n\tFIELD_GET(ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY, x)\n\n \n#define ANA_AC_POL_POL_UPD_INT_CFG __REG(TARGET_ANA_AC_POL,\\\n\t\t\t\t\t0, 1, 75968, 0, 1, 1160, 1148, 0, 1, 4)\n\n#define ANA_AC_POL_POL_UPD_INT_CFG_POL_UPD_INT   GENMASK(9, 0)\n#define ANA_AC_POL_POL_UPD_INT_CFG_POL_UPD_INT_SET(x)\\\n\tFIELD_PREP(ANA_AC_POL_POL_UPD_INT_CFG_POL_UPD_INT, x)\n#define ANA_AC_POL_POL_UPD_INT_CFG_POL_UPD_INT_GET(x)\\\n\tFIELD_GET(ANA_AC_POL_POL_UPD_INT_CFG_POL_UPD_INT, x)\n\n \n#define ANA_AC_POL_BDLB_DLB_CTRL  __REG(TARGET_ANA_AC_POL,\\\n\t\t\t\t\t0, 1, 79048, 0, 1, 8, 0, 0, 1, 4)\n\n#define ANA_AC_POL_BDLB_DLB_CTRL_CLK_PERIOD_01NS GENMASK(26, 19)\n#define ANA_AC_POL_BDLB_DLB_CTRL_CLK_PERIOD_01NS_SET(x)\\\n\tFIELD_PREP(ANA_AC_POL_BDLB_DLB_CTRL_CLK_PERIOD_01NS, x)\n#define ANA_AC_POL_BDLB_DLB_CTRL_CLK_PERIOD_01NS_GET(x)\\\n\tFIELD_GET(ANA_AC_POL_BDLB_DLB_CTRL_CLK_PERIOD_01NS, x)\n\n#define ANA_AC_POL_BDLB_DLB_CTRL_BASE_TICK_CNT   GENMASK(18, 4)\n#define ANA_AC_POL_BDLB_DLB_CTRL_BASE_TICK_CNT_SET(x)\\\n\tFIELD_PREP(ANA_AC_POL_BDLB_DLB_CTRL_BASE_TICK_CNT, x)\n#define ANA_AC_POL_BDLB_DLB_CTRL_BASE_TICK_CNT_GET(x)\\\n\tFIELD_GET(ANA_AC_POL_BDLB_DLB_CTRL_BASE_TICK_CNT, x)\n\n#define ANA_AC_POL_BDLB_DLB_CTRL_LEAK_ENA        BIT(1)\n#define ANA_AC_POL_BDLB_DLB_CTRL_LEAK_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_POL_BDLB_DLB_CTRL_LEAK_ENA, x)\n#define ANA_AC_POL_BDLB_DLB_CTRL_LEAK_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_POL_BDLB_DLB_CTRL_LEAK_ENA, x)\n\n#define ANA_AC_POL_BDLB_DLB_CTRL_DLB_ADD_ENA     BIT(0)\n#define ANA_AC_POL_BDLB_DLB_CTRL_DLB_ADD_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_POL_BDLB_DLB_CTRL_DLB_ADD_ENA, x)\n#define ANA_AC_POL_BDLB_DLB_CTRL_DLB_ADD_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_POL_BDLB_DLB_CTRL_DLB_ADD_ENA, x)\n\n \n#define ANA_AC_POL_SLB_DLB_CTRL   __REG(TARGET_ANA_AC_POL,\\\n\t\t\t\t\t0, 1, 79056, 0, 1, 20, 0, 0, 1, 4)\n\n#define ANA_AC_POL_SLB_DLB_CTRL_CLK_PERIOD_01NS  GENMASK(26, 19)\n#define ANA_AC_POL_SLB_DLB_CTRL_CLK_PERIOD_01NS_SET(x)\\\n\tFIELD_PREP(ANA_AC_POL_SLB_DLB_CTRL_CLK_PERIOD_01NS, x)\n#define ANA_AC_POL_SLB_DLB_CTRL_CLK_PERIOD_01NS_GET(x)\\\n\tFIELD_GET(ANA_AC_POL_SLB_DLB_CTRL_CLK_PERIOD_01NS, x)\n\n#define ANA_AC_POL_SLB_DLB_CTRL_BASE_TICK_CNT    GENMASK(18, 4)\n#define ANA_AC_POL_SLB_DLB_CTRL_BASE_TICK_CNT_SET(x)\\\n\tFIELD_PREP(ANA_AC_POL_SLB_DLB_CTRL_BASE_TICK_CNT, x)\n#define ANA_AC_POL_SLB_DLB_CTRL_BASE_TICK_CNT_GET(x)\\\n\tFIELD_GET(ANA_AC_POL_SLB_DLB_CTRL_BASE_TICK_CNT, x)\n\n#define ANA_AC_POL_SLB_DLB_CTRL_LEAK_ENA         BIT(1)\n#define ANA_AC_POL_SLB_DLB_CTRL_LEAK_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_POL_SLB_DLB_CTRL_LEAK_ENA, x)\n#define ANA_AC_POL_SLB_DLB_CTRL_LEAK_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_POL_SLB_DLB_CTRL_LEAK_ENA, x)\n\n#define ANA_AC_POL_SLB_DLB_CTRL_DLB_ADD_ENA      BIT(0)\n#define ANA_AC_POL_SLB_DLB_CTRL_DLB_ADD_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_POL_SLB_DLB_CTRL_DLB_ADD_ENA, x)\n#define ANA_AC_POL_SLB_DLB_CTRL_DLB_ADD_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_POL_SLB_DLB_CTRL_DLB_ADD_ENA, x)\n\n \n#define ANA_AC_SDLB_XLB_START(g)  __REG(TARGET_ANA_AC_SDLB,\\\n\t\t\t\t\t0, 1, 295468, g, 10, 24, 0, 0, 1, 4)\n\n#define ANA_AC_SDLB_XLB_START_LBSET_START        GENMASK(12, 0)\n#define ANA_AC_SDLB_XLB_START_LBSET_START_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_XLB_START_LBSET_START, x)\n#define ANA_AC_SDLB_XLB_START_LBSET_START_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_XLB_START_LBSET_START, x)\n\n \n#define ANA_AC_SDLB_PUP_INTERVAL(g) __REG(TARGET_ANA_AC_SDLB,\\\n\t\t\t\t\t0, 1, 295468, g, 10, 24, 4, 0, 1, 4)\n\n#define ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL    GENMASK(19, 0)\n#define ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL, x)\n#define ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL, x)\n\n \n#define ANA_AC_SDLB_PUP_CTRL(g)   __REG(TARGET_ANA_AC_SDLB,\\\n\t\t\t\t\t0, 1, 295468, g, 10, 24, 8, 0, 1, 4)\n\n#define ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT           GENMASK(18, 0)\n#define ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT, x)\n#define ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT, x)\n\n#define ANA_AC_SDLB_PUP_CTRL_PUP_ENA             BIT(24)\n#define ANA_AC_SDLB_PUP_CTRL_PUP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_PUP_CTRL_PUP_ENA, x)\n#define ANA_AC_SDLB_PUP_CTRL_PUP_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_PUP_CTRL_PUP_ENA, x)\n\n \n#define ANA_AC_SDLB_LBGRP_MISC(g) __REG(TARGET_ANA_AC_SDLB,\\\n\t\t\t\t\t0, 1, 295468, g, 10, 24, 12, 0, 1, 4)\n\n#define ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT       GENMASK(12, 8)\n#define ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT, x)\n#define ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT, x)\n\n \n#define ANA_AC_SDLB_FRM_RATE_TOKENS(g) __REG(TARGET_ANA_AC_SDLB,\\\n\t\t\t\t\t0, 1, 295468, g, 10, 24, 16, 0, 1, 4)\n\n#define ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS GENMASK(12, 0)\n#define ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS, x)\n#define ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS, x)\n\n \n#define ANA_AC_SDLB_LBGRP_STATE_TBL(g) __REG(TARGET_ANA_AC_SDLB,\\\n\t\t\t\t\t0, 1, 295468, g, 10, 24, 20, 0, 1, 4)\n\n#define ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING  BIT(0)\n#define ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING, x)\n#define ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING, x)\n\n#define ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK BIT(1)\n#define ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK, x)\n#define ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK, x)\n\n#define ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT GENMASK(28, 16)\n#define ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT, x)\n#define ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT, x)\n\n \n#define ANA_AC_SDLB_PUP_TOKENS(g, r) __REG(TARGET_ANA_AC_SDLB,\\\n\t\t\t\t\t0, 1, 0, g, 4616, 64, 0, r, 2, 4)\n\n#define ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS        GENMASK(12, 0)\n#define ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS, x)\n#define ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS, x)\n\n \n#define ANA_AC_SDLB_THRES(g, r)   __REG(TARGET_ANA_AC_SDLB,\\\n\t\t\t\t\t0, 1, 0, g, 4616, 64, 8, r, 2, 4)\n\n#define ANA_AC_SDLB_THRES_THRES                  GENMASK(9, 0)\n#define ANA_AC_SDLB_THRES_THRES_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_THRES_THRES, x)\n#define ANA_AC_SDLB_THRES_THRES_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_THRES_THRES, x)\n\n#define ANA_AC_SDLB_THRES_THRES_HYS              GENMASK(25, 16)\n#define ANA_AC_SDLB_THRES_THRES_HYS_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_THRES_THRES_HYS, x)\n#define ANA_AC_SDLB_THRES_THRES_HYS_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_THRES_THRES_HYS, x)\n\n \n#define ANA_AC_SDLB_XLB_NEXT(g)   __REG(TARGET_ANA_AC_SDLB,\\\n\t\t\t\t\t0, 1, 0, g, 4616, 64, 16, 0, 1, 4)\n\n#define ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT          GENMASK(12, 0)\n#define ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT, x)\n#define ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT, x)\n\n#define ANA_AC_SDLB_XLB_NEXT_LBGRP               GENMASK(27, 24)\n#define ANA_AC_SDLB_XLB_NEXT_LBGRP_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_XLB_NEXT_LBGRP, x)\n#define ANA_AC_SDLB_XLB_NEXT_LBGRP_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_XLB_NEXT_LBGRP, x)\n\n \n#define ANA_AC_SDLB_INH_CTRL(g, r) __REG(TARGET_ANA_AC_SDLB,\\\n\t\t\t\t\t0, 1, 0, g, 4616, 64, 20, r, 2, 4)\n\n#define ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX      GENMASK(12, 0)\n#define ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX, x)\n#define ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX, x)\n\n#define ANA_AC_SDLB_INH_CTRL_INH_MODE            GENMASK(21, 20)\n#define ANA_AC_SDLB_INH_CTRL_INH_MODE_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_INH_CTRL_INH_MODE, x)\n#define ANA_AC_SDLB_INH_CTRL_INH_MODE_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_INH_CTRL_INH_MODE, x)\n\n#define ANA_AC_SDLB_INH_CTRL_INH_LB              BIT(24)\n#define ANA_AC_SDLB_INH_CTRL_INH_LB_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_INH_CTRL_INH_LB, x)\n#define ANA_AC_SDLB_INH_CTRL_INH_LB_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_INH_CTRL_INH_LB, x)\n\n \n#define ANA_AC_SDLB_INH_LBSET_ADDR(g) __REG(TARGET_ANA_AC_SDLB,\\\n\t\t\t\t\t0, 1, 0, g, 4616, 64, 28, 0, 1, 4)\n\n#define ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR GENMASK(12, 0)\n#define ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR, x)\n#define ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR, x)\n\n \n#define ANA_AC_SDLB_DLB_MISC(g)   __REG(TARGET_ANA_AC_SDLB,\\\n\t\t\t\t\t0, 1, 0, g, 4616, 64, 32, 0, 1, 4)\n\n#define ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA    BIT(0)\n#define ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA, x)\n#define ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA, x)\n\n#define ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA BIT(6)\n#define ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA, x)\n#define ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA, x)\n\n#define ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ         GENMASK(14, 8)\n#define ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ, x)\n#define ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ, x)\n\n \n#define ANA_AC_SDLB_DLB_CFG(g)    __REG(TARGET_ANA_AC_SDLB,\\\n\t\t\t\t\t0, 1, 0, g, 4616, 64, 36, 0, 1, 4)\n\n#define ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA   BIT(11)\n#define ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA, x)\n#define ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA, x)\n\n#define ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL        GENMASK(10, 9)\n#define ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL, x)\n#define ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL, x)\n\n#define ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS         BIT(8)\n#define ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS, x)\n#define ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS, x)\n\n#define ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS       BIT(7)\n#define ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS, x)\n#define ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS, x)\n\n#define ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL      GENMASK(6, 5)\n#define ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL, x)\n#define ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL, x)\n\n#define ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL       GENMASK(4, 3)\n#define ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL, x)\n#define ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL, x)\n\n#define ANA_AC_SDLB_DLB_CFG_DLB_MODE             BIT(2)\n#define ANA_AC_SDLB_DLB_CFG_DLB_MODE_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_DLB_CFG_DLB_MODE, x)\n#define ANA_AC_SDLB_DLB_CFG_DLB_MODE_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_DLB_CFG_DLB_MODE, x)\n\n#define ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK    GENMASK(1, 0)\n#define ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK_SET(x)\\\n\tFIELD_PREP(ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK, x)\n#define ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK_GET(x)\\\n\tFIELD_GET(ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK, x)\n\n \n#define ANA_CL_FILTER_CTRL(g)     __REG(TARGET_ANA_CL,\\\n\t\t\t\t\t0, 1, 131072, g, 70, 512, 4, 0, 1, 4)\n\n#define ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS    BIT(2)\n#define ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS, x)\n#define ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS, x)\n\n#define ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS   BIT(1)\n#define ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS, x)\n#define ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS, x)\n\n#define ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA  BIT(0)\n#define ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA, x)\n#define ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA, x)\n\n \n#define ANA_CL_VLAN_FILTER_CTRL(g, r) __REG(TARGET_ANA_CL,\\\n\t\t\t\t\t0, 1, 131072, g, 70, 512, 8, r, 3, 4)\n\n#define ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA BIT(10)\n#define ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA, x)\n#define ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA, x)\n\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS    BIT(9)\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS, x)\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS, x)\n\n#define ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS         BIT(8)\n#define ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS, x)\n#define ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS, x)\n\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS    BIT(7)\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS, x)\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS, x)\n\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS BIT(6)\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS, x)\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS, x)\n\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS BIT(5)\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS, x)\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS, x)\n\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS BIT(4)\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS, x)\n#define ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS, x)\n\n#define ANA_CL_VLAN_FILTER_CTRL_STAG_DIS         BIT(3)\n#define ANA_CL_VLAN_FILTER_CTRL_STAG_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_FILTER_CTRL_STAG_DIS, x)\n#define ANA_CL_VLAN_FILTER_CTRL_STAG_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_FILTER_CTRL_STAG_DIS, x)\n\n#define ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS   BIT(2)\n#define ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS, x)\n#define ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS, x)\n\n#define ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS   BIT(1)\n#define ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS, x)\n#define ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS, x)\n\n#define ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS   BIT(0)\n#define ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS, x)\n#define ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS, x)\n\n \n#define ANA_CL_ETAG_FILTER_CTRL(g) __REG(TARGET_ANA_CL,\\\n\t\t\t\t\t0, 1, 131072, g, 70, 512, 20, 0, 1, 4)\n\n#define ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA BIT(1)\n#define ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA, x)\n#define ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA, x)\n\n#define ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS         BIT(0)\n#define ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS, x)\n#define ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS, x)\n\n \n#define ANA_CL_VLAN_CTRL(g)       __REG(TARGET_ANA_CL,\\\n\t\t\t\t\t0, 1, 131072, g, 70, 512, 32, 0, 1, 4)\n\n#define ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS GENMASK(30, 26)\n#define ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS, x)\n#define ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS, x)\n\n#define ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP    GENMASK(25, 23)\n#define ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP, x)\n#define ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP, x)\n\n#define ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI    BIT(22)\n#define ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI, x)\n#define ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI, x)\n\n#define ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA  BIT(21)\n#define ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA, x)\n#define ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA, x)\n\n#define ANA_CL_VLAN_CTRL_VLAN_TAG_SEL            BIT(20)\n#define ANA_CL_VLAN_CTRL_VLAN_TAG_SEL_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_CTRL_VLAN_TAG_SEL, x)\n#define ANA_CL_VLAN_CTRL_VLAN_TAG_SEL_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_CTRL_VLAN_TAG_SEL, x)\n\n#define ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA          BIT(19)\n#define ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA, x)\n#define ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA, x)\n\n#define ANA_CL_VLAN_CTRL_VLAN_POP_CNT            GENMASK(18, 17)\n#define ANA_CL_VLAN_CTRL_VLAN_POP_CNT_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_CTRL_VLAN_POP_CNT, x)\n#define ANA_CL_VLAN_CTRL_VLAN_POP_CNT_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_CTRL_VLAN_POP_CNT, x)\n\n#define ANA_CL_VLAN_CTRL_PORT_TAG_TYPE           BIT(16)\n#define ANA_CL_VLAN_CTRL_PORT_TAG_TYPE_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_CTRL_PORT_TAG_TYPE, x)\n#define ANA_CL_VLAN_CTRL_PORT_TAG_TYPE_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_CTRL_PORT_TAG_TYPE, x)\n\n#define ANA_CL_VLAN_CTRL_PORT_PCP                GENMASK(15, 13)\n#define ANA_CL_VLAN_CTRL_PORT_PCP_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_CTRL_PORT_PCP, x)\n#define ANA_CL_VLAN_CTRL_PORT_PCP_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_CTRL_PORT_PCP, x)\n\n#define ANA_CL_VLAN_CTRL_PORT_DEI                BIT(12)\n#define ANA_CL_VLAN_CTRL_PORT_DEI_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_CTRL_PORT_DEI, x)\n#define ANA_CL_VLAN_CTRL_PORT_DEI_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_CTRL_PORT_DEI, x)\n\n#define ANA_CL_VLAN_CTRL_PORT_VID                GENMASK(11, 0)\n#define ANA_CL_VLAN_CTRL_PORT_VID_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_CTRL_PORT_VID, x)\n#define ANA_CL_VLAN_CTRL_PORT_VID_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_CTRL_PORT_VID, x)\n\n \n#define ANA_CL_VLAN_CTRL_2(g)     __REG(TARGET_ANA_CL,\\\n\t\t\t\t\t0, 1, 131072, g, 70, 512, 36, 0, 1, 4)\n\n#define ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT         GENMASK(1, 0)\n#define ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT_SET(x)\\\n\tFIELD_PREP(ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT, x)\n#define ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT_GET(x)\\\n\tFIELD_GET(ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT, x)\n\n \n#define ANA_CL_PCP_DEI_MAP_CFG(g, r) __REG(TARGET_ANA_CL,\\\n\t\t\t\t\t0, 1, 131072, g, 70, 512, 108, r, 16, 4)\n\n#define ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL    GENMASK(4, 3)\n#define ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL_SET(x)\\\n\tFIELD_PREP(ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL, x)\n#define ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL_GET(x)\\\n\tFIELD_GET(ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL, x)\n\n#define ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL   GENMASK(2, 0)\n#define ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL_SET(x)\\\n\tFIELD_PREP(ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL, x)\n#define ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL_GET(x)\\\n\tFIELD_GET(ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL, x)\n\n \n#define ANA_CL_QOS_CFG(g)         __REG(TARGET_ANA_CL,\\\n\t\t\t\t\t0, 1, 131072, g, 70, 512, 172, 0, 1, 4)\n\n#define ANA_CL_QOS_CFG_DEFAULT_COSID_ENA         BIT(17)\n#define ANA_CL_QOS_CFG_DEFAULT_COSID_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_QOS_CFG_DEFAULT_COSID_ENA, x)\n#define ANA_CL_QOS_CFG_DEFAULT_COSID_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_QOS_CFG_DEFAULT_COSID_ENA, x)\n\n#define ANA_CL_QOS_CFG_DEFAULT_COSID_VAL         GENMASK(16, 14)\n#define ANA_CL_QOS_CFG_DEFAULT_COSID_VAL_SET(x)\\\n\tFIELD_PREP(ANA_CL_QOS_CFG_DEFAULT_COSID_VAL, x)\n#define ANA_CL_QOS_CFG_DEFAULT_COSID_VAL_GET(x)\\\n\tFIELD_GET(ANA_CL_QOS_CFG_DEFAULT_COSID_VAL, x)\n\n#define ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL        GENMASK(13, 12)\n#define ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL_SET(x)\\\n\tFIELD_PREP(ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL, x)\n#define ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL_GET(x)\\\n\tFIELD_GET(ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL, x)\n\n#define ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA        BIT(11)\n#define ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA, x)\n#define ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA, x)\n\n#define ANA_CL_QOS_CFG_DSCP_KEEP_ENA             BIT(10)\n#define ANA_CL_QOS_CFG_DSCP_KEEP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_QOS_CFG_DSCP_KEEP_ENA, x)\n#define ANA_CL_QOS_CFG_DSCP_KEEP_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_QOS_CFG_DSCP_KEEP_ENA, x)\n\n#define ANA_CL_QOS_CFG_KEEP_ENA                  BIT(9)\n#define ANA_CL_QOS_CFG_KEEP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_QOS_CFG_KEEP_ENA, x)\n#define ANA_CL_QOS_CFG_KEEP_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_QOS_CFG_KEEP_ENA, x)\n\n#define ANA_CL_QOS_CFG_PCP_DEI_DP_ENA            BIT(8)\n#define ANA_CL_QOS_CFG_PCP_DEI_DP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_QOS_CFG_PCP_DEI_DP_ENA, x)\n#define ANA_CL_QOS_CFG_PCP_DEI_DP_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_QOS_CFG_PCP_DEI_DP_ENA, x)\n\n#define ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA           BIT(7)\n#define ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA, x)\n#define ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA, x)\n\n#define ANA_CL_QOS_CFG_DSCP_DP_ENA               BIT(6)\n#define ANA_CL_QOS_CFG_DSCP_DP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_QOS_CFG_DSCP_DP_ENA, x)\n#define ANA_CL_QOS_CFG_DSCP_DP_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_QOS_CFG_DSCP_DP_ENA, x)\n\n#define ANA_CL_QOS_CFG_DSCP_QOS_ENA              BIT(5)\n#define ANA_CL_QOS_CFG_DSCP_QOS_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_QOS_CFG_DSCP_QOS_ENA, x)\n#define ANA_CL_QOS_CFG_DSCP_QOS_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_QOS_CFG_DSCP_QOS_ENA, x)\n\n#define ANA_CL_QOS_CFG_DEFAULT_DP_VAL            GENMASK(4, 3)\n#define ANA_CL_QOS_CFG_DEFAULT_DP_VAL_SET(x)\\\n\tFIELD_PREP(ANA_CL_QOS_CFG_DEFAULT_DP_VAL, x)\n#define ANA_CL_QOS_CFG_DEFAULT_DP_VAL_GET(x)\\\n\tFIELD_GET(ANA_CL_QOS_CFG_DEFAULT_DP_VAL, x)\n\n#define ANA_CL_QOS_CFG_DEFAULT_QOS_VAL           GENMASK(2, 0)\n#define ANA_CL_QOS_CFG_DEFAULT_QOS_VAL_SET(x)\\\n\tFIELD_PREP(ANA_CL_QOS_CFG_DEFAULT_QOS_VAL, x)\n#define ANA_CL_QOS_CFG_DEFAULT_QOS_VAL_GET(x)\\\n\tFIELD_GET(ANA_CL_QOS_CFG_DEFAULT_QOS_VAL, x)\n\n \n#define ANA_CL_CAPTURE_BPDU_CFG(g) __REG(TARGET_ANA_CL,\\\n\t\t\t\t\t0, 1, 131072, g, 70, 512, 196, 0, 1, 4)\n\n \n#define ANA_CL_ADV_CL_CFG_2(g, r) __REG(TARGET_ANA_CL,\\\n\t\t\t\t\t0, 1, 131072, g, 70, 512, 200, r, 6, 4)\n\n#define ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA      BIT(1)\n#define ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA, x)\n#define ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA, x)\n\n#define ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA      BIT(0)\n#define ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA, x)\n#define ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA, x)\n\n \n#define ANA_CL_ADV_CL_CFG(g, r)   __REG(TARGET_ANA_CL,\\\n\t\t\t\t\t0, 1, 131072, g, 70, 512, 224, r, 6, 4)\n\n#define ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL        GENMASK(30, 26)\n#define ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL_SET(x)\\\n\tFIELD_PREP(ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL, x)\n#define ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL_GET(x)\\\n\tFIELD_GET(ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL, x)\n\n#define ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL        GENMASK(25, 21)\n#define ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL_SET(x)\\\n\tFIELD_PREP(ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL, x)\n#define ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL_GET(x)\\\n\tFIELD_GET(ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL, x)\n\n#define ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL    GENMASK(20, 16)\n#define ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL_SET(x)\\\n\tFIELD_PREP(ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL, x)\n#define ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL_GET(x)\\\n\tFIELD_GET(ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL, x)\n\n#define ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL    GENMASK(15, 11)\n#define ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL_SET(x)\\\n\tFIELD_PREP(ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL, x)\n#define ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL_GET(x)\\\n\tFIELD_GET(ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL, x)\n\n#define ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL       GENMASK(10, 6)\n#define ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL_SET(x)\\\n\tFIELD_PREP(ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL, x)\n#define ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL_GET(x)\\\n\tFIELD_GET(ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL, x)\n\n#define ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL      GENMASK(5, 1)\n#define ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL_SET(x)\\\n\tFIELD_PREP(ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL, x)\n#define ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL_GET(x)\\\n\tFIELD_GET(ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL, x)\n\n#define ANA_CL_ADV_CL_CFG_LOOKUP_ENA             BIT(0)\n#define ANA_CL_ADV_CL_CFG_LOOKUP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_ADV_CL_CFG_LOOKUP_ENA, x)\n#define ANA_CL_ADV_CL_CFG_LOOKUP_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_ADV_CL_CFG_LOOKUP_ENA, x)\n\n \n#define ANA_CL_OWN_UPSID(r)       __REG(TARGET_ANA_CL,\\\n\t\t\t\t\t0, 1, 166912, 0, 1, 756, 0, r, 3, 4)\n\n#define ANA_CL_OWN_UPSID_OWN_UPSID               GENMASK(4, 0)\n#define ANA_CL_OWN_UPSID_OWN_UPSID_SET(x)\\\n\tFIELD_PREP(ANA_CL_OWN_UPSID_OWN_UPSID, x)\n#define ANA_CL_OWN_UPSID_OWN_UPSID_GET(x)\\\n\tFIELD_GET(ANA_CL_OWN_UPSID_OWN_UPSID, x)\n\n \n#define ANA_CL_DSCP_CFG(r)        __REG(TARGET_ANA_CL,\\\n\t\t\t\t\t0, 1, 166912, 0, 1, 756, 256, r, 64, 4)\n\n#define ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL       GENMASK(12, 7)\n#define ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL_SET(x)\\\n\tFIELD_PREP(ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL, x)\n#define ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL_GET(x)\\\n\tFIELD_GET(ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL, x)\n\n#define ANA_CL_DSCP_CFG_DSCP_QOS_VAL             GENMASK(6, 4)\n#define ANA_CL_DSCP_CFG_DSCP_QOS_VAL_SET(x)\\\n\tFIELD_PREP(ANA_CL_DSCP_CFG_DSCP_QOS_VAL, x)\n#define ANA_CL_DSCP_CFG_DSCP_QOS_VAL_GET(x)\\\n\tFIELD_GET(ANA_CL_DSCP_CFG_DSCP_QOS_VAL, x)\n\n#define ANA_CL_DSCP_CFG_DSCP_DP_VAL              GENMASK(3, 2)\n#define ANA_CL_DSCP_CFG_DSCP_DP_VAL_SET(x)\\\n\tFIELD_PREP(ANA_CL_DSCP_CFG_DSCP_DP_VAL, x)\n#define ANA_CL_DSCP_CFG_DSCP_DP_VAL_GET(x)\\\n\tFIELD_GET(ANA_CL_DSCP_CFG_DSCP_DP_VAL, x)\n\n#define ANA_CL_DSCP_CFG_DSCP_REWR_ENA            BIT(1)\n#define ANA_CL_DSCP_CFG_DSCP_REWR_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_DSCP_CFG_DSCP_REWR_ENA, x)\n#define ANA_CL_DSCP_CFG_DSCP_REWR_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_DSCP_CFG_DSCP_REWR_ENA, x)\n\n#define ANA_CL_DSCP_CFG_DSCP_TRUST_ENA           BIT(0)\n#define ANA_CL_DSCP_CFG_DSCP_TRUST_ENA_SET(x)\\\n\tFIELD_PREP(ANA_CL_DSCP_CFG_DSCP_TRUST_ENA, x)\n#define ANA_CL_DSCP_CFG_DSCP_TRUST_ENA_GET(x)\\\n\tFIELD_GET(ANA_CL_DSCP_CFG_DSCP_TRUST_ENA, x)\n\n \n#define ANA_CL_QOS_MAP_CFG(r)     __REG(TARGET_ANA_CL,\\\n\t\t\t\t\t0, 1, 166912, 0, 1, 756, 512, r, 32, 4)\n\n#define ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL         GENMASK(9, 4)\n#define ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL_SET(x)\\\n\tFIELD_PREP(ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL, x)\n#define ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL_GET(x)\\\n\tFIELD_GET(ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL, x)\n\n \n#define ANA_L2_FWD_CFG            __REG(TARGET_ANA_L2,\\\n\t\t\t\t\t0, 1, 566024, 0, 1, 700, 0, 0, 1, 4)\n\n#define ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL         GENMASK(21, 20)\n#define ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL_SET(x)\\\n\tFIELD_PREP(ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL, x)\n#define ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL_GET(x)\\\n\tFIELD_GET(ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL, x)\n\n#define ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA     BIT(18)\n#define ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA, x)\n#define ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA_GET(x)\\\n\tFIELD_GET(ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA, x)\n\n#define ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA    BIT(17)\n#define ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA, x)\n#define ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA_GET(x)\\\n\tFIELD_GET(ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA, x)\n\n#define ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA           BIT(16)\n#define ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA, x)\n#define ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA_GET(x)\\\n\tFIELD_GET(ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA, x)\n\n#define ANA_L2_FWD_CFG_CPU_DMAC_QU               GENMASK(10, 8)\n#define ANA_L2_FWD_CFG_CPU_DMAC_QU_SET(x)\\\n\tFIELD_PREP(ANA_L2_FWD_CFG_CPU_DMAC_QU, x)\n#define ANA_L2_FWD_CFG_CPU_DMAC_QU_GET(x)\\\n\tFIELD_GET(ANA_L2_FWD_CFG_CPU_DMAC_QU, x)\n\n#define ANA_L2_FWD_CFG_LOOPBACK_ENA              BIT(7)\n#define ANA_L2_FWD_CFG_LOOPBACK_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L2_FWD_CFG_LOOPBACK_ENA, x)\n#define ANA_L2_FWD_CFG_LOOPBACK_ENA_GET(x)\\\n\tFIELD_GET(ANA_L2_FWD_CFG_LOOPBACK_ENA, x)\n\n#define ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA         BIT(6)\n#define ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA, x)\n#define ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA_GET(x)\\\n\tFIELD_GET(ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA, x)\n\n#define ANA_L2_FWD_CFG_FILTER_MODE_SEL           BIT(4)\n#define ANA_L2_FWD_CFG_FILTER_MODE_SEL_SET(x)\\\n\tFIELD_PREP(ANA_L2_FWD_CFG_FILTER_MODE_SEL, x)\n#define ANA_L2_FWD_CFG_FILTER_MODE_SEL_GET(x)\\\n\tFIELD_GET(ANA_L2_FWD_CFG_FILTER_MODE_SEL, x)\n\n#define ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA          BIT(3)\n#define ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA, x)\n#define ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA_GET(x)\\\n\tFIELD_GET(ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA, x)\n\n#define ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA     BIT(2)\n#define ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA, x)\n#define ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA_GET(x)\\\n\tFIELD_GET(ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA, x)\n\n#define ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA        BIT(1)\n#define ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA, x)\n#define ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA_GET(x)\\\n\tFIELD_GET(ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA, x)\n\n#define ANA_L2_FWD_CFG_FWD_ENA                   BIT(0)\n#define ANA_L2_FWD_CFG_FWD_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L2_FWD_CFG_FWD_ENA, x)\n#define ANA_L2_FWD_CFG_FWD_ENA_GET(x)\\\n\tFIELD_GET(ANA_L2_FWD_CFG_FWD_ENA, x)\n\n \n#define ANA_L2_AUTO_LRN_CFG       __REG(TARGET_ANA_L2,\\\n\t\t\t\t\t0, 1, 566024, 0, 1, 700, 24, 0, 1, 4)\n\n \n#define ANA_L2_AUTO_LRN_CFG1      __REG(TARGET_ANA_L2,\\\n\t\t\t\t\t0, 1, 566024, 0, 1, 700, 28, 0, 1, 4)\n\n \n#define ANA_L2_AUTO_LRN_CFG2      __REG(TARGET_ANA_L2,\\\n\t\t\t\t\t0, 1, 566024, 0, 1, 700, 32, 0, 1, 4)\n\n#define ANA_L2_AUTO_LRN_CFG2_AUTO_LRN_ENA2       BIT(0)\n#define ANA_L2_AUTO_LRN_CFG2_AUTO_LRN_ENA2_SET(x)\\\n\tFIELD_PREP(ANA_L2_AUTO_LRN_CFG2_AUTO_LRN_ENA2, x)\n#define ANA_L2_AUTO_LRN_CFG2_AUTO_LRN_ENA2_GET(x)\\\n\tFIELD_GET(ANA_L2_AUTO_LRN_CFG2_AUTO_LRN_ENA2, x)\n\n \n#define ANA_L2_OWN_UPSID(r)       __REG(TARGET_ANA_L2,\\\n\t\t\t\t\t0, 1, 566024, 0, 1, 700, 672, r, 3, 4)\n\n#define ANA_L2_OWN_UPSID_OWN_UPSID               GENMASK(4, 0)\n#define ANA_L2_OWN_UPSID_OWN_UPSID_SET(x)\\\n\tFIELD_PREP(ANA_L2_OWN_UPSID_OWN_UPSID, x)\n#define ANA_L2_OWN_UPSID_OWN_UPSID_GET(x)\\\n\tFIELD_GET(ANA_L2_OWN_UPSID_OWN_UPSID, x)\n\n \n#define ANA_L2_DLB_CFG(g)         __REG(TARGET_ANA_L2,\\\n\t\t\t\t\t0, 1, 0, g, 4096, 128, 56, 0, 1, 4)\n\n#define ANA_L2_DLB_CFG_DLB_IDX                   GENMASK(12, 0)\n#define ANA_L2_DLB_CFG_DLB_IDX_SET(x)\\\n\tFIELD_PREP(ANA_L2_DLB_CFG_DLB_IDX, x)\n#define ANA_L2_DLB_CFG_DLB_IDX_GET(x)\\\n\tFIELD_GET(ANA_L2_DLB_CFG_DLB_IDX, x)\n\n \n#define ANA_L2_TSN_CFG(g)         __REG(TARGET_ANA_L2,\\\n\t\t\t\t\t0, 1, 0, g, 4096, 128, 100, 0, 1, 4)\n\n#define ANA_L2_TSN_CFG_TSN_SFID                  GENMASK(9, 0)\n#define ANA_L2_TSN_CFG_TSN_SFID_SET(x)\\\n\tFIELD_PREP(ANA_L2_TSN_CFG_TSN_SFID, x)\n#define ANA_L2_TSN_CFG_TSN_SFID_GET(x)\\\n\tFIELD_GET(ANA_L2_TSN_CFG_TSN_SFID, x)\n\n \n#define ANA_L3_VLAN_CTRL          __REG(TARGET_ANA_L3,\\\n\t\t\t\t\t0, 1, 493632, 0, 1, 184, 4, 0, 1, 4)\n\n#define ANA_L3_VLAN_CTRL_VLAN_ENA                BIT(0)\n#define ANA_L3_VLAN_CTRL_VLAN_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L3_VLAN_CTRL_VLAN_ENA, x)\n#define ANA_L3_VLAN_CTRL_VLAN_ENA_GET(x)\\\n\tFIELD_GET(ANA_L3_VLAN_CTRL_VLAN_ENA, x)\n\n \n#define ANA_L3_VLAN_CFG(g)        __REG(TARGET_ANA_L3,\\\n\t\t\t\t\t0, 1, 0, g, 5120, 64, 8, 0, 1, 4)\n\n#define ANA_L3_VLAN_CFG_VLAN_MSTP_PTR            GENMASK(30, 24)\n#define ANA_L3_VLAN_CFG_VLAN_MSTP_PTR_SET(x)\\\n\tFIELD_PREP(ANA_L3_VLAN_CFG_VLAN_MSTP_PTR, x)\n#define ANA_L3_VLAN_CFG_VLAN_MSTP_PTR_GET(x)\\\n\tFIELD_GET(ANA_L3_VLAN_CFG_VLAN_MSTP_PTR, x)\n\n#define ANA_L3_VLAN_CFG_VLAN_FID                 GENMASK(20, 8)\n#define ANA_L3_VLAN_CFG_VLAN_FID_SET(x)\\\n\tFIELD_PREP(ANA_L3_VLAN_CFG_VLAN_FID, x)\n#define ANA_L3_VLAN_CFG_VLAN_FID_GET(x)\\\n\tFIELD_GET(ANA_L3_VLAN_CFG_VLAN_FID, x)\n\n#define ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA      BIT(6)\n#define ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA, x)\n#define ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA_GET(x)\\\n\tFIELD_GET(ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA, x)\n\n#define ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA         BIT(5)\n#define ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA, x)\n#define ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA_GET(x)\\\n\tFIELD_GET(ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA, x)\n\n#define ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS           BIT(4)\n#define ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS_SET(x)\\\n\tFIELD_PREP(ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS, x)\n#define ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS_GET(x)\\\n\tFIELD_GET(ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS, x)\n\n#define ANA_L3_VLAN_CFG_VLAN_LRN_DIS             BIT(3)\n#define ANA_L3_VLAN_CFG_VLAN_LRN_DIS_SET(x)\\\n\tFIELD_PREP(ANA_L3_VLAN_CFG_VLAN_LRN_DIS, x)\n#define ANA_L3_VLAN_CFG_VLAN_LRN_DIS_GET(x)\\\n\tFIELD_GET(ANA_L3_VLAN_CFG_VLAN_LRN_DIS, x)\n\n#define ANA_L3_VLAN_CFG_VLAN_RLEG_ENA            BIT(2)\n#define ANA_L3_VLAN_CFG_VLAN_RLEG_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L3_VLAN_CFG_VLAN_RLEG_ENA, x)\n#define ANA_L3_VLAN_CFG_VLAN_RLEG_ENA_GET(x)\\\n\tFIELD_GET(ANA_L3_VLAN_CFG_VLAN_RLEG_ENA, x)\n\n#define ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA         BIT(1)\n#define ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA, x)\n#define ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA_GET(x)\\\n\tFIELD_GET(ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA, x)\n\n#define ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA          BIT(0)\n#define ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA_SET(x)\\\n\tFIELD_PREP(ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA, x)\n#define ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA_GET(x)\\\n\tFIELD_GET(ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA, x)\n\n \n#define ANA_L3_VLAN_MASK_CFG(g)   __REG(TARGET_ANA_L3,\\\n\t\t\t\t\t0, 1, 0, g, 5120, 64, 16, 0, 1, 4)\n\n \n#define ANA_L3_VLAN_MASK_CFG1(g)  __REG(TARGET_ANA_L3,\\\n\t\t\t\t\t0, 1, 0, g, 5120, 64, 20, 0, 1, 4)\n\n \n#define ANA_L3_VLAN_MASK_CFG2(g)  __REG(TARGET_ANA_L3,\\\n\t\t\t\t\t0, 1, 0, g, 5120, 64, 24, 0, 1, 4)\n\n#define ANA_L3_VLAN_MASK_CFG2_VLAN_PORT_MASK2    BIT(0)\n#define ANA_L3_VLAN_MASK_CFG2_VLAN_PORT_MASK2_SET(x)\\\n\tFIELD_PREP(ANA_L3_VLAN_MASK_CFG2_VLAN_PORT_MASK2, x)\n#define ANA_L3_VLAN_MASK_CFG2_VLAN_PORT_MASK2_GET(x)\\\n\tFIELD_GET(ANA_L3_VLAN_MASK_CFG2_VLAN_PORT_MASK2, x)\n\n \n#define ASM_RX_IN_BYTES_CNT(g)    __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 0, 0, 1, 4)\n\n \n#define ASM_RX_SYMBOL_ERR_CNT(g)  __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 4, 0, 1, 4)\n\n \n#define ASM_RX_PAUSE_CNT(g)       __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 8, 0, 1, 4)\n\n \n#define ASM_RX_UNSUP_OPCODE_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 12, 0, 1, 4)\n\n \n#define ASM_RX_OK_BYTES_CNT(g)    __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 16, 0, 1, 4)\n\n \n#define ASM_RX_BAD_BYTES_CNT(g)   __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 20, 0, 1, 4)\n\n \n#define ASM_RX_UC_CNT(g)          __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 24, 0, 1, 4)\n\n \n#define ASM_RX_MC_CNT(g)          __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 28, 0, 1, 4)\n\n \n#define ASM_RX_BC_CNT(g)          __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 32, 0, 1, 4)\n\n \n#define ASM_RX_CRC_ERR_CNT(g)     __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 36, 0, 1, 4)\n\n \n#define ASM_RX_UNDERSIZE_CNT(g)   __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 40, 0, 1, 4)\n\n \n#define ASM_RX_FRAGMENTS_CNT(g)   __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 44, 0, 1, 4)\n\n \n#define ASM_RX_IN_RANGE_LEN_ERR_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 48, 0, 1, 4)\n\n \n#define ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 52, 0, 1, 4)\n\n \n#define ASM_RX_OVERSIZE_CNT(g)    __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 56, 0, 1, 4)\n\n \n#define ASM_RX_JABBERS_CNT(g)     __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 60, 0, 1, 4)\n\n \n#define ASM_RX_SIZE64_CNT(g)      __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 64, 0, 1, 4)\n\n \n#define ASM_RX_SIZE65TO127_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 68, 0, 1, 4)\n\n \n#define ASM_RX_SIZE128TO255_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 72, 0, 1, 4)\n\n \n#define ASM_RX_SIZE256TO511_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 76, 0, 1, 4)\n\n \n#define ASM_RX_SIZE512TO1023_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 80, 0, 1, 4)\n\n \n#define ASM_RX_SIZE1024TO1518_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 84, 0, 1, 4)\n\n \n#define ASM_RX_SIZE1519TOMAX_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 88, 0, 1, 4)\n\n \n#define ASM_RX_IPG_SHRINK_CNT(g)  __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 92, 0, 1, 4)\n\n \n#define ASM_TX_OUT_BYTES_CNT(g)   __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 96, 0, 1, 4)\n\n \n#define ASM_TX_PAUSE_CNT(g)       __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 100, 0, 1, 4)\n\n \n#define ASM_TX_OK_BYTES_CNT(g)    __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 104, 0, 1, 4)\n\n \n#define ASM_TX_UC_CNT(g)          __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 108, 0, 1, 4)\n\n \n#define ASM_TX_MC_CNT(g)          __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 112, 0, 1, 4)\n\n \n#define ASM_TX_BC_CNT(g)          __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 116, 0, 1, 4)\n\n \n#define ASM_TX_SIZE64_CNT(g)      __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 120, 0, 1, 4)\n\n \n#define ASM_TX_SIZE65TO127_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 124, 0, 1, 4)\n\n \n#define ASM_TX_SIZE128TO255_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 128, 0, 1, 4)\n\n \n#define ASM_TX_SIZE256TO511_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 132, 0, 1, 4)\n\n \n#define ASM_TX_SIZE512TO1023_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 136, 0, 1, 4)\n\n \n#define ASM_TX_SIZE1024TO1518_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 140, 0, 1, 4)\n\n \n#define ASM_TX_SIZE1519TOMAX_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 144, 0, 1, 4)\n\n \n#define ASM_RX_ALIGNMENT_LOST_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 148, 0, 1, 4)\n\n \n#define ASM_RX_TAGGED_FRMS_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 152, 0, 1, 4)\n\n \n#define ASM_RX_UNTAGGED_FRMS_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 156, 0, 1, 4)\n\n \n#define ASM_TX_TAGGED_FRMS_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 160, 0, 1, 4)\n\n \n#define ASM_TX_UNTAGGED_FRMS_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 164, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_SYMBOL_ERR_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 168, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_PAUSE_CNT(g)  __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 172, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_UNSUP_OPCODE_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 176, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_OK_BYTES_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 180, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_BAD_BYTES_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 184, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_UC_CNT(g)     __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 188, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_MC_CNT(g)     __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 192, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_BC_CNT(g)     __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 196, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_CRC_ERR_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 200, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_UNDERSIZE_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 204, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_FRAGMENTS_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 208, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 212, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 216, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_OVERSIZE_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 220, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_JABBERS_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 224, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_SIZE64_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 228, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_SIZE65TO127_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 232, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_SIZE128TO255_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 236, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_SIZE256TO511_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 240, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_SIZE512TO1023_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 244, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_SIZE1024TO1518_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 248, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_SIZE1519TOMAX_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 252, 0, 1, 4)\n\n \n#define ASM_PMAC_TX_PAUSE_CNT(g)  __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 256, 0, 1, 4)\n\n \n#define ASM_PMAC_TX_OK_BYTES_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 260, 0, 1, 4)\n\n \n#define ASM_PMAC_TX_UC_CNT(g)     __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 264, 0, 1, 4)\n\n \n#define ASM_PMAC_TX_MC_CNT(g)     __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 268, 0, 1, 4)\n\n \n#define ASM_PMAC_TX_BC_CNT(g)     __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 272, 0, 1, 4)\n\n \n#define ASM_PMAC_TX_SIZE64_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 276, 0, 1, 4)\n\n \n#define ASM_PMAC_TX_SIZE65TO127_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 280, 0, 1, 4)\n\n \n#define ASM_PMAC_TX_SIZE128TO255_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 284, 0, 1, 4)\n\n \n#define ASM_PMAC_TX_SIZE256TO511_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 288, 0, 1, 4)\n\n \n#define ASM_PMAC_TX_SIZE512TO1023_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 292, 0, 1, 4)\n\n \n#define ASM_PMAC_TX_SIZE1024TO1518_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 296, 0, 1, 4)\n\n \n#define ASM_PMAC_TX_SIZE1519TOMAX_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 300, 0, 1, 4)\n\n \n#define ASM_PMAC_RX_ALIGNMENT_LOST_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 304, 0, 1, 4)\n\n \n#define ASM_MM_RX_ASSEMBLY_ERR_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 308, 0, 1, 4)\n\n \n#define ASM_MM_RX_SMD_ERR_CNT(g)  __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 312, 0, 1, 4)\n\n \n#define ASM_MM_RX_ASSEMBLY_OK_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 316, 0, 1, 4)\n\n \n#define ASM_MM_RX_MERGE_FRAG_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 320, 0, 1, 4)\n\n \n#define ASM_MM_TX_PFRAGMENT_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 324, 0, 1, 4)\n\n \n#define ASM_TX_MULTI_COLL_CNT(g)  __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 328, 0, 1, 4)\n\n \n#define ASM_TX_LATE_COLL_CNT(g)   __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 332, 0, 1, 4)\n\n \n#define ASM_TX_XCOLL_CNT(g)       __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 336, 0, 1, 4)\n\n \n#define ASM_TX_DEFER_CNT(g)       __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 340, 0, 1, 4)\n\n \n#define ASM_TX_XDEFER_CNT(g)      __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 344, 0, 1, 4)\n\n \n#define ASM_TX_BACKOFF1_CNT(g)    __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 348, 0, 1, 4)\n\n \n#define ASM_TX_CSENSE_CNT(g)      __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 352, 0, 1, 4)\n\n \n#define ASM_RX_IN_BYTES_MSB_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 356, 0, 1, 4)\n\n#define ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT GENMASK(3, 0)\n#define ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT, x)\n#define ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT, x)\n\n \n#define ASM_RX_OK_BYTES_MSB_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 360, 0, 1, 4)\n\n#define ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT GENMASK(3, 0)\n#define ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT, x)\n#define ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT, x)\n\n \n#define ASM_PMAC_RX_OK_BYTES_MSB_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 364, 0, 1, 4)\n\n#define ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT GENMASK(3, 0)\n#define ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT, x)\n#define ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT, x)\n\n \n#define ASM_RX_BAD_BYTES_MSB_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 368, 0, 1, 4)\n\n#define ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT GENMASK(3, 0)\n#define ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT, x)\n#define ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT, x)\n\n \n#define ASM_PMAC_RX_BAD_BYTES_MSB_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 372, 0, 1, 4)\n\n#define ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT GENMASK(3, 0)\n#define ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT, x)\n#define ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT, x)\n\n \n#define ASM_TX_OUT_BYTES_MSB_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 376, 0, 1, 4)\n\n#define ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT GENMASK(3, 0)\n#define ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT, x)\n#define ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT, x)\n\n \n#define ASM_TX_OK_BYTES_MSB_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 380, 0, 1, 4)\n\n#define ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT GENMASK(3, 0)\n#define ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT, x)\n#define ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT, x)\n\n \n#define ASM_PMAC_TX_OK_BYTES_MSB_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 384, 0, 1, 4)\n\n#define ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT GENMASK(3, 0)\n#define ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT, x)\n#define ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT, x)\n\n \n#define ASM_RX_SYNC_LOST_ERR_CNT(g) __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 0, g, 65, 512, 388, 0, 1, 4)\n\n \n#define ASM_STAT_CFG              __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 33280, 0, 1, 1088, 0, 0, 1, 4)\n\n#define ASM_STAT_CFG_STAT_CNT_CLR_SHOT           BIT(0)\n#define ASM_STAT_CFG_STAT_CNT_CLR_SHOT_SET(x)\\\n\tFIELD_PREP(ASM_STAT_CFG_STAT_CNT_CLR_SHOT, x)\n#define ASM_STAT_CFG_STAT_CNT_CLR_SHOT_GET(x)\\\n\tFIELD_GET(ASM_STAT_CFG_STAT_CNT_CLR_SHOT, x)\n\n \n#define ASM_PORT_CFG(r)           __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 33280, 0, 1, 1088, 540, r, 67, 4)\n\n#define ASM_PORT_CFG_CSC_STAT_DIS                BIT(12)\n#define ASM_PORT_CFG_CSC_STAT_DIS_SET(x)\\\n\tFIELD_PREP(ASM_PORT_CFG_CSC_STAT_DIS, x)\n#define ASM_PORT_CFG_CSC_STAT_DIS_GET(x)\\\n\tFIELD_GET(ASM_PORT_CFG_CSC_STAT_DIS, x)\n\n#define ASM_PORT_CFG_HIH_AFTER_PREAMBLE_ENA      BIT(11)\n#define ASM_PORT_CFG_HIH_AFTER_PREAMBLE_ENA_SET(x)\\\n\tFIELD_PREP(ASM_PORT_CFG_HIH_AFTER_PREAMBLE_ENA, x)\n#define ASM_PORT_CFG_HIH_AFTER_PREAMBLE_ENA_GET(x)\\\n\tFIELD_GET(ASM_PORT_CFG_HIH_AFTER_PREAMBLE_ENA, x)\n\n#define ASM_PORT_CFG_IGN_TAXI_ABORT_ENA          BIT(10)\n#define ASM_PORT_CFG_IGN_TAXI_ABORT_ENA_SET(x)\\\n\tFIELD_PREP(ASM_PORT_CFG_IGN_TAXI_ABORT_ENA, x)\n#define ASM_PORT_CFG_IGN_TAXI_ABORT_ENA_GET(x)\\\n\tFIELD_GET(ASM_PORT_CFG_IGN_TAXI_ABORT_ENA, x)\n\n#define ASM_PORT_CFG_NO_PREAMBLE_ENA             BIT(9)\n#define ASM_PORT_CFG_NO_PREAMBLE_ENA_SET(x)\\\n\tFIELD_PREP(ASM_PORT_CFG_NO_PREAMBLE_ENA, x)\n#define ASM_PORT_CFG_NO_PREAMBLE_ENA_GET(x)\\\n\tFIELD_GET(ASM_PORT_CFG_NO_PREAMBLE_ENA, x)\n\n#define ASM_PORT_CFG_SKIP_PREAMBLE_ENA           BIT(8)\n#define ASM_PORT_CFG_SKIP_PREAMBLE_ENA_SET(x)\\\n\tFIELD_PREP(ASM_PORT_CFG_SKIP_PREAMBLE_ENA, x)\n#define ASM_PORT_CFG_SKIP_PREAMBLE_ENA_GET(x)\\\n\tFIELD_GET(ASM_PORT_CFG_SKIP_PREAMBLE_ENA, x)\n\n#define ASM_PORT_CFG_FRM_AGING_DIS               BIT(7)\n#define ASM_PORT_CFG_FRM_AGING_DIS_SET(x)\\\n\tFIELD_PREP(ASM_PORT_CFG_FRM_AGING_DIS, x)\n#define ASM_PORT_CFG_FRM_AGING_DIS_GET(x)\\\n\tFIELD_GET(ASM_PORT_CFG_FRM_AGING_DIS, x)\n\n#define ASM_PORT_CFG_PAD_ENA                     BIT(6)\n#define ASM_PORT_CFG_PAD_ENA_SET(x)\\\n\tFIELD_PREP(ASM_PORT_CFG_PAD_ENA, x)\n#define ASM_PORT_CFG_PAD_ENA_GET(x)\\\n\tFIELD_GET(ASM_PORT_CFG_PAD_ENA, x)\n\n#define ASM_PORT_CFG_INJ_DISCARD_CFG             GENMASK(5, 4)\n#define ASM_PORT_CFG_INJ_DISCARD_CFG_SET(x)\\\n\tFIELD_PREP(ASM_PORT_CFG_INJ_DISCARD_CFG, x)\n#define ASM_PORT_CFG_INJ_DISCARD_CFG_GET(x)\\\n\tFIELD_GET(ASM_PORT_CFG_INJ_DISCARD_CFG, x)\n\n#define ASM_PORT_CFG_INJ_FORMAT_CFG              GENMASK(3, 2)\n#define ASM_PORT_CFG_INJ_FORMAT_CFG_SET(x)\\\n\tFIELD_PREP(ASM_PORT_CFG_INJ_FORMAT_CFG, x)\n#define ASM_PORT_CFG_INJ_FORMAT_CFG_GET(x)\\\n\tFIELD_GET(ASM_PORT_CFG_INJ_FORMAT_CFG, x)\n\n#define ASM_PORT_CFG_VSTAX2_AWR_ENA              BIT(1)\n#define ASM_PORT_CFG_VSTAX2_AWR_ENA_SET(x)\\\n\tFIELD_PREP(ASM_PORT_CFG_VSTAX2_AWR_ENA, x)\n#define ASM_PORT_CFG_VSTAX2_AWR_ENA_GET(x)\\\n\tFIELD_GET(ASM_PORT_CFG_VSTAX2_AWR_ENA, x)\n\n#define ASM_PORT_CFG_PFRM_FLUSH                  BIT(0)\n#define ASM_PORT_CFG_PFRM_FLUSH_SET(x)\\\n\tFIELD_PREP(ASM_PORT_CFG_PFRM_FLUSH, x)\n#define ASM_PORT_CFG_PFRM_FLUSH_GET(x)\\\n\tFIELD_GET(ASM_PORT_CFG_PFRM_FLUSH, x)\n\n \n#define ASM_RAM_INIT              __REG(TARGET_ASM,\\\n\t\t\t\t\t0, 1, 34832, 0, 1, 4, 0, 0, 1, 4)\n\n#define ASM_RAM_INIT_RAM_INIT                    BIT(1)\n#define ASM_RAM_INIT_RAM_INIT_SET(x)\\\n\tFIELD_PREP(ASM_RAM_INIT_RAM_INIT, x)\n#define ASM_RAM_INIT_RAM_INIT_GET(x)\\\n\tFIELD_GET(ASM_RAM_INIT_RAM_INIT, x)\n\n#define ASM_RAM_INIT_RAM_CFG_HOOK                BIT(0)\n#define ASM_RAM_INIT_RAM_CFG_HOOK_SET(x)\\\n\tFIELD_PREP(ASM_RAM_INIT_RAM_CFG_HOOK, x)\n#define ASM_RAM_INIT_RAM_CFG_HOOK_GET(x)\\\n\tFIELD_GET(ASM_RAM_INIT_RAM_CFG_HOOK, x)\n\n \n#define CLKGEN_LCPLL1_CORE_CLK_CFG __REG(TARGET_CLKGEN,\\\n\t\t\t\t\t0, 1, 12, 0, 1, 36, 0, 0, 1, 4)\n\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV  GENMASK(7, 0)\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV_SET(x)\\\n\tFIELD_PREP(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV, x)\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV_GET(x)\\\n\tFIELD_GET(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV, x)\n\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_PRE_DIV  GENMASK(10, 8)\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_PRE_DIV_SET(x)\\\n\tFIELD_PREP(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_PRE_DIV, x)\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_PRE_DIV_GET(x)\\\n\tFIELD_GET(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_PRE_DIV, x)\n\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_DIR  BIT(11)\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_DIR_SET(x)\\\n\tFIELD_PREP(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_DIR, x)\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_DIR_GET(x)\\\n\tFIELD_GET(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_DIR, x)\n\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_SEL  GENMASK(13, 12)\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_SEL_SET(x)\\\n\tFIELD_PREP(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_SEL, x)\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_SEL_GET(x)\\\n\tFIELD_GET(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_SEL, x)\n\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_ENA  BIT(14)\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_ENA_SET(x)\\\n\tFIELD_PREP(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_ENA, x)\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_ENA_GET(x)\\\n\tFIELD_GET(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_ENA, x)\n\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_ENA  BIT(15)\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_ENA_SET(x)\\\n\tFIELD_PREP(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_ENA, x)\n#define CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_ENA_GET(x)\\\n\tFIELD_GET(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_ENA, x)\n\n \n#define CPU_PROC_CTRL             __REG(TARGET_CPU,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 204, 176, 0, 1, 4)\n\n#define CPU_PROC_CTRL_AARCH64_MODE_ENA           BIT(12)\n#define CPU_PROC_CTRL_AARCH64_MODE_ENA_SET(x)\\\n\tFIELD_PREP(CPU_PROC_CTRL_AARCH64_MODE_ENA, x)\n#define CPU_PROC_CTRL_AARCH64_MODE_ENA_GET(x)\\\n\tFIELD_GET(CPU_PROC_CTRL_AARCH64_MODE_ENA, x)\n\n#define CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS      BIT(11)\n#define CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS_SET(x)\\\n\tFIELD_PREP(CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS, x)\n#define CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS_GET(x)\\\n\tFIELD_GET(CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS, x)\n\n#define CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS      BIT(10)\n#define CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS_SET(x)\\\n\tFIELD_PREP(CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS, x)\n#define CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS_GET(x)\\\n\tFIELD_GET(CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS, x)\n\n#define CPU_PROC_CTRL_BE_EXCEP_MODE              BIT(9)\n#define CPU_PROC_CTRL_BE_EXCEP_MODE_SET(x)\\\n\tFIELD_PREP(CPU_PROC_CTRL_BE_EXCEP_MODE, x)\n#define CPU_PROC_CTRL_BE_EXCEP_MODE_GET(x)\\\n\tFIELD_GET(CPU_PROC_CTRL_BE_EXCEP_MODE, x)\n\n#define CPU_PROC_CTRL_VINITHI                    BIT(8)\n#define CPU_PROC_CTRL_VINITHI_SET(x)\\\n\tFIELD_PREP(CPU_PROC_CTRL_VINITHI, x)\n#define CPU_PROC_CTRL_VINITHI_GET(x)\\\n\tFIELD_GET(CPU_PROC_CTRL_VINITHI, x)\n\n#define CPU_PROC_CTRL_CFGTE                      BIT(7)\n#define CPU_PROC_CTRL_CFGTE_SET(x)\\\n\tFIELD_PREP(CPU_PROC_CTRL_CFGTE, x)\n#define CPU_PROC_CTRL_CFGTE_GET(x)\\\n\tFIELD_GET(CPU_PROC_CTRL_CFGTE, x)\n\n#define CPU_PROC_CTRL_CP15S_DISABLE              BIT(6)\n#define CPU_PROC_CTRL_CP15S_DISABLE_SET(x)\\\n\tFIELD_PREP(CPU_PROC_CTRL_CP15S_DISABLE, x)\n#define CPU_PROC_CTRL_CP15S_DISABLE_GET(x)\\\n\tFIELD_GET(CPU_PROC_CTRL_CP15S_DISABLE, x)\n\n#define CPU_PROC_CTRL_PROC_CRYPTO_DISABLE        BIT(5)\n#define CPU_PROC_CTRL_PROC_CRYPTO_DISABLE_SET(x)\\\n\tFIELD_PREP(CPU_PROC_CTRL_PROC_CRYPTO_DISABLE, x)\n#define CPU_PROC_CTRL_PROC_CRYPTO_DISABLE_GET(x)\\\n\tFIELD_GET(CPU_PROC_CTRL_PROC_CRYPTO_DISABLE, x)\n\n#define CPU_PROC_CTRL_ACP_CACHE_FORCE_ENA        BIT(4)\n#define CPU_PROC_CTRL_ACP_CACHE_FORCE_ENA_SET(x)\\\n\tFIELD_PREP(CPU_PROC_CTRL_ACP_CACHE_FORCE_ENA, x)\n#define CPU_PROC_CTRL_ACP_CACHE_FORCE_ENA_GET(x)\\\n\tFIELD_GET(CPU_PROC_CTRL_ACP_CACHE_FORCE_ENA, x)\n\n#define CPU_PROC_CTRL_ACP_AWCACHE                BIT(3)\n#define CPU_PROC_CTRL_ACP_AWCACHE_SET(x)\\\n\tFIELD_PREP(CPU_PROC_CTRL_ACP_AWCACHE, x)\n#define CPU_PROC_CTRL_ACP_AWCACHE_GET(x)\\\n\tFIELD_GET(CPU_PROC_CTRL_ACP_AWCACHE, x)\n\n#define CPU_PROC_CTRL_ACP_ARCACHE                BIT(2)\n#define CPU_PROC_CTRL_ACP_ARCACHE_SET(x)\\\n\tFIELD_PREP(CPU_PROC_CTRL_ACP_ARCACHE, x)\n#define CPU_PROC_CTRL_ACP_ARCACHE_GET(x)\\\n\tFIELD_GET(CPU_PROC_CTRL_ACP_ARCACHE, x)\n\n#define CPU_PROC_CTRL_L2_FLUSH_REQ               BIT(1)\n#define CPU_PROC_CTRL_L2_FLUSH_REQ_SET(x)\\\n\tFIELD_PREP(CPU_PROC_CTRL_L2_FLUSH_REQ, x)\n#define CPU_PROC_CTRL_L2_FLUSH_REQ_GET(x)\\\n\tFIELD_GET(CPU_PROC_CTRL_L2_FLUSH_REQ, x)\n\n#define CPU_PROC_CTRL_ACP_DISABLE                BIT(0)\n#define CPU_PROC_CTRL_ACP_DISABLE_SET(x)\\\n\tFIELD_PREP(CPU_PROC_CTRL_ACP_DISABLE, x)\n#define CPU_PROC_CTRL_ACP_DISABLE_GET(x)\\\n\tFIELD_GET(CPU_PROC_CTRL_ACP_DISABLE, x)\n\n \n#define DEV10G_MAC_ENA_CFG(t)     __REG(TARGET_DEV10G,\\\n\t\t\t\t\tt, 12, 0, 0, 1, 60, 0, 0, 1, 4)\n\n#define DEV10G_MAC_ENA_CFG_RX_ENA                BIT(4)\n#define DEV10G_MAC_ENA_CFG_RX_ENA_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_ENA_CFG_RX_ENA, x)\n#define DEV10G_MAC_ENA_CFG_RX_ENA_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_ENA_CFG_RX_ENA, x)\n\n#define DEV10G_MAC_ENA_CFG_TX_ENA                BIT(0)\n#define DEV10G_MAC_ENA_CFG_TX_ENA_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_ENA_CFG_TX_ENA, x)\n#define DEV10G_MAC_ENA_CFG_TX_ENA_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_ENA_CFG_TX_ENA, x)\n\n \n#define DEV10G_MAC_MAXLEN_CFG(t)  __REG(TARGET_DEV10G,\\\n\t\t\t\t\tt, 12, 0, 0, 1, 60, 8, 0, 1, 4)\n\n#define DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK    BIT(16)\n#define DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK, x)\n#define DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK, x)\n\n#define DEV10G_MAC_MAXLEN_CFG_MAX_LEN            GENMASK(15, 0)\n#define DEV10G_MAC_MAXLEN_CFG_MAX_LEN_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_MAXLEN_CFG_MAX_LEN, x)\n#define DEV10G_MAC_MAXLEN_CFG_MAX_LEN_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_MAXLEN_CFG_MAX_LEN, x)\n\n \n#define DEV10G_MAC_NUM_TAGS_CFG(t) __REG(TARGET_DEV10G,\\\n\t\t\t\t\tt, 12, 0, 0, 1, 60, 12, 0, 1, 4)\n\n#define DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS         GENMASK(1, 0)\n#define DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS, x)\n#define DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS, x)\n\n \n#define DEV10G_MAC_TAGS_CFG(t, r) __REG(TARGET_DEV10G,\\\n\t\t\t\t\tt, 12, 0, 0, 1, 60, 16, r, 3, 4)\n\n#define DEV10G_MAC_TAGS_CFG_TAG_ID               GENMASK(31, 16)\n#define DEV10G_MAC_TAGS_CFG_TAG_ID_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_TAGS_CFG_TAG_ID, x)\n#define DEV10G_MAC_TAGS_CFG_TAG_ID_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_TAGS_CFG_TAG_ID, x)\n\n#define DEV10G_MAC_TAGS_CFG_TAG_ENA              BIT(4)\n#define DEV10G_MAC_TAGS_CFG_TAG_ENA_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_TAGS_CFG_TAG_ENA, x)\n#define DEV10G_MAC_TAGS_CFG_TAG_ENA_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_TAGS_CFG_TAG_ENA, x)\n\n \n#define DEV10G_MAC_ADV_CHK_CFG(t) __REG(TARGET_DEV10G,\\\n\t\t\t\t\tt, 12, 0, 0, 1, 60, 28, 0, 1, 4)\n\n#define DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA   BIT(24)\n#define DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA, x)\n#define DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA, x)\n\n#define DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA   BIT(20)\n#define DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA, x)\n#define DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA, x)\n\n#define DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA       BIT(16)\n#define DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA, x)\n#define DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA, x)\n\n#define DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS   BIT(12)\n#define DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS, x)\n#define DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS, x)\n\n#define DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA       BIT(8)\n#define DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA, x)\n#define DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA, x)\n\n#define DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA       BIT(4)\n#define DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA, x)\n#define DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA, x)\n\n#define DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA       BIT(0)\n#define DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA, x)\n#define DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA, x)\n\n \n#define DEV10G_MAC_TX_MONITOR_STICKY(t) __REG(TARGET_DEV10G,\\\n\t\t\t\t\tt, 12, 0, 0, 1, 60, 48, 0, 1, 4)\n\n#define DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY BIT(4)\n#define DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY, x)\n#define DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY, x)\n\n#define DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY BIT(3)\n#define DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY, x)\n#define DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY, x)\n\n#define DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY BIT(2)\n#define DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY, x)\n#define DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY, x)\n\n#define DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY BIT(1)\n#define DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY, x)\n#define DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY, x)\n\n#define DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY BIT(0)\n#define DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY_SET(x)\\\n\tFIELD_PREP(DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY, x)\n#define DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY_GET(x)\\\n\tFIELD_GET(DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY, x)\n\n \n#define DEV10G_DEV_RST_CTRL(t)    __REG(TARGET_DEV10G,\\\n\t\t\t\t\tt, 12, 436, 0, 1, 52, 0, 0, 1, 4)\n\n#define DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA      BIT(28)\n#define DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA_SET(x)\\\n\tFIELD_PREP(DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA, x)\n#define DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA_GET(x)\\\n\tFIELD_GET(DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA, x)\n\n#define DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS BIT(27)\n#define DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS_SET(x)\\\n\tFIELD_PREP(DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS, x)\n#define DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS_GET(x)\\\n\tFIELD_GET(DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS, x)\n\n#define DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS GENMASK(26, 25)\n#define DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS_SET(x)\\\n\tFIELD_PREP(DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS, x)\n#define DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS_GET(x)\\\n\tFIELD_GET(DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS, x)\n\n#define DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL     GENMASK(24, 23)\n#define DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL_SET(x)\\\n\tFIELD_PREP(DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL, x)\n#define DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL_GET(x)\\\n\tFIELD_GET(DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL, x)\n\n#define DEV10G_DEV_RST_CTRL_SPEED_SEL            GENMASK(22, 20)\n#define DEV10G_DEV_RST_CTRL_SPEED_SEL_SET(x)\\\n\tFIELD_PREP(DEV10G_DEV_RST_CTRL_SPEED_SEL, x)\n#define DEV10G_DEV_RST_CTRL_SPEED_SEL_GET(x)\\\n\tFIELD_GET(DEV10G_DEV_RST_CTRL_SPEED_SEL, x)\n\n#define DEV10G_DEV_RST_CTRL_PCS_TX_RST           BIT(12)\n#define DEV10G_DEV_RST_CTRL_PCS_TX_RST_SET(x)\\\n\tFIELD_PREP(DEV10G_DEV_RST_CTRL_PCS_TX_RST, x)\n#define DEV10G_DEV_RST_CTRL_PCS_TX_RST_GET(x)\\\n\tFIELD_GET(DEV10G_DEV_RST_CTRL_PCS_TX_RST, x)\n\n#define DEV10G_DEV_RST_CTRL_PCS_RX_RST           BIT(8)\n#define DEV10G_DEV_RST_CTRL_PCS_RX_RST_SET(x)\\\n\tFIELD_PREP(DEV10G_DEV_RST_CTRL_PCS_RX_RST, x)\n#define DEV10G_DEV_RST_CTRL_PCS_RX_RST_GET(x)\\\n\tFIELD_GET(DEV10G_DEV_RST_CTRL_PCS_RX_RST, x)\n\n#define DEV10G_DEV_RST_CTRL_MAC_TX_RST           BIT(4)\n#define DEV10G_DEV_RST_CTRL_MAC_TX_RST_SET(x)\\\n\tFIELD_PREP(DEV10G_DEV_RST_CTRL_MAC_TX_RST, x)\n#define DEV10G_DEV_RST_CTRL_MAC_TX_RST_GET(x)\\\n\tFIELD_GET(DEV10G_DEV_RST_CTRL_MAC_TX_RST, x)\n\n#define DEV10G_DEV_RST_CTRL_MAC_RX_RST           BIT(0)\n#define DEV10G_DEV_RST_CTRL_MAC_RX_RST_SET(x)\\\n\tFIELD_PREP(DEV10G_DEV_RST_CTRL_MAC_RX_RST, x)\n#define DEV10G_DEV_RST_CTRL_MAC_RX_RST_GET(x)\\\n\tFIELD_GET(DEV10G_DEV_RST_CTRL_MAC_RX_RST, x)\n\n \n#define DEV10G_PCS25G_CFG(t)      __REG(TARGET_DEV10G,\\\n\t\t\t\t\tt, 12, 488, 0, 1, 32, 0, 0, 1, 4)\n\n#define DEV10G_PCS25G_CFG_PCS25G_ENA             BIT(0)\n#define DEV10G_PCS25G_CFG_PCS25G_ENA_SET(x)\\\n\tFIELD_PREP(DEV10G_PCS25G_CFG_PCS25G_ENA, x)\n#define DEV10G_PCS25G_CFG_PCS25G_ENA_GET(x)\\\n\tFIELD_GET(DEV10G_PCS25G_CFG_PCS25G_ENA, x)\n\n \n#define DEV25G_MAC_ENA_CFG(t)     __REG(TARGET_DEV25G,\\\n\t\t\t\t\tt, 8, 0, 0, 1, 60, 0, 0, 1, 4)\n\n#define DEV25G_MAC_ENA_CFG_RX_ENA                BIT(4)\n#define DEV25G_MAC_ENA_CFG_RX_ENA_SET(x)\\\n\tFIELD_PREP(DEV25G_MAC_ENA_CFG_RX_ENA, x)\n#define DEV25G_MAC_ENA_CFG_RX_ENA_GET(x)\\\n\tFIELD_GET(DEV25G_MAC_ENA_CFG_RX_ENA, x)\n\n#define DEV25G_MAC_ENA_CFG_TX_ENA                BIT(0)\n#define DEV25G_MAC_ENA_CFG_TX_ENA_SET(x)\\\n\tFIELD_PREP(DEV25G_MAC_ENA_CFG_TX_ENA, x)\n#define DEV25G_MAC_ENA_CFG_TX_ENA_GET(x)\\\n\tFIELD_GET(DEV25G_MAC_ENA_CFG_TX_ENA, x)\n\n \n#define DEV25G_MAC_MAXLEN_CFG(t)  __REG(TARGET_DEV25G,\\\n\t\t\t\t\tt, 8, 0, 0, 1, 60, 8, 0, 1, 4)\n\n#define DEV25G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK    BIT(16)\n#define DEV25G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK_SET(x)\\\n\tFIELD_PREP(DEV25G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK, x)\n#define DEV25G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK_GET(x)\\\n\tFIELD_GET(DEV25G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK, x)\n\n#define DEV25G_MAC_MAXLEN_CFG_MAX_LEN            GENMASK(15, 0)\n#define DEV25G_MAC_MAXLEN_CFG_MAX_LEN_SET(x)\\\n\tFIELD_PREP(DEV25G_MAC_MAXLEN_CFG_MAX_LEN, x)\n#define DEV25G_MAC_MAXLEN_CFG_MAX_LEN_GET(x)\\\n\tFIELD_GET(DEV25G_MAC_MAXLEN_CFG_MAX_LEN, x)\n\n \n#define DEV25G_MAC_ADV_CHK_CFG(t) __REG(TARGET_DEV25G,\\\n\t\t\t\t\tt, 8, 0, 0, 1, 60, 28, 0, 1, 4)\n\n#define DEV25G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA   BIT(24)\n#define DEV25G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA_SET(x)\\\n\tFIELD_PREP(DEV25G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA, x)\n#define DEV25G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA_GET(x)\\\n\tFIELD_GET(DEV25G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA, x)\n\n#define DEV25G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA   BIT(20)\n#define DEV25G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA_SET(x)\\\n\tFIELD_PREP(DEV25G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA, x)\n#define DEV25G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA_GET(x)\\\n\tFIELD_GET(DEV25G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA, x)\n\n#define DEV25G_MAC_ADV_CHK_CFG_SFD_CHK_ENA       BIT(16)\n#define DEV25G_MAC_ADV_CHK_CFG_SFD_CHK_ENA_SET(x)\\\n\tFIELD_PREP(DEV25G_MAC_ADV_CHK_CFG_SFD_CHK_ENA, x)\n#define DEV25G_MAC_ADV_CHK_CFG_SFD_CHK_ENA_GET(x)\\\n\tFIELD_GET(DEV25G_MAC_ADV_CHK_CFG_SFD_CHK_ENA, x)\n\n#define DEV25G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS   BIT(12)\n#define DEV25G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS_SET(x)\\\n\tFIELD_PREP(DEV25G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS, x)\n#define DEV25G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS_GET(x)\\\n\tFIELD_GET(DEV25G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS, x)\n\n#define DEV25G_MAC_ADV_CHK_CFG_PRM_CHK_ENA       BIT(8)\n#define DEV25G_MAC_ADV_CHK_CFG_PRM_CHK_ENA_SET(x)\\\n\tFIELD_PREP(DEV25G_MAC_ADV_CHK_CFG_PRM_CHK_ENA, x)\n#define DEV25G_MAC_ADV_CHK_CFG_PRM_CHK_ENA_GET(x)\\\n\tFIELD_GET(DEV25G_MAC_ADV_CHK_CFG_PRM_CHK_ENA, x)\n\n#define DEV25G_MAC_ADV_CHK_CFG_OOR_ERR_ENA       BIT(4)\n#define DEV25G_MAC_ADV_CHK_CFG_OOR_ERR_ENA_SET(x)\\\n\tFIELD_PREP(DEV25G_MAC_ADV_CHK_CFG_OOR_ERR_ENA, x)\n#define DEV25G_MAC_ADV_CHK_CFG_OOR_ERR_ENA_GET(x)\\\n\tFIELD_GET(DEV25G_MAC_ADV_CHK_CFG_OOR_ERR_ENA, x)\n\n#define DEV25G_MAC_ADV_CHK_CFG_INR_ERR_ENA       BIT(0)\n#define DEV25G_MAC_ADV_CHK_CFG_INR_ERR_ENA_SET(x)\\\n\tFIELD_PREP(DEV25G_MAC_ADV_CHK_CFG_INR_ERR_ENA, x)\n#define DEV25G_MAC_ADV_CHK_CFG_INR_ERR_ENA_GET(x)\\\n\tFIELD_GET(DEV25G_MAC_ADV_CHK_CFG_INR_ERR_ENA, x)\n\n \n#define DEV25G_DEV_RST_CTRL(t)    __REG(TARGET_DEV25G,\\\n\t\t\t\t\tt, 8, 436, 0, 1, 52, 0, 0, 1, 4)\n\n#define DEV25G_DEV_RST_CTRL_PARDET_MODE_ENA      BIT(28)\n#define DEV25G_DEV_RST_CTRL_PARDET_MODE_ENA_SET(x)\\\n\tFIELD_PREP(DEV25G_DEV_RST_CTRL_PARDET_MODE_ENA, x)\n#define DEV25G_DEV_RST_CTRL_PARDET_MODE_ENA_GET(x)\\\n\tFIELD_GET(DEV25G_DEV_RST_CTRL_PARDET_MODE_ENA, x)\n\n#define DEV25G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS BIT(27)\n#define DEV25G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS_SET(x)\\\n\tFIELD_PREP(DEV25G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS, x)\n#define DEV25G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS_GET(x)\\\n\tFIELD_GET(DEV25G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS, x)\n\n#define DEV25G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS GENMASK(26, 25)\n#define DEV25G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS_SET(x)\\\n\tFIELD_PREP(DEV25G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS, x)\n#define DEV25G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS_GET(x)\\\n\tFIELD_GET(DEV25G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS, x)\n\n#define DEV25G_DEV_RST_CTRL_SERDES_SPEED_SEL     GENMASK(24, 23)\n#define DEV25G_DEV_RST_CTRL_SERDES_SPEED_SEL_SET(x)\\\n\tFIELD_PREP(DEV25G_DEV_RST_CTRL_SERDES_SPEED_SEL, x)\n#define DEV25G_DEV_RST_CTRL_SERDES_SPEED_SEL_GET(x)\\\n\tFIELD_GET(DEV25G_DEV_RST_CTRL_SERDES_SPEED_SEL, x)\n\n#define DEV25G_DEV_RST_CTRL_SPEED_SEL            GENMASK(22, 20)\n#define DEV25G_DEV_RST_CTRL_SPEED_SEL_SET(x)\\\n\tFIELD_PREP(DEV25G_DEV_RST_CTRL_SPEED_SEL, x)\n#define DEV25G_DEV_RST_CTRL_SPEED_SEL_GET(x)\\\n\tFIELD_GET(DEV25G_DEV_RST_CTRL_SPEED_SEL, x)\n\n#define DEV25G_DEV_RST_CTRL_PCS_TX_RST           BIT(12)\n#define DEV25G_DEV_RST_CTRL_PCS_TX_RST_SET(x)\\\n\tFIELD_PREP(DEV25G_DEV_RST_CTRL_PCS_TX_RST, x)\n#define DEV25G_DEV_RST_CTRL_PCS_TX_RST_GET(x)\\\n\tFIELD_GET(DEV25G_DEV_RST_CTRL_PCS_TX_RST, x)\n\n#define DEV25G_DEV_RST_CTRL_PCS_RX_RST           BIT(8)\n#define DEV25G_DEV_RST_CTRL_PCS_RX_RST_SET(x)\\\n\tFIELD_PREP(DEV25G_DEV_RST_CTRL_PCS_RX_RST, x)\n#define DEV25G_DEV_RST_CTRL_PCS_RX_RST_GET(x)\\\n\tFIELD_GET(DEV25G_DEV_RST_CTRL_PCS_RX_RST, x)\n\n#define DEV25G_DEV_RST_CTRL_MAC_TX_RST           BIT(4)\n#define DEV25G_DEV_RST_CTRL_MAC_TX_RST_SET(x)\\\n\tFIELD_PREP(DEV25G_DEV_RST_CTRL_MAC_TX_RST, x)\n#define DEV25G_DEV_RST_CTRL_MAC_TX_RST_GET(x)\\\n\tFIELD_GET(DEV25G_DEV_RST_CTRL_MAC_TX_RST, x)\n\n#define DEV25G_DEV_RST_CTRL_MAC_RX_RST           BIT(0)\n#define DEV25G_DEV_RST_CTRL_MAC_RX_RST_SET(x)\\\n\tFIELD_PREP(DEV25G_DEV_RST_CTRL_MAC_RX_RST, x)\n#define DEV25G_DEV_RST_CTRL_MAC_RX_RST_GET(x)\\\n\tFIELD_GET(DEV25G_DEV_RST_CTRL_MAC_RX_RST, x)\n\n \n#define DEV25G_PCS25G_CFG(t)      __REG(TARGET_DEV25G,\\\n\t\t\t\t\tt, 8, 488, 0, 1, 32, 0, 0, 1, 4)\n\n#define DEV25G_PCS25G_CFG_PCS25G_ENA             BIT(0)\n#define DEV25G_PCS25G_CFG_PCS25G_ENA_SET(x)\\\n\tFIELD_PREP(DEV25G_PCS25G_CFG_PCS25G_ENA, x)\n#define DEV25G_PCS25G_CFG_PCS25G_ENA_GET(x)\\\n\tFIELD_GET(DEV25G_PCS25G_CFG_PCS25G_ENA, x)\n\n \n#define DEV25G_PCS25G_SD_CFG(t)   __REG(TARGET_DEV25G,\\\n\t\t\t\t\tt, 8, 488, 0, 1, 32, 4, 0, 1, 4)\n\n#define DEV25G_PCS25G_SD_CFG_SD_SEL              BIT(8)\n#define DEV25G_PCS25G_SD_CFG_SD_SEL_SET(x)\\\n\tFIELD_PREP(DEV25G_PCS25G_SD_CFG_SD_SEL, x)\n#define DEV25G_PCS25G_SD_CFG_SD_SEL_GET(x)\\\n\tFIELD_GET(DEV25G_PCS25G_SD_CFG_SD_SEL, x)\n\n#define DEV25G_PCS25G_SD_CFG_SD_POL              BIT(4)\n#define DEV25G_PCS25G_SD_CFG_SD_POL_SET(x)\\\n\tFIELD_PREP(DEV25G_PCS25G_SD_CFG_SD_POL, x)\n#define DEV25G_PCS25G_SD_CFG_SD_POL_GET(x)\\\n\tFIELD_GET(DEV25G_PCS25G_SD_CFG_SD_POL, x)\n\n#define DEV25G_PCS25G_SD_CFG_SD_ENA              BIT(0)\n#define DEV25G_PCS25G_SD_CFG_SD_ENA_SET(x)\\\n\tFIELD_PREP(DEV25G_PCS25G_SD_CFG_SD_ENA, x)\n#define DEV25G_PCS25G_SD_CFG_SD_ENA_GET(x)\\\n\tFIELD_GET(DEV25G_PCS25G_SD_CFG_SD_ENA, x)\n\n \n#define DEV2G5_DEV_RST_CTRL(t)    __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 0, 0, 1, 36, 0, 0, 1, 4)\n\n#define DEV2G5_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS BIT(23)\n#define DEV2G5_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS_SET(x)\\\n\tFIELD_PREP(DEV2G5_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS, x)\n#define DEV2G5_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS_GET(x)\\\n\tFIELD_GET(DEV2G5_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS, x)\n\n#define DEV2G5_DEV_RST_CTRL_SPEED_SEL            GENMASK(22, 20)\n#define DEV2G5_DEV_RST_CTRL_SPEED_SEL_SET(x)\\\n\tFIELD_PREP(DEV2G5_DEV_RST_CTRL_SPEED_SEL, x)\n#define DEV2G5_DEV_RST_CTRL_SPEED_SEL_GET(x)\\\n\tFIELD_GET(DEV2G5_DEV_RST_CTRL_SPEED_SEL, x)\n\n#define DEV2G5_DEV_RST_CTRL_USX_PCS_TX_RST       BIT(17)\n#define DEV2G5_DEV_RST_CTRL_USX_PCS_TX_RST_SET(x)\\\n\tFIELD_PREP(DEV2G5_DEV_RST_CTRL_USX_PCS_TX_RST, x)\n#define DEV2G5_DEV_RST_CTRL_USX_PCS_TX_RST_GET(x)\\\n\tFIELD_GET(DEV2G5_DEV_RST_CTRL_USX_PCS_TX_RST, x)\n\n#define DEV2G5_DEV_RST_CTRL_USX_PCS_RX_RST       BIT(16)\n#define DEV2G5_DEV_RST_CTRL_USX_PCS_RX_RST_SET(x)\\\n\tFIELD_PREP(DEV2G5_DEV_RST_CTRL_USX_PCS_RX_RST, x)\n#define DEV2G5_DEV_RST_CTRL_USX_PCS_RX_RST_GET(x)\\\n\tFIELD_GET(DEV2G5_DEV_RST_CTRL_USX_PCS_RX_RST, x)\n\n#define DEV2G5_DEV_RST_CTRL_PCS_TX_RST           BIT(12)\n#define DEV2G5_DEV_RST_CTRL_PCS_TX_RST_SET(x)\\\n\tFIELD_PREP(DEV2G5_DEV_RST_CTRL_PCS_TX_RST, x)\n#define DEV2G5_DEV_RST_CTRL_PCS_TX_RST_GET(x)\\\n\tFIELD_GET(DEV2G5_DEV_RST_CTRL_PCS_TX_RST, x)\n\n#define DEV2G5_DEV_RST_CTRL_PCS_RX_RST           BIT(8)\n#define DEV2G5_DEV_RST_CTRL_PCS_RX_RST_SET(x)\\\n\tFIELD_PREP(DEV2G5_DEV_RST_CTRL_PCS_RX_RST, x)\n#define DEV2G5_DEV_RST_CTRL_PCS_RX_RST_GET(x)\\\n\tFIELD_GET(DEV2G5_DEV_RST_CTRL_PCS_RX_RST, x)\n\n#define DEV2G5_DEV_RST_CTRL_MAC_TX_RST           BIT(4)\n#define DEV2G5_DEV_RST_CTRL_MAC_TX_RST_SET(x)\\\n\tFIELD_PREP(DEV2G5_DEV_RST_CTRL_MAC_TX_RST, x)\n#define DEV2G5_DEV_RST_CTRL_MAC_TX_RST_GET(x)\\\n\tFIELD_GET(DEV2G5_DEV_RST_CTRL_MAC_TX_RST, x)\n\n#define DEV2G5_DEV_RST_CTRL_MAC_RX_RST           BIT(0)\n#define DEV2G5_DEV_RST_CTRL_MAC_RX_RST_SET(x)\\\n\tFIELD_PREP(DEV2G5_DEV_RST_CTRL_MAC_RX_RST, x)\n#define DEV2G5_DEV_RST_CTRL_MAC_RX_RST_GET(x)\\\n\tFIELD_GET(DEV2G5_DEV_RST_CTRL_MAC_RX_RST, x)\n\n \n#define DEV2G5_MAC_ENA_CFG(t)     __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 52, 0, 1, 36, 0, 0, 1, 4)\n\n#define DEV2G5_MAC_ENA_CFG_RX_ENA                BIT(4)\n#define DEV2G5_MAC_ENA_CFG_RX_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_ENA_CFG_RX_ENA, x)\n#define DEV2G5_MAC_ENA_CFG_RX_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_ENA_CFG_RX_ENA, x)\n\n#define DEV2G5_MAC_ENA_CFG_TX_ENA                BIT(0)\n#define DEV2G5_MAC_ENA_CFG_TX_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_ENA_CFG_TX_ENA, x)\n#define DEV2G5_MAC_ENA_CFG_TX_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_ENA_CFG_TX_ENA, x)\n\n \n#define DEV2G5_MAC_MODE_CFG(t)    __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 52, 0, 1, 36, 4, 0, 1, 4)\n\n#define DEV2G5_MAC_MODE_CFG_FC_WORD_SYNC_ENA     BIT(8)\n#define DEV2G5_MAC_MODE_CFG_FC_WORD_SYNC_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_MODE_CFG_FC_WORD_SYNC_ENA, x)\n#define DEV2G5_MAC_MODE_CFG_FC_WORD_SYNC_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_MODE_CFG_FC_WORD_SYNC_ENA, x)\n\n#define DEV2G5_MAC_MODE_CFG_GIGA_MODE_ENA        BIT(4)\n#define DEV2G5_MAC_MODE_CFG_GIGA_MODE_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_MODE_CFG_GIGA_MODE_ENA, x)\n#define DEV2G5_MAC_MODE_CFG_GIGA_MODE_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_MODE_CFG_GIGA_MODE_ENA, x)\n\n#define DEV2G5_MAC_MODE_CFG_FDX_ENA              BIT(0)\n#define DEV2G5_MAC_MODE_CFG_FDX_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_MODE_CFG_FDX_ENA, x)\n#define DEV2G5_MAC_MODE_CFG_FDX_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_MODE_CFG_FDX_ENA, x)\n\n \n#define DEV2G5_MAC_MAXLEN_CFG(t)  __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 52, 0, 1, 36, 8, 0, 1, 4)\n\n#define DEV2G5_MAC_MAXLEN_CFG_MAX_LEN            GENMASK(15, 0)\n#define DEV2G5_MAC_MAXLEN_CFG_MAX_LEN_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_MAXLEN_CFG_MAX_LEN, x)\n#define DEV2G5_MAC_MAXLEN_CFG_MAX_LEN_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_MAXLEN_CFG_MAX_LEN, x)\n\n \n#define DEV2G5_MAC_TAGS_CFG(t)    __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 52, 0, 1, 36, 12, 0, 1, 4)\n\n#define DEV2G5_MAC_TAGS_CFG_TAG_ID               GENMASK(31, 16)\n#define DEV2G5_MAC_TAGS_CFG_TAG_ID_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_TAGS_CFG_TAG_ID, x)\n#define DEV2G5_MAC_TAGS_CFG_TAG_ID_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_TAGS_CFG_TAG_ID, x)\n\n#define DEV2G5_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA     BIT(3)\n#define DEV2G5_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA, x)\n#define DEV2G5_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA, x)\n\n#define DEV2G5_MAC_TAGS_CFG_PB_ENA               GENMASK(2, 1)\n#define DEV2G5_MAC_TAGS_CFG_PB_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_TAGS_CFG_PB_ENA, x)\n#define DEV2G5_MAC_TAGS_CFG_PB_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_TAGS_CFG_PB_ENA, x)\n\n#define DEV2G5_MAC_TAGS_CFG_VLAN_AWR_ENA         BIT(0)\n#define DEV2G5_MAC_TAGS_CFG_VLAN_AWR_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_TAGS_CFG_VLAN_AWR_ENA, x)\n#define DEV2G5_MAC_TAGS_CFG_VLAN_AWR_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_TAGS_CFG_VLAN_AWR_ENA, x)\n\n \n#define DEV2G5_MAC_TAGS_CFG2(t)   __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 52, 0, 1, 36, 16, 0, 1, 4)\n\n#define DEV2G5_MAC_TAGS_CFG2_TAG_ID3             GENMASK(31, 16)\n#define DEV2G5_MAC_TAGS_CFG2_TAG_ID3_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_TAGS_CFG2_TAG_ID3, x)\n#define DEV2G5_MAC_TAGS_CFG2_TAG_ID3_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_TAGS_CFG2_TAG_ID3, x)\n\n#define DEV2G5_MAC_TAGS_CFG2_TAG_ID2             GENMASK(15, 0)\n#define DEV2G5_MAC_TAGS_CFG2_TAG_ID2_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_TAGS_CFG2_TAG_ID2, x)\n#define DEV2G5_MAC_TAGS_CFG2_TAG_ID2_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_TAGS_CFG2_TAG_ID2, x)\n\n \n#define DEV2G5_MAC_ADV_CHK_CFG(t) __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 52, 0, 1, 36, 20, 0, 1, 4)\n\n#define DEV2G5_MAC_ADV_CHK_CFG_LEN_DROP_ENA      BIT(0)\n#define DEV2G5_MAC_ADV_CHK_CFG_LEN_DROP_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_ADV_CHK_CFG_LEN_DROP_ENA, x)\n#define DEV2G5_MAC_ADV_CHK_CFG_LEN_DROP_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_ADV_CHK_CFG_LEN_DROP_ENA, x)\n\n \n#define DEV2G5_MAC_IFG_CFG(t)     __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 52, 0, 1, 36, 24, 0, 1, 4)\n\n#define DEV2G5_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK BIT(17)\n#define DEV2G5_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK, x)\n#define DEV2G5_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK, x)\n\n#define DEV2G5_MAC_IFG_CFG_TX_IFG                GENMASK(12, 8)\n#define DEV2G5_MAC_IFG_CFG_TX_IFG_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_IFG_CFG_TX_IFG, x)\n#define DEV2G5_MAC_IFG_CFG_TX_IFG_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_IFG_CFG_TX_IFG, x)\n\n#define DEV2G5_MAC_IFG_CFG_RX_IFG2               GENMASK(7, 4)\n#define DEV2G5_MAC_IFG_CFG_RX_IFG2_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_IFG_CFG_RX_IFG2, x)\n#define DEV2G5_MAC_IFG_CFG_RX_IFG2_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_IFG_CFG_RX_IFG2, x)\n\n#define DEV2G5_MAC_IFG_CFG_RX_IFG1               GENMASK(3, 0)\n#define DEV2G5_MAC_IFG_CFG_RX_IFG1_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_IFG_CFG_RX_IFG1, x)\n#define DEV2G5_MAC_IFG_CFG_RX_IFG1_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_IFG_CFG_RX_IFG1, x)\n\n \n#define DEV2G5_MAC_HDX_CFG(t)     __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 52, 0, 1, 36, 28, 0, 1, 4)\n\n#define DEV2G5_MAC_HDX_CFG_BYPASS_COL_SYNC       BIT(26)\n#define DEV2G5_MAC_HDX_CFG_BYPASS_COL_SYNC_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_HDX_CFG_BYPASS_COL_SYNC, x)\n#define DEV2G5_MAC_HDX_CFG_BYPASS_COL_SYNC_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_HDX_CFG_BYPASS_COL_SYNC, x)\n\n#define DEV2G5_MAC_HDX_CFG_SEED                  GENMASK(23, 16)\n#define DEV2G5_MAC_HDX_CFG_SEED_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_HDX_CFG_SEED, x)\n#define DEV2G5_MAC_HDX_CFG_SEED_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_HDX_CFG_SEED, x)\n\n#define DEV2G5_MAC_HDX_CFG_SEED_LOAD             BIT(12)\n#define DEV2G5_MAC_HDX_CFG_SEED_LOAD_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_HDX_CFG_SEED_LOAD, x)\n#define DEV2G5_MAC_HDX_CFG_SEED_LOAD_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_HDX_CFG_SEED_LOAD, x)\n\n#define DEV2G5_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA BIT(8)\n#define DEV2G5_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA, x)\n#define DEV2G5_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA, x)\n\n#define DEV2G5_MAC_HDX_CFG_LATE_COL_POS          GENMASK(6, 0)\n#define DEV2G5_MAC_HDX_CFG_LATE_COL_POS_SET(x)\\\n\tFIELD_PREP(DEV2G5_MAC_HDX_CFG_LATE_COL_POS, x)\n#define DEV2G5_MAC_HDX_CFG_LATE_COL_POS_GET(x)\\\n\tFIELD_GET(DEV2G5_MAC_HDX_CFG_LATE_COL_POS, x)\n\n \n#define DEV2G5_PCS1G_CFG(t)       __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 88, 0, 1, 68, 0, 0, 1, 4)\n\n#define DEV2G5_PCS1G_CFG_LINK_STATUS_TYPE        BIT(4)\n#define DEV2G5_PCS1G_CFG_LINK_STATUS_TYPE_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_CFG_LINK_STATUS_TYPE, x)\n#define DEV2G5_PCS1G_CFG_LINK_STATUS_TYPE_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_CFG_LINK_STATUS_TYPE, x)\n\n#define DEV2G5_PCS1G_CFG_AN_LINK_CTRL_ENA        BIT(1)\n#define DEV2G5_PCS1G_CFG_AN_LINK_CTRL_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_CFG_AN_LINK_CTRL_ENA, x)\n#define DEV2G5_PCS1G_CFG_AN_LINK_CTRL_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_CFG_AN_LINK_CTRL_ENA, x)\n\n#define DEV2G5_PCS1G_CFG_PCS_ENA                 BIT(0)\n#define DEV2G5_PCS1G_CFG_PCS_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_CFG_PCS_ENA, x)\n#define DEV2G5_PCS1G_CFG_PCS_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_CFG_PCS_ENA, x)\n\n \n#define DEV2G5_PCS1G_MODE_CFG(t)  __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 88, 0, 1, 68, 4, 0, 1, 4)\n\n#define DEV2G5_PCS1G_MODE_CFG_UNIDIR_MODE_ENA    BIT(4)\n#define DEV2G5_PCS1G_MODE_CFG_UNIDIR_MODE_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_MODE_CFG_UNIDIR_MODE_ENA, x)\n#define DEV2G5_PCS1G_MODE_CFG_UNIDIR_MODE_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_MODE_CFG_UNIDIR_MODE_ENA, x)\n\n#define DEV2G5_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA  BIT(1)\n#define DEV2G5_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA, x)\n#define DEV2G5_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA, x)\n\n#define DEV2G5_PCS1G_MODE_CFG_SGMII_MODE_ENA     BIT(0)\n#define DEV2G5_PCS1G_MODE_CFG_SGMII_MODE_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_MODE_CFG_SGMII_MODE_ENA, x)\n#define DEV2G5_PCS1G_MODE_CFG_SGMII_MODE_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_MODE_CFG_SGMII_MODE_ENA, x)\n\n \n#define DEV2G5_PCS1G_SD_CFG(t)    __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 88, 0, 1, 68, 8, 0, 1, 4)\n\n#define DEV2G5_PCS1G_SD_CFG_SD_SEL               BIT(8)\n#define DEV2G5_PCS1G_SD_CFG_SD_SEL_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_SD_CFG_SD_SEL, x)\n#define DEV2G5_PCS1G_SD_CFG_SD_SEL_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_SD_CFG_SD_SEL, x)\n\n#define DEV2G5_PCS1G_SD_CFG_SD_POL               BIT(4)\n#define DEV2G5_PCS1G_SD_CFG_SD_POL_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_SD_CFG_SD_POL, x)\n#define DEV2G5_PCS1G_SD_CFG_SD_POL_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_SD_CFG_SD_POL, x)\n\n#define DEV2G5_PCS1G_SD_CFG_SD_ENA               BIT(0)\n#define DEV2G5_PCS1G_SD_CFG_SD_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_SD_CFG_SD_ENA, x)\n#define DEV2G5_PCS1G_SD_CFG_SD_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_SD_CFG_SD_ENA, x)\n\n \n#define DEV2G5_PCS1G_ANEG_CFG(t)  __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 88, 0, 1, 68, 12, 0, 1, 4)\n\n#define DEV2G5_PCS1G_ANEG_CFG_ADV_ABILITY        GENMASK(31, 16)\n#define DEV2G5_PCS1G_ANEG_CFG_ADV_ABILITY_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_ANEG_CFG_ADV_ABILITY, x)\n#define DEV2G5_PCS1G_ANEG_CFG_ADV_ABILITY_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_ANEG_CFG_ADV_ABILITY, x)\n\n#define DEV2G5_PCS1G_ANEG_CFG_SW_RESOLVE_ENA     BIT(8)\n#define DEV2G5_PCS1G_ANEG_CFG_SW_RESOLVE_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_ANEG_CFG_SW_RESOLVE_ENA, x)\n#define DEV2G5_PCS1G_ANEG_CFG_SW_RESOLVE_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_ANEG_CFG_SW_RESOLVE_ENA, x)\n\n#define DEV2G5_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT BIT(1)\n#define DEV2G5_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT, x)\n#define DEV2G5_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT, x)\n\n#define DEV2G5_PCS1G_ANEG_CFG_ANEG_ENA           BIT(0)\n#define DEV2G5_PCS1G_ANEG_CFG_ANEG_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_ANEG_CFG_ANEG_ENA, x)\n#define DEV2G5_PCS1G_ANEG_CFG_ANEG_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_ANEG_CFG_ANEG_ENA, x)\n\n \n#define DEV2G5_PCS1G_LB_CFG(t)    __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 88, 0, 1, 68, 20, 0, 1, 4)\n\n#define DEV2G5_PCS1G_LB_CFG_RA_ENA               BIT(4)\n#define DEV2G5_PCS1G_LB_CFG_RA_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_LB_CFG_RA_ENA, x)\n#define DEV2G5_PCS1G_LB_CFG_RA_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_LB_CFG_RA_ENA, x)\n\n#define DEV2G5_PCS1G_LB_CFG_GMII_PHY_LB_ENA      BIT(1)\n#define DEV2G5_PCS1G_LB_CFG_GMII_PHY_LB_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_LB_CFG_GMII_PHY_LB_ENA, x)\n#define DEV2G5_PCS1G_LB_CFG_GMII_PHY_LB_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_LB_CFG_GMII_PHY_LB_ENA, x)\n\n#define DEV2G5_PCS1G_LB_CFG_TBI_HOST_LB_ENA      BIT(0)\n#define DEV2G5_PCS1G_LB_CFG_TBI_HOST_LB_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_LB_CFG_TBI_HOST_LB_ENA, x)\n#define DEV2G5_PCS1G_LB_CFG_TBI_HOST_LB_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_LB_CFG_TBI_HOST_LB_ENA, x)\n\n \n#define DEV2G5_PCS1G_ANEG_STATUS(t) __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 88, 0, 1, 68, 32, 0, 1, 4)\n\n#define DEV2G5_PCS1G_ANEG_STATUS_LP_ADV_ABILITY  GENMASK(31, 16)\n#define DEV2G5_PCS1G_ANEG_STATUS_LP_ADV_ABILITY_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_ANEG_STATUS_LP_ADV_ABILITY, x)\n#define DEV2G5_PCS1G_ANEG_STATUS_LP_ADV_ABILITY_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_ANEG_STATUS_LP_ADV_ABILITY, x)\n\n#define DEV2G5_PCS1G_ANEG_STATUS_PR              BIT(4)\n#define DEV2G5_PCS1G_ANEG_STATUS_PR_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_ANEG_STATUS_PR, x)\n#define DEV2G5_PCS1G_ANEG_STATUS_PR_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_ANEG_STATUS_PR, x)\n\n#define DEV2G5_PCS1G_ANEG_STATUS_PAGE_RX_STICKY  BIT(3)\n#define DEV2G5_PCS1G_ANEG_STATUS_PAGE_RX_STICKY_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_ANEG_STATUS_PAGE_RX_STICKY, x)\n#define DEV2G5_PCS1G_ANEG_STATUS_PAGE_RX_STICKY_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_ANEG_STATUS_PAGE_RX_STICKY, x)\n\n#define DEV2G5_PCS1G_ANEG_STATUS_ANEG_COMPLETE   BIT(0)\n#define DEV2G5_PCS1G_ANEG_STATUS_ANEG_COMPLETE_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_ANEG_STATUS_ANEG_COMPLETE, x)\n#define DEV2G5_PCS1G_ANEG_STATUS_ANEG_COMPLETE_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_ANEG_STATUS_ANEG_COMPLETE, x)\n\n \n#define DEV2G5_PCS1G_LINK_STATUS(t) __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 88, 0, 1, 68, 40, 0, 1, 4)\n\n#define DEV2G5_PCS1G_LINK_STATUS_DELAY_VAR       GENMASK(15, 12)\n#define DEV2G5_PCS1G_LINK_STATUS_DELAY_VAR_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_LINK_STATUS_DELAY_VAR, x)\n#define DEV2G5_PCS1G_LINK_STATUS_DELAY_VAR_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_LINK_STATUS_DELAY_VAR, x)\n\n#define DEV2G5_PCS1G_LINK_STATUS_SIGNAL_DETECT   BIT(8)\n#define DEV2G5_PCS1G_LINK_STATUS_SIGNAL_DETECT_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_LINK_STATUS_SIGNAL_DETECT, x)\n#define DEV2G5_PCS1G_LINK_STATUS_SIGNAL_DETECT_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_LINK_STATUS_SIGNAL_DETECT, x)\n\n#define DEV2G5_PCS1G_LINK_STATUS_LINK_STATUS     BIT(4)\n#define DEV2G5_PCS1G_LINK_STATUS_LINK_STATUS_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_LINK_STATUS_LINK_STATUS, x)\n#define DEV2G5_PCS1G_LINK_STATUS_LINK_STATUS_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_LINK_STATUS_LINK_STATUS, x)\n\n#define DEV2G5_PCS1G_LINK_STATUS_SYNC_STATUS     BIT(0)\n#define DEV2G5_PCS1G_LINK_STATUS_SYNC_STATUS_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_LINK_STATUS_SYNC_STATUS, x)\n#define DEV2G5_PCS1G_LINK_STATUS_SYNC_STATUS_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_LINK_STATUS_SYNC_STATUS, x)\n\n \n#define DEV2G5_PCS1G_STICKY(t)    __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 88, 0, 1, 68, 48, 0, 1, 4)\n\n#define DEV2G5_PCS1G_STICKY_LINK_DOWN_STICKY     BIT(4)\n#define DEV2G5_PCS1G_STICKY_LINK_DOWN_STICKY_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_STICKY_LINK_DOWN_STICKY, x)\n#define DEV2G5_PCS1G_STICKY_LINK_DOWN_STICKY_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_STICKY_LINK_DOWN_STICKY, x)\n\n#define DEV2G5_PCS1G_STICKY_OUT_OF_SYNC_STICKY   BIT(0)\n#define DEV2G5_PCS1G_STICKY_OUT_OF_SYNC_STICKY_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS1G_STICKY_OUT_OF_SYNC_STICKY, x)\n#define DEV2G5_PCS1G_STICKY_OUT_OF_SYNC_STICKY_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS1G_STICKY_OUT_OF_SYNC_STICKY, x)\n\n \n#define DEV2G5_PCS_FX100_CFG(t)   __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 164, 0, 1, 4, 0, 0, 1, 4)\n\n#define DEV2G5_PCS_FX100_CFG_SD_SEL              BIT(26)\n#define DEV2G5_PCS_FX100_CFG_SD_SEL_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_CFG_SD_SEL, x)\n#define DEV2G5_PCS_FX100_CFG_SD_SEL_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_CFG_SD_SEL, x)\n\n#define DEV2G5_PCS_FX100_CFG_SD_POL              BIT(25)\n#define DEV2G5_PCS_FX100_CFG_SD_POL_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_CFG_SD_POL, x)\n#define DEV2G5_PCS_FX100_CFG_SD_POL_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_CFG_SD_POL, x)\n\n#define DEV2G5_PCS_FX100_CFG_SD_ENA              BIT(24)\n#define DEV2G5_PCS_FX100_CFG_SD_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_CFG_SD_ENA, x)\n#define DEV2G5_PCS_FX100_CFG_SD_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_CFG_SD_ENA, x)\n\n#define DEV2G5_PCS_FX100_CFG_LOOPBACK_ENA        BIT(20)\n#define DEV2G5_PCS_FX100_CFG_LOOPBACK_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_CFG_LOOPBACK_ENA, x)\n#define DEV2G5_PCS_FX100_CFG_LOOPBACK_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_CFG_LOOPBACK_ENA, x)\n\n#define DEV2G5_PCS_FX100_CFG_SWAP_MII_ENA        BIT(16)\n#define DEV2G5_PCS_FX100_CFG_SWAP_MII_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_CFG_SWAP_MII_ENA, x)\n#define DEV2G5_PCS_FX100_CFG_SWAP_MII_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_CFG_SWAP_MII_ENA, x)\n\n#define DEV2G5_PCS_FX100_CFG_RXBITSEL            GENMASK(15, 12)\n#define DEV2G5_PCS_FX100_CFG_RXBITSEL_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_CFG_RXBITSEL, x)\n#define DEV2G5_PCS_FX100_CFG_RXBITSEL_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_CFG_RXBITSEL, x)\n\n#define DEV2G5_PCS_FX100_CFG_SIGDET_CFG          GENMASK(10, 9)\n#define DEV2G5_PCS_FX100_CFG_SIGDET_CFG_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_CFG_SIGDET_CFG, x)\n#define DEV2G5_PCS_FX100_CFG_SIGDET_CFG_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_CFG_SIGDET_CFG, x)\n\n#define DEV2G5_PCS_FX100_CFG_LINKHYST_TM_ENA     BIT(8)\n#define DEV2G5_PCS_FX100_CFG_LINKHYST_TM_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_CFG_LINKHYST_TM_ENA, x)\n#define DEV2G5_PCS_FX100_CFG_LINKHYST_TM_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_CFG_LINKHYST_TM_ENA, x)\n\n#define DEV2G5_PCS_FX100_CFG_LINKHYSTTIMER       GENMASK(7, 4)\n#define DEV2G5_PCS_FX100_CFG_LINKHYSTTIMER_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_CFG_LINKHYSTTIMER, x)\n#define DEV2G5_PCS_FX100_CFG_LINKHYSTTIMER_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_CFG_LINKHYSTTIMER, x)\n\n#define DEV2G5_PCS_FX100_CFG_UNIDIR_MODE_ENA     BIT(3)\n#define DEV2G5_PCS_FX100_CFG_UNIDIR_MODE_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_CFG_UNIDIR_MODE_ENA, x)\n#define DEV2G5_PCS_FX100_CFG_UNIDIR_MODE_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_CFG_UNIDIR_MODE_ENA, x)\n\n#define DEV2G5_PCS_FX100_CFG_FEFCHK_ENA          BIT(2)\n#define DEV2G5_PCS_FX100_CFG_FEFCHK_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_CFG_FEFCHK_ENA, x)\n#define DEV2G5_PCS_FX100_CFG_FEFCHK_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_CFG_FEFCHK_ENA, x)\n\n#define DEV2G5_PCS_FX100_CFG_FEFGEN_ENA          BIT(1)\n#define DEV2G5_PCS_FX100_CFG_FEFGEN_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_CFG_FEFGEN_ENA, x)\n#define DEV2G5_PCS_FX100_CFG_FEFGEN_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_CFG_FEFGEN_ENA, x)\n\n#define DEV2G5_PCS_FX100_CFG_PCS_ENA             BIT(0)\n#define DEV2G5_PCS_FX100_CFG_PCS_ENA_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_CFG_PCS_ENA, x)\n#define DEV2G5_PCS_FX100_CFG_PCS_ENA_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_CFG_PCS_ENA, x)\n\n \n#define DEV2G5_PCS_FX100_STATUS(t) __REG(TARGET_DEV2G5,\\\n\t\t\t\t\tt, 65, 168, 0, 1, 4, 0, 0, 1, 4)\n\n#define DEV2G5_PCS_FX100_STATUS_EDGE_POS_PTP     GENMASK(11, 8)\n#define DEV2G5_PCS_FX100_STATUS_EDGE_POS_PTP_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_STATUS_EDGE_POS_PTP, x)\n#define DEV2G5_PCS_FX100_STATUS_EDGE_POS_PTP_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_STATUS_EDGE_POS_PTP, x)\n\n#define DEV2G5_PCS_FX100_STATUS_PCS_ERROR_STICKY BIT(7)\n#define DEV2G5_PCS_FX100_STATUS_PCS_ERROR_STICKY_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_STATUS_PCS_ERROR_STICKY, x)\n#define DEV2G5_PCS_FX100_STATUS_PCS_ERROR_STICKY_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_STATUS_PCS_ERROR_STICKY, x)\n\n#define DEV2G5_PCS_FX100_STATUS_FEF_FOUND_STICKY BIT(6)\n#define DEV2G5_PCS_FX100_STATUS_FEF_FOUND_STICKY_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_STATUS_FEF_FOUND_STICKY, x)\n#define DEV2G5_PCS_FX100_STATUS_FEF_FOUND_STICKY_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_STATUS_FEF_FOUND_STICKY, x)\n\n#define DEV2G5_PCS_FX100_STATUS_SSD_ERROR_STICKY BIT(5)\n#define DEV2G5_PCS_FX100_STATUS_SSD_ERROR_STICKY_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_STATUS_SSD_ERROR_STICKY, x)\n#define DEV2G5_PCS_FX100_STATUS_SSD_ERROR_STICKY_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_STATUS_SSD_ERROR_STICKY, x)\n\n#define DEV2G5_PCS_FX100_STATUS_SYNC_LOST_STICKY BIT(4)\n#define DEV2G5_PCS_FX100_STATUS_SYNC_LOST_STICKY_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_STATUS_SYNC_LOST_STICKY, x)\n#define DEV2G5_PCS_FX100_STATUS_SYNC_LOST_STICKY_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_STATUS_SYNC_LOST_STICKY, x)\n\n#define DEV2G5_PCS_FX100_STATUS_FEF_STATUS       BIT(2)\n#define DEV2G5_PCS_FX100_STATUS_FEF_STATUS_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_STATUS_FEF_STATUS, x)\n#define DEV2G5_PCS_FX100_STATUS_FEF_STATUS_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_STATUS_FEF_STATUS, x)\n\n#define DEV2G5_PCS_FX100_STATUS_SIGNAL_DETECT    BIT(1)\n#define DEV2G5_PCS_FX100_STATUS_SIGNAL_DETECT_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_STATUS_SIGNAL_DETECT, x)\n#define DEV2G5_PCS_FX100_STATUS_SIGNAL_DETECT_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_STATUS_SIGNAL_DETECT, x)\n\n#define DEV2G5_PCS_FX100_STATUS_SYNC_STATUS      BIT(0)\n#define DEV2G5_PCS_FX100_STATUS_SYNC_STATUS_SET(x)\\\n\tFIELD_PREP(DEV2G5_PCS_FX100_STATUS_SYNC_STATUS, x)\n#define DEV2G5_PCS_FX100_STATUS_SYNC_STATUS_GET(x)\\\n\tFIELD_GET(DEV2G5_PCS_FX100_STATUS_SYNC_STATUS, x)\n\n \n#define DEV5G_MAC_ENA_CFG(t)      __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 0, 0, 1, 60, 0, 0, 1, 4)\n\n#define DEV5G_MAC_ENA_CFG_RX_ENA                 BIT(4)\n#define DEV5G_MAC_ENA_CFG_RX_ENA_SET(x)\\\n\tFIELD_PREP(DEV5G_MAC_ENA_CFG_RX_ENA, x)\n#define DEV5G_MAC_ENA_CFG_RX_ENA_GET(x)\\\n\tFIELD_GET(DEV5G_MAC_ENA_CFG_RX_ENA, x)\n\n#define DEV5G_MAC_ENA_CFG_TX_ENA                 BIT(0)\n#define DEV5G_MAC_ENA_CFG_TX_ENA_SET(x)\\\n\tFIELD_PREP(DEV5G_MAC_ENA_CFG_TX_ENA, x)\n#define DEV5G_MAC_ENA_CFG_TX_ENA_GET(x)\\\n\tFIELD_GET(DEV5G_MAC_ENA_CFG_TX_ENA, x)\n\n \n#define DEV5G_MAC_MAXLEN_CFG(t)   __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 0, 0, 1, 60, 8, 0, 1, 4)\n\n#define DEV5G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK     BIT(16)\n#define DEV5G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK_SET(x)\\\n\tFIELD_PREP(DEV5G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK, x)\n#define DEV5G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK_GET(x)\\\n\tFIELD_GET(DEV5G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK, x)\n\n#define DEV5G_MAC_MAXLEN_CFG_MAX_LEN             GENMASK(15, 0)\n#define DEV5G_MAC_MAXLEN_CFG_MAX_LEN_SET(x)\\\n\tFIELD_PREP(DEV5G_MAC_MAXLEN_CFG_MAX_LEN, x)\n#define DEV5G_MAC_MAXLEN_CFG_MAX_LEN_GET(x)\\\n\tFIELD_GET(DEV5G_MAC_MAXLEN_CFG_MAX_LEN, x)\n\n \n#define DEV5G_MAC_ADV_CHK_CFG(t)  __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 0, 0, 1, 60, 28, 0, 1, 4)\n\n#define DEV5G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA    BIT(24)\n#define DEV5G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA_SET(x)\\\n\tFIELD_PREP(DEV5G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA, x)\n#define DEV5G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA_GET(x)\\\n\tFIELD_GET(DEV5G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA, x)\n\n#define DEV5G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA    BIT(20)\n#define DEV5G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA_SET(x)\\\n\tFIELD_PREP(DEV5G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA, x)\n#define DEV5G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA_GET(x)\\\n\tFIELD_GET(DEV5G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA, x)\n\n#define DEV5G_MAC_ADV_CHK_CFG_SFD_CHK_ENA        BIT(16)\n#define DEV5G_MAC_ADV_CHK_CFG_SFD_CHK_ENA_SET(x)\\\n\tFIELD_PREP(DEV5G_MAC_ADV_CHK_CFG_SFD_CHK_ENA, x)\n#define DEV5G_MAC_ADV_CHK_CFG_SFD_CHK_ENA_GET(x)\\\n\tFIELD_GET(DEV5G_MAC_ADV_CHK_CFG_SFD_CHK_ENA, x)\n\n#define DEV5G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS    BIT(12)\n#define DEV5G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS_SET(x)\\\n\tFIELD_PREP(DEV5G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS, x)\n#define DEV5G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS_GET(x)\\\n\tFIELD_GET(DEV5G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS, x)\n\n#define DEV5G_MAC_ADV_CHK_CFG_PRM_CHK_ENA        BIT(8)\n#define DEV5G_MAC_ADV_CHK_CFG_PRM_CHK_ENA_SET(x)\\\n\tFIELD_PREP(DEV5G_MAC_ADV_CHK_CFG_PRM_CHK_ENA, x)\n#define DEV5G_MAC_ADV_CHK_CFG_PRM_CHK_ENA_GET(x)\\\n\tFIELD_GET(DEV5G_MAC_ADV_CHK_CFG_PRM_CHK_ENA, x)\n\n#define DEV5G_MAC_ADV_CHK_CFG_OOR_ERR_ENA        BIT(4)\n#define DEV5G_MAC_ADV_CHK_CFG_OOR_ERR_ENA_SET(x)\\\n\tFIELD_PREP(DEV5G_MAC_ADV_CHK_CFG_OOR_ERR_ENA, x)\n#define DEV5G_MAC_ADV_CHK_CFG_OOR_ERR_ENA_GET(x)\\\n\tFIELD_GET(DEV5G_MAC_ADV_CHK_CFG_OOR_ERR_ENA, x)\n\n#define DEV5G_MAC_ADV_CHK_CFG_INR_ERR_ENA        BIT(0)\n#define DEV5G_MAC_ADV_CHK_CFG_INR_ERR_ENA_SET(x)\\\n\tFIELD_PREP(DEV5G_MAC_ADV_CHK_CFG_INR_ERR_ENA, x)\n#define DEV5G_MAC_ADV_CHK_CFG_INR_ERR_ENA_GET(x)\\\n\tFIELD_GET(DEV5G_MAC_ADV_CHK_CFG_INR_ERR_ENA, x)\n\n \n#define DEV5G_RX_SYMBOL_ERR_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 0, 0, 1, 4)\n\n \n#define DEV5G_RX_PAUSE_CNT(t)     __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 4, 0, 1, 4)\n\n \n#define DEV5G_RX_UNSUP_OPCODE_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 8, 0, 1, 4)\n\n \n#define DEV5G_RX_UC_CNT(t)        __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 12, 0, 1, 4)\n\n \n#define DEV5G_RX_MC_CNT(t)        __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 16, 0, 1, 4)\n\n \n#define DEV5G_RX_BC_CNT(t)        __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 20, 0, 1, 4)\n\n \n#define DEV5G_RX_CRC_ERR_CNT(t)   __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 24, 0, 1, 4)\n\n \n#define DEV5G_RX_UNDERSIZE_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 28, 0, 1, 4)\n\n \n#define DEV5G_RX_FRAGMENTS_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 32, 0, 1, 4)\n\n \n#define DEV5G_RX_IN_RANGE_LEN_ERR_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 36, 0, 1, 4)\n\n \n#define DEV5G_RX_OUT_OF_RANGE_LEN_ERR_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 40, 0, 1, 4)\n\n \n#define DEV5G_RX_OVERSIZE_CNT(t)  __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 44, 0, 1, 4)\n\n \n#define DEV5G_RX_JABBERS_CNT(t)   __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 48, 0, 1, 4)\n\n \n#define DEV5G_RX_SIZE64_CNT(t)    __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 52, 0, 1, 4)\n\n \n#define DEV5G_RX_SIZE65TO127_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 56, 0, 1, 4)\n\n \n#define DEV5G_RX_SIZE128TO255_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 60, 0, 1, 4)\n\n \n#define DEV5G_RX_SIZE256TO511_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 64, 0, 1, 4)\n\n \n#define DEV5G_RX_SIZE512TO1023_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 68, 0, 1, 4)\n\n \n#define DEV5G_RX_SIZE1024TO1518_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 72, 0, 1, 4)\n\n \n#define DEV5G_RX_SIZE1519TOMAX_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 76, 0, 1, 4)\n\n \n#define DEV5G_RX_IPG_SHRINK_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 80, 0, 1, 4)\n\n \n#define DEV5G_TX_PAUSE_CNT(t)     __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 84, 0, 1, 4)\n\n \n#define DEV5G_TX_UC_CNT(t)        __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 88, 0, 1, 4)\n\n \n#define DEV5G_TX_MC_CNT(t)        __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 92, 0, 1, 4)\n\n \n#define DEV5G_TX_BC_CNT(t)        __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 96, 0, 1, 4)\n\n \n#define DEV5G_TX_SIZE64_CNT(t)    __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 100, 0, 1, 4)\n\n \n#define DEV5G_TX_SIZE65TO127_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 104, 0, 1, 4)\n\n \n#define DEV5G_TX_SIZE128TO255_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 108, 0, 1, 4)\n\n \n#define DEV5G_TX_SIZE256TO511_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 112, 0, 1, 4)\n\n \n#define DEV5G_TX_SIZE512TO1023_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 116, 0, 1, 4)\n\n \n#define DEV5G_TX_SIZE1024TO1518_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 120, 0, 1, 4)\n\n \n#define DEV5G_TX_SIZE1519TOMAX_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 124, 0, 1, 4)\n\n \n#define DEV5G_RX_ALIGNMENT_LOST_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 128, 0, 1, 4)\n\n \n#define DEV5G_RX_TAGGED_FRMS_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 132, 0, 1, 4)\n\n \n#define DEV5G_RX_UNTAGGED_FRMS_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 136, 0, 1, 4)\n\n \n#define DEV5G_TX_TAGGED_FRMS_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 140, 0, 1, 4)\n\n \n#define DEV5G_TX_UNTAGGED_FRMS_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 144, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_SYMBOL_ERR_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 148, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_PAUSE_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 152, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_UNSUP_OPCODE_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 156, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_UC_CNT(t)   __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 160, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_MC_CNT(t)   __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 164, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_BC_CNT(t)   __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 168, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_CRC_ERR_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 172, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_UNDERSIZE_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 176, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_FRAGMENTS_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 180, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_IN_RANGE_LEN_ERR_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 184, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 188, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_OVERSIZE_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 192, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_JABBERS_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 196, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_SIZE64_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 200, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_SIZE65TO127_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 204, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_SIZE128TO255_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 208, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_SIZE256TO511_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 212, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_SIZE512TO1023_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 216, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_SIZE1024TO1518_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 220, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_SIZE1519TOMAX_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 224, 0, 1, 4)\n\n \n#define DEV5G_PMAC_TX_PAUSE_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 228, 0, 1, 4)\n\n \n#define DEV5G_PMAC_TX_UC_CNT(t)   __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 232, 0, 1, 4)\n\n \n#define DEV5G_PMAC_TX_MC_CNT(t)   __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 236, 0, 1, 4)\n\n \n#define DEV5G_PMAC_TX_BC_CNT(t)   __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 240, 0, 1, 4)\n\n \n#define DEV5G_PMAC_TX_SIZE64_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 244, 0, 1, 4)\n\n \n#define DEV5G_PMAC_TX_SIZE65TO127_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 248, 0, 1, 4)\n\n \n#define DEV5G_PMAC_TX_SIZE128TO255_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 252, 0, 1, 4)\n\n \n#define DEV5G_PMAC_TX_SIZE256TO511_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 256, 0, 1, 4)\n\n \n#define DEV5G_PMAC_TX_SIZE512TO1023_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 260, 0, 1, 4)\n\n \n#define DEV5G_PMAC_TX_SIZE1024TO1518_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 264, 0, 1, 4)\n\n \n#define DEV5G_PMAC_TX_SIZE1519TOMAX_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 268, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_ALIGNMENT_LOST_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 272, 0, 1, 4)\n\n \n#define DEV5G_MM_RX_ASSEMBLY_ERR_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 276, 0, 1, 4)\n\n \n#define DEV5G_MM_RX_SMD_ERR_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 280, 0, 1, 4)\n\n \n#define DEV5G_MM_RX_ASSEMBLY_OK_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 284, 0, 1, 4)\n\n \n#define DEV5G_MM_RX_MERGE_FRAG_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 288, 0, 1, 4)\n\n \n#define DEV5G_MM_TX_PFRAGMENT_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 292, 0, 1, 4)\n\n \n#define DEV5G_RX_HIH_CKSM_ERR_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 296, 0, 1, 4)\n\n \n#define DEV5G_RX_XGMII_PROT_ERR_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 300, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_HIH_CKSM_ERR_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 304, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_XGMII_PROT_ERR_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 60, 0, 1, 312, 308, 0, 1, 4)\n\n \n#define DEV5G_RX_IN_BYTES_CNT(t)  __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 0, 0, 1, 4)\n\n \n#define DEV5G_RX_IN_BYTES_MSB_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 4, 0, 1, 4)\n\n#define DEV5G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT GENMASK(7, 0)\n#define DEV5G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(DEV5G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT, x)\n#define DEV5G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(DEV5G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT, x)\n\n \n#define DEV5G_RX_OK_BYTES_CNT(t)  __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 8, 0, 1, 4)\n\n \n#define DEV5G_RX_OK_BYTES_MSB_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 12, 0, 1, 4)\n\n#define DEV5G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT GENMASK(7, 0)\n#define DEV5G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(DEV5G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT, x)\n#define DEV5G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(DEV5G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT, x)\n\n \n#define DEV5G_RX_BAD_BYTES_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 16, 0, 1, 4)\n\n \n#define DEV5G_RX_BAD_BYTES_MSB_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 20, 0, 1, 4)\n\n#define DEV5G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT GENMASK(7, 0)\n#define DEV5G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(DEV5G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT, x)\n#define DEV5G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(DEV5G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT, x)\n\n \n#define DEV5G_TX_OUT_BYTES_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 24, 0, 1, 4)\n\n \n#define DEV5G_TX_OUT_BYTES_MSB_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 28, 0, 1, 4)\n\n#define DEV5G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT GENMASK(7, 0)\n#define DEV5G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(DEV5G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT, x)\n#define DEV5G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(DEV5G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT, x)\n\n \n#define DEV5G_TX_OK_BYTES_CNT(t)  __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 32, 0, 1, 4)\n\n \n#define DEV5G_TX_OK_BYTES_MSB_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 36, 0, 1, 4)\n\n#define DEV5G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT GENMASK(7, 0)\n#define DEV5G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(DEV5G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT, x)\n#define DEV5G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(DEV5G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT, x)\n\n \n#define DEV5G_PMAC_RX_OK_BYTES_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 40, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_OK_BYTES_MSB_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 44, 0, 1, 4)\n\n#define DEV5G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT GENMASK(7, 0)\n#define DEV5G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(DEV5G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT, x)\n#define DEV5G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(DEV5G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT, x)\n\n \n#define DEV5G_PMAC_RX_BAD_BYTES_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 48, 0, 1, 4)\n\n \n#define DEV5G_PMAC_RX_BAD_BYTES_MSB_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 52, 0, 1, 4)\n\n#define DEV5G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT GENMASK(7, 0)\n#define DEV5G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(DEV5G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT, x)\n#define DEV5G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(DEV5G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT, x)\n\n \n#define DEV5G_PMAC_TX_OK_BYTES_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 56, 0, 1, 4)\n\n \n#define DEV5G_PMAC_TX_OK_BYTES_MSB_CNT(t) __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 372, 0, 1, 64, 60, 0, 1, 4)\n\n#define DEV5G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT GENMASK(7, 0)\n#define DEV5G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT_SET(x)\\\n\tFIELD_PREP(DEV5G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT, x)\n#define DEV5G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT_GET(x)\\\n\tFIELD_GET(DEV5G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT, x)\n\n \n#define DEV5G_DEV_RST_CTRL(t)     __REG(TARGET_DEV5G,\\\n\t\t\t\t\tt, 13, 436, 0, 1, 52, 0, 0, 1, 4)\n\n#define DEV5G_DEV_RST_CTRL_PARDET_MODE_ENA       BIT(28)\n#define DEV5G_DEV_RST_CTRL_PARDET_MODE_ENA_SET(x)\\\n\tFIELD_PREP(DEV5G_DEV_RST_CTRL_PARDET_MODE_ENA, x)\n#define DEV5G_DEV_RST_CTRL_PARDET_MODE_ENA_GET(x)\\\n\tFIELD_GET(DEV5G_DEV_RST_CTRL_PARDET_MODE_ENA, x)\n\n#define DEV5G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS BIT(27)\n#define DEV5G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS_SET(x)\\\n\tFIELD_PREP(DEV5G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS, x)\n#define DEV5G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS_GET(x)\\\n\tFIELD_GET(DEV5G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS, x)\n\n#define DEV5G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS GENMASK(26, 25)\n#define DEV5G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS_SET(x)\\\n\tFIELD_PREP(DEV5G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS, x)\n#define DEV5G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS_GET(x)\\\n\tFIELD_GET(DEV5G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS, x)\n\n#define DEV5G_DEV_RST_CTRL_SERDES_SPEED_SEL      GENMASK(24, 23)\n#define DEV5G_DEV_RST_CTRL_SERDES_SPEED_SEL_SET(x)\\\n\tFIELD_PREP(DEV5G_DEV_RST_CTRL_SERDES_SPEED_SEL, x)\n#define DEV5G_DEV_RST_CTRL_SERDES_SPEED_SEL_GET(x)\\\n\tFIELD_GET(DEV5G_DEV_RST_CTRL_SERDES_SPEED_SEL, x)\n\n#define DEV5G_DEV_RST_CTRL_SPEED_SEL             GENMASK(22, 20)\n#define DEV5G_DEV_RST_CTRL_SPEED_SEL_SET(x)\\\n\tFIELD_PREP(DEV5G_DEV_RST_CTRL_SPEED_SEL, x)\n#define DEV5G_DEV_RST_CTRL_SPEED_SEL_GET(x)\\\n\tFIELD_GET(DEV5G_DEV_RST_CTRL_SPEED_SEL, x)\n\n#define DEV5G_DEV_RST_CTRL_PCS_TX_RST            BIT(12)\n#define DEV5G_DEV_RST_CTRL_PCS_TX_RST_SET(x)\\\n\tFIELD_PREP(DEV5G_DEV_RST_CTRL_PCS_TX_RST, x)\n#define DEV5G_DEV_RST_CTRL_PCS_TX_RST_GET(x)\\\n\tFIELD_GET(DEV5G_DEV_RST_CTRL_PCS_TX_RST, x)\n\n#define DEV5G_DEV_RST_CTRL_PCS_RX_RST            BIT(8)\n#define DEV5G_DEV_RST_CTRL_PCS_RX_RST_SET(x)\\\n\tFIELD_PREP(DEV5G_DEV_RST_CTRL_PCS_RX_RST, x)\n#define DEV5G_DEV_RST_CTRL_PCS_RX_RST_GET(x)\\\n\tFIELD_GET(DEV5G_DEV_RST_CTRL_PCS_RX_RST, x)\n\n#define DEV5G_DEV_RST_CTRL_MAC_TX_RST            BIT(4)\n#define DEV5G_DEV_RST_CTRL_MAC_TX_RST_SET(x)\\\n\tFIELD_PREP(DEV5G_DEV_RST_CTRL_MAC_TX_RST, x)\n#define DEV5G_DEV_RST_CTRL_MAC_TX_RST_GET(x)\\\n\tFIELD_GET(DEV5G_DEV_RST_CTRL_MAC_TX_RST, x)\n\n#define DEV5G_DEV_RST_CTRL_MAC_RX_RST            BIT(0)\n#define DEV5G_DEV_RST_CTRL_MAC_RX_RST_SET(x)\\\n\tFIELD_PREP(DEV5G_DEV_RST_CTRL_MAC_RX_RST, x)\n#define DEV5G_DEV_RST_CTRL_MAC_RX_RST_GET(x)\\\n\tFIELD_GET(DEV5G_DEV_RST_CTRL_MAC_RX_RST, x)\n\n \n#define DSM_RAM_INIT              __REG(TARGET_DSM,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 4, 0, 0, 1, 4)\n\n#define DSM_RAM_INIT_RAM_INIT                    BIT(1)\n#define DSM_RAM_INIT_RAM_INIT_SET(x)\\\n\tFIELD_PREP(DSM_RAM_INIT_RAM_INIT, x)\n#define DSM_RAM_INIT_RAM_INIT_GET(x)\\\n\tFIELD_GET(DSM_RAM_INIT_RAM_INIT, x)\n\n#define DSM_RAM_INIT_RAM_CFG_HOOK                BIT(0)\n#define DSM_RAM_INIT_RAM_CFG_HOOK_SET(x)\\\n\tFIELD_PREP(DSM_RAM_INIT_RAM_CFG_HOOK, x)\n#define DSM_RAM_INIT_RAM_CFG_HOOK_GET(x)\\\n\tFIELD_GET(DSM_RAM_INIT_RAM_CFG_HOOK, x)\n\n \n#define DSM_BUF_CFG(r)            __REG(TARGET_DSM,\\\n\t\t\t\t\t0, 1, 20, 0, 1, 3528, 0, r, 67, 4)\n\n#define DSM_BUF_CFG_CSC_STAT_DIS                 BIT(13)\n#define DSM_BUF_CFG_CSC_STAT_DIS_SET(x)\\\n\tFIELD_PREP(DSM_BUF_CFG_CSC_STAT_DIS, x)\n#define DSM_BUF_CFG_CSC_STAT_DIS_GET(x)\\\n\tFIELD_GET(DSM_BUF_CFG_CSC_STAT_DIS, x)\n\n#define DSM_BUF_CFG_AGING_ENA                    BIT(12)\n#define DSM_BUF_CFG_AGING_ENA_SET(x)\\\n\tFIELD_PREP(DSM_BUF_CFG_AGING_ENA, x)\n#define DSM_BUF_CFG_AGING_ENA_GET(x)\\\n\tFIELD_GET(DSM_BUF_CFG_AGING_ENA, x)\n\n#define DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS       BIT(11)\n#define DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS_SET(x)\\\n\tFIELD_PREP(DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS, x)\n#define DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS_GET(x)\\\n\tFIELD_GET(DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS, x)\n\n#define DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT   GENMASK(10, 0)\n#define DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT_SET(x)\\\n\tFIELD_PREP(DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT, x)\n#define DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT_GET(x)\\\n\tFIELD_GET(DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT, x)\n\n \n#define DSM_DEV_TX_STOP_WM_CFG(r) __REG(TARGET_DSM,\\\n\t\t\t\t\t0, 1, 20, 0, 1, 3528, 1360, r, 67, 4)\n\n#define DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA  BIT(9)\n#define DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA_SET(x)\\\n\tFIELD_PREP(DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA, x)\n#define DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA_GET(x)\\\n\tFIELD_GET(DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA, x)\n\n#define DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA BIT(8)\n#define DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA_SET(x)\\\n\tFIELD_PREP(DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA, x)\n#define DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA_GET(x)\\\n\tFIELD_GET(DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA, x)\n\n#define DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM    GENMASK(7, 1)\n#define DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM_SET(x)\\\n\tFIELD_PREP(DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM, x)\n#define DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM_GET(x)\\\n\tFIELD_GET(DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM, x)\n\n#define DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR    BIT(0)\n#define DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR_SET(x)\\\n\tFIELD_PREP(DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR, x)\n#define DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR_GET(x)\\\n\tFIELD_GET(DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR, x)\n\n \n#define DSM_RX_PAUSE_CFG(r)       __REG(TARGET_DSM,\\\n\t\t\t\t\t0, 1, 20, 0, 1, 3528, 1628, r, 67, 4)\n\n#define DSM_RX_PAUSE_CFG_RX_PAUSE_EN             BIT(1)\n#define DSM_RX_PAUSE_CFG_RX_PAUSE_EN_SET(x)\\\n\tFIELD_PREP(DSM_RX_PAUSE_CFG_RX_PAUSE_EN, x)\n#define DSM_RX_PAUSE_CFG_RX_PAUSE_EN_GET(x)\\\n\tFIELD_GET(DSM_RX_PAUSE_CFG_RX_PAUSE_EN, x)\n\n#define DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL           BIT(0)\n#define DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL_SET(x)\\\n\tFIELD_PREP(DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL, x)\n#define DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL_GET(x)\\\n\tFIELD_GET(DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL, x)\n\n \n#define DSM_MAC_CFG(r)            __REG(TARGET_DSM,\\\n\t\t\t\t\t0, 1, 20, 0, 1, 3528, 2432, r, 67, 4)\n\n#define DSM_MAC_CFG_TX_PAUSE_VAL                 GENMASK(31, 16)\n#define DSM_MAC_CFG_TX_PAUSE_VAL_SET(x)\\\n\tFIELD_PREP(DSM_MAC_CFG_TX_PAUSE_VAL, x)\n#define DSM_MAC_CFG_TX_PAUSE_VAL_GET(x)\\\n\tFIELD_GET(DSM_MAC_CFG_TX_PAUSE_VAL, x)\n\n#define DSM_MAC_CFG_HDX_BACKPREASSURE            BIT(2)\n#define DSM_MAC_CFG_HDX_BACKPREASSURE_SET(x)\\\n\tFIELD_PREP(DSM_MAC_CFG_HDX_BACKPREASSURE, x)\n#define DSM_MAC_CFG_HDX_BACKPREASSURE_GET(x)\\\n\tFIELD_GET(DSM_MAC_CFG_HDX_BACKPREASSURE, x)\n\n#define DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE         BIT(1)\n#define DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE_SET(x)\\\n\tFIELD_PREP(DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE, x)\n#define DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE_GET(x)\\\n\tFIELD_GET(DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE, x)\n\n#define DSM_MAC_CFG_TX_PAUSE_XON_XOFF            BIT(0)\n#define DSM_MAC_CFG_TX_PAUSE_XON_XOFF_SET(x)\\\n\tFIELD_PREP(DSM_MAC_CFG_TX_PAUSE_XON_XOFF, x)\n#define DSM_MAC_CFG_TX_PAUSE_XON_XOFF_GET(x)\\\n\tFIELD_GET(DSM_MAC_CFG_TX_PAUSE_XON_XOFF, x)\n\n \n#define DSM_MAC_ADDR_BASE_HIGH_CFG(r) __REG(TARGET_DSM,\\\n\t\t\t\t\t0, 1, 20, 0, 1, 3528, 2700, r, 65, 4)\n\n#define DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH GENMASK(23, 0)\n#define DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH_SET(x)\\\n\tFIELD_PREP(DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH, x)\n#define DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH_GET(x)\\\n\tFIELD_GET(DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH, x)\n\n \n#define DSM_MAC_ADDR_BASE_LOW_CFG(r) __REG(TARGET_DSM,\\\n\t\t\t\t\t0, 1, 20, 0, 1, 3528, 2960, r, 65, 4)\n\n#define DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW   GENMASK(23, 0)\n#define DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW_SET(x)\\\n\tFIELD_PREP(DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW, x)\n#define DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW_GET(x)\\\n\tFIELD_GET(DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW, x)\n\n \n#define DSM_TAXI_CAL_CFG(r)       __REG(TARGET_DSM,\\\n\t\t\t\t\t0, 1, 20, 0, 1, 3528, 3224, r, 9, 4)\n\n#define DSM_TAXI_CAL_CFG_CAL_IDX                 GENMASK(20, 15)\n#define DSM_TAXI_CAL_CFG_CAL_IDX_SET(x)\\\n\tFIELD_PREP(DSM_TAXI_CAL_CFG_CAL_IDX, x)\n#define DSM_TAXI_CAL_CFG_CAL_IDX_GET(x)\\\n\tFIELD_GET(DSM_TAXI_CAL_CFG_CAL_IDX, x)\n\n#define DSM_TAXI_CAL_CFG_CAL_CUR_LEN             GENMASK(14, 9)\n#define DSM_TAXI_CAL_CFG_CAL_CUR_LEN_SET(x)\\\n\tFIELD_PREP(DSM_TAXI_CAL_CFG_CAL_CUR_LEN, x)\n#define DSM_TAXI_CAL_CFG_CAL_CUR_LEN_GET(x)\\\n\tFIELD_GET(DSM_TAXI_CAL_CFG_CAL_CUR_LEN, x)\n\n#define DSM_TAXI_CAL_CFG_CAL_CUR_VAL             GENMASK(8, 5)\n#define DSM_TAXI_CAL_CFG_CAL_CUR_VAL_SET(x)\\\n\tFIELD_PREP(DSM_TAXI_CAL_CFG_CAL_CUR_VAL, x)\n#define DSM_TAXI_CAL_CFG_CAL_CUR_VAL_GET(x)\\\n\tFIELD_GET(DSM_TAXI_CAL_CFG_CAL_CUR_VAL, x)\n\n#define DSM_TAXI_CAL_CFG_CAL_PGM_VAL             GENMASK(4, 1)\n#define DSM_TAXI_CAL_CFG_CAL_PGM_VAL_SET(x)\\\n\tFIELD_PREP(DSM_TAXI_CAL_CFG_CAL_PGM_VAL, x)\n#define DSM_TAXI_CAL_CFG_CAL_PGM_VAL_GET(x)\\\n\tFIELD_GET(DSM_TAXI_CAL_CFG_CAL_PGM_VAL, x)\n\n#define DSM_TAXI_CAL_CFG_CAL_PGM_ENA             BIT(0)\n#define DSM_TAXI_CAL_CFG_CAL_PGM_ENA_SET(x)\\\n\tFIELD_PREP(DSM_TAXI_CAL_CFG_CAL_PGM_ENA, x)\n#define DSM_TAXI_CAL_CFG_CAL_PGM_ENA_GET(x)\\\n\tFIELD_GET(DSM_TAXI_CAL_CFG_CAL_PGM_ENA, x)\n\n \n#define EACL_VCAP_ES2_KEY_SEL(g, r) __REG(TARGET_EACL,\\\n\t\t\t\t\t0, 1, 149504, g, 138, 8, 0, r, 2, 4)\n\n#define EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL        GENMASK(7, 5)\n#define EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL_SET(x)\\\n\tFIELD_PREP(EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL, x)\n#define EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL_GET(x)\\\n\tFIELD_GET(EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL, x)\n\n#define EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL        GENMASK(4, 2)\n#define EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL_SET(x)\\\n\tFIELD_PREP(EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL, x)\n#define EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL_GET(x)\\\n\tFIELD_GET(EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL, x)\n\n#define EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL        BIT(1)\n#define EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL_SET(x)\\\n\tFIELD_PREP(EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL, x)\n#define EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL_GET(x)\\\n\tFIELD_GET(EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL, x)\n\n#define EACL_VCAP_ES2_KEY_SEL_KEY_ENA            BIT(0)\n#define EACL_VCAP_ES2_KEY_SEL_KEY_ENA_SET(x)\\\n\tFIELD_PREP(EACL_VCAP_ES2_KEY_SEL_KEY_ENA, x)\n#define EACL_VCAP_ES2_KEY_SEL_KEY_ENA_GET(x)\\\n\tFIELD_GET(EACL_VCAP_ES2_KEY_SEL_KEY_ENA, x)\n\n \n#define EACL_ES2_CNT(g)           __REG(TARGET_EACL,\\\n\t\t\t\t\t0, 1, 122880, g, 2048, 4, 0, 0, 1, 4)\n\n \n#define EACL_POL_EACL_CFG         __REG(TARGET_EACL,\\\n\t\t\t\t\t0, 1, 150608, 0, 1, 780, 768, 0, 1, 4)\n\n#define EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED BIT(5)\n#define EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED_SET(x)\\\n\tFIELD_PREP(EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED, x)\n#define EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED_GET(x)\\\n\tFIELD_GET(EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED, x)\n\n#define EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY     BIT(4)\n#define EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY_SET(x)\\\n\tFIELD_PREP(EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY, x)\n#define EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY_GET(x)\\\n\tFIELD_GET(EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY, x)\n\n#define EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY    BIT(3)\n#define EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY_SET(x)\\\n\tFIELD_PREP(EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY, x)\n#define EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY_GET(x)\\\n\tFIELD_GET(EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY, x)\n\n#define EACL_POL_EACL_CFG_EACL_FORCE_CLOSE       BIT(2)\n#define EACL_POL_EACL_CFG_EACL_FORCE_CLOSE_SET(x)\\\n\tFIELD_PREP(EACL_POL_EACL_CFG_EACL_FORCE_CLOSE, x)\n#define EACL_POL_EACL_CFG_EACL_FORCE_CLOSE_GET(x)\\\n\tFIELD_GET(EACL_POL_EACL_CFG_EACL_FORCE_CLOSE, x)\n\n#define EACL_POL_EACL_CFG_EACL_FORCE_OPEN        BIT(1)\n#define EACL_POL_EACL_CFG_EACL_FORCE_OPEN_SET(x)\\\n\tFIELD_PREP(EACL_POL_EACL_CFG_EACL_FORCE_OPEN, x)\n#define EACL_POL_EACL_CFG_EACL_FORCE_OPEN_GET(x)\\\n\tFIELD_GET(EACL_POL_EACL_CFG_EACL_FORCE_OPEN, x)\n\n#define EACL_POL_EACL_CFG_EACL_FORCE_INIT        BIT(0)\n#define EACL_POL_EACL_CFG_EACL_FORCE_INIT_SET(x)\\\n\tFIELD_PREP(EACL_POL_EACL_CFG_EACL_FORCE_INIT, x)\n#define EACL_POL_EACL_CFG_EACL_FORCE_INIT_GET(x)\\\n\tFIELD_GET(EACL_POL_EACL_CFG_EACL_FORCE_INIT, x)\n\n \n#define EACL_SEC_LOOKUP_STICKY(r) __REG(TARGET_EACL,\\\n\t\t\t\t\t0, 1, 118696, 0, 1, 8, 0, r, 2, 4)\n\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY BIT(7)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY_SET(x)\\\n\tFIELD_PREP(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY, x)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY_GET(x)\\\n\tFIELD_GET(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY, x)\n\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY BIT(6)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY_SET(x)\\\n\tFIELD_PREP(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY, x)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY_GET(x)\\\n\tFIELD_GET(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY, x)\n\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY BIT(5)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY_SET(x)\\\n\tFIELD_PREP(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY, x)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY_GET(x)\\\n\tFIELD_GET(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY, x)\n\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY BIT(4)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY_SET(x)\\\n\tFIELD_PREP(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY, x)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY_GET(x)\\\n\tFIELD_GET(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY, x)\n\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY BIT(3)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY_SET(x)\\\n\tFIELD_PREP(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY, x)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY_GET(x)\\\n\tFIELD_GET(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY, x)\n\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY BIT(2)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY_SET(x)\\\n\tFIELD_PREP(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY, x)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY_GET(x)\\\n\tFIELD_GET(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY, x)\n\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY BIT(1)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY_SET(x)\\\n\tFIELD_PREP(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY, x)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY_GET(x)\\\n\tFIELD_GET(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY, x)\n\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY BIT(0)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY_SET(x)\\\n\tFIELD_PREP(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY, x)\n#define EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY_GET(x)\\\n\tFIELD_GET(EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY, x)\n\n \n#define EACL_RAM_INIT             __REG(TARGET_EACL,\\\n\t\t\t\t\t0, 1, 118736, 0, 1, 4, 0, 0, 1, 4)\n\n#define EACL_RAM_INIT_RAM_INIT                   BIT(1)\n#define EACL_RAM_INIT_RAM_INIT_SET(x)\\\n\tFIELD_PREP(EACL_RAM_INIT_RAM_INIT, x)\n#define EACL_RAM_INIT_RAM_INIT_GET(x)\\\n\tFIELD_GET(EACL_RAM_INIT_RAM_INIT, x)\n\n#define EACL_RAM_INIT_RAM_CFG_HOOK               BIT(0)\n#define EACL_RAM_INIT_RAM_CFG_HOOK_SET(x)\\\n\tFIELD_PREP(EACL_RAM_INIT_RAM_CFG_HOOK, x)\n#define EACL_RAM_INIT_RAM_CFG_HOOK_GET(x)\\\n\tFIELD_GET(EACL_RAM_INIT_RAM_CFG_HOOK, x)\n\n \n#define FDMA_CH_ACTIVATE          __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 0, 0, 1, 4)\n\n#define FDMA_CH_ACTIVATE_CH_ACTIVATE             GENMASK(7, 0)\n#define FDMA_CH_ACTIVATE_CH_ACTIVATE_SET(x)\\\n\tFIELD_PREP(FDMA_CH_ACTIVATE_CH_ACTIVATE, x)\n#define FDMA_CH_ACTIVATE_CH_ACTIVATE_GET(x)\\\n\tFIELD_GET(FDMA_CH_ACTIVATE_CH_ACTIVATE, x)\n\n \n#define FDMA_CH_RELOAD            __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 4, 0, 1, 4)\n\n#define FDMA_CH_RELOAD_CH_RELOAD                 GENMASK(7, 0)\n#define FDMA_CH_RELOAD_CH_RELOAD_SET(x)\\\n\tFIELD_PREP(FDMA_CH_RELOAD_CH_RELOAD, x)\n#define FDMA_CH_RELOAD_CH_RELOAD_GET(x)\\\n\tFIELD_GET(FDMA_CH_RELOAD_CH_RELOAD, x)\n\n \n#define FDMA_CH_DISABLE           __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 8, 0, 1, 4)\n\n#define FDMA_CH_DISABLE_CH_DISABLE               GENMASK(7, 0)\n#define FDMA_CH_DISABLE_CH_DISABLE_SET(x)\\\n\tFIELD_PREP(FDMA_CH_DISABLE_CH_DISABLE, x)\n#define FDMA_CH_DISABLE_CH_DISABLE_GET(x)\\\n\tFIELD_GET(FDMA_CH_DISABLE_CH_DISABLE, x)\n\n \n#define FDMA_DCB_LLP(r)           __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 52, r, 8, 4)\n\n \n#define FDMA_DCB_LLP1(r)          __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 84, r, 8, 4)\n\n \n#define FDMA_DCB_LLP_PREV(r)      __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 116, r, 8, 4)\n\n \n#define FDMA_DCB_LLP_PREV1(r)     __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 148, r, 8, 4)\n\n \n#define FDMA_CH_CFG(r)            __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 224, r, 8, 4)\n\n#define FDMA_CH_CFG_CH_XTR_STATUS_MODE           BIT(7)\n#define FDMA_CH_CFG_CH_XTR_STATUS_MODE_SET(x)\\\n\tFIELD_PREP(FDMA_CH_CFG_CH_XTR_STATUS_MODE, x)\n#define FDMA_CH_CFG_CH_XTR_STATUS_MODE_GET(x)\\\n\tFIELD_GET(FDMA_CH_CFG_CH_XTR_STATUS_MODE, x)\n\n#define FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY          BIT(6)\n#define FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY_SET(x)\\\n\tFIELD_PREP(FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY, x)\n#define FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY_GET(x)\\\n\tFIELD_GET(FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY, x)\n\n#define FDMA_CH_CFG_CH_INJ_PORT                  BIT(5)\n#define FDMA_CH_CFG_CH_INJ_PORT_SET(x)\\\n\tFIELD_PREP(FDMA_CH_CFG_CH_INJ_PORT, x)\n#define FDMA_CH_CFG_CH_INJ_PORT_GET(x)\\\n\tFIELD_GET(FDMA_CH_CFG_CH_INJ_PORT, x)\n\n#define FDMA_CH_CFG_CH_DCB_DB_CNT                GENMASK(4, 1)\n#define FDMA_CH_CFG_CH_DCB_DB_CNT_SET(x)\\\n\tFIELD_PREP(FDMA_CH_CFG_CH_DCB_DB_CNT, x)\n#define FDMA_CH_CFG_CH_DCB_DB_CNT_GET(x)\\\n\tFIELD_GET(FDMA_CH_CFG_CH_DCB_DB_CNT, x)\n\n#define FDMA_CH_CFG_CH_MEM                       BIT(0)\n#define FDMA_CH_CFG_CH_MEM_SET(x)\\\n\tFIELD_PREP(FDMA_CH_CFG_CH_MEM, x)\n#define FDMA_CH_CFG_CH_MEM_GET(x)\\\n\tFIELD_GET(FDMA_CH_CFG_CH_MEM, x)\n\n \n#define FDMA_CH_TRANSLATE(r)      __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 256, r, 8, 4)\n\n#define FDMA_CH_TRANSLATE_OFFSET                 GENMASK(15, 0)\n#define FDMA_CH_TRANSLATE_OFFSET_SET(x)\\\n\tFIELD_PREP(FDMA_CH_TRANSLATE_OFFSET, x)\n#define FDMA_CH_TRANSLATE_OFFSET_GET(x)\\\n\tFIELD_GET(FDMA_CH_TRANSLATE_OFFSET, x)\n\n \n#define FDMA_XTR_CFG              __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 364, 0, 1, 4)\n\n#define FDMA_XTR_CFG_XTR_FIFO_WM                 GENMASK(15, 11)\n#define FDMA_XTR_CFG_XTR_FIFO_WM_SET(x)\\\n\tFIELD_PREP(FDMA_XTR_CFG_XTR_FIFO_WM, x)\n#define FDMA_XTR_CFG_XTR_FIFO_WM_GET(x)\\\n\tFIELD_GET(FDMA_XTR_CFG_XTR_FIFO_WM, x)\n\n#define FDMA_XTR_CFG_XTR_ARB_SAT                 GENMASK(10, 0)\n#define FDMA_XTR_CFG_XTR_ARB_SAT_SET(x)\\\n\tFIELD_PREP(FDMA_XTR_CFG_XTR_ARB_SAT, x)\n#define FDMA_XTR_CFG_XTR_ARB_SAT_GET(x)\\\n\tFIELD_GET(FDMA_XTR_CFG_XTR_ARB_SAT, x)\n\n \n#define FDMA_PORT_CTRL(r)         __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 376, r, 2, 4)\n\n#define FDMA_PORT_CTRL_INJ_STOP                  BIT(4)\n#define FDMA_PORT_CTRL_INJ_STOP_SET(x)\\\n\tFIELD_PREP(FDMA_PORT_CTRL_INJ_STOP, x)\n#define FDMA_PORT_CTRL_INJ_STOP_GET(x)\\\n\tFIELD_GET(FDMA_PORT_CTRL_INJ_STOP, x)\n\n#define FDMA_PORT_CTRL_INJ_STOP_FORCE            BIT(3)\n#define FDMA_PORT_CTRL_INJ_STOP_FORCE_SET(x)\\\n\tFIELD_PREP(FDMA_PORT_CTRL_INJ_STOP_FORCE, x)\n#define FDMA_PORT_CTRL_INJ_STOP_FORCE_GET(x)\\\n\tFIELD_GET(FDMA_PORT_CTRL_INJ_STOP_FORCE, x)\n\n#define FDMA_PORT_CTRL_XTR_STOP                  BIT(2)\n#define FDMA_PORT_CTRL_XTR_STOP_SET(x)\\\n\tFIELD_PREP(FDMA_PORT_CTRL_XTR_STOP, x)\n#define FDMA_PORT_CTRL_XTR_STOP_GET(x)\\\n\tFIELD_GET(FDMA_PORT_CTRL_XTR_STOP, x)\n\n#define FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY          BIT(1)\n#define FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY_SET(x)\\\n\tFIELD_PREP(FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY, x)\n#define FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY_GET(x)\\\n\tFIELD_GET(FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY, x)\n\n#define FDMA_PORT_CTRL_XTR_BUF_RST               BIT(0)\n#define FDMA_PORT_CTRL_XTR_BUF_RST_SET(x)\\\n\tFIELD_PREP(FDMA_PORT_CTRL_XTR_BUF_RST, x)\n#define FDMA_PORT_CTRL_XTR_BUF_RST_GET(x)\\\n\tFIELD_GET(FDMA_PORT_CTRL_XTR_BUF_RST, x)\n\n \n#define FDMA_INTR_DCB             __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 384, 0, 1, 4)\n\n#define FDMA_INTR_DCB_INTR_DCB                   GENMASK(7, 0)\n#define FDMA_INTR_DCB_INTR_DCB_SET(x)\\\n\tFIELD_PREP(FDMA_INTR_DCB_INTR_DCB, x)\n#define FDMA_INTR_DCB_INTR_DCB_GET(x)\\\n\tFIELD_GET(FDMA_INTR_DCB_INTR_DCB, x)\n\n \n#define FDMA_INTR_DCB_ENA         __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 388, 0, 1, 4)\n\n#define FDMA_INTR_DCB_ENA_INTR_DCB_ENA           GENMASK(7, 0)\n#define FDMA_INTR_DCB_ENA_INTR_DCB_ENA_SET(x)\\\n\tFIELD_PREP(FDMA_INTR_DCB_ENA_INTR_DCB_ENA, x)\n#define FDMA_INTR_DCB_ENA_INTR_DCB_ENA_GET(x)\\\n\tFIELD_GET(FDMA_INTR_DCB_ENA_INTR_DCB_ENA, x)\n\n \n#define FDMA_INTR_DB              __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 392, 0, 1, 4)\n\n#define FDMA_INTR_DB_INTR_DB                     GENMASK(7, 0)\n#define FDMA_INTR_DB_INTR_DB_SET(x)\\\n\tFIELD_PREP(FDMA_INTR_DB_INTR_DB, x)\n#define FDMA_INTR_DB_INTR_DB_GET(x)\\\n\tFIELD_GET(FDMA_INTR_DB_INTR_DB, x)\n\n \n#define FDMA_INTR_DB_ENA          __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 396, 0, 1, 4)\n\n#define FDMA_INTR_DB_ENA_INTR_DB_ENA             GENMASK(7, 0)\n#define FDMA_INTR_DB_ENA_INTR_DB_ENA_SET(x)\\\n\tFIELD_PREP(FDMA_INTR_DB_ENA_INTR_DB_ENA, x)\n#define FDMA_INTR_DB_ENA_INTR_DB_ENA_GET(x)\\\n\tFIELD_GET(FDMA_INTR_DB_ENA_INTR_DB_ENA, x)\n\n \n#define FDMA_INTR_ERR             __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 400, 0, 1, 4)\n\n#define FDMA_INTR_ERR_INTR_PORT_ERR              GENMASK(9, 8)\n#define FDMA_INTR_ERR_INTR_PORT_ERR_SET(x)\\\n\tFIELD_PREP(FDMA_INTR_ERR_INTR_PORT_ERR, x)\n#define FDMA_INTR_ERR_INTR_PORT_ERR_GET(x)\\\n\tFIELD_GET(FDMA_INTR_ERR_INTR_PORT_ERR, x)\n\n#define FDMA_INTR_ERR_INTR_CH_ERR                GENMASK(7, 0)\n#define FDMA_INTR_ERR_INTR_CH_ERR_SET(x)\\\n\tFIELD_PREP(FDMA_INTR_ERR_INTR_CH_ERR, x)\n#define FDMA_INTR_ERR_INTR_CH_ERR_GET(x)\\\n\tFIELD_GET(FDMA_INTR_ERR_INTR_CH_ERR, x)\n\n \n#define FDMA_ERRORS               __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 412, 0, 1, 4)\n\n#define FDMA_ERRORS_ERR_XTR_WR                   GENMASK(31, 30)\n#define FDMA_ERRORS_ERR_XTR_WR_SET(x)\\\n\tFIELD_PREP(FDMA_ERRORS_ERR_XTR_WR, x)\n#define FDMA_ERRORS_ERR_XTR_WR_GET(x)\\\n\tFIELD_GET(FDMA_ERRORS_ERR_XTR_WR, x)\n\n#define FDMA_ERRORS_ERR_XTR_OVF                  GENMASK(29, 28)\n#define FDMA_ERRORS_ERR_XTR_OVF_SET(x)\\\n\tFIELD_PREP(FDMA_ERRORS_ERR_XTR_OVF, x)\n#define FDMA_ERRORS_ERR_XTR_OVF_GET(x)\\\n\tFIELD_GET(FDMA_ERRORS_ERR_XTR_OVF, x)\n\n#define FDMA_ERRORS_ERR_XTR_TAXI32_OVF           GENMASK(27, 26)\n#define FDMA_ERRORS_ERR_XTR_TAXI32_OVF_SET(x)\\\n\tFIELD_PREP(FDMA_ERRORS_ERR_XTR_TAXI32_OVF, x)\n#define FDMA_ERRORS_ERR_XTR_TAXI32_OVF_GET(x)\\\n\tFIELD_GET(FDMA_ERRORS_ERR_XTR_TAXI32_OVF, x)\n\n#define FDMA_ERRORS_ERR_DCB_XTR_DATAL            GENMASK(25, 24)\n#define FDMA_ERRORS_ERR_DCB_XTR_DATAL_SET(x)\\\n\tFIELD_PREP(FDMA_ERRORS_ERR_DCB_XTR_DATAL, x)\n#define FDMA_ERRORS_ERR_DCB_XTR_DATAL_GET(x)\\\n\tFIELD_GET(FDMA_ERRORS_ERR_DCB_XTR_DATAL, x)\n\n#define FDMA_ERRORS_ERR_DCB_RD                   GENMASK(23, 16)\n#define FDMA_ERRORS_ERR_DCB_RD_SET(x)\\\n\tFIELD_PREP(FDMA_ERRORS_ERR_DCB_RD, x)\n#define FDMA_ERRORS_ERR_DCB_RD_GET(x)\\\n\tFIELD_GET(FDMA_ERRORS_ERR_DCB_RD, x)\n\n#define FDMA_ERRORS_ERR_INJ_RD                   GENMASK(15, 10)\n#define FDMA_ERRORS_ERR_INJ_RD_SET(x)\\\n\tFIELD_PREP(FDMA_ERRORS_ERR_INJ_RD, x)\n#define FDMA_ERRORS_ERR_INJ_RD_GET(x)\\\n\tFIELD_GET(FDMA_ERRORS_ERR_INJ_RD, x)\n\n#define FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC          GENMASK(9, 8)\n#define FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC_SET(x)\\\n\tFIELD_PREP(FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC, x)\n#define FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC_GET(x)\\\n\tFIELD_GET(FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC, x)\n\n#define FDMA_ERRORS_ERR_CH_WR                    GENMASK(7, 0)\n#define FDMA_ERRORS_ERR_CH_WR_SET(x)\\\n\tFIELD_PREP(FDMA_ERRORS_ERR_CH_WR, x)\n#define FDMA_ERRORS_ERR_CH_WR_GET(x)\\\n\tFIELD_GET(FDMA_ERRORS_ERR_CH_WR, x)\n\n \n#define FDMA_ERRORS_2             __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 416, 0, 1, 4)\n\n#define FDMA_ERRORS_2_ERR_XTR_FRAG               GENMASK(1, 0)\n#define FDMA_ERRORS_2_ERR_XTR_FRAG_SET(x)\\\n\tFIELD_PREP(FDMA_ERRORS_2_ERR_XTR_FRAG, x)\n#define FDMA_ERRORS_2_ERR_XTR_FRAG_GET(x)\\\n\tFIELD_GET(FDMA_ERRORS_2_ERR_XTR_FRAG, x)\n\n \n#define FDMA_CTRL                 __REG(TARGET_FDMA,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 428, 424, 0, 1, 4)\n\n#define FDMA_CTRL_NRESET                         BIT(0)\n#define FDMA_CTRL_NRESET_SET(x)\\\n\tFIELD_PREP(FDMA_CTRL_NRESET, x)\n#define FDMA_CTRL_NRESET_GET(x)\\\n\tFIELD_GET(FDMA_CTRL_NRESET, x)\n\n \n#define GCB_CHIP_ID               __REG(TARGET_GCB,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 424, 0, 0, 1, 4)\n\n#define GCB_CHIP_ID_REV_ID                       GENMASK(31, 28)\n#define GCB_CHIP_ID_REV_ID_SET(x)\\\n\tFIELD_PREP(GCB_CHIP_ID_REV_ID, x)\n#define GCB_CHIP_ID_REV_ID_GET(x)\\\n\tFIELD_GET(GCB_CHIP_ID_REV_ID, x)\n\n#define GCB_CHIP_ID_PART_ID                      GENMASK(27, 12)\n#define GCB_CHIP_ID_PART_ID_SET(x)\\\n\tFIELD_PREP(GCB_CHIP_ID_PART_ID, x)\n#define GCB_CHIP_ID_PART_ID_GET(x)\\\n\tFIELD_GET(GCB_CHIP_ID_PART_ID, x)\n\n#define GCB_CHIP_ID_MFG_ID                       GENMASK(11, 1)\n#define GCB_CHIP_ID_MFG_ID_SET(x)\\\n\tFIELD_PREP(GCB_CHIP_ID_MFG_ID, x)\n#define GCB_CHIP_ID_MFG_ID_GET(x)\\\n\tFIELD_GET(GCB_CHIP_ID_MFG_ID, x)\n\n#define GCB_CHIP_ID_ONE                          BIT(0)\n#define GCB_CHIP_ID_ONE_SET(x)\\\n\tFIELD_PREP(GCB_CHIP_ID_ONE, x)\n#define GCB_CHIP_ID_ONE_GET(x)\\\n\tFIELD_GET(GCB_CHIP_ID_ONE, x)\n\n \n#define GCB_SOFT_RST              __REG(TARGET_GCB,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 424, 8, 0, 1, 4)\n\n#define GCB_SOFT_RST_SOFT_NON_CFG_RST            BIT(2)\n#define GCB_SOFT_RST_SOFT_NON_CFG_RST_SET(x)\\\n\tFIELD_PREP(GCB_SOFT_RST_SOFT_NON_CFG_RST, x)\n#define GCB_SOFT_RST_SOFT_NON_CFG_RST_GET(x)\\\n\tFIELD_GET(GCB_SOFT_RST_SOFT_NON_CFG_RST, x)\n\n#define GCB_SOFT_RST_SOFT_SWC_RST                BIT(1)\n#define GCB_SOFT_RST_SOFT_SWC_RST_SET(x)\\\n\tFIELD_PREP(GCB_SOFT_RST_SOFT_SWC_RST, x)\n#define GCB_SOFT_RST_SOFT_SWC_RST_GET(x)\\\n\tFIELD_GET(GCB_SOFT_RST_SOFT_SWC_RST, x)\n\n#define GCB_SOFT_RST_SOFT_CHIP_RST               BIT(0)\n#define GCB_SOFT_RST_SOFT_CHIP_RST_SET(x)\\\n\tFIELD_PREP(GCB_SOFT_RST_SOFT_CHIP_RST, x)\n#define GCB_SOFT_RST_SOFT_CHIP_RST_GET(x)\\\n\tFIELD_GET(GCB_SOFT_RST_SOFT_CHIP_RST, x)\n\n \n#define GCB_HW_SGPIO_SD_CFG       __REG(TARGET_GCB,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 424, 20, 0, 1, 4)\n\n#define GCB_HW_SGPIO_SD_CFG_SD_HIGH_ENA          BIT(1)\n#define GCB_HW_SGPIO_SD_CFG_SD_HIGH_ENA_SET(x)\\\n\tFIELD_PREP(GCB_HW_SGPIO_SD_CFG_SD_HIGH_ENA, x)\n#define GCB_HW_SGPIO_SD_CFG_SD_HIGH_ENA_GET(x)\\\n\tFIELD_GET(GCB_HW_SGPIO_SD_CFG_SD_HIGH_ENA, x)\n\n#define GCB_HW_SGPIO_SD_CFG_SD_MAP_SEL           BIT(0)\n#define GCB_HW_SGPIO_SD_CFG_SD_MAP_SEL_SET(x)\\\n\tFIELD_PREP(GCB_HW_SGPIO_SD_CFG_SD_MAP_SEL, x)\n#define GCB_HW_SGPIO_SD_CFG_SD_MAP_SEL_GET(x)\\\n\tFIELD_GET(GCB_HW_SGPIO_SD_CFG_SD_MAP_SEL, x)\n\n \n#define GCB_HW_SGPIO_TO_SD_MAP_CFG(r) __REG(TARGET_GCB,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 424, 24, r, 65, 4)\n\n#define GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL GENMASK(8, 0)\n#define GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL_SET(x)\\\n\tFIELD_PREP(GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL, x)\n#define GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL_GET(x)\\\n\tFIELD_GET(GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL, x)\n\n \n#define GCB_SIO_CLOCK(g)          __REG(TARGET_GCB,\\\n\t\t\t\t\t0, 1, 876, g, 3, 280, 20, 0, 1, 4)\n\n#define GCB_SIO_CLOCK_SIO_CLK_FREQ               GENMASK(19, 8)\n#define GCB_SIO_CLOCK_SIO_CLK_FREQ_SET(x)\\\n\tFIELD_PREP(GCB_SIO_CLOCK_SIO_CLK_FREQ, x)\n#define GCB_SIO_CLOCK_SIO_CLK_FREQ_GET(x)\\\n\tFIELD_GET(GCB_SIO_CLOCK_SIO_CLK_FREQ, x)\n\n#define GCB_SIO_CLOCK_SYS_CLK_PERIOD             GENMASK(7, 0)\n#define GCB_SIO_CLOCK_SYS_CLK_PERIOD_SET(x)\\\n\tFIELD_PREP(GCB_SIO_CLOCK_SYS_CLK_PERIOD, x)\n#define GCB_SIO_CLOCK_SYS_CLK_PERIOD_GET(x)\\\n\tFIELD_GET(GCB_SIO_CLOCK_SYS_CLK_PERIOD, x)\n\n \n#define HSCH_CIR_CFG(g)           __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 0, g, 5040, 32, 0, 0, 1, 4)\n\n#define HSCH_CIR_CFG_CIR_RATE                    GENMASK(22, 6)\n#define HSCH_CIR_CFG_CIR_RATE_SET(x)\\\n\tFIELD_PREP(HSCH_CIR_CFG_CIR_RATE, x)\n#define HSCH_CIR_CFG_CIR_RATE_GET(x)\\\n\tFIELD_GET(HSCH_CIR_CFG_CIR_RATE, x)\n\n#define HSCH_CIR_CFG_CIR_BURST                   GENMASK(5, 0)\n#define HSCH_CIR_CFG_CIR_BURST_SET(x)\\\n\tFIELD_PREP(HSCH_CIR_CFG_CIR_BURST, x)\n#define HSCH_CIR_CFG_CIR_BURST_GET(x)\\\n\tFIELD_GET(HSCH_CIR_CFG_CIR_BURST, x)\n\n \n#define HSCH_EIR_CFG(g)           __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 0, g, 5040, 32, 4, 0, 1, 4)\n\n#define HSCH_EIR_CFG_EIR_RATE                    GENMASK(22, 6)\n#define HSCH_EIR_CFG_EIR_RATE_SET(x)\\\n\tFIELD_PREP(HSCH_EIR_CFG_EIR_RATE, x)\n#define HSCH_EIR_CFG_EIR_RATE_GET(x)\\\n\tFIELD_GET(HSCH_EIR_CFG_EIR_RATE, x)\n\n#define HSCH_EIR_CFG_EIR_BURST                   GENMASK(5, 0)\n#define HSCH_EIR_CFG_EIR_BURST_SET(x)\\\n\tFIELD_PREP(HSCH_EIR_CFG_EIR_BURST, x)\n#define HSCH_EIR_CFG_EIR_BURST_GET(x)\\\n\tFIELD_GET(HSCH_EIR_CFG_EIR_BURST, x)\n\n \n#define HSCH_SE_CFG(g)            __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 0, g, 5040, 32, 8, 0, 1, 4)\n\n#define HSCH_SE_CFG_SE_DWRR_CNT                  GENMASK(12, 6)\n#define HSCH_SE_CFG_SE_DWRR_CNT_SET(x)\\\n\tFIELD_PREP(HSCH_SE_CFG_SE_DWRR_CNT, x)\n#define HSCH_SE_CFG_SE_DWRR_CNT_GET(x)\\\n\tFIELD_GET(HSCH_SE_CFG_SE_DWRR_CNT, x)\n\n#define HSCH_SE_CFG_SE_AVB_ENA                   BIT(5)\n#define HSCH_SE_CFG_SE_AVB_ENA_SET(x)\\\n\tFIELD_PREP(HSCH_SE_CFG_SE_AVB_ENA, x)\n#define HSCH_SE_CFG_SE_AVB_ENA_GET(x)\\\n\tFIELD_GET(HSCH_SE_CFG_SE_AVB_ENA, x)\n\n#define HSCH_SE_CFG_SE_FRM_MODE                  GENMASK(4, 3)\n#define HSCH_SE_CFG_SE_FRM_MODE_SET(x)\\\n\tFIELD_PREP(HSCH_SE_CFG_SE_FRM_MODE, x)\n#define HSCH_SE_CFG_SE_FRM_MODE_GET(x)\\\n\tFIELD_GET(HSCH_SE_CFG_SE_FRM_MODE, x)\n\n#define HSCH_SE_CFG_SE_DWRR_FRM_MODE             GENMASK(2, 1)\n#define HSCH_SE_CFG_SE_DWRR_FRM_MODE_SET(x)\\\n\tFIELD_PREP(HSCH_SE_CFG_SE_DWRR_FRM_MODE, x)\n#define HSCH_SE_CFG_SE_DWRR_FRM_MODE_GET(x)\\\n\tFIELD_GET(HSCH_SE_CFG_SE_DWRR_FRM_MODE, x)\n\n#define HSCH_SE_CFG_SE_STOP                      BIT(0)\n#define HSCH_SE_CFG_SE_STOP_SET(x)\\\n\tFIELD_PREP(HSCH_SE_CFG_SE_STOP, x)\n#define HSCH_SE_CFG_SE_STOP_GET(x)\\\n\tFIELD_GET(HSCH_SE_CFG_SE_STOP, x)\n\n \n#define HSCH_SE_CONNECT(g)        __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 0, g, 5040, 32, 12, 0, 1, 4)\n\n#define HSCH_SE_CONNECT_SE_LEAK_LINK             GENMASK(15, 0)\n#define HSCH_SE_CONNECT_SE_LEAK_LINK_SET(x)\\\n\tFIELD_PREP(HSCH_SE_CONNECT_SE_LEAK_LINK, x)\n#define HSCH_SE_CONNECT_SE_LEAK_LINK_GET(x)\\\n\tFIELD_GET(HSCH_SE_CONNECT_SE_LEAK_LINK, x)\n\n \n#define HSCH_SE_DLB_SENSE(g)      __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 0, g, 5040, 32, 16, 0, 1, 4)\n\n#define HSCH_SE_DLB_SENSE_SE_DLB_PRIO            GENMASK(12, 10)\n#define HSCH_SE_DLB_SENSE_SE_DLB_PRIO_SET(x)\\\n\tFIELD_PREP(HSCH_SE_DLB_SENSE_SE_DLB_PRIO, x)\n#define HSCH_SE_DLB_SENSE_SE_DLB_PRIO_GET(x)\\\n\tFIELD_GET(HSCH_SE_DLB_SENSE_SE_DLB_PRIO, x)\n\n#define HSCH_SE_DLB_SENSE_SE_DLB_DPORT           GENMASK(9, 3)\n#define HSCH_SE_DLB_SENSE_SE_DLB_DPORT_SET(x)\\\n\tFIELD_PREP(HSCH_SE_DLB_SENSE_SE_DLB_DPORT, x)\n#define HSCH_SE_DLB_SENSE_SE_DLB_DPORT_GET(x)\\\n\tFIELD_GET(HSCH_SE_DLB_SENSE_SE_DLB_DPORT, x)\n\n#define HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA          BIT(2)\n#define HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA_SET(x)\\\n\tFIELD_PREP(HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA, x)\n#define HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA_GET(x)\\\n\tFIELD_GET(HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA, x)\n\n#define HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA        BIT(1)\n#define HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA_SET(x)\\\n\tFIELD_PREP(HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA, x)\n#define HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA_GET(x)\\\n\tFIELD_GET(HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA, x)\n\n#define HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA       BIT(0)\n#define HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA_SET(x)\\\n\tFIELD_PREP(HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA, x)\n#define HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA_GET(x)\\\n\tFIELD_GET(HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA, x)\n\n \n#define HSCH_DWRR_ENTRY(g)        __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 162816, g, 72, 4, 0, 0, 1, 4)\n\n#define HSCH_DWRR_ENTRY_DWRR_COST                GENMASK(24, 20)\n#define HSCH_DWRR_ENTRY_DWRR_COST_SET(x)\\\n\tFIELD_PREP(HSCH_DWRR_ENTRY_DWRR_COST, x)\n#define HSCH_DWRR_ENTRY_DWRR_COST_GET(x)\\\n\tFIELD_GET(HSCH_DWRR_ENTRY_DWRR_COST, x)\n\n#define HSCH_DWRR_ENTRY_DWRR_BALANCE             GENMASK(19, 0)\n#define HSCH_DWRR_ENTRY_DWRR_BALANCE_SET(x)\\\n\tFIELD_PREP(HSCH_DWRR_ENTRY_DWRR_BALANCE, x)\n#define HSCH_DWRR_ENTRY_DWRR_BALANCE_GET(x)\\\n\tFIELD_GET(HSCH_DWRR_ENTRY_DWRR_BALANCE, x)\n\n \n#define HSCH_HSCH_CFG_CFG         __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 163104, 0, 1, 648, 284, 0, 1, 4)\n\n#define HSCH_HSCH_CFG_CFG_CFG_SE_IDX             GENMASK(26, 14)\n#define HSCH_HSCH_CFG_CFG_CFG_SE_IDX_SET(x)\\\n\tFIELD_PREP(HSCH_HSCH_CFG_CFG_CFG_SE_IDX, x)\n#define HSCH_HSCH_CFG_CFG_CFG_SE_IDX_GET(x)\\\n\tFIELD_GET(HSCH_HSCH_CFG_CFG_CFG_SE_IDX, x)\n\n#define HSCH_HSCH_CFG_CFG_HSCH_LAYER             GENMASK(13, 12)\n#define HSCH_HSCH_CFG_CFG_HSCH_LAYER_SET(x)\\\n\tFIELD_PREP(HSCH_HSCH_CFG_CFG_HSCH_LAYER, x)\n#define HSCH_HSCH_CFG_CFG_HSCH_LAYER_GET(x)\\\n\tFIELD_GET(HSCH_HSCH_CFG_CFG_HSCH_LAYER, x)\n\n#define HSCH_HSCH_CFG_CFG_CSR_GRANT              GENMASK(11, 0)\n#define HSCH_HSCH_CFG_CFG_CSR_GRANT_SET(x)\\\n\tFIELD_PREP(HSCH_HSCH_CFG_CFG_CSR_GRANT, x)\n#define HSCH_HSCH_CFG_CFG_CSR_GRANT_GET(x)\\\n\tFIELD_GET(HSCH_HSCH_CFG_CFG_CSR_GRANT, x)\n\n \n#define HSCH_SYS_CLK_PER          __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 163104, 0, 1, 648, 640, 0, 1, 4)\n\n#define HSCH_SYS_CLK_PER_100PS                   GENMASK(7, 0)\n#define HSCH_SYS_CLK_PER_100PS_SET(x)\\\n\tFIELD_PREP(HSCH_SYS_CLK_PER_100PS, x)\n#define HSCH_SYS_CLK_PER_100PS_GET(x)\\\n\tFIELD_GET(HSCH_SYS_CLK_PER_100PS, x)\n\n \n#define HSCH_HSCH_TIMER_CFG(g, r) __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 161664, g, 4, 32, 0, r, 4, 4)\n\n#define HSCH_HSCH_TIMER_CFG_LEAK_TIME            GENMASK(17, 0)\n#define HSCH_HSCH_TIMER_CFG_LEAK_TIME_SET(x)\\\n\tFIELD_PREP(HSCH_HSCH_TIMER_CFG_LEAK_TIME, x)\n#define HSCH_HSCH_TIMER_CFG_LEAK_TIME_GET(x)\\\n\tFIELD_GET(HSCH_HSCH_TIMER_CFG_LEAK_TIME, x)\n\n \n#define HSCH_HSCH_LEAK_CFG(g, r)  __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 161664, g, 4, 32, 16, r, 4, 4)\n\n#define HSCH_HSCH_LEAK_CFG_LEAK_FIRST            GENMASK(16, 1)\n#define HSCH_HSCH_LEAK_CFG_LEAK_FIRST_SET(x)\\\n\tFIELD_PREP(HSCH_HSCH_LEAK_CFG_LEAK_FIRST, x)\n#define HSCH_HSCH_LEAK_CFG_LEAK_FIRST_GET(x)\\\n\tFIELD_GET(HSCH_HSCH_LEAK_CFG_LEAK_FIRST, x)\n\n#define HSCH_HSCH_LEAK_CFG_LEAK_ERR              BIT(0)\n#define HSCH_HSCH_LEAK_CFG_LEAK_ERR_SET(x)\\\n\tFIELD_PREP(HSCH_HSCH_LEAK_CFG_LEAK_ERR, x)\n#define HSCH_HSCH_LEAK_CFG_LEAK_ERR_GET(x)\\\n\tFIELD_GET(HSCH_HSCH_LEAK_CFG_LEAK_ERR, x)\n\n \n#define HSCH_FLUSH_CTRL           __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 184000, 0, 1, 312, 4, 0, 1, 4)\n\n#define HSCH_FLUSH_CTRL_FLUSH_ENA                BIT(27)\n#define HSCH_FLUSH_CTRL_FLUSH_ENA_SET(x)\\\n\tFIELD_PREP(HSCH_FLUSH_CTRL_FLUSH_ENA, x)\n#define HSCH_FLUSH_CTRL_FLUSH_ENA_GET(x)\\\n\tFIELD_GET(HSCH_FLUSH_CTRL_FLUSH_ENA, x)\n\n#define HSCH_FLUSH_CTRL_FLUSH_SRC                BIT(26)\n#define HSCH_FLUSH_CTRL_FLUSH_SRC_SET(x)\\\n\tFIELD_PREP(HSCH_FLUSH_CTRL_FLUSH_SRC, x)\n#define HSCH_FLUSH_CTRL_FLUSH_SRC_GET(x)\\\n\tFIELD_GET(HSCH_FLUSH_CTRL_FLUSH_SRC, x)\n\n#define HSCH_FLUSH_CTRL_FLUSH_DST                BIT(25)\n#define HSCH_FLUSH_CTRL_FLUSH_DST_SET(x)\\\n\tFIELD_PREP(HSCH_FLUSH_CTRL_FLUSH_DST, x)\n#define HSCH_FLUSH_CTRL_FLUSH_DST_GET(x)\\\n\tFIELD_GET(HSCH_FLUSH_CTRL_FLUSH_DST, x)\n\n#define HSCH_FLUSH_CTRL_FLUSH_PORT               GENMASK(24, 18)\n#define HSCH_FLUSH_CTRL_FLUSH_PORT_SET(x)\\\n\tFIELD_PREP(HSCH_FLUSH_CTRL_FLUSH_PORT, x)\n#define HSCH_FLUSH_CTRL_FLUSH_PORT_GET(x)\\\n\tFIELD_GET(HSCH_FLUSH_CTRL_FLUSH_PORT, x)\n\n#define HSCH_FLUSH_CTRL_FLUSH_QUEUE              BIT(17)\n#define HSCH_FLUSH_CTRL_FLUSH_QUEUE_SET(x)\\\n\tFIELD_PREP(HSCH_FLUSH_CTRL_FLUSH_QUEUE, x)\n#define HSCH_FLUSH_CTRL_FLUSH_QUEUE_GET(x)\\\n\tFIELD_GET(HSCH_FLUSH_CTRL_FLUSH_QUEUE, x)\n\n#define HSCH_FLUSH_CTRL_FLUSH_SE                 BIT(16)\n#define HSCH_FLUSH_CTRL_FLUSH_SE_SET(x)\\\n\tFIELD_PREP(HSCH_FLUSH_CTRL_FLUSH_SE, x)\n#define HSCH_FLUSH_CTRL_FLUSH_SE_GET(x)\\\n\tFIELD_GET(HSCH_FLUSH_CTRL_FLUSH_SE, x)\n\n#define HSCH_FLUSH_CTRL_FLUSH_HIER               GENMASK(15, 0)\n#define HSCH_FLUSH_CTRL_FLUSH_HIER_SET(x)\\\n\tFIELD_PREP(HSCH_FLUSH_CTRL_FLUSH_HIER, x)\n#define HSCH_FLUSH_CTRL_FLUSH_HIER_GET(x)\\\n\tFIELD_GET(HSCH_FLUSH_CTRL_FLUSH_HIER, x)\n\n \n#define HSCH_PORT_MODE(r)         __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 184000, 0, 1, 312, 8, r, 70, 4)\n\n#define HSCH_PORT_MODE_DEQUEUE_DIS               BIT(4)\n#define HSCH_PORT_MODE_DEQUEUE_DIS_SET(x)\\\n\tFIELD_PREP(HSCH_PORT_MODE_DEQUEUE_DIS, x)\n#define HSCH_PORT_MODE_DEQUEUE_DIS_GET(x)\\\n\tFIELD_GET(HSCH_PORT_MODE_DEQUEUE_DIS, x)\n\n#define HSCH_PORT_MODE_AGE_DIS                   BIT(3)\n#define HSCH_PORT_MODE_AGE_DIS_SET(x)\\\n\tFIELD_PREP(HSCH_PORT_MODE_AGE_DIS, x)\n#define HSCH_PORT_MODE_AGE_DIS_GET(x)\\\n\tFIELD_GET(HSCH_PORT_MODE_AGE_DIS, x)\n\n#define HSCH_PORT_MODE_TRUNC_ENA                 BIT(2)\n#define HSCH_PORT_MODE_TRUNC_ENA_SET(x)\\\n\tFIELD_PREP(HSCH_PORT_MODE_TRUNC_ENA, x)\n#define HSCH_PORT_MODE_TRUNC_ENA_GET(x)\\\n\tFIELD_GET(HSCH_PORT_MODE_TRUNC_ENA, x)\n\n#define HSCH_PORT_MODE_EIR_REMARK_ENA            BIT(1)\n#define HSCH_PORT_MODE_EIR_REMARK_ENA_SET(x)\\\n\tFIELD_PREP(HSCH_PORT_MODE_EIR_REMARK_ENA, x)\n#define HSCH_PORT_MODE_EIR_REMARK_ENA_GET(x)\\\n\tFIELD_GET(HSCH_PORT_MODE_EIR_REMARK_ENA, x)\n\n#define HSCH_PORT_MODE_CPU_PRIO_MODE             BIT(0)\n#define HSCH_PORT_MODE_CPU_PRIO_MODE_SET(x)\\\n\tFIELD_PREP(HSCH_PORT_MODE_CPU_PRIO_MODE, x)\n#define HSCH_PORT_MODE_CPU_PRIO_MODE_GET(x)\\\n\tFIELD_GET(HSCH_PORT_MODE_CPU_PRIO_MODE, x)\n\n \n#define HSCH_OUTB_SHARE_ENA(r)    __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 184000, 0, 1, 312, 288, r, 5, 4)\n\n#define HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA       GENMASK(7, 0)\n#define HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA_SET(x)\\\n\tFIELD_PREP(HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA, x)\n#define HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA_GET(x)\\\n\tFIELD_GET(HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA, x)\n\n \n#define HSCH_RESET_CFG            __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 162368, 0, 1, 16, 8, 0, 1, 4)\n\n#define HSCH_RESET_CFG_CORE_ENA                  BIT(0)\n#define HSCH_RESET_CFG_CORE_ENA_SET(x)\\\n\tFIELD_PREP(HSCH_RESET_CFG_CORE_ENA, x)\n#define HSCH_RESET_CFG_CORE_ENA_GET(x)\\\n\tFIELD_GET(HSCH_RESET_CFG_CORE_ENA, x)\n\n \n#define HSCH_TAS_STATEMACHINE_CFG __REG(TARGET_HSCH,\\\n\t\t\t\t\t0, 1, 162384, 0, 1, 12, 8, 0, 1, 4)\n\n#define HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY    GENMASK(7, 0)\n#define HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY_SET(x)\\\n\tFIELD_PREP(HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY, x)\n#define HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY_GET(x)\\\n\tFIELD_GET(HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY, x)\n\n \n#define LRN_COMMON_ACCESS_CTRL    __REG(TARGET_LRN,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 72, 0, 0, 1, 4)\n\n#define LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL GENMASK(21, 20)\n#define LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL_SET(x)\\\n\tFIELD_PREP(LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL, x)\n#define LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL_GET(x)\\\n\tFIELD_GET(LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL, x)\n\n#define LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE BIT(19)\n#define LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE_SET(x)\\\n\tFIELD_PREP(LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE, x)\n#define LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE_GET(x)\\\n\tFIELD_GET(LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE, x)\n\n#define LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW GENMASK(18, 5)\n#define LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW_SET(x)\\\n\tFIELD_PREP(LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW, x)\n#define LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW_GET(x)\\\n\tFIELD_GET(LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW, x)\n\n#define LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD    GENMASK(4, 1)\n#define LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD_SET(x)\\\n\tFIELD_PREP(LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD, x)\n#define LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD_GET(x)\\\n\tFIELD_GET(LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD, x)\n\n#define LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT BIT(0)\n#define LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT_SET(x)\\\n\tFIELD_PREP(LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT, x)\n#define LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT_GET(x)\\\n\tFIELD_GET(LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT, x)\n\n \n#define LRN_MAC_ACCESS_CFG_0      __REG(TARGET_LRN,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 72, 4, 0, 1, 4)\n\n#define LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID       GENMASK(28, 16)\n#define LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID, x)\n#define LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID, x)\n\n#define LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB   GENMASK(15, 0)\n#define LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB, x)\n#define LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB, x)\n\n \n#define LRN_MAC_ACCESS_CFG_1      __REG(TARGET_LRN,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 72, 8, 0, 1, 4)\n\n \n#define LRN_MAC_ACCESS_CFG_2      __REG(TARGET_LRN,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 72, 12, 0, 1, 4)\n\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD BIT(28)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD, x)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD, x)\n\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL BIT(27)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL, x)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL, x)\n\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU    GENMASK(26, 24)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU, x)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU, x)\n\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY  BIT(23)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY, x)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY, x)\n\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE BIT(22)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE, x)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE, x)\n\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR    BIT(21)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR, x)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR, x)\n\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG  GENMASK(20, 19)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG, x)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG, x)\n\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL GENMASK(18, 17)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL, x)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL, x)\n\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED    BIT(16)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED, x)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED, x)\n\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD       BIT(15)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD, x)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD, x)\n\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE GENMASK(14, 12)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE, x)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE, x)\n\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR      GENMASK(11, 0)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR, x)\n#define LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR, x)\n\n \n#define LRN_MAC_ACCESS_CFG_3      __REG(TARGET_LRN,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 72, 16, 0, 1, 4)\n\n#define LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX GENMASK(10, 0)\n#define LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX_SET(x)\\\n\tFIELD_PREP(LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX, x)\n#define LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX_GET(x)\\\n\tFIELD_GET(LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX, x)\n\n \n#define LRN_SCAN_NEXT_CFG         __REG(TARGET_LRN,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 72, 20, 0, 1, 4)\n\n#define LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL GENMASK(21, 19)\n#define LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL, x)\n#define LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL, x)\n\n#define LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL GENMASK(18, 17)\n#define LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL, x)\n#define LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL, x)\n\n#define LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL    GENMASK(16, 15)\n#define LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL, x)\n#define LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL, x)\n\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA BIT(14)\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA, x)\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA, x)\n\n#define LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA BIT(13)\n#define LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA, x)\n#define LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA, x)\n\n#define LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA BIT(12)\n#define LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA, x)\n#define LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA, x)\n\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA BIT(11)\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA, x)\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA, x)\n\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA BIT(10)\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA, x)\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA, x)\n\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA BIT(9)\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA, x)\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA, x)\n\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA BIT(8)\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA, x)\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA, x)\n\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA BIT(7)\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA, x)\n#define LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA, x)\n\n#define LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK GENMASK(6, 3)\n#define LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK, x)\n#define LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK, x)\n\n#define LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA BIT(2)\n#define LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA, x)\n#define LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA, x)\n\n#define LRN_SCAN_NEXT_CFG_FID_FILTER_ENA         BIT(1)\n#define LRN_SCAN_NEXT_CFG_FID_FILTER_ENA_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_FID_FILTER_ENA, x)\n#define LRN_SCAN_NEXT_CFG_FID_FILTER_ENA_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_FID_FILTER_ENA, x)\n\n#define LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA        BIT(0)\n#define LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA, x)\n#define LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA, x)\n\n \n#define LRN_SCAN_NEXT_CFG_1       __REG(TARGET_LRN,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 72, 24, 0, 1, 4)\n\n#define LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR   GENMASK(30, 16)\n#define LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR, x)\n#define LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR, x)\n\n#define LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK GENMASK(14, 0)\n#define LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK_SET(x)\\\n\tFIELD_PREP(LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK, x)\n#define LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK_GET(x)\\\n\tFIELD_GET(LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK, x)\n\n \n#define LRN_AUTOAGE_CFG(r)        __REG(TARGET_LRN,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 72, 36, r, 4, 4)\n\n#define LRN_AUTOAGE_CFG_UNIT_SIZE                GENMASK(29, 28)\n#define LRN_AUTOAGE_CFG_UNIT_SIZE_SET(x)\\\n\tFIELD_PREP(LRN_AUTOAGE_CFG_UNIT_SIZE, x)\n#define LRN_AUTOAGE_CFG_UNIT_SIZE_GET(x)\\\n\tFIELD_GET(LRN_AUTOAGE_CFG_UNIT_SIZE, x)\n\n#define LRN_AUTOAGE_CFG_PERIOD_VAL               GENMASK(27, 0)\n#define LRN_AUTOAGE_CFG_PERIOD_VAL_SET(x)\\\n\tFIELD_PREP(LRN_AUTOAGE_CFG_PERIOD_VAL, x)\n#define LRN_AUTOAGE_CFG_PERIOD_VAL_GET(x)\\\n\tFIELD_GET(LRN_AUTOAGE_CFG_PERIOD_VAL, x)\n\n \n#define LRN_AUTOAGE_CFG_1         __REG(TARGET_LRN,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 72, 52, 0, 1, 4)\n\n#define LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA     BIT(25)\n#define LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA_SET(x)\\\n\tFIELD_PREP(LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA, x)\n#define LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA_GET(x)\\\n\tFIELD_GET(LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA, x)\n\n#define LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN GENMASK(24, 15)\n#define LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN_SET(x)\\\n\tFIELD_PREP(LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN, x)\n#define LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN_GET(x)\\\n\tFIELD_GET(LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN, x)\n\n#define LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS        GENMASK(14, 7)\n#define LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS_SET(x)\\\n\tFIELD_PREP(LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS, x)\n#define LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS_GET(x)\\\n\tFIELD_GET(LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS, x)\n\n#define LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA    BIT(6)\n#define LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA_SET(x)\\\n\tFIELD_PREP(LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA, x)\n#define LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA_GET(x)\\\n\tFIELD_GET(LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA, x)\n\n#define LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT     GENMASK(5, 2)\n#define LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT_SET(x)\\\n\tFIELD_PREP(LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT, x)\n#define LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT_GET(x)\\\n\tFIELD_GET(LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT, x)\n\n#define LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT BIT(1)\n#define LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT_SET(x)\\\n\tFIELD_PREP(LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT, x)\n#define LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT_GET(x)\\\n\tFIELD_GET(LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT, x)\n\n#define LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA         BIT(0)\n#define LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA_SET(x)\\\n\tFIELD_PREP(LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA, x)\n#define LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA_GET(x)\\\n\tFIELD_GET(LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA, x)\n\n \n#define LRN_AUTOAGE_CFG_2         __REG(TARGET_LRN,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 72, 56, 0, 1, 4)\n\n#define LRN_AUTOAGE_CFG_2_NEXT_ROW               GENMASK(17, 4)\n#define LRN_AUTOAGE_CFG_2_NEXT_ROW_SET(x)\\\n\tFIELD_PREP(LRN_AUTOAGE_CFG_2_NEXT_ROW, x)\n#define LRN_AUTOAGE_CFG_2_NEXT_ROW_GET(x)\\\n\tFIELD_GET(LRN_AUTOAGE_CFG_2_NEXT_ROW, x)\n\n#define LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS    GENMASK(3, 0)\n#define LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS_SET(x)\\\n\tFIELD_PREP(LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS, x)\n#define LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS_GET(x)\\\n\tFIELD_GET(LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS, x)\n\n \n#define PCEP_RCTRL_2_OUT_0        __REG(TARGET_PCEP,\\\n\t\t\t\t\t0, 1, 3145728, 0, 1, 130852, 4, 0, 1, 4)\n\n#define PCEP_RCTRL_2_OUT_0_MSG_CODE              GENMASK(7, 0)\n#define PCEP_RCTRL_2_OUT_0_MSG_CODE_SET(x)\\\n\tFIELD_PREP(PCEP_RCTRL_2_OUT_0_MSG_CODE, x)\n#define PCEP_RCTRL_2_OUT_0_MSG_CODE_GET(x)\\\n\tFIELD_GET(PCEP_RCTRL_2_OUT_0_MSG_CODE, x)\n\n#define PCEP_RCTRL_2_OUT_0_TAG                   GENMASK(15, 8)\n#define PCEP_RCTRL_2_OUT_0_TAG_SET(x)\\\n\tFIELD_PREP(PCEP_RCTRL_2_OUT_0_TAG, x)\n#define PCEP_RCTRL_2_OUT_0_TAG_GET(x)\\\n\tFIELD_GET(PCEP_RCTRL_2_OUT_0_TAG, x)\n\n#define PCEP_RCTRL_2_OUT_0_TAG_SUBSTITUTE_EN     BIT(16)\n#define PCEP_RCTRL_2_OUT_0_TAG_SUBSTITUTE_EN_SET(x)\\\n\tFIELD_PREP(PCEP_RCTRL_2_OUT_0_TAG_SUBSTITUTE_EN, x)\n#define PCEP_RCTRL_2_OUT_0_TAG_SUBSTITUTE_EN_GET(x)\\\n\tFIELD_GET(PCEP_RCTRL_2_OUT_0_TAG_SUBSTITUTE_EN, x)\n\n#define PCEP_RCTRL_2_OUT_0_FUNC_BYPASS           BIT(19)\n#define PCEP_RCTRL_2_OUT_0_FUNC_BYPASS_SET(x)\\\n\tFIELD_PREP(PCEP_RCTRL_2_OUT_0_FUNC_BYPASS, x)\n#define PCEP_RCTRL_2_OUT_0_FUNC_BYPASS_GET(x)\\\n\tFIELD_GET(PCEP_RCTRL_2_OUT_0_FUNC_BYPASS, x)\n\n#define PCEP_RCTRL_2_OUT_0_SNP                   BIT(20)\n#define PCEP_RCTRL_2_OUT_0_SNP_SET(x)\\\n\tFIELD_PREP(PCEP_RCTRL_2_OUT_0_SNP, x)\n#define PCEP_RCTRL_2_OUT_0_SNP_GET(x)\\\n\tFIELD_GET(PCEP_RCTRL_2_OUT_0_SNP, x)\n\n#define PCEP_RCTRL_2_OUT_0_INHIBIT_PAYLOAD       BIT(22)\n#define PCEP_RCTRL_2_OUT_0_INHIBIT_PAYLOAD_SET(x)\\\n\tFIELD_PREP(PCEP_RCTRL_2_OUT_0_INHIBIT_PAYLOAD, x)\n#define PCEP_RCTRL_2_OUT_0_INHIBIT_PAYLOAD_GET(x)\\\n\tFIELD_GET(PCEP_RCTRL_2_OUT_0_INHIBIT_PAYLOAD, x)\n\n#define PCEP_RCTRL_2_OUT_0_HEADER_SUBSTITUTE_EN  BIT(23)\n#define PCEP_RCTRL_2_OUT_0_HEADER_SUBSTITUTE_EN_SET(x)\\\n\tFIELD_PREP(PCEP_RCTRL_2_OUT_0_HEADER_SUBSTITUTE_EN, x)\n#define PCEP_RCTRL_2_OUT_0_HEADER_SUBSTITUTE_EN_GET(x)\\\n\tFIELD_GET(PCEP_RCTRL_2_OUT_0_HEADER_SUBSTITUTE_EN, x)\n\n#define PCEP_RCTRL_2_OUT_0_CFG_SHIFT_MODE        BIT(28)\n#define PCEP_RCTRL_2_OUT_0_CFG_SHIFT_MODE_SET(x)\\\n\tFIELD_PREP(PCEP_RCTRL_2_OUT_0_CFG_SHIFT_MODE, x)\n#define PCEP_RCTRL_2_OUT_0_CFG_SHIFT_MODE_GET(x)\\\n\tFIELD_GET(PCEP_RCTRL_2_OUT_0_CFG_SHIFT_MODE, x)\n\n#define PCEP_RCTRL_2_OUT_0_INVERT_MODE           BIT(29)\n#define PCEP_RCTRL_2_OUT_0_INVERT_MODE_SET(x)\\\n\tFIELD_PREP(PCEP_RCTRL_2_OUT_0_INVERT_MODE, x)\n#define PCEP_RCTRL_2_OUT_0_INVERT_MODE_GET(x)\\\n\tFIELD_GET(PCEP_RCTRL_2_OUT_0_INVERT_MODE, x)\n\n#define PCEP_RCTRL_2_OUT_0_REGION_EN             BIT(31)\n#define PCEP_RCTRL_2_OUT_0_REGION_EN_SET(x)\\\n\tFIELD_PREP(PCEP_RCTRL_2_OUT_0_REGION_EN, x)\n#define PCEP_RCTRL_2_OUT_0_REGION_EN_GET(x)\\\n\tFIELD_GET(PCEP_RCTRL_2_OUT_0_REGION_EN, x)\n\n \n#define PCEP_ADDR_LWR_OUT_0       __REG(TARGET_PCEP,\\\n\t\t\t\t\t0, 1, 3145728, 0, 1, 130852, 8, 0, 1, 4)\n\n#define PCEP_ADDR_LWR_OUT_0_LWR_BASE_HW          GENMASK(15, 0)\n#define PCEP_ADDR_LWR_OUT_0_LWR_BASE_HW_SET(x)\\\n\tFIELD_PREP(PCEP_ADDR_LWR_OUT_0_LWR_BASE_HW, x)\n#define PCEP_ADDR_LWR_OUT_0_LWR_BASE_HW_GET(x)\\\n\tFIELD_GET(PCEP_ADDR_LWR_OUT_0_LWR_BASE_HW, x)\n\n#define PCEP_ADDR_LWR_OUT_0_LWR_BASE_RW          GENMASK(31, 16)\n#define PCEP_ADDR_LWR_OUT_0_LWR_BASE_RW_SET(x)\\\n\tFIELD_PREP(PCEP_ADDR_LWR_OUT_0_LWR_BASE_RW, x)\n#define PCEP_ADDR_LWR_OUT_0_LWR_BASE_RW_GET(x)\\\n\tFIELD_GET(PCEP_ADDR_LWR_OUT_0_LWR_BASE_RW, x)\n\n \n#define PCEP_ADDR_UPR_OUT_0       __REG(TARGET_PCEP,\\\n\t\t\t\t\t0, 1, 3145728, 0, 1, 130852, 12, 0, 1, 4)\n\n \n#define PCEP_ADDR_LIM_OUT_0       __REG(TARGET_PCEP,\\\n\t\t\t\t\t0, 1, 3145728, 0, 1, 130852, 16, 0, 1, 4)\n\n#define PCEP_ADDR_LIM_OUT_0_LIMIT_ADDR_HW        GENMASK(15, 0)\n#define PCEP_ADDR_LIM_OUT_0_LIMIT_ADDR_HW_SET(x)\\\n\tFIELD_PREP(PCEP_ADDR_LIM_OUT_0_LIMIT_ADDR_HW, x)\n#define PCEP_ADDR_LIM_OUT_0_LIMIT_ADDR_HW_GET(x)\\\n\tFIELD_GET(PCEP_ADDR_LIM_OUT_0_LIMIT_ADDR_HW, x)\n\n#define PCEP_ADDR_LIM_OUT_0_LIMIT_ADDR_RW        GENMASK(31, 16)\n#define PCEP_ADDR_LIM_OUT_0_LIMIT_ADDR_RW_SET(x)\\\n\tFIELD_PREP(PCEP_ADDR_LIM_OUT_0_LIMIT_ADDR_RW, x)\n#define PCEP_ADDR_LIM_OUT_0_LIMIT_ADDR_RW_GET(x)\\\n\tFIELD_GET(PCEP_ADDR_LIM_OUT_0_LIMIT_ADDR_RW, x)\n\n \n#define PCEP_ADDR_LWR_TGT_OUT_0   __REG(TARGET_PCEP,\\\n\t\t\t\t\t0, 1, 3145728, 0, 1, 130852, 20, 0, 1, 4)\n\n \n#define PCEP_ADDR_UPR_TGT_OUT_0   __REG(TARGET_PCEP,\\\n\t\t\t\t\t0, 1, 3145728, 0, 1, 130852, 24, 0, 1, 4)\n\n \n#define PCEP_ADDR_UPR_LIM_OUT_0   __REG(TARGET_PCEP,\\\n\t\t\t\t\t0, 1, 3145728, 0, 1, 130852, 32, 0, 1, 4)\n\n#define PCEP_ADDR_UPR_LIM_OUT_0_UPPR_LIMIT_ADDR_RW GENMASK(1, 0)\n#define PCEP_ADDR_UPR_LIM_OUT_0_UPPR_LIMIT_ADDR_RW_SET(x)\\\n\tFIELD_PREP(PCEP_ADDR_UPR_LIM_OUT_0_UPPR_LIMIT_ADDR_RW, x)\n#define PCEP_ADDR_UPR_LIM_OUT_0_UPPR_LIMIT_ADDR_RW_GET(x)\\\n\tFIELD_GET(PCEP_ADDR_UPR_LIM_OUT_0_UPPR_LIMIT_ADDR_RW, x)\n\n#define PCEP_ADDR_UPR_LIM_OUT_0_UPPR_LIMIT_ADDR_HW GENMASK(31, 2)\n#define PCEP_ADDR_UPR_LIM_OUT_0_UPPR_LIMIT_ADDR_HW_SET(x)\\\n\tFIELD_PREP(PCEP_ADDR_UPR_LIM_OUT_0_UPPR_LIMIT_ADDR_HW, x)\n#define PCEP_ADDR_UPR_LIM_OUT_0_UPPR_LIMIT_ADDR_HW_GET(x)\\\n\tFIELD_GET(PCEP_ADDR_UPR_LIM_OUT_0_UPPR_LIMIT_ADDR_HW, x)\n\n \n#define PCS10G_BR_PCS_CFG(t)      __REG(TARGET_PCS10G_BR,\\\n\t\t\t\t\tt, 12, 0, 0, 1, 56, 0, 0, 1, 4)\n\n#define PCS10G_BR_PCS_CFG_PCS_ENA                BIT(31)\n#define PCS10G_BR_PCS_CFG_PCS_ENA_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_CFG_PCS_ENA, x)\n#define PCS10G_BR_PCS_CFG_PCS_ENA_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_CFG_PCS_ENA, x)\n\n#define PCS10G_BR_PCS_CFG_PMA_LOOPBACK_ENA       BIT(30)\n#define PCS10G_BR_PCS_CFG_PMA_LOOPBACK_ENA_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_CFG_PMA_LOOPBACK_ENA, x)\n#define PCS10G_BR_PCS_CFG_PMA_LOOPBACK_ENA_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_CFG_PMA_LOOPBACK_ENA, x)\n\n#define PCS10G_BR_PCS_CFG_SH_CNT_MAX             GENMASK(29, 24)\n#define PCS10G_BR_PCS_CFG_SH_CNT_MAX_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_CFG_SH_CNT_MAX, x)\n#define PCS10G_BR_PCS_CFG_SH_CNT_MAX_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_CFG_SH_CNT_MAX, x)\n\n#define PCS10G_BR_PCS_CFG_RX_DATA_FLIP           BIT(18)\n#define PCS10G_BR_PCS_CFG_RX_DATA_FLIP_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_CFG_RX_DATA_FLIP, x)\n#define PCS10G_BR_PCS_CFG_RX_DATA_FLIP_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_CFG_RX_DATA_FLIP, x)\n\n#define PCS10G_BR_PCS_CFG_RESYNC_ENA             BIT(15)\n#define PCS10G_BR_PCS_CFG_RESYNC_ENA_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_CFG_RESYNC_ENA, x)\n#define PCS10G_BR_PCS_CFG_RESYNC_ENA_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_CFG_RESYNC_ENA, x)\n\n#define PCS10G_BR_PCS_CFG_LF_GEN_DIS             BIT(14)\n#define PCS10G_BR_PCS_CFG_LF_GEN_DIS_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_CFG_LF_GEN_DIS, x)\n#define PCS10G_BR_PCS_CFG_LF_GEN_DIS_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_CFG_LF_GEN_DIS, x)\n\n#define PCS10G_BR_PCS_CFG_RX_TEST_MODE           BIT(13)\n#define PCS10G_BR_PCS_CFG_RX_TEST_MODE_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_CFG_RX_TEST_MODE, x)\n#define PCS10G_BR_PCS_CFG_RX_TEST_MODE_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_CFG_RX_TEST_MODE, x)\n\n#define PCS10G_BR_PCS_CFG_RX_SCR_DISABLE         BIT(12)\n#define PCS10G_BR_PCS_CFG_RX_SCR_DISABLE_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_CFG_RX_SCR_DISABLE, x)\n#define PCS10G_BR_PCS_CFG_RX_SCR_DISABLE_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_CFG_RX_SCR_DISABLE, x)\n\n#define PCS10G_BR_PCS_CFG_TX_DATA_FLIP           BIT(7)\n#define PCS10G_BR_PCS_CFG_TX_DATA_FLIP_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_CFG_TX_DATA_FLIP, x)\n#define PCS10G_BR_PCS_CFG_TX_DATA_FLIP_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_CFG_TX_DATA_FLIP, x)\n\n#define PCS10G_BR_PCS_CFG_AN_LINK_CTRL_ENA       BIT(6)\n#define PCS10G_BR_PCS_CFG_AN_LINK_CTRL_ENA_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_CFG_AN_LINK_CTRL_ENA, x)\n#define PCS10G_BR_PCS_CFG_AN_LINK_CTRL_ENA_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_CFG_AN_LINK_CTRL_ENA, x)\n\n#define PCS10G_BR_PCS_CFG_TX_TEST_MODE           BIT(4)\n#define PCS10G_BR_PCS_CFG_TX_TEST_MODE_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_CFG_TX_TEST_MODE, x)\n#define PCS10G_BR_PCS_CFG_TX_TEST_MODE_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_CFG_TX_TEST_MODE, x)\n\n#define PCS10G_BR_PCS_CFG_TX_SCR_DISABLE         BIT(3)\n#define PCS10G_BR_PCS_CFG_TX_SCR_DISABLE_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_CFG_TX_SCR_DISABLE, x)\n#define PCS10G_BR_PCS_CFG_TX_SCR_DISABLE_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_CFG_TX_SCR_DISABLE, x)\n\n \n#define PCS10G_BR_PCS_SD_CFG(t)   __REG(TARGET_PCS10G_BR,\\\n\t\t\t\t\tt, 12, 0, 0, 1, 56, 4, 0, 1, 4)\n\n#define PCS10G_BR_PCS_SD_CFG_SD_SEL              BIT(8)\n#define PCS10G_BR_PCS_SD_CFG_SD_SEL_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_SD_CFG_SD_SEL, x)\n#define PCS10G_BR_PCS_SD_CFG_SD_SEL_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_SD_CFG_SD_SEL, x)\n\n#define PCS10G_BR_PCS_SD_CFG_SD_POL              BIT(4)\n#define PCS10G_BR_PCS_SD_CFG_SD_POL_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_SD_CFG_SD_POL, x)\n#define PCS10G_BR_PCS_SD_CFG_SD_POL_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_SD_CFG_SD_POL, x)\n\n#define PCS10G_BR_PCS_SD_CFG_SD_ENA              BIT(0)\n#define PCS10G_BR_PCS_SD_CFG_SD_ENA_SET(x)\\\n\tFIELD_PREP(PCS10G_BR_PCS_SD_CFG_SD_ENA, x)\n#define PCS10G_BR_PCS_SD_CFG_SD_ENA_GET(x)\\\n\tFIELD_GET(PCS10G_BR_PCS_SD_CFG_SD_ENA, x)\n\n \n#define PCS25G_BR_PCS_CFG(t)      __REG(TARGET_PCS25G_BR,\\\n\t\t\t\t\tt, 8, 0, 0, 1, 56, 0, 0, 1, 4)\n\n#define PCS25G_BR_PCS_CFG_PCS_ENA                BIT(31)\n#define PCS25G_BR_PCS_CFG_PCS_ENA_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_CFG_PCS_ENA, x)\n#define PCS25G_BR_PCS_CFG_PCS_ENA_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_CFG_PCS_ENA, x)\n\n#define PCS25G_BR_PCS_CFG_PMA_LOOPBACK_ENA       BIT(30)\n#define PCS25G_BR_PCS_CFG_PMA_LOOPBACK_ENA_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_CFG_PMA_LOOPBACK_ENA, x)\n#define PCS25G_BR_PCS_CFG_PMA_LOOPBACK_ENA_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_CFG_PMA_LOOPBACK_ENA, x)\n\n#define PCS25G_BR_PCS_CFG_SH_CNT_MAX             GENMASK(29, 24)\n#define PCS25G_BR_PCS_CFG_SH_CNT_MAX_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_CFG_SH_CNT_MAX, x)\n#define PCS25G_BR_PCS_CFG_SH_CNT_MAX_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_CFG_SH_CNT_MAX, x)\n\n#define PCS25G_BR_PCS_CFG_RX_DATA_FLIP           BIT(18)\n#define PCS25G_BR_PCS_CFG_RX_DATA_FLIP_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_CFG_RX_DATA_FLIP, x)\n#define PCS25G_BR_PCS_CFG_RX_DATA_FLIP_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_CFG_RX_DATA_FLIP, x)\n\n#define PCS25G_BR_PCS_CFG_RESYNC_ENA             BIT(15)\n#define PCS25G_BR_PCS_CFG_RESYNC_ENA_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_CFG_RESYNC_ENA, x)\n#define PCS25G_BR_PCS_CFG_RESYNC_ENA_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_CFG_RESYNC_ENA, x)\n\n#define PCS25G_BR_PCS_CFG_LF_GEN_DIS             BIT(14)\n#define PCS25G_BR_PCS_CFG_LF_GEN_DIS_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_CFG_LF_GEN_DIS, x)\n#define PCS25G_BR_PCS_CFG_LF_GEN_DIS_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_CFG_LF_GEN_DIS, x)\n\n#define PCS25G_BR_PCS_CFG_RX_TEST_MODE           BIT(13)\n#define PCS25G_BR_PCS_CFG_RX_TEST_MODE_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_CFG_RX_TEST_MODE, x)\n#define PCS25G_BR_PCS_CFG_RX_TEST_MODE_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_CFG_RX_TEST_MODE, x)\n\n#define PCS25G_BR_PCS_CFG_RX_SCR_DISABLE         BIT(12)\n#define PCS25G_BR_PCS_CFG_RX_SCR_DISABLE_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_CFG_RX_SCR_DISABLE, x)\n#define PCS25G_BR_PCS_CFG_RX_SCR_DISABLE_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_CFG_RX_SCR_DISABLE, x)\n\n#define PCS25G_BR_PCS_CFG_TX_DATA_FLIP           BIT(7)\n#define PCS25G_BR_PCS_CFG_TX_DATA_FLIP_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_CFG_TX_DATA_FLIP, x)\n#define PCS25G_BR_PCS_CFG_TX_DATA_FLIP_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_CFG_TX_DATA_FLIP, x)\n\n#define PCS25G_BR_PCS_CFG_AN_LINK_CTRL_ENA       BIT(6)\n#define PCS25G_BR_PCS_CFG_AN_LINK_CTRL_ENA_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_CFG_AN_LINK_CTRL_ENA, x)\n#define PCS25G_BR_PCS_CFG_AN_LINK_CTRL_ENA_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_CFG_AN_LINK_CTRL_ENA, x)\n\n#define PCS25G_BR_PCS_CFG_TX_TEST_MODE           BIT(4)\n#define PCS25G_BR_PCS_CFG_TX_TEST_MODE_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_CFG_TX_TEST_MODE, x)\n#define PCS25G_BR_PCS_CFG_TX_TEST_MODE_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_CFG_TX_TEST_MODE, x)\n\n#define PCS25G_BR_PCS_CFG_TX_SCR_DISABLE         BIT(3)\n#define PCS25G_BR_PCS_CFG_TX_SCR_DISABLE_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_CFG_TX_SCR_DISABLE, x)\n#define PCS25G_BR_PCS_CFG_TX_SCR_DISABLE_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_CFG_TX_SCR_DISABLE, x)\n\n \n#define PCS25G_BR_PCS_SD_CFG(t)   __REG(TARGET_PCS25G_BR,\\\n\t\t\t\t\tt, 8, 0, 0, 1, 56, 4, 0, 1, 4)\n\n#define PCS25G_BR_PCS_SD_CFG_SD_SEL              BIT(8)\n#define PCS25G_BR_PCS_SD_CFG_SD_SEL_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_SD_CFG_SD_SEL, x)\n#define PCS25G_BR_PCS_SD_CFG_SD_SEL_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_SD_CFG_SD_SEL, x)\n\n#define PCS25G_BR_PCS_SD_CFG_SD_POL              BIT(4)\n#define PCS25G_BR_PCS_SD_CFG_SD_POL_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_SD_CFG_SD_POL, x)\n#define PCS25G_BR_PCS_SD_CFG_SD_POL_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_SD_CFG_SD_POL, x)\n\n#define PCS25G_BR_PCS_SD_CFG_SD_ENA              BIT(0)\n#define PCS25G_BR_PCS_SD_CFG_SD_ENA_SET(x)\\\n\tFIELD_PREP(PCS25G_BR_PCS_SD_CFG_SD_ENA, x)\n#define PCS25G_BR_PCS_SD_CFG_SD_ENA_GET(x)\\\n\tFIELD_GET(PCS25G_BR_PCS_SD_CFG_SD_ENA, x)\n\n \n#define PCS5G_BR_PCS_CFG(t)       __REG(TARGET_PCS5G_BR,\\\n\t\t\t\t\tt, 13, 0, 0, 1, 56, 0, 0, 1, 4)\n\n#define PCS5G_BR_PCS_CFG_PCS_ENA                 BIT(31)\n#define PCS5G_BR_PCS_CFG_PCS_ENA_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_CFG_PCS_ENA, x)\n#define PCS5G_BR_PCS_CFG_PCS_ENA_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_CFG_PCS_ENA, x)\n\n#define PCS5G_BR_PCS_CFG_PMA_LOOPBACK_ENA        BIT(30)\n#define PCS5G_BR_PCS_CFG_PMA_LOOPBACK_ENA_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_CFG_PMA_LOOPBACK_ENA, x)\n#define PCS5G_BR_PCS_CFG_PMA_LOOPBACK_ENA_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_CFG_PMA_LOOPBACK_ENA, x)\n\n#define PCS5G_BR_PCS_CFG_SH_CNT_MAX              GENMASK(29, 24)\n#define PCS5G_BR_PCS_CFG_SH_CNT_MAX_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_CFG_SH_CNT_MAX, x)\n#define PCS5G_BR_PCS_CFG_SH_CNT_MAX_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_CFG_SH_CNT_MAX, x)\n\n#define PCS5G_BR_PCS_CFG_RX_DATA_FLIP            BIT(18)\n#define PCS5G_BR_PCS_CFG_RX_DATA_FLIP_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_CFG_RX_DATA_FLIP, x)\n#define PCS5G_BR_PCS_CFG_RX_DATA_FLIP_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_CFG_RX_DATA_FLIP, x)\n\n#define PCS5G_BR_PCS_CFG_RESYNC_ENA              BIT(15)\n#define PCS5G_BR_PCS_CFG_RESYNC_ENA_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_CFG_RESYNC_ENA, x)\n#define PCS5G_BR_PCS_CFG_RESYNC_ENA_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_CFG_RESYNC_ENA, x)\n\n#define PCS5G_BR_PCS_CFG_LF_GEN_DIS              BIT(14)\n#define PCS5G_BR_PCS_CFG_LF_GEN_DIS_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_CFG_LF_GEN_DIS, x)\n#define PCS5G_BR_PCS_CFG_LF_GEN_DIS_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_CFG_LF_GEN_DIS, x)\n\n#define PCS5G_BR_PCS_CFG_RX_TEST_MODE            BIT(13)\n#define PCS5G_BR_PCS_CFG_RX_TEST_MODE_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_CFG_RX_TEST_MODE, x)\n#define PCS5G_BR_PCS_CFG_RX_TEST_MODE_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_CFG_RX_TEST_MODE, x)\n\n#define PCS5G_BR_PCS_CFG_RX_SCR_DISABLE          BIT(12)\n#define PCS5G_BR_PCS_CFG_RX_SCR_DISABLE_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_CFG_RX_SCR_DISABLE, x)\n#define PCS5G_BR_PCS_CFG_RX_SCR_DISABLE_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_CFG_RX_SCR_DISABLE, x)\n\n#define PCS5G_BR_PCS_CFG_TX_DATA_FLIP            BIT(7)\n#define PCS5G_BR_PCS_CFG_TX_DATA_FLIP_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_CFG_TX_DATA_FLIP, x)\n#define PCS5G_BR_PCS_CFG_TX_DATA_FLIP_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_CFG_TX_DATA_FLIP, x)\n\n#define PCS5G_BR_PCS_CFG_AN_LINK_CTRL_ENA        BIT(6)\n#define PCS5G_BR_PCS_CFG_AN_LINK_CTRL_ENA_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_CFG_AN_LINK_CTRL_ENA, x)\n#define PCS5G_BR_PCS_CFG_AN_LINK_CTRL_ENA_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_CFG_AN_LINK_CTRL_ENA, x)\n\n#define PCS5G_BR_PCS_CFG_TX_TEST_MODE            BIT(4)\n#define PCS5G_BR_PCS_CFG_TX_TEST_MODE_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_CFG_TX_TEST_MODE, x)\n#define PCS5G_BR_PCS_CFG_TX_TEST_MODE_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_CFG_TX_TEST_MODE, x)\n\n#define PCS5G_BR_PCS_CFG_TX_SCR_DISABLE          BIT(3)\n#define PCS5G_BR_PCS_CFG_TX_SCR_DISABLE_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_CFG_TX_SCR_DISABLE, x)\n#define PCS5G_BR_PCS_CFG_TX_SCR_DISABLE_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_CFG_TX_SCR_DISABLE, x)\n\n \n#define PCS5G_BR_PCS_SD_CFG(t)    __REG(TARGET_PCS5G_BR,\\\n\t\t\t\t\tt, 13, 0, 0, 1, 56, 4, 0, 1, 4)\n\n#define PCS5G_BR_PCS_SD_CFG_SD_SEL               BIT(8)\n#define PCS5G_BR_PCS_SD_CFG_SD_SEL_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_SD_CFG_SD_SEL, x)\n#define PCS5G_BR_PCS_SD_CFG_SD_SEL_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_SD_CFG_SD_SEL, x)\n\n#define PCS5G_BR_PCS_SD_CFG_SD_POL               BIT(4)\n#define PCS5G_BR_PCS_SD_CFG_SD_POL_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_SD_CFG_SD_POL, x)\n#define PCS5G_BR_PCS_SD_CFG_SD_POL_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_SD_CFG_SD_POL, x)\n\n#define PCS5G_BR_PCS_SD_CFG_SD_ENA               BIT(0)\n#define PCS5G_BR_PCS_SD_CFG_SD_ENA_SET(x)\\\n\tFIELD_PREP(PCS5G_BR_PCS_SD_CFG_SD_ENA, x)\n#define PCS5G_BR_PCS_SD_CFG_SD_ENA_GET(x)\\\n\tFIELD_GET(PCS5G_BR_PCS_SD_CFG_SD_ENA, x)\n\n \n#define PORT_CONF_DEV5G_MODES     __REG(TARGET_PORT_CONF,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 24, 0, 0, 1, 4)\n\n#define PORT_CONF_DEV5G_MODES_DEV5G_D0_MODE      BIT(0)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D0_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV5G_MODES_DEV5G_D0_MODE, x)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D0_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV5G_MODES_DEV5G_D0_MODE, x)\n\n#define PORT_CONF_DEV5G_MODES_DEV5G_D1_MODE      BIT(1)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D1_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV5G_MODES_DEV5G_D1_MODE, x)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D1_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV5G_MODES_DEV5G_D1_MODE, x)\n\n#define PORT_CONF_DEV5G_MODES_DEV5G_D2_MODE      BIT(2)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D2_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV5G_MODES_DEV5G_D2_MODE, x)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D2_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV5G_MODES_DEV5G_D2_MODE, x)\n\n#define PORT_CONF_DEV5G_MODES_DEV5G_D3_MODE      BIT(3)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D3_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV5G_MODES_DEV5G_D3_MODE, x)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D3_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV5G_MODES_DEV5G_D3_MODE, x)\n\n#define PORT_CONF_DEV5G_MODES_DEV5G_D4_MODE      BIT(4)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D4_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV5G_MODES_DEV5G_D4_MODE, x)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D4_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV5G_MODES_DEV5G_D4_MODE, x)\n\n#define PORT_CONF_DEV5G_MODES_DEV5G_D5_MODE      BIT(5)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D5_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV5G_MODES_DEV5G_D5_MODE, x)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D5_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV5G_MODES_DEV5G_D5_MODE, x)\n\n#define PORT_CONF_DEV5G_MODES_DEV5G_D6_MODE      BIT(6)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D6_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV5G_MODES_DEV5G_D6_MODE, x)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D6_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV5G_MODES_DEV5G_D6_MODE, x)\n\n#define PORT_CONF_DEV5G_MODES_DEV5G_D7_MODE      BIT(7)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D7_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV5G_MODES_DEV5G_D7_MODE, x)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D7_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV5G_MODES_DEV5G_D7_MODE, x)\n\n#define PORT_CONF_DEV5G_MODES_DEV5G_D8_MODE      BIT(8)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D8_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV5G_MODES_DEV5G_D8_MODE, x)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D8_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV5G_MODES_DEV5G_D8_MODE, x)\n\n#define PORT_CONF_DEV5G_MODES_DEV5G_D9_MODE      BIT(9)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D9_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV5G_MODES_DEV5G_D9_MODE, x)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D9_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV5G_MODES_DEV5G_D9_MODE, x)\n\n#define PORT_CONF_DEV5G_MODES_DEV5G_D10_MODE     BIT(10)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D10_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV5G_MODES_DEV5G_D10_MODE, x)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D10_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV5G_MODES_DEV5G_D10_MODE, x)\n\n#define PORT_CONF_DEV5G_MODES_DEV5G_D11_MODE     BIT(11)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D11_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV5G_MODES_DEV5G_D11_MODE, x)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D11_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV5G_MODES_DEV5G_D11_MODE, x)\n\n#define PORT_CONF_DEV5G_MODES_DEV5G_D64_MODE     BIT(12)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D64_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV5G_MODES_DEV5G_D64_MODE, x)\n#define PORT_CONF_DEV5G_MODES_DEV5G_D64_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV5G_MODES_DEV5G_D64_MODE, x)\n\n \n#define PORT_CONF_DEV10G_MODES    __REG(TARGET_PORT_CONF,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 24, 4, 0, 1, 4)\n\n#define PORT_CONF_DEV10G_MODES_DEV10G_D12_MODE   BIT(0)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D12_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV10G_MODES_DEV10G_D12_MODE, x)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D12_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV10G_MODES_DEV10G_D12_MODE, x)\n\n#define PORT_CONF_DEV10G_MODES_DEV10G_D13_MODE   BIT(1)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D13_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV10G_MODES_DEV10G_D13_MODE, x)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D13_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV10G_MODES_DEV10G_D13_MODE, x)\n\n#define PORT_CONF_DEV10G_MODES_DEV10G_D14_MODE   BIT(2)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D14_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV10G_MODES_DEV10G_D14_MODE, x)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D14_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV10G_MODES_DEV10G_D14_MODE, x)\n\n#define PORT_CONF_DEV10G_MODES_DEV10G_D15_MODE   BIT(3)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D15_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV10G_MODES_DEV10G_D15_MODE, x)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D15_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV10G_MODES_DEV10G_D15_MODE, x)\n\n#define PORT_CONF_DEV10G_MODES_DEV10G_D48_MODE   BIT(4)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D48_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV10G_MODES_DEV10G_D48_MODE, x)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D48_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV10G_MODES_DEV10G_D48_MODE, x)\n\n#define PORT_CONF_DEV10G_MODES_DEV10G_D49_MODE   BIT(5)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D49_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV10G_MODES_DEV10G_D49_MODE, x)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D49_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV10G_MODES_DEV10G_D49_MODE, x)\n\n#define PORT_CONF_DEV10G_MODES_DEV10G_D50_MODE   BIT(6)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D50_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV10G_MODES_DEV10G_D50_MODE, x)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D50_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV10G_MODES_DEV10G_D50_MODE, x)\n\n#define PORT_CONF_DEV10G_MODES_DEV10G_D51_MODE   BIT(7)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D51_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV10G_MODES_DEV10G_D51_MODE, x)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D51_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV10G_MODES_DEV10G_D51_MODE, x)\n\n#define PORT_CONF_DEV10G_MODES_DEV10G_D52_MODE   BIT(8)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D52_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV10G_MODES_DEV10G_D52_MODE, x)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D52_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV10G_MODES_DEV10G_D52_MODE, x)\n\n#define PORT_CONF_DEV10G_MODES_DEV10G_D53_MODE   BIT(9)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D53_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV10G_MODES_DEV10G_D53_MODE, x)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D53_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV10G_MODES_DEV10G_D53_MODE, x)\n\n#define PORT_CONF_DEV10G_MODES_DEV10G_D54_MODE   BIT(10)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D54_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV10G_MODES_DEV10G_D54_MODE, x)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D54_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV10G_MODES_DEV10G_D54_MODE, x)\n\n#define PORT_CONF_DEV10G_MODES_DEV10G_D55_MODE   BIT(11)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D55_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV10G_MODES_DEV10G_D55_MODE, x)\n#define PORT_CONF_DEV10G_MODES_DEV10G_D55_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV10G_MODES_DEV10G_D55_MODE, x)\n\n \n#define PORT_CONF_DEV25G_MODES    __REG(TARGET_PORT_CONF,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 24, 8, 0, 1, 4)\n\n#define PORT_CONF_DEV25G_MODES_DEV25G_D56_MODE   BIT(0)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D56_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV25G_MODES_DEV25G_D56_MODE, x)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D56_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV25G_MODES_DEV25G_D56_MODE, x)\n\n#define PORT_CONF_DEV25G_MODES_DEV25G_D57_MODE   BIT(1)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D57_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV25G_MODES_DEV25G_D57_MODE, x)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D57_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV25G_MODES_DEV25G_D57_MODE, x)\n\n#define PORT_CONF_DEV25G_MODES_DEV25G_D58_MODE   BIT(2)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D58_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV25G_MODES_DEV25G_D58_MODE, x)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D58_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV25G_MODES_DEV25G_D58_MODE, x)\n\n#define PORT_CONF_DEV25G_MODES_DEV25G_D59_MODE   BIT(3)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D59_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV25G_MODES_DEV25G_D59_MODE, x)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D59_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV25G_MODES_DEV25G_D59_MODE, x)\n\n#define PORT_CONF_DEV25G_MODES_DEV25G_D60_MODE   BIT(4)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D60_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV25G_MODES_DEV25G_D60_MODE, x)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D60_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV25G_MODES_DEV25G_D60_MODE, x)\n\n#define PORT_CONF_DEV25G_MODES_DEV25G_D61_MODE   BIT(5)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D61_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV25G_MODES_DEV25G_D61_MODE, x)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D61_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV25G_MODES_DEV25G_D61_MODE, x)\n\n#define PORT_CONF_DEV25G_MODES_DEV25G_D62_MODE   BIT(6)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D62_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV25G_MODES_DEV25G_D62_MODE, x)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D62_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV25G_MODES_DEV25G_D62_MODE, x)\n\n#define PORT_CONF_DEV25G_MODES_DEV25G_D63_MODE   BIT(7)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D63_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_DEV25G_MODES_DEV25G_D63_MODE, x)\n#define PORT_CONF_DEV25G_MODES_DEV25G_D63_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_DEV25G_MODES_DEV25G_D63_MODE, x)\n\n \n#define PORT_CONF_QSGMII_ENA      __REG(TARGET_PORT_CONF,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 24, 12, 0, 1, 4)\n\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_0        BIT(0)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_0_SET(x)\\\n\tFIELD_PREP(PORT_CONF_QSGMII_ENA_QSGMII_ENA_0, x)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_0_GET(x)\\\n\tFIELD_GET(PORT_CONF_QSGMII_ENA_QSGMII_ENA_0, x)\n\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_1        BIT(1)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_1_SET(x)\\\n\tFIELD_PREP(PORT_CONF_QSGMII_ENA_QSGMII_ENA_1, x)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_1_GET(x)\\\n\tFIELD_GET(PORT_CONF_QSGMII_ENA_QSGMII_ENA_1, x)\n\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_2        BIT(2)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_2_SET(x)\\\n\tFIELD_PREP(PORT_CONF_QSGMII_ENA_QSGMII_ENA_2, x)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_2_GET(x)\\\n\tFIELD_GET(PORT_CONF_QSGMII_ENA_QSGMII_ENA_2, x)\n\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_3        BIT(3)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_3_SET(x)\\\n\tFIELD_PREP(PORT_CONF_QSGMII_ENA_QSGMII_ENA_3, x)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_3_GET(x)\\\n\tFIELD_GET(PORT_CONF_QSGMII_ENA_QSGMII_ENA_3, x)\n\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_4        BIT(4)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_4_SET(x)\\\n\tFIELD_PREP(PORT_CONF_QSGMII_ENA_QSGMII_ENA_4, x)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_4_GET(x)\\\n\tFIELD_GET(PORT_CONF_QSGMII_ENA_QSGMII_ENA_4, x)\n\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_5        BIT(5)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_5_SET(x)\\\n\tFIELD_PREP(PORT_CONF_QSGMII_ENA_QSGMII_ENA_5, x)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_5_GET(x)\\\n\tFIELD_GET(PORT_CONF_QSGMII_ENA_QSGMII_ENA_5, x)\n\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_6        BIT(6)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_6_SET(x)\\\n\tFIELD_PREP(PORT_CONF_QSGMII_ENA_QSGMII_ENA_6, x)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_6_GET(x)\\\n\tFIELD_GET(PORT_CONF_QSGMII_ENA_QSGMII_ENA_6, x)\n\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_7        BIT(7)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_7_SET(x)\\\n\tFIELD_PREP(PORT_CONF_QSGMII_ENA_QSGMII_ENA_7, x)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_7_GET(x)\\\n\tFIELD_GET(PORT_CONF_QSGMII_ENA_QSGMII_ENA_7, x)\n\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_8        BIT(8)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_8_SET(x)\\\n\tFIELD_PREP(PORT_CONF_QSGMII_ENA_QSGMII_ENA_8, x)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_8_GET(x)\\\n\tFIELD_GET(PORT_CONF_QSGMII_ENA_QSGMII_ENA_8, x)\n\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_9        BIT(9)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_9_SET(x)\\\n\tFIELD_PREP(PORT_CONF_QSGMII_ENA_QSGMII_ENA_9, x)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_9_GET(x)\\\n\tFIELD_GET(PORT_CONF_QSGMII_ENA_QSGMII_ENA_9, x)\n\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_10       BIT(10)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_10_SET(x)\\\n\tFIELD_PREP(PORT_CONF_QSGMII_ENA_QSGMII_ENA_10, x)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_10_GET(x)\\\n\tFIELD_GET(PORT_CONF_QSGMII_ENA_QSGMII_ENA_10, x)\n\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_11       BIT(11)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_11_SET(x)\\\n\tFIELD_PREP(PORT_CONF_QSGMII_ENA_QSGMII_ENA_11, x)\n#define PORT_CONF_QSGMII_ENA_QSGMII_ENA_11_GET(x)\\\n\tFIELD_GET(PORT_CONF_QSGMII_ENA_QSGMII_ENA_11, x)\n\n \n#define PORT_CONF_USGMII_CFG(g)   __REG(TARGET_PORT_CONF,\\\n\t\t\t\t\t0, 1, 72, g, 6, 8, 0, 0, 1, 4)\n\n#define PORT_CONF_USGMII_CFG_BYPASS_SCRAM        BIT(9)\n#define PORT_CONF_USGMII_CFG_BYPASS_SCRAM_SET(x)\\\n\tFIELD_PREP(PORT_CONF_USGMII_CFG_BYPASS_SCRAM, x)\n#define PORT_CONF_USGMII_CFG_BYPASS_SCRAM_GET(x)\\\n\tFIELD_GET(PORT_CONF_USGMII_CFG_BYPASS_SCRAM, x)\n\n#define PORT_CONF_USGMII_CFG_BYPASS_DESCRAM      BIT(8)\n#define PORT_CONF_USGMII_CFG_BYPASS_DESCRAM_SET(x)\\\n\tFIELD_PREP(PORT_CONF_USGMII_CFG_BYPASS_DESCRAM, x)\n#define PORT_CONF_USGMII_CFG_BYPASS_DESCRAM_GET(x)\\\n\tFIELD_GET(PORT_CONF_USGMII_CFG_BYPASS_DESCRAM, x)\n\n#define PORT_CONF_USGMII_CFG_FLIP_LANES          BIT(7)\n#define PORT_CONF_USGMII_CFG_FLIP_LANES_SET(x)\\\n\tFIELD_PREP(PORT_CONF_USGMII_CFG_FLIP_LANES, x)\n#define PORT_CONF_USGMII_CFG_FLIP_LANES_GET(x)\\\n\tFIELD_GET(PORT_CONF_USGMII_CFG_FLIP_LANES, x)\n\n#define PORT_CONF_USGMII_CFG_SHYST_DIS           BIT(6)\n#define PORT_CONF_USGMII_CFG_SHYST_DIS_SET(x)\\\n\tFIELD_PREP(PORT_CONF_USGMII_CFG_SHYST_DIS, x)\n#define PORT_CONF_USGMII_CFG_SHYST_DIS_GET(x)\\\n\tFIELD_GET(PORT_CONF_USGMII_CFG_SHYST_DIS, x)\n\n#define PORT_CONF_USGMII_CFG_E_DET_ENA           BIT(5)\n#define PORT_CONF_USGMII_CFG_E_DET_ENA_SET(x)\\\n\tFIELD_PREP(PORT_CONF_USGMII_CFG_E_DET_ENA, x)\n#define PORT_CONF_USGMII_CFG_E_DET_ENA_GET(x)\\\n\tFIELD_GET(PORT_CONF_USGMII_CFG_E_DET_ENA, x)\n\n#define PORT_CONF_USGMII_CFG_USE_I1_ENA          BIT(4)\n#define PORT_CONF_USGMII_CFG_USE_I1_ENA_SET(x)\\\n\tFIELD_PREP(PORT_CONF_USGMII_CFG_USE_I1_ENA, x)\n#define PORT_CONF_USGMII_CFG_USE_I1_ENA_GET(x)\\\n\tFIELD_GET(PORT_CONF_USGMII_CFG_USE_I1_ENA, x)\n\n#define PORT_CONF_USGMII_CFG_QUAD_MODE           BIT(1)\n#define PORT_CONF_USGMII_CFG_QUAD_MODE_SET(x)\\\n\tFIELD_PREP(PORT_CONF_USGMII_CFG_QUAD_MODE, x)\n#define PORT_CONF_USGMII_CFG_QUAD_MODE_GET(x)\\\n\tFIELD_GET(PORT_CONF_USGMII_CFG_QUAD_MODE, x)\n\n \n#define PTP_PTP_PIN_INTR          __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 320, 0, 1, 16, 0, 0, 1, 4)\n\n#define PTP_PTP_PIN_INTR_INTR_PTP                GENMASK(4, 0)\n#define PTP_PTP_PIN_INTR_INTR_PTP_SET(x)\\\n\tFIELD_PREP(PTP_PTP_PIN_INTR_INTR_PTP, x)\n#define PTP_PTP_PIN_INTR_INTR_PTP_GET(x)\\\n\tFIELD_GET(PTP_PTP_PIN_INTR_INTR_PTP, x)\n\n \n#define PTP_PTP_PIN_INTR_ENA      __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 320, 0, 1, 16, 4, 0, 1, 4)\n\n#define PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA        GENMASK(4, 0)\n#define PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA_SET(x)\\\n\tFIELD_PREP(PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA, x)\n#define PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA_GET(x)\\\n\tFIELD_GET(PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA, x)\n\n \n#define PTP_PTP_INTR_IDENT        __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 320, 0, 1, 16, 8, 0, 1, 4)\n\n#define PTP_PTP_INTR_IDENT_INTR_PTP_IDENT        GENMASK(4, 0)\n#define PTP_PTP_INTR_IDENT_INTR_PTP_IDENT_SET(x)\\\n\tFIELD_PREP(PTP_PTP_INTR_IDENT_INTR_PTP_IDENT, x)\n#define PTP_PTP_INTR_IDENT_INTR_PTP_IDENT_GET(x)\\\n\tFIELD_GET(PTP_PTP_INTR_IDENT_INTR_PTP_IDENT, x)\n\n \n#define PTP_PTP_DOM_CFG           __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 320, 0, 1, 16, 12, 0, 1, 4)\n\n#define PTP_PTP_DOM_CFG_PTP_ENA                  GENMASK(11, 9)\n#define PTP_PTP_DOM_CFG_PTP_ENA_SET(x)\\\n\tFIELD_PREP(PTP_PTP_DOM_CFG_PTP_ENA, x)\n#define PTP_PTP_DOM_CFG_PTP_ENA_GET(x)\\\n\tFIELD_GET(PTP_PTP_DOM_CFG_PTP_ENA, x)\n\n#define PTP_PTP_DOM_CFG_PTP_HOLD                 GENMASK(8, 6)\n#define PTP_PTP_DOM_CFG_PTP_HOLD_SET(x)\\\n\tFIELD_PREP(PTP_PTP_DOM_CFG_PTP_HOLD, x)\n#define PTP_PTP_DOM_CFG_PTP_HOLD_GET(x)\\\n\tFIELD_GET(PTP_PTP_DOM_CFG_PTP_HOLD, x)\n\n#define PTP_PTP_DOM_CFG_PTP_TOD_FREEZE           GENMASK(5, 3)\n#define PTP_PTP_DOM_CFG_PTP_TOD_FREEZE_SET(x)\\\n\tFIELD_PREP(PTP_PTP_DOM_CFG_PTP_TOD_FREEZE, x)\n#define PTP_PTP_DOM_CFG_PTP_TOD_FREEZE_GET(x)\\\n\tFIELD_GET(PTP_PTP_DOM_CFG_PTP_TOD_FREEZE, x)\n\n#define PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS           GENMASK(2, 0)\n#define PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS_SET(x)\\\n\tFIELD_PREP(PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS, x)\n#define PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS_GET(x)\\\n\tFIELD_GET(PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS, x)\n\n \n#define PTP_CLK_PER_CFG(g, r)     __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 336, g, 3, 28, 0, r, 2, 4)\n\n \n#define PTP_PTP_CUR_NSEC(g)       __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 336, g, 3, 28, 8, 0, 1, 4)\n\n#define PTP_PTP_CUR_NSEC_PTP_CUR_NSEC            GENMASK(29, 0)\n#define PTP_PTP_CUR_NSEC_PTP_CUR_NSEC_SET(x)\\\n\tFIELD_PREP(PTP_PTP_CUR_NSEC_PTP_CUR_NSEC, x)\n#define PTP_PTP_CUR_NSEC_PTP_CUR_NSEC_GET(x)\\\n\tFIELD_GET(PTP_PTP_CUR_NSEC_PTP_CUR_NSEC, x)\n\n \n#define PTP_PTP_CUR_NSEC_FRAC(g)  __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 336, g, 3, 28, 12, 0, 1, 4)\n\n#define PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC  GENMASK(7, 0)\n#define PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC_SET(x)\\\n\tFIELD_PREP(PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC, x)\n#define PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC_GET(x)\\\n\tFIELD_GET(PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC, x)\n\n \n#define PTP_PTP_CUR_SEC_LSB(g)    __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 336, g, 3, 28, 16, 0, 1, 4)\n\n \n#define PTP_PTP_CUR_SEC_MSB(g)    __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 336, g, 3, 28, 20, 0, 1, 4)\n\n#define PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB      GENMASK(15, 0)\n#define PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB_SET(x)\\\n\tFIELD_PREP(PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB, x)\n#define PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB_GET(x)\\\n\tFIELD_GET(PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB, x)\n\n \n#define PTP_NTP_CUR_NSEC(g)       __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 336, g, 3, 28, 24, 0, 1, 4)\n\n \n#define PTP_PTP_PIN_CFG(g)        __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 0, g, 5, 64, 0, 0, 1, 4)\n\n#define PTP_PTP_PIN_CFG_PTP_PIN_ACTION           GENMASK(28, 26)\n#define PTP_PTP_PIN_CFG_PTP_PIN_ACTION_SET(x)\\\n\tFIELD_PREP(PTP_PTP_PIN_CFG_PTP_PIN_ACTION, x)\n#define PTP_PTP_PIN_CFG_PTP_PIN_ACTION_GET(x)\\\n\tFIELD_GET(PTP_PTP_PIN_CFG_PTP_PIN_ACTION, x)\n\n#define PTP_PTP_PIN_CFG_PTP_PIN_SYNC             GENMASK(25, 24)\n#define PTP_PTP_PIN_CFG_PTP_PIN_SYNC_SET(x)\\\n\tFIELD_PREP(PTP_PTP_PIN_CFG_PTP_PIN_SYNC, x)\n#define PTP_PTP_PIN_CFG_PTP_PIN_SYNC_GET(x)\\\n\tFIELD_GET(PTP_PTP_PIN_CFG_PTP_PIN_SYNC, x)\n\n#define PTP_PTP_PIN_CFG_PTP_PIN_INV_POL          BIT(23)\n#define PTP_PTP_PIN_CFG_PTP_PIN_INV_POL_SET(x)\\\n\tFIELD_PREP(PTP_PTP_PIN_CFG_PTP_PIN_INV_POL, x)\n#define PTP_PTP_PIN_CFG_PTP_PIN_INV_POL_GET(x)\\\n\tFIELD_GET(PTP_PTP_PIN_CFG_PTP_PIN_INV_POL, x)\n\n#define PTP_PTP_PIN_CFG_PTP_PIN_SELECT           GENMASK(22, 21)\n#define PTP_PTP_PIN_CFG_PTP_PIN_SELECT_SET(x)\\\n\tFIELD_PREP(PTP_PTP_PIN_CFG_PTP_PIN_SELECT, x)\n#define PTP_PTP_PIN_CFG_PTP_PIN_SELECT_GET(x)\\\n\tFIELD_GET(PTP_PTP_PIN_CFG_PTP_PIN_SELECT, x)\n\n#define PTP_PTP_PIN_CFG_PTP_CLK_SELECT           GENMASK(20, 18)\n#define PTP_PTP_PIN_CFG_PTP_CLK_SELECT_SET(x)\\\n\tFIELD_PREP(PTP_PTP_PIN_CFG_PTP_CLK_SELECT, x)\n#define PTP_PTP_PIN_CFG_PTP_CLK_SELECT_GET(x)\\\n\tFIELD_GET(PTP_PTP_PIN_CFG_PTP_CLK_SELECT, x)\n\n#define PTP_PTP_PIN_CFG_PTP_PIN_DOM              GENMASK(17, 16)\n#define PTP_PTP_PIN_CFG_PTP_PIN_DOM_SET(x)\\\n\tFIELD_PREP(PTP_PTP_PIN_CFG_PTP_PIN_DOM, x)\n#define PTP_PTP_PIN_CFG_PTP_PIN_DOM_GET(x)\\\n\tFIELD_GET(PTP_PTP_PIN_CFG_PTP_PIN_DOM, x)\n\n#define PTP_PTP_PIN_CFG_PTP_PIN_OPT              GENMASK(15, 14)\n#define PTP_PTP_PIN_CFG_PTP_PIN_OPT_SET(x)\\\n\tFIELD_PREP(PTP_PTP_PIN_CFG_PTP_PIN_OPT, x)\n#define PTP_PTP_PIN_CFG_PTP_PIN_OPT_GET(x)\\\n\tFIELD_GET(PTP_PTP_PIN_CFG_PTP_PIN_OPT, x)\n\n#define PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK     BIT(13)\n#define PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK_SET(x)\\\n\tFIELD_PREP(PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK, x)\n#define PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK_GET(x)\\\n\tFIELD_GET(PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK, x)\n\n#define PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS         GENMASK(12, 0)\n#define PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS_SET(x)\\\n\tFIELD_PREP(PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS, x)\n#define PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS_GET(x)\\\n\tFIELD_GET(PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS, x)\n\n \n#define PTP_PTP_TOD_SEC_MSB(g)    __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 0, g, 5, 64, 4, 0, 1, 4)\n\n#define PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB      GENMASK(15, 0)\n#define PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB_SET(x)\\\n\tFIELD_PREP(PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB, x)\n#define PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB_GET(x)\\\n\tFIELD_GET(PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB, x)\n\n \n#define PTP_PTP_TOD_SEC_LSB(g)    __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 0, g, 5, 64, 8, 0, 1, 4)\n\n \n#define PTP_PTP_TOD_NSEC(g)       __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 0, g, 5, 64, 12, 0, 1, 4)\n\n#define PTP_PTP_TOD_NSEC_PTP_TOD_NSEC            GENMASK(29, 0)\n#define PTP_PTP_TOD_NSEC_PTP_TOD_NSEC_SET(x)\\\n\tFIELD_PREP(PTP_PTP_TOD_NSEC_PTP_TOD_NSEC, x)\n#define PTP_PTP_TOD_NSEC_PTP_TOD_NSEC_GET(x)\\\n\tFIELD_GET(PTP_PTP_TOD_NSEC_PTP_TOD_NSEC, x)\n\n \n#define PTP_PTP_TOD_NSEC_FRAC(g)  __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 0, g, 5, 64, 16, 0, 1, 4)\n\n#define PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC  GENMASK(7, 0)\n#define PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC_SET(x)\\\n\tFIELD_PREP(PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC, x)\n#define PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC_GET(x)\\\n\tFIELD_GET(PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC, x)\n\n \n#define PTP_NTP_NSEC(g)           __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 0, g, 5, 64, 20, 0, 1, 4)\n\n \n#define PTP_PIN_WF_HIGH_PERIOD(g) __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 0, g, 5, 64, 24, 0, 1, 4)\n\n#define PTP_PIN_WF_HIGH_PERIOD_PIN_WFH           GENMASK(29, 0)\n#define PTP_PIN_WF_HIGH_PERIOD_PIN_WFH_SET(x)\\\n\tFIELD_PREP(PTP_PIN_WF_HIGH_PERIOD_PIN_WFH, x)\n#define PTP_PIN_WF_HIGH_PERIOD_PIN_WFH_GET(x)\\\n\tFIELD_GET(PTP_PIN_WF_HIGH_PERIOD_PIN_WFH, x)\n\n \n#define PTP_PIN_WF_LOW_PERIOD(g)  __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 0, g, 5, 64, 28, 0, 1, 4)\n\n#define PTP_PIN_WF_LOW_PERIOD_PIN_WFL            GENMASK(29, 0)\n#define PTP_PIN_WF_LOW_PERIOD_PIN_WFL_SET(x)\\\n\tFIELD_PREP(PTP_PIN_WF_LOW_PERIOD_PIN_WFL, x)\n#define PTP_PIN_WF_LOW_PERIOD_PIN_WFL_GET(x)\\\n\tFIELD_GET(PTP_PIN_WF_LOW_PERIOD_PIN_WFL, x)\n\n \n#define PTP_PIN_IOBOUNCH_DELAY(g) __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 0, g, 5, 64, 32, 0, 1, 4)\n\n#define PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL  GENMASK(18, 3)\n#define PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL_SET(x)\\\n\tFIELD_PREP(PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL, x)\n#define PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL_GET(x)\\\n\tFIELD_GET(PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL, x)\n\n#define PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG  GENMASK(2, 0)\n#define PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG_SET(x)\\\n\tFIELD_PREP(PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG, x)\n#define PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG_GET(x)\\\n\tFIELD_GET(PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG, x)\n\n \n#define PTP_PHAD_CTRL(g)          __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 420, g, 5, 8, 0, 0, 1, 4)\n\n#define PTP_PHAD_CTRL_PHAD_ENA                   BIT(7)\n#define PTP_PHAD_CTRL_PHAD_ENA_SET(x)\\\n\tFIELD_PREP(PTP_PHAD_CTRL_PHAD_ENA, x)\n#define PTP_PHAD_CTRL_PHAD_ENA_GET(x)\\\n\tFIELD_GET(PTP_PHAD_CTRL_PHAD_ENA, x)\n\n#define PTP_PHAD_CTRL_PHAD_FAILED                BIT(6)\n#define PTP_PHAD_CTRL_PHAD_FAILED_SET(x)\\\n\tFIELD_PREP(PTP_PHAD_CTRL_PHAD_FAILED, x)\n#define PTP_PHAD_CTRL_PHAD_FAILED_GET(x)\\\n\tFIELD_GET(PTP_PHAD_CTRL_PHAD_FAILED, x)\n\n#define PTP_PHAD_CTRL_REDUCED_RES                GENMASK(5, 3)\n#define PTP_PHAD_CTRL_REDUCED_RES_SET(x)\\\n\tFIELD_PREP(PTP_PHAD_CTRL_REDUCED_RES, x)\n#define PTP_PHAD_CTRL_REDUCED_RES_GET(x)\\\n\tFIELD_GET(PTP_PHAD_CTRL_REDUCED_RES, x)\n\n#define PTP_PHAD_CTRL_LOCK_ACC                   GENMASK(2, 0)\n#define PTP_PHAD_CTRL_LOCK_ACC_SET(x)\\\n\tFIELD_PREP(PTP_PHAD_CTRL_LOCK_ACC, x)\n#define PTP_PHAD_CTRL_LOCK_ACC_GET(x)\\\n\tFIELD_GET(PTP_PHAD_CTRL_LOCK_ACC, x)\n\n \n#define PTP_PHAD_CYC_STAT(g)      __REG(TARGET_PTP,\\\n\t\t\t\t\t0, 1, 420, g, 5, 8, 4, 0, 1, 4)\n\n \n#define QFWD_SWITCH_PORT_MODE(r)  __REG(TARGET_QFWD,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 340, 0, r, 70, 4)\n\n#define QFWD_SWITCH_PORT_MODE_PORT_ENA           BIT(19)\n#define QFWD_SWITCH_PORT_MODE_PORT_ENA_SET(x)\\\n\tFIELD_PREP(QFWD_SWITCH_PORT_MODE_PORT_ENA, x)\n#define QFWD_SWITCH_PORT_MODE_PORT_ENA_GET(x)\\\n\tFIELD_GET(QFWD_SWITCH_PORT_MODE_PORT_ENA, x)\n\n#define QFWD_SWITCH_PORT_MODE_FWD_URGENCY        GENMASK(18, 10)\n#define QFWD_SWITCH_PORT_MODE_FWD_URGENCY_SET(x)\\\n\tFIELD_PREP(QFWD_SWITCH_PORT_MODE_FWD_URGENCY, x)\n#define QFWD_SWITCH_PORT_MODE_FWD_URGENCY_GET(x)\\\n\tFIELD_GET(QFWD_SWITCH_PORT_MODE_FWD_URGENCY, x)\n\n#define QFWD_SWITCH_PORT_MODE_YEL_RSRVD          GENMASK(9, 6)\n#define QFWD_SWITCH_PORT_MODE_YEL_RSRVD_SET(x)\\\n\tFIELD_PREP(QFWD_SWITCH_PORT_MODE_YEL_RSRVD, x)\n#define QFWD_SWITCH_PORT_MODE_YEL_RSRVD_GET(x)\\\n\tFIELD_GET(QFWD_SWITCH_PORT_MODE_YEL_RSRVD, x)\n\n#define QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE  BIT(5)\n#define QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE_SET(x)\\\n\tFIELD_PREP(QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE, x)\n#define QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE_GET(x)\\\n\tFIELD_GET(QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE, x)\n\n#define QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING     BIT(4)\n#define QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING_SET(x)\\\n\tFIELD_PREP(QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING, x)\n#define QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING_GET(x)\\\n\tFIELD_GET(QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING, x)\n\n#define QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING     BIT(3)\n#define QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING_SET(x)\\\n\tFIELD_PREP(QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING, x)\n#define QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING_GET(x)\\\n\tFIELD_GET(QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING, x)\n\n#define QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE   BIT(2)\n#define QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE_SET(x)\\\n\tFIELD_PREP(QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE, x)\n#define QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE_GET(x)\\\n\tFIELD_GET(QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE, x)\n\n#define QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS    BIT(1)\n#define QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS_SET(x)\\\n\tFIELD_PREP(QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS, x)\n#define QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS_GET(x)\\\n\tFIELD_GET(QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS, x)\n\n#define QFWD_SWITCH_PORT_MODE_LEARNALL_MORE      BIT(0)\n#define QFWD_SWITCH_PORT_MODE_LEARNALL_MORE_SET(x)\\\n\tFIELD_PREP(QFWD_SWITCH_PORT_MODE_LEARNALL_MORE, x)\n#define QFWD_SWITCH_PORT_MODE_LEARNALL_MORE_GET(x)\\\n\tFIELD_GET(QFWD_SWITCH_PORT_MODE_LEARNALL_MORE, x)\n\n \n#define QRES_RES_CFG(g)           __REG(TARGET_QRES,\\\n\t\t\t\t\t0, 1, 0, g, 5120, 16, 0, 0, 1, 4)\n\n#define QRES_RES_CFG_WM_HIGH                     GENMASK(11, 0)\n#define QRES_RES_CFG_WM_HIGH_SET(x)\\\n\tFIELD_PREP(QRES_RES_CFG_WM_HIGH, x)\n#define QRES_RES_CFG_WM_HIGH_GET(x)\\\n\tFIELD_GET(QRES_RES_CFG_WM_HIGH, x)\n\n \n#define QRES_RES_STAT(g)          __REG(TARGET_QRES,\\\n\t\t\t\t\t0, 1, 0, g, 5120, 16, 4, 0, 1, 4)\n\n#define QRES_RES_STAT_MAXUSE                     GENMASK(20, 0)\n#define QRES_RES_STAT_MAXUSE_SET(x)\\\n\tFIELD_PREP(QRES_RES_STAT_MAXUSE, x)\n#define QRES_RES_STAT_MAXUSE_GET(x)\\\n\tFIELD_GET(QRES_RES_STAT_MAXUSE, x)\n\n \n#define QRES_RES_STAT_CUR(g)      __REG(TARGET_QRES,\\\n\t\t\t\t\t0, 1, 0, g, 5120, 16, 8, 0, 1, 4)\n\n#define QRES_RES_STAT_CUR_INUSE                  GENMASK(20, 0)\n#define QRES_RES_STAT_CUR_INUSE_SET(x)\\\n\tFIELD_PREP(QRES_RES_STAT_CUR_INUSE, x)\n#define QRES_RES_STAT_CUR_INUSE_GET(x)\\\n\tFIELD_GET(QRES_RES_STAT_CUR_INUSE, x)\n\n \n#define QS_XTR_GRP_CFG(r)         __REG(TARGET_QS,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 36, 0, r, 2, 4)\n\n#define QS_XTR_GRP_CFG_MODE                      GENMASK(3, 2)\n#define QS_XTR_GRP_CFG_MODE_SET(x)\\\n\tFIELD_PREP(QS_XTR_GRP_CFG_MODE, x)\n#define QS_XTR_GRP_CFG_MODE_GET(x)\\\n\tFIELD_GET(QS_XTR_GRP_CFG_MODE, x)\n\n#define QS_XTR_GRP_CFG_STATUS_WORD_POS           BIT(1)\n#define QS_XTR_GRP_CFG_STATUS_WORD_POS_SET(x)\\\n\tFIELD_PREP(QS_XTR_GRP_CFG_STATUS_WORD_POS, x)\n#define QS_XTR_GRP_CFG_STATUS_WORD_POS_GET(x)\\\n\tFIELD_GET(QS_XTR_GRP_CFG_STATUS_WORD_POS, x)\n\n#define QS_XTR_GRP_CFG_BYTE_SWAP                 BIT(0)\n#define QS_XTR_GRP_CFG_BYTE_SWAP_SET(x)\\\n\tFIELD_PREP(QS_XTR_GRP_CFG_BYTE_SWAP, x)\n#define QS_XTR_GRP_CFG_BYTE_SWAP_GET(x)\\\n\tFIELD_GET(QS_XTR_GRP_CFG_BYTE_SWAP, x)\n\n \n#define QS_XTR_RD(r)              __REG(TARGET_QS,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 36, 8, r, 2, 4)\n\n \n#define QS_XTR_FLUSH              __REG(TARGET_QS,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 36, 24, 0, 1, 4)\n\n#define QS_XTR_FLUSH_FLUSH                       GENMASK(1, 0)\n#define QS_XTR_FLUSH_FLUSH_SET(x)\\\n\tFIELD_PREP(QS_XTR_FLUSH_FLUSH, x)\n#define QS_XTR_FLUSH_FLUSH_GET(x)\\\n\tFIELD_GET(QS_XTR_FLUSH_FLUSH, x)\n\n \n#define QS_XTR_DATA_PRESENT       __REG(TARGET_QS,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 36, 28, 0, 1, 4)\n\n#define QS_XTR_DATA_PRESENT_DATA_PRESENT         GENMASK(1, 0)\n#define QS_XTR_DATA_PRESENT_DATA_PRESENT_SET(x)\\\n\tFIELD_PREP(QS_XTR_DATA_PRESENT_DATA_PRESENT, x)\n#define QS_XTR_DATA_PRESENT_DATA_PRESENT_GET(x)\\\n\tFIELD_GET(QS_XTR_DATA_PRESENT_DATA_PRESENT, x)\n\n \n#define QS_INJ_GRP_CFG(r)         __REG(TARGET_QS,\\\n\t\t\t\t\t0, 1, 36, 0, 1, 40, 0, r, 2, 4)\n\n#define QS_INJ_GRP_CFG_MODE                      GENMASK(3, 2)\n#define QS_INJ_GRP_CFG_MODE_SET(x)\\\n\tFIELD_PREP(QS_INJ_GRP_CFG_MODE, x)\n#define QS_INJ_GRP_CFG_MODE_GET(x)\\\n\tFIELD_GET(QS_INJ_GRP_CFG_MODE, x)\n\n#define QS_INJ_GRP_CFG_BYTE_SWAP                 BIT(0)\n#define QS_INJ_GRP_CFG_BYTE_SWAP_SET(x)\\\n\tFIELD_PREP(QS_INJ_GRP_CFG_BYTE_SWAP, x)\n#define QS_INJ_GRP_CFG_BYTE_SWAP_GET(x)\\\n\tFIELD_GET(QS_INJ_GRP_CFG_BYTE_SWAP, x)\n\n \n#define QS_INJ_WR(r)              __REG(TARGET_QS,\\\n\t\t\t\t\t0, 1, 36, 0, 1, 40, 8, r, 2, 4)\n\n \n#define QS_INJ_CTRL(r)            __REG(TARGET_QS,\\\n\t\t\t\t\t0, 1, 36, 0, 1, 40, 16, r, 2, 4)\n\n#define QS_INJ_CTRL_GAP_SIZE                     GENMASK(24, 21)\n#define QS_INJ_CTRL_GAP_SIZE_SET(x)\\\n\tFIELD_PREP(QS_INJ_CTRL_GAP_SIZE, x)\n#define QS_INJ_CTRL_GAP_SIZE_GET(x)\\\n\tFIELD_GET(QS_INJ_CTRL_GAP_SIZE, x)\n\n#define QS_INJ_CTRL_ABORT                        BIT(20)\n#define QS_INJ_CTRL_ABORT_SET(x)\\\n\tFIELD_PREP(QS_INJ_CTRL_ABORT, x)\n#define QS_INJ_CTRL_ABORT_GET(x)\\\n\tFIELD_GET(QS_INJ_CTRL_ABORT, x)\n\n#define QS_INJ_CTRL_EOF                          BIT(19)\n#define QS_INJ_CTRL_EOF_SET(x)\\\n\tFIELD_PREP(QS_INJ_CTRL_EOF, x)\n#define QS_INJ_CTRL_EOF_GET(x)\\\n\tFIELD_GET(QS_INJ_CTRL_EOF, x)\n\n#define QS_INJ_CTRL_SOF                          BIT(18)\n#define QS_INJ_CTRL_SOF_SET(x)\\\n\tFIELD_PREP(QS_INJ_CTRL_SOF, x)\n#define QS_INJ_CTRL_SOF_GET(x)\\\n\tFIELD_GET(QS_INJ_CTRL_SOF, x)\n\n#define QS_INJ_CTRL_VLD_BYTES                    GENMASK(17, 16)\n#define QS_INJ_CTRL_VLD_BYTES_SET(x)\\\n\tFIELD_PREP(QS_INJ_CTRL_VLD_BYTES, x)\n#define QS_INJ_CTRL_VLD_BYTES_GET(x)\\\n\tFIELD_GET(QS_INJ_CTRL_VLD_BYTES, x)\n\n \n#define QS_INJ_STATUS             __REG(TARGET_QS,\\\n\t\t\t\t\t0, 1, 36, 0, 1, 40, 24, 0, 1, 4)\n\n#define QS_INJ_STATUS_WMARK_REACHED              GENMASK(5, 4)\n#define QS_INJ_STATUS_WMARK_REACHED_SET(x)\\\n\tFIELD_PREP(QS_INJ_STATUS_WMARK_REACHED, x)\n#define QS_INJ_STATUS_WMARK_REACHED_GET(x)\\\n\tFIELD_GET(QS_INJ_STATUS_WMARK_REACHED, x)\n\n#define QS_INJ_STATUS_FIFO_RDY                   GENMASK(3, 2)\n#define QS_INJ_STATUS_FIFO_RDY_SET(x)\\\n\tFIELD_PREP(QS_INJ_STATUS_FIFO_RDY, x)\n#define QS_INJ_STATUS_FIFO_RDY_GET(x)\\\n\tFIELD_GET(QS_INJ_STATUS_FIFO_RDY, x)\n\n#define QS_INJ_STATUS_INJ_IN_PROGRESS            GENMASK(1, 0)\n#define QS_INJ_STATUS_INJ_IN_PROGRESS_SET(x)\\\n\tFIELD_PREP(QS_INJ_STATUS_INJ_IN_PROGRESS, x)\n#define QS_INJ_STATUS_INJ_IN_PROGRESS_GET(x)\\\n\tFIELD_GET(QS_INJ_STATUS_INJ_IN_PROGRESS, x)\n\n \n#define QSYS_PAUSE_CFG(r)         __REG(TARGET_QSYS,\\\n\t\t\t\t\t0, 1, 544, 0, 1, 1128, 0, r, 70, 4)\n\n#define QSYS_PAUSE_CFG_PAUSE_START               GENMASK(25, 14)\n#define QSYS_PAUSE_CFG_PAUSE_START_SET(x)\\\n\tFIELD_PREP(QSYS_PAUSE_CFG_PAUSE_START, x)\n#define QSYS_PAUSE_CFG_PAUSE_START_GET(x)\\\n\tFIELD_GET(QSYS_PAUSE_CFG_PAUSE_START, x)\n\n#define QSYS_PAUSE_CFG_PAUSE_STOP                GENMASK(13, 2)\n#define QSYS_PAUSE_CFG_PAUSE_STOP_SET(x)\\\n\tFIELD_PREP(QSYS_PAUSE_CFG_PAUSE_STOP, x)\n#define QSYS_PAUSE_CFG_PAUSE_STOP_GET(x)\\\n\tFIELD_GET(QSYS_PAUSE_CFG_PAUSE_STOP, x)\n\n#define QSYS_PAUSE_CFG_PAUSE_ENA                 BIT(1)\n#define QSYS_PAUSE_CFG_PAUSE_ENA_SET(x)\\\n\tFIELD_PREP(QSYS_PAUSE_CFG_PAUSE_ENA, x)\n#define QSYS_PAUSE_CFG_PAUSE_ENA_GET(x)\\\n\tFIELD_GET(QSYS_PAUSE_CFG_PAUSE_ENA, x)\n\n#define QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA   BIT(0)\n#define QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA_SET(x)\\\n\tFIELD_PREP(QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA, x)\n#define QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA_GET(x)\\\n\tFIELD_GET(QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA, x)\n\n \n#define QSYS_ATOP(r)              __REG(TARGET_QSYS,\\\n\t\t\t\t\t0, 1, 544, 0, 1, 1128, 284, r, 70, 4)\n\n#define QSYS_ATOP_ATOP                           GENMASK(11, 0)\n#define QSYS_ATOP_ATOP_SET(x)\\\n\tFIELD_PREP(QSYS_ATOP_ATOP, x)\n#define QSYS_ATOP_ATOP_GET(x)\\\n\tFIELD_GET(QSYS_ATOP_ATOP, x)\n\n \n#define QSYS_FWD_PRESSURE(r)      __REG(TARGET_QSYS,\\\n\t\t\t\t\t0, 1, 544, 0, 1, 1128, 564, r, 70, 4)\n\n#define QSYS_FWD_PRESSURE_FWD_PRESSURE           GENMASK(11, 1)\n#define QSYS_FWD_PRESSURE_FWD_PRESSURE_SET(x)\\\n\tFIELD_PREP(QSYS_FWD_PRESSURE_FWD_PRESSURE, x)\n#define QSYS_FWD_PRESSURE_FWD_PRESSURE_GET(x)\\\n\tFIELD_GET(QSYS_FWD_PRESSURE_FWD_PRESSURE, x)\n\n#define QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS       BIT(0)\n#define QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS_SET(x)\\\n\tFIELD_PREP(QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS, x)\n#define QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS_GET(x)\\\n\tFIELD_GET(QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS, x)\n\n \n#define QSYS_ATOP_TOT_CFG         __REG(TARGET_QSYS,\\\n\t\t\t\t\t0, 1, 544, 0, 1, 1128, 844, 0, 1, 4)\n\n#define QSYS_ATOP_TOT_CFG_ATOP_TOT               GENMASK(11, 0)\n#define QSYS_ATOP_TOT_CFG_ATOP_TOT_SET(x)\\\n\tFIELD_PREP(QSYS_ATOP_TOT_CFG_ATOP_TOT, x)\n#define QSYS_ATOP_TOT_CFG_ATOP_TOT_GET(x)\\\n\tFIELD_GET(QSYS_ATOP_TOT_CFG_ATOP_TOT, x)\n\n \n#define QSYS_CAL_AUTO(r)          __REG(TARGET_QSYS,\\\n\t\t\t\t\t0, 1, 2304, 0, 1, 40, 0, r, 7, 4)\n\n#define QSYS_CAL_AUTO_CAL_AUTO                   GENMASK(29, 0)\n#define QSYS_CAL_AUTO_CAL_AUTO_SET(x)\\\n\tFIELD_PREP(QSYS_CAL_AUTO_CAL_AUTO, x)\n#define QSYS_CAL_AUTO_CAL_AUTO_GET(x)\\\n\tFIELD_GET(QSYS_CAL_AUTO_CAL_AUTO, x)\n\n \n#define QSYS_CAL_CTRL             __REG(TARGET_QSYS,\\\n\t\t\t\t\t0, 1, 2304, 0, 1, 40, 36, 0, 1, 4)\n\n#define QSYS_CAL_CTRL_CAL_MODE                   GENMASK(14, 11)\n#define QSYS_CAL_CTRL_CAL_MODE_SET(x)\\\n\tFIELD_PREP(QSYS_CAL_CTRL_CAL_MODE, x)\n#define QSYS_CAL_CTRL_CAL_MODE_GET(x)\\\n\tFIELD_GET(QSYS_CAL_CTRL_CAL_MODE, x)\n\n#define QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE        GENMASK(10, 1)\n#define QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE_SET(x)\\\n\tFIELD_PREP(QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE, x)\n#define QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE_GET(x)\\\n\tFIELD_GET(QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE, x)\n\n#define QSYS_CAL_CTRL_CAL_AUTO_ERROR             BIT(0)\n#define QSYS_CAL_CTRL_CAL_AUTO_ERROR_SET(x)\\\n\tFIELD_PREP(QSYS_CAL_CTRL_CAL_AUTO_ERROR, x)\n#define QSYS_CAL_CTRL_CAL_AUTO_ERROR_GET(x)\\\n\tFIELD_GET(QSYS_CAL_CTRL_CAL_AUTO_ERROR, x)\n\n \n#define QSYS_RAM_INIT             __REG(TARGET_QSYS,\\\n\t\t\t\t\t0, 1, 2344, 0, 1, 4, 0, 0, 1, 4)\n\n#define QSYS_RAM_INIT_RAM_INIT                   BIT(1)\n#define QSYS_RAM_INIT_RAM_INIT_SET(x)\\\n\tFIELD_PREP(QSYS_RAM_INIT_RAM_INIT, x)\n#define QSYS_RAM_INIT_RAM_INIT_GET(x)\\\n\tFIELD_GET(QSYS_RAM_INIT_RAM_INIT, x)\n\n#define QSYS_RAM_INIT_RAM_CFG_HOOK               BIT(0)\n#define QSYS_RAM_INIT_RAM_CFG_HOOK_SET(x)\\\n\tFIELD_PREP(QSYS_RAM_INIT_RAM_CFG_HOOK, x)\n#define QSYS_RAM_INIT_RAM_CFG_HOOK_GET(x)\\\n\tFIELD_GET(QSYS_RAM_INIT_RAM_CFG_HOOK, x)\n\n \n#define REW_OWN_UPSID(r)          __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 387264, 0, 1, 1232, 0, r, 3, 4)\n\n#define REW_OWN_UPSID_OWN_UPSID                  GENMASK(4, 0)\n#define REW_OWN_UPSID_OWN_UPSID_SET(x)\\\n\tFIELD_PREP(REW_OWN_UPSID_OWN_UPSID, x)\n#define REW_OWN_UPSID_OWN_UPSID_GET(x)\\\n\tFIELD_GET(REW_OWN_UPSID_OWN_UPSID, x)\n\n \n#define REW_RTAG_ETAG_CTRL(r)     __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 387264, 0, 1, 1232, 560, r, 70, 4)\n\n#define REW_RTAG_ETAG_CTRL_IPE_TBL               GENMASK(9, 3)\n#define REW_RTAG_ETAG_CTRL_IPE_TBL_SET(x)\\\n\tFIELD_PREP(REW_RTAG_ETAG_CTRL_IPE_TBL, x)\n#define REW_RTAG_ETAG_CTRL_IPE_TBL_GET(x)\\\n\tFIELD_GET(REW_RTAG_ETAG_CTRL_IPE_TBL, x)\n\n#define REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA      GENMASK(2, 1)\n#define REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA_SET(x)\\\n\tFIELD_PREP(REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA, x)\n#define REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA_GET(x)\\\n\tFIELD_GET(REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA, x)\n\n#define REW_RTAG_ETAG_CTRL_KEEP_ETAG             BIT(0)\n#define REW_RTAG_ETAG_CTRL_KEEP_ETAG_SET(x)\\\n\tFIELD_PREP(REW_RTAG_ETAG_CTRL_KEEP_ETAG, x)\n#define REW_RTAG_ETAG_CTRL_KEEP_ETAG_GET(x)\\\n\tFIELD_GET(REW_RTAG_ETAG_CTRL_KEEP_ETAG, x)\n\n \n#define REW_ES0_CTRL              __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 387264, 0, 1, 1232, 852, 0, 1, 4)\n\n#define REW_ES0_CTRL_ES0_BY_RT_FWD               BIT(5)\n#define REW_ES0_CTRL_ES0_BY_RT_FWD_SET(x)\\\n\tFIELD_PREP(REW_ES0_CTRL_ES0_BY_RT_FWD, x)\n#define REW_ES0_CTRL_ES0_BY_RT_FWD_GET(x)\\\n\tFIELD_GET(REW_ES0_CTRL_ES0_BY_RT_FWD, x)\n\n#define REW_ES0_CTRL_ES0_BY_RLEG                 BIT(4)\n#define REW_ES0_CTRL_ES0_BY_RLEG_SET(x)\\\n\tFIELD_PREP(REW_ES0_CTRL_ES0_BY_RLEG, x)\n#define REW_ES0_CTRL_ES0_BY_RLEG_GET(x)\\\n\tFIELD_GET(REW_ES0_CTRL_ES0_BY_RLEG, x)\n\n#define REW_ES0_CTRL_ES0_DPORT_ENA               BIT(3)\n#define REW_ES0_CTRL_ES0_DPORT_ENA_SET(x)\\\n\tFIELD_PREP(REW_ES0_CTRL_ES0_DPORT_ENA, x)\n#define REW_ES0_CTRL_ES0_DPORT_ENA_GET(x)\\\n\tFIELD_GET(REW_ES0_CTRL_ES0_DPORT_ENA, x)\n\n#define REW_ES0_CTRL_ES0_FRM_LBK_CFG             BIT(2)\n#define REW_ES0_CTRL_ES0_FRM_LBK_CFG_SET(x)\\\n\tFIELD_PREP(REW_ES0_CTRL_ES0_FRM_LBK_CFG, x)\n#define REW_ES0_CTRL_ES0_FRM_LBK_CFG_GET(x)\\\n\tFIELD_GET(REW_ES0_CTRL_ES0_FRM_LBK_CFG, x)\n\n#define REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA        BIT(1)\n#define REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA_SET(x)\\\n\tFIELD_PREP(REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA, x)\n#define REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA_GET(x)\\\n\tFIELD_GET(REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA, x)\n\n#define REW_ES0_CTRL_ES0_LU_ENA                  BIT(0)\n#define REW_ES0_CTRL_ES0_LU_ENA_SET(x)\\\n\tFIELD_PREP(REW_ES0_CTRL_ES0_LU_ENA, x)\n#define REW_ES0_CTRL_ES0_LU_ENA_GET(x)\\\n\tFIELD_GET(REW_ES0_CTRL_ES0_LU_ENA, x)\n\n \n#define REW_PORT_VLAN_CFG(g)      __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 360448, g, 70, 256, 0, 0, 1, 4)\n\n#define REW_PORT_VLAN_CFG_PORT_PCP               GENMASK(15, 13)\n#define REW_PORT_VLAN_CFG_PORT_PCP_SET(x)\\\n\tFIELD_PREP(REW_PORT_VLAN_CFG_PORT_PCP, x)\n#define REW_PORT_VLAN_CFG_PORT_PCP_GET(x)\\\n\tFIELD_GET(REW_PORT_VLAN_CFG_PORT_PCP, x)\n\n#define REW_PORT_VLAN_CFG_PORT_DEI               BIT(12)\n#define REW_PORT_VLAN_CFG_PORT_DEI_SET(x)\\\n\tFIELD_PREP(REW_PORT_VLAN_CFG_PORT_DEI, x)\n#define REW_PORT_VLAN_CFG_PORT_DEI_GET(x)\\\n\tFIELD_GET(REW_PORT_VLAN_CFG_PORT_DEI, x)\n\n#define REW_PORT_VLAN_CFG_PORT_VID               GENMASK(11, 0)\n#define REW_PORT_VLAN_CFG_PORT_VID_SET(x)\\\n\tFIELD_PREP(REW_PORT_VLAN_CFG_PORT_VID, x)\n#define REW_PORT_VLAN_CFG_PORT_VID_GET(x)\\\n\tFIELD_GET(REW_PORT_VLAN_CFG_PORT_VID, x)\n\n \n#define REW_PCP_MAP_DE0(g, r)     __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 360448, g, 70, 256, 4, r, 8, 4)\n\n#define REW_PCP_MAP_DE0_PCP_DE0                  GENMASK(2, 0)\n#define REW_PCP_MAP_DE0_PCP_DE0_SET(x)\\\n\tFIELD_PREP(REW_PCP_MAP_DE0_PCP_DE0, x)\n#define REW_PCP_MAP_DE0_PCP_DE0_GET(x)\\\n\tFIELD_GET(REW_PCP_MAP_DE0_PCP_DE0, x)\n\n \n#define REW_PCP_MAP_DE1(g, r)     __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 360448, g, 70, 256, 36, r, 8, 4)\n\n#define REW_PCP_MAP_DE1_PCP_DE1                  GENMASK(2, 0)\n#define REW_PCP_MAP_DE1_PCP_DE1_SET(x)\\\n\tFIELD_PREP(REW_PCP_MAP_DE1_PCP_DE1, x)\n#define REW_PCP_MAP_DE1_PCP_DE1_GET(x)\\\n\tFIELD_GET(REW_PCP_MAP_DE1_PCP_DE1, x)\n\n \n#define REW_DEI_MAP_DE0(g, r)     __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 360448, g, 70, 256, 68, r, 8, 4)\n\n#define REW_DEI_MAP_DE0_DEI_DE0                  BIT(0)\n#define REW_DEI_MAP_DE0_DEI_DE0_SET(x)\\\n\tFIELD_PREP(REW_DEI_MAP_DE0_DEI_DE0, x)\n#define REW_DEI_MAP_DE0_DEI_DE0_GET(x)\\\n\tFIELD_GET(REW_DEI_MAP_DE0_DEI_DE0, x)\n\n \n#define REW_DEI_MAP_DE1(g, r)     __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 360448, g, 70, 256, 100, r, 8, 4)\n\n#define REW_DEI_MAP_DE1_DEI_DE1                  BIT(0)\n#define REW_DEI_MAP_DE1_DEI_DE1_SET(x)\\\n\tFIELD_PREP(REW_DEI_MAP_DE1_DEI_DE1, x)\n#define REW_DEI_MAP_DE1_DEI_DE1_GET(x)\\\n\tFIELD_GET(REW_DEI_MAP_DE1_DEI_DE1, x)\n\n \n#define REW_TAG_CTRL(g)           __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 360448, g, 70, 256, 132, 0, 1, 4)\n\n#define REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED     BIT(13)\n#define REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED_SET(x)\\\n\tFIELD_PREP(REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED, x)\n#define REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED_GET(x)\\\n\tFIELD_GET(REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED, x)\n\n#define REW_TAG_CTRL_TAG_CFG                     GENMASK(12, 11)\n#define REW_TAG_CTRL_TAG_CFG_SET(x)\\\n\tFIELD_PREP(REW_TAG_CTRL_TAG_CFG, x)\n#define REW_TAG_CTRL_TAG_CFG_GET(x)\\\n\tFIELD_GET(REW_TAG_CTRL_TAG_CFG, x)\n\n#define REW_TAG_CTRL_TAG_TPID_CFG                GENMASK(10, 8)\n#define REW_TAG_CTRL_TAG_TPID_CFG_SET(x)\\\n\tFIELD_PREP(REW_TAG_CTRL_TAG_TPID_CFG, x)\n#define REW_TAG_CTRL_TAG_TPID_CFG_GET(x)\\\n\tFIELD_GET(REW_TAG_CTRL_TAG_TPID_CFG, x)\n\n#define REW_TAG_CTRL_TAG_VID_CFG                 GENMASK(7, 6)\n#define REW_TAG_CTRL_TAG_VID_CFG_SET(x)\\\n\tFIELD_PREP(REW_TAG_CTRL_TAG_VID_CFG, x)\n#define REW_TAG_CTRL_TAG_VID_CFG_GET(x)\\\n\tFIELD_GET(REW_TAG_CTRL_TAG_VID_CFG, x)\n\n#define REW_TAG_CTRL_TAG_PCP_CFG                 GENMASK(5, 3)\n#define REW_TAG_CTRL_TAG_PCP_CFG_SET(x)\\\n\tFIELD_PREP(REW_TAG_CTRL_TAG_PCP_CFG, x)\n#define REW_TAG_CTRL_TAG_PCP_CFG_GET(x)\\\n\tFIELD_GET(REW_TAG_CTRL_TAG_PCP_CFG, x)\n\n#define REW_TAG_CTRL_TAG_DEI_CFG                 GENMASK(2, 0)\n#define REW_TAG_CTRL_TAG_DEI_CFG_SET(x)\\\n\tFIELD_PREP(REW_TAG_CTRL_TAG_DEI_CFG, x)\n#define REW_TAG_CTRL_TAG_DEI_CFG_GET(x)\\\n\tFIELD_GET(REW_TAG_CTRL_TAG_DEI_CFG, x)\n\n \n#define REW_DSCP_MAP(g)           __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 360448, g, 70, 256, 136, 0, 1, 4)\n\n#define REW_DSCP_MAP_DSCP_UPDATE_ENA             BIT(1)\n#define REW_DSCP_MAP_DSCP_UPDATE_ENA_SET(x)\\\n\tFIELD_PREP(REW_DSCP_MAP_DSCP_UPDATE_ENA, x)\n#define REW_DSCP_MAP_DSCP_UPDATE_ENA_GET(x)\\\n\tFIELD_GET(REW_DSCP_MAP_DSCP_UPDATE_ENA, x)\n\n#define REW_DSCP_MAP_DSCP_REMAP_ENA              BIT(0)\n#define REW_DSCP_MAP_DSCP_REMAP_ENA_SET(x)\\\n\tFIELD_PREP(REW_DSCP_MAP_DSCP_REMAP_ENA, x)\n#define REW_DSCP_MAP_DSCP_REMAP_ENA_GET(x)\\\n\tFIELD_GET(REW_DSCP_MAP_DSCP_REMAP_ENA, x)\n\n \n#define REW_PTP_TWOSTEP_CTRL      __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 378368, 0, 1, 40, 0, 0, 1, 4)\n\n#define REW_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA        BIT(12)\n#define REW_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA_SET(x)\\\n\tFIELD_PREP(REW_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA, x)\n#define REW_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA_GET(x)\\\n\tFIELD_GET(REW_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA, x)\n\n#define REW_PTP_TWOSTEP_CTRL_PTP_NXT             BIT(11)\n#define REW_PTP_TWOSTEP_CTRL_PTP_NXT_SET(x)\\\n\tFIELD_PREP(REW_PTP_TWOSTEP_CTRL_PTP_NXT, x)\n#define REW_PTP_TWOSTEP_CTRL_PTP_NXT_GET(x)\\\n\tFIELD_GET(REW_PTP_TWOSTEP_CTRL_PTP_NXT, x)\n\n#define REW_PTP_TWOSTEP_CTRL_PTP_VLD             BIT(10)\n#define REW_PTP_TWOSTEP_CTRL_PTP_VLD_SET(x)\\\n\tFIELD_PREP(REW_PTP_TWOSTEP_CTRL_PTP_VLD, x)\n#define REW_PTP_TWOSTEP_CTRL_PTP_VLD_GET(x)\\\n\tFIELD_GET(REW_PTP_TWOSTEP_CTRL_PTP_VLD, x)\n\n#define REW_PTP_TWOSTEP_CTRL_STAMP_TX            BIT(9)\n#define REW_PTP_TWOSTEP_CTRL_STAMP_TX_SET(x)\\\n\tFIELD_PREP(REW_PTP_TWOSTEP_CTRL_STAMP_TX, x)\n#define REW_PTP_TWOSTEP_CTRL_STAMP_TX_GET(x)\\\n\tFIELD_GET(REW_PTP_TWOSTEP_CTRL_STAMP_TX, x)\n\n#define REW_PTP_TWOSTEP_CTRL_STAMP_PORT          GENMASK(8, 1)\n#define REW_PTP_TWOSTEP_CTRL_STAMP_PORT_SET(x)\\\n\tFIELD_PREP(REW_PTP_TWOSTEP_CTRL_STAMP_PORT, x)\n#define REW_PTP_TWOSTEP_CTRL_STAMP_PORT_GET(x)\\\n\tFIELD_GET(REW_PTP_TWOSTEP_CTRL_STAMP_PORT, x)\n\n#define REW_PTP_TWOSTEP_CTRL_PTP_OVFL            BIT(0)\n#define REW_PTP_TWOSTEP_CTRL_PTP_OVFL_SET(x)\\\n\tFIELD_PREP(REW_PTP_TWOSTEP_CTRL_PTP_OVFL, x)\n#define REW_PTP_TWOSTEP_CTRL_PTP_OVFL_GET(x)\\\n\tFIELD_GET(REW_PTP_TWOSTEP_CTRL_PTP_OVFL, x)\n\n \n#define REW_PTP_TWOSTEP_STAMP     __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 378368, 0, 1, 40, 4, 0, 1, 4)\n\n#define REW_PTP_TWOSTEP_STAMP_STAMP_NSEC         GENMASK(29, 0)\n#define REW_PTP_TWOSTEP_STAMP_STAMP_NSEC_SET(x)\\\n\tFIELD_PREP(REW_PTP_TWOSTEP_STAMP_STAMP_NSEC, x)\n#define REW_PTP_TWOSTEP_STAMP_STAMP_NSEC_GET(x)\\\n\tFIELD_GET(REW_PTP_TWOSTEP_STAMP_STAMP_NSEC, x)\n\n \n#define REW_PTP_TWOSTEP_STAMP_SUBNS __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 378368, 0, 1, 40, 8, 0, 1, 4)\n\n#define REW_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC GENMASK(7, 0)\n#define REW_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC_SET(x)\\\n\tFIELD_PREP(REW_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC, x)\n#define REW_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC_GET(x)\\\n\tFIELD_GET(REW_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC, x)\n\n \n#define REW_PTP_RSRV_NOT_ZERO     __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 378368, 0, 1, 40, 12, 0, 1, 4)\n\n \n#define REW_PTP_RSRV_NOT_ZERO1    __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 378368, 0, 1, 40, 16, 0, 1, 4)\n\n \n#define REW_PTP_RSRV_NOT_ZERO2    __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 378368, 0, 1, 40, 20, 0, 1, 4)\n\n#define REW_PTP_RSRV_NOT_ZERO2_PTP_RSRV_NOT_ZERO2 GENMASK(5, 0)\n#define REW_PTP_RSRV_NOT_ZERO2_PTP_RSRV_NOT_ZERO2_SET(x)\\\n\tFIELD_PREP(REW_PTP_RSRV_NOT_ZERO2_PTP_RSRV_NOT_ZERO2, x)\n#define REW_PTP_RSRV_NOT_ZERO2_PTP_RSRV_NOT_ZERO2_GET(x)\\\n\tFIELD_GET(REW_PTP_RSRV_NOT_ZERO2_PTP_RSRV_NOT_ZERO2, x)\n\n \n#define REW_PTP_GEN_STAMP_FMT(r)  __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 378368, 0, 1, 40, 24, r, 4, 4)\n\n#define REW_PTP_GEN_STAMP_FMT_RT_OFS             GENMASK(6, 2)\n#define REW_PTP_GEN_STAMP_FMT_RT_OFS_SET(x)\\\n\tFIELD_PREP(REW_PTP_GEN_STAMP_FMT_RT_OFS, x)\n#define REW_PTP_GEN_STAMP_FMT_RT_OFS_GET(x)\\\n\tFIELD_GET(REW_PTP_GEN_STAMP_FMT_RT_OFS, x)\n\n#define REW_PTP_GEN_STAMP_FMT_RT_FMT             GENMASK(1, 0)\n#define REW_PTP_GEN_STAMP_FMT_RT_FMT_SET(x)\\\n\tFIELD_PREP(REW_PTP_GEN_STAMP_FMT_RT_FMT, x)\n#define REW_PTP_GEN_STAMP_FMT_RT_FMT_GET(x)\\\n\tFIELD_GET(REW_PTP_GEN_STAMP_FMT_RT_FMT, x)\n\n \n#define REW_RAM_INIT              __REG(TARGET_REW,\\\n\t\t\t\t\t0, 1, 378696, 0, 1, 4, 0, 0, 1, 4)\n\n#define REW_RAM_INIT_RAM_INIT                    BIT(1)\n#define REW_RAM_INIT_RAM_INIT_SET(x)\\\n\tFIELD_PREP(REW_RAM_INIT_RAM_INIT, x)\n#define REW_RAM_INIT_RAM_INIT_GET(x)\\\n\tFIELD_GET(REW_RAM_INIT_RAM_INIT, x)\n\n#define REW_RAM_INIT_RAM_CFG_HOOK                BIT(0)\n#define REW_RAM_INIT_RAM_CFG_HOOK_SET(x)\\\n\tFIELD_PREP(REW_RAM_INIT_RAM_CFG_HOOK, x)\n#define REW_RAM_INIT_RAM_CFG_HOOK_GET(x)\\\n\tFIELD_GET(REW_RAM_INIT_RAM_CFG_HOOK, x)\n\n \n#define VCAP_ES0_CTRL             __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 8, 0, 0, 1, 4)\n\n#define VCAP_ES0_CTRL_UPDATE_CMD                 GENMASK(24, 22)\n#define VCAP_ES0_CTRL_UPDATE_CMD_SET(x)\\\n\tFIELD_PREP(VCAP_ES0_CTRL_UPDATE_CMD, x)\n#define VCAP_ES0_CTRL_UPDATE_CMD_GET(x)\\\n\tFIELD_GET(VCAP_ES0_CTRL_UPDATE_CMD, x)\n\n#define VCAP_ES0_CTRL_UPDATE_ENTRY_DIS           BIT(21)\n#define VCAP_ES0_CTRL_UPDATE_ENTRY_DIS_SET(x)\\\n\tFIELD_PREP(VCAP_ES0_CTRL_UPDATE_ENTRY_DIS, x)\n#define VCAP_ES0_CTRL_UPDATE_ENTRY_DIS_GET(x)\\\n\tFIELD_GET(VCAP_ES0_CTRL_UPDATE_ENTRY_DIS, x)\n\n#define VCAP_ES0_CTRL_UPDATE_ACTION_DIS          BIT(20)\n#define VCAP_ES0_CTRL_UPDATE_ACTION_DIS_SET(x)\\\n\tFIELD_PREP(VCAP_ES0_CTRL_UPDATE_ACTION_DIS, x)\n#define VCAP_ES0_CTRL_UPDATE_ACTION_DIS_GET(x)\\\n\tFIELD_GET(VCAP_ES0_CTRL_UPDATE_ACTION_DIS, x)\n\n#define VCAP_ES0_CTRL_UPDATE_CNT_DIS             BIT(19)\n#define VCAP_ES0_CTRL_UPDATE_CNT_DIS_SET(x)\\\n\tFIELD_PREP(VCAP_ES0_CTRL_UPDATE_CNT_DIS, x)\n#define VCAP_ES0_CTRL_UPDATE_CNT_DIS_GET(x)\\\n\tFIELD_GET(VCAP_ES0_CTRL_UPDATE_CNT_DIS, x)\n\n#define VCAP_ES0_CTRL_UPDATE_ADDR                GENMASK(18, 3)\n#define VCAP_ES0_CTRL_UPDATE_ADDR_SET(x)\\\n\tFIELD_PREP(VCAP_ES0_CTRL_UPDATE_ADDR, x)\n#define VCAP_ES0_CTRL_UPDATE_ADDR_GET(x)\\\n\tFIELD_GET(VCAP_ES0_CTRL_UPDATE_ADDR, x)\n\n#define VCAP_ES0_CTRL_UPDATE_SHOT                BIT(2)\n#define VCAP_ES0_CTRL_UPDATE_SHOT_SET(x)\\\n\tFIELD_PREP(VCAP_ES0_CTRL_UPDATE_SHOT, x)\n#define VCAP_ES0_CTRL_UPDATE_SHOT_GET(x)\\\n\tFIELD_GET(VCAP_ES0_CTRL_UPDATE_SHOT, x)\n\n#define VCAP_ES0_CTRL_CLEAR_CACHE                BIT(1)\n#define VCAP_ES0_CTRL_CLEAR_CACHE_SET(x)\\\n\tFIELD_PREP(VCAP_ES0_CTRL_CLEAR_CACHE, x)\n#define VCAP_ES0_CTRL_CLEAR_CACHE_GET(x)\\\n\tFIELD_GET(VCAP_ES0_CTRL_CLEAR_CACHE, x)\n\n#define VCAP_ES0_CTRL_MV_TRAFFIC_IGN             BIT(0)\n#define VCAP_ES0_CTRL_MV_TRAFFIC_IGN_SET(x)\\\n\tFIELD_PREP(VCAP_ES0_CTRL_MV_TRAFFIC_IGN, x)\n#define VCAP_ES0_CTRL_MV_TRAFFIC_IGN_GET(x)\\\n\tFIELD_GET(VCAP_ES0_CTRL_MV_TRAFFIC_IGN, x)\n\n \n#define VCAP_ES0_CFG              __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 8, 4, 0, 1, 4)\n\n#define VCAP_ES0_CFG_MV_NUM_POS                  GENMASK(31, 16)\n#define VCAP_ES0_CFG_MV_NUM_POS_SET(x)\\\n\tFIELD_PREP(VCAP_ES0_CFG_MV_NUM_POS, x)\n#define VCAP_ES0_CFG_MV_NUM_POS_GET(x)\\\n\tFIELD_GET(VCAP_ES0_CFG_MV_NUM_POS, x)\n\n#define VCAP_ES0_CFG_MV_SIZE                     GENMASK(15, 0)\n#define VCAP_ES0_CFG_MV_SIZE_SET(x)\\\n\tFIELD_PREP(VCAP_ES0_CFG_MV_SIZE, x)\n#define VCAP_ES0_CFG_MV_SIZE_GET(x)\\\n\tFIELD_GET(VCAP_ES0_CFG_MV_SIZE, x)\n\n \n#define VCAP_ES0_VCAP_ENTRY_DAT(r) __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 0, r, 64, 4)\n\n \n#define VCAP_ES0_VCAP_MASK_DAT(r) __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 256, r, 64, 4)\n\n \n#define VCAP_ES0_VCAP_ACTION_DAT(r) __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 512, r, 64, 4)\n\n \n#define VCAP_ES0_VCAP_CNT_DAT(r)  __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 768, r, 32, 4)\n\n \n#define VCAP_ES0_VCAP_CNT_FW_DAT  __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 896, 0, 1, 4)\n\n \n#define VCAP_ES0_VCAP_TG_DAT      __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 900, 0, 1, 4)\n\n \n#define VCAP_ES0_IDX              __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 912, 0, 1, 8, 0, 0, 1, 4)\n\n#define VCAP_ES0_IDX_CORE_IDX                    GENMASK(3, 0)\n#define VCAP_ES0_IDX_CORE_IDX_SET(x)\\\n\tFIELD_PREP(VCAP_ES0_IDX_CORE_IDX, x)\n#define VCAP_ES0_IDX_CORE_IDX_GET(x)\\\n\tFIELD_GET(VCAP_ES0_IDX_CORE_IDX, x)\n\n \n#define VCAP_ES0_MAP              __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 912, 0, 1, 8, 4, 0, 1, 4)\n\n#define VCAP_ES0_MAP_CORE_MAP                    GENMASK(2, 0)\n#define VCAP_ES0_MAP_CORE_MAP_SET(x)\\\n\tFIELD_PREP(VCAP_ES0_MAP_CORE_MAP, x)\n#define VCAP_ES0_MAP_CORE_MAP_GET(x)\\\n\tFIELD_GET(VCAP_ES0_MAP_CORE_MAP, x)\n\n \n#define VCAP_ES0_VCAP_STICKY      __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 920, 0, 1, 4, 0, 0, 1, 4)\n\n#define VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY BIT(0)\n#define VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY_SET(x)\\\n\tFIELD_PREP(VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY, x)\n#define VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY_GET(x)\\\n\tFIELD_GET(VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY, x)\n\n \n#define VCAP_ES0_VCAP_VER         __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 0, 0, 1, 4)\n\n \n#define VCAP_ES0_ENTRY_WIDTH      __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 4, 0, 1, 4)\n\n \n#define VCAP_ES0_ENTRY_CNT        __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 8, 0, 1, 4)\n\n \n#define VCAP_ES0_ENTRY_SWCNT      __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 12, 0, 1, 4)\n\n \n#define VCAP_ES0_ENTRY_TG_WIDTH   __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 16, 0, 1, 4)\n\n \n#define VCAP_ES0_ACTION_DEF_CNT   __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 20, 0, 1, 4)\n\n \n#define VCAP_ES0_ACTION_WIDTH     __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 24, 0, 1, 4)\n\n \n#define VCAP_ES0_CNT_WIDTH        __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 28, 0, 1, 4)\n\n \n#define VCAP_ES0_CORE_CNT         __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 32, 0, 1, 4)\n\n \n#define VCAP_ES0_IF_CNT           __REG(TARGET_VCAP_ES0,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 36, 0, 1, 4)\n\n \n#define VCAP_ES2_CTRL             __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 8, 0, 0, 1, 4)\n\n#define VCAP_ES2_CTRL_UPDATE_CMD                 GENMASK(24, 22)\n#define VCAP_ES2_CTRL_UPDATE_CMD_SET(x)\\\n\tFIELD_PREP(VCAP_ES2_CTRL_UPDATE_CMD, x)\n#define VCAP_ES2_CTRL_UPDATE_CMD_GET(x)\\\n\tFIELD_GET(VCAP_ES2_CTRL_UPDATE_CMD, x)\n\n#define VCAP_ES2_CTRL_UPDATE_ENTRY_DIS           BIT(21)\n#define VCAP_ES2_CTRL_UPDATE_ENTRY_DIS_SET(x)\\\n\tFIELD_PREP(VCAP_ES2_CTRL_UPDATE_ENTRY_DIS, x)\n#define VCAP_ES2_CTRL_UPDATE_ENTRY_DIS_GET(x)\\\n\tFIELD_GET(VCAP_ES2_CTRL_UPDATE_ENTRY_DIS, x)\n\n#define VCAP_ES2_CTRL_UPDATE_ACTION_DIS          BIT(20)\n#define VCAP_ES2_CTRL_UPDATE_ACTION_DIS_SET(x)\\\n\tFIELD_PREP(VCAP_ES2_CTRL_UPDATE_ACTION_DIS, x)\n#define VCAP_ES2_CTRL_UPDATE_ACTION_DIS_GET(x)\\\n\tFIELD_GET(VCAP_ES2_CTRL_UPDATE_ACTION_DIS, x)\n\n#define VCAP_ES2_CTRL_UPDATE_CNT_DIS             BIT(19)\n#define VCAP_ES2_CTRL_UPDATE_CNT_DIS_SET(x)\\\n\tFIELD_PREP(VCAP_ES2_CTRL_UPDATE_CNT_DIS, x)\n#define VCAP_ES2_CTRL_UPDATE_CNT_DIS_GET(x)\\\n\tFIELD_GET(VCAP_ES2_CTRL_UPDATE_CNT_DIS, x)\n\n#define VCAP_ES2_CTRL_UPDATE_ADDR                GENMASK(18, 3)\n#define VCAP_ES2_CTRL_UPDATE_ADDR_SET(x)\\\n\tFIELD_PREP(VCAP_ES2_CTRL_UPDATE_ADDR, x)\n#define VCAP_ES2_CTRL_UPDATE_ADDR_GET(x)\\\n\tFIELD_GET(VCAP_ES2_CTRL_UPDATE_ADDR, x)\n\n#define VCAP_ES2_CTRL_UPDATE_SHOT                BIT(2)\n#define VCAP_ES2_CTRL_UPDATE_SHOT_SET(x)\\\n\tFIELD_PREP(VCAP_ES2_CTRL_UPDATE_SHOT, x)\n#define VCAP_ES2_CTRL_UPDATE_SHOT_GET(x)\\\n\tFIELD_GET(VCAP_ES2_CTRL_UPDATE_SHOT, x)\n\n#define VCAP_ES2_CTRL_CLEAR_CACHE                BIT(1)\n#define VCAP_ES2_CTRL_CLEAR_CACHE_SET(x)\\\n\tFIELD_PREP(VCAP_ES2_CTRL_CLEAR_CACHE, x)\n#define VCAP_ES2_CTRL_CLEAR_CACHE_GET(x)\\\n\tFIELD_GET(VCAP_ES2_CTRL_CLEAR_CACHE, x)\n\n#define VCAP_ES2_CTRL_MV_TRAFFIC_IGN             BIT(0)\n#define VCAP_ES2_CTRL_MV_TRAFFIC_IGN_SET(x)\\\n\tFIELD_PREP(VCAP_ES2_CTRL_MV_TRAFFIC_IGN, x)\n#define VCAP_ES2_CTRL_MV_TRAFFIC_IGN_GET(x)\\\n\tFIELD_GET(VCAP_ES2_CTRL_MV_TRAFFIC_IGN, x)\n\n \n#define VCAP_ES2_CFG              __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 8, 4, 0, 1, 4)\n\n#define VCAP_ES2_CFG_MV_NUM_POS                  GENMASK(31, 16)\n#define VCAP_ES2_CFG_MV_NUM_POS_SET(x)\\\n\tFIELD_PREP(VCAP_ES2_CFG_MV_NUM_POS, x)\n#define VCAP_ES2_CFG_MV_NUM_POS_GET(x)\\\n\tFIELD_GET(VCAP_ES2_CFG_MV_NUM_POS, x)\n\n#define VCAP_ES2_CFG_MV_SIZE                     GENMASK(15, 0)\n#define VCAP_ES2_CFG_MV_SIZE_SET(x)\\\n\tFIELD_PREP(VCAP_ES2_CFG_MV_SIZE, x)\n#define VCAP_ES2_CFG_MV_SIZE_GET(x)\\\n\tFIELD_GET(VCAP_ES2_CFG_MV_SIZE, x)\n\n \n#define VCAP_ES2_VCAP_ENTRY_DAT(r) __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 0, r, 64, 4)\n\n \n#define VCAP_ES2_VCAP_MASK_DAT(r) __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 256, r, 64, 4)\n\n \n#define VCAP_ES2_VCAP_ACTION_DAT(r) __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 512, r, 64, 4)\n\n \n#define VCAP_ES2_VCAP_CNT_DAT(r)  __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 768, r, 32, 4)\n\n \n#define VCAP_ES2_VCAP_CNT_FW_DAT  __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 896, 0, 1, 4)\n\n \n#define VCAP_ES2_VCAP_TG_DAT      __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 900, 0, 1, 4)\n\n \n#define VCAP_ES2_IDX              __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 912, 0, 1, 8, 0, 0, 1, 4)\n\n#define VCAP_ES2_IDX_CORE_IDX                    GENMASK(3, 0)\n#define VCAP_ES2_IDX_CORE_IDX_SET(x)\\\n\tFIELD_PREP(VCAP_ES2_IDX_CORE_IDX, x)\n#define VCAP_ES2_IDX_CORE_IDX_GET(x)\\\n\tFIELD_GET(VCAP_ES2_IDX_CORE_IDX, x)\n\n \n#define VCAP_ES2_MAP              __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 912, 0, 1, 8, 4, 0, 1, 4)\n\n#define VCAP_ES2_MAP_CORE_MAP                    GENMASK(2, 0)\n#define VCAP_ES2_MAP_CORE_MAP_SET(x)\\\n\tFIELD_PREP(VCAP_ES2_MAP_CORE_MAP, x)\n#define VCAP_ES2_MAP_CORE_MAP_GET(x)\\\n\tFIELD_GET(VCAP_ES2_MAP_CORE_MAP, x)\n\n \n#define VCAP_ES2_VCAP_STICKY      __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 920, 0, 1, 4, 0, 0, 1, 4)\n\n#define VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY BIT(0)\n#define VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY_SET(x)\\\n\tFIELD_PREP(VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY, x)\n#define VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY_GET(x)\\\n\tFIELD_GET(VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY, x)\n\n \n#define VCAP_ES2_VCAP_VER         __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 0, 0, 1, 4)\n\n \n#define VCAP_ES2_ENTRY_WIDTH      __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 4, 0, 1, 4)\n\n \n#define VCAP_ES2_ENTRY_CNT        __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 8, 0, 1, 4)\n\n \n#define VCAP_ES2_ENTRY_SWCNT      __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 12, 0, 1, 4)\n\n \n#define VCAP_ES2_ENTRY_TG_WIDTH   __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 16, 0, 1, 4)\n\n \n#define VCAP_ES2_ACTION_DEF_CNT   __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 20, 0, 1, 4)\n\n \n#define VCAP_ES2_ACTION_WIDTH     __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 24, 0, 1, 4)\n\n \n#define VCAP_ES2_CNT_WIDTH        __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 28, 0, 1, 4)\n\n \n#define VCAP_ES2_CORE_CNT         __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 32, 0, 1, 4)\n\n \n#define VCAP_ES2_IF_CNT           __REG(TARGET_VCAP_ES2,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 36, 0, 1, 4)\n\n \n#define VCAP_SUPER_CTRL           __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 8, 0, 0, 1, 4)\n\n#define VCAP_SUPER_CTRL_UPDATE_CMD               GENMASK(24, 22)\n#define VCAP_SUPER_CTRL_UPDATE_CMD_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_CTRL_UPDATE_CMD, x)\n#define VCAP_SUPER_CTRL_UPDATE_CMD_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_CTRL_UPDATE_CMD, x)\n\n#define VCAP_SUPER_CTRL_UPDATE_ENTRY_DIS         BIT(21)\n#define VCAP_SUPER_CTRL_UPDATE_ENTRY_DIS_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_CTRL_UPDATE_ENTRY_DIS, x)\n#define VCAP_SUPER_CTRL_UPDATE_ENTRY_DIS_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_CTRL_UPDATE_ENTRY_DIS, x)\n\n#define VCAP_SUPER_CTRL_UPDATE_ACTION_DIS        BIT(20)\n#define VCAP_SUPER_CTRL_UPDATE_ACTION_DIS_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_CTRL_UPDATE_ACTION_DIS, x)\n#define VCAP_SUPER_CTRL_UPDATE_ACTION_DIS_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_CTRL_UPDATE_ACTION_DIS, x)\n\n#define VCAP_SUPER_CTRL_UPDATE_CNT_DIS           BIT(19)\n#define VCAP_SUPER_CTRL_UPDATE_CNT_DIS_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_CTRL_UPDATE_CNT_DIS, x)\n#define VCAP_SUPER_CTRL_UPDATE_CNT_DIS_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_CTRL_UPDATE_CNT_DIS, x)\n\n#define VCAP_SUPER_CTRL_UPDATE_ADDR              GENMASK(18, 3)\n#define VCAP_SUPER_CTRL_UPDATE_ADDR_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_CTRL_UPDATE_ADDR, x)\n#define VCAP_SUPER_CTRL_UPDATE_ADDR_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_CTRL_UPDATE_ADDR, x)\n\n#define VCAP_SUPER_CTRL_UPDATE_SHOT              BIT(2)\n#define VCAP_SUPER_CTRL_UPDATE_SHOT_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_CTRL_UPDATE_SHOT, x)\n#define VCAP_SUPER_CTRL_UPDATE_SHOT_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_CTRL_UPDATE_SHOT, x)\n\n#define VCAP_SUPER_CTRL_CLEAR_CACHE              BIT(1)\n#define VCAP_SUPER_CTRL_CLEAR_CACHE_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_CTRL_CLEAR_CACHE, x)\n#define VCAP_SUPER_CTRL_CLEAR_CACHE_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_CTRL_CLEAR_CACHE, x)\n\n#define VCAP_SUPER_CTRL_MV_TRAFFIC_IGN           BIT(0)\n#define VCAP_SUPER_CTRL_MV_TRAFFIC_IGN_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_CTRL_MV_TRAFFIC_IGN, x)\n#define VCAP_SUPER_CTRL_MV_TRAFFIC_IGN_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_CTRL_MV_TRAFFIC_IGN, x)\n\n \n#define VCAP_SUPER_CFG            __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 0, 0, 1, 8, 4, 0, 1, 4)\n\n#define VCAP_SUPER_CFG_MV_NUM_POS                GENMASK(31, 16)\n#define VCAP_SUPER_CFG_MV_NUM_POS_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_CFG_MV_NUM_POS, x)\n#define VCAP_SUPER_CFG_MV_NUM_POS_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_CFG_MV_NUM_POS, x)\n\n#define VCAP_SUPER_CFG_MV_SIZE                   GENMASK(15, 0)\n#define VCAP_SUPER_CFG_MV_SIZE_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_CFG_MV_SIZE, x)\n#define VCAP_SUPER_CFG_MV_SIZE_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_CFG_MV_SIZE, x)\n\n \n#define VCAP_SUPER_VCAP_ENTRY_DAT(r) __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 0, r, 64, 4)\n\n \n#define VCAP_SUPER_VCAP_MASK_DAT(r) __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 256, r, 64, 4)\n\n \n#define VCAP_SUPER_VCAP_ACTION_DAT(r) __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 512, r, 64, 4)\n\n \n#define VCAP_SUPER_VCAP_CNT_DAT(r) __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 768, r, 32, 4)\n\n \n#define VCAP_SUPER_VCAP_CNT_FW_DAT __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 896, 0, 1, 4)\n\n \n#define VCAP_SUPER_VCAP_TG_DAT    __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 8, 0, 1, 904, 900, 0, 1, 4)\n\n \n#define VCAP_SUPER_IDX            __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 912, 0, 1, 8, 0, 0, 1, 4)\n\n#define VCAP_SUPER_IDX_CORE_IDX                  GENMASK(3, 0)\n#define VCAP_SUPER_IDX_CORE_IDX_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_IDX_CORE_IDX, x)\n#define VCAP_SUPER_IDX_CORE_IDX_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_IDX_CORE_IDX, x)\n\n \n#define VCAP_SUPER_MAP            __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 912, 0, 1, 8, 4, 0, 1, 4)\n\n#define VCAP_SUPER_MAP_CORE_MAP                  GENMASK(2, 0)\n#define VCAP_SUPER_MAP_CORE_MAP_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_MAP_CORE_MAP, x)\n#define VCAP_SUPER_MAP_CORE_MAP_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_MAP_CORE_MAP, x)\n\n \n#define VCAP_SUPER_VCAP_VER       __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 0, 0, 1, 4)\n\n \n#define VCAP_SUPER_ENTRY_WIDTH    __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 4, 0, 1, 4)\n\n \n#define VCAP_SUPER_ENTRY_CNT      __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 8, 0, 1, 4)\n\n \n#define VCAP_SUPER_ENTRY_SWCNT    __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 12, 0, 1, 4)\n\n \n#define VCAP_SUPER_ENTRY_TG_WIDTH __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 16, 0, 1, 4)\n\n \n#define VCAP_SUPER_ACTION_DEF_CNT __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 20, 0, 1, 4)\n\n \n#define VCAP_SUPER_ACTION_WIDTH   __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 24, 0, 1, 4)\n\n \n#define VCAP_SUPER_CNT_WIDTH      __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 28, 0, 1, 4)\n\n \n#define VCAP_SUPER_CORE_CNT       __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 32, 0, 1, 4)\n\n \n#define VCAP_SUPER_IF_CNT         __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 924, 0, 1, 40, 36, 0, 1, 4)\n\n \n#define VCAP_SUPER_RAM_INIT       __REG(TARGET_VCAP_SUPER,\\\n\t\t\t\t\t0, 1, 1120, 0, 1, 4, 0, 0, 1, 4)\n\n#define VCAP_SUPER_RAM_INIT_RAM_INIT             BIT(1)\n#define VCAP_SUPER_RAM_INIT_RAM_INIT_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_RAM_INIT_RAM_INIT, x)\n#define VCAP_SUPER_RAM_INIT_RAM_INIT_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_RAM_INIT_RAM_INIT, x)\n\n#define VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK         BIT(0)\n#define VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK_SET(x)\\\n\tFIELD_PREP(VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK, x)\n#define VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK_GET(x)\\\n\tFIELD_GET(VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK, x)\n\n \n#define VOP_RAM_INIT              __REG(TARGET_VOP,\\\n\t\t\t\t\t0, 1, 279176, 0, 1, 4, 0, 0, 1, 4)\n\n#define VOP_RAM_INIT_RAM_INIT                    BIT(1)\n#define VOP_RAM_INIT_RAM_INIT_SET(x)\\\n\tFIELD_PREP(VOP_RAM_INIT_RAM_INIT, x)\n#define VOP_RAM_INIT_RAM_INIT_GET(x)\\\n\tFIELD_GET(VOP_RAM_INIT_RAM_INIT, x)\n\n#define VOP_RAM_INIT_RAM_CFG_HOOK                BIT(0)\n#define VOP_RAM_INIT_RAM_CFG_HOOK_SET(x)\\\n\tFIELD_PREP(VOP_RAM_INIT_RAM_CFG_HOOK, x)\n#define VOP_RAM_INIT_RAM_CFG_HOOK_GET(x)\\\n\tFIELD_GET(VOP_RAM_INIT_RAM_CFG_HOOK, x)\n\n \n#define XQS_STAT_CFG              __REG(TARGET_XQS,\\\n\t\t\t\t\t0, 1, 6768, 0, 1, 872, 860, 0, 1, 4)\n\n#define XQS_STAT_CFG_STAT_CLEAR_SHOT             GENMASK(21, 18)\n#define XQS_STAT_CFG_STAT_CLEAR_SHOT_SET(x)\\\n\tFIELD_PREP(XQS_STAT_CFG_STAT_CLEAR_SHOT, x)\n#define XQS_STAT_CFG_STAT_CLEAR_SHOT_GET(x)\\\n\tFIELD_GET(XQS_STAT_CFG_STAT_CLEAR_SHOT, x)\n\n#define XQS_STAT_CFG_STAT_VIEW                   GENMASK(17, 5)\n#define XQS_STAT_CFG_STAT_VIEW_SET(x)\\\n\tFIELD_PREP(XQS_STAT_CFG_STAT_VIEW, x)\n#define XQS_STAT_CFG_STAT_VIEW_GET(x)\\\n\tFIELD_GET(XQS_STAT_CFG_STAT_VIEW, x)\n\n#define XQS_STAT_CFG_STAT_SRV_PKT_ONLY           BIT(4)\n#define XQS_STAT_CFG_STAT_SRV_PKT_ONLY_SET(x)\\\n\tFIELD_PREP(XQS_STAT_CFG_STAT_SRV_PKT_ONLY, x)\n#define XQS_STAT_CFG_STAT_SRV_PKT_ONLY_GET(x)\\\n\tFIELD_GET(XQS_STAT_CFG_STAT_SRV_PKT_ONLY, x)\n\n#define XQS_STAT_CFG_STAT_WRAP_DIS               GENMASK(3, 0)\n#define XQS_STAT_CFG_STAT_WRAP_DIS_SET(x)\\\n\tFIELD_PREP(XQS_STAT_CFG_STAT_WRAP_DIS, x)\n#define XQS_STAT_CFG_STAT_WRAP_DIS_GET(x)\\\n\tFIELD_GET(XQS_STAT_CFG_STAT_WRAP_DIS, x)\n\n \n#define XQS_QLIMIT_SHR_TOP_CFG(g) __REG(TARGET_XQS,\\\n\t\t\t\t\t0, 1, 7936, g, 4, 48, 0, 0, 1, 4)\n\n#define XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP    GENMASK(14, 0)\n#define XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP_SET(x)\\\n\tFIELD_PREP(XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP, x)\n#define XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP_GET(x)\\\n\tFIELD_GET(XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP, x)\n\n \n#define XQS_QLIMIT_SHR_ATOP_CFG(g) __REG(TARGET_XQS,\\\n\t\t\t\t\t0, 1, 7936, g, 4, 48, 4, 0, 1, 4)\n\n#define XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP  GENMASK(14, 0)\n#define XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP_SET(x)\\\n\tFIELD_PREP(XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP, x)\n#define XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP_GET(x)\\\n\tFIELD_GET(XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP, x)\n\n \n#define XQS_QLIMIT_SHR_CTOP_CFG(g) __REG(TARGET_XQS,\\\n\t\t\t\t\t0, 1, 7936, g, 4, 48, 8, 0, 1, 4)\n\n#define XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP  GENMASK(14, 0)\n#define XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP_SET(x)\\\n\tFIELD_PREP(XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP, x)\n#define XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP_GET(x)\\\n\tFIELD_GET(XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP, x)\n\n \n#define XQS_QLIMIT_SHR_QLIM_CFG(g) __REG(TARGET_XQS,\\\n\t\t\t\t\t0, 1, 7936, g, 4, 48, 12, 0, 1, 4)\n\n#define XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM  GENMASK(14, 0)\n#define XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM_SET(x)\\\n\tFIELD_PREP(XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM, x)\n#define XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM_GET(x)\\\n\tFIELD_GET(XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM, x)\n\n \n#define XQS_CNT(g)                __REG(TARGET_XQS,\\\n\t\t\t\t\t0, 1, 0, g, 1024, 4, 0, 0, 1, 4)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}