<nav style="background: #333; padding: 1rem; text-align: center;">
    <a href="index.html" style="color: white; margin: 0 15px; text-decoration: none; font-weight: bold;">Home</a>
    <a href="fpga.html" style="color: white; margin: 0 15px; text-decoration: none; font-weight: bold;">FPGA Projects</a>
    <a href="blender.html" style="color: white; margin: 0 15px; text-decoration: none; font-weight: bold;">Blender Art</a>
</nav>

<div class="project-card">
    <h2>Project 01: Image Processing Accelerator</h2>
    <div class="grid">
        <div>
            <p>Built a custom Sobel Edge Detection kernel in <b>Verilog</b> for a Cyclone IV FPGA. Optimized for 60fps at 1080p.</p>
            <pre><code>// Sample RTL snippet
always @(posedge clk) begin
    if (reset) 
        pixel_out <= 8'h00;
    else
        pixel_out <= (gx + gy) >> 1;
end</code></pre>
        </div>
        <div>
            <img src="fpga_board_render.jpg" alt="FPGA Board Setup">
        </div>
    </div>
</div>
