
MainBoard2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a14  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  08004ba4  08004ba4  00005ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e0c  08004e0c  00006174  2**0
                  CONTENTS
  4 .ARM          00000008  08004e0c  08004e0c  00005e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e14  08004e14  00006174  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e14  08004e14  00005e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e18  08004e18  00005e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000174  20000000  08004e1c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006174  2**0
                  CONTENTS
 10 .bss          00000320  20000174  20000174  00006174  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000494  20000494  00006174  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006174  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c57e  00000000  00000000  000061a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f8b  00000000  00000000  00012722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bd8  00000000  00000000  000146b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000916  00000000  00000000  00015288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001dd85  00000000  00000000  00015b9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d964  00000000  00000000  00033923  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b7089  00000000  00000000  00041287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f8310  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003640  00000000  00000000  000f8354  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  000fb994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000174 	.word	0x20000174
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004b8c 	.word	0x08004b8c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000178 	.word	0x20000178
 80001cc:	08004b8c 	.word	0x08004b8c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800029a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db0b      	blt.n	80002ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002a2:	79fb      	ldrb	r3, [r7, #7]
 80002a4:	f003 021f 	and.w	r2, r3, #31
 80002a8:	4907      	ldr	r1, [pc, #28]	@ (80002c8 <__NVIC_EnableIRQ+0x38>)
 80002aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ae:	095b      	lsrs	r3, r3, #5
 80002b0:	2001      	movs	r0, #1
 80002b2:	fa00 f202 	lsl.w	r2, r0, r2
 80002b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002ba:	bf00      	nop
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	e000e100 	.word	0xe000e100

080002cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002cc:	b480      	push	{r7}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	4603      	mov	r3, r0
 80002d4:	6039      	str	r1, [r7, #0]
 80002d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	db0a      	blt.n	80002f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e0:	683b      	ldr	r3, [r7, #0]
 80002e2:	b2da      	uxtb	r2, r3
 80002e4:	490c      	ldr	r1, [pc, #48]	@ (8000318 <__NVIC_SetPriority+0x4c>)
 80002e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ea:	0112      	lsls	r2, r2, #4
 80002ec:	b2d2      	uxtb	r2, r2
 80002ee:	440b      	add	r3, r1
 80002f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002f4:	e00a      	b.n	800030c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	b2da      	uxtb	r2, r3
 80002fa:	4908      	ldr	r1, [pc, #32]	@ (800031c <__NVIC_SetPriority+0x50>)
 80002fc:	79fb      	ldrb	r3, [r7, #7]
 80002fe:	f003 030f 	and.w	r3, r3, #15
 8000302:	3b04      	subs	r3, #4
 8000304:	0112      	lsls	r2, r2, #4
 8000306:	b2d2      	uxtb	r2, r2
 8000308:	440b      	add	r3, r1
 800030a:	761a      	strb	r2, [r3, #24]
}
 800030c:	bf00      	nop
 800030e:	370c      	adds	r7, #12
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr
 8000318:	e000e100 	.word	0xe000e100
 800031c:	e000ed00 	.word	0xe000ed00

08000320 <create_mask>:
 	uint8_t PIN_UPPER;

 } GPIO;


 uint32_t create_mask(uint8_t start, uint8_t end) {
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
 8000326:	4603      	mov	r3, r0
 8000328:	460a      	mov	r2, r1
 800032a:	71fb      	strb	r3, [r7, #7]
 800032c:	4613      	mov	r3, r2
 800032e:	71bb      	strb	r3, [r7, #6]
 	//Bitwise-logic trick to get 1's mask between start and end index
 	return ((1 << (end + 1)) - 1) ^ ((1 << start) - 1);                      // XOR to get the range
 8000330:	79bb      	ldrb	r3, [r7, #6]
 8000332:	3301      	adds	r3, #1
 8000334:	2201      	movs	r2, #1
 8000336:	fa02 f303 	lsl.w	r3, r2, r3
 800033a:	1e5a      	subs	r2, r3, #1
 800033c:	79fb      	ldrb	r3, [r7, #7]
 800033e:	2101      	movs	r1, #1
 8000340:	fa01 f303 	lsl.w	r3, r1, r3
 8000344:	3b01      	subs	r3, #1
 8000346:	4053      	eors	r3, r2
 }
 8000348:	4618      	mov	r0, r3
 800034a:	370c      	adds	r7, #12
 800034c:	46bd      	mov	sp, r7
 800034e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000352:	4770      	bx	lr

08000354 <init_port>:



 GPIO *init_port(port_name_link name, port_mode mode, uint8_t pin_lower, uint8_t pin_upper){
 8000354:	b590      	push	{r4, r7, lr}
 8000356:	b089      	sub	sp, #36	@ 0x24
 8000358:	af00      	add	r7, sp, #0
 800035a:	4604      	mov	r4, r0
 800035c:	4608      	mov	r0, r1
 800035e:	4611      	mov	r1, r2
 8000360:	461a      	mov	r2, r3
 8000362:	4623      	mov	r3, r4
 8000364:	71fb      	strb	r3, [r7, #7]
 8000366:	4603      	mov	r3, r0
 8000368:	71bb      	strb	r3, [r7, #6]
 800036a:	460b      	mov	r3, r1
 800036c:	717b      	strb	r3, [r7, #5]
 800036e:	4613      	mov	r3, r2
 8000370:	713b      	strb	r3, [r7, #4]

 	GPIO *port_pt = malloc(sizeof(GPIO)); //Pointer to Port
 8000372:	200c      	movs	r0, #12
 8000374:	f003 ff62 	bl	800423c <malloc>
 8000378:	4603      	mov	r3, r0
 800037a:	617b      	str	r3, [r7, #20]

 	port_pt->PORT_IND = name;
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	79fa      	ldrb	r2, [r7, #7]
 8000380:	701a      	strb	r2, [r3, #0]
 	port_pt->PORT_ADR = adr_link[name];
 8000382:	79fb      	ldrb	r3, [r7, #7]
 8000384:	4a50      	ldr	r2, [pc, #320]	@ (80004c8 <init_port+0x174>)
 8000386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800038a:	461a      	mov	r2, r3
 800038c:	697b      	ldr	r3, [r7, #20]
 800038e:	605a      	str	r2, [r3, #4]
 	port_pt->MODE = mode;
 8000390:	697b      	ldr	r3, [r7, #20]
 8000392:	79ba      	ldrb	r2, [r7, #6]
 8000394:	721a      	strb	r2, [r3, #8]
 	port_pt->PIN_LOWER = pin_lower;
 8000396:	697b      	ldr	r3, [r7, #20]
 8000398:	797a      	ldrb	r2, [r7, #5]
 800039a:	725a      	strb	r2, [r3, #9]
 	port_pt->PIN_UPPER = pin_upper;
 800039c:	697b      	ldr	r3, [r7, #20]
 800039e:	793a      	ldrb	r2, [r7, #4]
 80003a0:	729a      	strb	r2, [r3, #10]

 	//Enable clock for portX
 	uint32_t clock_en_mask = clock_mask_link[name];
 80003a2:	79fb      	ldrb	r3, [r7, #7]
 80003a4:	4a49      	ldr	r2, [pc, #292]	@ (80004cc <init_port+0x178>)
 80003a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003aa:	613b      	str	r3, [r7, #16]
 	RCC->AHBENR |= clock_en_mask;
 80003ac:	4b48      	ldr	r3, [pc, #288]	@ (80004d0 <init_port+0x17c>)
 80003ae:	695a      	ldr	r2, [r3, #20]
 80003b0:	4947      	ldr	r1, [pc, #284]	@ (80004d0 <init_port+0x17c>)
 80003b2:	693b      	ldr	r3, [r7, #16]
 80003b4:	4313      	orrs	r3, r2
 80003b6:	614b      	str	r3, [r1, #20]


 	uint32_t *port_mode_reg = ((uint32_t *) &(port_pt->PORT_ADR->MODER));
 80003b8:	697b      	ldr	r3, [r7, #20]
 80003ba:	685b      	ldr	r3, [r3, #4]
 80003bc:	60fb      	str	r3, [r7, #12]

 	//Generate mode-mask

 	//First mask away the selected section (pin_range)
 	uint32_t temp_mask = create_mask(pin_lower*2, pin_upper*2 + 1);
 80003be:	797b      	ldrb	r3, [r7, #5]
 80003c0:	005b      	lsls	r3, r3, #1
 80003c2:	b2da      	uxtb	r2, r3
 80003c4:	793b      	ldrb	r3, [r7, #4]
 80003c6:	005b      	lsls	r3, r3, #1
 80003c8:	b2db      	uxtb	r3, r3
 80003ca:	3301      	adds	r3, #1
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	4619      	mov	r1, r3
 80003d0:	4610      	mov	r0, r2
 80003d2:	f7ff ffa5 	bl	8000320 <create_mask>
 80003d6:	61f8      	str	r0, [r7, #28]

 	//Sets the pin_range section to 0
 	*port_mode_reg &= ~temp_mask;
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	681a      	ldr	r2, [r3, #0]
 80003dc:	69fb      	ldr	r3, [r7, #28]
 80003de:	43db      	mvns	r3, r3
 80003e0:	401a      	ands	r2, r3
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	601a      	str	r2, [r3, #0]


 	//Input-mode is enabled when each pin is 0b00 so no more masking is required

 	if (mode == OUTPUT){
 80003e6:	79bb      	ldrb	r3, [r7, #6]
 80003e8:	2b01      	cmp	r3, #1
 80003ea:	d11f      	bne.n	800042c <init_port+0xd8>

 		//Similar idea to clear-mask, except shifting by 2 each time (0b01010101...)
 		uint32_t first_mask = (1 << pin_lower*2);
 80003ec:	797b      	ldrb	r3, [r7, #5]
 80003ee:	005b      	lsls	r3, r3, #1
 80003f0:	2201      	movs	r2, #1
 80003f2:	fa02 f303 	lsl.w	r3, r2, r3
 80003f6:	60bb      	str	r3, [r7, #8]

 		temp_mask = first_mask;
 80003f8:	68bb      	ldr	r3, [r7, #8]
 80003fa:	61fb      	str	r3, [r7, #28]
 		for (uint8_t i=pin_lower; i<pin_upper+1; i++){
 80003fc:	797b      	ldrb	r3, [r7, #5]
 80003fe:	76fb      	strb	r3, [r7, #27]
 8000400:	e009      	b.n	8000416 <init_port+0xc2>
 			temp_mask <<= 2;
 8000402:	69fb      	ldr	r3, [r7, #28]
 8000404:	009b      	lsls	r3, r3, #2
 8000406:	61fb      	str	r3, [r7, #28]
 			temp_mask |= first_mask;
 8000408:	69fa      	ldr	r2, [r7, #28]
 800040a:	68bb      	ldr	r3, [r7, #8]
 800040c:	4313      	orrs	r3, r2
 800040e:	61fb      	str	r3, [r7, #28]
 		for (uint8_t i=pin_lower; i<pin_upper+1; i++){
 8000410:	7efb      	ldrb	r3, [r7, #27]
 8000412:	3301      	adds	r3, #1
 8000414:	76fb      	strb	r3, [r7, #27]
 8000416:	793a      	ldrb	r2, [r7, #4]
 8000418:	7efb      	ldrb	r3, [r7, #27]
 800041a:	429a      	cmp	r2, r3
 800041c:	d2f1      	bcs.n	8000402 <init_port+0xae>
 		}

 		*port_mode_reg |=temp_mask;
 800041e:	68fb      	ldr	r3, [r7, #12]
 8000420:	681a      	ldr	r2, [r3, #0]
 8000422:	69fb      	ldr	r3, [r7, #28]
 8000424:	431a      	orrs	r2, r3
 8000426:	68fb      	ldr	r3, [r7, #12]
 8000428:	601a      	str	r2, [r3, #0]
 800042a:	e047      	b.n	80004bc <init_port+0x168>

 	} else if (mode == ANALOG){
 800042c:	79bb      	ldrb	r3, [r7, #6]
 800042e:	2b02      	cmp	r3, #2
 8000430:	d144      	bne.n	80004bc <init_port+0x168>
 		//All 1s for analog mode (conveniently same as clear-mask)

 		*port_mode_reg |= temp_mask;
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	681a      	ldr	r2, [r3, #0]
 8000436:	69fb      	ldr	r3, [r7, #28]
 8000438:	431a      	orrs	r2, r3
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	601a      	str	r2, [r3, #0]

 		//ONLY AVAILABLE FOR PA0 - PA3 !!!!!!

 		// enable the clock for ADC1
		RCC->AHBENR |= RCC_AHBENR_ADC12EN;
 800043e:	4b24      	ldr	r3, [pc, #144]	@ (80004d0 <init_port+0x17c>)
 8000440:	695b      	ldr	r3, [r3, #20]
 8000442:	4a23      	ldr	r2, [pc, #140]	@ (80004d0 <init_port+0x17c>)
 8000444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000448:	6153      	str	r3, [r2, #20]

		// set to synchronise the ADC with the clock
		ADC12_COMMON->CCR |= ADC12_CCR_CKMODE_0;
 800044a:	4b22      	ldr	r3, [pc, #136]	@ (80004d4 <init_port+0x180>)
 800044c:	689b      	ldr	r3, [r3, #8]
 800044e:	4a21      	ldr	r2, [pc, #132]	@ (80004d4 <init_port+0x180>)
 8000450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000454:	6093      	str	r3, [r2, #8]

		// ADEN must be = 0 for configuration (is the default)
		ADC2->CR &= ~ADC_CR_ADVREGEN; // clear voltage regulator enable
 8000456:	4b20      	ldr	r3, [pc, #128]	@ (80004d8 <init_port+0x184>)
 8000458:	689b      	ldr	r3, [r3, #8]
 800045a:	4a1f      	ldr	r2, [pc, #124]	@ (80004d8 <init_port+0x184>)
 800045c:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8000460:	6093      	str	r3, [r2, #8]
		ADC2->CR |= ADC_CR_ADVREGEN_0; // set ADVREGEN TO 01
 8000462:	4b1d      	ldr	r3, [pc, #116]	@ (80004d8 <init_port+0x184>)
 8000464:	689b      	ldr	r3, [r3, #8]
 8000466:	4a1c      	ldr	r2, [pc, #112]	@ (80004d8 <init_port+0x184>)
 8000468:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800046c:	6093      	str	r3, [r2, #8]
		ADC2->CR &= ~ADC_CR_ADCALDIF; // clear bit to enable Single-ended-input
 800046e:	4b1a      	ldr	r3, [pc, #104]	@ (80004d8 <init_port+0x184>)
 8000470:	689b      	ldr	r3, [r3, #8]
 8000472:	4a19      	ldr	r2, [pc, #100]	@ (80004d8 <init_port+0x184>)
 8000474:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8000478:	6093      	str	r3, [r2, #8]

		// calibrate the ADC (self calibration routine)
		ADC2->CR |= ADC_CR_ADCAL;
 800047a:	4b17      	ldr	r3, [pc, #92]	@ (80004d8 <init_port+0x184>)
 800047c:	689b      	ldr	r3, [r3, #8]
 800047e:	4a16      	ldr	r2, [pc, #88]	@ (80004d8 <init_port+0x184>)
 8000480:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000484:	6093      	str	r3, [r2, #8]
		while((ADC2->CR & ADC_CR_ADCAL) == ADC_CR_ADCAL); // Waiting for the calibration to finish
 8000486:	bf00      	nop
 8000488:	4b13      	ldr	r3, [pc, #76]	@ (80004d8 <init_port+0x184>)
 800048a:	689b      	ldr	r3, [r3, #8]
 800048c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8000490:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000494:	d0f8      	beq.n	8000488 <init_port+0x134>


		// single shot mode
		ADC2->CFGR &= ~ADC_CFGR_CONT;
 8000496:	4b10      	ldr	r3, [pc, #64]	@ (80004d8 <init_port+0x184>)
 8000498:	68db      	ldr	r3, [r3, #12]
 800049a:	4a0f      	ldr	r2, [pc, #60]	@ (80004d8 <init_port+0x184>)
 800049c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80004a0:	60d3      	str	r3, [r2, #12]

		// Enable the ADC
		ADC2->CR |= ADC_CR_ADEN;
 80004a2:	4b0d      	ldr	r3, [pc, #52]	@ (80004d8 <init_port+0x184>)
 80004a4:	689b      	ldr	r3, [r3, #8]
 80004a6:	4a0c      	ldr	r2, [pc, #48]	@ (80004d8 <init_port+0x184>)
 80004a8:	f043 0301 	orr.w	r3, r3, #1
 80004ac:	6093      	str	r3, [r2, #8]

		// Wait the ADC to be ready.
		while (!(ADC2->ISR & ADC_ISR_ADRDY));
 80004ae:	bf00      	nop
 80004b0:	4b09      	ldr	r3, [pc, #36]	@ (80004d8 <init_port+0x184>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	f003 0301 	and.w	r3, r3, #1
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d0f9      	beq.n	80004b0 <init_port+0x15c>

 	}


 	//Port has been initialised!! - return the port-struct
 	return port_pt;
 80004bc:	697b      	ldr	r3, [r7, #20]
 }
 80004be:	4618      	mov	r0, r3
 80004c0:	3724      	adds	r7, #36	@ 0x24
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd90      	pop	{r4, r7, pc}
 80004c6:	bf00      	nop
 80004c8:	08004d10 	.word	0x08004d10
 80004cc:	08004d24 	.word	0x08004d24
 80004d0:	40021000 	.word	0x40021000
 80004d4:	50000300 	.word	0x50000300
 80004d8:	50000100 	.word	0x50000100

080004dc <EXTI0_IRQHandler>:

 //Pointers to callback-funcitons (for each of 16 pins)
 void (*EXTI_Callbacks[16])(uint8_t pin_index) = {0x00};
 //Wish this wasn't necessary, but each handler function has to be defined seperately
 //Is there a better way to do this? There doesn't seem to be a generic IQRHandler..
 void EXTI0_IRQHandler(void) {EXTI->PR |= (1 << 0); if (EXTI_Callbacks[0]) EXTI_Callbacks[0](0);}
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
 80004e0:	4b07      	ldr	r3, [pc, #28]	@ (8000500 <EXTI0_IRQHandler+0x24>)
 80004e2:	695b      	ldr	r3, [r3, #20]
 80004e4:	4a06      	ldr	r2, [pc, #24]	@ (8000500 <EXTI0_IRQHandler+0x24>)
 80004e6:	f043 0301 	orr.w	r3, r3, #1
 80004ea:	6153      	str	r3, [r2, #20]
 80004ec:	4b05      	ldr	r3, [pc, #20]	@ (8000504 <EXTI0_IRQHandler+0x28>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d003      	beq.n	80004fc <EXTI0_IRQHandler+0x20>
 80004f4:	4b03      	ldr	r3, [pc, #12]	@ (8000504 <EXTI0_IRQHandler+0x28>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	2000      	movs	r0, #0
 80004fa:	4798      	blx	r3
 80004fc:	bf00      	nop
 80004fe:	bd80      	pop	{r7, pc}
 8000500:	40010400 	.word	0x40010400
 8000504:	20000190 	.word	0x20000190

08000508 <EXTI1_IRQHandler>:
 void EXTI1_IRQHandler(void) {EXTI->PR |= (1 << 1); if (EXTI_Callbacks[1]) EXTI_Callbacks[1](1);}
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
 800050c:	4b07      	ldr	r3, [pc, #28]	@ (800052c <EXTI1_IRQHandler+0x24>)
 800050e:	695b      	ldr	r3, [r3, #20]
 8000510:	4a06      	ldr	r2, [pc, #24]	@ (800052c <EXTI1_IRQHandler+0x24>)
 8000512:	f043 0302 	orr.w	r3, r3, #2
 8000516:	6153      	str	r3, [r2, #20]
 8000518:	4b05      	ldr	r3, [pc, #20]	@ (8000530 <EXTI1_IRQHandler+0x28>)
 800051a:	685b      	ldr	r3, [r3, #4]
 800051c:	2b00      	cmp	r3, #0
 800051e:	d003      	beq.n	8000528 <EXTI1_IRQHandler+0x20>
 8000520:	4b03      	ldr	r3, [pc, #12]	@ (8000530 <EXTI1_IRQHandler+0x28>)
 8000522:	685b      	ldr	r3, [r3, #4]
 8000524:	2001      	movs	r0, #1
 8000526:	4798      	blx	r3
 8000528:	bf00      	nop
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40010400 	.word	0x40010400
 8000530:	20000190 	.word	0x20000190

08000534 <EXTI2_TSC_IRQHandler>:
 void EXTI2_TSC_IRQHandler(void) {EXTI->PR |= (1 << 2); if (EXTI_Callbacks[2]) EXTI_Callbacks[2](2);}
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
 8000538:	4b07      	ldr	r3, [pc, #28]	@ (8000558 <EXTI2_TSC_IRQHandler+0x24>)
 800053a:	695b      	ldr	r3, [r3, #20]
 800053c:	4a06      	ldr	r2, [pc, #24]	@ (8000558 <EXTI2_TSC_IRQHandler+0x24>)
 800053e:	f043 0304 	orr.w	r3, r3, #4
 8000542:	6153      	str	r3, [r2, #20]
 8000544:	4b05      	ldr	r3, [pc, #20]	@ (800055c <EXTI2_TSC_IRQHandler+0x28>)
 8000546:	689b      	ldr	r3, [r3, #8]
 8000548:	2b00      	cmp	r3, #0
 800054a:	d003      	beq.n	8000554 <EXTI2_TSC_IRQHandler+0x20>
 800054c:	4b03      	ldr	r3, [pc, #12]	@ (800055c <EXTI2_TSC_IRQHandler+0x28>)
 800054e:	689b      	ldr	r3, [r3, #8]
 8000550:	2002      	movs	r0, #2
 8000552:	4798      	blx	r3
 8000554:	bf00      	nop
 8000556:	bd80      	pop	{r7, pc}
 8000558:	40010400 	.word	0x40010400
 800055c:	20000190 	.word	0x20000190

08000560 <EXTI3_IRQHandler>:
 void EXTI3_IRQHandler(void) {EXTI->PR |= (1 << 3); if (EXTI_Callbacks[3]) EXTI_Callbacks[3](3);}
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
 8000564:	4b07      	ldr	r3, [pc, #28]	@ (8000584 <EXTI3_IRQHandler+0x24>)
 8000566:	695b      	ldr	r3, [r3, #20]
 8000568:	4a06      	ldr	r2, [pc, #24]	@ (8000584 <EXTI3_IRQHandler+0x24>)
 800056a:	f043 0308 	orr.w	r3, r3, #8
 800056e:	6153      	str	r3, [r2, #20]
 8000570:	4b05      	ldr	r3, [pc, #20]	@ (8000588 <EXTI3_IRQHandler+0x28>)
 8000572:	68db      	ldr	r3, [r3, #12]
 8000574:	2b00      	cmp	r3, #0
 8000576:	d003      	beq.n	8000580 <EXTI3_IRQHandler+0x20>
 8000578:	4b03      	ldr	r3, [pc, #12]	@ (8000588 <EXTI3_IRQHandler+0x28>)
 800057a:	68db      	ldr	r3, [r3, #12]
 800057c:	2003      	movs	r0, #3
 800057e:	4798      	blx	r3
 8000580:	bf00      	nop
 8000582:	bd80      	pop	{r7, pc}
 8000584:	40010400 	.word	0x40010400
 8000588:	20000190 	.word	0x20000190

0800058c <EXTI4_IRQHandler>:
 void EXTI4_IRQHandler(void) {EXTI->PR |= (1 << 4); if (EXTI_Callbacks[4]) EXTI_Callbacks[4](4);}
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
 8000590:	4b07      	ldr	r3, [pc, #28]	@ (80005b0 <EXTI4_IRQHandler+0x24>)
 8000592:	695b      	ldr	r3, [r3, #20]
 8000594:	4a06      	ldr	r2, [pc, #24]	@ (80005b0 <EXTI4_IRQHandler+0x24>)
 8000596:	f043 0310 	orr.w	r3, r3, #16
 800059a:	6153      	str	r3, [r2, #20]
 800059c:	4b05      	ldr	r3, [pc, #20]	@ (80005b4 <EXTI4_IRQHandler+0x28>)
 800059e:	691b      	ldr	r3, [r3, #16]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d003      	beq.n	80005ac <EXTI4_IRQHandler+0x20>
 80005a4:	4b03      	ldr	r3, [pc, #12]	@ (80005b4 <EXTI4_IRQHandler+0x28>)
 80005a6:	691b      	ldr	r3, [r3, #16]
 80005a8:	2004      	movs	r0, #4
 80005aa:	4798      	blx	r3
 80005ac:	bf00      	nop
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	40010400 	.word	0x40010400
 80005b4:	20000190 	.word	0x20000190

080005b8 <EXTI9_5_IRQHandler>:
 //Must find which pin in 5-9 range triggered handler
 void EXTI9_5_IRQHandler(void) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
     for (uint8_t i = 5; i <= 9; i++) {
 80005be:	2305      	movs	r3, #5
 80005c0:	71fb      	strb	r3, [r7, #7]
 80005c2:	e022      	b.n	800060a <EXTI9_5_IRQHandler+0x52>
         if (EXTI->PR & (1 << i)) {
 80005c4:	4b15      	ldr	r3, [pc, #84]	@ (800061c <EXTI9_5_IRQHandler+0x64>)
 80005c6:	695b      	ldr	r3, [r3, #20]
 80005c8:	79fa      	ldrb	r2, [r7, #7]
 80005ca:	2101      	movs	r1, #1
 80005cc:	fa01 f202 	lsl.w	r2, r1, r2
 80005d0:	4013      	ands	r3, r2
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d016      	beq.n	8000604 <EXTI9_5_IRQHandler+0x4c>
             EXTI->PR |= (1 << i);  // Clear pending flag
 80005d6:	4b11      	ldr	r3, [pc, #68]	@ (800061c <EXTI9_5_IRQHandler+0x64>)
 80005d8:	695b      	ldr	r3, [r3, #20]
 80005da:	79fa      	ldrb	r2, [r7, #7]
 80005dc:	2101      	movs	r1, #1
 80005de:	fa01 f202 	lsl.w	r2, r1, r2
 80005e2:	4611      	mov	r1, r2
 80005e4:	4a0d      	ldr	r2, [pc, #52]	@ (800061c <EXTI9_5_IRQHandler+0x64>)
 80005e6:	430b      	orrs	r3, r1
 80005e8:	6153      	str	r3, [r2, #20]
             if (EXTI_Callbacks[i]) EXTI_Callbacks[i](i);  // Call user-defined function
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	4a0c      	ldr	r2, [pc, #48]	@ (8000620 <EXTI9_5_IRQHandler+0x68>)
 80005ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d006      	beq.n	8000604 <EXTI9_5_IRQHandler+0x4c>
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	4a09      	ldr	r2, [pc, #36]	@ (8000620 <EXTI9_5_IRQHandler+0x68>)
 80005fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005fe:	79fa      	ldrb	r2, [r7, #7]
 8000600:	4610      	mov	r0, r2
 8000602:	4798      	blx	r3
     for (uint8_t i = 5; i <= 9; i++) {
 8000604:	79fb      	ldrb	r3, [r7, #7]
 8000606:	3301      	adds	r3, #1
 8000608:	71fb      	strb	r3, [r7, #7]
 800060a:	79fb      	ldrb	r3, [r7, #7]
 800060c:	2b09      	cmp	r3, #9
 800060e:	d9d9      	bls.n	80005c4 <EXTI9_5_IRQHandler+0xc>
         }
     }
 }
 8000610:	bf00      	nop
 8000612:	bf00      	nop
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	40010400 	.word	0x40010400
 8000620:	20000190 	.word	0x20000190

08000624 <EXTI15_10_IRQHandler>:

 void EXTI15_10_IRQHandler(void) {
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
     for (uint8_t i = 10; i <= 15; i++) {
 800062a:	230a      	movs	r3, #10
 800062c:	71fb      	strb	r3, [r7, #7]
 800062e:	e022      	b.n	8000676 <EXTI15_10_IRQHandler+0x52>
         if (EXTI->PR & (1 << i)) {
 8000630:	4b15      	ldr	r3, [pc, #84]	@ (8000688 <EXTI15_10_IRQHandler+0x64>)
 8000632:	695b      	ldr	r3, [r3, #20]
 8000634:	79fa      	ldrb	r2, [r7, #7]
 8000636:	2101      	movs	r1, #1
 8000638:	fa01 f202 	lsl.w	r2, r1, r2
 800063c:	4013      	ands	r3, r2
 800063e:	2b00      	cmp	r3, #0
 8000640:	d016      	beq.n	8000670 <EXTI15_10_IRQHandler+0x4c>
             EXTI->PR |= (1 << i);  // Clear pending flag
 8000642:	4b11      	ldr	r3, [pc, #68]	@ (8000688 <EXTI15_10_IRQHandler+0x64>)
 8000644:	695b      	ldr	r3, [r3, #20]
 8000646:	79fa      	ldrb	r2, [r7, #7]
 8000648:	2101      	movs	r1, #1
 800064a:	fa01 f202 	lsl.w	r2, r1, r2
 800064e:	4611      	mov	r1, r2
 8000650:	4a0d      	ldr	r2, [pc, #52]	@ (8000688 <EXTI15_10_IRQHandler+0x64>)
 8000652:	430b      	orrs	r3, r1
 8000654:	6153      	str	r3, [r2, #20]
             if (EXTI_Callbacks[i]) EXTI_Callbacks[i](i);  // Call user-defined function
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	4a0c      	ldr	r2, [pc, #48]	@ (800068c <EXTI15_10_IRQHandler+0x68>)
 800065a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800065e:	2b00      	cmp	r3, #0
 8000660:	d006      	beq.n	8000670 <EXTI15_10_IRQHandler+0x4c>
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	4a09      	ldr	r2, [pc, #36]	@ (800068c <EXTI15_10_IRQHandler+0x68>)
 8000666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800066a:	79fa      	ldrb	r2, [r7, #7]
 800066c:	4610      	mov	r0, r2
 800066e:	4798      	blx	r3
     for (uint8_t i = 10; i <= 15; i++) {
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	3301      	adds	r3, #1
 8000674:	71fb      	strb	r3, [r7, #7]
 8000676:	79fb      	ldrb	r3, [r7, #7]
 8000678:	2b0f      	cmp	r3, #15
 800067a:	d9d9      	bls.n	8000630 <EXTI15_10_IRQHandler+0xc>
         }
     }
 }
 800067c:	bf00      	nop
 800067e:	bf00      	nop
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	40010400 	.word	0x40010400
 800068c:	20000190 	.word	0x20000190

08000690 <enable_interupt>:



 void enable_interupt(GPIO *port_pt, uint8_t pin_index,
 					trigger_type trigger, uint8_t priority,
 					void (*interupt_handler)(uint8_t pin_index)){
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
 8000698:	4608      	mov	r0, r1
 800069a:	4611      	mov	r1, r2
 800069c:	461a      	mov	r2, r3
 800069e:	4603      	mov	r3, r0
 80006a0:	70fb      	strb	r3, [r7, #3]
 80006a2:	460b      	mov	r3, r1
 80006a4:	70bb      	strb	r3, [r7, #2]
 80006a6:	4613      	mov	r3, r2
 80006a8:	707b      	strb	r3, [r7, #1]

 	//Link interupt_handler function to appropriate EXTI_Callback
 	EXTI_Callbacks[pin_index] = interupt_handler;
 80006aa:	78fb      	ldrb	r3, [r7, #3]
 80006ac:	493b      	ldr	r1, [pc, #236]	@ (800079c <enable_interupt+0x10c>)
 80006ae:	69ba      	ldr	r2, [r7, #24]
 80006b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b4:	b672      	cpsid	i
}
 80006b6:	bf00      	nop
 	// Disable the interrupts while messing around with the settings
 	//  otherwise can lead to strange behaviour
 	__disable_irq();

 	// Enable the system configuration controller (SYSCFG in RCC)
 	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80006b8:	4b39      	ldr	r3, [pc, #228]	@ (80007a0 <enable_interupt+0x110>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	4a38      	ldr	r2, [pc, #224]	@ (80007a0 <enable_interupt+0x110>)
 80006be:	f043 0301 	orr.w	r3, r3, #1
 80006c2:	6193      	str	r3, [r2, #24]

 	//Tell pin-0 multiplexer to target selected-port (PORT_IND)

 	//If pin 0-3 or 12-15 :

 	uint32_t exticr_shift = 4 * (pin_index % 4);
 80006c4:	78fb      	ldrb	r3, [r7, #3]
 80006c6:	f003 0303 	and.w	r3, r3, #3
 80006ca:	009b      	lsls	r3, r3, #2
 80006cc:	60fb      	str	r3, [r7, #12]
 	SYSCFG->EXTICR[pin_index / 4] &= ~(0xF << exticr_shift); // clear old bits
 80006ce:	4a35      	ldr	r2, [pc, #212]	@ (80007a4 <enable_interupt+0x114>)
 80006d0:	78fb      	ldrb	r3, [r7, #3]
 80006d2:	089b      	lsrs	r3, r3, #2
 80006d4:	b2d8      	uxtb	r0, r3
 80006d6:	4603      	mov	r3, r0
 80006d8:	3302      	adds	r3, #2
 80006da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006de:	210f      	movs	r1, #15
 80006e0:	68fa      	ldr	r2, [r7, #12]
 80006e2:	fa01 f202 	lsl.w	r2, r1, r2
 80006e6:	43d2      	mvns	r2, r2
 80006e8:	492e      	ldr	r1, [pc, #184]	@ (80007a4 <enable_interupt+0x114>)
 80006ea:	401a      	ands	r2, r3
 80006ec:	1c83      	adds	r3, r0, #2
 80006ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 	SYSCFG->EXTICR[pin_index / 4] |= (port_pt->PORT_IND << exticr_shift); // set new bits
 80006f2:	4a2c      	ldr	r2, [pc, #176]	@ (80007a4 <enable_interupt+0x114>)
 80006f4:	78fb      	ldrb	r3, [r7, #3]
 80006f6:	089b      	lsrs	r3, r3, #2
 80006f8:	b2d8      	uxtb	r0, r3
 80006fa:	4603      	mov	r3, r0
 80006fc:	3302      	adds	r3, #2
 80006fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000702:	687a      	ldr	r2, [r7, #4]
 8000704:	7812      	ldrb	r2, [r2, #0]
 8000706:	4611      	mov	r1, r2
 8000708:	68fa      	ldr	r2, [r7, #12]
 800070a:	fa01 f202 	lsl.w	r2, r1, r2
 800070e:	4925      	ldr	r1, [pc, #148]	@ (80007a4 <enable_interupt+0x114>)
 8000710:	431a      	orrs	r2, r3
 8000712:	1c83      	adds	r3, r0, #2
 8000714:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

 	//  Select interrupt on rising/falling edge (pins are consecutive bits)
 	if (trigger==RISING_EDGE){
 8000718:	78bb      	ldrb	r3, [r7, #2]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d10a      	bne.n	8000734 <enable_interupt+0xa4>
 		//Set rising-edge
 		EXTI->RTSR |= (1 << pin_index);
 800071e:	4b22      	ldr	r3, [pc, #136]	@ (80007a8 <enable_interupt+0x118>)
 8000720:	689b      	ldr	r3, [r3, #8]
 8000722:	78fa      	ldrb	r2, [r7, #3]
 8000724:	2101      	movs	r1, #1
 8000726:	fa01 f202 	lsl.w	r2, r1, r2
 800072a:	4611      	mov	r1, r2
 800072c:	4a1e      	ldr	r2, [pc, #120]	@ (80007a8 <enable_interupt+0x118>)
 800072e:	430b      	orrs	r3, r1
 8000730:	6093      	str	r3, [r2, #8]
 8000732:	e009      	b.n	8000748 <enable_interupt+0xb8>
 	} else{
 		//Set falling-edge
 		EXTI->FTSR |= (1 << pin_index);
 8000734:	4b1c      	ldr	r3, [pc, #112]	@ (80007a8 <enable_interupt+0x118>)
 8000736:	68db      	ldr	r3, [r3, #12]
 8000738:	78fa      	ldrb	r2, [r7, #3]
 800073a:	2101      	movs	r1, #1
 800073c:	fa01 f202 	lsl.w	r2, r1, r2
 8000740:	4611      	mov	r1, r2
 8000742:	4a19      	ldr	r2, [pc, #100]	@ (80007a8 <enable_interupt+0x118>)
 8000744:	430b      	orrs	r3, r1
 8000746:	60d3      	str	r3, [r2, #12]
 	}


 	// set the interrupt from EXTI line x as 'not masked' - as in, enable it.
 	EXTI->IMR |= (1 << pin_index);
 8000748:	4b17      	ldr	r3, [pc, #92]	@ (80007a8 <enable_interupt+0x118>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	78fa      	ldrb	r2, [r7, #3]
 800074e:	2101      	movs	r1, #1
 8000750:	fa01 f202 	lsl.w	r2, r1, r2
 8000754:	4611      	mov	r1, r2
 8000756:	4a14      	ldr	r2, [pc, #80]	@ (80007a8 <enable_interupt+0x118>)
 8000758:	430b      	orrs	r3, r1
 800075a:	6013      	str	r3, [r2, #0]

 	// Tell the NVIC module that EXTIx interrupts should be handled

 	//Pins 0-4 have a seperate request-num (from 6-10),
 	//pins 5-9 are all at 23, and pins 10-15 are at 40
 	uint8_t req_num = (pin_index <= 4) ? (6 + pin_index) :
 800075c:	78fb      	ldrb	r3, [r7, #3]
 800075e:	2b04      	cmp	r3, #4
 8000760:	d803      	bhi.n	800076a <enable_interupt+0xda>
 8000762:	78fb      	ldrb	r3, [r7, #3]
 8000764:	3306      	adds	r3, #6
 8000766:	b2db      	uxtb	r3, r3
 8000768:	e005      	b.n	8000776 <enable_interupt+0xe6>
 800076a:	78fb      	ldrb	r3, [r7, #3]
 800076c:	2b09      	cmp	r3, #9
 800076e:	d801      	bhi.n	8000774 <enable_interupt+0xe4>
 8000770:	2317      	movs	r3, #23
 8000772:	e000      	b.n	8000776 <enable_interupt+0xe6>
 8000774:	2328      	movs	r3, #40	@ 0x28
 8000776:	72fb      	strb	r3, [r7, #11]
 					  (pin_index <= 9) ? 23 : 40;

 	NVIC_SetPriority(req_num, priority);  // Set Priority
 8000778:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800077c:	787a      	ldrb	r2, [r7, #1]
 800077e:	4611      	mov	r1, r2
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff fda3 	bl	80002cc <__NVIC_SetPriority>
 	NVIC_EnableIRQ(req_num);
 8000786:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff fd80 	bl	8000290 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000790:	b662      	cpsie	i
}
 8000792:	bf00      	nop

 	// Re-enable all interrupts (now that we are finished)
 	__enable_irq();

 }
 8000794:	bf00      	nop
 8000796:	3710      	adds	r7, #16
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	20000190 	.word	0x20000190
 80007a0:	40021000 	.word	0x40021000
 80007a4:	40010000 	.word	0x40010000
 80007a8:	40010400 	.word	0x40010400

080007ac <transmit_game_state>:
};


// =================================== Game Functions ====================================
// Prints via UART game state
void transmit_game_state() {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b090      	sub	sp, #64	@ 0x40
 80007b0:	af00      	add	r7, sp, #0
    char buffer[64];
    sprintf(buffer, "DIGS REMAINING:%d TREASURES:%d\r\n\n", game.digs_remaining, game.items_left_to_find);
 80007b2:	4b08      	ldr	r3, [pc, #32]	@ (80007d4 <transmit_game_state+0x28>)
 80007b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80007b6:	4b07      	ldr	r3, [pc, #28]	@ (80007d4 <transmit_game_state+0x28>)
 80007b8:	69db      	ldr	r3, [r3, #28]
 80007ba:	4638      	mov	r0, r7
 80007bc:	4906      	ldr	r1, [pc, #24]	@ (80007d8 <transmit_game_state+0x2c>)
 80007be:	f003 fdf3 	bl	80043a8 <siprintf>
    serial_output_string(buffer, &USART1_PORT);
 80007c2:	463b      	mov	r3, r7
 80007c4:	4905      	ldr	r1, [pc, #20]	@ (80007dc <transmit_game_state+0x30>)
 80007c6:	4618      	mov	r0, r3
 80007c8:	f000 fe8d 	bl	80014e6 <serial_output_string>
}
 80007cc:	bf00      	nop
 80007ce:	3740      	adds	r7, #64	@ 0x40
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	2000000c 	.word	0x2000000c
 80007d8:	08004ba4 	.word	0x08004ba4
 80007dc:	20000064 	.word	0x20000064

080007e0 <fn_a>:

// Timer callback
static void fn_a(const TimerSel sel, GameState *game) {
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b092      	sub	sp, #72	@ 0x48
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	6039      	str	r1, [r7, #0]
 80007ea:	71fb      	strb	r3, [r7, #7]
	game->game_time_remaining = game->game_time_remaining - 1;
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007f0:	1e5a      	subs	r2, r3, #1
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	62da      	str	r2, [r3, #44]	@ 0x2c
    char buffer[64];
    sprintf(buffer, "TIME REMAINING:%d\r\n", game->game_time_remaining);
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80007fa:	f107 0308 	add.w	r3, r7, #8
 80007fe:	4907      	ldr	r1, [pc, #28]	@ (800081c <fn_a+0x3c>)
 8000800:	4618      	mov	r0, r3
 8000802:	f003 fdd1 	bl	80043a8 <siprintf>
    serial_output_string(buffer, &USART1_PORT);
 8000806:	f107 0308 	add.w	r3, r7, #8
 800080a:	4905      	ldr	r1, [pc, #20]	@ (8000820 <fn_a+0x40>)
 800080c:	4618      	mov	r0, r3
 800080e:	f000 fe6a 	bl	80014e6 <serial_output_string>
}
 8000812:	bf00      	nop
 8000814:	3748      	adds	r7, #72	@ 0x48
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	08004bc8 	.word	0x08004bc8
 8000820:	20000064 	.word	0x20000064

08000824 <start_game>:

// --- Start Game Signal (from USART or button) ---
void start_game(GameState *game) {
 8000824:	b580      	push	{r7, lr}
 8000826:	b086      	sub	sp, #24
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
	// Restart game state
    game->game_over = 0;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2200      	movs	r2, #0
 8000830:	631a      	str	r2, [r3, #48]	@ 0x30
    game->game_time_remaining = 240;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	22f0      	movs	r2, #240	@ 0xf0
 8000836:	62da      	str	r2, [r3, #44]	@ 0x2c
    game->digs_remaining = 4;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	2204      	movs	r2, #4
 800083c:	625a      	str	r2, [r3, #36]	@ 0x24

    int count = 0;
 800083e:	2300      	movs	r3, #0
 8000840:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < 6; i++) {
 8000842:	2300      	movs	r3, #0
 8000844:	613b      	str	r3, [r7, #16]
 8000846:	e00b      	b.n	8000860 <start_game+0x3c>
        if (game->correct_servos[i] != 0) {
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	693a      	ldr	r2, [r7, #16]
 800084c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d002      	beq.n	800085a <start_game+0x36>
            count++;
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	3301      	adds	r3, #1
 8000858:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < 6; i++) {
 800085a:	693b      	ldr	r3, [r7, #16]
 800085c:	3301      	adds	r3, #1
 800085e:	613b      	str	r3, [r7, #16]
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	2b05      	cmp	r3, #5
 8000864:	ddf0      	ble.n	8000848 <start_game+0x24>
        }
    }
    game->total_items_to_find = count;
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	697a      	ldr	r2, [r7, #20]
 800086a:	635a      	str	r2, [r3, #52]	@ 0x34

    // Calibrate: Set all servos to 0°
    for (uint8_t servoId = 1; servoId <= 6; servoId++)
 800086c:	2301      	movs	r3, #1
 800086e:	73fb      	strb	r3, [r7, #15]
 8000870:	e007      	b.n	8000882 <start_game+0x5e>
    {
      SetServoAngle(servoId, 0);
 8000872:	7bfb      	ldrb	r3, [r7, #15]
 8000874:	2100      	movs	r1, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f000 f8e2 	bl	8000a40 <SetServoAngle>
    for (uint8_t servoId = 1; servoId <= 6; servoId++)
 800087c:	7bfb      	ldrb	r3, [r7, #15]
 800087e:	3301      	adds	r3, #1
 8000880:	73fb      	strb	r3, [r7, #15]
 8000882:	7bfb      	ldrb	r3, [r7, #15]
 8000884:	2b06      	cmp	r3, #6
 8000886:	d9f4      	bls.n	8000872 <start_game+0x4e>
    }

    // Init game timer
    timer_init();
 8000888:	f001 f872 	bl	8001970 <timer_init>
    const TimerSel tim_a = TIMER_SEL_7;
 800088c:	2304      	movs	r3, #4
 800088e:	73bb      	strb	r3, [r7, #14]
    timer_prescaler_set(tim_a, 11999);
 8000890:	7bbb      	ldrb	r3, [r7, #14]
 8000892:	f642 61df 	movw	r1, #11999	@ 0x2edf
 8000896:	4618      	mov	r0, r3
 8000898:	f001 f94e 	bl	8001b38 <timer_prescaler_set>
    timer_period_set(tim_a, 3999);
 800089c:	7bbb      	ldrb	r3, [r7, #14]
 800089e:	f640 719f 	movw	r1, #3999	@ 0xf9f
 80008a2:	4618      	mov	r0, r3
 80008a4:	f001 f924 	bl	8001af0 <timer_period_set>
    timer_silent_set(tim_a, false);
 80008a8:	7bbb      	ldrb	r3, [r7, #14]
 80008aa:	2100      	movs	r1, #0
 80008ac:	4618      	mov	r0, r3
 80008ae:	f001 f905 	bl	8001abc <timer_silent_set>
    timer_recur_set(tim_a, true);
 80008b2:	7bbb      	ldrb	r3, [r7, #14]
 80008b4:	2101      	movs	r1, #1
 80008b6:	4618      	mov	r0, r3
 80008b8:	f001 f982 	bl	8001bc0 <timer_recur_set>
    timer_callback_set(tim_a, &fn_a);
 80008bc:	7bbb      	ldrb	r3, [r7, #14]
 80008be:	4909      	ldr	r1, [pc, #36]	@ (80008e4 <start_game+0xc0>)
 80008c0:	4618      	mov	r0, r3
 80008c2:	f001 fa01 	bl	8001cc8 <timer_callback_set>
    timer_enable_set(tim_a, true);
 80008c6:	7bbb      	ldrb	r3, [r7, #14]
 80008c8:	2101      	movs	r1, #1
 80008ca:	4618      	mov	r0, r3
 80008cc:	f001 f8b2 	bl	8001a34 <timer_enable_set>

    serial_output_string("Game Started\r\n\n", &USART1_PORT);
 80008d0:	4905      	ldr	r1, [pc, #20]	@ (80008e8 <start_game+0xc4>)
 80008d2:	4806      	ldr	r0, [pc, #24]	@ (80008ec <start_game+0xc8>)
 80008d4:	f000 fe07 	bl	80014e6 <serial_output_string>

    transmit_game_state();
 80008d8:	f7ff ff68 	bl	80007ac <transmit_game_state>

}
 80008dc:	bf00      	nop
 80008de:	3718      	adds	r7, #24
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	080007e1 	.word	0x080007e1
 80008e8:	20000064 	.word	0x20000064
 80008ec:	08004bdc 	.word	0x08004bdc

080008f0 <update_game_state>:

// Game variable update function
void update_game_state(uint8_t result, GameState *game, GameTriggers *triggers) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	60b9      	str	r1, [r7, #8]
 80008fa:	607a      	str	r2, [r7, #4]
 80008fc:	73fb      	strb	r3, [r7, #15]
	// Update game state depending if successful dig
	if (result == 1) {
 80008fe:	7bfb      	ldrb	r3, [r7, #15]
 8000900:	2b01      	cmp	r3, #1
 8000902:	d116      	bne.n	8000932 <update_game_state+0x42>
		game->items_found++;
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	699b      	ldr	r3, [r3, #24]
 8000908:	1c5a      	adds	r2, r3, #1
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	619a      	str	r2, [r3, #24]
		game->digs_remaining--;
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000912:	1e5a      	subs	r2, r3, #1
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	625a      	str	r2, [r3, #36]	@ 0x24
		game->digs_taken--;
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	6a1b      	ldr	r3, [r3, #32]
 800091c:	1e5a      	subs	r2, r3, #1
 800091e:	68bb      	ldr	r3, [r7, #8]
 8000920:	621a      	str	r2, [r3, #32]
		game->items_left_to_find--;
 8000922:	68bb      	ldr	r3, [r7, #8]
 8000924:	69db      	ldr	r3, [r3, #28]
 8000926:	1e5a      	subs	r2, r3, #1
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	61da      	str	r2, [r3, #28]
		transmit_game_state();
 800092c:	f7ff ff3e 	bl	80007ac <transmit_game_state>
	} else {
		game->digs_remaining--;
		game->digs_taken--;
		transmit_game_state();
	}
}
 8000930:	e00b      	b.n	800094a <update_game_state+0x5a>
		game->digs_remaining--;
 8000932:	68bb      	ldr	r3, [r7, #8]
 8000934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000936:	1e5a      	subs	r2, r3, #1
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	625a      	str	r2, [r3, #36]	@ 0x24
		game->digs_taken--;
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	6a1b      	ldr	r3, [r3, #32]
 8000940:	1e5a      	subs	r2, r3, #1
 8000942:	68bb      	ldr	r3, [r7, #8]
 8000944:	621a      	str	r2, [r3, #32]
		transmit_game_state();
 8000946:	f7ff ff31 	bl	80007ac <transmit_game_state>
}
 800094a:	bf00      	nop
 800094c:	3710      	adds	r7, #16
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
	...

08000954 <check_game_over>:

//Check for game over conditions
uint8_t check_game_over(GameState *game) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
    if (game->digs_remaining == 0 || game->game_time_remaining == 1 || game->items_left_to_find == 0) {
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000960:	2b00      	cmp	r3, #0
 8000962:	d007      	beq.n	8000974 <check_game_over+0x20>
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000968:	2b01      	cmp	r3, #1
 800096a:	d003      	beq.n	8000974 <check_game_over+0x20>
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	69db      	ldr	r3, [r3, #28]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d11d      	bne.n	80009b0 <check_game_over+0x5c>
  	    const TimerSel tim_a = TIMER_SEL_7;
 8000974:	2304      	movs	r3, #4
 8000976:	73fb      	strb	r3, [r7, #15]

  	    if (game->items_left_to_find == 0) {
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	69db      	ldr	r3, [r3, #28]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d109      	bne.n	8000994 <check_game_over+0x40>
      	  	timer_enable_set(tim_a, false);
 8000980:	7bfb      	ldrb	r3, [r7, #15]
 8000982:	2100      	movs	r1, #0
 8000984:	4618      	mov	r0, r3
 8000986:	f001 f855 	bl	8001a34 <timer_enable_set>

      		serial_output_string((char *) "You Win!\n", &USART1_PORT);
 800098a:	490c      	ldr	r1, [pc, #48]	@ (80009bc <check_game_over+0x68>)
 800098c:	480c      	ldr	r0, [pc, #48]	@ (80009c0 <check_game_over+0x6c>)
 800098e:	f000 fdaa 	bl	80014e6 <serial_output_string>
 8000992:	e008      	b.n	80009a6 <check_game_over+0x52>

      	}
      	else {
      	  	timer_enable_set(tim_a, false);
 8000994:	7bfb      	ldrb	r3, [r7, #15]
 8000996:	2100      	movs	r1, #0
 8000998:	4618      	mov	r0, r3
 800099a:	f001 f84b 	bl	8001a34 <timer_enable_set>

      		serial_output_string((char *) "Game Over\n", &USART1_PORT);
 800099e:	4907      	ldr	r1, [pc, #28]	@ (80009bc <check_game_over+0x68>)
 80009a0:	4808      	ldr	r0, [pc, #32]	@ (80009c4 <check_game_over+0x70>)
 80009a2:	f000 fda0 	bl	80014e6 <serial_output_string>
      	}

        game->game_over = 1;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	2201      	movs	r2, #1
 80009aa:	631a      	str	r2, [r3, #48]	@ 0x30
        return 1;
 80009ac:	2301      	movs	r3, #1
 80009ae:	e000      	b.n	80009b2 <check_game_over+0x5e>
    }
    return 0;
 80009b0:	2300      	movs	r3, #0
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3710      	adds	r7, #16
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20000064 	.word	0x20000064
 80009c0:	08004bec 	.word	0x08004bec
 80009c4:	08004bf8 	.word	0x08004bf8

080009c8 <handle_touch>:
pad_dug[triggers.servo_controlled] = true;
*/
// =================================== Callback Functions ===================================

// Each EXTI handler calls this with the corresponding pin number
void handle_touch(uint8_t pad) {
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	71fb      	strb	r3, [r7, #7]
	triggers.touchpad_pressed = pad;
 80009d2:	79fb      	ldrb	r3, [r7, #7]
 80009d4:	4a03      	ldr	r2, [pc, #12]	@ (80009e4 <handle_touch+0x1c>)
 80009d6:	6013      	str	r3, [r2, #0]
}
 80009d8:	bf00      	nop
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr
 80009e4:	20000044 	.word	0x20000044

080009e8 <output_callback>:

// Transmit callback
void output_callback() {
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
	return;
 80009ec:	bf00      	nop
}
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
	...

080009f8 <input_callback>:

// Receive callback
void input_callback(char *data, uint32_t len) {
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b086      	sub	sp, #24
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	6039      	str	r1, [r7, #0]
	// Check for game start input
	char compare[] = "game start";
 8000a02:	4a0d      	ldr	r2, [pc, #52]	@ (8000a38 <input_callback+0x40>)
 8000a04:	f107 0308 	add.w	r3, r7, #8
 8000a08:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a0a:	c303      	stmia	r3!, {r0, r1}
 8000a0c:	801a      	strh	r2, [r3, #0]
 8000a0e:	3302      	adds	r3, #2
 8000a10:	0c12      	lsrs	r2, r2, #16
 8000a12:	701a      	strb	r2, [r3, #0]
	uint16_t test = strcmp(data, compare);
 8000a14:	f107 0308 	add.w	r3, r7, #8
 8000a18:	4619      	mov	r1, r3
 8000a1a:	6878      	ldr	r0, [r7, #4]
 8000a1c:	f7ff fbd8 	bl	80001d0 <strcmp>
 8000a20:	4603      	mov	r3, r0
 8000a22:	82fb      	strh	r3, [r7, #22]
	if (!test) {
 8000a24:	8afb      	ldrh	r3, [r7, #22]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d102      	bne.n	8000a30 <input_callback+0x38>
		start_game(&game);
 8000a2a:	4804      	ldr	r0, [pc, #16]	@ (8000a3c <input_callback+0x44>)
 8000a2c:	f7ff fefa 	bl	8000824 <start_game>
	}
}
 8000a30:	bf00      	nop
 8000a32:	3718      	adds	r7, #24
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	08004c04 	.word	0x08004c04
 8000a3c:	2000000c 	.word	0x2000000c

08000a40 <SetServoAngle>:

void SetServoAngle(uint8_t servoId, uint16_t angle)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b094      	sub	sp, #80	@ 0x50
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	4603      	mov	r3, r0
 8000a48:	460a      	mov	r2, r1
 8000a4a:	71fb      	strb	r3, [r7, #7]
 8000a4c:	4613      	mov	r3, r2
 8000a4e:	80bb      	strh	r3, [r7, #4]
  if (angle > 180) angle = 180;
 8000a50:	88bb      	ldrh	r3, [r7, #4]
 8000a52:	2bb4      	cmp	r3, #180	@ 0xb4
 8000a54:	d901      	bls.n	8000a5a <SetServoAngle+0x1a>
 8000a56:	23b4      	movs	r3, #180	@ 0xb4
 8000a58:	80bb      	strh	r3, [r7, #4]
  uint32_t pulse = PWM_MIN_PULSE + (angle * (PWM_MAX_PULSE - PWM_MIN_PULSE) / 180);
 8000a5a:	88bb      	ldrh	r3, [r7, #4]
 8000a5c:	22c8      	movs	r2, #200	@ 0xc8
 8000a5e:	fb02 f303 	mul.w	r3, r2, r3
 8000a62:	4a26      	ldr	r2, [pc, #152]	@ (8000afc <SetServoAngle+0xbc>)
 8000a64:	fb82 1203 	smull	r1, r2, r2, r3
 8000a68:	441a      	add	r2, r3
 8000a6a:	11d2      	asrs	r2, r2, #7
 8000a6c:	17db      	asrs	r3, r3, #31
 8000a6e:	1ad3      	subs	r3, r2, r3
 8000a70:	3332      	adds	r3, #50	@ 0x32
 8000a72:	64fb      	str	r3, [r7, #76]	@ 0x4c

  switch (servoId)
 8000a74:	79fb      	ldrb	r3, [r7, #7]
 8000a76:	3b01      	subs	r3, #1
 8000a78:	2b05      	cmp	r3, #5
 8000a7a:	d82d      	bhi.n	8000ad8 <SetServoAngle+0x98>
 8000a7c:	a201      	add	r2, pc, #4	@ (adr r2, 8000a84 <SetServoAngle+0x44>)
 8000a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a82:	bf00      	nop
 8000a84:	08000a9d 	.word	0x08000a9d
 8000a88:	08000aa7 	.word	0x08000aa7
 8000a8c:	08000ab1 	.word	0x08000ab1
 8000a90:	08000abb 	.word	0x08000abb
 8000a94:	08000ac5 	.word	0x08000ac5
 8000a98:	08000acf 	.word	0x08000acf
  {
    case 1: __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse); break; // PE2
 8000a9c:	4b18      	ldr	r3, [pc, #96]	@ (8000b00 <SetServoAngle+0xc0>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000aa2:	635a      	str	r2, [r3, #52]	@ 0x34
 8000aa4:	e019      	b.n	8000ada <SetServoAngle+0x9a>
    case 2: __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pulse); break; // PE3
 8000aa6:	4b16      	ldr	r3, [pc, #88]	@ (8000b00 <SetServoAngle+0xc0>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000aac:	639a      	str	r2, [r3, #56]	@ 0x38
 8000aae:	e014      	b.n	8000ada <SetServoAngle+0x9a>
    case 3: __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse); break; // PA0
 8000ab0:	4b14      	ldr	r3, [pc, #80]	@ (8000b04 <SetServoAngle+0xc4>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000ab6:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ab8:	e00f      	b.n	8000ada <SetServoAngle+0x9a>
    case 4: __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pulse); break; // PA1
 8000aba:	4b12      	ldr	r3, [pc, #72]	@ (8000b04 <SetServoAngle+0xc4>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000ac0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ac2:	e00a      	b.n	8000ada <SetServoAngle+0x9a>
    case 5: __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pulse); break; // PD12
 8000ac4:	4b10      	ldr	r3, [pc, #64]	@ (8000b08 <SetServoAngle+0xc8>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000aca:	635a      	str	r2, [r3, #52]	@ 0x34
 8000acc:	e005      	b.n	8000ada <SetServoAngle+0x9a>
    case 6: __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, pulse); break; // PD13
 8000ace:	4b0e      	ldr	r3, [pc, #56]	@ (8000b08 <SetServoAngle+0xc8>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000ad4:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ad6:	e000      	b.n	8000ada <SetServoAngle+0x9a>
    default: break;
 8000ad8:	bf00      	nop
  }

  // Log action
  char txBuffer[64];
  sprintf(txBuffer, "Setting Servo %d to %d°\r\n", servoId, angle);
 8000ada:	79fa      	ldrb	r2, [r7, #7]
 8000adc:	88bb      	ldrh	r3, [r7, #4]
 8000ade:	f107 000c 	add.w	r0, r7, #12
 8000ae2:	490a      	ldr	r1, [pc, #40]	@ (8000b0c <SetServoAngle+0xcc>)
 8000ae4:	f003 fc60 	bl	80043a8 <siprintf>
  serial_output_string(txBuffer, &USART1_PORT);
 8000ae8:	f107 030c 	add.w	r3, r7, #12
 8000aec:	4908      	ldr	r1, [pc, #32]	@ (8000b10 <SetServoAngle+0xd0>)
 8000aee:	4618      	mov	r0, r3
 8000af0:	f000 fcf9 	bl	80014e6 <serial_output_string>
}
 8000af4:	bf00      	nop
 8000af6:	3750      	adds	r7, #80	@ 0x50
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	b60b60b7 	.word	0xb60b60b7
 8000b00:	2000021c 	.word	0x2000021c
 8000b04:	200001d0 	.word	0x200001d0
 8000b08:	20000268 	.word	0x20000268
 8000b0c:	08004c10 	.word	0x08004c10
 8000b10:	20000064 	.word	0x20000064

08000b14 <get_servo>:
  * @retval None
  */


void get_servo(uint8_t pin_index)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b096      	sub	sp, #88	@ 0x58
 8000b18:	af02      	add	r7, sp, #8
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	71fb      	strb	r3, [r7, #7]
  // Map EXTI line to touch sensor index (0-5)
  static const uint8_t touch_pins[6] = {7, 6, 5, 4, 3, 13}; // PB7, PB6, PB5, PB4, PB3, PB13
  static const uint8_t touch_ports[6] = {1, 1, 1, 1, 1, 1}; // GPIOB=1
  uint8_t touch_index = 255;
 8000b1e:	23ff      	movs	r3, #255	@ 0xff
 8000b20:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  for (uint8_t i = 0; i < 6; i++)
 8000b24:	2300      	movs	r3, #0
 8000b26:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8000b2a:	e016      	b.n	8000b5a <get_servo+0x46>
  {
    if (pin_index == touch_pins[i] && touch_ports[i] == 1) // All on GPIOB
 8000b2c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000b30:	4a35      	ldr	r2, [pc, #212]	@ (8000c08 <get_servo+0xf4>)
 8000b32:	5cd3      	ldrb	r3, [r2, r3]
 8000b34:	79fa      	ldrb	r2, [r7, #7]
 8000b36:	429a      	cmp	r2, r3
 8000b38:	d10a      	bne.n	8000b50 <get_servo+0x3c>
 8000b3a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000b3e:	4a33      	ldr	r2, [pc, #204]	@ (8000c0c <get_servo+0xf8>)
 8000b40:	5cd3      	ldrb	r3, [r2, r3]
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d104      	bne.n	8000b50 <get_servo+0x3c>
    {
      touch_index = i;
 8000b46:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000b4a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      break;
 8000b4e:	e008      	b.n	8000b62 <get_servo+0x4e>
  for (uint8_t i = 0; i < 6; i++)
 8000b50:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000b54:	3301      	adds	r3, #1
 8000b56:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8000b5a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000b5e:	2b05      	cmp	r3, #5
 8000b60:	d9e4      	bls.n	8000b2c <get_servo+0x18>
    }
  }

  if (touch_index < 6)
 8000b62:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000b66:	2b05      	cmp	r3, #5
 8000b68:	d84a      	bhi.n	8000c00 <get_servo+0xec>
  {
    uint8_t servoId = touch_to_servo_map[touch_index];
 8000b6a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000b6e:	4a28      	ldr	r2, [pc, #160]	@ (8000c10 <get_servo+0xfc>)
 8000b70:	5cd3      	ldrb	r3, [r2, r3]
 8000b72:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    if (servoId >= 1 && servoId <= 6)
 8000b76:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d040      	beq.n	8000c00 <get_servo+0xec>
 8000b7e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000b82:	2b06      	cmp	r3, #6
 8000b84:	d83c      	bhi.n	8000c00 <get_servo+0xec>
    {
      // Toggle servo state
      uint8_t servoIndex = servoId - 1; // Array index (0-5)
 8000b86:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000b8a:	3b01      	subs	r3, #1
 8000b8c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
      servo_states[servoIndex] = !servo_states[servoIndex];
 8000b90:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000b94:	4a1f      	ldr	r2, [pc, #124]	@ (8000c14 <get_servo+0x100>)
 8000b96:	5cd3      	ldrb	r3, [r2, r3]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	bf0c      	ite	eq
 8000b9c:	2301      	moveq	r3, #1
 8000b9e:	2300      	movne	r3, #0
 8000ba0:	b2da      	uxtb	r2, r3
 8000ba2:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000ba6:	4611      	mov	r1, r2
 8000ba8:	4a1a      	ldr	r2, [pc, #104]	@ (8000c14 <get_servo+0x100>)
 8000baa:	54d1      	strb	r1, [r2, r3]
      uint16_t angle = servo_states[servoIndex] ? 90 : 0;
 8000bac:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000bb0:	4a18      	ldr	r2, [pc, #96]	@ (8000c14 <get_servo+0x100>)
 8000bb2:	5cd3      	ldrb	r3, [r2, r3]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <get_servo+0xa8>
 8000bb8:	235a      	movs	r3, #90	@ 0x5a
 8000bba:	e000      	b.n	8000bbe <get_servo+0xaa>
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      char txBuffer[64];
      sprintf(txBuffer, "Touch detected on PB%d, toggling Servo %d to %d°\r\n\n",
              touch_pins[touch_index], servoId, angle);
 8000bc2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000bc6:	4a10      	ldr	r2, [pc, #64]	@ (8000c08 <get_servo+0xf4>)
 8000bc8:	5cd3      	ldrb	r3, [r2, r3]
      sprintf(txBuffer, "Touch detected on PB%d, toggling Servo %d to %d°\r\n\n",
 8000bca:	4619      	mov	r1, r3
 8000bcc:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8000bd0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8000bd4:	f107 0008 	add.w	r0, r7, #8
 8000bd8:	9300      	str	r3, [sp, #0]
 8000bda:	4613      	mov	r3, r2
 8000bdc:	460a      	mov	r2, r1
 8000bde:	490e      	ldr	r1, [pc, #56]	@ (8000c18 <get_servo+0x104>)
 8000be0:	f003 fbe2 	bl	80043a8 <siprintf>
      serial_output_string(txBuffer, &USART1_PORT);
 8000be4:	f107 0308 	add.w	r3, r7, #8
 8000be8:	490c      	ldr	r1, [pc, #48]	@ (8000c1c <get_servo+0x108>)
 8000bea:	4618      	mov	r0, r3
 8000bec:	f000 fc7b 	bl	80014e6 <serial_output_string>


      SetServoAngle(servoId, angle);
 8000bf0:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8000bf4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000bf8:	4611      	mov	r1, r2
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff ff20 	bl	8000a40 <SetServoAngle>
    }
  }
}
 8000c00:	bf00      	nop
 8000c02:	3750      	adds	r7, #80	@ 0x50
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	08004d38 	.word	0x08004d38
 8000c0c:	08004d40 	.word	0x08004d40
 8000c10:	20000000 	.word	0x20000000
 8000c14:	200002b4 	.word	0x200002b4
 8000c18:	08004c2c 	.word	0x08004c2c
 8000c1c:	20000064 	.word	0x20000064

08000c20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b0a8      	sub	sp, #160	@ 0xa0
 8000c24:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c26:	f001 f8d7 	bl	8001dd8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c2a:	f000 f93f 	bl	8000eac <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c2e:	f000 fab3 	bl	8001198 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c32:	f000 f97f 	bl	8000f34 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000c36:	f000 f9e3 	bl	8001000 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000c3a:	f000 fa47 	bl	80010cc <MX_TIM4_Init>
  //MX_USART1_UART_Init();
  /* USER CODE BEGIN 2 */

  // Initialize touch sensors
  GPIO *touch_pads_pb = init_port(B, INPUT, 3, 13); // PB3-PB7, PB13
 8000c3e:	230d      	movs	r3, #13
 8000c40:	2203      	movs	r2, #3
 8000c42:	2100      	movs	r1, #0
 8000c44:	2001      	movs	r0, #1
 8000c46:	f7ff fb85 	bl	8000354 <init_port>
 8000c4a:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
  // Enable interrupts for touch sensors
  enable_interupt(touch_pads_pb, 3, RISING_EDGE, 0, &handle_touch); // PB3
 8000c4e:	4b89      	ldr	r3, [pc, #548]	@ (8000e74 <main+0x254>)
 8000c50:	9300      	str	r3, [sp, #0]
 8000c52:	2300      	movs	r3, #0
 8000c54:	2200      	movs	r2, #0
 8000c56:	2103      	movs	r1, #3
 8000c58:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000c5c:	f7ff fd18 	bl	8000690 <enable_interupt>
  enable_interupt(touch_pads_pb, 4, RISING_EDGE, 0, &handle_touch); // PB4
 8000c60:	4b84      	ldr	r3, [pc, #528]	@ (8000e74 <main+0x254>)
 8000c62:	9300      	str	r3, [sp, #0]
 8000c64:	2300      	movs	r3, #0
 8000c66:	2200      	movs	r2, #0
 8000c68:	2104      	movs	r1, #4
 8000c6a:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000c6e:	f7ff fd0f 	bl	8000690 <enable_interupt>
  enable_interupt(touch_pads_pb, 5, RISING_EDGE, 0, &handle_touch); // PB5
 8000c72:	4b80      	ldr	r3, [pc, #512]	@ (8000e74 <main+0x254>)
 8000c74:	9300      	str	r3, [sp, #0]
 8000c76:	2300      	movs	r3, #0
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2105      	movs	r1, #5
 8000c7c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000c80:	f7ff fd06 	bl	8000690 <enable_interupt>
  enable_interupt(touch_pads_pb, 6, RISING_EDGE, 0, &handle_touch); // PB6
 8000c84:	4b7b      	ldr	r3, [pc, #492]	@ (8000e74 <main+0x254>)
 8000c86:	9300      	str	r3, [sp, #0]
 8000c88:	2300      	movs	r3, #0
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2106      	movs	r1, #6
 8000c8e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000c92:	f7ff fcfd 	bl	8000690 <enable_interupt>
  enable_interupt(touch_pads_pb, 7, RISING_EDGE, 0, &handle_touch); // PB7
 8000c96:	4b77      	ldr	r3, [pc, #476]	@ (8000e74 <main+0x254>)
 8000c98:	9300      	str	r3, [sp, #0]
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2107      	movs	r1, #7
 8000ca0:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000ca4:	f7ff fcf4 	bl	8000690 <enable_interupt>
  enable_interupt(touch_pads_pb, 13, RISING_EDGE, 0, &handle_touch); // PB13
 8000ca8:	4b72      	ldr	r3, [pc, #456]	@ (8000e74 <main+0x254>)
 8000caa:	9300      	str	r3, [sp, #0]
 8000cac:	2300      	movs	r3, #0
 8000cae:	2200      	movs	r2, #0
 8000cb0:	210d      	movs	r1, #13
 8000cb2:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000cb6:	f7ff fceb 	bl	8000690 <enable_interupt>

  // Serial Init
  serial_initialise(115200, &USART1_PORT, &output_callback, &input_callback);
 8000cba:	4b6f      	ldr	r3, [pc, #444]	@ (8000e78 <main+0x258>)
 8000cbc:	4a6f      	ldr	r2, [pc, #444]	@ (8000e7c <main+0x25c>)
 8000cbe:	4970      	ldr	r1, [pc, #448]	@ (8000e80 <main+0x260>)
 8000cc0:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8000cc4:	f000 fb92 	bl	80013ec <serial_initialise>

  enable_interrupts(&USART1_PORT);
 8000cc8:	486d      	ldr	r0, [pc, #436]	@ (8000e80 <main+0x260>)
 8000cca:	f000 fc2f 	bl	800152c <enable_interrupts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Wait for game start
	  if (game.game_over) {
 8000cce:	4b6d      	ldr	r3, [pc, #436]	@ (8000e84 <main+0x264>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 80c9 	bne.w	8000e6a <main+0x24a>
		  continue;
	  }

	  int check = check_game_over(&game);
 8000cd8:	486a      	ldr	r0, [pc, #424]	@ (8000e84 <main+0x264>)
 8000cda:	f7ff fe3b 	bl	8000954 <check_game_over>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	  if (check == 1) {
 8000ce4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	f000 80c0 	beq.w	8000e6e <main+0x24e>
		  continue;
	  }

	  if (triggers.touchpad_pressed != -1) {
 8000cee:	4b66      	ldr	r3, [pc, #408]	@ (8000e88 <main+0x268>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cf6:	d0ea      	beq.n	8000cce <main+0xae>
		  triggers.servo_controlled = triggers.touchpad_pressed;
 8000cf8:	4b63      	ldr	r3, [pc, #396]	@ (8000e88 <main+0x268>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a62      	ldr	r2, [pc, #392]	@ (8000e88 <main+0x268>)
 8000cfe:	60d3      	str	r3, [r2, #12]

	      transmit_game_state();
 8000d00:	f7ff fd54 	bl	80007ac <transmit_game_state>

	      char buffer[64];
	      sprintf(buffer, "touchpad %d chosen, door %d being controlled!\r\n", triggers.touchpad_pressed,  triggers.servo_controlled);
 8000d04:	4b60      	ldr	r3, [pc, #384]	@ (8000e88 <main+0x268>)
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	4b5f      	ldr	r3, [pc, #380]	@ (8000e88 <main+0x268>)
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	4638      	mov	r0, r7
 8000d0e:	495f      	ldr	r1, [pc, #380]	@ (8000e8c <main+0x26c>)
 8000d10:	f003 fb4a 	bl	80043a8 <siprintf>
	      serial_output_string(buffer, &USART1_PORT);
 8000d14:	463b      	mov	r3, r7
 8000d16:	495a      	ldr	r1, [pc, #360]	@ (8000e80 <main+0x260>)
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f000 fbe4 	bl	80014e6 <serial_output_string>

	      if (triggers.servo_controlled != -1 && triggers.servo_controlled != last_servo_selection) {
 8000d1e:	4b5a      	ldr	r3, [pc, #360]	@ (8000e88 <main+0x268>)
 8000d20:	68db      	ldr	r3, [r3, #12]
 8000d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d26:	f000 809b 	beq.w	8000e60 <main+0x240>
 8000d2a:	4b57      	ldr	r3, [pc, #348]	@ (8000e88 <main+0x268>)
 8000d2c:	68da      	ldr	r2, [r3, #12]
 8000d2e:	4b58      	ldr	r3, [pc, #352]	@ (8000e90 <main+0x270>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	429a      	cmp	r2, r3
 8000d34:	f000 8094 	beq.w	8000e60 <main+0x240>

	    	  get_servo(triggers.touchpad_pressed);
 8000d38:	4b53      	ldr	r3, [pc, #332]	@ (8000e88 <main+0x268>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff fee8 	bl	8000b14 <get_servo>

	    	  // Run peek loop for short time
	    	  uint32_t peek_start = HAL_GetTick();
 8000d44:	f001 f8a2 	bl	8001e8c <HAL_GetTick>
 8000d48:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
	    	  bool committed_dig = false;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

	    	  while (HAL_GetTick() - peek_start < 3000) {
 8000d52:	e015      	b.n	8000d80 <main+0x160>

	        	  door_manager_update(manager);

	        	  float trimpot = map_range((float)analog_out[0], 0.0f, 4095.0f, 0.0f, 100.0f);
	    		   */
	        	  float trimpot = 0;
 8000d54:	f04f 0300 	mov.w	r3, #0
 8000d58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	        	  if (trimpot >= triggers.peek_threshold) {
 8000d5c:	4b4a      	ldr	r3, [pc, #296]	@ (8000e88 <main+0x268>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	ee07 3a90 	vmov	s15, r3
 8000d64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d68:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8000d6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d74:	da00      	bge.n	8000d78 <main+0x158>
 8000d76:	e003      	b.n	8000d80 <main+0x160>
	        		  committed_dig = true;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
	        		  break;
 8000d7e:	e009      	b.n	8000d94 <main+0x174>
	    	  while (HAL_GetTick() - peek_start < 3000) {
 8000d80:	f001 f884 	bl	8001e8c <HAL_GetTick>
 8000d84:	4602      	mov	r2, r0
 8000d86:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000d8a:	1ad3      	subs	r3, r2, r3
 8000d8c:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d9df      	bls.n	8000d54 <main+0x134>
	        	  }
	           }
	    	   // Now process peek or dig
	    	   if (committed_dig) {
 8000d94:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d038      	beq.n	8000e0e <main+0x1ee>
	    		   // Dig
	        	   bool success = false;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
	        	   for (int i = 0; i < 6; i++) {
 8000da2:	2300      	movs	r3, #0
 8000da4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000da8:	e011      	b.n	8000dce <main+0x1ae>
	        		   if (game.correct_servos[i] == triggers.servo_controlled) {
 8000daa:	4a36      	ldr	r2, [pc, #216]	@ (8000e84 <main+0x264>)
 8000dac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000db0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000db4:	4b34      	ldr	r3, [pc, #208]	@ (8000e88 <main+0x268>)
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d103      	bne.n	8000dc4 <main+0x1a4>
	        		   success = true;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
	        	       break;
 8000dc2:	e008      	b.n	8000dd6 <main+0x1b6>
	        	   for (int i = 0; i < 6; i++) {
 8000dc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000dc8:	3301      	adds	r3, #1
 8000dca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000dce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000dd2:	2b05      	cmp	r3, #5
 8000dd4:	dde9      	ble.n	8000daa <main+0x18a>
	        	        }
	        	    }

	        	    update_game_state(success ? 1 : 0, &game, &triggers);
 8000dd6:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8000dda:	4a2b      	ldr	r2, [pc, #172]	@ (8000e88 <main+0x268>)
 8000ddc:	4929      	ldr	r1, [pc, #164]	@ (8000e84 <main+0x264>)
 8000dde:	4618      	mov	r0, r3
 8000de0:	f7ff fd86 	bl	80008f0 <update_game_state>
	        	    char idk[64];
	        	    sprintf(idk, "DIG %s at pad %d\r\n\n", success ? "SUCCESS" : "FAIL", triggers.servo_controlled);
 8000de4:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <main+0x1d0>
 8000dec:	4a29      	ldr	r2, [pc, #164]	@ (8000e94 <main+0x274>)
 8000dee:	e000      	b.n	8000df2 <main+0x1d2>
 8000df0:	4a29      	ldr	r2, [pc, #164]	@ (8000e98 <main+0x278>)
 8000df2:	4b25      	ldr	r3, [pc, #148]	@ (8000e88 <main+0x268>)
 8000df4:	68db      	ldr	r3, [r3, #12]
 8000df6:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8000dfa:	4928      	ldr	r1, [pc, #160]	@ (8000e9c <main+0x27c>)
 8000dfc:	f003 fad4 	bl	80043a8 <siprintf>
	        	    serial_output_string(idk, &USART1_PORT);
 8000e00:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e04:	491e      	ldr	r1, [pc, #120]	@ (8000e80 <main+0x260>)
 8000e06:	4618      	mov	r0, r3
 8000e08:	f000 fb6d 	bl	80014e6 <serial_output_string>
 8000e0c:	e008      	b.n	8000e20 <main+0x200>

	             } else {
	            	 game.peeks_used++;
 8000e0e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e84 <main+0x264>)
 8000e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e12:	3301      	adds	r3, #1
 8000e14:	4a1b      	ldr	r2, [pc, #108]	@ (8000e84 <main+0x264>)
 8000e16:	6293      	str	r3, [r2, #40]	@ 0x28
	           		 serial_output_string((char *) "PEEK ONLY\r\n\n", &USART1_PORT);
 8000e18:	4919      	ldr	r1, [pc, #100]	@ (8000e80 <main+0x260>)
 8000e1a:	4821      	ldr	r0, [pc, #132]	@ (8000ea0 <main+0x280>)
 8000e1c:	f000 fb63 	bl	80014e6 <serial_output_string>

	             }

	        	 triggers.touchpad_pressed = -1;
 8000e20:	4b19      	ldr	r3, [pc, #100]	@ (8000e88 <main+0x268>)
 8000e22:	f04f 32ff 	mov.w	r2, #4294967295
 8000e26:	601a      	str	r2, [r3, #0]
	        	 last_servo_selection = triggers.servo_controlled;
 8000e28:	4b17      	ldr	r3, [pc, #92]	@ (8000e88 <main+0x268>)
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	4a18      	ldr	r2, [pc, #96]	@ (8000e90 <main+0x270>)
 8000e2e:	6013      	str	r3, [r2, #0]
	        	 triggers.servo_controlled = -1;
 8000e30:	4b15      	ldr	r3, [pc, #84]	@ (8000e88 <main+0x268>)
 8000e32:	f04f 32ff 	mov.w	r2, #4294967295
 8000e36:	60da      	str	r2, [r3, #12]

	        	 char yes[64];
	        	 sprintf(yes, "touchpad reset to %d, servo %d, previous servo %d\r\n\n", triggers.touchpad_pressed, triggers.servo_controlled, last_servo_selection);
 8000e38:	4b13      	ldr	r3, [pc, #76]	@ (8000e88 <main+0x268>)
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	4b12      	ldr	r3, [pc, #72]	@ (8000e88 <main+0x268>)
 8000e3e:	68d9      	ldr	r1, [r3, #12]
 8000e40:	4b13      	ldr	r3, [pc, #76]	@ (8000e90 <main+0x270>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8000e48:	9300      	str	r3, [sp, #0]
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	4915      	ldr	r1, [pc, #84]	@ (8000ea4 <main+0x284>)
 8000e4e:	f003 faab 	bl	80043a8 <siprintf>
	        	 serial_output_string(yes, &USART1_PORT);
 8000e52:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e56:	490a      	ldr	r1, [pc, #40]	@ (8000e80 <main+0x260>)
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f000 fb44 	bl	80014e6 <serial_output_string>
	      if (triggers.servo_controlled != -1 && triggers.servo_controlled != last_servo_selection) {
 8000e5e:	e007      	b.n	8000e70 <main+0x250>
	         } else {
	        	 serial_output_string((char *) "invalid choice", &USART1_PORT);
 8000e60:	4907      	ldr	r1, [pc, #28]	@ (8000e80 <main+0x260>)
 8000e62:	4811      	ldr	r0, [pc, #68]	@ (8000ea8 <main+0x288>)
 8000e64:	f000 fb3f 	bl	80014e6 <serial_output_string>
 8000e68:	e731      	b.n	8000cce <main+0xae>
		  continue;
 8000e6a:	bf00      	nop
 8000e6c:	e72f      	b.n	8000cce <main+0xae>
		  continue;
 8000e6e:	bf00      	nop
  {
 8000e70:	e72d      	b.n	8000cce <main+0xae>
 8000e72:	bf00      	nop
 8000e74:	080009c9 	.word	0x080009c9
 8000e78:	080009f9 	.word	0x080009f9
 8000e7c:	080009e9 	.word	0x080009e9
 8000e80:	20000064 	.word	0x20000064
 8000e84:	2000000c 	.word	0x2000000c
 8000e88:	20000044 	.word	0x20000044
 8000e8c:	08004c64 	.word	0x08004c64
 8000e90:	20000008 	.word	0x20000008
 8000e94:	08004c94 	.word	0x08004c94
 8000e98:	08004c9c 	.word	0x08004c9c
 8000e9c:	08004ca4 	.word	0x08004ca4
 8000ea0:	08004cb8 	.word	0x08004cb8
 8000ea4:	08004cc8 	.word	0x08004cc8
 8000ea8:	08004d00 	.word	0x08004d00

08000eac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b090      	sub	sp, #64	@ 0x40
 8000eb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eb2:	f107 0318 	add.w	r3, r7, #24
 8000eb6:	2228      	movs	r2, #40	@ 0x28
 8000eb8:	2100      	movs	r1, #0
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f003 fa94 	bl	80043e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ec0:	1d3b      	adds	r3, r7, #4
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	605a      	str	r2, [r3, #4]
 8000ec8:	609a      	str	r2, [r3, #8]
 8000eca:	60da      	str	r2, [r3, #12]
 8000ecc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ed2:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000ed6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000edc:	2302      	movs	r3, #2
 8000ede:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ee0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000ee6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eec:	f107 0318 	add.w	r3, r7, #24
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f001 fa37 	bl	8002364 <HAL_RCC_OscConfig>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000efc:	f000 f9f0 	bl	80012e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f00:	230f      	movs	r3, #15
 8000f02:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f04:	2302      	movs	r3, #2
 8000f06:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f12:	2300      	movs	r3, #0
 8000f14:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f16:	1d3b      	adds	r3, r7, #4
 8000f18:	2101      	movs	r1, #1
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f002 fa60 	bl	80033e0 <HAL_RCC_ClockConfig>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000f26:	f000 f9db 	bl	80012e0 <Error_Handler>
  }
}
 8000f2a:	bf00      	nop
 8000f2c:	3740      	adds	r7, #64	@ 0x40
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08a      	sub	sp, #40	@ 0x28
 8000f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f3a:	f107 031c 	add.w	r3, r7, #28
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f46:	463b      	mov	r3, r7
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
 8000f52:	611a      	str	r2, [r3, #16]
 8000f54:	615a      	str	r2, [r3, #20]
 8000f56:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f58:	4b28      	ldr	r3, [pc, #160]	@ (8000ffc <MX_TIM2_Init+0xc8>)
 8000f5a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f5e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 479; // 48 MHz / 480 = 100 kHz
 8000f60:	4b26      	ldr	r3, [pc, #152]	@ (8000ffc <MX_TIM2_Init+0xc8>)
 8000f62:	f240 12df 	movw	r2, #479	@ 0x1df
 8000f66:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f68:	4b24      	ldr	r3, [pc, #144]	@ (8000ffc <MX_TIM2_Init+0xc8>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = PWM_PERIOD_TICKS - 1; // 20 ms
 8000f6e:	4b23      	ldr	r3, [pc, #140]	@ (8000ffc <MX_TIM2_Init+0xc8>)
 8000f70:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000f74:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f76:	4b21      	ldr	r3, [pc, #132]	@ (8000ffc <MX_TIM2_Init+0xc8>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ffc <MX_TIM2_Init+0xc8>)
 8000f7e:	2280      	movs	r2, #128	@ 0x80
 8000f80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000f82:	481e      	ldr	r0, [pc, #120]	@ (8000ffc <MX_TIM2_Init+0xc8>)
 8000f84:	f002 fbfc 	bl	8003780 <HAL_TIM_PWM_Init>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8000f8e:	f000 f9a7 	bl	80012e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f92:	2300      	movs	r3, #0
 8000f94:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f96:	2300      	movs	r3, #0
 8000f98:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f9a:	f107 031c 	add.w	r3, r7, #28
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4816      	ldr	r0, [pc, #88]	@ (8000ffc <MX_TIM2_Init+0xc8>)
 8000fa2:	f003 f8cb 	bl	800413c <HAL_TIMEx_MasterConfigSynchronization>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000fac:	f000 f998 	bl	80012e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fb0:	2360      	movs	r3, #96	@ 0x60
 8000fb2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fc0:	463b      	mov	r3, r7
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	480d      	ldr	r0, [pc, #52]	@ (8000ffc <MX_TIM2_Init+0xc8>)
 8000fc8:	f002 fc32 	bl	8003830 <HAL_TIM_PWM_ConfigChannel>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8000fd2:	f000 f985 	bl	80012e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fd6:	463b      	mov	r3, r7
 8000fd8:	2204      	movs	r2, #4
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4807      	ldr	r0, [pc, #28]	@ (8000ffc <MX_TIM2_Init+0xc8>)
 8000fde:	f002 fc27 	bl	8003830 <HAL_TIM_PWM_ConfigChannel>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8000fe8:	f000 f97a 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000fec:	4803      	ldr	r0, [pc, #12]	@ (8000ffc <MX_TIM2_Init+0xc8>)
 8000fee:	f000 fba7 	bl	8001740 <HAL_TIM_MspPostInit>
}
 8000ff2:	bf00      	nop
 8000ff4:	3728      	adds	r7, #40	@ 0x28
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	200001d0 	.word	0x200001d0

08001000 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	@ 0x28
 8001004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_Init 0 */
  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001006:	f107 031c 	add.w	r3, r7, #28
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001012:	463b      	mov	r3, r7
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
 8001020:	615a      	str	r2, [r3, #20]
 8001022:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001024:	4b27      	ldr	r3, [pc, #156]	@ (80010c4 <MX_TIM3_Init+0xc4>)
 8001026:	4a28      	ldr	r2, [pc, #160]	@ (80010c8 <MX_TIM3_Init+0xc8>)
 8001028:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479; // 48 MHz / 480 = 100 kHz
 800102a:	4b26      	ldr	r3, [pc, #152]	@ (80010c4 <MX_TIM3_Init+0xc4>)
 800102c:	f240 12df 	movw	r2, #479	@ 0x1df
 8001030:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001032:	4b24      	ldr	r3, [pc, #144]	@ (80010c4 <MX_TIM3_Init+0xc4>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = PWM_PERIOD_TICKS - 1; // 20 ms
 8001038:	4b22      	ldr	r3, [pc, #136]	@ (80010c4 <MX_TIM3_Init+0xc4>)
 800103a:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800103e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001040:	4b20      	ldr	r3, [pc, #128]	@ (80010c4 <MX_TIM3_Init+0xc4>)
 8001042:	2200      	movs	r2, #0
 8001044:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001046:	4b1f      	ldr	r3, [pc, #124]	@ (80010c4 <MX_TIM3_Init+0xc4>)
 8001048:	2280      	movs	r2, #128	@ 0x80
 800104a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800104c:	481d      	ldr	r0, [pc, #116]	@ (80010c4 <MX_TIM3_Init+0xc4>)
 800104e:	f002 fb97 	bl	8003780 <HAL_TIM_PWM_Init>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8001058:	f000 f942 	bl	80012e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800105c:	2300      	movs	r3, #0
 800105e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001060:	2300      	movs	r3, #0
 8001062:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001064:	f107 031c 	add.w	r3, r7, #28
 8001068:	4619      	mov	r1, r3
 800106a:	4816      	ldr	r0, [pc, #88]	@ (80010c4 <MX_TIM3_Init+0xc4>)
 800106c:	f003 f866 	bl	800413c <HAL_TIMEx_MasterConfigSynchronization>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8001076:	f000 f933 	bl	80012e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800107a:	2360      	movs	r3, #96	@ 0x60
 800107c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001082:	2300      	movs	r3, #0
 8001084:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001086:	2300      	movs	r3, #0
 8001088:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800108a:	463b      	mov	r3, r7
 800108c:	2200      	movs	r2, #0
 800108e:	4619      	mov	r1, r3
 8001090:	480c      	ldr	r0, [pc, #48]	@ (80010c4 <MX_TIM3_Init+0xc4>)
 8001092:	f002 fbcd 	bl	8003830 <HAL_TIM_PWM_ConfigChannel>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 800109c:	f000 f920 	bl	80012e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010a0:	463b      	mov	r3, r7
 80010a2:	2204      	movs	r2, #4
 80010a4:	4619      	mov	r1, r3
 80010a6:	4807      	ldr	r0, [pc, #28]	@ (80010c4 <MX_TIM3_Init+0xc4>)
 80010a8:	f002 fbc2 	bl	8003830 <HAL_TIM_PWM_ConfigChannel>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 80010b2:	f000 f915 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80010b6:	4803      	ldr	r0, [pc, #12]	@ (80010c4 <MX_TIM3_Init+0xc4>)
 80010b8:	f000 fb42 	bl	8001740 <HAL_TIM_MspPostInit>
}
 80010bc:	bf00      	nop
 80010be:	3728      	adds	r7, #40	@ 0x28
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	2000021c 	.word	0x2000021c
 80010c8:	40000400 	.word	0x40000400

080010cc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	@ 0x28
 80010d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_Init 0 */
  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d2:	f107 031c 	add.w	r3, r7, #28
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010de:	463b      	mov	r3, r7
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
 80010ec:	615a      	str	r2, [r3, #20]
 80010ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */
  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80010f0:	4b27      	ldr	r3, [pc, #156]	@ (8001190 <MX_TIM4_Init+0xc4>)
 80010f2:	4a28      	ldr	r2, [pc, #160]	@ (8001194 <MX_TIM4_Init+0xc8>)
 80010f4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 479; // 48 MHz / 480 = 100 kHz
 80010f6:	4b26      	ldr	r3, [pc, #152]	@ (8001190 <MX_TIM4_Init+0xc4>)
 80010f8:	f240 12df 	movw	r2, #479	@ 0x1df
 80010fc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010fe:	4b24      	ldr	r3, [pc, #144]	@ (8001190 <MX_TIM4_Init+0xc4>)
 8001100:	2200      	movs	r2, #0
 8001102:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = PWM_PERIOD_TICKS - 1; // 20 ms
 8001104:	4b22      	ldr	r3, [pc, #136]	@ (8001190 <MX_TIM4_Init+0xc4>)
 8001106:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800110a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800110c:	4b20      	ldr	r3, [pc, #128]	@ (8001190 <MX_TIM4_Init+0xc4>)
 800110e:	2200      	movs	r2, #0
 8001110:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001112:	4b1f      	ldr	r3, [pc, #124]	@ (8001190 <MX_TIM4_Init+0xc4>)
 8001114:	2280      	movs	r2, #128	@ 0x80
 8001116:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001118:	481d      	ldr	r0, [pc, #116]	@ (8001190 <MX_TIM4_Init+0xc4>)
 800111a:	f002 fb31 	bl	8003780 <HAL_TIM_PWM_Init>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_TIM4_Init+0x5c>
  {
    Error_Handler();
 8001124:	f000 f8dc 	bl	80012e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001128:	2300      	movs	r3, #0
 800112a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800112c:	2300      	movs	r3, #0
 800112e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001130:	f107 031c 	add.w	r3, r7, #28
 8001134:	4619      	mov	r1, r3
 8001136:	4816      	ldr	r0, [pc, #88]	@ (8001190 <MX_TIM4_Init+0xc4>)
 8001138:	f003 f800 	bl	800413c <HAL_TIMEx_MasterConfigSynchronization>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_TIM4_Init+0x7a>
  {
    Error_Handler();
 8001142:	f000 f8cd 	bl	80012e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001146:	2360      	movs	r3, #96	@ 0x60
 8001148:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800114a:	2300      	movs	r3, #0
 800114c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800114e:	2300      	movs	r3, #0
 8001150:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001152:	2300      	movs	r3, #0
 8001154:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001156:	463b      	mov	r3, r7
 8001158:	2200      	movs	r2, #0
 800115a:	4619      	mov	r1, r3
 800115c:	480c      	ldr	r0, [pc, #48]	@ (8001190 <MX_TIM4_Init+0xc4>)
 800115e:	f002 fb67 	bl	8003830 <HAL_TIM_PWM_ConfigChannel>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 8001168:	f000 f8ba 	bl	80012e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800116c:	463b      	mov	r3, r7
 800116e:	2204      	movs	r2, #4
 8001170:	4619      	mov	r1, r3
 8001172:	4807      	ldr	r0, [pc, #28]	@ (8001190 <MX_TIM4_Init+0xc4>)
 8001174:	f002 fb5c 	bl	8003830 <HAL_TIM_PWM_ConfigChannel>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_TIM4_Init+0xb6>
  {
    Error_Handler();
 800117e:	f000 f8af 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001182:	4803      	ldr	r0, [pc, #12]	@ (8001190 <MX_TIM4_Init+0xc4>)
 8001184:	f000 fadc 	bl	8001740 <HAL_TIM_MspPostInit>
}
 8001188:	bf00      	nop
 800118a:	3728      	adds	r7, #40	@ 0x28
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20000268 	.word	0x20000268
 8001194:	40000800 	.word	0x40000800

08001198 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	@ 0x28
 800119c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119e:	f107 0314 	add.w	r3, r7, #20
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	60da      	str	r2, [r3, #12]
 80011ac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ae:	4b47      	ldr	r3, [pc, #284]	@ (80012cc <MX_GPIO_Init+0x134>)
 80011b0:	695b      	ldr	r3, [r3, #20]
 80011b2:	4a46      	ldr	r2, [pc, #280]	@ (80012cc <MX_GPIO_Init+0x134>)
 80011b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011b8:	6153      	str	r3, [r2, #20]
 80011ba:	4b44      	ldr	r3, [pc, #272]	@ (80012cc <MX_GPIO_Init+0x134>)
 80011bc:	695b      	ldr	r3, [r3, #20]
 80011be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011c2:	613b      	str	r3, [r7, #16]
 80011c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c6:	4b41      	ldr	r3, [pc, #260]	@ (80012cc <MX_GPIO_Init+0x134>)
 80011c8:	695b      	ldr	r3, [r3, #20]
 80011ca:	4a40      	ldr	r2, [pc, #256]	@ (80012cc <MX_GPIO_Init+0x134>)
 80011cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011d0:	6153      	str	r3, [r2, #20]
 80011d2:	4b3e      	ldr	r3, [pc, #248]	@ (80012cc <MX_GPIO_Init+0x134>)
 80011d4:	695b      	ldr	r3, [r3, #20]
 80011d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011de:	4b3b      	ldr	r3, [pc, #236]	@ (80012cc <MX_GPIO_Init+0x134>)
 80011e0:	695b      	ldr	r3, [r3, #20]
 80011e2:	4a3a      	ldr	r2, [pc, #232]	@ (80012cc <MX_GPIO_Init+0x134>)
 80011e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80011e8:	6153      	str	r3, [r2, #20]
 80011ea:	4b38      	ldr	r3, [pc, #224]	@ (80012cc <MX_GPIO_Init+0x134>)
 80011ec:	695b      	ldr	r3, [r3, #20]
 80011ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80011f2:	60bb      	str	r3, [r7, #8]
 80011f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011f6:	4b35      	ldr	r3, [pc, #212]	@ (80012cc <MX_GPIO_Init+0x134>)
 80011f8:	695b      	ldr	r3, [r3, #20]
 80011fa:	4a34      	ldr	r2, [pc, #208]	@ (80012cc <MX_GPIO_Init+0x134>)
 80011fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001200:	6153      	str	r3, [r2, #20]
 8001202:	4b32      	ldr	r3, [pc, #200]	@ (80012cc <MX_GPIO_Init+0x134>)
 8001204:	695b      	ldr	r3, [r3, #20]
 8001206:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800120e:	4b2f      	ldr	r3, [pc, #188]	@ (80012cc <MX_GPIO_Init+0x134>)
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	4a2e      	ldr	r2, [pc, #184]	@ (80012cc <MX_GPIO_Init+0x134>)
 8001214:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001218:	6153      	str	r3, [r2, #20]
 800121a:	4b2c      	ldr	r3, [pc, #176]	@ (80012cc <MX_GPIO_Init+0x134>)
 800121c:	695b      	ldr	r3, [r3, #20]
 800121e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001222:	603b      	str	r3, [r7, #0]
 8001224:	683b      	ldr	r3, [r7, #0]

  /* Configure PB3-PB7, PB13 for touch sensors */
  GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_13;
 8001226:	f242 03f8 	movw	r3, #8440	@ 0x20f8
 800122a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800122c:	2300      	movs	r3, #0
 800122e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN; // Ensure low when not touched
 8001230:	2302      	movs	r3, #2
 8001232:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001234:	f107 0314 	add.w	r3, r7, #20
 8001238:	4619      	mov	r1, r3
 800123a:	4825      	ldr	r0, [pc, #148]	@ (80012d0 <MX_GPIO_Init+0x138>)
 800123c:	f000 ff18 	bl	8002070 <HAL_GPIO_Init>

  /* Configure PC4 (TX), PC5 (RX) for USART1 */
  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 8001240:	2330      	movs	r3, #48	@ 0x30
 8001242:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001244:	2302      	movs	r3, #2
 8001246:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800124c:	2303      	movs	r3, #3
 800124e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001250:	2307      	movs	r3, #7
 8001252:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	4619      	mov	r1, r3
 800125a:	481e      	ldr	r0, [pc, #120]	@ (80012d4 <MX_GPIO_Init+0x13c>)
 800125c:	f000 ff08 	bl	8002070 <HAL_GPIO_Init>

  /* Configure PA0, PA1 for TIM2_CH1-2 (Servos 3-4) */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001260:	2303      	movs	r3, #3
 8001262:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001264:	2302      	movs	r3, #2
 8001266:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001268:	2300      	movs	r3, #0
 800126a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126c:	2300      	movs	r3, #0
 800126e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001270:	2301      	movs	r3, #1
 8001272:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	4619      	mov	r1, r3
 800127a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800127e:	f000 fef7 	bl	8002070 <HAL_GPIO_Init>

  /* Configure PE2, PE3 for TIM3_CH1-2 (Servos 1-2) */
  GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8001282:	230c      	movs	r3, #12
 8001284:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001286:	2302      	movs	r3, #2
 8001288:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128e:	2300      	movs	r3, #0
 8001290:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001292:	2302      	movs	r3, #2
 8001294:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001296:	f107 0314 	add.w	r3, r7, #20
 800129a:	4619      	mov	r1, r3
 800129c:	480e      	ldr	r0, [pc, #56]	@ (80012d8 <MX_GPIO_Init+0x140>)
 800129e:	f000 fee7 	bl	8002070 <HAL_GPIO_Init>

  /* Configure PD12, PD13 for TIM4_CH1-2 (Servos 5-6) */
  GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 80012a2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80012a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a8:	2302      	movs	r3, #2
 80012aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b0:	2300      	movs	r3, #0
 80012b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80012b4:	2302      	movs	r3, #2
 80012b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012b8:	f107 0314 	add.w	r3, r7, #20
 80012bc:	4619      	mov	r1, r3
 80012be:	4807      	ldr	r0, [pc, #28]	@ (80012dc <MX_GPIO_Init+0x144>)
 80012c0:	f000 fed6 	bl	8002070 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80012c4:	bf00      	nop
 80012c6:	3728      	adds	r7, #40	@ 0x28
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40021000 	.word	0x40021000
 80012d0:	48000400 	.word	0x48000400
 80012d4:	48000800 	.word	0x48000800
 80012d8:	48001000 	.word	0x48001000
 80012dc:	48000c00 	.word	0x48000c00

080012e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80012e4:	b672      	cpsid	i
}
 80012e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012e8:	bf00      	nop
 80012ea:	e7fd      	b.n	80012e8 <Error_Handler+0x8>

080012ec <__NVIC_EnableIRQ>:
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	4603      	mov	r3, r0
 80012f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	db0b      	blt.n	8001316 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	f003 021f 	and.w	r2, r3, #31
 8001304:	4907      	ldr	r1, [pc, #28]	@ (8001324 <__NVIC_EnableIRQ+0x38>)
 8001306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130a:	095b      	lsrs	r3, r3, #5
 800130c:	2001      	movs	r0, #1
 800130e:	fa00 f202 	lsl.w	r2, r0, r2
 8001312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001316:	bf00      	nop
 8001318:	370c      	adds	r7, #12
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	e000e100 	.word	0xe000e100

08001328 <__NVIC_SetPriority>:
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	6039      	str	r1, [r7, #0]
 8001332:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001338:	2b00      	cmp	r3, #0
 800133a:	db0a      	blt.n	8001352 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	b2da      	uxtb	r2, r3
 8001340:	490c      	ldr	r1, [pc, #48]	@ (8001374 <__NVIC_SetPriority+0x4c>)
 8001342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001346:	0112      	lsls	r2, r2, #4
 8001348:	b2d2      	uxtb	r2, r2
 800134a:	440b      	add	r3, r1
 800134c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001350:	e00a      	b.n	8001368 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	b2da      	uxtb	r2, r3
 8001356:	4908      	ldr	r1, [pc, #32]	@ (8001378 <__NVIC_SetPriority+0x50>)
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	f003 030f 	and.w	r3, r3, #15
 800135e:	3b04      	subs	r3, #4
 8001360:	0112      	lsls	r2, r2, #4
 8001362:	b2d2      	uxtb	r2, r2
 8001364:	440b      	add	r3, r1
 8001366:	761a      	strb	r2, [r3, #24]
}
 8001368:	bf00      	nop
 800136a:	370c      	adds	r7, #12
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr
 8001374:	e000e100 	.word	0xe000e100
 8001378:	e000ed00 	.word	0xe000ed00

0800137c <calculate_brr>:
};



// Calculate baud rate register value based on system clock
static uint32_t calculate_brr(uint32_t baud_rate, uint32_t pclk_freq) {
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
    return (pclk_freq + (baud_rate / 2)) / baud_rate;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	085a      	lsrs	r2, r3, #1
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	441a      	add	r2, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001394:	4618      	mov	r0, r3
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <get_pclk_freq>:

// Get the appropriate peripheral clock frequency
static uint32_t get_pclk_freq(uint8_t bus) {
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	71fb      	strb	r3, [r7, #7]
    // For STM32F303, we need to check the actual clock configuration
    uint32_t sysclk = 8000000; // Default HSI frequency
 80013aa:	4b0d      	ldr	r3, [pc, #52]	@ (80013e0 <get_pclk_freq+0x40>)
 80013ac:	60fb      	str	r3, [r7, #12]

    // Check if HSE or PLL is being used (simplified)
    if (RCC->CFGR & RCC_CFGR_SWS_PLL) {
 80013ae:	4b0d      	ldr	r3, [pc, #52]	@ (80013e4 <get_pclk_freq+0x44>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f003 0308 	and.w	r3, r3, #8
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d002      	beq.n	80013c0 <get_pclk_freq+0x20>
        // PLL is active - typical configuration might be 72MHz
        sysclk = 48000000;
 80013ba:	4b0b      	ldr	r3, [pc, #44]	@ (80013e8 <get_pclk_freq+0x48>)
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	e007      	b.n	80013d0 <get_pclk_freq+0x30>
    } else if (RCC->CFGR & RCC_CFGR_SWS_HSE) {
 80013c0:	4b08      	ldr	r3, [pc, #32]	@ (80013e4 <get_pclk_freq+0x44>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f003 0304 	and.w	r3, r3, #4
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <get_pclk_freq+0x30>
        // HSE is active - typically 8MHz external crystal
        sysclk = 8000000;
 80013cc:	4b04      	ldr	r3, [pc, #16]	@ (80013e0 <get_pclk_freq+0x40>)
 80013ce:	60fb      	str	r3, [r7, #12]
    }

    return sysclk;
 80013d0:	68fb      	ldr	r3, [r7, #12]
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3714      	adds	r7, #20
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	007a1200 	.word	0x007a1200
 80013e4:	40021000 	.word	0x40021000
 80013e8:	02dc6c00 	.word	0x02dc6c00

080013ec <serial_initialise>:
		0x00 						// default function pointer is NULL
};


// InitialiseSerial - Initialise the serial port // Input: baud_rate is from an enumerated set
void serial_initialise(uint32_t baud_rate, SerialPort *serial_port, void (*output_callback_function)(void), void (*input_callback_function)(char *, uint32_t)) {
 80013ec:	b590      	push	{r4, r7, lr}
 80013ee:	b087      	sub	sp, #28
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	60f8      	str	r0, [r7, #12]
 80013f4:	60b9      	str	r1, [r7, #8]
 80013f6:	607a      	str	r2, [r7, #4]
 80013f8:	603b      	str	r3, [r7, #0]

	serial_port->output_callback = output_callback_function;
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	625a      	str	r2, [r3, #36]	@ 0x24
	serial_port->receive_callback = input_callback_function;
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	683a      	ldr	r2, [r7, #0]
 8001404:	629a      	str	r2, [r3, #40]	@ 0x28

	// Enable clock power, system configuration clock and GPIOC
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001406:	4b2a      	ldr	r3, [pc, #168]	@ (80014b0 <serial_initialise+0xc4>)
 8001408:	69db      	ldr	r3, [r3, #28]
 800140a:	4a29      	ldr	r2, [pc, #164]	@ (80014b0 <serial_initialise+0xc4>)
 800140c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001410:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8001412:	4b27      	ldr	r3, [pc, #156]	@ (80014b0 <serial_initialise+0xc4>)
 8001414:	699b      	ldr	r3, [r3, #24]
 8001416:	4a26      	ldr	r2, [pc, #152]	@ (80014b0 <serial_initialise+0xc4>)
 8001418:	f043 0301 	orr.w	r3, r3, #1
 800141c:	6193      	str	r3, [r2, #24]

	// Enable the GPIO which is on the AHB bus
	RCC->AHBENR |= serial_port->MaskAHBENR;
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	691a      	ldr	r2, [r3, #16]
 8001422:	4b23      	ldr	r3, [pc, #140]	@ (80014b0 <serial_initialise+0xc4>)
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	4922      	ldr	r1, [pc, #136]	@ (80014b0 <serial_initialise+0xc4>)
 8001428:	4313      	orrs	r3, r2
 800142a:	614b      	str	r3, [r1, #20]

	// Set pin mode to alternate function for the specific GPIO pins
	serial_port->GPIO->MODER = serial_port->SerialPinModeValue;
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	68ba      	ldr	r2, [r7, #8]
 8001432:	6952      	ldr	r2, [r2, #20]
 8001434:	601a      	str	r2, [r3, #0]

	// Enable high speed clock for specific GPIO pins
	serial_port->GPIO->OSPEEDR = serial_port->SerialPinSpeedValue;
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	68ba      	ldr	r2, [r7, #8]
 800143c:	6992      	ldr	r2, [r2, #24]
 800143e:	609a      	str	r2, [r3, #8]

	// Set alternate function to enable USART to external pins
	serial_port->GPIO->AFR[0] |= serial_port->SerialPinAlternatePinValueLow;
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	69d9      	ldr	r1, [r3, #28]
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	6a1a      	ldr	r2, [r3, #32]
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	430a      	orrs	r2, r1
 8001450:	621a      	str	r2, [r3, #32]
	serial_port->GPIO->AFR[1] |= serial_port->SerialPinAlternatePinValueHigh;
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	6a19      	ldr	r1, [r3, #32]
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	430a      	orrs	r2, r1
 8001462:	625a      	str	r2, [r3, #36]	@ 0x24

	// Enable the device based on the bits defined in the serial port definition
	RCC->APB1ENR |= serial_port->MaskAPB1ENR;
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	68da      	ldr	r2, [r3, #12]
 8001468:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <serial_initialise+0xc4>)
 800146a:	69db      	ldr	r3, [r3, #28]
 800146c:	4910      	ldr	r1, [pc, #64]	@ (80014b0 <serial_initialise+0xc4>)
 800146e:	4313      	orrs	r3, r2
 8001470:	61cb      	str	r3, [r1, #28]
	RCC->APB2ENR |= serial_port->MaskAPB2ENR;
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	4b0e      	ldr	r3, [pc, #56]	@ (80014b0 <serial_initialise+0xc4>)
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	490d      	ldr	r1, [pc, #52]	@ (80014b0 <serial_initialise+0xc4>)
 800147c:	4313      	orrs	r3, r2
 800147e:	618b      	str	r3, [r1, #24]


	// Get a pointer to the 16 bits of the BRR register that we want to change
    uint32_t pclk = get_pclk_freq(2);
 8001480:	2002      	movs	r0, #2
 8001482:	f7ff ff8d 	bl	80013a0 <get_pclk_freq>
 8001486:	6178      	str	r0, [r7, #20]
    serial_port->UART->BRR = calculate_brr(baud_rate, pclk);
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	681c      	ldr	r4, [r3, #0]
 800148c:	6979      	ldr	r1, [r7, #20]
 800148e:	68f8      	ldr	r0, [r7, #12]
 8001490:	f7ff ff74 	bl	800137c <calculate_brr>
 8001494:	4603      	mov	r3, r0
 8001496:	60e3      	str	r3, [r4, #12]
		*baud_rate_config = 0x46;
		break;
	}
*/
	// Enable serial port for tx and rx
	serial_port->UART->CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f042 020d 	orr.w	r2, r2, #13
 80014a6:	601a      	str	r2, [r3, #0]
}
 80014a8:	bf00      	nop
 80014aa:	371c      	adds	r7, #28
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd90      	pop	{r4, r7, pc}
 80014b0:	40021000 	.word	0x40021000

080014b4 <serial_output_char>:


// Output char using polling
void serial_output_char(char data, SerialPort *serial_port) {
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	6039      	str	r1, [r7, #0]
 80014be:	71fb      	strb	r3, [r7, #7]

	while((serial_port->UART->ISR & USART_ISR_TXE) == 0){
 80014c0:	bf00      	nop
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	69db      	ldr	r3, [r3, #28]
 80014c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d0f8      	beq.n	80014c2 <serial_output_char+0xe>
	}

	serial_port->UART->TDR = data;
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	79fa      	ldrb	r2, [r7, #7]
 80014d6:	b292      	uxth	r2, r2
 80014d8:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <serial_output_string>:


// Output string using polling
void serial_output_string(char *string, SerialPort *serial_port) {
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b084      	sub	sp, #16
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
 80014ee:	6039      	str	r1, [r7, #0]

	uint32_t count = 0;
 80014f0:	2300      	movs	r3, #0
 80014f2:	60fb      	str	r3, [r7, #12]
	while(*string) {
 80014f4:	e00b      	b.n	800150e <serial_output_string+0x28>
		serial_output_char(*string, serial_port);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	6839      	ldr	r1, [r7, #0]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff ffd9 	bl	80014b4 <serial_output_char>
		count++;
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	3301      	adds	r3, #1
 8001506:	60fb      	str	r3, [r7, #12]
		string++;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	3301      	adds	r3, #1
 800150c:	607b      	str	r3, [r7, #4]
	while(*string) {
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d1ef      	bne.n	80014f6 <serial_output_string+0x10>
	}

	// Callback function pointer call
	if (serial_port->output_callback != NULL)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800151a:	2b00      	cmp	r3, #0
 800151c:	d002      	beq.n	8001524 <serial_output_string+0x3e>
		serial_port->output_callback();
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001522:	4798      	blx	r3
}
 8001524:	bf00      	nop
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <enable_interrupts>:


// Enable interrupts needed for UART
void enable_interrupts(SerialPort *serial_port) {
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8001534:	b672      	cpsid	i
}
 8001536:	bf00      	nop
	__disable_irq();

	// Interrupt upon receiving data
	serial_port->UART->CR1 |= USART_CR1_RXNEIE_Msk;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f042 0220 	orr.w	r2, r2, #32
 8001546:	601a      	str	r2, [r3, #0]
	//serial_port->UART->CR1 |= USART_CR1_TXEIE_MSK;

	// Set priority and enable interrupts
	NVIC_SetPriority(USART1_IRQn, 1);
 8001548:	2101      	movs	r1, #1
 800154a:	2025      	movs	r0, #37	@ 0x25
 800154c:	f7ff feec 	bl	8001328 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART1_IRQn);
 8001550:	2025      	movs	r0, #37	@ 0x25
 8001552:	f7ff fecb 	bl	80012ec <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001556:	b662      	cpsie	i
}
 8001558:	bf00      	nop

	__enable_irq();
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
	...

08001564 <USART1_IRQHandler>:


// Function executed when interrupt called
// Double buffer implementation
void USART1_IRQHandler() {
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
	// Check and handle overrun or frame errors
	if ((USART1_PORT.UART->ISR & USART_ISR_FE_Msk) || (USART1_PORT.UART->ISR & USART_ISR_ORE_Msk)) {
 800156a:	4b3c      	ldr	r3, [pc, #240]	@ (800165c <USART1_IRQHandler+0xf8>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	69db      	ldr	r3, [r3, #28]
 8001570:	f003 0302 	and.w	r3, r3, #2
 8001574:	2b00      	cmp	r3, #0
 8001576:	d106      	bne.n	8001586 <USART1_IRQHandler+0x22>
 8001578:	4b38      	ldr	r3, [pc, #224]	@ (800165c <USART1_IRQHandler+0xf8>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	69db      	ldr	r3, [r3, #28]
 800157e:	f003 0308 	and.w	r3, r3, #8
 8001582:	2b00      	cmp	r3, #0
 8001584:	d004      	beq.n	8001590 <USART1_IRQHandler+0x2c>

		USART1_PORT.UART->ICR = USART_ICR_ORECF | USART_ICR_FECF;
 8001586:	4b35      	ldr	r3, [pc, #212]	@ (800165c <USART1_IRQHandler+0xf8>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	220a      	movs	r2, #10
 800158c:	621a      	str	r2, [r3, #32]

		return;
 800158e:	e061      	b.n	8001654 <USART1_IRQHandler+0xf0>
	}

	// Check and handle for full buffer
	if (COUNTER == BUFFER_SIZE) {
 8001590:	4b33      	ldr	r3, [pc, #204]	@ (8001660 <USART1_IRQHandler+0xfc>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2b40      	cmp	r3, #64	@ 0x40
 8001596:	d10d      	bne.n	80015b4 <USART1_IRQHandler+0x50>
		COUNTER = 0;
 8001598:	4b31      	ldr	r3, [pc, #196]	@ (8001660 <USART1_IRQHandler+0xfc>)
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]

		memset(DOUBLE_INPUT_BUFFER[ACTIVE_RX_BUFFER], '\0', BUFFER_SIZE);
 800159e:	4b31      	ldr	r3, [pc, #196]	@ (8001664 <USART1_IRQHandler+0x100>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	019b      	lsls	r3, r3, #6
 80015a4:	4a30      	ldr	r2, [pc, #192]	@ (8001668 <USART1_IRQHandler+0x104>)
 80015a6:	4413      	add	r3, r2
 80015a8:	2240      	movs	r2, #64	@ 0x40
 80015aa:	2100      	movs	r1, #0
 80015ac:	4618      	mov	r0, r3
 80015ae:	f002 ff1b 	bl	80043e8 <memset>

		return;
 80015b2:	e04f      	b.n	8001654 <USART1_IRQHandler+0xf0>
	}

	if (USART1_PORT.UART->ISR & USART_ISR_RXNE_Msk) {
 80015b4:	4b29      	ldr	r3, [pc, #164]	@ (800165c <USART1_IRQHandler+0xf8>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	f003 0320 	and.w	r3, r3, #32
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d048      	beq.n	8001654 <USART1_IRQHandler+0xf0>
		char received = USART1_PORT.UART->RDR;
 80015c2:	4b26      	ldr	r3, [pc, #152]	@ (800165c <USART1_IRQHandler+0xf8>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	71fb      	strb	r3, [r7, #7]

		// Store char
		DOUBLE_INPUT_BUFFER[ACTIVE_RX_BUFFER][COUNTER] = received;
 80015cc:	4b25      	ldr	r3, [pc, #148]	@ (8001664 <USART1_IRQHandler+0x100>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	461a      	mov	r2, r3
 80015d2:	4b23      	ldr	r3, [pc, #140]	@ (8001660 <USART1_IRQHandler+0xfc>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4924      	ldr	r1, [pc, #144]	@ (8001668 <USART1_IRQHandler+0x104>)
 80015d8:	0192      	lsls	r2, r2, #6
 80015da:	440a      	add	r2, r1
 80015dc:	4413      	add	r3, r2
 80015de:	79fa      	ldrb	r2, [r7, #7]
 80015e0:	701a      	strb	r2, [r3, #0]
		COUNTER++;
 80015e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001660 <USART1_IRQHandler+0xfc>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	3301      	adds	r3, #1
 80015e8:	4a1d      	ldr	r2, [pc, #116]	@ (8001660 <USART1_IRQHandler+0xfc>)
 80015ea:	6013      	str	r3, [r2, #0]

		// If termination character, NULL append and exit
		if (received == TERMINATE) {
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	2b0d      	cmp	r3, #13
 80015f0:	d12f      	bne.n	8001652 <USART1_IRQHandler+0xee>
			DOUBLE_INPUT_BUFFER[ACTIVE_RX_BUFFER][COUNTER - 1] = '\0';
 80015f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001664 <USART1_IRQHandler+0x100>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	461a      	mov	r2, r3
 80015f8:	4b19      	ldr	r3, [pc, #100]	@ (8001660 <USART1_IRQHandler+0xfc>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	3b01      	subs	r3, #1
 80015fe:	491a      	ldr	r1, [pc, #104]	@ (8001668 <USART1_IRQHandler+0x104>)
 8001600:	0192      	lsls	r2, r2, #6
 8001602:	440a      	add	r2, r1
 8001604:	4413      	add	r3, r2
 8001606:	2200      	movs	r2, #0
 8001608:	701a      	strb	r2, [r3, #0]

			// Swap buffer
			uint8_t current = ACTIVE_RX_BUFFER;
 800160a:	4b16      	ldr	r3, [pc, #88]	@ (8001664 <USART1_IRQHandler+0x100>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	71bb      	strb	r3, [r7, #6]
			ACTIVE_RX_BUFFER ^= 1;
 8001610:	4b14      	ldr	r3, [pc, #80]	@ (8001664 <USART1_IRQHandler+0x100>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b2da      	uxtb	r2, r3
 800161a:	4b12      	ldr	r3, [pc, #72]	@ (8001664 <USART1_IRQHandler+0x100>)
 800161c:	701a      	strb	r2, [r3, #0]

			if (USART1_PORT.receive_callback != NULL) {
 800161e:	4b0f      	ldr	r3, [pc, #60]	@ (800165c <USART1_IRQHandler+0xf8>)
 8001620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001622:	2b00      	cmp	r3, #0
 8001624:	d009      	beq.n	800163a <USART1_IRQHandler+0xd6>
				// Callback function pointer call
				USART1_PORT.receive_callback(DOUBLE_INPUT_BUFFER[current], COUNTER);
 8001626:	4b0d      	ldr	r3, [pc, #52]	@ (800165c <USART1_IRQHandler+0xf8>)
 8001628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800162a:	79ba      	ldrb	r2, [r7, #6]
 800162c:	0192      	lsls	r2, r2, #6
 800162e:	490e      	ldr	r1, [pc, #56]	@ (8001668 <USART1_IRQHandler+0x104>)
 8001630:	440a      	add	r2, r1
 8001632:	490b      	ldr	r1, [pc, #44]	@ (8001660 <USART1_IRQHandler+0xfc>)
 8001634:	6809      	ldr	r1, [r1, #0]
 8001636:	4610      	mov	r0, r2
 8001638:	4798      	blx	r3
			}

			// Reset counter and buffer after input finish
			COUNTER = 0;
 800163a:	4b09      	ldr	r3, [pc, #36]	@ (8001660 <USART1_IRQHandler+0xfc>)
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
			memset(DOUBLE_INPUT_BUFFER[current], '\0', BUFFER_SIZE);
 8001640:	79bb      	ldrb	r3, [r7, #6]
 8001642:	019b      	lsls	r3, r3, #6
 8001644:	4a08      	ldr	r2, [pc, #32]	@ (8001668 <USART1_IRQHandler+0x104>)
 8001646:	4413      	add	r3, r2
 8001648:	2240      	movs	r2, #64	@ 0x40
 800164a:	2100      	movs	r1, #0
 800164c:	4618      	mov	r0, r3
 800164e:	f002 fecb 	bl	80043e8 <memset>
		}
		return;
 8001652:	bf00      	nop
	}

}
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000064 	.word	0x20000064
 8001660:	2000033c 	.word	0x2000033c
 8001664:	20000340 	.word	0x20000340
 8001668:	200002bc 	.word	0x200002bc

0800166c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001672:	4b0f      	ldr	r3, [pc, #60]	@ (80016b0 <HAL_MspInit+0x44>)
 8001674:	699b      	ldr	r3, [r3, #24]
 8001676:	4a0e      	ldr	r2, [pc, #56]	@ (80016b0 <HAL_MspInit+0x44>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	6193      	str	r3, [r2, #24]
 800167e:	4b0c      	ldr	r3, [pc, #48]	@ (80016b0 <HAL_MspInit+0x44>)
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	607b      	str	r3, [r7, #4]
 8001688:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800168a:	4b09      	ldr	r3, [pc, #36]	@ (80016b0 <HAL_MspInit+0x44>)
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	4a08      	ldr	r2, [pc, #32]	@ (80016b0 <HAL_MspInit+0x44>)
 8001690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001694:	61d3      	str	r3, [r2, #28]
 8001696:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <HAL_MspInit+0x44>)
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800169e:	603b      	str	r3, [r7, #0]
 80016a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016a2:	bf00      	nop
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	40021000 	.word	0x40021000

080016b4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b087      	sub	sp, #28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016c4:	d10c      	bne.n	80016e0 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001734 <HAL_TIM_PWM_MspInit+0x80>)
 80016c8:	69db      	ldr	r3, [r3, #28]
 80016ca:	4a1a      	ldr	r2, [pc, #104]	@ (8001734 <HAL_TIM_PWM_MspInit+0x80>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	61d3      	str	r3, [r2, #28]
 80016d2:	4b18      	ldr	r3, [pc, #96]	@ (8001734 <HAL_TIM_PWM_MspInit+0x80>)
 80016d4:	69db      	ldr	r3, [r3, #28]
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	617b      	str	r3, [r7, #20]
 80016dc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80016de:	e022      	b.n	8001726 <HAL_TIM_PWM_MspInit+0x72>
  else if(htim_pwm->Instance==TIM3)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a14      	ldr	r2, [pc, #80]	@ (8001738 <HAL_TIM_PWM_MspInit+0x84>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d10c      	bne.n	8001704 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016ea:	4b12      	ldr	r3, [pc, #72]	@ (8001734 <HAL_TIM_PWM_MspInit+0x80>)
 80016ec:	69db      	ldr	r3, [r3, #28]
 80016ee:	4a11      	ldr	r2, [pc, #68]	@ (8001734 <HAL_TIM_PWM_MspInit+0x80>)
 80016f0:	f043 0302 	orr.w	r3, r3, #2
 80016f4:	61d3      	str	r3, [r2, #28]
 80016f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001734 <HAL_TIM_PWM_MspInit+0x80>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	613b      	str	r3, [r7, #16]
 8001700:	693b      	ldr	r3, [r7, #16]
}
 8001702:	e010      	b.n	8001726 <HAL_TIM_PWM_MspInit+0x72>
  else if(htim_pwm->Instance==TIM4)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a0c      	ldr	r2, [pc, #48]	@ (800173c <HAL_TIM_PWM_MspInit+0x88>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d10b      	bne.n	8001726 <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800170e:	4b09      	ldr	r3, [pc, #36]	@ (8001734 <HAL_TIM_PWM_MspInit+0x80>)
 8001710:	69db      	ldr	r3, [r3, #28]
 8001712:	4a08      	ldr	r2, [pc, #32]	@ (8001734 <HAL_TIM_PWM_MspInit+0x80>)
 8001714:	f043 0304 	orr.w	r3, r3, #4
 8001718:	61d3      	str	r3, [r2, #28]
 800171a:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <HAL_TIM_PWM_MspInit+0x80>)
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	f003 0304 	and.w	r3, r3, #4
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	68fb      	ldr	r3, [r7, #12]
}
 8001726:	bf00      	nop
 8001728:	371c      	adds	r7, #28
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	40021000 	.word	0x40021000
 8001738:	40000400 	.word	0x40000400
 800173c:	40000800 	.word	0x40000800

08001740 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08a      	sub	sp, #40	@ 0x28
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001748:	f107 0314 	add.w	r3, r7, #20
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001760:	d11d      	bne.n	800179e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001762:	4b33      	ldr	r3, [pc, #204]	@ (8001830 <HAL_TIM_MspPostInit+0xf0>)
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	4a32      	ldr	r2, [pc, #200]	@ (8001830 <HAL_TIM_MspPostInit+0xf0>)
 8001768:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800176c:	6153      	str	r3, [r2, #20]
 800176e:	4b30      	ldr	r3, [pc, #192]	@ (8001830 <HAL_TIM_MspPostInit+0xf0>)
 8001770:	695b      	ldr	r3, [r3, #20]
 8001772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001776:	613b      	str	r3, [r7, #16]
 8001778:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800177a:	2303      	movs	r3, #3
 800177c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177e:	2302      	movs	r3, #2
 8001780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001786:	2300      	movs	r3, #0
 8001788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800178a:	2301      	movs	r3, #1
 800178c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178e:	f107 0314 	add.w	r3, r7, #20
 8001792:	4619      	mov	r1, r3
 8001794:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001798:	f000 fc6a 	bl	8002070 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800179c:	e043      	b.n	8001826 <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM3)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a24      	ldr	r2, [pc, #144]	@ (8001834 <HAL_TIM_MspPostInit+0xf4>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d11c      	bne.n	80017e2 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80017a8:	4b21      	ldr	r3, [pc, #132]	@ (8001830 <HAL_TIM_MspPostInit+0xf0>)
 80017aa:	695b      	ldr	r3, [r3, #20]
 80017ac:	4a20      	ldr	r2, [pc, #128]	@ (8001830 <HAL_TIM_MspPostInit+0xf0>)
 80017ae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017b2:	6153      	str	r3, [r2, #20]
 80017b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001830 <HAL_TIM_MspPostInit+0xf0>)
 80017b6:	695b      	ldr	r3, [r3, #20]
 80017b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017bc:	60fb      	str	r3, [r7, #12]
 80017be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017c0:	230c      	movs	r3, #12
 80017c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c4:	2302      	movs	r3, #2
 80017c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017cc:	2300      	movs	r3, #0
 80017ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017d0:	2302      	movs	r3, #2
 80017d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017d4:	f107 0314 	add.w	r3, r7, #20
 80017d8:	4619      	mov	r1, r3
 80017da:	4817      	ldr	r0, [pc, #92]	@ (8001838 <HAL_TIM_MspPostInit+0xf8>)
 80017dc:	f000 fc48 	bl	8002070 <HAL_GPIO_Init>
}
 80017e0:	e021      	b.n	8001826 <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM4)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a15      	ldr	r2, [pc, #84]	@ (800183c <HAL_TIM_MspPostInit+0xfc>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d11c      	bne.n	8001826 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ec:	4b10      	ldr	r3, [pc, #64]	@ (8001830 <HAL_TIM_MspPostInit+0xf0>)
 80017ee:	695b      	ldr	r3, [r3, #20]
 80017f0:	4a0f      	ldr	r2, [pc, #60]	@ (8001830 <HAL_TIM_MspPostInit+0xf0>)
 80017f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80017f6:	6153      	str	r3, [r2, #20]
 80017f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001830 <HAL_TIM_MspPostInit+0xf0>)
 80017fa:	695b      	ldr	r3, [r3, #20]
 80017fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001804:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001808:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800180a:	2302      	movs	r3, #2
 800180c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2300      	movs	r3, #0
 8001814:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001816:	2302      	movs	r3, #2
 8001818:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800181a:	f107 0314 	add.w	r3, r7, #20
 800181e:	4619      	mov	r1, r3
 8001820:	4807      	ldr	r0, [pc, #28]	@ (8001840 <HAL_TIM_MspPostInit+0x100>)
 8001822:	f000 fc25 	bl	8002070 <HAL_GPIO_Init>
}
 8001826:	bf00      	nop
 8001828:	3728      	adds	r7, #40	@ 0x28
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40021000 	.word	0x40021000
 8001834:	40000400 	.word	0x40000400
 8001838:	48001000 	.word	0x48001000
 800183c:	40000800 	.word	0x40000800
 8001840:	48000c00 	.word	0x48000c00

08001844 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <NMI_Handler+0x4>

0800184c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001850:	bf00      	nop
 8001852:	e7fd      	b.n	8001850 <HardFault_Handler+0x4>

08001854 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <MemManage_Handler+0x4>

0800185c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001860:	bf00      	nop
 8001862:	e7fd      	b.n	8001860 <BusFault_Handler+0x4>

08001864 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001868:	bf00      	nop
 800186a:	e7fd      	b.n	8001868 <UsageFault_Handler+0x4>

0800186c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800187a:	b480      	push	{r7}
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800187e:	bf00      	nop
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr

08001896 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800189a:	f000 fae3 	bl	8001e64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
	...

080018a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018ac:	4a14      	ldr	r2, [pc, #80]	@ (8001900 <_sbrk+0x5c>)
 80018ae:	4b15      	ldr	r3, [pc, #84]	@ (8001904 <_sbrk+0x60>)
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018b8:	4b13      	ldr	r3, [pc, #76]	@ (8001908 <_sbrk+0x64>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d102      	bne.n	80018c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018c0:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <_sbrk+0x64>)
 80018c2:	4a12      	ldr	r2, [pc, #72]	@ (800190c <_sbrk+0x68>)
 80018c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018c6:	4b10      	ldr	r3, [pc, #64]	@ (8001908 <_sbrk+0x64>)
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4413      	add	r3, r2
 80018ce:	693a      	ldr	r2, [r7, #16]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d207      	bcs.n	80018e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018d4:	f002 fda0 	bl	8004418 <__errno>
 80018d8:	4603      	mov	r3, r0
 80018da:	220c      	movs	r2, #12
 80018dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018de:	f04f 33ff 	mov.w	r3, #4294967295
 80018e2:	e009      	b.n	80018f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018e4:	4b08      	ldr	r3, [pc, #32]	@ (8001908 <_sbrk+0x64>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018ea:	4b07      	ldr	r3, [pc, #28]	@ (8001908 <_sbrk+0x64>)
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4413      	add	r3, r2
 80018f2:	4a05      	ldr	r2, [pc, #20]	@ (8001908 <_sbrk+0x64>)
 80018f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018f6:	68fb      	ldr	r3, [r7, #12]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3718      	adds	r7, #24
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	2000a000 	.word	0x2000a000
 8001904:	00000400 	.word	0x00000400
 8001908:	20000344 	.word	0x20000344
 800190c:	20000498 	.word	0x20000498

08001910 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001914:	4b06      	ldr	r3, [pc, #24]	@ (8001930 <SystemInit+0x20>)
 8001916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800191a:	4a05      	ldr	r2, [pc, #20]	@ (8001930 <SystemInit+0x20>)
 800191c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001920:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	e000ed00 	.word	0xe000ed00

08001934 <__NVIC_EnableIRQ>:
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800193e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001942:	2b00      	cmp	r3, #0
 8001944:	db0b      	blt.n	800195e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	f003 021f 	and.w	r2, r3, #31
 800194c:	4907      	ldr	r1, [pc, #28]	@ (800196c <__NVIC_EnableIRQ+0x38>)
 800194e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001952:	095b      	lsrs	r3, r3, #5
 8001954:	2001      	movs	r0, #1
 8001956:	fa00 f202 	lsl.w	r2, r0, r2
 800195a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	e000e100 	.word	0xe000e100

08001970 <timer_init>:


// ===== INITIALISATION =====


void timer_init(void) {
 8001970:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001974:	b088      	sub	sp, #32
 8001976:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001978:	b672      	cpsid	i
}
 800197a:	bf00      	nop
    __disable_irq();

    // enable all clocks
    for (uintmax_t i = 0; i < _TIMER_COUNT; i++) {
 800197c:	f04f 0200 	mov.w	r2, #0
 8001980:	f04f 0300 	mov.w	r3, #0
 8001984:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001988:	e018      	b.n	80019bc <timer_init+0x4c>
        const TimerClockEnable en = CLOCK_ENABLES[i];
 800198a:	4927      	ldr	r1, [pc, #156]	@ (8001a28 <timer_init+0xb8>)
 800198c:	69ba      	ldr	r2, [r7, #24]
 800198e:	4613      	mov	r3, r2
 8001990:	005b      	lsls	r3, r3, #1
 8001992:	4413      	add	r3, r2
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	18ca      	adds	r2, r1, r3
 8001998:	1d3b      	adds	r3, r7, #4
 800199a:	ca07      	ldmia	r2, {r0, r1, r2}
 800199c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        *en.reg |=  en.mask;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6819      	ldr	r1, [r3, #0]
 80019a4:	68fa      	ldr	r2, [r7, #12]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	430a      	orrs	r2, r1
 80019aa:	601a      	str	r2, [r3, #0]
    for (uintmax_t i = 0; i < _TIMER_COUNT; i++) {
 80019ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019b0:	f112 0801 	adds.w	r8, r2, #1
 80019b4:	f143 0900 	adc.w	r9, r3, #0
 80019b8:	e9c7 8906 	strd	r8, r9, [r7, #24]
 80019bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019c0:	2a08      	cmp	r2, #8
 80019c2:	f173 0300 	sbcs.w	r3, r3, #0
 80019c6:	d3e0      	bcc.n	800198a <timer_init+0x1a>
    }

    // enable irq events
    for (uintmax_t i = 0; i < _TIMER_COUNT; i++) {
 80019c8:	f04f 0200 	mov.w	r2, #0
 80019cc:	f04f 0300 	mov.w	r3, #0
 80019d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80019d4:	e01a      	b.n	8001a0c <timer_init+0x9c>
        RAWS[i]->DIER |= TIM_DIER_UIE;
 80019d6:	4a15      	ldr	r2, [pc, #84]	@ (8001a2c <timer_init+0xbc>)
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019de:	68da      	ldr	r2, [r3, #12]
 80019e0:	4912      	ldr	r1, [pc, #72]	@ (8001a2c <timer_init+0xbc>)
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80019e8:	f042 0201 	orr.w	r2, r2, #1
 80019ec:	60da      	str	r2, [r3, #12]
        NVIC_EnableIRQ(IRQ_NUMS[i]);
 80019ee:	4a10      	ldr	r2, [pc, #64]	@ (8001a30 <timer_init+0xc0>)
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	4413      	add	r3, r2
 80019f4:	f993 3000 	ldrsb.w	r3, [r3]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff ff9b 	bl	8001934 <__NVIC_EnableIRQ>
    for (uintmax_t i = 0; i < _TIMER_COUNT; i++) {
 80019fe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a02:	1c54      	adds	r4, r2, #1
 8001a04:	f143 0500 	adc.w	r5, r3, #0
 8001a08:	e9c7 4504 	strd	r4, r5, [r7, #16]
 8001a0c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a10:	2a08      	cmp	r2, #8
 8001a12:	f173 0300 	sbcs.w	r3, r3, #0
 8001a16:	d3de      	bcc.n	80019d6 <timer_init+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 8001a18:	b662      	cpsie	i
}
 8001a1a:	bf00      	nop
    }

    __enable_irq();
}
 8001a1c:	bf00      	nop
 8001a1e:	3720      	adds	r7, #32
 8001a20:	46bd      	mov	sp, r7
 8001a22:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a26:	bf00      	nop
 8001a28:	08004d58 	.word	0x08004d58
 8001a2c:	20000094 	.word	0x20000094
 8001a30:	200000b4 	.word	0x200000b4

08001a34 <timer_enable_set>:


// ===== CONTROL =====


void timer_enable_set(const TimerSel sel, const bool enable) {
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	460a      	mov	r2, r1
 8001a3e:	71fb      	strb	r3, [r7, #7]
 8001a40:	4613      	mov	r3, r2
 8001a42:	71bb      	strb	r3, [r7, #6]
    TimerRaw *raw = RAWS[sel];
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	4a1b      	ldr	r2, [pc, #108]	@ (8001ab4 <timer_enable_set+0x80>)
 8001a48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a4c:	60fb      	str	r3, [r7, #12]

    // clear interrupt flag in case event was already waiting
    raw->SR &= ~TIM_SR_UIF;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	f023 0201 	bic.w	r2, r3, #1
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	611a      	str	r2, [r3, #16]

    timer_counter_reset(sel);
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f000 f8c9 	bl	8001bf4 <timer_counter_reset>
    // HACK: After writes to `PSC`, `ARR`, and `CNT,
    // there seems to be a hardware bug that causes the `UIF` flag
    // to be set immediately.
    //
    // To avoid this, manually generate the interrupt, and then clear it
    raw->EGR |=  TIM_EGR_UG;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	f043 0201 	orr.w	r2, r3, #1
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	615a      	str	r2, [r3, #20]
    raw->SR  &= ~TIM_SR_UIF;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	f023 0201 	bic.w	r2, r3, #1
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	611a      	str	r2, [r3, #16]

    // Need to set `.enable` after the irq has fired
    // So if we are enabling, it dummy fires while `enable=false`,
    // which is ignored by the handler

    STATES[sel].enable = enable;
 8001a7a:	79fa      	ldrb	r2, [r7, #7]
 8001a7c:	490e      	ldr	r1, [pc, #56]	@ (8001ab8 <timer_enable_set+0x84>)
 8001a7e:	4613      	mov	r3, r2
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	4413      	add	r3, r2
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	440b      	add	r3, r1
 8001a88:	79ba      	ldrb	r2, [r7, #6]
 8001a8a:	701a      	strb	r2, [r3, #0]
    if (enable)
 8001a8c:	79bb      	ldrb	r3, [r7, #6]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d006      	beq.n	8001aa0 <timer_enable_set+0x6c>
        raw->CR1 |=  TIM_CR1_CEN;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f043 0201 	orr.w	r2, r3, #1
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	601a      	str	r2, [r3, #0]
    else
        raw->CR1 &= ~TIM_CR1_CEN;

}
 8001a9e:	e005      	b.n	8001aac <timer_enable_set+0x78>
        raw->CR1 &= ~TIM_CR1_CEN;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f023 0201 	bic.w	r2, r3, #1
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	601a      	str	r2, [r3, #0]
}
 8001aac:	bf00      	nop
 8001aae:	3710      	adds	r7, #16
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20000094 	.word	0x20000094
 8001ab8:	200000bc 	.word	0x200000bc

08001abc <timer_silent_set>:
    // detect if the bit is masked on
    const TimerClockEnable en = CLOCK_ENABLES[sel];
    return *en.reg & en.mask;
}

void timer_silent_set(const TimerSel sel, const bool silent) {
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	460a      	mov	r2, r1
 8001ac6:	71fb      	strb	r3, [r7, #7]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	71bb      	strb	r3, [r7, #6]
    STATES[sel].silent = silent;
 8001acc:	79fa      	ldrb	r2, [r7, #7]
 8001ace:	4907      	ldr	r1, [pc, #28]	@ (8001aec <timer_silent_set+0x30>)
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	4413      	add	r3, r2
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	440b      	add	r3, r1
 8001ada:	3301      	adds	r3, #1
 8001adc:	79ba      	ldrb	r2, [r7, #6]
 8001ade:	701a      	strb	r2, [r3, #0]
}
 8001ae0:	bf00      	nop
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr
 8001aec:	200000bc 	.word	0x200000bc

08001af0 <timer_period_set>:


// ===== PERIOD =====


void timer_period_set(const TimerSel sel, const TimerPeriod period) {
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	4603      	mov	r3, r0
 8001af8:	460a      	mov	r2, r1
 8001afa:	71fb      	strb	r3, [r7, #7]
 8001afc:	4613      	mov	r3, r2
 8001afe:	80bb      	strh	r3, [r7, #4]
    STATES[sel].period = period;
 8001b00:	79fa      	ldrb	r2, [r7, #7]
 8001b02:	490b      	ldr	r1, [pc, #44]	@ (8001b30 <timer_period_set+0x40>)
 8001b04:	4613      	mov	r3, r2
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	4413      	add	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	440b      	add	r3, r1
 8001b0e:	3304      	adds	r3, #4
 8001b10:	88ba      	ldrh	r2, [r7, #4]
 8001b12:	801a      	strh	r2, [r3, #0]
    TimerRaw *raw = RAWS[sel];
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	4a07      	ldr	r2, [pc, #28]	@ (8001b34 <timer_period_set+0x44>)
 8001b18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b1c:	60fb      	str	r3, [r7, #12]
    raw->ARR = period;
 8001b1e:	88ba      	ldrh	r2, [r7, #4]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001b24:	bf00      	nop
 8001b26:	3714      	adds	r7, #20
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr
 8001b30:	200000bc 	.word	0x200000bc
 8001b34:	20000094 	.word	0x20000094

08001b38 <timer_prescaler_set>:
TimerPeriod timer_period_get(const TimerSel sel) {
    return STATES[sel].period;
}


void timer_prescaler_set(const TimerSel sel, const TimerPrescale scale) {
 8001b38:	b4b0      	push	{r4, r5, r7}
 8001b3a:	b087      	sub	sp, #28
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	460a      	mov	r2, r1
 8001b42:	71fb      	strb	r3, [r7, #7]
 8001b44:	4613      	mov	r3, r2
 8001b46:	80bb      	strh	r3, [r7, #4]
    STATES[sel].prescale = scale;
 8001b48:	79fa      	ldrb	r2, [r7, #7]
 8001b4a:	491b      	ldr	r1, [pc, #108]	@ (8001bb8 <timer_prescaler_set+0x80>)
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	4413      	add	r3, r2
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	440b      	add	r3, r1
 8001b56:	3306      	adds	r3, #6
 8001b58:	88ba      	ldrh	r2, [r7, #4]
 8001b5a:	801a      	strh	r2, [r3, #0]
    TimerRaw *const raw = RAWS[sel];
 8001b5c:	79fb      	ldrb	r3, [r7, #7]
 8001b5e:	4a17      	ldr	r2, [pc, #92]	@ (8001bbc <timer_prescaler_set+0x84>)
 8001b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b64:	60fb      	str	r3, [r7, #12]
    raw->PSC = scale;
 8001b66:	88ba      	ldrh	r2, [r7, #4]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	629a      	str	r2, [r3, #40]	@ 0x28

    // changing the prescaler will not take effect until counter overflow
    // so set reload to `1` and counter to `0`, to immediately overflow
    // and apply changes
    const uint32_t arr = raw->ARR;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b70:	60bb      	str	r3, [r7, #8]
    raw->ARR = 1;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2201      	movs	r2, #1
 8001b76:	62da      	str	r2, [r3, #44]	@ 0x2c
    raw->CNT = 0;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	625a      	str	r2, [r3, #36]	@ 0x24
    // spin to give time for changes to take affect
    for (uintmax_t i = 0; i < 8; i++)
 8001b7e:	f04f 0200 	mov.w	r2, #0
 8001b82:	f04f 0300 	mov.w	r3, #0
 8001b86:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001b8a:	e007      	b.n	8001b9c <timer_prescaler_set+0x64>
        asm("NOP");
 8001b8c:	bf00      	nop
    for (uintmax_t i = 0; i < 8; i++)
 8001b8e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001b92:	1c54      	adds	r4, r2, #1
 8001b94:	f143 0500 	adc.w	r5, r3, #0
 8001b98:	e9c7 4504 	strd	r4, r5, [r7, #16]
 8001b9c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ba0:	2a08      	cmp	r2, #8
 8001ba2:	f173 0300 	sbcs.w	r3, r3, #0
 8001ba6:	d3f1      	bcc.n	8001b8c <timer_prescaler_set+0x54>
    raw->ARR = arr;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	68ba      	ldr	r2, [r7, #8]
 8001bac:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001bae:	bf00      	nop
 8001bb0:	371c      	adds	r7, #28
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bcb0      	pop	{r4, r5, r7}
 8001bb6:	4770      	bx	lr
 8001bb8:	200000bc 	.word	0x200000bc
 8001bbc:	20000094 	.word	0x20000094

08001bc0 <timer_recur_set>:
TimerPrescale timer_prescale_get(const TimerSel sel) {
    return STATES[sel].prescale;
}

// TODO: See TIM->CR1->OPM for oneshot mode
void timer_recur_set(const TimerSel sel, const bool recur) {
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	460a      	mov	r2, r1
 8001bca:	71fb      	strb	r3, [r7, #7]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	71bb      	strb	r3, [r7, #6]
    STATES[sel].recur = recur;
 8001bd0:	79fa      	ldrb	r2, [r7, #7]
 8001bd2:	4907      	ldr	r1, [pc, #28]	@ (8001bf0 <timer_recur_set+0x30>)
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	4413      	add	r3, r2
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	440b      	add	r3, r1
 8001bde:	3302      	adds	r3, #2
 8001be0:	79ba      	ldrb	r2, [r7, #6]
 8001be2:	701a      	strb	r2, [r3, #0]
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	200000bc 	.word	0x200000bc

08001bf4 <timer_counter_reset>:
bool timer_recur_get(const TimerSel sel) {
    return STATES[sel].recur;
}


void timer_counter_reset(const TimerSel sel) {
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	71fb      	strb	r3, [r7, #7]
    RAWS[sel]->CNT = 0;
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	4a05      	ldr	r2, [pc, #20]	@ (8001c18 <timer_counter_reset+0x24>)
 8001c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c06:	2200      	movs	r2, #0
 8001c08:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	20000094 	.word	0x20000094

08001c1c <_timer_interrupt_handler>:

// ===== CALLBACKS =====


/// The callback handler called by our IRQ handlers
static void _timer_interrupt_handler(const TimerSel sel, GameState *game) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	6039      	str	r1, [r7, #0]
 8001c26:	71fb      	strb	r3, [r7, #7]
    TimerRaw *raw = RAWS[sel];
 8001c28:	79fb      	ldrb	r3, [r7, #7]
 8001c2a:	4a25      	ldr	r2, [pc, #148]	@ (8001cc0 <_timer_interrupt_handler+0xa4>)
 8001c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c30:	617b      	str	r3, [r7, #20]

    // check it was definitely this timer that fired
    // since multiple timers can share one event
    if (!(raw->SR & TIM_SR_UIF))
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	691b      	ldr	r3, [r3, #16]
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d03a      	beq.n	8001cb4 <_timer_interrupt_handler+0x98>
        return;

    // clear interrupt flag so it doesn't get called again
    raw->SR &= ~TIM_SR_UIF;
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	691b      	ldr	r3, [r3, #16]
 8001c42:	f023 0201 	bic.w	r2, r3, #1
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	611a      	str	r2, [r3, #16]

    TimerState *const state = &STATES[sel];
 8001c4a:	79fa      	ldrb	r2, [r7, #7]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	4413      	add	r3, r2
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	4a1b      	ldr	r2, [pc, #108]	@ (8001cc4 <_timer_interrupt_handler+0xa8>)
 8001c56:	4413      	add	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]

    // We may get a dummy fire when enabling the timer, see `timer_enable_set()`
    if (!state->enable)
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	f083 0301 	eor.w	r3, r3, #1
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d127      	bne.n	8001cb8 <_timer_interrupt_handler+0x9c>
        return;

    // update silent for future firings
    const bool was_silent = state->silent;
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	785b      	ldrb	r3, [r3, #1]
 8001c6c:	73fb      	strb	r3, [r7, #15]
    state->silent = !state->recur;
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	789b      	ldrb	r3, [r3, #2]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	bf14      	ite	ne
 8001c76:	2301      	movne	r3, #1
 8001c78:	2300      	moveq	r3, #0
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	f083 0301 	eor.w	r3, r3, #1
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	705a      	strb	r2, [r3, #1]

    // call callback if enabled and has been set
    // do this after setting silent, so the callback
    // can un-silence itself
    if (!was_silent && state->callback != NULL)
 8001c8c:	7bfb      	ldrb	r3, [r7, #15]
 8001c8e:	f083 0301 	eor.w	r3, r3, #1
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d008      	beq.n	8001caa <_timer_interrupt_handler+0x8e>
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d004      	beq.n	8001caa <_timer_interrupt_handler+0x8e>
        state->callback(sel);
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	79fa      	ldrb	r2, [r7, #7]
 8001ca6:	4610      	mov	r0, r2
 8001ca8:	4798      	blx	r3

    // TODO: should not be using this, use auto reload
    // reset counter
    timer_counter_reset(sel);
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff ffa1 	bl	8001bf4 <timer_counter_reset>
 8001cb2:	e002      	b.n	8001cba <_timer_interrupt_handler+0x9e>
        return;
 8001cb4:	bf00      	nop
 8001cb6:	e000      	b.n	8001cba <_timer_interrupt_handler+0x9e>
        return;
 8001cb8:	bf00      	nop
}
 8001cba:	3718      	adds	r7, #24
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20000094 	.word	0x20000094
 8001cc4:	200000bc 	.word	0x200000bc

08001cc8 <timer_callback_set>:

void timer_callback_set(const TimerSel sel, TimerCallbackFn *const callback) {
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	6039      	str	r1, [r7, #0]
 8001cd2:	71fb      	strb	r3, [r7, #7]
    STATES[sel].callback = callback;
 8001cd4:	79fa      	ldrb	r2, [r7, #7]
 8001cd6:	4907      	ldr	r1, [pc, #28]	@ (8001cf4 <timer_callback_set+0x2c>)
 8001cd8:	4613      	mov	r3, r2
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4413      	add	r3, r2
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	440b      	add	r3, r1
 8001ce2:	3308      	adds	r3, #8
 8001ce4:	683a      	ldr	r2, [r7, #0]
 8001ce6:	601a      	str	r2, [r3, #0]
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	200000bc 	.word	0x200000bc

08001cf8 <TIM2_IRQHandler>:
// NOTE: IRQ handlers seem to be added by overriding the weakly linked
// default handler. Some are also shared for multiple events


// TIM2 global interrupt
void TIM2_IRQHandler(void) {
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_2, &game);
 8001cfc:	4902      	ldr	r1, [pc, #8]	@ (8001d08 <TIM2_IRQHandler+0x10>)
 8001cfe:	2000      	movs	r0, #0
 8001d00:	f7ff ff8c 	bl	8001c1c <_timer_interrupt_handler>
}
 8001d04:	bf00      	nop
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	2000000c 	.word	0x2000000c

08001d0c <TIM3_IRQHandler>:
// TIM3 global interrupt
void TIM3_IRQHandler(void) {
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_3, &game);
 8001d10:	4902      	ldr	r1, [pc, #8]	@ (8001d1c <TIM3_IRQHandler+0x10>)
 8001d12:	2001      	movs	r0, #1
 8001d14:	f7ff ff82 	bl	8001c1c <_timer_interrupt_handler>
}
 8001d18:	bf00      	nop
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	2000000c 	.word	0x2000000c

08001d20 <TIM4_IRQHandler>:
// TIM4 global interrupt
void TIM4_IRQHandler(void) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_4, &game);
 8001d24:	4902      	ldr	r1, [pc, #8]	@ (8001d30 <TIM4_IRQHandler+0x10>)
 8001d26:	2002      	movs	r0, #2
 8001d28:	f7ff ff78 	bl	8001c1c <_timer_interrupt_handler>
}
 8001d2c:	bf00      	nop
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	2000000c 	.word	0x2000000c

08001d34 <TIM7_IRQHandler>:
// TIM6 global and DAC12 underrun interrupts
void TIM6_DACUNDER_IRQHandler(void) {
    _timer_interrupt_handler(TIMER_SEL_6, &game);
}
// TIM7 global interrupt
void TIM7_IRQHandler(void) {
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_7, &game);
 8001d38:	4902      	ldr	r1, [pc, #8]	@ (8001d44 <TIM7_IRQHandler+0x10>)
 8001d3a:	2004      	movs	r0, #4
 8001d3c:	f7ff ff6e 	bl	8001c1c <_timer_interrupt_handler>
}
 8001d40:	bf00      	nop
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	2000000c 	.word	0x2000000c

08001d48 <TIM1_BRK_TIM15_IRQHandler>:
// TIM1 Break/TIM15 global interrupts
void TIM1_BRK_TIM15_IRQHandler(void) {
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_15, &game);
 8001d4c:	4902      	ldr	r1, [pc, #8]	@ (8001d58 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8001d4e:	2005      	movs	r0, #5
 8001d50:	f7ff ff64 	bl	8001c1c <_timer_interrupt_handler>
}
 8001d54:	bf00      	nop
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	2000000c 	.word	0x2000000c

08001d5c <TIM1_UP_TIM16_IRQHandler>:
// TIM1 Update/TIM16 global interrupts
void TIM1_UP_TIM16_IRQHandler(void) {
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_16, &game);
 8001d60:	4902      	ldr	r1, [pc, #8]	@ (8001d6c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001d62:	2006      	movs	r0, #6
 8001d64:	f7ff ff5a 	bl	8001c1c <_timer_interrupt_handler>
}
 8001d68:	bf00      	nop
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	2000000c 	.word	0x2000000c

08001d70 <TIM1_TRG_COM_TIM17_IRQHandler>:
// TIM1 trigger and commutation/TIM17 interrupts
void TIM1_TRG_COM_TIM17_IRQHandler(void) {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_17, &game);
 8001d74:	4902      	ldr	r1, [pc, #8]	@ (8001d80 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001d76:	2007      	movs	r0, #7
 8001d78:	f7ff ff50 	bl	8001c1c <_timer_interrupt_handler>
}
 8001d7c:	bf00      	nop
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	2000000c 	.word	0x2000000c

08001d84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dbc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d88:	f7ff fdc2 	bl	8001910 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d8c:	480c      	ldr	r0, [pc, #48]	@ (8001dc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d8e:	490d      	ldr	r1, [pc, #52]	@ (8001dc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d90:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc8 <LoopForever+0xe>)
  movs r3, #0
 8001d92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d94:	e002      	b.n	8001d9c <LoopCopyDataInit>

08001d96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d9a:	3304      	adds	r3, #4

08001d9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001da0:	d3f9      	bcc.n	8001d96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001da2:	4a0a      	ldr	r2, [pc, #40]	@ (8001dcc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001da4:	4c0a      	ldr	r4, [pc, #40]	@ (8001dd0 <LoopForever+0x16>)
  movs r3, #0
 8001da6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001da8:	e001      	b.n	8001dae <LoopFillZerobss>

08001daa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001daa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dac:	3204      	adds	r2, #4

08001dae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001db0:	d3fb      	bcc.n	8001daa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001db2:	f002 fb37 	bl	8004424 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001db6:	f7fe ff33 	bl	8000c20 <main>

08001dba <LoopForever>:

LoopForever:
    b LoopForever
 8001dba:	e7fe      	b.n	8001dba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001dbc:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dc4:	20000174 	.word	0x20000174
  ldr r2, =_sidata
 8001dc8:	08004e1c 	.word	0x08004e1c
  ldr r2, =_sbss
 8001dcc:	20000174 	.word	0x20000174
  ldr r4, =_ebss
 8001dd0:	20000494 	.word	0x20000494

08001dd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001dd4:	e7fe      	b.n	8001dd4 <ADC1_2_IRQHandler>
	...

08001dd8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ddc:	4b08      	ldr	r3, [pc, #32]	@ (8001e00 <HAL_Init+0x28>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a07      	ldr	r2, [pc, #28]	@ (8001e00 <HAL_Init+0x28>)
 8001de2:	f043 0310 	orr.w	r3, r3, #16
 8001de6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001de8:	2003      	movs	r0, #3
 8001dea:	f000 f90d 	bl	8002008 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dee:	200f      	movs	r0, #15
 8001df0:	f000 f808 	bl	8001e04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001df4:	f7ff fc3a 	bl	800166c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40022000 	.word	0x40022000

08001e04 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e0c:	4b12      	ldr	r3, [pc, #72]	@ (8001e58 <HAL_InitTick+0x54>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	4b12      	ldr	r3, [pc, #72]	@ (8001e5c <HAL_InitTick+0x58>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	4619      	mov	r1, r3
 8001e16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e22:	4618      	mov	r0, r3
 8001e24:	f000 f917 	bl	8002056 <HAL_SYSTICK_Config>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e00e      	b.n	8001e50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b0f      	cmp	r3, #15
 8001e36:	d80a      	bhi.n	8001e4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e40:	f000 f8ed 	bl	800201e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e44:	4a06      	ldr	r2, [pc, #24]	@ (8001e60 <HAL_InitTick+0x5c>)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	e000      	b.n	8001e50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20000090 	.word	0x20000090
 8001e5c:	20000120 	.word	0x20000120
 8001e60:	2000011c 	.word	0x2000011c

08001e64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e68:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <HAL_IncTick+0x20>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <HAL_IncTick+0x24>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4413      	add	r3, r2
 8001e74:	4a04      	ldr	r2, [pc, #16]	@ (8001e88 <HAL_IncTick+0x24>)
 8001e76:	6013      	str	r3, [r2, #0]
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	20000120 	.word	0x20000120
 8001e88:	20000348 	.word	0x20000348

08001e8c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001e90:	4b03      	ldr	r3, [pc, #12]	@ (8001ea0 <HAL_GetTick+0x14>)
 8001e92:	681b      	ldr	r3, [r3, #0]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	20000348 	.word	0x20000348

08001ea4 <__NVIC_SetPriorityGrouping>:
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f003 0307 	and.w	r3, r3, #7
 8001eb2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee8 <__NVIC_SetPriorityGrouping+0x44>)
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eba:	68ba      	ldr	r2, [r7, #8]
 8001ebc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ecc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ed0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ed4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ed6:	4a04      	ldr	r2, [pc, #16]	@ (8001ee8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	60d3      	str	r3, [r2, #12]
}
 8001edc:	bf00      	nop
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	e000ed00 	.word	0xe000ed00

08001eec <__NVIC_GetPriorityGrouping>:
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ef0:	4b04      	ldr	r3, [pc, #16]	@ (8001f04 <__NVIC_GetPriorityGrouping+0x18>)
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	0a1b      	lsrs	r3, r3, #8
 8001ef6:	f003 0307 	and.w	r3, r3, #7
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	e000ed00 	.word	0xe000ed00

08001f08 <__NVIC_SetPriority>:
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	6039      	str	r1, [r7, #0]
 8001f12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	db0a      	blt.n	8001f32 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	b2da      	uxtb	r2, r3
 8001f20:	490c      	ldr	r1, [pc, #48]	@ (8001f54 <__NVIC_SetPriority+0x4c>)
 8001f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f26:	0112      	lsls	r2, r2, #4
 8001f28:	b2d2      	uxtb	r2, r2
 8001f2a:	440b      	add	r3, r1
 8001f2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001f30:	e00a      	b.n	8001f48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	4908      	ldr	r1, [pc, #32]	@ (8001f58 <__NVIC_SetPriority+0x50>)
 8001f38:	79fb      	ldrb	r3, [r7, #7]
 8001f3a:	f003 030f 	and.w	r3, r3, #15
 8001f3e:	3b04      	subs	r3, #4
 8001f40:	0112      	lsls	r2, r2, #4
 8001f42:	b2d2      	uxtb	r2, r2
 8001f44:	440b      	add	r3, r1
 8001f46:	761a      	strb	r2, [r3, #24]
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr
 8001f54:	e000e100 	.word	0xe000e100
 8001f58:	e000ed00 	.word	0xe000ed00

08001f5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b089      	sub	sp, #36	@ 0x24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	f1c3 0307 	rsb	r3, r3, #7
 8001f76:	2b04      	cmp	r3, #4
 8001f78:	bf28      	it	cs
 8001f7a:	2304      	movcs	r3, #4
 8001f7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	3304      	adds	r3, #4
 8001f82:	2b06      	cmp	r3, #6
 8001f84:	d902      	bls.n	8001f8c <NVIC_EncodePriority+0x30>
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	3b03      	subs	r3, #3
 8001f8a:	e000      	b.n	8001f8e <NVIC_EncodePriority+0x32>
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f90:	f04f 32ff 	mov.w	r2, #4294967295
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	43da      	mvns	r2, r3
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	401a      	ands	r2, r3
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fa4:	f04f 31ff 	mov.w	r1, #4294967295
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	fa01 f303 	lsl.w	r3, r1, r3
 8001fae:	43d9      	mvns	r1, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb4:	4313      	orrs	r3, r2
         );
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3724      	adds	r7, #36	@ 0x24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
	...

08001fc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fd4:	d301      	bcc.n	8001fda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e00f      	b.n	8001ffa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fda:	4a0a      	ldr	r2, [pc, #40]	@ (8002004 <SysTick_Config+0x40>)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fe2:	210f      	movs	r1, #15
 8001fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fe8:	f7ff ff8e 	bl	8001f08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fec:	4b05      	ldr	r3, [pc, #20]	@ (8002004 <SysTick_Config+0x40>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ff2:	4b04      	ldr	r3, [pc, #16]	@ (8002004 <SysTick_Config+0x40>)
 8001ff4:	2207      	movs	r2, #7
 8001ff6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	e000e010 	.word	0xe000e010

08002008 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f7ff ff47 	bl	8001ea4 <__NVIC_SetPriorityGrouping>
}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b086      	sub	sp, #24
 8002022:	af00      	add	r7, sp, #0
 8002024:	4603      	mov	r3, r0
 8002026:	60b9      	str	r1, [r7, #8]
 8002028:	607a      	str	r2, [r7, #4]
 800202a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800202c:	2300      	movs	r3, #0
 800202e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002030:	f7ff ff5c 	bl	8001eec <__NVIC_GetPriorityGrouping>
 8002034:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	68b9      	ldr	r1, [r7, #8]
 800203a:	6978      	ldr	r0, [r7, #20]
 800203c:	f7ff ff8e 	bl	8001f5c <NVIC_EncodePriority>
 8002040:	4602      	mov	r2, r0
 8002042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002046:	4611      	mov	r1, r2
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff ff5d 	bl	8001f08 <__NVIC_SetPriority>
}
 800204e:	bf00      	nop
 8002050:	3718      	adds	r7, #24
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f7ff ffb0 	bl	8001fc4 <SysTick_Config>
 8002064:	4603      	mov	r3, r0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
	...

08002070 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002070:	b480      	push	{r7}
 8002072:	b087      	sub	sp, #28
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800207a:	2300      	movs	r3, #0
 800207c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800207e:	e154      	b.n	800232a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	2101      	movs	r1, #1
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	fa01 f303 	lsl.w	r3, r1, r3
 800208c:	4013      	ands	r3, r2
 800208e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2b00      	cmp	r3, #0
 8002094:	f000 8146 	beq.w	8002324 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f003 0303 	and.w	r3, r3, #3
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d005      	beq.n	80020b0 <HAL_GPIO_Init+0x40>
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f003 0303 	and.w	r3, r3, #3
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d130      	bne.n	8002112 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	2203      	movs	r2, #3
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	43db      	mvns	r3, r3
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	4013      	ands	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	68da      	ldr	r2, [r3, #12]
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	fa02 f303 	lsl.w	r3, r2, r3
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	693a      	ldr	r2, [r7, #16]
 80020de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020e6:	2201      	movs	r2, #1
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	fa02 f303 	lsl.w	r3, r2, r3
 80020ee:	43db      	mvns	r3, r3
 80020f0:	693a      	ldr	r2, [r7, #16]
 80020f2:	4013      	ands	r3, r2
 80020f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	091b      	lsrs	r3, r3, #4
 80020fc:	f003 0201 	and.w	r2, r3, #1
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	4313      	orrs	r3, r2
 800210a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f003 0303 	and.w	r3, r3, #3
 800211a:	2b03      	cmp	r3, #3
 800211c:	d017      	beq.n	800214e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	2203      	movs	r2, #3
 800212a:	fa02 f303 	lsl.w	r3, r2, r3
 800212e:	43db      	mvns	r3, r3
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	4013      	ands	r3, r2
 8002134:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	689a      	ldr	r2, [r3, #8]
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	4313      	orrs	r3, r2
 8002146:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f003 0303 	and.w	r3, r3, #3
 8002156:	2b02      	cmp	r3, #2
 8002158:	d123      	bne.n	80021a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	08da      	lsrs	r2, r3, #3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3208      	adds	r2, #8
 8002162:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002166:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	f003 0307 	and.w	r3, r3, #7
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	220f      	movs	r2, #15
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	43db      	mvns	r3, r3
 8002178:	693a      	ldr	r2, [r7, #16]
 800217a:	4013      	ands	r3, r2
 800217c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	691a      	ldr	r2, [r3, #16]
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	f003 0307 	and.w	r3, r3, #7
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	fa02 f303 	lsl.w	r3, r2, r3
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	4313      	orrs	r3, r2
 8002192:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	08da      	lsrs	r2, r3, #3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	3208      	adds	r2, #8
 800219c:	6939      	ldr	r1, [r7, #16]
 800219e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	2203      	movs	r2, #3
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	43db      	mvns	r3, r3
 80021b4:	693a      	ldr	r2, [r7, #16]
 80021b6:	4013      	ands	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f003 0203 	and.w	r2, r3, #3
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	f000 80a0 	beq.w	8002324 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021e4:	4b58      	ldr	r3, [pc, #352]	@ (8002348 <HAL_GPIO_Init+0x2d8>)
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	4a57      	ldr	r2, [pc, #348]	@ (8002348 <HAL_GPIO_Init+0x2d8>)
 80021ea:	f043 0301 	orr.w	r3, r3, #1
 80021ee:	6193      	str	r3, [r2, #24]
 80021f0:	4b55      	ldr	r3, [pc, #340]	@ (8002348 <HAL_GPIO_Init+0x2d8>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	f003 0301 	and.w	r3, r3, #1
 80021f8:	60bb      	str	r3, [r7, #8]
 80021fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021fc:	4a53      	ldr	r2, [pc, #332]	@ (800234c <HAL_GPIO_Init+0x2dc>)
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	089b      	lsrs	r3, r3, #2
 8002202:	3302      	adds	r3, #2
 8002204:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002208:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	f003 0303 	and.w	r3, r3, #3
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	220f      	movs	r2, #15
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	43db      	mvns	r3, r3
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	4013      	ands	r3, r2
 800221e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002226:	d019      	beq.n	800225c <HAL_GPIO_Init+0x1ec>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	4a49      	ldr	r2, [pc, #292]	@ (8002350 <HAL_GPIO_Init+0x2e0>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d013      	beq.n	8002258 <HAL_GPIO_Init+0x1e8>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4a48      	ldr	r2, [pc, #288]	@ (8002354 <HAL_GPIO_Init+0x2e4>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d00d      	beq.n	8002254 <HAL_GPIO_Init+0x1e4>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4a47      	ldr	r2, [pc, #284]	@ (8002358 <HAL_GPIO_Init+0x2e8>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d007      	beq.n	8002250 <HAL_GPIO_Init+0x1e0>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4a46      	ldr	r2, [pc, #280]	@ (800235c <HAL_GPIO_Init+0x2ec>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d101      	bne.n	800224c <HAL_GPIO_Init+0x1dc>
 8002248:	2304      	movs	r3, #4
 800224a:	e008      	b.n	800225e <HAL_GPIO_Init+0x1ee>
 800224c:	2305      	movs	r3, #5
 800224e:	e006      	b.n	800225e <HAL_GPIO_Init+0x1ee>
 8002250:	2303      	movs	r3, #3
 8002252:	e004      	b.n	800225e <HAL_GPIO_Init+0x1ee>
 8002254:	2302      	movs	r3, #2
 8002256:	e002      	b.n	800225e <HAL_GPIO_Init+0x1ee>
 8002258:	2301      	movs	r3, #1
 800225a:	e000      	b.n	800225e <HAL_GPIO_Init+0x1ee>
 800225c:	2300      	movs	r3, #0
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	f002 0203 	and.w	r2, r2, #3
 8002264:	0092      	lsls	r2, r2, #2
 8002266:	4093      	lsls	r3, r2
 8002268:	693a      	ldr	r2, [r7, #16]
 800226a:	4313      	orrs	r3, r2
 800226c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800226e:	4937      	ldr	r1, [pc, #220]	@ (800234c <HAL_GPIO_Init+0x2dc>)
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	089b      	lsrs	r3, r3, #2
 8002274:	3302      	adds	r3, #2
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800227c:	4b38      	ldr	r3, [pc, #224]	@ (8002360 <HAL_GPIO_Init+0x2f0>)
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	43db      	mvns	r3, r3
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	4013      	ands	r3, r2
 800228a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002294:	2b00      	cmp	r3, #0
 8002296:	d003      	beq.n	80022a0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	4313      	orrs	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80022a0:	4a2f      	ldr	r2, [pc, #188]	@ (8002360 <HAL_GPIO_Init+0x2f0>)
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022a6:	4b2e      	ldr	r3, [pc, #184]	@ (8002360 <HAL_GPIO_Init+0x2f0>)
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	43db      	mvns	r3, r3
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	4013      	ands	r3, r2
 80022b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d003      	beq.n	80022ca <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80022ca:	4a25      	ldr	r2, [pc, #148]	@ (8002360 <HAL_GPIO_Init+0x2f0>)
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022d0:	4b23      	ldr	r3, [pc, #140]	@ (8002360 <HAL_GPIO_Init+0x2f0>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	43db      	mvns	r3, r3
 80022da:	693a      	ldr	r2, [r7, #16]
 80022dc:	4013      	ands	r3, r2
 80022de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d003      	beq.n	80022f4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80022f4:	4a1a      	ldr	r2, [pc, #104]	@ (8002360 <HAL_GPIO_Init+0x2f0>)
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022fa:	4b19      	ldr	r3, [pc, #100]	@ (8002360 <HAL_GPIO_Init+0x2f0>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	43db      	mvns	r3, r3
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	4013      	ands	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d003      	beq.n	800231e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	4313      	orrs	r3, r2
 800231c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800231e:	4a10      	ldr	r2, [pc, #64]	@ (8002360 <HAL_GPIO_Init+0x2f0>)
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	3301      	adds	r3, #1
 8002328:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	fa22 f303 	lsr.w	r3, r2, r3
 8002334:	2b00      	cmp	r3, #0
 8002336:	f47f aea3 	bne.w	8002080 <HAL_GPIO_Init+0x10>
  }
}
 800233a:	bf00      	nop
 800233c:	bf00      	nop
 800233e:	371c      	adds	r7, #28
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	40021000 	.word	0x40021000
 800234c:	40010000 	.word	0x40010000
 8002350:	48000400 	.word	0x48000400
 8002354:	48000800 	.word	0x48000800
 8002358:	48000c00 	.word	0x48000c00
 800235c:	48001000 	.word	0x48001000
 8002360:	40010400 	.word	0x40010400

08002364 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800236a:	af00      	add	r7, sp, #0
 800236c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002370:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002374:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002376:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800237a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d102      	bne.n	800238a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	f001 b823 	b.w	80033d0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800238a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800238e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b00      	cmp	r3, #0
 800239c:	f000 817d 	beq.w	800269a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80023a0:	4bbc      	ldr	r3, [pc, #752]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f003 030c 	and.w	r3, r3, #12
 80023a8:	2b04      	cmp	r3, #4
 80023aa:	d00c      	beq.n	80023c6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023ac:	4bb9      	ldr	r3, [pc, #740]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f003 030c 	and.w	r3, r3, #12
 80023b4:	2b08      	cmp	r3, #8
 80023b6:	d15c      	bne.n	8002472 <HAL_RCC_OscConfig+0x10e>
 80023b8:	4bb6      	ldr	r3, [pc, #728]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023c4:	d155      	bne.n	8002472 <HAL_RCC_OscConfig+0x10e>
 80023c6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023ca:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ce:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80023d2:	fa93 f3a3 	rbit	r3, r3
 80023d6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80023da:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023de:	fab3 f383 	clz	r3, r3
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	095b      	lsrs	r3, r3, #5
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	f043 0301 	orr.w	r3, r3, #1
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d102      	bne.n	80023f8 <HAL_RCC_OscConfig+0x94>
 80023f2:	4ba8      	ldr	r3, [pc, #672]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	e015      	b.n	8002424 <HAL_RCC_OscConfig+0xc0>
 80023f8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023fc:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002400:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002404:	fa93 f3a3 	rbit	r3, r3
 8002408:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800240c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002410:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002414:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002418:	fa93 f3a3 	rbit	r3, r3
 800241c:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002420:	4b9c      	ldr	r3, [pc, #624]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 8002422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002424:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002428:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800242c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002430:	fa92 f2a2 	rbit	r2, r2
 8002434:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002438:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800243c:	fab2 f282 	clz	r2, r2
 8002440:	b2d2      	uxtb	r2, r2
 8002442:	f042 0220 	orr.w	r2, r2, #32
 8002446:	b2d2      	uxtb	r2, r2
 8002448:	f002 021f 	and.w	r2, r2, #31
 800244c:	2101      	movs	r1, #1
 800244e:	fa01 f202 	lsl.w	r2, r1, r2
 8002452:	4013      	ands	r3, r2
 8002454:	2b00      	cmp	r3, #0
 8002456:	f000 811f 	beq.w	8002698 <HAL_RCC_OscConfig+0x334>
 800245a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800245e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	f040 8116 	bne.w	8002698 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	f000 bfaf 	b.w	80033d0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002472:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002476:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002482:	d106      	bne.n	8002492 <HAL_RCC_OscConfig+0x12e>
 8002484:	4b83      	ldr	r3, [pc, #524]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a82      	ldr	r2, [pc, #520]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 800248a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800248e:	6013      	str	r3, [r2, #0]
 8002490:	e036      	b.n	8002500 <HAL_RCC_OscConfig+0x19c>
 8002492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002496:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10c      	bne.n	80024bc <HAL_RCC_OscConfig+0x158>
 80024a2:	4b7c      	ldr	r3, [pc, #496]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a7b      	ldr	r2, [pc, #492]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80024a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024ac:	6013      	str	r3, [r2, #0]
 80024ae:	4b79      	ldr	r3, [pc, #484]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a78      	ldr	r2, [pc, #480]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80024b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	e021      	b.n	8002500 <HAL_RCC_OscConfig+0x19c>
 80024bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024cc:	d10c      	bne.n	80024e8 <HAL_RCC_OscConfig+0x184>
 80024ce:	4b71      	ldr	r3, [pc, #452]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a70      	ldr	r2, [pc, #448]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80024d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024d8:	6013      	str	r3, [r2, #0]
 80024da:	4b6e      	ldr	r3, [pc, #440]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a6d      	ldr	r2, [pc, #436]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80024e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024e4:	6013      	str	r3, [r2, #0]
 80024e6:	e00b      	b.n	8002500 <HAL_RCC_OscConfig+0x19c>
 80024e8:	4b6a      	ldr	r3, [pc, #424]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a69      	ldr	r2, [pc, #420]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80024ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024f2:	6013      	str	r3, [r2, #0]
 80024f4:	4b67      	ldr	r3, [pc, #412]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a66      	ldr	r2, [pc, #408]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80024fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024fe:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002500:	4b64      	ldr	r3, [pc, #400]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 8002502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002504:	f023 020f 	bic.w	r2, r3, #15
 8002508:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800250c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	495f      	ldr	r1, [pc, #380]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 8002516:	4313      	orrs	r3, r2
 8002518:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800251a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800251e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d059      	beq.n	80025de <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800252a:	f7ff fcaf 	bl	8001e8c <HAL_GetTick>
 800252e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002532:	e00a      	b.n	800254a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002534:	f7ff fcaa 	bl	8001e8c <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	2b64      	cmp	r3, #100	@ 0x64
 8002542:	d902      	bls.n	800254a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	f000 bf43 	b.w	80033d0 <HAL_RCC_OscConfig+0x106c>
 800254a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800254e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002552:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002556:	fa93 f3a3 	rbit	r3, r3
 800255a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 800255e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002562:	fab3 f383 	clz	r3, r3
 8002566:	b2db      	uxtb	r3, r3
 8002568:	095b      	lsrs	r3, r3, #5
 800256a:	b2db      	uxtb	r3, r3
 800256c:	f043 0301 	orr.w	r3, r3, #1
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b01      	cmp	r3, #1
 8002574:	d102      	bne.n	800257c <HAL_RCC_OscConfig+0x218>
 8002576:	4b47      	ldr	r3, [pc, #284]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	e015      	b.n	80025a8 <HAL_RCC_OscConfig+0x244>
 800257c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002580:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002584:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002588:	fa93 f3a3 	rbit	r3, r3
 800258c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002590:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002594:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002598:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800259c:	fa93 f3a3 	rbit	r3, r3
 80025a0:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80025a4:	4b3b      	ldr	r3, [pc, #236]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 80025a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80025ac:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80025b0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80025b4:	fa92 f2a2 	rbit	r2, r2
 80025b8:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80025bc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80025c0:	fab2 f282 	clz	r2, r2
 80025c4:	b2d2      	uxtb	r2, r2
 80025c6:	f042 0220 	orr.w	r2, r2, #32
 80025ca:	b2d2      	uxtb	r2, r2
 80025cc:	f002 021f 	and.w	r2, r2, #31
 80025d0:	2101      	movs	r1, #1
 80025d2:	fa01 f202 	lsl.w	r2, r1, r2
 80025d6:	4013      	ands	r3, r2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d0ab      	beq.n	8002534 <HAL_RCC_OscConfig+0x1d0>
 80025dc:	e05d      	b.n	800269a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025de:	f7ff fc55 	bl	8001e8c <HAL_GetTick>
 80025e2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025e6:	e00a      	b.n	80025fe <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025e8:	f7ff fc50 	bl	8001e8c <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b64      	cmp	r3, #100	@ 0x64
 80025f6:	d902      	bls.n	80025fe <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	f000 bee9 	b.w	80033d0 <HAL_RCC_OscConfig+0x106c>
 80025fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002602:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002606:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800260a:	fa93 f3a3 	rbit	r3, r3
 800260e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002612:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002616:	fab3 f383 	clz	r3, r3
 800261a:	b2db      	uxtb	r3, r3
 800261c:	095b      	lsrs	r3, r3, #5
 800261e:	b2db      	uxtb	r3, r3
 8002620:	f043 0301 	orr.w	r3, r3, #1
 8002624:	b2db      	uxtb	r3, r3
 8002626:	2b01      	cmp	r3, #1
 8002628:	d102      	bne.n	8002630 <HAL_RCC_OscConfig+0x2cc>
 800262a:	4b1a      	ldr	r3, [pc, #104]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	e015      	b.n	800265c <HAL_RCC_OscConfig+0x2f8>
 8002630:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002634:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002638:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800263c:	fa93 f3a3 	rbit	r3, r3
 8002640:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002644:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002648:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800264c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002650:	fa93 f3a3 	rbit	r3, r3
 8002654:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002658:	4b0e      	ldr	r3, [pc, #56]	@ (8002694 <HAL_RCC_OscConfig+0x330>)
 800265a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800265c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002660:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002664:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002668:	fa92 f2a2 	rbit	r2, r2
 800266c:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002670:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002674:	fab2 f282 	clz	r2, r2
 8002678:	b2d2      	uxtb	r2, r2
 800267a:	f042 0220 	orr.w	r2, r2, #32
 800267e:	b2d2      	uxtb	r2, r2
 8002680:	f002 021f 	and.w	r2, r2, #31
 8002684:	2101      	movs	r1, #1
 8002686:	fa01 f202 	lsl.w	r2, r1, r2
 800268a:	4013      	ands	r3, r2
 800268c:	2b00      	cmp	r3, #0
 800268e:	d1ab      	bne.n	80025e8 <HAL_RCC_OscConfig+0x284>
 8002690:	e003      	b.n	800269a <HAL_RCC_OscConfig+0x336>
 8002692:	bf00      	nop
 8002694:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002698:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800269a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800269e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 817d 	beq.w	80029aa <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80026b0:	4ba6      	ldr	r3, [pc, #664]	@ (800294c <HAL_RCC_OscConfig+0x5e8>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f003 030c 	and.w	r3, r3, #12
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d00b      	beq.n	80026d4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80026bc:	4ba3      	ldr	r3, [pc, #652]	@ (800294c <HAL_RCC_OscConfig+0x5e8>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f003 030c 	and.w	r3, r3, #12
 80026c4:	2b08      	cmp	r3, #8
 80026c6:	d172      	bne.n	80027ae <HAL_RCC_OscConfig+0x44a>
 80026c8:	4ba0      	ldr	r3, [pc, #640]	@ (800294c <HAL_RCC_OscConfig+0x5e8>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d16c      	bne.n	80027ae <HAL_RCC_OscConfig+0x44a>
 80026d4:	2302      	movs	r3, #2
 80026d6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026da:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80026de:	fa93 f3a3 	rbit	r3, r3
 80026e2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80026e6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ea:	fab3 f383 	clz	r3, r3
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	095b      	lsrs	r3, r3, #5
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	f043 0301 	orr.w	r3, r3, #1
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d102      	bne.n	8002704 <HAL_RCC_OscConfig+0x3a0>
 80026fe:	4b93      	ldr	r3, [pc, #588]	@ (800294c <HAL_RCC_OscConfig+0x5e8>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	e013      	b.n	800272c <HAL_RCC_OscConfig+0x3c8>
 8002704:	2302      	movs	r3, #2
 8002706:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800270e:	fa93 f3a3 	rbit	r3, r3
 8002712:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002716:	2302      	movs	r3, #2
 8002718:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800271c:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002720:	fa93 f3a3 	rbit	r3, r3
 8002724:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002728:	4b88      	ldr	r3, [pc, #544]	@ (800294c <HAL_RCC_OscConfig+0x5e8>)
 800272a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272c:	2202      	movs	r2, #2
 800272e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002732:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002736:	fa92 f2a2 	rbit	r2, r2
 800273a:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 800273e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002742:	fab2 f282 	clz	r2, r2
 8002746:	b2d2      	uxtb	r2, r2
 8002748:	f042 0220 	orr.w	r2, r2, #32
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	f002 021f 	and.w	r2, r2, #31
 8002752:	2101      	movs	r1, #1
 8002754:	fa01 f202 	lsl.w	r2, r1, r2
 8002758:	4013      	ands	r3, r2
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00a      	beq.n	8002774 <HAL_RCC_OscConfig+0x410>
 800275e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002762:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d002      	beq.n	8002774 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	f000 be2e 	b.w	80033d0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002774:	4b75      	ldr	r3, [pc, #468]	@ (800294c <HAL_RCC_OscConfig+0x5e8>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800277c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002780:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	695b      	ldr	r3, [r3, #20]
 8002788:	21f8      	movs	r1, #248	@ 0xf8
 800278a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002792:	fa91 f1a1 	rbit	r1, r1
 8002796:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 800279a:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800279e:	fab1 f181 	clz	r1, r1
 80027a2:	b2c9      	uxtb	r1, r1
 80027a4:	408b      	lsls	r3, r1
 80027a6:	4969      	ldr	r1, [pc, #420]	@ (800294c <HAL_RCC_OscConfig+0x5e8>)
 80027a8:	4313      	orrs	r3, r2
 80027aa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ac:	e0fd      	b.n	80029aa <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	f000 8088 	beq.w	80028d0 <HAL_RCC_OscConfig+0x56c>
 80027c0:	2301      	movs	r3, #1
 80027c2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80027ca:	fa93 f3a3 	rbit	r3, r3
 80027ce:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80027d2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027d6:	fab3 f383 	clz	r3, r3
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80027e0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	461a      	mov	r2, r3
 80027e8:	2301      	movs	r3, #1
 80027ea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ec:	f7ff fb4e 	bl	8001e8c <HAL_GetTick>
 80027f0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027f4:	e00a      	b.n	800280c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027f6:	f7ff fb49 	bl	8001e8c <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	2b02      	cmp	r3, #2
 8002804:	d902      	bls.n	800280c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	f000 bde2 	b.w	80033d0 <HAL_RCC_OscConfig+0x106c>
 800280c:	2302      	movs	r3, #2
 800280e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002812:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002816:	fa93 f3a3 	rbit	r3, r3
 800281a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800281e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002822:	fab3 f383 	clz	r3, r3
 8002826:	b2db      	uxtb	r3, r3
 8002828:	095b      	lsrs	r3, r3, #5
 800282a:	b2db      	uxtb	r3, r3
 800282c:	f043 0301 	orr.w	r3, r3, #1
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b01      	cmp	r3, #1
 8002834:	d102      	bne.n	800283c <HAL_RCC_OscConfig+0x4d8>
 8002836:	4b45      	ldr	r3, [pc, #276]	@ (800294c <HAL_RCC_OscConfig+0x5e8>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	e013      	b.n	8002864 <HAL_RCC_OscConfig+0x500>
 800283c:	2302      	movs	r3, #2
 800283e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002842:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002846:	fa93 f3a3 	rbit	r3, r3
 800284a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800284e:	2302      	movs	r3, #2
 8002850:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002854:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002858:	fa93 f3a3 	rbit	r3, r3
 800285c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002860:	4b3a      	ldr	r3, [pc, #232]	@ (800294c <HAL_RCC_OscConfig+0x5e8>)
 8002862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002864:	2202      	movs	r2, #2
 8002866:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800286a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800286e:	fa92 f2a2 	rbit	r2, r2
 8002872:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002876:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800287a:	fab2 f282 	clz	r2, r2
 800287e:	b2d2      	uxtb	r2, r2
 8002880:	f042 0220 	orr.w	r2, r2, #32
 8002884:	b2d2      	uxtb	r2, r2
 8002886:	f002 021f 	and.w	r2, r2, #31
 800288a:	2101      	movs	r1, #1
 800288c:	fa01 f202 	lsl.w	r2, r1, r2
 8002890:	4013      	ands	r3, r2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d0af      	beq.n	80027f6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002896:	4b2d      	ldr	r3, [pc, #180]	@ (800294c <HAL_RCC_OscConfig+0x5e8>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800289e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	21f8      	movs	r1, #248	@ 0xf8
 80028ac:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b0:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80028b4:	fa91 f1a1 	rbit	r1, r1
 80028b8:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80028bc:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80028c0:	fab1 f181 	clz	r1, r1
 80028c4:	b2c9      	uxtb	r1, r1
 80028c6:	408b      	lsls	r3, r1
 80028c8:	4920      	ldr	r1, [pc, #128]	@ (800294c <HAL_RCC_OscConfig+0x5e8>)
 80028ca:	4313      	orrs	r3, r2
 80028cc:	600b      	str	r3, [r1, #0]
 80028ce:	e06c      	b.n	80029aa <HAL_RCC_OscConfig+0x646>
 80028d0:	2301      	movs	r3, #1
 80028d2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80028da:	fa93 f3a3 	rbit	r3, r3
 80028de:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80028e2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028e6:	fab3 f383 	clz	r3, r3
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80028f0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	461a      	mov	r2, r3
 80028f8:	2300      	movs	r3, #0
 80028fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fc:	f7ff fac6 	bl	8001e8c <HAL_GetTick>
 8002900:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002904:	e00a      	b.n	800291c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002906:	f7ff fac1 	bl	8001e8c <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b02      	cmp	r3, #2
 8002914:	d902      	bls.n	800291c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	f000 bd5a 	b.w	80033d0 <HAL_RCC_OscConfig+0x106c>
 800291c:	2302      	movs	r3, #2
 800291e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002922:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002926:	fa93 f3a3 	rbit	r3, r3
 800292a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800292e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002932:	fab3 f383 	clz	r3, r3
 8002936:	b2db      	uxtb	r3, r3
 8002938:	095b      	lsrs	r3, r3, #5
 800293a:	b2db      	uxtb	r3, r3
 800293c:	f043 0301 	orr.w	r3, r3, #1
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b01      	cmp	r3, #1
 8002944:	d104      	bne.n	8002950 <HAL_RCC_OscConfig+0x5ec>
 8002946:	4b01      	ldr	r3, [pc, #4]	@ (800294c <HAL_RCC_OscConfig+0x5e8>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	e015      	b.n	8002978 <HAL_RCC_OscConfig+0x614>
 800294c:	40021000 	.word	0x40021000
 8002950:	2302      	movs	r3, #2
 8002952:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002956:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800295a:	fa93 f3a3 	rbit	r3, r3
 800295e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002962:	2302      	movs	r3, #2
 8002964:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002968:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800296c:	fa93 f3a3 	rbit	r3, r3
 8002970:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002974:	4bc8      	ldr	r3, [pc, #800]	@ (8002c98 <HAL_RCC_OscConfig+0x934>)
 8002976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002978:	2202      	movs	r2, #2
 800297a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800297e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002982:	fa92 f2a2 	rbit	r2, r2
 8002986:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 800298a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800298e:	fab2 f282 	clz	r2, r2
 8002992:	b2d2      	uxtb	r2, r2
 8002994:	f042 0220 	orr.w	r2, r2, #32
 8002998:	b2d2      	uxtb	r2, r2
 800299a:	f002 021f 	and.w	r2, r2, #31
 800299e:	2101      	movs	r1, #1
 80029a0:	fa01 f202 	lsl.w	r2, r1, r2
 80029a4:	4013      	ands	r3, r2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1ad      	bne.n	8002906 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0308 	and.w	r3, r3, #8
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	f000 8110 	beq.w	8002be0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d079      	beq.n	8002ac4 <HAL_RCC_OscConfig+0x760>
 80029d0:	2301      	movs	r3, #1
 80029d2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80029da:	fa93 f3a3 	rbit	r3, r3
 80029de:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80029e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029e6:	fab3 f383 	clz	r3, r3
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	461a      	mov	r2, r3
 80029ee:	4bab      	ldr	r3, [pc, #684]	@ (8002c9c <HAL_RCC_OscConfig+0x938>)
 80029f0:	4413      	add	r3, r2
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	461a      	mov	r2, r3
 80029f6:	2301      	movs	r3, #1
 80029f8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029fa:	f7ff fa47 	bl	8001e8c <HAL_GetTick>
 80029fe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a02:	e00a      	b.n	8002a1a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a04:	f7ff fa42 	bl	8001e8c <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d902      	bls.n	8002a1a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	f000 bcdb 	b.w	80033d0 <HAL_RCC_OscConfig+0x106c>
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a20:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002a24:	fa93 f3a3 	rbit	r3, r3
 8002a28:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002a2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a30:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002a34:	2202      	movs	r2, #2
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a3c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	fa93 f2a3 	rbit	r2, r3
 8002a46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002a4e:	601a      	str	r2, [r3, #0]
 8002a50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002a58:	2202      	movs	r2, #2
 8002a5a:	601a      	str	r2, [r3, #0]
 8002a5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	fa93 f2a3 	rbit	r2, r3
 8002a6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a6e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a72:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a74:	4b88      	ldr	r3, [pc, #544]	@ (8002c98 <HAL_RCC_OscConfig+0x934>)
 8002a76:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002a80:	2102      	movs	r1, #2
 8002a82:	6019      	str	r1, [r3, #0]
 8002a84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a88:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	fa93 f1a3 	rbit	r1, r3
 8002a92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a96:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002a9a:	6019      	str	r1, [r3, #0]
  return result;
 8002a9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aa0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	fab3 f383 	clz	r3, r3
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	f003 031f 	and.w	r3, r3, #31
 8002ab6:	2101      	movs	r1, #1
 8002ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8002abc:	4013      	ands	r3, r2
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d0a0      	beq.n	8002a04 <HAL_RCC_OscConfig+0x6a0>
 8002ac2:	e08d      	b.n	8002be0 <HAL_RCC_OscConfig+0x87c>
 8002ac4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002acc:	2201      	movs	r2, #1
 8002ace:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ad4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	fa93 f2a3 	rbit	r2, r3
 8002ade:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002ae6:	601a      	str	r2, [r3, #0]
  return result;
 8002ae8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aec:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002af0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002af2:	fab3 f383 	clz	r3, r3
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	461a      	mov	r2, r3
 8002afa:	4b68      	ldr	r3, [pc, #416]	@ (8002c9c <HAL_RCC_OscConfig+0x938>)
 8002afc:	4413      	add	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	461a      	mov	r2, r3
 8002b02:	2300      	movs	r3, #0
 8002b04:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b06:	f7ff f9c1 	bl	8001e8c <HAL_GetTick>
 8002b0a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b0e:	e00a      	b.n	8002b26 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b10:	f7ff f9bc 	bl	8001e8c <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d902      	bls.n	8002b26 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	f000 bc55 	b.w	80033d0 <HAL_RCC_OscConfig+0x106c>
 8002b26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b2a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002b2e:	2202      	movs	r2, #2
 8002b30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b36:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	fa93 f2a3 	rbit	r2, r3
 8002b40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b44:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002b48:	601a      	str	r2, [r3, #0]
 8002b4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b4e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002b52:	2202      	movs	r2, #2
 8002b54:	601a      	str	r2, [r3, #0]
 8002b56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b5a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	fa93 f2a3 	rbit	r2, r3
 8002b64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b68:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002b6c:	601a      	str	r2, [r3, #0]
 8002b6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b72:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002b76:	2202      	movs	r2, #2
 8002b78:	601a      	str	r2, [r3, #0]
 8002b7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b7e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	fa93 f2a3 	rbit	r2, r3
 8002b88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b8c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b90:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b92:	4b41      	ldr	r3, [pc, #260]	@ (8002c98 <HAL_RCC_OscConfig+0x934>)
 8002b94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b9a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002b9e:	2102      	movs	r1, #2
 8002ba0:	6019      	str	r1, [r3, #0]
 8002ba2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ba6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	fa93 f1a3 	rbit	r1, r3
 8002bb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bb4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002bb8:	6019      	str	r1, [r3, #0]
  return result;
 8002bba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bbe:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	fab3 f383 	clz	r3, r3
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	f003 031f 	and.w	r3, r3, #31
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bda:	4013      	ands	r3, r2
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d197      	bne.n	8002b10 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002be0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002be4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0304 	and.w	r3, r3, #4
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f000 81a1 	beq.w	8002f38 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bfc:	4b26      	ldr	r3, [pc, #152]	@ (8002c98 <HAL_RCC_OscConfig+0x934>)
 8002bfe:	69db      	ldr	r3, [r3, #28]
 8002c00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d116      	bne.n	8002c36 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c08:	4b23      	ldr	r3, [pc, #140]	@ (8002c98 <HAL_RCC_OscConfig+0x934>)
 8002c0a:	69db      	ldr	r3, [r3, #28]
 8002c0c:	4a22      	ldr	r2, [pc, #136]	@ (8002c98 <HAL_RCC_OscConfig+0x934>)
 8002c0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c12:	61d3      	str	r3, [r2, #28]
 8002c14:	4b20      	ldr	r3, [pc, #128]	@ (8002c98 <HAL_RCC_OscConfig+0x934>)
 8002c16:	69db      	ldr	r3, [r3, #28]
 8002c18:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002c1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c20:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c2a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002c2e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002c30:	2301      	movs	r3, #1
 8002c32:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c36:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca0 <HAL_RCC_OscConfig+0x93c>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d11a      	bne.n	8002c78 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c42:	4b17      	ldr	r3, [pc, #92]	@ (8002ca0 <HAL_RCC_OscConfig+0x93c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a16      	ldr	r2, [pc, #88]	@ (8002ca0 <HAL_RCC_OscConfig+0x93c>)
 8002c48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c4c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c4e:	f7ff f91d 	bl	8001e8c <HAL_GetTick>
 8002c52:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c56:	e009      	b.n	8002c6c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c58:	f7ff f918 	bl	8001e8c <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b64      	cmp	r3, #100	@ 0x64
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e3b1      	b.n	80033d0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca0 <HAL_RCC_OscConfig+0x93c>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d0ef      	beq.n	8002c58 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c7c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d10d      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x940>
 8002c88:	4b03      	ldr	r3, [pc, #12]	@ (8002c98 <HAL_RCC_OscConfig+0x934>)
 8002c8a:	6a1b      	ldr	r3, [r3, #32]
 8002c8c:	4a02      	ldr	r2, [pc, #8]	@ (8002c98 <HAL_RCC_OscConfig+0x934>)
 8002c8e:	f043 0301 	orr.w	r3, r3, #1
 8002c92:	6213      	str	r3, [r2, #32]
 8002c94:	e03c      	b.n	8002d10 <HAL_RCC_OscConfig+0x9ac>
 8002c96:	bf00      	nop
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	10908120 	.word	0x10908120
 8002ca0:	40007000 	.word	0x40007000
 8002ca4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d10c      	bne.n	8002cce <HAL_RCC_OscConfig+0x96a>
 8002cb4:	4bc1      	ldr	r3, [pc, #772]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002cb6:	6a1b      	ldr	r3, [r3, #32]
 8002cb8:	4ac0      	ldr	r2, [pc, #768]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002cba:	f023 0301 	bic.w	r3, r3, #1
 8002cbe:	6213      	str	r3, [r2, #32]
 8002cc0:	4bbe      	ldr	r3, [pc, #760]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002cc2:	6a1b      	ldr	r3, [r3, #32]
 8002cc4:	4abd      	ldr	r2, [pc, #756]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002cc6:	f023 0304 	bic.w	r3, r3, #4
 8002cca:	6213      	str	r3, [r2, #32]
 8002ccc:	e020      	b.n	8002d10 <HAL_RCC_OscConfig+0x9ac>
 8002cce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cd2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	2b05      	cmp	r3, #5
 8002cdc:	d10c      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x994>
 8002cde:	4bb7      	ldr	r3, [pc, #732]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
 8002ce2:	4ab6      	ldr	r2, [pc, #728]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002ce4:	f043 0304 	orr.w	r3, r3, #4
 8002ce8:	6213      	str	r3, [r2, #32]
 8002cea:	4bb4      	ldr	r3, [pc, #720]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002cec:	6a1b      	ldr	r3, [r3, #32]
 8002cee:	4ab3      	ldr	r2, [pc, #716]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002cf0:	f043 0301 	orr.w	r3, r3, #1
 8002cf4:	6213      	str	r3, [r2, #32]
 8002cf6:	e00b      	b.n	8002d10 <HAL_RCC_OscConfig+0x9ac>
 8002cf8:	4bb0      	ldr	r3, [pc, #704]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	4aaf      	ldr	r2, [pc, #700]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002cfe:	f023 0301 	bic.w	r3, r3, #1
 8002d02:	6213      	str	r3, [r2, #32]
 8002d04:	4bad      	ldr	r3, [pc, #692]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002d06:	6a1b      	ldr	r3, [r3, #32]
 8002d08:	4aac      	ldr	r2, [pc, #688]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002d0a:	f023 0304 	bic.w	r3, r3, #4
 8002d0e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d14:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 8081 	beq.w	8002e24 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d22:	f7ff f8b3 	bl	8001e8c <HAL_GetTick>
 8002d26:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d2a:	e00b      	b.n	8002d44 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d2c:	f7ff f8ae 	bl	8001e8c <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d901      	bls.n	8002d44 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	e345      	b.n	80033d0 <HAL_RCC_OscConfig+0x106c>
 8002d44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d48:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d4c:	2202      	movs	r2, #2
 8002d4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d54:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	fa93 f2a3 	rbit	r2, r3
 8002d5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d62:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d6c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002d70:	2202      	movs	r2, #2
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d78:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	fa93 f2a3 	rbit	r2, r3
 8002d82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d86:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002d8a:	601a      	str	r2, [r3, #0]
  return result;
 8002d8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d90:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002d94:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d96:	fab3 f383 	clz	r3, r3
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	095b      	lsrs	r3, r3, #5
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	f043 0302 	orr.w	r3, r3, #2
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d102      	bne.n	8002db0 <HAL_RCC_OscConfig+0xa4c>
 8002daa:	4b84      	ldr	r3, [pc, #528]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002dac:	6a1b      	ldr	r3, [r3, #32]
 8002dae:	e013      	b.n	8002dd8 <HAL_RCC_OscConfig+0xa74>
 8002db0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002db4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002db8:	2202      	movs	r2, #2
 8002dba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dc0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	fa93 f2a3 	rbit	r2, r3
 8002dca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dce:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002dd2:	601a      	str	r2, [r3, #0]
 8002dd4:	4b79      	ldr	r3, [pc, #484]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ddc:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002de0:	2102      	movs	r1, #2
 8002de2:	6011      	str	r1, [r2, #0]
 8002de4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002de8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002dec:	6812      	ldr	r2, [r2, #0]
 8002dee:	fa92 f1a2 	rbit	r1, r2
 8002df2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002df6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002dfa:	6011      	str	r1, [r2, #0]
  return result;
 8002dfc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e00:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002e04:	6812      	ldr	r2, [r2, #0]
 8002e06:	fab2 f282 	clz	r2, r2
 8002e0a:	b2d2      	uxtb	r2, r2
 8002e0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e10:	b2d2      	uxtb	r2, r2
 8002e12:	f002 021f 	and.w	r2, r2, #31
 8002e16:	2101      	movs	r1, #1
 8002e18:	fa01 f202 	lsl.w	r2, r1, r2
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d084      	beq.n	8002d2c <HAL_RCC_OscConfig+0x9c8>
 8002e22:	e07f      	b.n	8002f24 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e24:	f7ff f832 	bl	8001e8c <HAL_GetTick>
 8002e28:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e2c:	e00b      	b.n	8002e46 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e2e:	f7ff f82d 	bl	8001e8c <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e2c4      	b.n	80033d0 <HAL_RCC_OscConfig+0x106c>
 8002e46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e4a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002e4e:	2202      	movs	r2, #2
 8002e50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e56:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	fa93 f2a3 	rbit	r2, r3
 8002e60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e64:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002e68:	601a      	str	r2, [r3, #0]
 8002e6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e6e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002e72:	2202      	movs	r2, #2
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e7a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	fa93 f2a3 	rbit	r2, r3
 8002e84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e88:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002e8c:	601a      	str	r2, [r3, #0]
  return result;
 8002e8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e92:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002e96:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e98:	fab3 f383 	clz	r3, r3
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	095b      	lsrs	r3, r3, #5
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	f043 0302 	orr.w	r3, r3, #2
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d102      	bne.n	8002eb2 <HAL_RCC_OscConfig+0xb4e>
 8002eac:	4b43      	ldr	r3, [pc, #268]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002eae:	6a1b      	ldr	r3, [r3, #32]
 8002eb0:	e013      	b.n	8002eda <HAL_RCC_OscConfig+0xb76>
 8002eb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eb6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002eba:	2202      	movs	r2, #2
 8002ebc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ebe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ec2:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	fa93 f2a3 	rbit	r2, r3
 8002ecc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ed0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002ed4:	601a      	str	r2, [r3, #0]
 8002ed6:	4b39      	ldr	r3, [pc, #228]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eda:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ede:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002ee2:	2102      	movs	r1, #2
 8002ee4:	6011      	str	r1, [r2, #0]
 8002ee6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002eea:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002eee:	6812      	ldr	r2, [r2, #0]
 8002ef0:	fa92 f1a2 	rbit	r1, r2
 8002ef4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ef8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002efc:	6011      	str	r1, [r2, #0]
  return result;
 8002efe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f02:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002f06:	6812      	ldr	r2, [r2, #0]
 8002f08:	fab2 f282 	clz	r2, r2
 8002f0c:	b2d2      	uxtb	r2, r2
 8002f0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f12:	b2d2      	uxtb	r2, r2
 8002f14:	f002 021f 	and.w	r2, r2, #31
 8002f18:	2101      	movs	r1, #1
 8002f1a:	fa01 f202 	lsl.w	r2, r1, r2
 8002f1e:	4013      	ands	r3, r2
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d184      	bne.n	8002e2e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f24:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d105      	bne.n	8002f38 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f2c:	4b23      	ldr	r3, [pc, #140]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002f2e:	69db      	ldr	r3, [r3, #28]
 8002f30:	4a22      	ldr	r2, [pc, #136]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002f32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f36:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f3c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	69db      	ldr	r3, [r3, #28]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f000 8242 	beq.w	80033ce <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f4a:	4b1c      	ldr	r3, [pc, #112]	@ (8002fbc <HAL_RCC_OscConfig+0xc58>)
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f003 030c 	and.w	r3, r3, #12
 8002f52:	2b08      	cmp	r3, #8
 8002f54:	f000 8213 	beq.w	800337e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f5c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	69db      	ldr	r3, [r3, #28]
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	f040 8162 	bne.w	800322e <HAL_RCC_OscConfig+0xeca>
 8002f6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f6e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002f72:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002f76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f7c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	fa93 f2a3 	rbit	r2, r3
 8002f86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f8a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002f8e:	601a      	str	r2, [r3, #0]
  return result;
 8002f90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f94:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002f98:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f9a:	fab3 f383 	clz	r3, r3
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002fa4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	461a      	mov	r2, r3
 8002fac:	2300      	movs	r3, #0
 8002fae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb0:	f7fe ff6c 	bl	8001e8c <HAL_GetTick>
 8002fb4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fb8:	e00c      	b.n	8002fd4 <HAL_RCC_OscConfig+0xc70>
 8002fba:	bf00      	nop
 8002fbc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fc0:	f7fe ff64 	bl	8001e8c <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e1fd      	b.n	80033d0 <HAL_RCC_OscConfig+0x106c>
 8002fd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002fdc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002fe0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fe6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	fa93 f2a3 	rbit	r2, r3
 8002ff0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ff4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002ff8:	601a      	str	r2, [r3, #0]
  return result;
 8002ffa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ffe:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003002:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003004:	fab3 f383 	clz	r3, r3
 8003008:	b2db      	uxtb	r3, r3
 800300a:	095b      	lsrs	r3, r3, #5
 800300c:	b2db      	uxtb	r3, r3
 800300e:	f043 0301 	orr.w	r3, r3, #1
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b01      	cmp	r3, #1
 8003016:	d102      	bne.n	800301e <HAL_RCC_OscConfig+0xcba>
 8003018:	4bb0      	ldr	r3, [pc, #704]	@ (80032dc <HAL_RCC_OscConfig+0xf78>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	e027      	b.n	800306e <HAL_RCC_OscConfig+0xd0a>
 800301e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003022:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003026:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800302a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800302c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003030:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	fa93 f2a3 	rbit	r2, r3
 800303a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800303e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003042:	601a      	str	r2, [r3, #0]
 8003044:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003048:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800304c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003050:	601a      	str	r2, [r3, #0]
 8003052:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003056:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	fa93 f2a3 	rbit	r2, r3
 8003060:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003064:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003068:	601a      	str	r2, [r3, #0]
 800306a:	4b9c      	ldr	r3, [pc, #624]	@ (80032dc <HAL_RCC_OscConfig+0xf78>)
 800306c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003072:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003076:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800307a:	6011      	str	r1, [r2, #0]
 800307c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003080:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003084:	6812      	ldr	r2, [r2, #0]
 8003086:	fa92 f1a2 	rbit	r1, r2
 800308a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800308e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003092:	6011      	str	r1, [r2, #0]
  return result;
 8003094:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003098:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800309c:	6812      	ldr	r2, [r2, #0]
 800309e:	fab2 f282 	clz	r2, r2
 80030a2:	b2d2      	uxtb	r2, r2
 80030a4:	f042 0220 	orr.w	r2, r2, #32
 80030a8:	b2d2      	uxtb	r2, r2
 80030aa:	f002 021f 	and.w	r2, r2, #31
 80030ae:	2101      	movs	r1, #1
 80030b0:	fa01 f202 	lsl.w	r2, r1, r2
 80030b4:	4013      	ands	r3, r2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d182      	bne.n	8002fc0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030ba:	4b88      	ldr	r3, [pc, #544]	@ (80032dc <HAL_RCC_OscConfig+0xf78>)
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80030c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030c6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80030ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	430b      	orrs	r3, r1
 80030dc:	497f      	ldr	r1, [pc, #508]	@ (80032dc <HAL_RCC_OscConfig+0xf78>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	604b      	str	r3, [r1, #4]
 80030e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030e6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80030ea:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80030ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030f4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	fa93 f2a3 	rbit	r2, r3
 80030fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003102:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003106:	601a      	str	r2, [r3, #0]
  return result;
 8003108:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800310c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003110:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003112:	fab3 f383 	clz	r3, r3
 8003116:	b2db      	uxtb	r3, r3
 8003118:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800311c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	461a      	mov	r2, r3
 8003124:	2301      	movs	r3, #1
 8003126:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003128:	f7fe feb0 	bl	8001e8c <HAL_GetTick>
 800312c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003130:	e009      	b.n	8003146 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003132:	f7fe feab 	bl	8001e8c <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	2b02      	cmp	r3, #2
 8003140:	d901      	bls.n	8003146 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e144      	b.n	80033d0 <HAL_RCC_OscConfig+0x106c>
 8003146:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800314a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800314e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003152:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003154:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003158:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	fa93 f2a3 	rbit	r2, r3
 8003162:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003166:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800316a:	601a      	str	r2, [r3, #0]
  return result;
 800316c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003170:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003174:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003176:	fab3 f383 	clz	r3, r3
 800317a:	b2db      	uxtb	r3, r3
 800317c:	095b      	lsrs	r3, r3, #5
 800317e:	b2db      	uxtb	r3, r3
 8003180:	f043 0301 	orr.w	r3, r3, #1
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b01      	cmp	r3, #1
 8003188:	d102      	bne.n	8003190 <HAL_RCC_OscConfig+0xe2c>
 800318a:	4b54      	ldr	r3, [pc, #336]	@ (80032dc <HAL_RCC_OscConfig+0xf78>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	e027      	b.n	80031e0 <HAL_RCC_OscConfig+0xe7c>
 8003190:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003194:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003198:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800319c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800319e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031a2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	fa93 f2a3 	rbit	r2, r3
 80031ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80031b4:	601a      	str	r2, [r3, #0]
 80031b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ba:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80031be:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80031c2:	601a      	str	r2, [r3, #0]
 80031c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031c8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	fa93 f2a3 	rbit	r2, r3
 80031d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031d6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80031da:	601a      	str	r2, [r3, #0]
 80031dc:	4b3f      	ldr	r3, [pc, #252]	@ (80032dc <HAL_RCC_OscConfig+0xf78>)
 80031de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031e4:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80031e8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80031ec:	6011      	str	r1, [r2, #0]
 80031ee:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031f2:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80031f6:	6812      	ldr	r2, [r2, #0]
 80031f8:	fa92 f1a2 	rbit	r1, r2
 80031fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003200:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003204:	6011      	str	r1, [r2, #0]
  return result;
 8003206:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800320a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800320e:	6812      	ldr	r2, [r2, #0]
 8003210:	fab2 f282 	clz	r2, r2
 8003214:	b2d2      	uxtb	r2, r2
 8003216:	f042 0220 	orr.w	r2, r2, #32
 800321a:	b2d2      	uxtb	r2, r2
 800321c:	f002 021f 	and.w	r2, r2, #31
 8003220:	2101      	movs	r1, #1
 8003222:	fa01 f202 	lsl.w	r2, r1, r2
 8003226:	4013      	ands	r3, r2
 8003228:	2b00      	cmp	r3, #0
 800322a:	d082      	beq.n	8003132 <HAL_RCC_OscConfig+0xdce>
 800322c:	e0cf      	b.n	80033ce <HAL_RCC_OscConfig+0x106a>
 800322e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003232:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003236:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800323a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003240:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	fa93 f2a3 	rbit	r2, r3
 800324a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800324e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003252:	601a      	str	r2, [r3, #0]
  return result;
 8003254:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003258:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800325c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800325e:	fab3 f383 	clz	r3, r3
 8003262:	b2db      	uxtb	r3, r3
 8003264:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003268:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	461a      	mov	r2, r3
 8003270:	2300      	movs	r3, #0
 8003272:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003274:	f7fe fe0a 	bl	8001e8c <HAL_GetTick>
 8003278:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800327c:	e009      	b.n	8003292 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800327e:	f7fe fe05 	bl	8001e8c <HAL_GetTick>
 8003282:	4602      	mov	r2, r0
 8003284:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b02      	cmp	r3, #2
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e09e      	b.n	80033d0 <HAL_RCC_OscConfig+0x106c>
 8003292:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003296:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800329a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800329e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032a4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	fa93 f2a3 	rbit	r2, r3
 80032ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032b2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80032b6:	601a      	str	r2, [r3, #0]
  return result;
 80032b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032bc:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80032c0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032c2:	fab3 f383 	clz	r3, r3
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	095b      	lsrs	r3, r3, #5
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	f043 0301 	orr.w	r3, r3, #1
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d104      	bne.n	80032e0 <HAL_RCC_OscConfig+0xf7c>
 80032d6:	4b01      	ldr	r3, [pc, #4]	@ (80032dc <HAL_RCC_OscConfig+0xf78>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	e029      	b.n	8003330 <HAL_RCC_OscConfig+0xfcc>
 80032dc:	40021000 	.word	0x40021000
 80032e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032e4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80032e8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80032ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032f2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	fa93 f2a3 	rbit	r2, r3
 80032fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003300:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800330a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800330e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003318:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	fa93 f2a3 	rbit	r2, r3
 8003322:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003326:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800332a:	601a      	str	r2, [r3, #0]
 800332c:	4b2b      	ldr	r3, [pc, #172]	@ (80033dc <HAL_RCC_OscConfig+0x1078>)
 800332e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003330:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003334:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003338:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800333c:	6011      	str	r1, [r2, #0]
 800333e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003342:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003346:	6812      	ldr	r2, [r2, #0]
 8003348:	fa92 f1a2 	rbit	r1, r2
 800334c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003350:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003354:	6011      	str	r1, [r2, #0]
  return result;
 8003356:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800335a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800335e:	6812      	ldr	r2, [r2, #0]
 8003360:	fab2 f282 	clz	r2, r2
 8003364:	b2d2      	uxtb	r2, r2
 8003366:	f042 0220 	orr.w	r2, r2, #32
 800336a:	b2d2      	uxtb	r2, r2
 800336c:	f002 021f 	and.w	r2, r2, #31
 8003370:	2101      	movs	r1, #1
 8003372:	fa01 f202 	lsl.w	r2, r1, r2
 8003376:	4013      	ands	r3, r2
 8003378:	2b00      	cmp	r3, #0
 800337a:	d180      	bne.n	800327e <HAL_RCC_OscConfig+0xf1a>
 800337c:	e027      	b.n	80033ce <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800337e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003382:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d101      	bne.n	8003392 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e01e      	b.n	80033d0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003392:	4b12      	ldr	r3, [pc, #72]	@ (80033dc <HAL_RCC_OscConfig+0x1078>)
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800339a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800339e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80033a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033a6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d10b      	bne.n	80033ca <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80033b2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80033b6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80033ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033be:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d001      	beq.n	80033ce <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e000      	b.n	80033d0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80033ce:	2300      	movs	r3, #0
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	40021000 	.word	0x40021000

080033e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b09e      	sub	sp, #120	@ 0x78
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80033ea:	2300      	movs	r3, #0
 80033ec:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e162      	b.n	80036be <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033f8:	4b90      	ldr	r3, [pc, #576]	@ (800363c <HAL_RCC_ClockConfig+0x25c>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0307 	and.w	r3, r3, #7
 8003400:	683a      	ldr	r2, [r7, #0]
 8003402:	429a      	cmp	r2, r3
 8003404:	d910      	bls.n	8003428 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003406:	4b8d      	ldr	r3, [pc, #564]	@ (800363c <HAL_RCC_ClockConfig+0x25c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f023 0207 	bic.w	r2, r3, #7
 800340e:	498b      	ldr	r1, [pc, #556]	@ (800363c <HAL_RCC_ClockConfig+0x25c>)
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	4313      	orrs	r3, r2
 8003414:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003416:	4b89      	ldr	r3, [pc, #548]	@ (800363c <HAL_RCC_ClockConfig+0x25c>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0307 	and.w	r3, r3, #7
 800341e:	683a      	ldr	r2, [r7, #0]
 8003420:	429a      	cmp	r2, r3
 8003422:	d001      	beq.n	8003428 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e14a      	b.n	80036be <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0302 	and.w	r3, r3, #2
 8003430:	2b00      	cmp	r3, #0
 8003432:	d008      	beq.n	8003446 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003434:	4b82      	ldr	r3, [pc, #520]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	497f      	ldr	r1, [pc, #508]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 8003442:	4313      	orrs	r3, r2
 8003444:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	f000 80dc 	beq.w	800360c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d13c      	bne.n	80034d6 <HAL_RCC_ClockConfig+0xf6>
 800345c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003460:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003462:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003464:	fa93 f3a3 	rbit	r3, r3
 8003468:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800346a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800346c:	fab3 f383 	clz	r3, r3
 8003470:	b2db      	uxtb	r3, r3
 8003472:	095b      	lsrs	r3, r3, #5
 8003474:	b2db      	uxtb	r3, r3
 8003476:	f043 0301 	orr.w	r3, r3, #1
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b01      	cmp	r3, #1
 800347e:	d102      	bne.n	8003486 <HAL_RCC_ClockConfig+0xa6>
 8003480:	4b6f      	ldr	r3, [pc, #444]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	e00f      	b.n	80034a6 <HAL_RCC_ClockConfig+0xc6>
 8003486:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800348a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800348e:	fa93 f3a3 	rbit	r3, r3
 8003492:	667b      	str	r3, [r7, #100]	@ 0x64
 8003494:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003498:	663b      	str	r3, [r7, #96]	@ 0x60
 800349a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800349c:	fa93 f3a3 	rbit	r3, r3
 80034a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80034a2:	4b67      	ldr	r3, [pc, #412]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 80034a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80034aa:	65ba      	str	r2, [r7, #88]	@ 0x58
 80034ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80034ae:	fa92 f2a2 	rbit	r2, r2
 80034b2:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80034b4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80034b6:	fab2 f282 	clz	r2, r2
 80034ba:	b2d2      	uxtb	r2, r2
 80034bc:	f042 0220 	orr.w	r2, r2, #32
 80034c0:	b2d2      	uxtb	r2, r2
 80034c2:	f002 021f 	and.w	r2, r2, #31
 80034c6:	2101      	movs	r1, #1
 80034c8:	fa01 f202 	lsl.w	r2, r1, r2
 80034cc:	4013      	ands	r3, r2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d17b      	bne.n	80035ca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e0f3      	b.n	80036be <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d13c      	bne.n	8003558 <HAL_RCC_ClockConfig+0x178>
 80034de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034e2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034e6:	fa93 f3a3 	rbit	r3, r3
 80034ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80034ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034ee:	fab3 f383 	clz	r3, r3
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	095b      	lsrs	r3, r3, #5
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	f043 0301 	orr.w	r3, r3, #1
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d102      	bne.n	8003508 <HAL_RCC_ClockConfig+0x128>
 8003502:	4b4f      	ldr	r3, [pc, #316]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	e00f      	b.n	8003528 <HAL_RCC_ClockConfig+0x148>
 8003508:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800350c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800350e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003510:	fa93 f3a3 	rbit	r3, r3
 8003514:	647b      	str	r3, [r7, #68]	@ 0x44
 8003516:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800351a:	643b      	str	r3, [r7, #64]	@ 0x40
 800351c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800351e:	fa93 f3a3 	rbit	r3, r3
 8003522:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003524:	4b46      	ldr	r3, [pc, #280]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 8003526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003528:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800352c:	63ba      	str	r2, [r7, #56]	@ 0x38
 800352e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003530:	fa92 f2a2 	rbit	r2, r2
 8003534:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003536:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003538:	fab2 f282 	clz	r2, r2
 800353c:	b2d2      	uxtb	r2, r2
 800353e:	f042 0220 	orr.w	r2, r2, #32
 8003542:	b2d2      	uxtb	r2, r2
 8003544:	f002 021f 	and.w	r2, r2, #31
 8003548:	2101      	movs	r1, #1
 800354a:	fa01 f202 	lsl.w	r2, r1, r2
 800354e:	4013      	ands	r3, r2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d13a      	bne.n	80035ca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e0b2      	b.n	80036be <HAL_RCC_ClockConfig+0x2de>
 8003558:	2302      	movs	r3, #2
 800355a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800355e:	fa93 f3a3 	rbit	r3, r3
 8003562:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003566:	fab3 f383 	clz	r3, r3
 800356a:	b2db      	uxtb	r3, r3
 800356c:	095b      	lsrs	r3, r3, #5
 800356e:	b2db      	uxtb	r3, r3
 8003570:	f043 0301 	orr.w	r3, r3, #1
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b01      	cmp	r3, #1
 8003578:	d102      	bne.n	8003580 <HAL_RCC_ClockConfig+0x1a0>
 800357a:	4b31      	ldr	r3, [pc, #196]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	e00d      	b.n	800359c <HAL_RCC_ClockConfig+0x1bc>
 8003580:	2302      	movs	r3, #2
 8003582:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003586:	fa93 f3a3 	rbit	r3, r3
 800358a:	627b      	str	r3, [r7, #36]	@ 0x24
 800358c:	2302      	movs	r3, #2
 800358e:	623b      	str	r3, [r7, #32]
 8003590:	6a3b      	ldr	r3, [r7, #32]
 8003592:	fa93 f3a3 	rbit	r3, r3
 8003596:	61fb      	str	r3, [r7, #28]
 8003598:	4b29      	ldr	r3, [pc, #164]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 800359a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359c:	2202      	movs	r2, #2
 800359e:	61ba      	str	r2, [r7, #24]
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	fa92 f2a2 	rbit	r2, r2
 80035a6:	617a      	str	r2, [r7, #20]
  return result;
 80035a8:	697a      	ldr	r2, [r7, #20]
 80035aa:	fab2 f282 	clz	r2, r2
 80035ae:	b2d2      	uxtb	r2, r2
 80035b0:	f042 0220 	orr.w	r2, r2, #32
 80035b4:	b2d2      	uxtb	r2, r2
 80035b6:	f002 021f 	and.w	r2, r2, #31
 80035ba:	2101      	movs	r1, #1
 80035bc:	fa01 f202 	lsl.w	r2, r1, r2
 80035c0:	4013      	ands	r3, r2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e079      	b.n	80036be <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f023 0203 	bic.w	r2, r3, #3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	491a      	ldr	r1, [pc, #104]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035dc:	f7fe fc56 	bl	8001e8c <HAL_GetTick>
 80035e0:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035e2:	e00a      	b.n	80035fa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035e4:	f7fe fc52 	bl	8001e8c <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e061      	b.n	80036be <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035fa:	4b11      	ldr	r3, [pc, #68]	@ (8003640 <HAL_RCC_ClockConfig+0x260>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f003 020c 	and.w	r2, r3, #12
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	429a      	cmp	r2, r3
 800360a:	d1eb      	bne.n	80035e4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800360c:	4b0b      	ldr	r3, [pc, #44]	@ (800363c <HAL_RCC_ClockConfig+0x25c>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0307 	and.w	r3, r3, #7
 8003614:	683a      	ldr	r2, [r7, #0]
 8003616:	429a      	cmp	r2, r3
 8003618:	d214      	bcs.n	8003644 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800361a:	4b08      	ldr	r3, [pc, #32]	@ (800363c <HAL_RCC_ClockConfig+0x25c>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f023 0207 	bic.w	r2, r3, #7
 8003622:	4906      	ldr	r1, [pc, #24]	@ (800363c <HAL_RCC_ClockConfig+0x25c>)
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	4313      	orrs	r3, r2
 8003628:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800362a:	4b04      	ldr	r3, [pc, #16]	@ (800363c <HAL_RCC_ClockConfig+0x25c>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0307 	and.w	r3, r3, #7
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	429a      	cmp	r2, r3
 8003636:	d005      	beq.n	8003644 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e040      	b.n	80036be <HAL_RCC_ClockConfig+0x2de>
 800363c:	40022000 	.word	0x40022000
 8003640:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0304 	and.w	r3, r3, #4
 800364c:	2b00      	cmp	r3, #0
 800364e:	d008      	beq.n	8003662 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003650:	4b1d      	ldr	r3, [pc, #116]	@ (80036c8 <HAL_RCC_ClockConfig+0x2e8>)
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	491a      	ldr	r1, [pc, #104]	@ (80036c8 <HAL_RCC_ClockConfig+0x2e8>)
 800365e:	4313      	orrs	r3, r2
 8003660:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0308 	and.w	r3, r3, #8
 800366a:	2b00      	cmp	r3, #0
 800366c:	d009      	beq.n	8003682 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800366e:	4b16      	ldr	r3, [pc, #88]	@ (80036c8 <HAL_RCC_ClockConfig+0x2e8>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	691b      	ldr	r3, [r3, #16]
 800367a:	00db      	lsls	r3, r3, #3
 800367c:	4912      	ldr	r1, [pc, #72]	@ (80036c8 <HAL_RCC_ClockConfig+0x2e8>)
 800367e:	4313      	orrs	r3, r2
 8003680:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003682:	f000 f829 	bl	80036d8 <HAL_RCC_GetSysClockFreq>
 8003686:	4601      	mov	r1, r0
 8003688:	4b0f      	ldr	r3, [pc, #60]	@ (80036c8 <HAL_RCC_ClockConfig+0x2e8>)
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003690:	22f0      	movs	r2, #240	@ 0xf0
 8003692:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	fa92 f2a2 	rbit	r2, r2
 800369a:	60fa      	str	r2, [r7, #12]
  return result;
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	fab2 f282 	clz	r2, r2
 80036a2:	b2d2      	uxtb	r2, r2
 80036a4:	40d3      	lsrs	r3, r2
 80036a6:	4a09      	ldr	r2, [pc, #36]	@ (80036cc <HAL_RCC_ClockConfig+0x2ec>)
 80036a8:	5cd3      	ldrb	r3, [r2, r3]
 80036aa:	fa21 f303 	lsr.w	r3, r1, r3
 80036ae:	4a08      	ldr	r2, [pc, #32]	@ (80036d0 <HAL_RCC_ClockConfig+0x2f0>)
 80036b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80036b2:	4b08      	ldr	r3, [pc, #32]	@ (80036d4 <HAL_RCC_ClockConfig+0x2f4>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7fe fba4 	bl	8001e04 <HAL_InitTick>
  
  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3778      	adds	r7, #120	@ 0x78
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	40021000 	.word	0x40021000
 80036cc:	08004d48 	.word	0x08004d48
 80036d0:	20000090 	.word	0x20000090
 80036d4:	2000011c 	.word	0x2000011c

080036d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	b087      	sub	sp, #28
 80036dc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80036de:	2300      	movs	r3, #0
 80036e0:	60fb      	str	r3, [r7, #12]
 80036e2:	2300      	movs	r3, #0
 80036e4:	60bb      	str	r3, [r7, #8]
 80036e6:	2300      	movs	r3, #0
 80036e8:	617b      	str	r3, [r7, #20]
 80036ea:	2300      	movs	r3, #0
 80036ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80036ee:	2300      	movs	r3, #0
 80036f0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80036f2:	4b1e      	ldr	r3, [pc, #120]	@ (800376c <HAL_RCC_GetSysClockFreq+0x94>)
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f003 030c 	and.w	r3, r3, #12
 80036fe:	2b04      	cmp	r3, #4
 8003700:	d002      	beq.n	8003708 <HAL_RCC_GetSysClockFreq+0x30>
 8003702:	2b08      	cmp	r3, #8
 8003704:	d003      	beq.n	800370e <HAL_RCC_GetSysClockFreq+0x36>
 8003706:	e026      	b.n	8003756 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003708:	4b19      	ldr	r3, [pc, #100]	@ (8003770 <HAL_RCC_GetSysClockFreq+0x98>)
 800370a:	613b      	str	r3, [r7, #16]
      break;
 800370c:	e026      	b.n	800375c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	0c9b      	lsrs	r3, r3, #18
 8003712:	f003 030f 	and.w	r3, r3, #15
 8003716:	4a17      	ldr	r2, [pc, #92]	@ (8003774 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003718:	5cd3      	ldrb	r3, [r2, r3]
 800371a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800371c:	4b13      	ldr	r3, [pc, #76]	@ (800376c <HAL_RCC_GetSysClockFreq+0x94>)
 800371e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003720:	f003 030f 	and.w	r3, r3, #15
 8003724:	4a14      	ldr	r2, [pc, #80]	@ (8003778 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003726:	5cd3      	ldrb	r3, [r2, r3]
 8003728:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d008      	beq.n	8003746 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003734:	4a0e      	ldr	r2, [pc, #56]	@ (8003770 <HAL_RCC_GetSysClockFreq+0x98>)
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	fbb2 f2f3 	udiv	r2, r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	fb02 f303 	mul.w	r3, r2, r3
 8003742:	617b      	str	r3, [r7, #20]
 8003744:	e004      	b.n	8003750 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a0c      	ldr	r2, [pc, #48]	@ (800377c <HAL_RCC_GetSysClockFreq+0xa4>)
 800374a:	fb02 f303 	mul.w	r3, r2, r3
 800374e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	613b      	str	r3, [r7, #16]
      break;
 8003754:	e002      	b.n	800375c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003756:	4b06      	ldr	r3, [pc, #24]	@ (8003770 <HAL_RCC_GetSysClockFreq+0x98>)
 8003758:	613b      	str	r3, [r7, #16]
      break;
 800375a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800375c:	693b      	ldr	r3, [r7, #16]
}
 800375e:	4618      	mov	r0, r3
 8003760:	371c      	adds	r7, #28
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	40021000 	.word	0x40021000
 8003770:	007a1200 	.word	0x007a1200
 8003774:	08004db8 	.word	0x08004db8
 8003778:	08004dc8 	.word	0x08004dc8
 800377c:	003d0900 	.word	0x003d0900

08003780 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d101      	bne.n	8003792 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e049      	b.n	8003826 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d106      	bne.n	80037ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f7fd ff84 	bl	80016b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3304      	adds	r3, #4
 80037bc:	4619      	mov	r1, r3
 80037be:	4610      	mov	r0, r2
 80037c0:	f000 f94a 	bl	8003a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2201      	movs	r2, #1
 80037e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
	...

08003830 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800383c:	2300      	movs	r3, #0
 800383e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003846:	2b01      	cmp	r3, #1
 8003848:	d101      	bne.n	800384e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800384a:	2302      	movs	r3, #2
 800384c:	e0ff      	b.n	8003a4e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2201      	movs	r2, #1
 8003852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2b14      	cmp	r3, #20
 800385a:	f200 80f0 	bhi.w	8003a3e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800385e:	a201      	add	r2, pc, #4	@ (adr r2, 8003864 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003864:	080038b9 	.word	0x080038b9
 8003868:	08003a3f 	.word	0x08003a3f
 800386c:	08003a3f 	.word	0x08003a3f
 8003870:	08003a3f 	.word	0x08003a3f
 8003874:	080038f9 	.word	0x080038f9
 8003878:	08003a3f 	.word	0x08003a3f
 800387c:	08003a3f 	.word	0x08003a3f
 8003880:	08003a3f 	.word	0x08003a3f
 8003884:	0800393b 	.word	0x0800393b
 8003888:	08003a3f 	.word	0x08003a3f
 800388c:	08003a3f 	.word	0x08003a3f
 8003890:	08003a3f 	.word	0x08003a3f
 8003894:	0800397b 	.word	0x0800397b
 8003898:	08003a3f 	.word	0x08003a3f
 800389c:	08003a3f 	.word	0x08003a3f
 80038a0:	08003a3f 	.word	0x08003a3f
 80038a4:	080039bd 	.word	0x080039bd
 80038a8:	08003a3f 	.word	0x08003a3f
 80038ac:	08003a3f 	.word	0x08003a3f
 80038b0:	08003a3f 	.word	0x08003a3f
 80038b4:	080039fd 	.word	0x080039fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68b9      	ldr	r1, [r7, #8]
 80038be:	4618      	mov	r0, r3
 80038c0:	f000 f966 	bl	8003b90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	699a      	ldr	r2, [r3, #24]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f042 0208 	orr.w	r2, r2, #8
 80038d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	699a      	ldr	r2, [r3, #24]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f022 0204 	bic.w	r2, r2, #4
 80038e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	6999      	ldr	r1, [r3, #24]
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	691a      	ldr	r2, [r3, #16]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	430a      	orrs	r2, r1
 80038f4:	619a      	str	r2, [r3, #24]
      break;
 80038f6:	e0a5      	b.n	8003a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	68b9      	ldr	r1, [r7, #8]
 80038fe:	4618      	mov	r0, r3
 8003900:	f000 f9d6 	bl	8003cb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	699a      	ldr	r2, [r3, #24]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003912:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	699a      	ldr	r2, [r3, #24]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003922:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6999      	ldr	r1, [r3, #24]
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	691b      	ldr	r3, [r3, #16]
 800392e:	021a      	lsls	r2, r3, #8
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	430a      	orrs	r2, r1
 8003936:	619a      	str	r2, [r3, #24]
      break;
 8003938:	e084      	b.n	8003a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	68b9      	ldr	r1, [r7, #8]
 8003940:	4618      	mov	r0, r3
 8003942:	f000 fa3f 	bl	8003dc4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	69da      	ldr	r2, [r3, #28]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f042 0208 	orr.w	r2, r2, #8
 8003954:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	69da      	ldr	r2, [r3, #28]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f022 0204 	bic.w	r2, r2, #4
 8003964:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	69d9      	ldr	r1, [r3, #28]
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	691a      	ldr	r2, [r3, #16]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	430a      	orrs	r2, r1
 8003976:	61da      	str	r2, [r3, #28]
      break;
 8003978:	e064      	b.n	8003a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68b9      	ldr	r1, [r7, #8]
 8003980:	4618      	mov	r0, r3
 8003982:	f000 faa7 	bl	8003ed4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	69da      	ldr	r2, [r3, #28]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003994:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	69da      	ldr	r2, [r3, #28]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	69d9      	ldr	r1, [r3, #28]
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	021a      	lsls	r2, r3, #8
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	61da      	str	r2, [r3, #28]
      break;
 80039ba:	e043      	b.n	8003a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68b9      	ldr	r1, [r7, #8]
 80039c2:	4618      	mov	r0, r3
 80039c4:	f000 faf0 	bl	8003fa8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f042 0208 	orr.w	r2, r2, #8
 80039d6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 0204 	bic.w	r2, r2, #4
 80039e6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	691a      	ldr	r2, [r3, #16]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	430a      	orrs	r2, r1
 80039f8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80039fa:	e023      	b.n	8003a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68b9      	ldr	r1, [r7, #8]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f000 fb34 	bl	8004070 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a16:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a26:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	691b      	ldr	r3, [r3, #16]
 8003a32:	021a      	lsls	r2, r3, #8
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003a3c:	e002      	b.n	8003a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	75fb      	strb	r3, [r7, #23]
      break;
 8003a42:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3718      	adds	r7, #24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop

08003a58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b085      	sub	sp, #20
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a42      	ldr	r2, [pc, #264]	@ (8003b74 <TIM_Base_SetConfig+0x11c>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d00f      	beq.n	8003a90 <TIM_Base_SetConfig+0x38>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a76:	d00b      	beq.n	8003a90 <TIM_Base_SetConfig+0x38>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a3f      	ldr	r2, [pc, #252]	@ (8003b78 <TIM_Base_SetConfig+0x120>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d007      	beq.n	8003a90 <TIM_Base_SetConfig+0x38>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a3e      	ldr	r2, [pc, #248]	@ (8003b7c <TIM_Base_SetConfig+0x124>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d003      	beq.n	8003a90 <TIM_Base_SetConfig+0x38>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4a3d      	ldr	r2, [pc, #244]	@ (8003b80 <TIM_Base_SetConfig+0x128>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d108      	bne.n	8003aa2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	68fa      	ldr	r2, [r7, #12]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a33      	ldr	r2, [pc, #204]	@ (8003b74 <TIM_Base_SetConfig+0x11c>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d01b      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ab0:	d017      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a30      	ldr	r2, [pc, #192]	@ (8003b78 <TIM_Base_SetConfig+0x120>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d013      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a2f      	ldr	r2, [pc, #188]	@ (8003b7c <TIM_Base_SetConfig+0x124>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d00f      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a2e      	ldr	r2, [pc, #184]	@ (8003b80 <TIM_Base_SetConfig+0x128>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d00b      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a2d      	ldr	r2, [pc, #180]	@ (8003b84 <TIM_Base_SetConfig+0x12c>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d007      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a2c      	ldr	r2, [pc, #176]	@ (8003b88 <TIM_Base_SetConfig+0x130>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d003      	beq.n	8003ae2 <TIM_Base_SetConfig+0x8a>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a2b      	ldr	r2, [pc, #172]	@ (8003b8c <TIM_Base_SetConfig+0x134>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d108      	bne.n	8003af4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ae8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	4a16      	ldr	r2, [pc, #88]	@ (8003b74 <TIM_Base_SetConfig+0x11c>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d00f      	beq.n	8003b40 <TIM_Base_SetConfig+0xe8>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	4a17      	ldr	r2, [pc, #92]	@ (8003b80 <TIM_Base_SetConfig+0x128>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d00b      	beq.n	8003b40 <TIM_Base_SetConfig+0xe8>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	4a16      	ldr	r2, [pc, #88]	@ (8003b84 <TIM_Base_SetConfig+0x12c>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d007      	beq.n	8003b40 <TIM_Base_SetConfig+0xe8>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	4a15      	ldr	r2, [pc, #84]	@ (8003b88 <TIM_Base_SetConfig+0x130>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d003      	beq.n	8003b40 <TIM_Base_SetConfig+0xe8>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a14      	ldr	r2, [pc, #80]	@ (8003b8c <TIM_Base_SetConfig+0x134>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d103      	bne.n	8003b48 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	691a      	ldr	r2, [r3, #16]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d105      	bne.n	8003b66 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	f023 0201 	bic.w	r2, r3, #1
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	611a      	str	r2, [r3, #16]
  }
}
 8003b66:	bf00      	nop
 8003b68:	3714      	adds	r7, #20
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr
 8003b72:	bf00      	nop
 8003b74:	40012c00 	.word	0x40012c00
 8003b78:	40000400 	.word	0x40000400
 8003b7c:	40000800 	.word	0x40000800
 8003b80:	40013400 	.word	0x40013400
 8003b84:	40014000 	.word	0x40014000
 8003b88:	40014400 	.word	0x40014400
 8003b8c:	40014800 	.word	0x40014800

08003b90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b087      	sub	sp, #28
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a1b      	ldr	r3, [r3, #32]
 8003ba4:	f023 0201 	bic.w	r2, r3, #1
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f023 0303 	bic.w	r3, r3, #3
 8003bca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	f023 0302 	bic.w	r3, r3, #2
 8003bdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	697a      	ldr	r2, [r7, #20]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a2c      	ldr	r2, [pc, #176]	@ (8003c9c <TIM_OC1_SetConfig+0x10c>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d00f      	beq.n	8003c10 <TIM_OC1_SetConfig+0x80>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a2b      	ldr	r2, [pc, #172]	@ (8003ca0 <TIM_OC1_SetConfig+0x110>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d00b      	beq.n	8003c10 <TIM_OC1_SetConfig+0x80>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a2a      	ldr	r2, [pc, #168]	@ (8003ca4 <TIM_OC1_SetConfig+0x114>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d007      	beq.n	8003c10 <TIM_OC1_SetConfig+0x80>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a29      	ldr	r2, [pc, #164]	@ (8003ca8 <TIM_OC1_SetConfig+0x118>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d003      	beq.n	8003c10 <TIM_OC1_SetConfig+0x80>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a28      	ldr	r2, [pc, #160]	@ (8003cac <TIM_OC1_SetConfig+0x11c>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d10c      	bne.n	8003c2a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	f023 0308 	bic.w	r3, r3, #8
 8003c16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	697a      	ldr	r2, [r7, #20]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f023 0304 	bic.w	r3, r3, #4
 8003c28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a1b      	ldr	r2, [pc, #108]	@ (8003c9c <TIM_OC1_SetConfig+0x10c>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d00f      	beq.n	8003c52 <TIM_OC1_SetConfig+0xc2>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a1a      	ldr	r2, [pc, #104]	@ (8003ca0 <TIM_OC1_SetConfig+0x110>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d00b      	beq.n	8003c52 <TIM_OC1_SetConfig+0xc2>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a19      	ldr	r2, [pc, #100]	@ (8003ca4 <TIM_OC1_SetConfig+0x114>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d007      	beq.n	8003c52 <TIM_OC1_SetConfig+0xc2>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a18      	ldr	r2, [pc, #96]	@ (8003ca8 <TIM_OC1_SetConfig+0x118>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d003      	beq.n	8003c52 <TIM_OC1_SetConfig+0xc2>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a17      	ldr	r2, [pc, #92]	@ (8003cac <TIM_OC1_SetConfig+0x11c>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d111      	bne.n	8003c76 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	693a      	ldr	r2, [r7, #16]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	699b      	ldr	r3, [r3, #24]
 8003c70:	693a      	ldr	r2, [r7, #16]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	685a      	ldr	r2, [r3, #4]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	621a      	str	r2, [r3, #32]
}
 8003c90:	bf00      	nop
 8003c92:	371c      	adds	r7, #28
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr
 8003c9c:	40012c00 	.word	0x40012c00
 8003ca0:	40013400 	.word	0x40013400
 8003ca4:	40014000 	.word	0x40014000
 8003ca8:	40014400 	.word	0x40014400
 8003cac:	40014800 	.word	0x40014800

08003cb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b087      	sub	sp, #28
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a1b      	ldr	r3, [r3, #32]
 8003cbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
 8003cc4:	f023 0210 	bic.w	r2, r3, #16
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	699b      	ldr	r3, [r3, #24]
 8003cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ce2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	021b      	lsls	r3, r3, #8
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	f023 0320 	bic.w	r3, r3, #32
 8003cfe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	011b      	lsls	r3, r3, #4
 8003d06:	697a      	ldr	r2, [r7, #20]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a28      	ldr	r2, [pc, #160]	@ (8003db0 <TIM_OC2_SetConfig+0x100>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d003      	beq.n	8003d1c <TIM_OC2_SetConfig+0x6c>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4a27      	ldr	r2, [pc, #156]	@ (8003db4 <TIM_OC2_SetConfig+0x104>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d10d      	bne.n	8003d38 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	011b      	lsls	r3, r3, #4
 8003d2a:	697a      	ldr	r2, [r7, #20]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a1d      	ldr	r2, [pc, #116]	@ (8003db0 <TIM_OC2_SetConfig+0x100>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d00f      	beq.n	8003d60 <TIM_OC2_SetConfig+0xb0>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4a1c      	ldr	r2, [pc, #112]	@ (8003db4 <TIM_OC2_SetConfig+0x104>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d00b      	beq.n	8003d60 <TIM_OC2_SetConfig+0xb0>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4a1b      	ldr	r2, [pc, #108]	@ (8003db8 <TIM_OC2_SetConfig+0x108>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d007      	beq.n	8003d60 <TIM_OC2_SetConfig+0xb0>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a1a      	ldr	r2, [pc, #104]	@ (8003dbc <TIM_OC2_SetConfig+0x10c>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d003      	beq.n	8003d60 <TIM_OC2_SetConfig+0xb0>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a19      	ldr	r2, [pc, #100]	@ (8003dc0 <TIM_OC2_SetConfig+0x110>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d113      	bne.n	8003d88 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d66:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d6e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	695b      	ldr	r3, [r3, #20]
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	699b      	ldr	r3, [r3, #24]
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	693a      	ldr	r2, [r7, #16]
 8003d8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	697a      	ldr	r2, [r7, #20]
 8003da0:	621a      	str	r2, [r3, #32]
}
 8003da2:	bf00      	nop
 8003da4:	371c      	adds	r7, #28
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	40012c00 	.word	0x40012c00
 8003db4:	40013400 	.word	0x40013400
 8003db8:	40014000 	.word	0x40014000
 8003dbc:	40014400 	.word	0x40014400
 8003dc0:	40014800 	.word	0x40014800

08003dc4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b087      	sub	sp, #28
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69db      	ldr	r3, [r3, #28]
 8003dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003df2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f023 0303 	bic.w	r3, r3, #3
 8003dfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	68fa      	ldr	r2, [r7, #12]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003e10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	021b      	lsls	r3, r3, #8
 8003e18:	697a      	ldr	r2, [r7, #20]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a27      	ldr	r2, [pc, #156]	@ (8003ec0 <TIM_OC3_SetConfig+0xfc>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d003      	beq.n	8003e2e <TIM_OC3_SetConfig+0x6a>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a26      	ldr	r2, [pc, #152]	@ (8003ec4 <TIM_OC3_SetConfig+0x100>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d10d      	bne.n	8003e4a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003e34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	021b      	lsls	r3, r3, #8
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003e48:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a1c      	ldr	r2, [pc, #112]	@ (8003ec0 <TIM_OC3_SetConfig+0xfc>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d00f      	beq.n	8003e72 <TIM_OC3_SetConfig+0xae>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a1b      	ldr	r2, [pc, #108]	@ (8003ec4 <TIM_OC3_SetConfig+0x100>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d00b      	beq.n	8003e72 <TIM_OC3_SetConfig+0xae>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a1a      	ldr	r2, [pc, #104]	@ (8003ec8 <TIM_OC3_SetConfig+0x104>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d007      	beq.n	8003e72 <TIM_OC3_SetConfig+0xae>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a19      	ldr	r2, [pc, #100]	@ (8003ecc <TIM_OC3_SetConfig+0x108>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d003      	beq.n	8003e72 <TIM_OC3_SetConfig+0xae>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a18      	ldr	r2, [pc, #96]	@ (8003ed0 <TIM_OC3_SetConfig+0x10c>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d113      	bne.n	8003e9a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003e80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	011b      	lsls	r3, r3, #4
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	011b      	lsls	r3, r3, #4
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68fa      	ldr	r2, [r7, #12]
 8003ea4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	697a      	ldr	r2, [r7, #20]
 8003eb2:	621a      	str	r2, [r3, #32]
}
 8003eb4:	bf00      	nop
 8003eb6:	371c      	adds	r7, #28
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr
 8003ec0:	40012c00 	.word	0x40012c00
 8003ec4:	40013400 	.word	0x40013400
 8003ec8:	40014000 	.word	0x40014000
 8003ecc:	40014400 	.word	0x40014400
 8003ed0:	40014800 	.word	0x40014800

08003ed4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b087      	sub	sp, #28
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a1b      	ldr	r3, [r3, #32]
 8003ee2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6a1b      	ldr	r3, [r3, #32]
 8003ee8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	69db      	ldr	r3, [r3, #28]
 8003efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	021b      	lsls	r3, r3, #8
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003f22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	031b      	lsls	r3, r3, #12
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a18      	ldr	r2, [pc, #96]	@ (8003f94 <TIM_OC4_SetConfig+0xc0>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d00f      	beq.n	8003f58 <TIM_OC4_SetConfig+0x84>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a17      	ldr	r2, [pc, #92]	@ (8003f98 <TIM_OC4_SetConfig+0xc4>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d00b      	beq.n	8003f58 <TIM_OC4_SetConfig+0x84>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a16      	ldr	r2, [pc, #88]	@ (8003f9c <TIM_OC4_SetConfig+0xc8>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d007      	beq.n	8003f58 <TIM_OC4_SetConfig+0x84>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a15      	ldr	r2, [pc, #84]	@ (8003fa0 <TIM_OC4_SetConfig+0xcc>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d003      	beq.n	8003f58 <TIM_OC4_SetConfig+0x84>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a14      	ldr	r2, [pc, #80]	@ (8003fa4 <TIM_OC4_SetConfig+0xd0>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d109      	bne.n	8003f6c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	695b      	ldr	r3, [r3, #20]
 8003f64:	019b      	lsls	r3, r3, #6
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	685a      	ldr	r2, [r3, #4]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	693a      	ldr	r2, [r7, #16]
 8003f84:	621a      	str	r2, [r3, #32]
}
 8003f86:	bf00      	nop
 8003f88:	371c      	adds	r7, #28
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	40012c00 	.word	0x40012c00
 8003f98:	40013400 	.word	0x40013400
 8003f9c:	40014000 	.word	0x40014000
 8003fa0:	40014400 	.word	0x40014400
 8003fa4:	40014800 	.word	0x40014800

08003fa8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b087      	sub	sp, #28
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a1b      	ldr	r3, [r3, #32]
 8003fb6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a1b      	ldr	r3, [r3, #32]
 8003fbc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68fa      	ldr	r2, [r7, #12]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003fec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	041b      	lsls	r3, r3, #16
 8003ff4:	693a      	ldr	r2, [r7, #16]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a17      	ldr	r2, [pc, #92]	@ (800405c <TIM_OC5_SetConfig+0xb4>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d00f      	beq.n	8004022 <TIM_OC5_SetConfig+0x7a>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a16      	ldr	r2, [pc, #88]	@ (8004060 <TIM_OC5_SetConfig+0xb8>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d00b      	beq.n	8004022 <TIM_OC5_SetConfig+0x7a>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a15      	ldr	r2, [pc, #84]	@ (8004064 <TIM_OC5_SetConfig+0xbc>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d007      	beq.n	8004022 <TIM_OC5_SetConfig+0x7a>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a14      	ldr	r2, [pc, #80]	@ (8004068 <TIM_OC5_SetConfig+0xc0>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d003      	beq.n	8004022 <TIM_OC5_SetConfig+0x7a>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a13      	ldr	r2, [pc, #76]	@ (800406c <TIM_OC5_SetConfig+0xc4>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d109      	bne.n	8004036 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004028:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	021b      	lsls	r3, r3, #8
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	4313      	orrs	r3, r2
 8004034:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	685a      	ldr	r2, [r3, #4]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	693a      	ldr	r2, [r7, #16]
 800404e:	621a      	str	r2, [r3, #32]
}
 8004050:	bf00      	nop
 8004052:	371c      	adds	r7, #28
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr
 800405c:	40012c00 	.word	0x40012c00
 8004060:	40013400 	.word	0x40013400
 8004064:	40014000 	.word	0x40014000
 8004068:	40014400 	.word	0x40014400
 800406c:	40014800 	.word	0x40014800

08004070 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004070:	b480      	push	{r7}
 8004072:	b087      	sub	sp, #28
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a1b      	ldr	r3, [r3, #32]
 8004084:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800409e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	021b      	lsls	r3, r3, #8
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80040b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	051b      	lsls	r3, r3, #20
 80040be:	693a      	ldr	r2, [r7, #16]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a18      	ldr	r2, [pc, #96]	@ (8004128 <TIM_OC6_SetConfig+0xb8>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d00f      	beq.n	80040ec <TIM_OC6_SetConfig+0x7c>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	4a17      	ldr	r2, [pc, #92]	@ (800412c <TIM_OC6_SetConfig+0xbc>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d00b      	beq.n	80040ec <TIM_OC6_SetConfig+0x7c>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a16      	ldr	r2, [pc, #88]	@ (8004130 <TIM_OC6_SetConfig+0xc0>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d007      	beq.n	80040ec <TIM_OC6_SetConfig+0x7c>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a15      	ldr	r2, [pc, #84]	@ (8004134 <TIM_OC6_SetConfig+0xc4>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d003      	beq.n	80040ec <TIM_OC6_SetConfig+0x7c>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a14      	ldr	r2, [pc, #80]	@ (8004138 <TIM_OC6_SetConfig+0xc8>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d109      	bne.n	8004100 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040f2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	029b      	lsls	r3, r3, #10
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	697a      	ldr	r2, [r7, #20]
 8004104:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685a      	ldr	r2, [r3, #4]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	621a      	str	r2, [r3, #32]
}
 800411a:	bf00      	nop
 800411c:	371c      	adds	r7, #28
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop
 8004128:	40012c00 	.word	0x40012c00
 800412c:	40013400 	.word	0x40013400
 8004130:	40014000 	.word	0x40014000
 8004134:	40014400 	.word	0x40014400
 8004138:	40014800 	.word	0x40014800

0800413c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800414c:	2b01      	cmp	r3, #1
 800414e:	d101      	bne.n	8004154 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004150:	2302      	movs	r3, #2
 8004152:	e063      	b.n	800421c <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2202      	movs	r2, #2
 8004160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a2b      	ldr	r2, [pc, #172]	@ (8004228 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d004      	beq.n	8004188 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a2a      	ldr	r2, [pc, #168]	@ (800422c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d108      	bne.n	800419a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800418e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	4313      	orrs	r3, r2
 8004198:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041a0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	68fa      	ldr	r2, [r7, #12]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a1b      	ldr	r2, [pc, #108]	@ (8004228 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d018      	beq.n	80041f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041c6:	d013      	beq.n	80041f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a18      	ldr	r2, [pc, #96]	@ (8004230 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d00e      	beq.n	80041f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a17      	ldr	r2, [pc, #92]	@ (8004234 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d009      	beq.n	80041f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a12      	ldr	r2, [pc, #72]	@ (800422c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d004      	beq.n	80041f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a13      	ldr	r2, [pc, #76]	@ (8004238 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d10c      	bne.n	800420a <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041f6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	68ba      	ldr	r2, [r7, #8]
 80041fe:	4313      	orrs	r3, r2
 8004200:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800421a:	2300      	movs	r3, #0
}
 800421c:	4618      	mov	r0, r3
 800421e:	3714      	adds	r7, #20
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr
 8004228:	40012c00 	.word	0x40012c00
 800422c:	40013400 	.word	0x40013400
 8004230:	40000400 	.word	0x40000400
 8004234:	40000800 	.word	0x40000800
 8004238:	40014000 	.word	0x40014000

0800423c <malloc>:
 800423c:	4b02      	ldr	r3, [pc, #8]	@ (8004248 <malloc+0xc>)
 800423e:	4601      	mov	r1, r0
 8004240:	6818      	ldr	r0, [r3, #0]
 8004242:	f000 b825 	b.w	8004290 <_malloc_r>
 8004246:	bf00      	nop
 8004248:	20000124 	.word	0x20000124

0800424c <sbrk_aligned>:
 800424c:	b570      	push	{r4, r5, r6, lr}
 800424e:	4e0f      	ldr	r6, [pc, #60]	@ (800428c <sbrk_aligned+0x40>)
 8004250:	460c      	mov	r4, r1
 8004252:	6831      	ldr	r1, [r6, #0]
 8004254:	4605      	mov	r5, r0
 8004256:	b911      	cbnz	r1, 800425e <sbrk_aligned+0x12>
 8004258:	f000 f8ce 	bl	80043f8 <_sbrk_r>
 800425c:	6030      	str	r0, [r6, #0]
 800425e:	4621      	mov	r1, r4
 8004260:	4628      	mov	r0, r5
 8004262:	f000 f8c9 	bl	80043f8 <_sbrk_r>
 8004266:	1c43      	adds	r3, r0, #1
 8004268:	d103      	bne.n	8004272 <sbrk_aligned+0x26>
 800426a:	f04f 34ff 	mov.w	r4, #4294967295
 800426e:	4620      	mov	r0, r4
 8004270:	bd70      	pop	{r4, r5, r6, pc}
 8004272:	1cc4      	adds	r4, r0, #3
 8004274:	f024 0403 	bic.w	r4, r4, #3
 8004278:	42a0      	cmp	r0, r4
 800427a:	d0f8      	beq.n	800426e <sbrk_aligned+0x22>
 800427c:	1a21      	subs	r1, r4, r0
 800427e:	4628      	mov	r0, r5
 8004280:	f000 f8ba 	bl	80043f8 <_sbrk_r>
 8004284:	3001      	adds	r0, #1
 8004286:	d1f2      	bne.n	800426e <sbrk_aligned+0x22>
 8004288:	e7ef      	b.n	800426a <sbrk_aligned+0x1e>
 800428a:	bf00      	nop
 800428c:	2000034c 	.word	0x2000034c

08004290 <_malloc_r>:
 8004290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004294:	1ccd      	adds	r5, r1, #3
 8004296:	f025 0503 	bic.w	r5, r5, #3
 800429a:	3508      	adds	r5, #8
 800429c:	2d0c      	cmp	r5, #12
 800429e:	bf38      	it	cc
 80042a0:	250c      	movcc	r5, #12
 80042a2:	2d00      	cmp	r5, #0
 80042a4:	4606      	mov	r6, r0
 80042a6:	db01      	blt.n	80042ac <_malloc_r+0x1c>
 80042a8:	42a9      	cmp	r1, r5
 80042aa:	d904      	bls.n	80042b6 <_malloc_r+0x26>
 80042ac:	230c      	movs	r3, #12
 80042ae:	6033      	str	r3, [r6, #0]
 80042b0:	2000      	movs	r0, #0
 80042b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800438c <_malloc_r+0xfc>
 80042ba:	f000 f869 	bl	8004390 <__malloc_lock>
 80042be:	f8d8 3000 	ldr.w	r3, [r8]
 80042c2:	461c      	mov	r4, r3
 80042c4:	bb44      	cbnz	r4, 8004318 <_malloc_r+0x88>
 80042c6:	4629      	mov	r1, r5
 80042c8:	4630      	mov	r0, r6
 80042ca:	f7ff ffbf 	bl	800424c <sbrk_aligned>
 80042ce:	1c43      	adds	r3, r0, #1
 80042d0:	4604      	mov	r4, r0
 80042d2:	d158      	bne.n	8004386 <_malloc_r+0xf6>
 80042d4:	f8d8 4000 	ldr.w	r4, [r8]
 80042d8:	4627      	mov	r7, r4
 80042da:	2f00      	cmp	r7, #0
 80042dc:	d143      	bne.n	8004366 <_malloc_r+0xd6>
 80042de:	2c00      	cmp	r4, #0
 80042e0:	d04b      	beq.n	800437a <_malloc_r+0xea>
 80042e2:	6823      	ldr	r3, [r4, #0]
 80042e4:	4639      	mov	r1, r7
 80042e6:	4630      	mov	r0, r6
 80042e8:	eb04 0903 	add.w	r9, r4, r3
 80042ec:	f000 f884 	bl	80043f8 <_sbrk_r>
 80042f0:	4581      	cmp	r9, r0
 80042f2:	d142      	bne.n	800437a <_malloc_r+0xea>
 80042f4:	6821      	ldr	r1, [r4, #0]
 80042f6:	1a6d      	subs	r5, r5, r1
 80042f8:	4629      	mov	r1, r5
 80042fa:	4630      	mov	r0, r6
 80042fc:	f7ff ffa6 	bl	800424c <sbrk_aligned>
 8004300:	3001      	adds	r0, #1
 8004302:	d03a      	beq.n	800437a <_malloc_r+0xea>
 8004304:	6823      	ldr	r3, [r4, #0]
 8004306:	442b      	add	r3, r5
 8004308:	6023      	str	r3, [r4, #0]
 800430a:	f8d8 3000 	ldr.w	r3, [r8]
 800430e:	685a      	ldr	r2, [r3, #4]
 8004310:	bb62      	cbnz	r2, 800436c <_malloc_r+0xdc>
 8004312:	f8c8 7000 	str.w	r7, [r8]
 8004316:	e00f      	b.n	8004338 <_malloc_r+0xa8>
 8004318:	6822      	ldr	r2, [r4, #0]
 800431a:	1b52      	subs	r2, r2, r5
 800431c:	d420      	bmi.n	8004360 <_malloc_r+0xd0>
 800431e:	2a0b      	cmp	r2, #11
 8004320:	d917      	bls.n	8004352 <_malloc_r+0xc2>
 8004322:	1961      	adds	r1, r4, r5
 8004324:	42a3      	cmp	r3, r4
 8004326:	6025      	str	r5, [r4, #0]
 8004328:	bf18      	it	ne
 800432a:	6059      	strne	r1, [r3, #4]
 800432c:	6863      	ldr	r3, [r4, #4]
 800432e:	bf08      	it	eq
 8004330:	f8c8 1000 	streq.w	r1, [r8]
 8004334:	5162      	str	r2, [r4, r5]
 8004336:	604b      	str	r3, [r1, #4]
 8004338:	4630      	mov	r0, r6
 800433a:	f000 f82f 	bl	800439c <__malloc_unlock>
 800433e:	f104 000b 	add.w	r0, r4, #11
 8004342:	1d23      	adds	r3, r4, #4
 8004344:	f020 0007 	bic.w	r0, r0, #7
 8004348:	1ac2      	subs	r2, r0, r3
 800434a:	bf1c      	itt	ne
 800434c:	1a1b      	subne	r3, r3, r0
 800434e:	50a3      	strne	r3, [r4, r2]
 8004350:	e7af      	b.n	80042b2 <_malloc_r+0x22>
 8004352:	6862      	ldr	r2, [r4, #4]
 8004354:	42a3      	cmp	r3, r4
 8004356:	bf0c      	ite	eq
 8004358:	f8c8 2000 	streq.w	r2, [r8]
 800435c:	605a      	strne	r2, [r3, #4]
 800435e:	e7eb      	b.n	8004338 <_malloc_r+0xa8>
 8004360:	4623      	mov	r3, r4
 8004362:	6864      	ldr	r4, [r4, #4]
 8004364:	e7ae      	b.n	80042c4 <_malloc_r+0x34>
 8004366:	463c      	mov	r4, r7
 8004368:	687f      	ldr	r7, [r7, #4]
 800436a:	e7b6      	b.n	80042da <_malloc_r+0x4a>
 800436c:	461a      	mov	r2, r3
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	42a3      	cmp	r3, r4
 8004372:	d1fb      	bne.n	800436c <_malloc_r+0xdc>
 8004374:	2300      	movs	r3, #0
 8004376:	6053      	str	r3, [r2, #4]
 8004378:	e7de      	b.n	8004338 <_malloc_r+0xa8>
 800437a:	230c      	movs	r3, #12
 800437c:	6033      	str	r3, [r6, #0]
 800437e:	4630      	mov	r0, r6
 8004380:	f000 f80c 	bl	800439c <__malloc_unlock>
 8004384:	e794      	b.n	80042b0 <_malloc_r+0x20>
 8004386:	6005      	str	r5, [r0, #0]
 8004388:	e7d6      	b.n	8004338 <_malloc_r+0xa8>
 800438a:	bf00      	nop
 800438c:	20000350 	.word	0x20000350

08004390 <__malloc_lock>:
 8004390:	4801      	ldr	r0, [pc, #4]	@ (8004398 <__malloc_lock+0x8>)
 8004392:	f000 b86b 	b.w	800446c <__retarget_lock_acquire_recursive>
 8004396:	bf00      	nop
 8004398:	20000490 	.word	0x20000490

0800439c <__malloc_unlock>:
 800439c:	4801      	ldr	r0, [pc, #4]	@ (80043a4 <__malloc_unlock+0x8>)
 800439e:	f000 b866 	b.w	800446e <__retarget_lock_release_recursive>
 80043a2:	bf00      	nop
 80043a4:	20000490 	.word	0x20000490

080043a8 <siprintf>:
 80043a8:	b40e      	push	{r1, r2, r3}
 80043aa:	b500      	push	{lr}
 80043ac:	b09c      	sub	sp, #112	@ 0x70
 80043ae:	ab1d      	add	r3, sp, #116	@ 0x74
 80043b0:	9002      	str	r0, [sp, #8]
 80043b2:	9006      	str	r0, [sp, #24]
 80043b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80043b8:	4809      	ldr	r0, [pc, #36]	@ (80043e0 <siprintf+0x38>)
 80043ba:	9107      	str	r1, [sp, #28]
 80043bc:	9104      	str	r1, [sp, #16]
 80043be:	4909      	ldr	r1, [pc, #36]	@ (80043e4 <siprintf+0x3c>)
 80043c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80043c4:	9105      	str	r1, [sp, #20]
 80043c6:	6800      	ldr	r0, [r0, #0]
 80043c8:	9301      	str	r3, [sp, #4]
 80043ca:	a902      	add	r1, sp, #8
 80043cc:	f000 f8f6 	bl	80045bc <_svfiprintf_r>
 80043d0:	9b02      	ldr	r3, [sp, #8]
 80043d2:	2200      	movs	r2, #0
 80043d4:	701a      	strb	r2, [r3, #0]
 80043d6:	b01c      	add	sp, #112	@ 0x70
 80043d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80043dc:	b003      	add	sp, #12
 80043de:	4770      	bx	lr
 80043e0:	20000124 	.word	0x20000124
 80043e4:	ffff0208 	.word	0xffff0208

080043e8 <memset>:
 80043e8:	4402      	add	r2, r0
 80043ea:	4603      	mov	r3, r0
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d100      	bne.n	80043f2 <memset+0xa>
 80043f0:	4770      	bx	lr
 80043f2:	f803 1b01 	strb.w	r1, [r3], #1
 80043f6:	e7f9      	b.n	80043ec <memset+0x4>

080043f8 <_sbrk_r>:
 80043f8:	b538      	push	{r3, r4, r5, lr}
 80043fa:	4d06      	ldr	r5, [pc, #24]	@ (8004414 <_sbrk_r+0x1c>)
 80043fc:	2300      	movs	r3, #0
 80043fe:	4604      	mov	r4, r0
 8004400:	4608      	mov	r0, r1
 8004402:	602b      	str	r3, [r5, #0]
 8004404:	f7fd fa4e 	bl	80018a4 <_sbrk>
 8004408:	1c43      	adds	r3, r0, #1
 800440a:	d102      	bne.n	8004412 <_sbrk_r+0x1a>
 800440c:	682b      	ldr	r3, [r5, #0]
 800440e:	b103      	cbz	r3, 8004412 <_sbrk_r+0x1a>
 8004410:	6023      	str	r3, [r4, #0]
 8004412:	bd38      	pop	{r3, r4, r5, pc}
 8004414:	2000048c 	.word	0x2000048c

08004418 <__errno>:
 8004418:	4b01      	ldr	r3, [pc, #4]	@ (8004420 <__errno+0x8>)
 800441a:	6818      	ldr	r0, [r3, #0]
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	20000124 	.word	0x20000124

08004424 <__libc_init_array>:
 8004424:	b570      	push	{r4, r5, r6, lr}
 8004426:	4d0d      	ldr	r5, [pc, #52]	@ (800445c <__libc_init_array+0x38>)
 8004428:	4c0d      	ldr	r4, [pc, #52]	@ (8004460 <__libc_init_array+0x3c>)
 800442a:	1b64      	subs	r4, r4, r5
 800442c:	10a4      	asrs	r4, r4, #2
 800442e:	2600      	movs	r6, #0
 8004430:	42a6      	cmp	r6, r4
 8004432:	d109      	bne.n	8004448 <__libc_init_array+0x24>
 8004434:	4d0b      	ldr	r5, [pc, #44]	@ (8004464 <__libc_init_array+0x40>)
 8004436:	4c0c      	ldr	r4, [pc, #48]	@ (8004468 <__libc_init_array+0x44>)
 8004438:	f000 fba8 	bl	8004b8c <_init>
 800443c:	1b64      	subs	r4, r4, r5
 800443e:	10a4      	asrs	r4, r4, #2
 8004440:	2600      	movs	r6, #0
 8004442:	42a6      	cmp	r6, r4
 8004444:	d105      	bne.n	8004452 <__libc_init_array+0x2e>
 8004446:	bd70      	pop	{r4, r5, r6, pc}
 8004448:	f855 3b04 	ldr.w	r3, [r5], #4
 800444c:	4798      	blx	r3
 800444e:	3601      	adds	r6, #1
 8004450:	e7ee      	b.n	8004430 <__libc_init_array+0xc>
 8004452:	f855 3b04 	ldr.w	r3, [r5], #4
 8004456:	4798      	blx	r3
 8004458:	3601      	adds	r6, #1
 800445a:	e7f2      	b.n	8004442 <__libc_init_array+0x1e>
 800445c:	08004e14 	.word	0x08004e14
 8004460:	08004e14 	.word	0x08004e14
 8004464:	08004e14 	.word	0x08004e14
 8004468:	08004e18 	.word	0x08004e18

0800446c <__retarget_lock_acquire_recursive>:
 800446c:	4770      	bx	lr

0800446e <__retarget_lock_release_recursive>:
 800446e:	4770      	bx	lr

08004470 <_free_r>:
 8004470:	b538      	push	{r3, r4, r5, lr}
 8004472:	4605      	mov	r5, r0
 8004474:	2900      	cmp	r1, #0
 8004476:	d041      	beq.n	80044fc <_free_r+0x8c>
 8004478:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800447c:	1f0c      	subs	r4, r1, #4
 800447e:	2b00      	cmp	r3, #0
 8004480:	bfb8      	it	lt
 8004482:	18e4      	addlt	r4, r4, r3
 8004484:	f7ff ff84 	bl	8004390 <__malloc_lock>
 8004488:	4a1d      	ldr	r2, [pc, #116]	@ (8004500 <_free_r+0x90>)
 800448a:	6813      	ldr	r3, [r2, #0]
 800448c:	b933      	cbnz	r3, 800449c <_free_r+0x2c>
 800448e:	6063      	str	r3, [r4, #4]
 8004490:	6014      	str	r4, [r2, #0]
 8004492:	4628      	mov	r0, r5
 8004494:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004498:	f7ff bf80 	b.w	800439c <__malloc_unlock>
 800449c:	42a3      	cmp	r3, r4
 800449e:	d908      	bls.n	80044b2 <_free_r+0x42>
 80044a0:	6820      	ldr	r0, [r4, #0]
 80044a2:	1821      	adds	r1, r4, r0
 80044a4:	428b      	cmp	r3, r1
 80044a6:	bf01      	itttt	eq
 80044a8:	6819      	ldreq	r1, [r3, #0]
 80044aa:	685b      	ldreq	r3, [r3, #4]
 80044ac:	1809      	addeq	r1, r1, r0
 80044ae:	6021      	streq	r1, [r4, #0]
 80044b0:	e7ed      	b.n	800448e <_free_r+0x1e>
 80044b2:	461a      	mov	r2, r3
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	b10b      	cbz	r3, 80044bc <_free_r+0x4c>
 80044b8:	42a3      	cmp	r3, r4
 80044ba:	d9fa      	bls.n	80044b2 <_free_r+0x42>
 80044bc:	6811      	ldr	r1, [r2, #0]
 80044be:	1850      	adds	r0, r2, r1
 80044c0:	42a0      	cmp	r0, r4
 80044c2:	d10b      	bne.n	80044dc <_free_r+0x6c>
 80044c4:	6820      	ldr	r0, [r4, #0]
 80044c6:	4401      	add	r1, r0
 80044c8:	1850      	adds	r0, r2, r1
 80044ca:	4283      	cmp	r3, r0
 80044cc:	6011      	str	r1, [r2, #0]
 80044ce:	d1e0      	bne.n	8004492 <_free_r+0x22>
 80044d0:	6818      	ldr	r0, [r3, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	6053      	str	r3, [r2, #4]
 80044d6:	4408      	add	r0, r1
 80044d8:	6010      	str	r0, [r2, #0]
 80044da:	e7da      	b.n	8004492 <_free_r+0x22>
 80044dc:	d902      	bls.n	80044e4 <_free_r+0x74>
 80044de:	230c      	movs	r3, #12
 80044e0:	602b      	str	r3, [r5, #0]
 80044e2:	e7d6      	b.n	8004492 <_free_r+0x22>
 80044e4:	6820      	ldr	r0, [r4, #0]
 80044e6:	1821      	adds	r1, r4, r0
 80044e8:	428b      	cmp	r3, r1
 80044ea:	bf04      	itt	eq
 80044ec:	6819      	ldreq	r1, [r3, #0]
 80044ee:	685b      	ldreq	r3, [r3, #4]
 80044f0:	6063      	str	r3, [r4, #4]
 80044f2:	bf04      	itt	eq
 80044f4:	1809      	addeq	r1, r1, r0
 80044f6:	6021      	streq	r1, [r4, #0]
 80044f8:	6054      	str	r4, [r2, #4]
 80044fa:	e7ca      	b.n	8004492 <_free_r+0x22>
 80044fc:	bd38      	pop	{r3, r4, r5, pc}
 80044fe:	bf00      	nop
 8004500:	20000350 	.word	0x20000350

08004504 <__ssputs_r>:
 8004504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004508:	688e      	ldr	r6, [r1, #8]
 800450a:	461f      	mov	r7, r3
 800450c:	42be      	cmp	r6, r7
 800450e:	680b      	ldr	r3, [r1, #0]
 8004510:	4682      	mov	sl, r0
 8004512:	460c      	mov	r4, r1
 8004514:	4690      	mov	r8, r2
 8004516:	d82d      	bhi.n	8004574 <__ssputs_r+0x70>
 8004518:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800451c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004520:	d026      	beq.n	8004570 <__ssputs_r+0x6c>
 8004522:	6965      	ldr	r5, [r4, #20]
 8004524:	6909      	ldr	r1, [r1, #16]
 8004526:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800452a:	eba3 0901 	sub.w	r9, r3, r1
 800452e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004532:	1c7b      	adds	r3, r7, #1
 8004534:	444b      	add	r3, r9
 8004536:	106d      	asrs	r5, r5, #1
 8004538:	429d      	cmp	r5, r3
 800453a:	bf38      	it	cc
 800453c:	461d      	movcc	r5, r3
 800453e:	0553      	lsls	r3, r2, #21
 8004540:	d527      	bpl.n	8004592 <__ssputs_r+0x8e>
 8004542:	4629      	mov	r1, r5
 8004544:	f7ff fea4 	bl	8004290 <_malloc_r>
 8004548:	4606      	mov	r6, r0
 800454a:	b360      	cbz	r0, 80045a6 <__ssputs_r+0xa2>
 800454c:	6921      	ldr	r1, [r4, #16]
 800454e:	464a      	mov	r2, r9
 8004550:	f000 fad8 	bl	8004b04 <memcpy>
 8004554:	89a3      	ldrh	r3, [r4, #12]
 8004556:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800455a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800455e:	81a3      	strh	r3, [r4, #12]
 8004560:	6126      	str	r6, [r4, #16]
 8004562:	6165      	str	r5, [r4, #20]
 8004564:	444e      	add	r6, r9
 8004566:	eba5 0509 	sub.w	r5, r5, r9
 800456a:	6026      	str	r6, [r4, #0]
 800456c:	60a5      	str	r5, [r4, #8]
 800456e:	463e      	mov	r6, r7
 8004570:	42be      	cmp	r6, r7
 8004572:	d900      	bls.n	8004576 <__ssputs_r+0x72>
 8004574:	463e      	mov	r6, r7
 8004576:	6820      	ldr	r0, [r4, #0]
 8004578:	4632      	mov	r2, r6
 800457a:	4641      	mov	r1, r8
 800457c:	f000 faa8 	bl	8004ad0 <memmove>
 8004580:	68a3      	ldr	r3, [r4, #8]
 8004582:	1b9b      	subs	r3, r3, r6
 8004584:	60a3      	str	r3, [r4, #8]
 8004586:	6823      	ldr	r3, [r4, #0]
 8004588:	4433      	add	r3, r6
 800458a:	6023      	str	r3, [r4, #0]
 800458c:	2000      	movs	r0, #0
 800458e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004592:	462a      	mov	r2, r5
 8004594:	f000 fac4 	bl	8004b20 <_realloc_r>
 8004598:	4606      	mov	r6, r0
 800459a:	2800      	cmp	r0, #0
 800459c:	d1e0      	bne.n	8004560 <__ssputs_r+0x5c>
 800459e:	6921      	ldr	r1, [r4, #16]
 80045a0:	4650      	mov	r0, sl
 80045a2:	f7ff ff65 	bl	8004470 <_free_r>
 80045a6:	230c      	movs	r3, #12
 80045a8:	f8ca 3000 	str.w	r3, [sl]
 80045ac:	89a3      	ldrh	r3, [r4, #12]
 80045ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045b2:	81a3      	strh	r3, [r4, #12]
 80045b4:	f04f 30ff 	mov.w	r0, #4294967295
 80045b8:	e7e9      	b.n	800458e <__ssputs_r+0x8a>
	...

080045bc <_svfiprintf_r>:
 80045bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045c0:	4698      	mov	r8, r3
 80045c2:	898b      	ldrh	r3, [r1, #12]
 80045c4:	061b      	lsls	r3, r3, #24
 80045c6:	b09d      	sub	sp, #116	@ 0x74
 80045c8:	4607      	mov	r7, r0
 80045ca:	460d      	mov	r5, r1
 80045cc:	4614      	mov	r4, r2
 80045ce:	d510      	bpl.n	80045f2 <_svfiprintf_r+0x36>
 80045d0:	690b      	ldr	r3, [r1, #16]
 80045d2:	b973      	cbnz	r3, 80045f2 <_svfiprintf_r+0x36>
 80045d4:	2140      	movs	r1, #64	@ 0x40
 80045d6:	f7ff fe5b 	bl	8004290 <_malloc_r>
 80045da:	6028      	str	r0, [r5, #0]
 80045dc:	6128      	str	r0, [r5, #16]
 80045de:	b930      	cbnz	r0, 80045ee <_svfiprintf_r+0x32>
 80045e0:	230c      	movs	r3, #12
 80045e2:	603b      	str	r3, [r7, #0]
 80045e4:	f04f 30ff 	mov.w	r0, #4294967295
 80045e8:	b01d      	add	sp, #116	@ 0x74
 80045ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045ee:	2340      	movs	r3, #64	@ 0x40
 80045f0:	616b      	str	r3, [r5, #20]
 80045f2:	2300      	movs	r3, #0
 80045f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80045f6:	2320      	movs	r3, #32
 80045f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80045fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8004600:	2330      	movs	r3, #48	@ 0x30
 8004602:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80047a0 <_svfiprintf_r+0x1e4>
 8004606:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800460a:	f04f 0901 	mov.w	r9, #1
 800460e:	4623      	mov	r3, r4
 8004610:	469a      	mov	sl, r3
 8004612:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004616:	b10a      	cbz	r2, 800461c <_svfiprintf_r+0x60>
 8004618:	2a25      	cmp	r2, #37	@ 0x25
 800461a:	d1f9      	bne.n	8004610 <_svfiprintf_r+0x54>
 800461c:	ebba 0b04 	subs.w	fp, sl, r4
 8004620:	d00b      	beq.n	800463a <_svfiprintf_r+0x7e>
 8004622:	465b      	mov	r3, fp
 8004624:	4622      	mov	r2, r4
 8004626:	4629      	mov	r1, r5
 8004628:	4638      	mov	r0, r7
 800462a:	f7ff ff6b 	bl	8004504 <__ssputs_r>
 800462e:	3001      	adds	r0, #1
 8004630:	f000 80a7 	beq.w	8004782 <_svfiprintf_r+0x1c6>
 8004634:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004636:	445a      	add	r2, fp
 8004638:	9209      	str	r2, [sp, #36]	@ 0x24
 800463a:	f89a 3000 	ldrb.w	r3, [sl]
 800463e:	2b00      	cmp	r3, #0
 8004640:	f000 809f 	beq.w	8004782 <_svfiprintf_r+0x1c6>
 8004644:	2300      	movs	r3, #0
 8004646:	f04f 32ff 	mov.w	r2, #4294967295
 800464a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800464e:	f10a 0a01 	add.w	sl, sl, #1
 8004652:	9304      	str	r3, [sp, #16]
 8004654:	9307      	str	r3, [sp, #28]
 8004656:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800465a:	931a      	str	r3, [sp, #104]	@ 0x68
 800465c:	4654      	mov	r4, sl
 800465e:	2205      	movs	r2, #5
 8004660:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004664:	484e      	ldr	r0, [pc, #312]	@ (80047a0 <_svfiprintf_r+0x1e4>)
 8004666:	f7fb fdc3 	bl	80001f0 <memchr>
 800466a:	9a04      	ldr	r2, [sp, #16]
 800466c:	b9d8      	cbnz	r0, 80046a6 <_svfiprintf_r+0xea>
 800466e:	06d0      	lsls	r0, r2, #27
 8004670:	bf44      	itt	mi
 8004672:	2320      	movmi	r3, #32
 8004674:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004678:	0711      	lsls	r1, r2, #28
 800467a:	bf44      	itt	mi
 800467c:	232b      	movmi	r3, #43	@ 0x2b
 800467e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004682:	f89a 3000 	ldrb.w	r3, [sl]
 8004686:	2b2a      	cmp	r3, #42	@ 0x2a
 8004688:	d015      	beq.n	80046b6 <_svfiprintf_r+0xfa>
 800468a:	9a07      	ldr	r2, [sp, #28]
 800468c:	4654      	mov	r4, sl
 800468e:	2000      	movs	r0, #0
 8004690:	f04f 0c0a 	mov.w	ip, #10
 8004694:	4621      	mov	r1, r4
 8004696:	f811 3b01 	ldrb.w	r3, [r1], #1
 800469a:	3b30      	subs	r3, #48	@ 0x30
 800469c:	2b09      	cmp	r3, #9
 800469e:	d94b      	bls.n	8004738 <_svfiprintf_r+0x17c>
 80046a0:	b1b0      	cbz	r0, 80046d0 <_svfiprintf_r+0x114>
 80046a2:	9207      	str	r2, [sp, #28]
 80046a4:	e014      	b.n	80046d0 <_svfiprintf_r+0x114>
 80046a6:	eba0 0308 	sub.w	r3, r0, r8
 80046aa:	fa09 f303 	lsl.w	r3, r9, r3
 80046ae:	4313      	orrs	r3, r2
 80046b0:	9304      	str	r3, [sp, #16]
 80046b2:	46a2      	mov	sl, r4
 80046b4:	e7d2      	b.n	800465c <_svfiprintf_r+0xa0>
 80046b6:	9b03      	ldr	r3, [sp, #12]
 80046b8:	1d19      	adds	r1, r3, #4
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	9103      	str	r1, [sp, #12]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	bfbb      	ittet	lt
 80046c2:	425b      	neglt	r3, r3
 80046c4:	f042 0202 	orrlt.w	r2, r2, #2
 80046c8:	9307      	strge	r3, [sp, #28]
 80046ca:	9307      	strlt	r3, [sp, #28]
 80046cc:	bfb8      	it	lt
 80046ce:	9204      	strlt	r2, [sp, #16]
 80046d0:	7823      	ldrb	r3, [r4, #0]
 80046d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80046d4:	d10a      	bne.n	80046ec <_svfiprintf_r+0x130>
 80046d6:	7863      	ldrb	r3, [r4, #1]
 80046d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80046da:	d132      	bne.n	8004742 <_svfiprintf_r+0x186>
 80046dc:	9b03      	ldr	r3, [sp, #12]
 80046de:	1d1a      	adds	r2, r3, #4
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	9203      	str	r2, [sp, #12]
 80046e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80046e8:	3402      	adds	r4, #2
 80046ea:	9305      	str	r3, [sp, #20]
 80046ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80047b0 <_svfiprintf_r+0x1f4>
 80046f0:	7821      	ldrb	r1, [r4, #0]
 80046f2:	2203      	movs	r2, #3
 80046f4:	4650      	mov	r0, sl
 80046f6:	f7fb fd7b 	bl	80001f0 <memchr>
 80046fa:	b138      	cbz	r0, 800470c <_svfiprintf_r+0x150>
 80046fc:	9b04      	ldr	r3, [sp, #16]
 80046fe:	eba0 000a 	sub.w	r0, r0, sl
 8004702:	2240      	movs	r2, #64	@ 0x40
 8004704:	4082      	lsls	r2, r0
 8004706:	4313      	orrs	r3, r2
 8004708:	3401      	adds	r4, #1
 800470a:	9304      	str	r3, [sp, #16]
 800470c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004710:	4824      	ldr	r0, [pc, #144]	@ (80047a4 <_svfiprintf_r+0x1e8>)
 8004712:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004716:	2206      	movs	r2, #6
 8004718:	f7fb fd6a 	bl	80001f0 <memchr>
 800471c:	2800      	cmp	r0, #0
 800471e:	d036      	beq.n	800478e <_svfiprintf_r+0x1d2>
 8004720:	4b21      	ldr	r3, [pc, #132]	@ (80047a8 <_svfiprintf_r+0x1ec>)
 8004722:	bb1b      	cbnz	r3, 800476c <_svfiprintf_r+0x1b0>
 8004724:	9b03      	ldr	r3, [sp, #12]
 8004726:	3307      	adds	r3, #7
 8004728:	f023 0307 	bic.w	r3, r3, #7
 800472c:	3308      	adds	r3, #8
 800472e:	9303      	str	r3, [sp, #12]
 8004730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004732:	4433      	add	r3, r6
 8004734:	9309      	str	r3, [sp, #36]	@ 0x24
 8004736:	e76a      	b.n	800460e <_svfiprintf_r+0x52>
 8004738:	fb0c 3202 	mla	r2, ip, r2, r3
 800473c:	460c      	mov	r4, r1
 800473e:	2001      	movs	r0, #1
 8004740:	e7a8      	b.n	8004694 <_svfiprintf_r+0xd8>
 8004742:	2300      	movs	r3, #0
 8004744:	3401      	adds	r4, #1
 8004746:	9305      	str	r3, [sp, #20]
 8004748:	4619      	mov	r1, r3
 800474a:	f04f 0c0a 	mov.w	ip, #10
 800474e:	4620      	mov	r0, r4
 8004750:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004754:	3a30      	subs	r2, #48	@ 0x30
 8004756:	2a09      	cmp	r2, #9
 8004758:	d903      	bls.n	8004762 <_svfiprintf_r+0x1a6>
 800475a:	2b00      	cmp	r3, #0
 800475c:	d0c6      	beq.n	80046ec <_svfiprintf_r+0x130>
 800475e:	9105      	str	r1, [sp, #20]
 8004760:	e7c4      	b.n	80046ec <_svfiprintf_r+0x130>
 8004762:	fb0c 2101 	mla	r1, ip, r1, r2
 8004766:	4604      	mov	r4, r0
 8004768:	2301      	movs	r3, #1
 800476a:	e7f0      	b.n	800474e <_svfiprintf_r+0x192>
 800476c:	ab03      	add	r3, sp, #12
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	462a      	mov	r2, r5
 8004772:	4b0e      	ldr	r3, [pc, #56]	@ (80047ac <_svfiprintf_r+0x1f0>)
 8004774:	a904      	add	r1, sp, #16
 8004776:	4638      	mov	r0, r7
 8004778:	f3af 8000 	nop.w
 800477c:	1c42      	adds	r2, r0, #1
 800477e:	4606      	mov	r6, r0
 8004780:	d1d6      	bne.n	8004730 <_svfiprintf_r+0x174>
 8004782:	89ab      	ldrh	r3, [r5, #12]
 8004784:	065b      	lsls	r3, r3, #25
 8004786:	f53f af2d 	bmi.w	80045e4 <_svfiprintf_r+0x28>
 800478a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800478c:	e72c      	b.n	80045e8 <_svfiprintf_r+0x2c>
 800478e:	ab03      	add	r3, sp, #12
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	462a      	mov	r2, r5
 8004794:	4b05      	ldr	r3, [pc, #20]	@ (80047ac <_svfiprintf_r+0x1f0>)
 8004796:	a904      	add	r1, sp, #16
 8004798:	4638      	mov	r0, r7
 800479a:	f000 f879 	bl	8004890 <_printf_i>
 800479e:	e7ed      	b.n	800477c <_svfiprintf_r+0x1c0>
 80047a0:	08004dd8 	.word	0x08004dd8
 80047a4:	08004de2 	.word	0x08004de2
 80047a8:	00000000 	.word	0x00000000
 80047ac:	08004505 	.word	0x08004505
 80047b0:	08004dde 	.word	0x08004dde

080047b4 <_printf_common>:
 80047b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047b8:	4616      	mov	r6, r2
 80047ba:	4698      	mov	r8, r3
 80047bc:	688a      	ldr	r2, [r1, #8]
 80047be:	690b      	ldr	r3, [r1, #16]
 80047c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047c4:	4293      	cmp	r3, r2
 80047c6:	bfb8      	it	lt
 80047c8:	4613      	movlt	r3, r2
 80047ca:	6033      	str	r3, [r6, #0]
 80047cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80047d0:	4607      	mov	r7, r0
 80047d2:	460c      	mov	r4, r1
 80047d4:	b10a      	cbz	r2, 80047da <_printf_common+0x26>
 80047d6:	3301      	adds	r3, #1
 80047d8:	6033      	str	r3, [r6, #0]
 80047da:	6823      	ldr	r3, [r4, #0]
 80047dc:	0699      	lsls	r1, r3, #26
 80047de:	bf42      	ittt	mi
 80047e0:	6833      	ldrmi	r3, [r6, #0]
 80047e2:	3302      	addmi	r3, #2
 80047e4:	6033      	strmi	r3, [r6, #0]
 80047e6:	6825      	ldr	r5, [r4, #0]
 80047e8:	f015 0506 	ands.w	r5, r5, #6
 80047ec:	d106      	bne.n	80047fc <_printf_common+0x48>
 80047ee:	f104 0a19 	add.w	sl, r4, #25
 80047f2:	68e3      	ldr	r3, [r4, #12]
 80047f4:	6832      	ldr	r2, [r6, #0]
 80047f6:	1a9b      	subs	r3, r3, r2
 80047f8:	42ab      	cmp	r3, r5
 80047fa:	dc26      	bgt.n	800484a <_printf_common+0x96>
 80047fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004800:	6822      	ldr	r2, [r4, #0]
 8004802:	3b00      	subs	r3, #0
 8004804:	bf18      	it	ne
 8004806:	2301      	movne	r3, #1
 8004808:	0692      	lsls	r2, r2, #26
 800480a:	d42b      	bmi.n	8004864 <_printf_common+0xb0>
 800480c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004810:	4641      	mov	r1, r8
 8004812:	4638      	mov	r0, r7
 8004814:	47c8      	blx	r9
 8004816:	3001      	adds	r0, #1
 8004818:	d01e      	beq.n	8004858 <_printf_common+0xa4>
 800481a:	6823      	ldr	r3, [r4, #0]
 800481c:	6922      	ldr	r2, [r4, #16]
 800481e:	f003 0306 	and.w	r3, r3, #6
 8004822:	2b04      	cmp	r3, #4
 8004824:	bf02      	ittt	eq
 8004826:	68e5      	ldreq	r5, [r4, #12]
 8004828:	6833      	ldreq	r3, [r6, #0]
 800482a:	1aed      	subeq	r5, r5, r3
 800482c:	68a3      	ldr	r3, [r4, #8]
 800482e:	bf0c      	ite	eq
 8004830:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004834:	2500      	movne	r5, #0
 8004836:	4293      	cmp	r3, r2
 8004838:	bfc4      	itt	gt
 800483a:	1a9b      	subgt	r3, r3, r2
 800483c:	18ed      	addgt	r5, r5, r3
 800483e:	2600      	movs	r6, #0
 8004840:	341a      	adds	r4, #26
 8004842:	42b5      	cmp	r5, r6
 8004844:	d11a      	bne.n	800487c <_printf_common+0xc8>
 8004846:	2000      	movs	r0, #0
 8004848:	e008      	b.n	800485c <_printf_common+0xa8>
 800484a:	2301      	movs	r3, #1
 800484c:	4652      	mov	r2, sl
 800484e:	4641      	mov	r1, r8
 8004850:	4638      	mov	r0, r7
 8004852:	47c8      	blx	r9
 8004854:	3001      	adds	r0, #1
 8004856:	d103      	bne.n	8004860 <_printf_common+0xac>
 8004858:	f04f 30ff 	mov.w	r0, #4294967295
 800485c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004860:	3501      	adds	r5, #1
 8004862:	e7c6      	b.n	80047f2 <_printf_common+0x3e>
 8004864:	18e1      	adds	r1, r4, r3
 8004866:	1c5a      	adds	r2, r3, #1
 8004868:	2030      	movs	r0, #48	@ 0x30
 800486a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800486e:	4422      	add	r2, r4
 8004870:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004874:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004878:	3302      	adds	r3, #2
 800487a:	e7c7      	b.n	800480c <_printf_common+0x58>
 800487c:	2301      	movs	r3, #1
 800487e:	4622      	mov	r2, r4
 8004880:	4641      	mov	r1, r8
 8004882:	4638      	mov	r0, r7
 8004884:	47c8      	blx	r9
 8004886:	3001      	adds	r0, #1
 8004888:	d0e6      	beq.n	8004858 <_printf_common+0xa4>
 800488a:	3601      	adds	r6, #1
 800488c:	e7d9      	b.n	8004842 <_printf_common+0x8e>
	...

08004890 <_printf_i>:
 8004890:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004894:	7e0f      	ldrb	r7, [r1, #24]
 8004896:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004898:	2f78      	cmp	r7, #120	@ 0x78
 800489a:	4691      	mov	r9, r2
 800489c:	4680      	mov	r8, r0
 800489e:	460c      	mov	r4, r1
 80048a0:	469a      	mov	sl, r3
 80048a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80048a6:	d807      	bhi.n	80048b8 <_printf_i+0x28>
 80048a8:	2f62      	cmp	r7, #98	@ 0x62
 80048aa:	d80a      	bhi.n	80048c2 <_printf_i+0x32>
 80048ac:	2f00      	cmp	r7, #0
 80048ae:	f000 80d2 	beq.w	8004a56 <_printf_i+0x1c6>
 80048b2:	2f58      	cmp	r7, #88	@ 0x58
 80048b4:	f000 80b9 	beq.w	8004a2a <_printf_i+0x19a>
 80048b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80048c0:	e03a      	b.n	8004938 <_printf_i+0xa8>
 80048c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80048c6:	2b15      	cmp	r3, #21
 80048c8:	d8f6      	bhi.n	80048b8 <_printf_i+0x28>
 80048ca:	a101      	add	r1, pc, #4	@ (adr r1, 80048d0 <_printf_i+0x40>)
 80048cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048d0:	08004929 	.word	0x08004929
 80048d4:	0800493d 	.word	0x0800493d
 80048d8:	080048b9 	.word	0x080048b9
 80048dc:	080048b9 	.word	0x080048b9
 80048e0:	080048b9 	.word	0x080048b9
 80048e4:	080048b9 	.word	0x080048b9
 80048e8:	0800493d 	.word	0x0800493d
 80048ec:	080048b9 	.word	0x080048b9
 80048f0:	080048b9 	.word	0x080048b9
 80048f4:	080048b9 	.word	0x080048b9
 80048f8:	080048b9 	.word	0x080048b9
 80048fc:	08004a3d 	.word	0x08004a3d
 8004900:	08004967 	.word	0x08004967
 8004904:	080049f7 	.word	0x080049f7
 8004908:	080048b9 	.word	0x080048b9
 800490c:	080048b9 	.word	0x080048b9
 8004910:	08004a5f 	.word	0x08004a5f
 8004914:	080048b9 	.word	0x080048b9
 8004918:	08004967 	.word	0x08004967
 800491c:	080048b9 	.word	0x080048b9
 8004920:	080048b9 	.word	0x080048b9
 8004924:	080049ff 	.word	0x080049ff
 8004928:	6833      	ldr	r3, [r6, #0]
 800492a:	1d1a      	adds	r2, r3, #4
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	6032      	str	r2, [r6, #0]
 8004930:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004934:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004938:	2301      	movs	r3, #1
 800493a:	e09d      	b.n	8004a78 <_printf_i+0x1e8>
 800493c:	6833      	ldr	r3, [r6, #0]
 800493e:	6820      	ldr	r0, [r4, #0]
 8004940:	1d19      	adds	r1, r3, #4
 8004942:	6031      	str	r1, [r6, #0]
 8004944:	0606      	lsls	r6, r0, #24
 8004946:	d501      	bpl.n	800494c <_printf_i+0xbc>
 8004948:	681d      	ldr	r5, [r3, #0]
 800494a:	e003      	b.n	8004954 <_printf_i+0xc4>
 800494c:	0645      	lsls	r5, r0, #25
 800494e:	d5fb      	bpl.n	8004948 <_printf_i+0xb8>
 8004950:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004954:	2d00      	cmp	r5, #0
 8004956:	da03      	bge.n	8004960 <_printf_i+0xd0>
 8004958:	232d      	movs	r3, #45	@ 0x2d
 800495a:	426d      	negs	r5, r5
 800495c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004960:	4859      	ldr	r0, [pc, #356]	@ (8004ac8 <_printf_i+0x238>)
 8004962:	230a      	movs	r3, #10
 8004964:	e011      	b.n	800498a <_printf_i+0xfa>
 8004966:	6821      	ldr	r1, [r4, #0]
 8004968:	6833      	ldr	r3, [r6, #0]
 800496a:	0608      	lsls	r0, r1, #24
 800496c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004970:	d402      	bmi.n	8004978 <_printf_i+0xe8>
 8004972:	0649      	lsls	r1, r1, #25
 8004974:	bf48      	it	mi
 8004976:	b2ad      	uxthmi	r5, r5
 8004978:	2f6f      	cmp	r7, #111	@ 0x6f
 800497a:	4853      	ldr	r0, [pc, #332]	@ (8004ac8 <_printf_i+0x238>)
 800497c:	6033      	str	r3, [r6, #0]
 800497e:	bf14      	ite	ne
 8004980:	230a      	movne	r3, #10
 8004982:	2308      	moveq	r3, #8
 8004984:	2100      	movs	r1, #0
 8004986:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800498a:	6866      	ldr	r6, [r4, #4]
 800498c:	60a6      	str	r6, [r4, #8]
 800498e:	2e00      	cmp	r6, #0
 8004990:	bfa2      	ittt	ge
 8004992:	6821      	ldrge	r1, [r4, #0]
 8004994:	f021 0104 	bicge.w	r1, r1, #4
 8004998:	6021      	strge	r1, [r4, #0]
 800499a:	b90d      	cbnz	r5, 80049a0 <_printf_i+0x110>
 800499c:	2e00      	cmp	r6, #0
 800499e:	d04b      	beq.n	8004a38 <_printf_i+0x1a8>
 80049a0:	4616      	mov	r6, r2
 80049a2:	fbb5 f1f3 	udiv	r1, r5, r3
 80049a6:	fb03 5711 	mls	r7, r3, r1, r5
 80049aa:	5dc7      	ldrb	r7, [r0, r7]
 80049ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80049b0:	462f      	mov	r7, r5
 80049b2:	42bb      	cmp	r3, r7
 80049b4:	460d      	mov	r5, r1
 80049b6:	d9f4      	bls.n	80049a2 <_printf_i+0x112>
 80049b8:	2b08      	cmp	r3, #8
 80049ba:	d10b      	bne.n	80049d4 <_printf_i+0x144>
 80049bc:	6823      	ldr	r3, [r4, #0]
 80049be:	07df      	lsls	r7, r3, #31
 80049c0:	d508      	bpl.n	80049d4 <_printf_i+0x144>
 80049c2:	6923      	ldr	r3, [r4, #16]
 80049c4:	6861      	ldr	r1, [r4, #4]
 80049c6:	4299      	cmp	r1, r3
 80049c8:	bfde      	ittt	le
 80049ca:	2330      	movle	r3, #48	@ 0x30
 80049cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049d0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80049d4:	1b92      	subs	r2, r2, r6
 80049d6:	6122      	str	r2, [r4, #16]
 80049d8:	f8cd a000 	str.w	sl, [sp]
 80049dc:	464b      	mov	r3, r9
 80049de:	aa03      	add	r2, sp, #12
 80049e0:	4621      	mov	r1, r4
 80049e2:	4640      	mov	r0, r8
 80049e4:	f7ff fee6 	bl	80047b4 <_printf_common>
 80049e8:	3001      	adds	r0, #1
 80049ea:	d14a      	bne.n	8004a82 <_printf_i+0x1f2>
 80049ec:	f04f 30ff 	mov.w	r0, #4294967295
 80049f0:	b004      	add	sp, #16
 80049f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049f6:	6823      	ldr	r3, [r4, #0]
 80049f8:	f043 0320 	orr.w	r3, r3, #32
 80049fc:	6023      	str	r3, [r4, #0]
 80049fe:	4833      	ldr	r0, [pc, #204]	@ (8004acc <_printf_i+0x23c>)
 8004a00:	2778      	movs	r7, #120	@ 0x78
 8004a02:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a06:	6823      	ldr	r3, [r4, #0]
 8004a08:	6831      	ldr	r1, [r6, #0]
 8004a0a:	061f      	lsls	r7, r3, #24
 8004a0c:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a10:	d402      	bmi.n	8004a18 <_printf_i+0x188>
 8004a12:	065f      	lsls	r7, r3, #25
 8004a14:	bf48      	it	mi
 8004a16:	b2ad      	uxthmi	r5, r5
 8004a18:	6031      	str	r1, [r6, #0]
 8004a1a:	07d9      	lsls	r1, r3, #31
 8004a1c:	bf44      	itt	mi
 8004a1e:	f043 0320 	orrmi.w	r3, r3, #32
 8004a22:	6023      	strmi	r3, [r4, #0]
 8004a24:	b11d      	cbz	r5, 8004a2e <_printf_i+0x19e>
 8004a26:	2310      	movs	r3, #16
 8004a28:	e7ac      	b.n	8004984 <_printf_i+0xf4>
 8004a2a:	4827      	ldr	r0, [pc, #156]	@ (8004ac8 <_printf_i+0x238>)
 8004a2c:	e7e9      	b.n	8004a02 <_printf_i+0x172>
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	f023 0320 	bic.w	r3, r3, #32
 8004a34:	6023      	str	r3, [r4, #0]
 8004a36:	e7f6      	b.n	8004a26 <_printf_i+0x196>
 8004a38:	4616      	mov	r6, r2
 8004a3a:	e7bd      	b.n	80049b8 <_printf_i+0x128>
 8004a3c:	6833      	ldr	r3, [r6, #0]
 8004a3e:	6825      	ldr	r5, [r4, #0]
 8004a40:	6961      	ldr	r1, [r4, #20]
 8004a42:	1d18      	adds	r0, r3, #4
 8004a44:	6030      	str	r0, [r6, #0]
 8004a46:	062e      	lsls	r6, r5, #24
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	d501      	bpl.n	8004a50 <_printf_i+0x1c0>
 8004a4c:	6019      	str	r1, [r3, #0]
 8004a4e:	e002      	b.n	8004a56 <_printf_i+0x1c6>
 8004a50:	0668      	lsls	r0, r5, #25
 8004a52:	d5fb      	bpl.n	8004a4c <_printf_i+0x1bc>
 8004a54:	8019      	strh	r1, [r3, #0]
 8004a56:	2300      	movs	r3, #0
 8004a58:	6123      	str	r3, [r4, #16]
 8004a5a:	4616      	mov	r6, r2
 8004a5c:	e7bc      	b.n	80049d8 <_printf_i+0x148>
 8004a5e:	6833      	ldr	r3, [r6, #0]
 8004a60:	1d1a      	adds	r2, r3, #4
 8004a62:	6032      	str	r2, [r6, #0]
 8004a64:	681e      	ldr	r6, [r3, #0]
 8004a66:	6862      	ldr	r2, [r4, #4]
 8004a68:	2100      	movs	r1, #0
 8004a6a:	4630      	mov	r0, r6
 8004a6c:	f7fb fbc0 	bl	80001f0 <memchr>
 8004a70:	b108      	cbz	r0, 8004a76 <_printf_i+0x1e6>
 8004a72:	1b80      	subs	r0, r0, r6
 8004a74:	6060      	str	r0, [r4, #4]
 8004a76:	6863      	ldr	r3, [r4, #4]
 8004a78:	6123      	str	r3, [r4, #16]
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a80:	e7aa      	b.n	80049d8 <_printf_i+0x148>
 8004a82:	6923      	ldr	r3, [r4, #16]
 8004a84:	4632      	mov	r2, r6
 8004a86:	4649      	mov	r1, r9
 8004a88:	4640      	mov	r0, r8
 8004a8a:	47d0      	blx	sl
 8004a8c:	3001      	adds	r0, #1
 8004a8e:	d0ad      	beq.n	80049ec <_printf_i+0x15c>
 8004a90:	6823      	ldr	r3, [r4, #0]
 8004a92:	079b      	lsls	r3, r3, #30
 8004a94:	d413      	bmi.n	8004abe <_printf_i+0x22e>
 8004a96:	68e0      	ldr	r0, [r4, #12]
 8004a98:	9b03      	ldr	r3, [sp, #12]
 8004a9a:	4298      	cmp	r0, r3
 8004a9c:	bfb8      	it	lt
 8004a9e:	4618      	movlt	r0, r3
 8004aa0:	e7a6      	b.n	80049f0 <_printf_i+0x160>
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	4632      	mov	r2, r6
 8004aa6:	4649      	mov	r1, r9
 8004aa8:	4640      	mov	r0, r8
 8004aaa:	47d0      	blx	sl
 8004aac:	3001      	adds	r0, #1
 8004aae:	d09d      	beq.n	80049ec <_printf_i+0x15c>
 8004ab0:	3501      	adds	r5, #1
 8004ab2:	68e3      	ldr	r3, [r4, #12]
 8004ab4:	9903      	ldr	r1, [sp, #12]
 8004ab6:	1a5b      	subs	r3, r3, r1
 8004ab8:	42ab      	cmp	r3, r5
 8004aba:	dcf2      	bgt.n	8004aa2 <_printf_i+0x212>
 8004abc:	e7eb      	b.n	8004a96 <_printf_i+0x206>
 8004abe:	2500      	movs	r5, #0
 8004ac0:	f104 0619 	add.w	r6, r4, #25
 8004ac4:	e7f5      	b.n	8004ab2 <_printf_i+0x222>
 8004ac6:	bf00      	nop
 8004ac8:	08004de9 	.word	0x08004de9
 8004acc:	08004dfa 	.word	0x08004dfa

08004ad0 <memmove>:
 8004ad0:	4288      	cmp	r0, r1
 8004ad2:	b510      	push	{r4, lr}
 8004ad4:	eb01 0402 	add.w	r4, r1, r2
 8004ad8:	d902      	bls.n	8004ae0 <memmove+0x10>
 8004ada:	4284      	cmp	r4, r0
 8004adc:	4623      	mov	r3, r4
 8004ade:	d807      	bhi.n	8004af0 <memmove+0x20>
 8004ae0:	1e43      	subs	r3, r0, #1
 8004ae2:	42a1      	cmp	r1, r4
 8004ae4:	d008      	beq.n	8004af8 <memmove+0x28>
 8004ae6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004aea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004aee:	e7f8      	b.n	8004ae2 <memmove+0x12>
 8004af0:	4402      	add	r2, r0
 8004af2:	4601      	mov	r1, r0
 8004af4:	428a      	cmp	r2, r1
 8004af6:	d100      	bne.n	8004afa <memmove+0x2a>
 8004af8:	bd10      	pop	{r4, pc}
 8004afa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004afe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004b02:	e7f7      	b.n	8004af4 <memmove+0x24>

08004b04 <memcpy>:
 8004b04:	440a      	add	r2, r1
 8004b06:	4291      	cmp	r1, r2
 8004b08:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b0c:	d100      	bne.n	8004b10 <memcpy+0xc>
 8004b0e:	4770      	bx	lr
 8004b10:	b510      	push	{r4, lr}
 8004b12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b1a:	4291      	cmp	r1, r2
 8004b1c:	d1f9      	bne.n	8004b12 <memcpy+0xe>
 8004b1e:	bd10      	pop	{r4, pc}

08004b20 <_realloc_r>:
 8004b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b24:	4680      	mov	r8, r0
 8004b26:	4615      	mov	r5, r2
 8004b28:	460c      	mov	r4, r1
 8004b2a:	b921      	cbnz	r1, 8004b36 <_realloc_r+0x16>
 8004b2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b30:	4611      	mov	r1, r2
 8004b32:	f7ff bbad 	b.w	8004290 <_malloc_r>
 8004b36:	b92a      	cbnz	r2, 8004b44 <_realloc_r+0x24>
 8004b38:	f7ff fc9a 	bl	8004470 <_free_r>
 8004b3c:	2400      	movs	r4, #0
 8004b3e:	4620      	mov	r0, r4
 8004b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b44:	f000 f81a 	bl	8004b7c <_malloc_usable_size_r>
 8004b48:	4285      	cmp	r5, r0
 8004b4a:	4606      	mov	r6, r0
 8004b4c:	d802      	bhi.n	8004b54 <_realloc_r+0x34>
 8004b4e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004b52:	d8f4      	bhi.n	8004b3e <_realloc_r+0x1e>
 8004b54:	4629      	mov	r1, r5
 8004b56:	4640      	mov	r0, r8
 8004b58:	f7ff fb9a 	bl	8004290 <_malloc_r>
 8004b5c:	4607      	mov	r7, r0
 8004b5e:	2800      	cmp	r0, #0
 8004b60:	d0ec      	beq.n	8004b3c <_realloc_r+0x1c>
 8004b62:	42b5      	cmp	r5, r6
 8004b64:	462a      	mov	r2, r5
 8004b66:	4621      	mov	r1, r4
 8004b68:	bf28      	it	cs
 8004b6a:	4632      	movcs	r2, r6
 8004b6c:	f7ff ffca 	bl	8004b04 <memcpy>
 8004b70:	4621      	mov	r1, r4
 8004b72:	4640      	mov	r0, r8
 8004b74:	f7ff fc7c 	bl	8004470 <_free_r>
 8004b78:	463c      	mov	r4, r7
 8004b7a:	e7e0      	b.n	8004b3e <_realloc_r+0x1e>

08004b7c <_malloc_usable_size_r>:
 8004b7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b80:	1f18      	subs	r0, r3, #4
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	bfbc      	itt	lt
 8004b86:	580b      	ldrlt	r3, [r1, r0]
 8004b88:	18c0      	addlt	r0, r0, r3
 8004b8a:	4770      	bx	lr

08004b8c <_init>:
 8004b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b8e:	bf00      	nop
 8004b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b92:	bc08      	pop	{r3}
 8004b94:	469e      	mov	lr, r3
 8004b96:	4770      	bx	lr

08004b98 <_fini>:
 8004b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b9a:	bf00      	nop
 8004b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b9e:	bc08      	pop	{r3}
 8004ba0:	469e      	mov	lr, r3
 8004ba2:	4770      	bx	lr
