/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/8-synopsys-vcs-sim/inputs/design.vcs.v
/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/8-synopsys-vcs-sim/inputs/testbench.sv
