// Seed: 3326685167
module module_0 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2
    , id_7,
    output wire id_3,
    output supply0 id_4,
    output supply0 id_5
);
  assign id_3 = id_7;
  assign id_7 = id_1;
  assign id_3 = id_0;
  always @(negedge -1 or posedge id_0) begin : LABEL_0
    $clog2(73);
    ;
    assign id_3 = id_7;
  end
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    input  wor  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
