Analysis & Synthesis report for testNodePatch
Wed Mar 06 17:40:28 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Mar 06 17:40:28 2019           ;
; Quartus II 64-Bit Version   ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name               ; testNodePatch                               ;
; Top-level Entity Name       ; testNodePatch                               ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; testNodePatch      ; testNodePatch      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Mar 06 17:40:19 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testNodePatch -c testNodePatch
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file testnodepatch.sv
    Info (12023): Found entity 1: testNodePatch
Info (12021): Found 1 design units, including 1 entities, in source file statemachine.v
    Info (12023): Found entity 1: stateMachine
Info (12021): Found 1 design units, including 1 entities, in source file signed_mult_1_17.v
    Info (12023): Found entity 1: signed_mult_1_17
Info (12021): Found 1 design units, including 1 entities, in source file onenode.sv
    Info (12023): Found entity 1: OneNode
Info (12021): Found 1 design units, including 1 entities, in source file multpatches.sv
    Info (12023): Found entity 1: multPatches
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(195) near text ":";  expecting an operand File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 195
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(198) near text "2";  expecting "(" File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 198
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(256) near text "end";  expecting "endcase" File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 256
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(258) near text ":";  expecting an operand File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 258
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(318) near text "end";  expecting "endcase" File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 318
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(320) near text ":";  expecting an operand File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 320
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(374) near text "end";  expecting "endcase" File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 374
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(383) near text ":";  expecting an operand File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 383
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(450) near text "end";  expecting "endcase" File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 450
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(452) near text ":";  expecting an operand File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 452
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(524) near text "end";  expecting "endcase" File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 524
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(526) near text ":";  expecting an operand File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 526
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(598) near text "end";  expecting "endcase" File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 598
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(600) near text ":";  expecting an operand File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 600
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(665) near text "end";  expecting "endcase" File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 665
Warning (10229): Verilog HDL Expression warning at fourByFourNodePatch.sv(673): truncated literal to match 3 bits
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(674) near text ":";  expecting an operand File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 674
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(741) near text "end";  expecting "endcase" File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 741
Warning (10229): Verilog HDL Expression warning at fourByFourNodePatch.sv(743): truncated literal to match 3 bits
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(744) near text ":";  expecting an operand File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 744
Error (10170): Verilog HDL syntax error at fourByFourNodePatch.sv(816) near text "end";  expecting "endcase" File: C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv Line: 816
Warning (10229): Verilog HDL Expression warning at fourByFourNodePatch.sv(818): truncated literal to match 3 bits
Info (12021): Found 0 design units, including 0 entities, in source file fourbyfournodepatch.sv
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 3 warnings
    Error: Peak virtual memory: 681 megabytes
    Error: Processing ended: Wed Mar 06 17:40:28 2019
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:20


