;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB #270, <1
	DJN <-121, 106
	ADD @-109, 117
	DJN <-121, 106
	JMP @-109, -127
	SUB -207, <-122
	JMZ 100, 0
	SUB #72, @220
	SUB 912, @50
	ADD 30, 9
	SUB #72, @220
	JMZ -1, @-20
	SPL 0, <402
	ADD @-109, 117
	SLT 20, @12
	SUB 912, @50
	SUB @121, @106
	SUB -127, 500
	SUB -127, 500
	SLT 912, @50
	SLT 912, @50
	MOV -11, <-20
	MOV -11, <-20
	MOV -1, <-323
	SUB #72, @-401
	SUB #72, @-400
	JMN <121, 106
	SPL 0, <402
	SUB @121, 106
	SUB -127, 500
	JMP 70, 220
	SUB @121, 103
	SLT 30, 9
	DJN <-181, 106
	JMZ @-209, -122
	DAT <-209, #-122
	ADD @-109, 117
	ADD @-109, 117
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB #-209, -122
	SUB #-209, -122
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, -353
