<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//ENhttp://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Power Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper { width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre;  border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Power Messages</a>
<ul>
<li><a href="#Configure_Info" style=" font-size: 14px;">Configure Information</a></li>
</ul>
</li>
<li><a href="#Summary" style=" font-size: 16px;">Power Summary</a>
<ul>
<li><a href="#Power_Info" style=" font-size: 14px;">Power Information</a></li>
<li><a href="#Thermal_Info" style=" font-size: 14px;">Thermal Information</a></li>
<li><a href="#Supply_Summary" style=" font-size: 14px;">Supply Information</a></li>
</ul>
</li>
<li><a href="#Detail" style=" font-size: 16px;">Power Details</a>
<ul>
<li><a href="#By_Block_Type" style=" font-size: 14px;">Power By Block Type</a></li>
<li><a href="#By_Hierarchy" style=" font-size: 14px;">Power By Hierarchy</a></li>
<li><a href="#By_Clock_Domain" style=" font-size: 14px;">Power By Clock Domain</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Power Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Power Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/alberto/socmel_1/litex-boards/litex_boards/targets/socmel_1/build/sipeed_tang_primer_20k_socmel_1/gateware/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/alberto/socmel_1/litex-boards/litex_boards/targets/socmel_1/build/sipeed_tang_primer_20k_socmel_1/gateware/sipeed_tang_primer_20k_socmel_1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>/home/alberto/socmel_1/litex-boards/litex_boards/targets/socmel_1/build/sipeed_tang_primer_20k_socmel_1/gateware/sipeed_tang_primer_20k_socmel_1.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 26 00:12:29 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h2><a name="Configure_Info">Configure Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Grade</td>
<td>Commercial</td>
</tr>
<tr>
<td class="label">Process</td>
<td>Typical</td>
</tr>
<tr>
<td class="label">Ambient Temperature</td>
<td>25.000
</tr>
<tr>
<td class="label">Use Custom Theta JA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Heat Sink</td>
<td>None</td>
</tr>
<tr>
<td class="label">Air Flow</td>
<td>LFM_0</td>
</tr>
<tr>
<td class="label">Use Custom Theta SA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Board Thermal Model</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta JB</td>
<td>false</td>
</tr>
<tr>
<td class="label">Related Vcd File</td>
<td></td>
</tr>
<tr>
<td class="label">Related Saif File</td>
<td></td>
</tr>
<tr>
<td class="label">Filter Glitches</td>
<td>false</td>
</tr>
<tr>
<td class="label">Default IO Toggle Rate</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Default Remain Toggle Rate</td>
<td>0.125</td>
</tr>
</table>
<h1><a name="Summary">Power Summary</a></h1>
<h2><a name="Power_Info">Power Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Total Power (mW)</td>
<td>274.826</td>
</tr>
<tr>
<td class="label">Quiescent Power (mW)</td>
<td>121.676</td>
</tr>
<tr>
<td class="label">Dynamic Power (mW)</td>
<td>153.150</td>
</tr>
</table>
<h2><a name="Thermal_Info">Thermal Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Junction Temperature</td>
<td>33.800</td>
</tr>
<tr>
<td class="label">Theta JA</td>
<td>32.020</td>
</tr>
<tr>
<td class="label">Max Allowed Ambient Temperature</td>
<td>76.200</td>
</tr>
</table>
<h2><a name="Supply_Summary">Supply Information:</a></h2>
<table class="summary_table">
<tr>
<th class="label">Voltage Source</th>
<th class="label">Voltage</th>
<th class="label">Dynamic Current(mA)</th>
<th class="label">Quiescent Current(mA)</th>
<th class="label">Power(mW)</th>
</tr>
<tr>
<td>VCC</td>
<td>1.000</td>
<td>127.204</td>
<td>69.937</td>
<td>197.141</td>
</tr>
<tr>
<td>VCCX</td>
<td>3.300</td>
<td>4.680</td>
<td>15.000</td>
<td>64.944</td>
</tr>
<tr>
<td>VCCIO15</td>
<td>1.500</td>
<td>2.763</td>
<td>0.532</td>
<td>4.942</td>
</tr>
<tr>
<td>VCCIO33</td>
<td>3.300</td>
<td>1.926</td>
<td>0.437</td>
<td>7.798</td>
</tr>
</table>
<h1><a name="Detail">Power Details</a></h1>
<h2><a name="By_Block_Type">Power By Block Type:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Block Type</th>
<th class="label">Total Power(mW)</th>
<th class="label">Static Power(mW)</th>
<th class="label">Average Toggle Rate(millions of transitions/sec)</th>
</tr>
<tr>
<td>Logic</td>
<td>20.638</td>
<td>NA</td>
<td>7.465</td>
</tr>
<tr>
<td>IO</td>
<td>47.699
<td>16.845
<td>12.278
</tr>
<tr>
<td>BSRAM</td>
<td>64.740
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>PLL</td>
<td>10.042
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DLL</td>
<td>22.118
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DQS</td>
<td>65.232
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DSP</td>
<td>4.698
<td>NA</td>
<td>0.888
</tr>
</table>
<h2><a name="By_Hierarchy">Power By Hierarchy:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Hierarchy Entity</th>
<th class="label">Total Power(mW)</th>
<th class="label">Block Dynamic Power(mW)</th>
</tr>
<tr>
<td>sipeed_tang_primer_20k_socmel_1</td>
<td>187.469</td>
<td>187.469(46.549)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/VexRiscv/</td>
<td>32.609</td>
<td>32.609(15.391)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/VexRiscv/IBusCachedPlugin_cache/</td>
<td>15.391</td>
<td>15.391(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/myperiph/</td>
<td>0.193</td>
<td>0.193(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/</td>
<td>13.747</td>
<td>13.747(13.446)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_Q/</td>
<td>3.239</td>
<td>3.239(3.239)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_Q/CIC_Filter/</td>
<td>3.239</td>
<td>3.239(3.239)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_Q/CIC_Filter/comb[0].comb_inst/</td>
<td>0.341</td>
<td>0.341(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_Q/CIC_Filter/comb[1].comb_inst/</td>
<td>0.341</td>
<td>0.341(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_Q/CIC_Filter/comb[2].comb_inst/</td>
<td>0.341</td>
<td>0.341(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_Q/CIC_Filter/comb[3].comb_inst/</td>
<td>0.341</td>
<td>0.341(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_Q/CIC_Filter/comb[4].comb_inst/</td>
<td>0.238</td>
<td>0.238(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_Q/CIC_Filter/down_sample_inst/</td>
<td>0.032</td>
<td>0.032(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_Q/CIC_Filter/integrator[0].integrator_inst/</td>
<td>0.321</td>
<td>0.321(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_Q/CIC_Filter/integrator[1].integrator_inst/</td>
<td>0.321</td>
<td>0.321(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_Q/CIC_Filter/integrator[2].integrator_inst/</td>
<td>0.321</td>
<td>0.321(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_Q/CIC_Filter/integrator[3].integrator_inst/</td>
<td>0.321</td>
<td>0.321(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_Q/CIC_Filter/integrator[4].integrator_inst/</td>
<td>0.321</td>
<td>0.321(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_i/</td>
<td>3.239</td>
<td>3.239(3.239)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_i/CIC_Filter/</td>
<td>3.239</td>
<td>3.239(3.239)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_i/CIC_Filter/comb[0].comb_inst/</td>
<td>0.341</td>
<td>0.341(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_i/CIC_Filter/comb[1].comb_inst/</td>
<td>0.341</td>
<td>0.341(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_i/CIC_Filter/comb[2].comb_inst/</td>
<td>0.341</td>
<td>0.341(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_i/CIC_Filter/comb[3].comb_inst/</td>
<td>0.341</td>
<td>0.341(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_i/CIC_Filter/comb[4].comb_inst/</td>
<td>0.238</td>
<td>0.238(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_i/CIC_Filter/down_sample_inst/</td>
<td>0.032</td>
<td>0.032(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_i/CIC_Filter/integrator[0].integrator_inst/</td>
<td>0.321</td>
<td>0.321(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_i/CIC_Filter/integrator[1].integrator_inst/</td>
<td>0.321</td>
<td>0.321(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_i/CIC_Filter/integrator[2].integrator_inst/</td>
<td>0.321</td>
<td>0.321(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_i/CIC_Filter/integrator[3].integrator_inst/</td>
<td>0.321</td>
<td>0.321(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/CIC_Fliter_gw_cic_i/CIC_Filter/integrator[4].integrator_inst/</td>
<td>0.321</td>
<td>0.321(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/DDS_lo/</td>
<td>1.058</td>
<td>1.058(1.058)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/DDS_lo/u_dds_compiler_core/</td>
<td>1.058</td>
<td>1.058(1.058)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/</td>
<td>0.802</td>
<td>0.802(0.681)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/U_rom_style/</td>
<td>0.681</td>
<td>0.681(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_pha_cfg/</td>
<td>0.034</td>
<td>0.034(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_pha_gen/</td>
<td>0.222</td>
<td>0.222(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/Hilbert/</td>
<td>5.851</td>
<td>5.851(0.000)</td>
<tr>
<td>sipeed_tang_primer_20k_socmel_1/sdr_periph/u_pt8211_drive_0/</td>
<td>0.060</td>
<td>0.060(0.000)</td>
</table>
<h2><a name="By_Clock_Domain">Power By Clock Domain:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Domain</th>
<th class="label">Clock Frequency(Mhz)</th>
<th class="label">Total Dynamic Power(mW)</th>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>48.000</td>
<td>68.894</td>
</tr>
<tr>
<td>sdr_HP_BCK_d</td>
<td>100.000</td>
<td>0.071</td>
</tr>
<tr>
<td>eth_clocks_ref_clk</td>
<td>100.000</td>
<td>21.108</td>
</tr>
<tr>
<td>clk27</td>
<td>27.000</td>
<td>10.091</td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>96.000</td>
<td>87.364</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
