// Seed: 3211659979
module module_0 (
    input wand id_0,
    inout tri id_1,
    output tri1 id_2,
    input supply1 id_3
);
  assign id_2 = id_1;
  id_5 :
  assert property (@(negedge ~id_0) id_3)
  else $display;
  wire id_6;
endmodule
module module_1 #(
    parameter id_13 = 32'd12,
    parameter id_14 = 32'd27
) (
    input wand id_0,
    output supply0 id_1,
    output supply0 id_2,
    output wor id_3
);
  supply1 id_5;
  always @(posedge 1) if (id_5);
  assign id_1 = 1;
  case (1)
    id_5: begin
      assign id_5 = id_5;
    end
    default:
    begin : id_6
      id_7(
          id_2, id_6, id_2 == 1
      );
    end
  endcase
  assign id_1 = 1;
  wor  id_8 = id_8;
  wire id_9;
  assign id_8 = 1;
  module_0(
      id_0, id_5, id_5, id_0
  );
  wire id_10 = id_10;
  supply1 id_11 = id_0;
  genvar id_12;
  defparam id_13.id_14 = 1'h0;
  assign id_11 = ~id_5;
endmodule
