Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fp_multiplier
Version: S-2021.06-SP1
Date   : Thu Nov 16 11:25:18 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:          0.66
  Critical Path Slack:          -0.66
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -19.51
  No. of Violating Paths:       34.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                483
  Buf/Inv Cell Count:              94
  Buf Cell Count:                  15
  Inv Cell Count:                  79
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       483
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      456.721997
  Noncombinational Area:     0.000000
  Buf/Inv Area:             55.062000
  Total Buffer Area:            12.50
  Total Inverter Area:          42.56
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               456.721997
  Design Area:             456.721997


  Design Rules
  -----------------------------------
  Total Number of Nets:           542
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node7

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.14
  Logic Optimization:                  1.92
  Mapping Optimization:                8.18
  -----------------------------------------
  Overall Compile Time:               12.36
  Overall Compile Wall Clock Time:    12.67

  --------------------------------------------------------------------

  Design  WNS: 0.66  TNS: 19.51  Number of Violating Paths: 34


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
