Analysis & Synthesis report for vga_color
Thu Mar 19 15:06:51 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. SignalTap II Logic Analyzer Settings
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 20. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 21. Elapsed Time Per Partition
 22. Connections to In-System Debugging Instance "auto_signaltap_0"
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 19 15:06:51 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; vga_color                                  ;
; Top-level Entity Name              ; vga_colors                                 ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,013                                      ;
;     Total combinational functions  ; 756                                        ;
;     Dedicated logic registers      ; 688                                        ;
; Total registers                    ; 688                                        ;
; Total pins                         ; 35                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 393,216                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; vga_colors         ; vga_color          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+--------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                ; Library     ;
+--------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+
; vga_colors.vhd                                         ; yes             ; User VHDL File                               ; C:/Users/Greg/Desktop/FPGA/vga_color/vga_colors.vhd                                         ;             ;
; sld_signaltap.vhd                                      ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/sld_signaltap.vhd               ;             ;
; sld_signaltap_impl.vhd                                 ; yes             ; Encrypted Megafunction                       ; e:/autres/programmes/altera/quartus/libraries/megafunctions/sld_signaltap_impl.vhd          ;             ;
; sld_ela_control.vhd                                    ; yes             ; Encrypted Megafunction                       ; e:/autres/programmes/altera/quartus/libraries/megafunctions/sld_ela_control.vhd             ;             ;
; lpm_shiftreg.tdf                                       ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_shiftreg.tdf                ;             ;
; lpm_constant.inc                                       ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_constant.inc                ;             ;
; dffeea.inc                                             ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/dffeea.inc                      ;             ;
; aglobal141.inc                                         ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/aglobal141.inc                  ;             ;
; sld_ela_trigger.tdf                                    ; yes             ; Encrypted Megafunction                       ; e:/autres/programmes/altera/quartus/libraries/megafunctions/sld_ela_trigger.tdf             ;             ;
; db/sld_ela_trigger_qso.tdf                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/sld_ela_trigger_qso.tdf                             ;             ;
; db/sld_reserved_vga_color_auto_signaltap_0_1_fa21.v    ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/Greg/Desktop/FPGA/vga_color/db/sld_reserved_vga_color_auto_signaltap_0_1_fa21.v    ;             ;
; sld_mbpmg.vhd                                          ; yes             ; Encrypted Megafunction                       ; e:/autres/programmes/altera/quartus/libraries/megafunctions/sld_mbpmg.vhd                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                           ; yes             ; Encrypted Megafunction                       ; e:/autres/programmes/altera/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd    ;             ;
; sld_buffer_manager.vhd                                 ; yes             ; Encrypted Megafunction                       ; e:/autres/programmes/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd          ;             ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altsyncram.tdf                  ;             ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/stratix_ram_block.inc           ;             ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_mux.inc                     ;             ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_decode.inc                  ;             ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/a_rdenreg.inc                   ;             ;
; altrom.inc                                             ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altrom.inc                      ;             ;
; altram.inc                                             ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altram.inc                      ;             ;
; altdpram.inc                                           ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altdpram.inc                    ;             ;
; db/altsyncram_cu14.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/altsyncram_cu14.tdf                                 ;             ;
; db/decode_rsa.tdf                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/decode_rsa.tdf                                      ;             ;
; db/mux_9nb.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/mux_9nb.tdf                                         ;             ;
; altdpram.tdf                                           ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altdpram.tdf                    ;             ;
; memmodes.inc                                           ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/others/maxplus2/memmodes.inc                  ;             ;
; a_hdffe.inc                                            ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/a_hdffe.inc                     ;             ;
; alt_le_rden_reg.inc                                    ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/alt_le_rden_reg.inc             ;             ;
; altsyncram.inc                                         ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altsyncram.inc                  ;             ;
; lpm_mux.tdf                                            ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_mux.tdf                     ;             ;
; muxlut.inc                                             ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/muxlut.inc                      ;             ;
; bypassff.inc                                           ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/bypassff.inc                    ;             ;
; altshift.inc                                           ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/altshift.inc                    ;             ;
; db/mux_ssc.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/mux_ssc.tdf                                         ;             ;
; lpm_decode.tdf                                         ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_decode.tdf                  ;             ;
; declut.inc                                             ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/declut.inc                      ;             ;
; lpm_compare.inc                                        ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_compare.inc                 ;             ;
; db/decode_dvf.tdf                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/decode_dvf.tdf                                      ;             ;
; lpm_counter.tdf                                        ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_counter.tdf                 ;             ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_add_sub.inc                 ;             ;
; cmpconst.inc                                           ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/cmpconst.inc                    ;             ;
; lpm_counter.inc                                        ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/lpm_counter.inc                 ;             ;
; alt_counter_stratix.inc                                ; yes             ; Megafunction                                 ; e:/autres/programmes/altera/quartus/libraries/megafunctions/alt_counter_stratix.inc         ;             ;
; db/cntr_tei.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/cntr_tei.tdf                                        ;             ;
; db/cmpr_pgc.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/cmpr_pgc.tdf                                        ;             ;
; db/cntr_gbj.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/cntr_gbj.tdf                                        ;             ;
; db/cntr_ggi.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/cntr_ggi.tdf                                        ;             ;
; db/cmpr_sgc.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/cmpr_sgc.tdf                                        ;             ;
; db/cntr_23j.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/cntr_23j.tdf                                        ;             ;
; db/cmpr_ngc.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/cmpr_ngc.tdf                                        ;             ;
; sld_rom_sr.vhd                                         ; yes             ; Encrypted Megafunction                       ; e:/autres/programmes/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd                  ;             ;
; sld_hub.vhd                                            ; yes             ; Encrypted Megafunction                       ; e:/autres/programmes/altera/quartus/libraries/megafunctions/sld_hub.vhd                     ; work        ;
; db/ip/sld07afbee5/alt_sld_fab.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Greg/Desktop/FPGA/vga_color/db/ip/sld07afbee5/alt_sld_fab.v                        ; alt_sld_fab ;
; db/ip/sld07afbee5/submodules/alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Greg/Desktop/FPGA/vga_color/db/ip/sld07afbee5/submodules/alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld07afbee5/submodules/alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/ip/sld07afbee5/submodules/alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld07afbee5/submodules/alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Greg/Desktop/FPGA/vga_color/db/ip/sld07afbee5/submodules/alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld07afbee5/submodules/alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Greg/Desktop/FPGA/vga_color/db/ip/sld07afbee5/submodules/alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                       ; yes             ; Encrypted Megafunction                       ; e:/autres/programmes/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd                ;             ;
+--------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,013                    ;
;                                             ;                          ;
; Total combinational functions               ; 756                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 296                      ;
;     -- 3 input functions                    ; 207                      ;
;     -- <=2 input functions                  ; 253                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 595                      ;
;     -- arithmetic mode                      ; 161                      ;
;                                             ;                          ;
; Total registers                             ; 688                      ;
;     -- Dedicated logic registers            ; 688                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 35                       ;
; Total memory bits                           ; 393216                   ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 449                      ;
; Total fan-out                               ; 6070                     ;
; Average fan-out                             ; 3.86                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vga_colors                                                                                         ; 756 (136)         ; 688 (69)     ; 393216      ; 0            ; 0       ; 0         ; 35   ; 0            ; |vga_colors                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 144 (1)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 143 (1)           ; 100 (5)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                           ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                          ; 142 (0)           ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                           ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                          ; 142 (103)         ; 95 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                              ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                            ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                      ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                          ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                 ; 476 (2)           ; 519 (12)     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                       ; 474 (0)           ; 507 (0)      ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                   ; 474 (88)          ; 507 (116)    ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                        ; 35 (0)            ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                             ; work         ;
;                |lpm_decode:wdecoder|                                                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                         ; work         ;
;                   |decode_dvf:auto_generated|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                               ; work         ;
;                |lpm_mux:mux|                                                                        ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                 ; work         ;
;                   |mux_ssc:auto_generated|                                                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                                                                          ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                       ; 32 (0)            ; 3 (0)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_cu14:auto_generated|                                                     ; 32 (0)            ; 3 (3)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated                                                                                                                                                                                             ; work         ;
;                   |decode_rsa:decode2|                                                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|decode_rsa:decode2                                                                                                                                                                          ; work         ;
;                   |mux_9nb:mux3|                                                                    ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|mux_9nb:mux3                                                                                                                                                                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                             ; work         ;
;             |lpm_shiftreg:status_register|                                                          ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                               ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                               ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                    ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                            ; 117 (117)         ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                 ; work         ;
;             |sld_ela_control:ela_control|                                                           ; 27 (1)            ; 47 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                        ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|         ; 25 (0)            ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                     ; work         ;
;                   |sld_ela_trigger_qso:auto_generated|                                              ; 25 (0)            ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated                                                                                                                                  ; work         ;
;                      |sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|                     ; 25 (25)           ; 31 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1                                                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                          ; work         ;
;                         |sld_mbpmg:mbpm_10|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|sld_mbpmg:mbpm_10                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|sld_mbpmg:mbpm_13                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_16|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|sld_mbpmg:mbpm_16                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|sld_mbpmg:mbpm_1                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|sld_mbpmg:mbpm_4                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_7|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|sld_mbpmg:mbpm_7                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                      ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                  ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                          ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|      ; 114 (10)          ; 98 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                           ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                          ; 5 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                 ; work         ;
;                   |cntr_tei:auto_generated|                                                         ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated                                                                                                         ; work         ;
;                |lpm_counter:read_pointer_counter|                                                   ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                          ; work         ;
;                   |cntr_gbj:auto_generated|                                                         ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated                                                                                                                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                         ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                ; work         ;
;                   |cntr_ggi:auto_generated|                                                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                                                                        ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                            ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                   ; work         ;
;                   |cntr_23j:auto_generated|                                                         ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                           ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                   ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                           ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                 ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                        ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                 ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                      ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 6            ; 65536        ; 6            ; 393216 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit                                                                                                                                                                     ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter                                                                                                                                                                     ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_qso:auto_generated|sld_reserved_vga_color_auto_signaltap_0_1_fa21:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; \vga_gen:time_cnt[0]                                                                                                                                                                    ; Merged with h_cnt[0]                                                                                                                                                                                ;
; Total Number of Removed Registers = 1                                                                                                                                                   ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[14] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[14] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[15] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[15] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[14]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[14]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[15]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 36                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 688   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 77    ;
; Number of registers using Asynchronous Clear ; 266   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 433   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; \vga_gen:time_cnt[25]                                                                                                                                                                                    ; 1       ;
; \vga_gen:time_cnt[23]                                                                                                                                                                                    ; 1       ;
; \vga_gen:time_cnt[22]                                                                                                                                                                                    ; 1       ;
; \vga_gen:time_cnt[21]                                                                                                                                                                                    ; 1       ;
; \vga_gen:time_cnt[20]                                                                                                                                                                                    ; 1       ;
; \vga_gen:time_cnt[19]                                                                                                                                                                                    ; 1       ;
; \vga_gen:time_cnt[17]                                                                                                                                                                                    ; 1       ;
; \vga_gen:time_cnt[15]                                                                                                                                                                                    ; 1       ;
; \vga_gen:time_cnt[14]                                                                                                                                                                                    ; 1       ;
; \vga_gen:time_cnt[13]                                                                                                                                                                                    ; 1       ;
; \vga_gen:time_cnt[12]                                                                                                                                                                                    ; 1       ;
; \vga_gen:time_cnt[7]                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                            ; 1       ;
; Total number of inverted registers = 32                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |vga_colors|v_cnt[10]                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[4] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |vga_colors|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                       ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                         ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |vga_colors|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                    ;
+-------------------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                           ; Type           ;
+-------------------------------------------------+-------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                   ; String         ;
; sld_node_info                                   ; 805334528                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                               ; Signed Integer ;
; sld_data_bits                                   ; 6                                               ; Untyped        ;
; sld_trigger_bits                                ; 6                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                               ; Untyped        ;
; sld_sample_depth                                ; 65536                                           ; Untyped        ;
; sld_segment_size                                ; 65536                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_vga_color_auto_signaltap_0_1_fa21, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                            ; String         ;
; sld_inversion_mask_length                       ; 30                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000                  ; Untyped        ;
; sld_power_up_trigger                            ; 0                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 6                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                               ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 6                   ; 6                ; 65536        ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 35                          ;
; cycloneiii_ff         ; 69                          ;
;     ENA               ; 12                          ;
;     plain             ; 57                          ;
; cycloneiii_lcell_comb ; 137                         ;
;     arith             ; 51                          ;
;         2 data inputs ; 51                          ;
;     normal            ; 86                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 44                          ;
;                       ;                             ;
; Max LUT depth         ; 9.50                        ;
; Average LUT depth     ; 5.71                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 113                                                    ;
; cycloneiii_ff         ; 519                                                    ;
;     CLR               ; 71                                                     ;
;     CLR SLD           ; 5                                                      ;
;     ENA               ; 153                                                    ;
;     ENA CLR           ; 142                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 17                                                     ;
;     SLD               ; 9                                                      ;
;     plain             ; 86                                                     ;
; cycloneiii_lcell_comb ; 476                                                    ;
;     arith             ; 102                                                    ;
;         2 data inputs ; 101                                                    ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 374                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 22                                                     ;
;         3 data inputs ; 143                                                    ;
;         4 data inputs ; 198                                                    ;
; cycloneiii_ram_block  ; 48                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 5.50                                                   ;
; Average LUT depth     ; 2.36                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 106                                      ;
; cycloneiii_ff         ; 100                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 42                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 144                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 136                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 55                                       ;
;         4 data inputs ; 54                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.74                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:01     ;
; Top                            ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CLOCK_50             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; h_sync               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; h_sync                              ; N/A     ;
; h_sync               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; h_sync                              ; N/A     ;
; horizontal_en        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; horizontal_en                       ; N/A     ;
; horizontal_en        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; horizontal_en                       ; N/A     ;
; red_signal           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; red_signal                          ; N/A     ;
; red_signal           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; red_signal                          ; N/A     ;
; v_sync               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; v_sync                              ; N/A     ;
; v_sync               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; v_sync                              ; N/A     ;
; vertical_en          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; vertical_en                         ; N/A     ;
; vertical_en          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; vertical_en                         ; N/A     ;
; video_en             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; video_en                            ; N/A     ;
; video_en             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; video_en                            ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Mar 19 15:06:25 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_color -c vga_color
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically.
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file vga_colors.vhd
    Info (12022): Found design unit 1: vga_colors-vga_arch_colors
    Info (12023): Found entity 1: vga_colors
Info (12127): Elaborating entity "vga_colors" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "GPIO_1_D[33..10]" at vga_colors.vhd(9)
Warning (10873): Using initial value X (don't care) for net "GPIO_1_D[8]" at vga_colors.vhd(9)
Warning (10873): Using initial value X (don't care) for net "GPIO_1_D[6]" at vga_colors.vhd(9)
Warning (10873): Using initial value X (don't care) for net "GPIO_1_D[4]" at vga_colors.vhd(9)
Warning (10873): Using initial value X (don't care) for net "GPIO_1_D[2]" at vga_colors.vhd(9)
Warning (10873): Using initial value X (don't care) for net "GPIO_1_D[0]" at vga_colors.vhd(9)
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_qso.tdf
    Info (12023): Found entity 1: sld_ela_trigger_qso
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_vga_color_auto_signaltap_0_1_fa21.v
    Info (12023): Found entity 1: sld_reserved_vga_color_auto_signaltap_0_1_fa21
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cu14.tdf
    Info (12023): Found entity 1: altsyncram_cu14
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9nb.tdf
    Info (12023): Found entity 1: mux_9nb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tei.tdf
    Info (12023): Found entity 1: cntr_tei
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf
    Info (12023): Found entity 1: cntr_gbj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07afbee5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07afbee5/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07afbee5/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld07afbee5/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld07afbee5/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO_1_D[0]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[2]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[4]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[6]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[8]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[10]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[11]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[12]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[13]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[14]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[15]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[16]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[17]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[18]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[19]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[20]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[21]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[22]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[23]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[24]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[25]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[26]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[27]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[28]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[29]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[30]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[31]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[32]" is stuck at GND
    Warning (13410): Pin "GPIO_1_D[33]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1142 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 1054 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 688 megabytes
    Info: Processing ended: Thu Mar 19 15:06:51 2015
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:55


