#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12a60a270 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12a606b00 .scope module, "static_memory_tb" "static_memory_tb" 3 1;
 .timescale 0 0;
P_0x12a606c70 .param/l "NUM_CLAUSES" 0 3 3, +C4<00000000000000000000000001000000>;
P_0x12a606cb0 .param/l "NUM_CLAUSES_PER_CYCLE" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x12a606cf0 .param/l "NUM_VARS_PER_CLAUSE" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x12a606d30 .param/l "VAR_ID_BITS" 0 3 4, +C4<00000000000000000000000000001000>;
v0x12a6253d0_0 .var "clk", 0 0;
v0x12a625470_0 .net "output_memory_slice", 431 0, L_0x12a625830;  1 drivers
v0x12a625520_0 .var "symbolic_var_id", 7 0;
S_0x12a615450 .scope module, "dut" "static_memory" 3 18, 4 1 0, S_0x12a606b00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "symbolic_var_id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 432 "output_memory_slice";
P_0x12a6155c0 .param/l "NUM_CLAUSES" 0 4 2, +C4<00000000000000000000000001000000>;
P_0x12a615600 .param/l "NUM_CLAUSES_PER_CYCLE" 0 4 4, +C4<00000000000000000000000000010000>;
P_0x12a615640 .param/l "NUM_ROWS" 1 4 19, +C4<00000000000000000000000000000100>;
P_0x12a615680 .param/l "NUM_VARS_PER_CLAUSE" 0 4 5, +C4<00000000000000000000000000000011>;
P_0x12a6156c0 .param/l "PTR_BITS" 1 4 24, +C4<00000000000000000000000000000010>;
P_0x12a615700 .param/l "ROW_WIDTH" 1 4 18, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000>;
P_0x12a615740 .param/l "VAR_ID_BITS" 0 4 3, +C4<00000000000000000000000000001000>;
L_0x12a625830 .functor BUFZ 432, L_0x12a6255f0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x12a613b00_0 .net *"_ivl_0", 431 0, L_0x12a6255f0;  1 drivers
v0x12a624f20_0 .net *"_ivl_2", 3 0, L_0x12a6256d0;  1 drivers
L_0x120068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12a624fc0_0 .net *"_ivl_5", 1 0, L_0x120068010;  1 drivers
v0x12a625050_0 .net "clk", 0 0, v0x12a6253d0_0;  1 drivers
v0x12a6250e0 .array "memory", 0 3, 431 0;
v0x12a6251b0_0 .net "output_memory_slice", 431 0, L_0x12a625830;  alias, 1 drivers
v0x12a625240_0 .var "row_ptr", 1 0;
v0x12a6252f0_0 .net "symbolic_var_id", 7 0, v0x12a625520_0;  1 drivers
E_0x12a608a90 .event posedge, v0x12a625050_0;
L_0x12a6255f0 .array/port v0x12a6250e0, L_0x12a6256d0;
L_0x12a6256d0 .concat [ 2 2 0 0], v0x12a625240_0, L_0x120068010;
    .scope S_0x12a615450;
T_0 ;
    %wait E_0x12a608a90;
    %load/vec4 v0x12a625240_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x12a625240_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12a615450;
T_1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12a625240_0, 0, 2;
    %pushi/vec4 0, 0, 432;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a6250e0, 4, 0;
    %pushi/vec4 2443359172, 0, 215;
    %concati/vec4 3588683648, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 3588683648, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 3588683648, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 28036591, 0, 25;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a6250e0, 4, 0;
    %pushi/vec4 4275878409, 0, 208;
    %concati/vec4 2271560481, 0, 32;
    %concati/vec4 4275878409, 0, 32;
    %concati/vec4 2271560481, 0, 32;
    %concati/vec4 4275878409, 0, 32;
    %concati/vec4 2271560481, 0, 32;
    %concati/vec4 4275878409, 0, 32;
    %concati/vec4 2271560481, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a6250e0, 4, 0;
    %pushi/vec4 2863311530, 0, 213;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 89478485, 0, 27;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12a6250e0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x12a606b00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a6253d0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x12a6253d0_0;
    %inv;
    %store/vec4 v0x12a6253d0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x12a606b00;
T_3 ;
    %vpi_call/w 3 32 "$display", "Starting static memory testbench..." {0 0 0};
    %vpi_call/w 3 33 "$display", "Memory width: %0d bits per row", 32'sb00000000000000000000000110110000 {0 0 0};
    %vpi_call/w 3 34 "$display", "Number of rows: %0d", 32'sb00000000000000000000000000000100 {0 0 0};
    %vpi_call/w 3 35 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12a625520_0, 0, 8;
    %delay 1, 0;
    %vpi_call/w 3 43 "$display", "Testing memory row cycling:" {0 0 0};
    %vpi_call/w 3 44 "$display", "Row | Output Memory Slice" {0 0 0};
    %vpi_call/w 3 45 "$display", "----|--------------------" {0 0 0};
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call/w 3 48 "$display", " %0d  | %h", v0x12a625240_0, v0x12a625470_0 {0 0 0};
    %wait E_0x12a608a90;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 52 "$display", "\000" {0 0 0};
    %vpi_call/w 3 53 "$display", "Checking specific test patterns:" {0 0 0};
T_3.2 ;
    %load/vec4 v0x12a625240_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz T_3.3, 4;
    %wait E_0x12a608a90;
    %jmp T_3.2;
T_3.3 ;
    %delay 1, 0;
    %vpi_call/w 3 58 "$display", "Row 1 data: %h", v0x12a625470_0 {0 0 0};
    %vpi_call/w 3 59 "$display", "Expected:   123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF" {0 0 0};
T_3.4 ;
    %load/vec4 v0x12a625240_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz T_3.5, 4;
    %wait E_0x12a608a90;
    %jmp T_3.4;
T_3.5 ;
    %delay 1, 0;
    %vpi_call/w 3 64 "$display", "Row 2 data: %h", v0x12a625470_0 {0 0 0};
    %vpi_call/w 3 65 "$display", "Expected:   FEDCBA0987654321FEDCBA0987654321FEDCBA0987654321FEDCBA0987654321" {0 0 0};
T_3.6 ;
    %load/vec4 v0x12a625240_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz T_3.7, 4;
    %wait E_0x12a608a90;
    %jmp T_3.6;
T_3.7 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$display", "Row 3 data: %h", v0x12a625470_0 {0 0 0};
    %vpi_call/w 3 71 "$display", "Expected:   555555555555555555555555555555555555555555555555555555555555555" {0 0 0};
    %vpi_call/w 3 73 "$display", "\000" {0 0 0};
    %vpi_call/w 3 74 "$display", "Testbench completed successfully!" {0 0 0};
    %vpi_call/w 3 75 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12a606b00;
T_4 ;
    %vpi_call/w 3 80 "$monitor", "Time: %0t | CLK: %b | Row Ptr: %0d | Output: %h", $time, v0x12a6253d0_0, v0x12a625240_0, v0x12a625470_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbenches/static_memory_tb.sv";
    "modules/static_memory.sv";
