

================================================================
== Vitis HLS Report for 'Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4'
================================================================
* Date:           Sun Sep  3 07:07:24 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.639 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_800_3_VITIS_LOOP_801_4  |     9216|     9216|         2|          1|          1|  9216|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    110|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      45|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      45|    182|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln800_1_fu_96_p2      |         +|   0|  0|  17|          14|           1|
    |add_ln800_fu_108_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln801_fu_172_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln802_fu_166_p2       |         +|   0|  0|  14|          14|          14|
    |sub_ln802_fu_156_p2       |         -|   0|  0|  14|          14|          14|
    |icmp_ln800_fu_90_p2       |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln801_fu_114_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln800_1_fu_128_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln800_fu_120_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 110|          83|          62|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_v486_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_v487_load            |   9|          2|   10|         20|
    |indvar_flatten_fu_54                  |   9|          2|   14|         28|
    |v486_fu_50                            |   9|          2|    4|          8|
    |v487_fu_46                            |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   58|        116|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln802_reg_221        |  14|   0|   14|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten_fu_54     |  14|   0|   14|          0|
    |v486_fu_50               |   4|   0|    4|          0|
    |v487_fu_46               |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   45|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4|  return value|
|q_outp5_address0  |  out|   14|   ap_memory|                                                      q_outp5|         array|
|q_outp5_ce0       |  out|    1|   ap_memory|                                                      q_outp5|         array|
|q_outp5_we0       |  out|    1|   ap_memory|                                                      q_outp5|         array|
|q_outp5_d0        |  out|   32|   ap_memory|                                                      q_outp5|         array|
+------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v487 = alloca i32 1"   --->   Operation 5 'alloca' 'v487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v486 = alloca i32 1"   --->   Operation 6 'alloca' 'v486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v486"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %v487"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [kernel.cpp:800]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.20ns)   --->   "%icmp_ln800 = icmp_eq  i14 %indvar_flatten_load, i14 9216" [kernel.cpp:800]   --->   Operation 14 'icmp' 'icmp_ln800' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.81ns)   --->   "%add_ln800_1 = add i14 %indvar_flatten_load, i14 1" [kernel.cpp:800]   --->   Operation 15 'add' 'add_ln800_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln800 = br i1 %icmp_ln800, void %for.inc46, void %l_j38.preheader.exitStub" [kernel.cpp:800]   --->   Operation 16 'br' 'br_ln800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v487_load = load i10 %v487" [kernel.cpp:801]   --->   Operation 17 'load' 'v487_load' <Predicate = (!icmp_ln800)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v486_load = load i4 %v486" [kernel.cpp:800]   --->   Operation 18 'load' 'v486_load' <Predicate = (!icmp_ln800)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln800 = add i4 %v486_load, i4 1" [kernel.cpp:800]   --->   Operation 19 'add' 'add_ln800' <Predicate = (!icmp_ln800)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.77ns)   --->   "%icmp_ln801 = icmp_eq  i10 %v487_load, i10 768" [kernel.cpp:801]   --->   Operation 20 'icmp' 'icmp_ln801' <Predicate = (!icmp_ln800)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.68ns)   --->   "%select_ln800 = select i1 %icmp_ln801, i10 0, i10 %v487_load" [kernel.cpp:800]   --->   Operation 21 'select' 'select_ln800' <Predicate = (!icmp_ln800)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln800_1 = select i1 %icmp_ln801, i4 %add_ln800, i4 %v486_load" [kernel.cpp:800]   --->   Operation 22 'select' 'select_ln800_1' <Predicate = (!icmp_ln800)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln800_1, i10 0" [kernel.cpp:802]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln800)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln800_1, i8 0" [kernel.cpp:802]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln800)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln802 = zext i12 %tmp_s" [kernel.cpp:802]   --->   Operation 25 'zext' 'zext_ln802' <Predicate = (!icmp_ln800)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln802 = sub i14 %tmp, i14 %zext_ln802" [kernel.cpp:802]   --->   Operation 26 'sub' 'sub_ln802' <Predicate = (!icmp_ln800)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln802_1 = zext i10 %select_ln800" [kernel.cpp:802]   --->   Operation 27 'zext' 'zext_ln802_1' <Predicate = (!icmp_ln800)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln802 = add i14 %sub_ln802, i14 %zext_ln802_1" [kernel.cpp:802]   --->   Operation 28 'add' 'add_ln802' <Predicate = (!icmp_ln800)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln801 = add i10 %select_ln800, i10 1" [kernel.cpp:801]   --->   Operation 29 'add' 'add_ln801' <Predicate = (!icmp_ln800)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln801 = store i14 %add_ln800_1, i14 %indvar_flatten" [kernel.cpp:801]   --->   Operation 30 'store' 'store_ln801' <Predicate = (!icmp_ln800)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln801 = store i4 %select_ln800_1, i4 %v486" [kernel.cpp:801]   --->   Operation 31 'store' 'store_ln801' <Predicate = (!icmp_ln800)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln801 = store i10 %add_ln801, i10 %v487" [kernel.cpp:801]   --->   Operation 32 'store' 'store_ln801' <Predicate = (!icmp_ln800)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln800)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_800_3_VITIS_LOOP_801_4_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln802_2 = zext i14 %add_ln802" [kernel.cpp:802]   --->   Operation 36 'zext' 'zext_ln802_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%q_outp5_addr = getelementptr i32 %q_outp5, i64 0, i64 %zext_ln802_2" [kernel.cpp:802]   --->   Operation 37 'getelementptr' 'q_outp5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln801 = specloopname void @_ssdm_op_SpecLoopName, void @empty_61" [kernel.cpp:801]   --->   Operation 38 'specloopname' 'specloopname_ln801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln802 = store i32 0, i14 %q_outp5_addr" [kernel.cpp:802]   --->   Operation 39 'store' 'store_ln802' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln801 = br void %for.inc43" [kernel.cpp:801]   --->   Operation 40 'br' 'br_ln801' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ q_outp5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v487                (alloca           ) [ 010]
v486                (alloca           ) [ 010]
indvar_flatten      (alloca           ) [ 010]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
indvar_flatten_load (load             ) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
icmp_ln800          (icmp             ) [ 010]
add_ln800_1         (add              ) [ 000]
br_ln800            (br               ) [ 000]
v487_load           (load             ) [ 000]
v486_load           (load             ) [ 000]
add_ln800           (add              ) [ 000]
icmp_ln801          (icmp             ) [ 000]
select_ln800        (select           ) [ 000]
select_ln800_1      (select           ) [ 000]
tmp                 (bitconcatenate   ) [ 000]
tmp_s               (bitconcatenate   ) [ 000]
zext_ln802          (zext             ) [ 000]
sub_ln802           (sub              ) [ 000]
zext_ln802_1        (zext             ) [ 000]
add_ln802           (add              ) [ 011]
add_ln801           (add              ) [ 000]
store_ln801         (store            ) [ 000]
store_ln801         (store            ) [ 000]
store_ln801         (store            ) [ 000]
specloopname_ln0    (specloopname     ) [ 000]
empty               (speclooptripcount) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
zext_ln802_2        (zext             ) [ 000]
q_outp5_addr        (getelementptr    ) [ 000]
specloopname_ln801  (specloopname     ) [ 000]
store_ln802         (store            ) [ 000]
br_ln801            (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="q_outp5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_outp5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_800_3_VITIS_LOOP_801_4_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_61"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="v487_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v487/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="v486_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v486/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="indvar_flatten_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="q_outp5_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="14" slack="0"/>
<pin id="62" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_outp5_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln802_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="14" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln802/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln0_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="14" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="4" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="10" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="indvar_flatten_load_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="14" slack="0"/>
<pin id="89" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln800_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="0" index="1" bw="14" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln800/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln800_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln800_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v487_load_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v487_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="v486_load_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v486_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln800_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln800/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln801_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="10" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln801/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="select_ln800_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln800/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="select_ln800_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln800_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_s_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln802_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln802/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sub_ln802_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln802/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln802_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln802_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln802_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="0"/>
<pin id="168" dir="0" index="1" bw="10" slack="0"/>
<pin id="169" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln802/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln801_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln801/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln801_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="0"/>
<pin id="180" dir="0" index="1" bw="14" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln801/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln801_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln801/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln801_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="10" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln801/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln802_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="14" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln802_2/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="v487_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="v487 "/>
</bind>
</comp>

<comp id="204" class="1005" name="v486_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v486 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_flatten_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="14" slack="0"/>
<pin id="213" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="221" class="1005" name="add_ln802_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="14" slack="1"/>
<pin id="223" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln802 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="42" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="71"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="102" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="102" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="114" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="108" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="105" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="128" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="128" pin="3"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="136" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="152" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="120" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="156" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="120" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="96" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="128" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="172" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="193" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="200"><net_src comp="46" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="207"><net_src comp="50" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="214"><net_src comp="54" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="224"><net_src comp="166" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="193" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: q_outp5 | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln800 : 2
		add_ln800_1 : 2
		br_ln800 : 3
		v487_load : 1
		v486_load : 1
		add_ln800 : 2
		icmp_ln801 : 2
		select_ln800 : 3
		select_ln800_1 : 3
		tmp : 4
		tmp_s : 4
		zext_ln802 : 5
		sub_ln802 : 6
		zext_ln802_1 : 4
		add_ln802 : 7
		add_ln801 : 4
		store_ln801 : 3
		store_ln801 : 4
		store_ln801 : 5
	State 2
		q_outp5_addr : 1
		store_ln802 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln800_1_fu_96   |    0    |    17   |
|    add   |    add_ln800_fu_108   |    0    |    13   |
|          |    add_ln802_fu_166   |    0    |    14   |
|          |    add_ln801_fu_172   |    0    |    13   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln800_fu_90   |    0    |    12   |
|          |   icmp_ln801_fu_114   |    0    |    11   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln800_fu_120  |    0    |    10   |
|          | select_ln800_1_fu_128 |    0    |    4    |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln802_fu_156   |    0    |    14   |
|----------|-----------------------|---------|---------|
|bitconcatenate|       tmp_fu_136      |    0    |    0    |
|          |      tmp_s_fu_144     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln802_fu_152   |    0    |    0    |
|   zext   |  zext_ln802_1_fu_162  |    0    |    0    |
|          |  zext_ln802_2_fu_193  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   108   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln802_reg_221  |   14   |
|indvar_flatten_reg_211|   14   |
|     v486_reg_204     |    4   |
|     v487_reg_197     |   10   |
+----------------------+--------+
|         Total        |   42   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   108  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   42   |    -   |
+-----------+--------+--------+
|   Total   |   42   |   108  |
+-----------+--------+--------+
