NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v5.sv","mvau_stream_tb_v5.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v5.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[132,0,3,"Module","Module"],[133,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[134,0,3,"Signals","Signals"],[135,0,5,"aresetn","aresetn"],[136,0,5,"rready","rready"],[137,0,5,"wready","wready"],[138,0,5,"wmem_wready","wmem_wready"],[139,0,5,"in_v","in_v"],[140,0,5,"in_wgt_v","in_wgt_v"],[141,0,5,"weights","weights"],[142,0,5,"in_wgt_packed","in_wgt_packed"],[143,0,5,"in_wgt_um","in_wgt_um"],[144,0,5,"in_mat","in_mat"],[145,0,5,"in_act","in_act"],[146,0,5,"mvau_beh","mvau_beh"],[147,0,5,"out_v","out_v"],[148,0,5,"out","out"],[149,0,5,"out_packed","out_packed"],[150,0,5,"test_count","test_count"],[151,0,5,"latency","latency"],[152,0,5,"sim_start","sim_start"],[153,0,5,"do_comp","do_comp"],[154,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[155,0,0,"CLK_GEN","CLK_GEN"],[156,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[157,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[158,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[159,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[160,0,2,"CALC_LATENCY","CALC_LATENCY"],[161,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[162,0,1,"Input Ready","Input_Ready"]]);