#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7ff77ca06560 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7ff77ca08590 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7ff77ca29300_0 .var "a", 31 0;
v0x7ff77ca293b0_0 .var "b", 31 0;
v0x7ff77ca29460_0 .var/i "mismatch_count", 31 0;
v0x7ff77ca29510_0 .net "sum", 31 0, L_0x7ff77ca2a870;  1 drivers
S_0x7ff77ca04d70 .scope module, "UUT" "top_module" 2 16, 3 13 0, S_0x7ff77ca06560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x7ff77ca29000_0 .net "a", 31 0, v0x7ff77ca29300_0;  1 drivers
v0x7ff77ca290c0_0 .net "b", 31 0, v0x7ff77ca293b0_0;  1 drivers
v0x7ff77ca29160_0 .net "cout_lower", 0 0, L_0x7ff77ca295d0;  1 drivers
v0x7ff77ca29230_0 .net "sum", 31 0, L_0x7ff77ca2a870;  alias, 1 drivers
L_0x7ff77ca29ce0 .part v0x7ff77ca29300_0, 0, 16;
L_0x7ff77ca29dc0 .part v0x7ff77ca293b0_0, 0, 16;
L_0x7ff77ca2a6b0 .part v0x7ff77ca29300_0, 16, 16;
L_0x7ff77ca2a790 .part v0x7ff77ca293b0_0, 16, 16;
L_0x7ff77ca2a870 .concat8 [ 16 16 0 0], L_0x7ff77ca29690, L_0x7ff77ca29f40;
S_0x7ff77ca04ee0 .scope module, "adder0" "add16" 3 22, 3 1 0, S_0x7ff77ca04d70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7ff77c963050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff77ca081a0_0 .net *"_ivl_10", 0 0, L_0x7ff77c963050;  1 drivers
v0x7ff77ca27b90_0 .net *"_ivl_11", 16 0, L_0x7ff77ca29a30;  1 drivers
L_0x7ff77c9631b8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff77ca27c40_0 .net *"_ivl_13", 16 0, L_0x7ff77c9631b8;  1 drivers
v0x7ff77ca27d00_0 .net *"_ivl_17", 16 0, L_0x7ff77ca29ba0;  1 drivers
v0x7ff77ca27db0_0 .net *"_ivl_3", 16 0, L_0x7ff77ca29790;  1 drivers
L_0x7ff77c963008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff77ca27ea0_0 .net *"_ivl_6", 0 0, L_0x7ff77c963008;  1 drivers
v0x7ff77ca27f50_0 .net *"_ivl_7", 16 0, L_0x7ff77ca298f0;  1 drivers
v0x7ff77ca28000_0 .net "a", 15 0, L_0x7ff77ca29ce0;  1 drivers
v0x7ff77ca280b0_0 .net "b", 15 0, L_0x7ff77ca29dc0;  1 drivers
L_0x7ff77c963098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff77ca281c0_0 .net "cin", 0 0, L_0x7ff77c963098;  1 drivers
v0x7ff77ca28260_0 .net "cout", 0 0, L_0x7ff77ca295d0;  alias, 1 drivers
v0x7ff77ca28300_0 .net "sum", 15 0, L_0x7ff77ca29690;  1 drivers
L_0x7ff77ca295d0 .part L_0x7ff77ca29ba0, 16, 1;
L_0x7ff77ca29690 .part L_0x7ff77ca29ba0, 0, 16;
L_0x7ff77ca29790 .concat [ 16 1 0 0], L_0x7ff77ca29ce0, L_0x7ff77c963008;
L_0x7ff77ca298f0 .concat [ 16 1 0 0], L_0x7ff77ca29dc0, L_0x7ff77c963050;
L_0x7ff77ca29a30 .arith/sum 17, L_0x7ff77ca29790, L_0x7ff77ca298f0;
L_0x7ff77ca29ba0 .arith/sum 17, L_0x7ff77ca29a30, L_0x7ff77c9631b8;
S_0x7ff77ca28430 .scope module, "adder1" "add16" 3 31, 3 1 0, S_0x7ff77ca04d70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7ff77c963128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff77ca28670_0 .net *"_ivl_10", 0 0, L_0x7ff77c963128;  1 drivers
v0x7ff77ca28700_0 .net *"_ivl_11", 16 0, L_0x7ff77ca2a2a0;  1 drivers
v0x7ff77ca287a0_0 .net *"_ivl_13", 16 0, L_0x7ff77ca2a410;  1 drivers
L_0x7ff77c963170 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff77ca28860_0 .net *"_ivl_16", 15 0, L_0x7ff77c963170;  1 drivers
v0x7ff77ca28910_0 .net *"_ivl_17", 16 0, L_0x7ff77ca2a530;  1 drivers
v0x7ff77ca28a00_0 .net *"_ivl_3", 16 0, L_0x7ff77ca29fe0;  1 drivers
L_0x7ff77c9630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff77ca28ab0_0 .net *"_ivl_6", 0 0, L_0x7ff77c9630e0;  1 drivers
v0x7ff77ca28b60_0 .net *"_ivl_7", 16 0, L_0x7ff77ca2a120;  1 drivers
v0x7ff77ca28c10_0 .net "a", 15 0, L_0x7ff77ca2a6b0;  1 drivers
v0x7ff77ca28d20_0 .net "b", 15 0, L_0x7ff77ca2a790;  1 drivers
v0x7ff77ca28dd0_0 .net "cin", 0 0, L_0x7ff77ca295d0;  alias, 1 drivers
v0x7ff77ca28e80_0 .net "cout", 0 0, L_0x7ff77ca29ea0;  1 drivers
v0x7ff77ca28f10_0 .net "sum", 15 0, L_0x7ff77ca29f40;  1 drivers
L_0x7ff77ca29ea0 .part L_0x7ff77ca2a530, 16, 1;
L_0x7ff77ca29f40 .part L_0x7ff77ca2a530, 0, 16;
L_0x7ff77ca29fe0 .concat [ 16 1 0 0], L_0x7ff77ca2a6b0, L_0x7ff77c9630e0;
L_0x7ff77ca2a120 .concat [ 16 1 0 0], L_0x7ff77ca2a790, L_0x7ff77c963128;
L_0x7ff77ca2a2a0 .arith/sum 17, L_0x7ff77ca29fe0, L_0x7ff77ca2a120;
L_0x7ff77ca2a410 .concat [ 1 16 0 0], L_0x7ff77ca295d0, L_0x7ff77c963170;
L_0x7ff77ca2a530 .arith/sum 17, L_0x7ff77ca2a2a0, L_0x7ff77ca2a410;
    .scope S_0x7ff77ca06560;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff77ca29460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff77ca29300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff77ca293b0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7ff77ca29510_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 25 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000000, v0x7ff77ca29510_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7ff77ca29460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff77ca29460_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 30 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff77ca29300_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff77ca293b0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7ff77ca29510_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 37 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000001, v0x7ff77ca29510_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7ff77ca29460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff77ca29460_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 42 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff77ca29300_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff77ca293b0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7ff77ca29510_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 49 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000010, v0x7ff77ca29510_0, 32'b00000000000000000000000000000010 {0 0 0};
    %load/vec4 v0x7ff77ca29460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff77ca29460_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 54 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff77ca29300_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7ff77ca293b0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7ff77ca29510_0;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 61 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000001, 32'b00000000000000000000000000000010, v0x7ff77ca29510_0, 32'b00000000000000000000000000000011 {0 0 0};
    %load/vec4 v0x7ff77ca29460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff77ca29460_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 66 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7ff77ca29300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff77ca293b0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7ff77ca29510_0;
    %pushi/vec4 65535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 73 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000000, v0x7ff77ca29510_0, 32'b00000000000000001111111111111111 {0 0 0};
    %load/vec4 v0x7ff77ca29460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff77ca29460_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 78 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7ff77ca29300_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff77ca293b0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7ff77ca29510_0;
    %pushi/vec4 65536, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 85 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000001, v0x7ff77ca29510_0, 32'b00000000000000010000000000000000 {0 0 0};
    %load/vec4 v0x7ff77ca29460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff77ca29460_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 90 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7ff77ca29300_0, 0, 32;
    %pushi/vec4 183489, 0, 32;
    %store/vec4 v0x7ff77ca293b0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7ff77ca29510_0;
    %pushi/vec4 249024, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 97 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000101100110011000001, v0x7ff77ca29510_0, 32'b00000000000000111100110011000000 {0 0 0};
    %load/vec4 v0x7ff77ca29460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff77ca29460_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 102 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %load/vec4 v0x7ff77ca29460_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 106 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 108 "$display", "%0d mismatches out of %0d total tests.", v0x7ff77ca29460_0, 32'sb00000000000000000000000000000111 {0 0 0};
T_0.15 ;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Module_add_0_tb.v";
    "Self-consistency/modules/Module_add.v";
