

================================================================
== Vivado HLS Report for 'lms'
================================================================
* Date:           Fri Jul 31 17:01:33 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LMS_fliter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    35.509|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 35.5>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%dn_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dn_V)" [LMS_fliter/lms/lms.cpp:9]   --->   Operation 3 'read' 'dn_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%xn_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %xn_V)" [LMS_fliter/lms/lms.cpp:9]   --->   Operation 4 'read' 'xn_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%xk_V_6_load = load i14* @xk_V_6, align 4" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 5 'load' 'xk_V_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%xk_V_5_load = load i14* @xk_V_5, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 6 'load' 'xk_V_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "store i14 %xk_V_5_load, i14* @xk_V_6, align 4" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 7 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%xk_V_4_load = load i14* @xk_V_4, align 8" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 8 'load' 'xk_V_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "store i14 %xk_V_4_load, i14* @xk_V_5, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 9 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%xk_V_3_load = load i14* @xk_V_3, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 10 'load' 'xk_V_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "store i14 %xk_V_3_load, i14* @xk_V_4, align 8" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 11 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xk_V_2_load = load i14* @xk_V_2, align 4" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 12 'load' 'xk_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "store i14 %xk_V_2_load, i14* @xk_V_3, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 13 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%xk_V_1_load = load i14* @xk_V_1, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 14 'load' 'xk_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "store i14 %xk_V_1_load, i14* @xk_V_2, align 4" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 15 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%xk_V_0_load = load i14* @xk_V_0, align 16" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 16 'load' 'xk_V_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "store i14 %xk_V_0_load, i14* @xk_V_1, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 17 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "store i14 %xn_V_read, i14* @xk_V_0, align 16" [LMS_fliter/lms/lms.cpp:20]   --->   Operation 18 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wk_V_0_load = load i16* @wk_V_0, align 2" [LMS_fliter/lms/lms.cpp:23]   --->   Operation 19 'load' 'wk_V_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%wk_V_1_load = load i16* @wk_V_1, align 2" [LMS_fliter/lms/lms.cpp:23]   --->   Operation 20 'load' 'wk_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wk_V_2_load = load i16* @wk_V_2, align 2" [LMS_fliter/lms/lms.cpp:23]   --->   Operation 21 'load' 'wk_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wk_V_3_load = load i16* @wk_V_3, align 2" [LMS_fliter/lms/lms.cpp:23]   --->   Operation 22 'load' 'wk_V_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wk_V_4_load = load i16* @wk_V_4, align 2" [LMS_fliter/lms/lms.cpp:23]   --->   Operation 23 'load' 'wk_V_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wk_V_5_load = load i16* @wk_V_5, align 2" [LMS_fliter/lms/lms.cpp:23]   --->   Operation 24 'load' 'wk_V_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wk_V_6_load = load i16* @wk_V_6, align 2" [LMS_fliter/lms/lms.cpp:23]   --->   Operation 25 'load' 'wk_V_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%wk_V_7_load = load i16* @wk_V_7, align 2" [LMS_fliter/lms/lms.cpp:23]   --->   Operation 26 'load' 'wk_V_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_i = sext i16 %wk_V_0_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 27 'sext' 'r_V_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7_i = sext i14 %xn_V_read to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 28 'sext' 'tmp_7_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_5_i = mul i30 %r_V_i, %tmp_7_i" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 29 'mul' 'r_V_5_i' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%r_V_1_i = sext i16 %wk_V_1_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 30 'sext' 'r_V_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_7_1_i = sext i14 %xk_V_0_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 31 'sext' 'tmp_7_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.36ns) (grouped into DSP with root node ret_V_1_i)   --->   "%r_V_5_1_i = mul i30 %r_V_1_i, %tmp_7_1_i" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 32 'mul' 'r_V_5_1_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %r_V_5_i, i32 18, i32 29)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 33 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lhs_V_3_1_i = call i30 @_ssdm_op_BitConcatenate.i30.i12.i18(i12 %tmp, i18 0)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 34 'bitconcatenate' 'lhs_V_3_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lhs_V_3_1_i_cast = sext i30 %lhs_V_3_1_i to i31" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 35 'sext' 'lhs_V_3_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into DSP with root node ret_V_1_i)   --->   "%rhs_V_1_i_cast = sext i30 %r_V_5_1_i to i31" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 36 'sext' 'rhs_V_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_1_i = add i31 %lhs_V_3_1_i_cast, %rhs_V_1_i_cast" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 37 'add' 'ret_V_1_i' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = call i13 @_ssdm_op_PartSelect.i13.i31.i32.i32(i31 %ret_V_1_i, i32 18, i32 30)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 38 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%r_V_2_i = sext i16 %wk_V_2_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 39 'sext' 'r_V_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_7_2_i = sext i14 %xk_V_1_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 40 'sext' 'tmp_7_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_i)   --->   "%r_V_5_2_i = mul i30 %r_V_2_i, %tmp_7_2_i" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 41 'mul' 'r_V_5_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = call i31 @_ssdm_op_BitConcatenate.i31.i13.i18(i13 %tmp_3, i18 0)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 42 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lhs_V_3_2_i = sext i31 %tmp_1 to i32" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 43 'sext' 'lhs_V_3_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_i)   --->   "%rhs_V_2_i_cast = sext i30 %r_V_5_2_i to i32" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 44 'sext' 'rhs_V_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_i = add i32 %lhs_V_3_2_i, %rhs_V_2_i_cast" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 45 'add' 'ret_V_2_i' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%r_V_3_i = sext i16 %wk_V_3_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 46 'sext' 'r_V_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7_3_i = sext i14 %xk_V_2_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 47 'sext' 'tmp_7_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (3.36ns) (grouped into DSP with root node ret_V_3_i)   --->   "%r_V_5_3_i = mul i30 %r_V_3_i, %tmp_7_3_i" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 48 'mul' 'r_V_5_3_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_2 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %ret_V_2_i, i32 18, i32 31)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 49 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%lhs_V_3_3_i = call i32 @_ssdm_op_BitConcatenate.i32.i14.i18(i14 %tmp_2, i18 0)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 50 'bitconcatenate' 'lhs_V_3_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into DSP with root node ret_V_3_i)   --->   "%rhs_V_3_i_cast = sext i30 %r_V_5_3_i to i32" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 51 'sext' 'rhs_V_3_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_3_i = add i32 %lhs_V_3_3_i, %rhs_V_3_i_cast" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 52 'add' 'ret_V_3_i' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_4_i = sext i16 %wk_V_4_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 53 'sext' 'r_V_4_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7_4_i = sext i14 %xk_V_3_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 54 'sext' 'tmp_7_4_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (3.36ns) (grouped into DSP with root node ret_V_4_i)   --->   "%r_V_5_4_i = mul i30 %r_V_4_i, %tmp_7_4_i" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 55 'mul' 'r_V_5_4_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %ret_V_3_i, i32 18, i32 31)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 56 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%lhs_V_3_4_i = call i32 @_ssdm_op_BitConcatenate.i32.i14.i18(i14 %tmp_4, i18 0)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 57 'bitconcatenate' 'lhs_V_3_4_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into DSP with root node ret_V_4_i)   --->   "%rhs_V_4_i_cast = sext i30 %r_V_5_4_i to i32" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 58 'sext' 'rhs_V_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_4_i = add i32 %lhs_V_3_4_i, %rhs_V_4_i_cast" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 59 'add' 'ret_V_4_i' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%r_V_i_10 = sext i16 %wk_V_5_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 60 'sext' 'r_V_i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_7_5_i = sext i14 %xk_V_4_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 61 'sext' 'tmp_7_5_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (3.36ns) (grouped into DSP with root node ret_V_5_i)   --->   "%r_V_5_5_i = mul i30 %r_V_i_10, %tmp_7_5_i" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 62 'mul' 'r_V_5_5_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %ret_V_4_i, i32 18, i32 31)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 63 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_V_3_5_i = call i32 @_ssdm_op_BitConcatenate.i32.i14.i18(i14 %tmp_5, i18 0)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 64 'bitconcatenate' 'lhs_V_3_5_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into DSP with root node ret_V_5_i)   --->   "%rhs_V_5_i_cast = sext i30 %r_V_5_5_i to i32" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 65 'sext' 'rhs_V_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_5_i = add i32 %lhs_V_3_5_i, %rhs_V_5_i_cast" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 66 'add' 'ret_V_5_i' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_6_i = sext i16 %wk_V_6_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 67 'sext' 'r_V_6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7_6_i = sext i14 %xk_V_5_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 68 'sext' 'tmp_7_6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (3.36ns) (grouped into DSP with root node ret_V_6_i)   --->   "%r_V_5_6_i = mul i30 %r_V_6_i, %tmp_7_6_i" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 69 'mul' 'r_V_5_6_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %ret_V_5_i, i32 18, i32 31)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 70 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%lhs_V_3_6_i = call i32 @_ssdm_op_BitConcatenate.i32.i14.i18(i14 %tmp_9, i18 0)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 71 'bitconcatenate' 'lhs_V_3_6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into DSP with root node ret_V_6_i)   --->   "%rhs_V_6_i_cast = sext i30 %r_V_5_6_i to i32" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 72 'sext' 'rhs_V_6_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_6_i = add i32 %lhs_V_3_6_i, %rhs_V_6_i_cast" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 73 'add' 'ret_V_6_i' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%r_V_7_i = sext i16 %wk_V_7_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 74 'sext' 'r_V_7_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_7_7_i = sext i14 %xk_V_6_load to i30" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 75 'sext' 'tmp_7_7_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_5_7_i = mul i30 %r_V_7_i, %tmp_7_7_i" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 76 'mul' 'r_V_5_7_i' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_10 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %ret_V_6_i, i32 18, i32 31)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 77 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%lhs_V_3_7_i = call i32 @_ssdm_op_BitConcatenate.i32.i14.i18(i14 %tmp_10, i18 0)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 78 'bitconcatenate' 'lhs_V_3_7_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%rhs_V_7_i_cast = sext i30 %r_V_5_7_i to i32" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 79 'sext' 'rhs_V_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_11 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %ret_V_6_i, i32 18, i32 30)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 80 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.55ns)   --->   "%ret_V_7_i = add i32 %lhs_V_3_7_i, %rhs_V_7_i_cast" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 81 'add' 'ret_V_7_i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %dn_V_read to i17" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 82 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %ret_V_7_i, i32 18, i32 31)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 83 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%rhs_V = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_12, i2 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 84 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = sext i16 %rhs_V to i17" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 85 'sext' 'rhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (2.07ns)   --->   "%ret_V = sub i17 %lhs_V, %rhs_V_1_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 86 'sub' 'ret_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%r_V = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %ret_V, i3 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 87 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_1_cast = sext i20 %r_V to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 88 'sext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i14 %xn_V_read to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 89 'sext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_3 = mul i34 %r_V_1_cast, %tmp_4_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 90 'mul' 'r_V_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_0_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 91 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%rhs_V_cast = sext i34 %r_V_3 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 92 'sext' 'rhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2 = add i36 %lhs_V_2, %rhs_V_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 93 'add' 'ret_V_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 94 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "store i16 %tmp_6, i16* @wk_V_0, align 16" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_4_1_cast = sext i14 %xk_V_0_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 96 'sext' 'tmp_4_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_1)   --->   "%r_V_3_1 = mul i34 %r_V_1_cast, %tmp_4_1_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 97 'mul' 'r_V_3_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_V_2_1 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_1_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 98 'bitconcatenate' 'lhs_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_1)   --->   "%rhs_V_21_1_cast = sext i34 %r_V_3_1 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 99 'sext' 'rhs_V_21_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_1 = add i36 %lhs_V_2_1, %rhs_V_21_1_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 100 'add' 'ret_V_2_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_6_1 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_1, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 101 'partselect' 'tmp_6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "store i16 %tmp_6_1, i16* @wk_V_1, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 102 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_4_2_cast = sext i14 %xk_V_1_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 103 'sext' 'tmp_4_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_2)   --->   "%r_V_3_2 = mul i34 %r_V_1_cast, %tmp_4_2_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 104 'mul' 'r_V_3_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%lhs_V_2_2 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_2_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 105 'bitconcatenate' 'lhs_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_2)   --->   "%rhs_V_21_2_cast = sext i34 %r_V_3_2 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 106 'sext' 'rhs_V_21_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_2 = add i36 %lhs_V_2_2, %rhs_V_21_2_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 107 'add' 'ret_V_2_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_6_2 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_2, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 108 'partselect' 'tmp_6_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "store i16 %tmp_6_2, i16* @wk_V_2, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 109 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_4_3_cast = sext i14 %xk_V_2_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 110 'sext' 'tmp_4_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_3)   --->   "%r_V_3_3 = mul i34 %r_V_1_cast, %tmp_4_3_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 111 'mul' 'r_V_3_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%lhs_V_2_3 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_3_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 112 'bitconcatenate' 'lhs_V_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_3)   --->   "%rhs_V_21_3_cast = sext i34 %r_V_3_3 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 113 'sext' 'rhs_V_21_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_3 = add i36 %lhs_V_2_3, %rhs_V_21_3_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 114 'add' 'ret_V_2_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_6_3 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_3, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 115 'partselect' 'tmp_6_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "store i16 %tmp_6_3, i16* @wk_V_3, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 116 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_4_4_cast = sext i14 %xk_V_3_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 117 'sext' 'tmp_4_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_4)   --->   "%r_V_3_4 = mul i34 %r_V_1_cast, %tmp_4_4_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 118 'mul' 'r_V_3_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%lhs_V_2_4 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_4_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 119 'bitconcatenate' 'lhs_V_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_4)   --->   "%rhs_V_21_4_cast = sext i34 %r_V_3_4 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 120 'sext' 'rhs_V_21_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_4 = add i36 %lhs_V_2_4, %rhs_V_21_4_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 121 'add' 'ret_V_2_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_6_4 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_4, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 122 'partselect' 'tmp_6_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "store i16 %tmp_6_4, i16* @wk_V_4, align 8" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 123 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_4_5_cast = sext i14 %xk_V_4_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 124 'sext' 'tmp_4_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_5)   --->   "%r_V_3_5 = mul i34 %r_V_1_cast, %tmp_4_5_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 125 'mul' 'r_V_3_5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_V_2_5 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_5_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 126 'bitconcatenate' 'lhs_V_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_5)   --->   "%rhs_V_21_5_cast = sext i34 %r_V_3_5 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 127 'sext' 'rhs_V_21_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_5 = add i36 %lhs_V_2_5, %rhs_V_21_5_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 128 'add' 'ret_V_2_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_6_5 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_5, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 129 'partselect' 'tmp_6_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "store i16 %tmp_6_5, i16* @wk_V_5, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_4_6_cast = sext i14 %xk_V_5_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 131 'sext' 'tmp_4_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_6)   --->   "%r_V_3_6 = mul i34 %r_V_1_cast, %tmp_4_6_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 132 'mul' 'r_V_3_6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%lhs_V_2_6 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_6_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 133 'bitconcatenate' 'lhs_V_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_6)   --->   "%rhs_V_21_6_cast = sext i34 %r_V_3_6 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 134 'sext' 'rhs_V_21_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_6 = add i36 %lhs_V_2_6, %rhs_V_21_6_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 135 'add' 'ret_V_2_6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_6_6 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_6, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 136 'partselect' 'tmp_6_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "store i16 %tmp_6_6, i16* @wk_V_6, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 137 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_4_7_cast = sext i14 %xk_V_6_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 138 'sext' 'tmp_4_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_7)   --->   "%r_V_3_7 = mul i34 %r_V_1_cast, %tmp_4_7_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 139 'mul' 'r_V_3_7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%lhs_V_2_7 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_7_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 140 'bitconcatenate' 'lhs_V_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_7)   --->   "%rhs_V_21_7_cast = sext i34 %r_V_3_7 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 141 'sext' 'rhs_V_21_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_7 = add i36 %lhs_V_2_7, %rhs_V_21_7_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 142 'add' 'ret_V_2_7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_6_7 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_7, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 143 'partselect' 'tmp_6_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "store i16 %tmp_6_7, i16* @wk_V_7, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 144 'store' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_V), !map !503"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14 %xn_V), !map !507"   --->   Operation 146 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14 %dn_V), !map !513"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @lms_str) nounwind"   --->   Operation 148 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [LMS_fliter/lms/lms.cpp:13]   --->   Operation 149 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%xk_V_30_load = load i14* @xk_V_30, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 150 'load' 'xk_V_30_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%xk_V_29_load = load i14* @xk_V_29, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 151 'load' 'xk_V_29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "store i14 %xk_V_29_load, i14* @xk_V_30, align 4" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 152 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%xk_V_28_load = load i14* @xk_V_28, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 153 'load' 'xk_V_28_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "store i14 %xk_V_28_load, i14* @xk_V_29, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 154 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%xk_V_27_load = load i14* @xk_V_27, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 155 'load' 'xk_V_27_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "store i14 %xk_V_27_load, i14* @xk_V_28, align 8" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 156 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%xk_V_26_load = load i14* @xk_V_26, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 157 'load' 'xk_V_26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "store i14 %xk_V_26_load, i14* @xk_V_27, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 158 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%xk_V_25_load = load i14* @xk_V_25, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 159 'load' 'xk_V_25_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "store i14 %xk_V_25_load, i14* @xk_V_26, align 4" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 160 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%xk_V_24_load = load i14* @xk_V_24, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 161 'load' 'xk_V_24_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "store i14 %xk_V_24_load, i14* @xk_V_25, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 162 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%xk_V_23_load = load i14* @xk_V_23, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 163 'load' 'xk_V_23_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "store i14 %xk_V_23_load, i14* @xk_V_24, align 16" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 164 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%xk_V_22_load = load i14* @xk_V_22, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 165 'load' 'xk_V_22_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "store i14 %xk_V_22_load, i14* @xk_V_23, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 166 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%xk_V_21_load = load i14* @xk_V_21, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 167 'load' 'xk_V_21_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "store i14 %xk_V_21_load, i14* @xk_V_22, align 4" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 168 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%xk_V_20_load = load i14* @xk_V_20, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 169 'load' 'xk_V_20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "store i14 %xk_V_20_load, i14* @xk_V_21, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 170 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%xk_V_19_load = load i14* @xk_V_19, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 171 'load' 'xk_V_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "store i14 %xk_V_19_load, i14* @xk_V_20, align 8" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 172 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%xk_V_18_load = load i14* @xk_V_18, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 173 'load' 'xk_V_18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "store i14 %xk_V_18_load, i14* @xk_V_19, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 174 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%xk_V_17_load = load i14* @xk_V_17, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 175 'load' 'xk_V_17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "store i14 %xk_V_17_load, i14* @xk_V_18, align 4" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 176 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%xk_V_16_load = load i14* @xk_V_16, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 177 'load' 'xk_V_16_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "store i14 %xk_V_16_load, i14* @xk_V_17, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 178 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%xk_V_15_load = load i14* @xk_V_15, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 179 'load' 'xk_V_15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "store i14 %xk_V_15_load, i14* @xk_V_16, align 16" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 180 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%xk_V_14_load = load i14* @xk_V_14, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 181 'load' 'xk_V_14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "store i14 %xk_V_14_load, i14* @xk_V_15, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 182 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%xk_V_13_load = load i14* @xk_V_13, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 183 'load' 'xk_V_13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "store i14 %xk_V_13_load, i14* @xk_V_14, align 4" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 184 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%xk_V_12_load = load i14* @xk_V_12, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 185 'load' 'xk_V_12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "store i14 %xk_V_12_load, i14* @xk_V_13, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 186 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%xk_V_11_load = load i14* @xk_V_11, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 187 'load' 'xk_V_11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "store i14 %xk_V_11_load, i14* @xk_V_12, align 8" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 188 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%xk_V_10_load = load i14* @xk_V_10, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 189 'load' 'xk_V_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "store i14 %xk_V_10_load, i14* @xk_V_11, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 190 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%xk_V_9_load = load i14* @xk_V_9, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 191 'load' 'xk_V_9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "store i14 %xk_V_9_load, i14* @xk_V_10, align 4" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 192 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%xk_V_8_load = load i14* @xk_V_8, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 193 'load' 'xk_V_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "store i14 %xk_V_8_load, i14* @xk_V_9, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 194 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%xk_V_7_load = load i14* @xk_V_7, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 195 'load' 'xk_V_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "store i14 %xk_V_7_load, i14* @xk_V_8, align 16" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 196 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "store i14 %xk_V_6_load, i14* @xk_V_7, align 2" [LMS_fliter/lms/lms.cpp:19]   --->   Operation 197 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_7 = sext i30 %r_V_5_7_i to i31" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 198 'sext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_8 = call i31 @_ssdm_op_BitConcatenate.i31.i13.i18(i13 %tmp_11, i18 0)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 199 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (2.52ns)   --->   "%ret_V_7_i_cast = add i31 %tmp_7, %tmp_8" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 200 'add' 'ret_V_7_i_cast' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_4_8_cast = sext i14 %xk_V_7_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 201 'sext' 'tmp_4_8_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_8)   --->   "%r_V_3_8 = mul i34 %r_V_1_cast, %tmp_4_8_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 202 'mul' 'r_V_3_8' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%wk_V_8_load = load i16* @wk_V_8, align 16" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 203 'load' 'wk_V_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%lhs_V_2_8 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_8_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 204 'bitconcatenate' 'lhs_V_2_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_8)   --->   "%rhs_V_21_8_cast = sext i34 %r_V_3_8 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 205 'sext' 'rhs_V_21_8_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_8 = add i36 %lhs_V_2_8, %rhs_V_21_8_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 206 'add' 'ret_V_2_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_6_8 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_8, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 207 'partselect' 'tmp_6_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "store i16 %tmp_6_8, i16* @wk_V_8, align 16" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 208 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_4_9_cast = sext i14 %xk_V_8_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 209 'sext' 'tmp_4_9_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_9)   --->   "%r_V_3_9 = mul i34 %r_V_1_cast, %tmp_4_9_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 210 'mul' 'r_V_3_9' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%wk_V_9_load = load i16* @wk_V_9, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 211 'load' 'wk_V_9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%lhs_V_2_9 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_9_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 212 'bitconcatenate' 'lhs_V_2_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_9)   --->   "%rhs_V_21_9_cast = sext i34 %r_V_3_9 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 213 'sext' 'rhs_V_21_9_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_9 = add i36 %lhs_V_2_9, %rhs_V_21_9_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 214 'add' 'ret_V_2_9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_6_9 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_9, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 215 'partselect' 'tmp_6_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "store i16 %tmp_6_9, i16* @wk_V_9, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 216 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_4_cast_11 = sext i14 %xk_V_9_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 217 'sext' 'tmp_4_cast_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_s)   --->   "%r_V_3_s = mul i34 %r_V_1_cast, %tmp_4_cast_11" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 218 'mul' 'r_V_3_s' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%wk_V_10_load = load i16* @wk_V_10, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 219 'load' 'wk_V_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%lhs_V_2_s = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_10_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 220 'bitconcatenate' 'lhs_V_2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_s)   --->   "%rhs_V_21_cast = sext i34 %r_V_3_s to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 221 'sext' 'rhs_V_21_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_s = add i36 %lhs_V_2_s, %rhs_V_21_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 222 'add' 'ret_V_2_s' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_6_s = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_s, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 223 'partselect' 'tmp_6_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "store i16 %tmp_6_s, i16* @wk_V_10, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 224 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_4_10_cast = sext i14 %xk_V_10_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 225 'sext' 'tmp_4_10_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_10)   --->   "%r_V_3_10 = mul i34 %r_V_1_cast, %tmp_4_10_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 226 'mul' 'r_V_3_10' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%wk_V_11_load = load i16* @wk_V_11, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 227 'load' 'wk_V_11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%lhs_V_2_10 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_11_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 228 'bitconcatenate' 'lhs_V_2_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_10)   --->   "%rhs_V_21_10_cast = sext i34 %r_V_3_10 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 229 'sext' 'rhs_V_21_10_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_10 = add i36 %lhs_V_2_10, %rhs_V_21_10_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 230 'add' 'ret_V_2_10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_6_10 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_10, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 231 'partselect' 'tmp_6_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "store i16 %tmp_6_10, i16* @wk_V_11, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 232 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_4_11_cast = sext i14 %xk_V_11_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 233 'sext' 'tmp_4_11_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_11)   --->   "%r_V_3_11 = mul i34 %r_V_1_cast, %tmp_4_11_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 234 'mul' 'r_V_3_11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%wk_V_12_load = load i16* @wk_V_12, align 8" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 235 'load' 'wk_V_12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%lhs_V_2_11 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_12_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 236 'bitconcatenate' 'lhs_V_2_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_11)   --->   "%rhs_V_21_11_cast = sext i34 %r_V_3_11 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 237 'sext' 'rhs_V_21_11_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_11 = add i36 %lhs_V_2_11, %rhs_V_21_11_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 238 'add' 'ret_V_2_11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_6_11 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_11, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 239 'partselect' 'tmp_6_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "store i16 %tmp_6_11, i16* @wk_V_12, align 8" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 240 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_4_12_cast = sext i14 %xk_V_12_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 241 'sext' 'tmp_4_12_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_12)   --->   "%r_V_3_12 = mul i34 %r_V_1_cast, %tmp_4_12_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 242 'mul' 'r_V_3_12' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%wk_V_13_load = load i16* @wk_V_13, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 243 'load' 'wk_V_13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%lhs_V_2_12 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_13_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 244 'bitconcatenate' 'lhs_V_2_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_12)   --->   "%rhs_V_21_12_cast = sext i34 %r_V_3_12 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 245 'sext' 'rhs_V_21_12_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_12 = add i36 %lhs_V_2_12, %rhs_V_21_12_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 246 'add' 'ret_V_2_12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_6_12 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_12, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 247 'partselect' 'tmp_6_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "store i16 %tmp_6_12, i16* @wk_V_13, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 248 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_4_13_cast = sext i14 %xk_V_13_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 249 'sext' 'tmp_4_13_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_13)   --->   "%r_V_3_13 = mul i34 %r_V_1_cast, %tmp_4_13_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 250 'mul' 'r_V_3_13' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%wk_V_14_load = load i16* @wk_V_14, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 251 'load' 'wk_V_14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%lhs_V_2_13 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_14_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 252 'bitconcatenate' 'lhs_V_2_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_13)   --->   "%rhs_V_21_13_cast = sext i34 %r_V_3_13 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 253 'sext' 'rhs_V_21_13_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_13 = add i36 %lhs_V_2_13, %rhs_V_21_13_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 254 'add' 'ret_V_2_13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_6_13 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_13, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 255 'partselect' 'tmp_6_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "store i16 %tmp_6_13, i16* @wk_V_14, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 256 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_4_14_cast = sext i14 %xk_V_14_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 257 'sext' 'tmp_4_14_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_14)   --->   "%r_V_3_14 = mul i34 %r_V_1_cast, %tmp_4_14_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 258 'mul' 'r_V_3_14' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%wk_V_15_load = load i16* @wk_V_15, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 259 'load' 'wk_V_15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%lhs_V_2_14 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_15_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 260 'bitconcatenate' 'lhs_V_2_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_14)   --->   "%rhs_V_21_14_cast = sext i34 %r_V_3_14 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 261 'sext' 'rhs_V_21_14_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_14 = add i36 %lhs_V_2_14, %rhs_V_21_14_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 262 'add' 'ret_V_2_14' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_6_14 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_14, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 263 'partselect' 'tmp_6_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "store i16 %tmp_6_14, i16* @wk_V_15, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 264 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_4_15_cast = sext i14 %xk_V_15_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 265 'sext' 'tmp_4_15_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_15)   --->   "%r_V_3_15 = mul i34 %r_V_1_cast, %tmp_4_15_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 266 'mul' 'r_V_3_15' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%wk_V_16_load = load i16* @wk_V_16, align 16" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 267 'load' 'wk_V_16_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%lhs_V_2_15 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_16_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 268 'bitconcatenate' 'lhs_V_2_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_15)   --->   "%rhs_V_21_15_cast = sext i34 %r_V_3_15 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 269 'sext' 'rhs_V_21_15_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_15 = add i36 %lhs_V_2_15, %rhs_V_21_15_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 270 'add' 'ret_V_2_15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_6_15 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_15, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 271 'partselect' 'tmp_6_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "store i16 %tmp_6_15, i16* @wk_V_16, align 16" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 272 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_4_16_cast = sext i14 %xk_V_16_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 273 'sext' 'tmp_4_16_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_16)   --->   "%r_V_3_16 = mul i34 %r_V_1_cast, %tmp_4_16_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 274 'mul' 'r_V_3_16' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%wk_V_17_load = load i16* @wk_V_17, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 275 'load' 'wk_V_17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%lhs_V_2_16 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_17_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 276 'bitconcatenate' 'lhs_V_2_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_16)   --->   "%rhs_V_21_16_cast = sext i34 %r_V_3_16 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 277 'sext' 'rhs_V_21_16_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_16 = add i36 %lhs_V_2_16, %rhs_V_21_16_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 278 'add' 'ret_V_2_16' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_6_16 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_16, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 279 'partselect' 'tmp_6_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "store i16 %tmp_6_16, i16* @wk_V_17, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 280 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_4_17_cast = sext i14 %xk_V_17_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 281 'sext' 'tmp_4_17_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_17)   --->   "%r_V_3_17 = mul i34 %r_V_1_cast, %tmp_4_17_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 282 'mul' 'r_V_3_17' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%wk_V_18_load = load i16* @wk_V_18, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 283 'load' 'wk_V_18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%lhs_V_2_17 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_18_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 284 'bitconcatenate' 'lhs_V_2_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_17)   --->   "%rhs_V_21_17_cast = sext i34 %r_V_3_17 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 285 'sext' 'rhs_V_21_17_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_17 = add i36 %lhs_V_2_17, %rhs_V_21_17_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 286 'add' 'ret_V_2_17' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_6_17 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_17, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 287 'partselect' 'tmp_6_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "store i16 %tmp_6_17, i16* @wk_V_18, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 288 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_4_18_cast = sext i14 %xk_V_18_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 289 'sext' 'tmp_4_18_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_18)   --->   "%r_V_3_18 = mul i34 %r_V_1_cast, %tmp_4_18_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 290 'mul' 'r_V_3_18' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%wk_V_19_load = load i16* @wk_V_19, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 291 'load' 'wk_V_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%lhs_V_2_18 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_19_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 292 'bitconcatenate' 'lhs_V_2_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_18)   --->   "%rhs_V_21_18_cast = sext i34 %r_V_3_18 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 293 'sext' 'rhs_V_21_18_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_18 = add i36 %lhs_V_2_18, %rhs_V_21_18_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 294 'add' 'ret_V_2_18' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_6_18 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_18, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 295 'partselect' 'tmp_6_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "store i16 %tmp_6_18, i16* @wk_V_19, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 296 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_4_19_cast = sext i14 %xk_V_19_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 297 'sext' 'tmp_4_19_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_19)   --->   "%r_V_3_19 = mul i34 %r_V_1_cast, %tmp_4_19_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 298 'mul' 'r_V_3_19' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%wk_V_20_load = load i16* @wk_V_20, align 8" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 299 'load' 'wk_V_20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%lhs_V_2_19 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_20_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 300 'bitconcatenate' 'lhs_V_2_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_19)   --->   "%rhs_V_21_19_cast = sext i34 %r_V_3_19 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 301 'sext' 'rhs_V_21_19_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_19 = add i36 %lhs_V_2_19, %rhs_V_21_19_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 302 'add' 'ret_V_2_19' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_6_19 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_19, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 303 'partselect' 'tmp_6_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "store i16 %tmp_6_19, i16* @wk_V_20, align 8" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 304 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_4_20_cast = sext i14 %xk_V_20_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 305 'sext' 'tmp_4_20_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_20)   --->   "%r_V_3_20 = mul i34 %r_V_1_cast, %tmp_4_20_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 306 'mul' 'r_V_3_20' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%wk_V_21_load = load i16* @wk_V_21, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 307 'load' 'wk_V_21_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%lhs_V_2_20 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_21_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 308 'bitconcatenate' 'lhs_V_2_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_20)   --->   "%rhs_V_21_20_cast = sext i34 %r_V_3_20 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 309 'sext' 'rhs_V_21_20_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_20 = add i36 %lhs_V_2_20, %rhs_V_21_20_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 310 'add' 'ret_V_2_20' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_6_20 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_20, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 311 'partselect' 'tmp_6_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "store i16 %tmp_6_20, i16* @wk_V_21, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 312 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_4_21_cast = sext i14 %xk_V_21_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 313 'sext' 'tmp_4_21_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_21)   --->   "%r_V_3_21 = mul i34 %r_V_1_cast, %tmp_4_21_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 314 'mul' 'r_V_3_21' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%wk_V_22_load = load i16* @wk_V_22, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 315 'load' 'wk_V_22_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%lhs_V_2_21 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_22_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 316 'bitconcatenate' 'lhs_V_2_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_21)   --->   "%rhs_V_21_21_cast = sext i34 %r_V_3_21 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 317 'sext' 'rhs_V_21_21_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_21 = add i36 %lhs_V_2_21, %rhs_V_21_21_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 318 'add' 'ret_V_2_21' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_6_21 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_21, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 319 'partselect' 'tmp_6_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "store i16 %tmp_6_21, i16* @wk_V_22, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 320 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_4_22_cast = sext i14 %xk_V_22_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 321 'sext' 'tmp_4_22_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_22)   --->   "%r_V_3_22 = mul i34 %r_V_1_cast, %tmp_4_22_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 322 'mul' 'r_V_3_22' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%wk_V_23_load = load i16* @wk_V_23, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 323 'load' 'wk_V_23_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%lhs_V_2_22 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_23_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 324 'bitconcatenate' 'lhs_V_2_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_22)   --->   "%rhs_V_21_22_cast = sext i34 %r_V_3_22 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 325 'sext' 'rhs_V_21_22_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_22 = add i36 %lhs_V_2_22, %rhs_V_21_22_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 326 'add' 'ret_V_2_22' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_6_22 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_22, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 327 'partselect' 'tmp_6_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "store i16 %tmp_6_22, i16* @wk_V_23, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 328 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_4_23_cast = sext i14 %xk_V_23_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 329 'sext' 'tmp_4_23_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_23)   --->   "%r_V_3_23 = mul i34 %r_V_1_cast, %tmp_4_23_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 330 'mul' 'r_V_3_23' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%wk_V_24_load = load i16* @wk_V_24, align 16" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 331 'load' 'wk_V_24_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%lhs_V_2_23 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_24_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 332 'bitconcatenate' 'lhs_V_2_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_23)   --->   "%rhs_V_21_23_cast = sext i34 %r_V_3_23 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 333 'sext' 'rhs_V_21_23_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_23 = add i36 %lhs_V_2_23, %rhs_V_21_23_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 334 'add' 'ret_V_2_23' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_6_23 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_23, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 335 'partselect' 'tmp_6_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "store i16 %tmp_6_23, i16* @wk_V_24, align 16" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 336 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_4_24_cast = sext i14 %xk_V_24_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 337 'sext' 'tmp_4_24_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_24)   --->   "%r_V_3_24 = mul i34 %r_V_1_cast, %tmp_4_24_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 338 'mul' 'r_V_3_24' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%wk_V_25_load = load i16* @wk_V_25, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 339 'load' 'wk_V_25_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%lhs_V_2_24 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_25_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 340 'bitconcatenate' 'lhs_V_2_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_24)   --->   "%rhs_V_21_24_cast = sext i34 %r_V_3_24 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 341 'sext' 'rhs_V_21_24_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_24 = add i36 %lhs_V_2_24, %rhs_V_21_24_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 342 'add' 'ret_V_2_24' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_6_24 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_24, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 343 'partselect' 'tmp_6_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "store i16 %tmp_6_24, i16* @wk_V_25, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 344 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_4_25_cast = sext i14 %xk_V_25_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 345 'sext' 'tmp_4_25_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_25)   --->   "%r_V_3_25 = mul i34 %r_V_1_cast, %tmp_4_25_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 346 'mul' 'r_V_3_25' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%wk_V_26_load = load i16* @wk_V_26, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 347 'load' 'wk_V_26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%lhs_V_2_25 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_26_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 348 'bitconcatenate' 'lhs_V_2_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_25)   --->   "%rhs_V_21_25_cast = sext i34 %r_V_3_25 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 349 'sext' 'rhs_V_21_25_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_25 = add i36 %lhs_V_2_25, %rhs_V_21_25_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 350 'add' 'ret_V_2_25' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_6_25 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_25, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 351 'partselect' 'tmp_6_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "store i16 %tmp_6_25, i16* @wk_V_26, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 352 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_4_26_cast = sext i14 %xk_V_26_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 353 'sext' 'tmp_4_26_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_26)   --->   "%r_V_3_26 = mul i34 %r_V_1_cast, %tmp_4_26_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 354 'mul' 'r_V_3_26' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%wk_V_27_load = load i16* @wk_V_27, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 355 'load' 'wk_V_27_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%lhs_V_2_26 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_27_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 356 'bitconcatenate' 'lhs_V_2_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_26)   --->   "%rhs_V_21_26_cast = sext i34 %r_V_3_26 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 357 'sext' 'rhs_V_21_26_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_26 = add i36 %lhs_V_2_26, %rhs_V_21_26_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 358 'add' 'ret_V_2_26' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_6_26 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_26, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 359 'partselect' 'tmp_6_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "store i16 %tmp_6_26, i16* @wk_V_27, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 360 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_4_27_cast = sext i14 %xk_V_27_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 361 'sext' 'tmp_4_27_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_27)   --->   "%r_V_3_27 = mul i34 %r_V_1_cast, %tmp_4_27_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 362 'mul' 'r_V_3_27' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%wk_V_28_load = load i16* @wk_V_28, align 8" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 363 'load' 'wk_V_28_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%lhs_V_2_27 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_28_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 364 'bitconcatenate' 'lhs_V_2_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_27)   --->   "%rhs_V_21_27_cast = sext i34 %r_V_3_27 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 365 'sext' 'rhs_V_21_27_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_27 = add i36 %lhs_V_2_27, %rhs_V_21_27_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 366 'add' 'ret_V_2_27' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_6_27 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_27, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 367 'partselect' 'tmp_6_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "store i16 %tmp_6_27, i16* @wk_V_28, align 8" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 368 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_4_28_cast = sext i14 %xk_V_28_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 369 'sext' 'tmp_4_28_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_28)   --->   "%r_V_3_28 = mul i34 %r_V_1_cast, %tmp_4_28_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 370 'mul' 'r_V_3_28' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%wk_V_29_load = load i16* @wk_V_29, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 371 'load' 'wk_V_29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%lhs_V_2_28 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_29_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 372 'bitconcatenate' 'lhs_V_2_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_28)   --->   "%rhs_V_21_28_cast = sext i34 %r_V_3_28 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 373 'sext' 'rhs_V_21_28_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_28 = add i36 %lhs_V_2_28, %rhs_V_21_28_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 374 'add' 'ret_V_2_28' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_6_28 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_28, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 375 'partselect' 'tmp_6_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "store i16 %tmp_6_28, i16* @wk_V_29, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 376 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_4_29_cast = sext i14 %xk_V_29_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 377 'sext' 'tmp_4_29_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_29)   --->   "%r_V_3_29 = mul i34 %r_V_1_cast, %tmp_4_29_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 378 'mul' 'r_V_3_29' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%wk_V_30_load = load i16* @wk_V_30, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 379 'load' 'wk_V_30_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%lhs_V_2_29 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_30_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 380 'bitconcatenate' 'lhs_V_2_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_29)   --->   "%rhs_V_21_29_cast = sext i34 %r_V_3_29 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 381 'sext' 'rhs_V_21_29_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_29 = add i36 %lhs_V_2_29, %rhs_V_21_29_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 382 'add' 'ret_V_2_29' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_6_29 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_29, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 383 'partselect' 'tmp_6_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "store i16 %tmp_6_29, i16* @wk_V_30, align 4" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 384 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_4_30_cast = sext i14 %xk_V_30_load to i34" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 385 'sext' 'tmp_4_30_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2_30)   --->   "%r_V_3_30 = mul i34 %r_V_1_cast, %tmp_4_30_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 386 'mul' 'r_V_3_30' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%wk_V_31_load = load i16* @wk_V_31, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 387 'load' 'wk_V_31_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%lhs_V_2_30 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %wk_V_31_load, i20 0)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 388 'bitconcatenate' 'lhs_V_2_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2_30)   --->   "%rhs_V_21_30_cast = sext i34 %r_V_3_30 to i36" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 389 'sext' 'rhs_V_21_30_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2_30 = add i36 %lhs_V_2_30, %rhs_V_21_30_cast" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 390 'add' 'ret_V_2_30' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_6_30 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_2_30, i32 20, i32 35)" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 391 'partselect' 'tmp_6_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "store i16 %tmp_6_30, i16* @wk_V_31, align 2" [LMS_fliter/lms/lms.cpp:27]   --->   Operation 392 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_13 = call i13 @_ssdm_op_PartSelect.i13.i31.i32.i32(i31 %ret_V_7_i_cast, i32 18, i32 30)" [LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23]   --->   Operation 393 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_13, i1 false)" [LMS_fliter/lms/lms.cpp:30]   --->   Operation 394 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i14P(i14* %y_V, i14 %tmp_s)" [LMS_fliter/lms/lms.cpp:30]   --->   Operation 395 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "ret void" [LMS_fliter/lms/lms.cpp:31]   --->   Operation 396 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 35.5ns
The critical path consists of the following:
	wire read on port 'xn_V' (LMS_fliter/lms/lms.cpp:9) [72]  (0 ns)
	'mul' operation of DSP[146] ('r_V_5_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [146]  (6.38 ns)
	'add' operation of DSP[154] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [154]  (3.02 ns)
	'add' operation of DSP[162] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [162]  (3.02 ns)
	'add' operation of DSP[169] ('ret_V_3_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [169]  (3.02 ns)
	'add' operation of DSP[176] ('ret_V_4_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [176]  (3.02 ns)
	'add' operation of DSP[183] ('ret_V_5_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [183]  (3.02 ns)
	'add' operation of DSP[190] ('ret_V_6_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [190]  (3.02 ns)
	'add' operation ('ret_V_7_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [200]  (2.55 ns)
	'sub' operation ('ret.V', LMS_fliter/lms/lms.cpp:27) [206]  (2.08 ns)
	'mul' operation of DSP[213] ('r_V_3', LMS_fliter/lms/lms.cpp:27) [210]  (3.36 ns)
	'add' operation of DSP[213] ('ret_V_2', LMS_fliter/lms/lms.cpp:27) [213]  (3.02 ns)

 <State 2>: 6.38ns
The critical path consists of the following:
	'load' operation ('xk_V_30_load', LMS_fliter/lms/lms.cpp:19) on static variable 'xk_V_30' [74]  (0 ns)
	'mul' operation of DSP[454] ('r_V_3_30', LMS_fliter/lms/lms.cpp:27) [450]  (3.36 ns)
	'add' operation of DSP[454] ('ret_V_2_30', LMS_fliter/lms/lms.cpp:27) [454]  (3.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
