
six_step.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007a68  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407a68  00407a68  0000fa68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000095c  20000000  00407a70  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002c4  2000095c  004083cc  0001095c  2**2
                  ALLOC
  4 .stack        00000800  20000c20  00408690  0001095c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0001095c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010985  2**0
                  CONTENTS, READONLY
  7 .debug_info   000111b8  00000000  00000000  000109e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002e47  00000000  00000000  00021b98  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006318  00000000  00000000  000249df  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b70  00000000  00000000  0002acf7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a90  00000000  00000000  0002b867  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00007454  00000000  00000000  0002c2f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000fd10  00000000  00000000  0003374b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000417e9  00000000  00000000  0004345b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002480  00000000  00000000  00084c44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20001420 	.word	0x20001420
  400004:	00401e3d 	.word	0x00401e3d
  400008:	00401e39 	.word	0x00401e39
  40000c:	00401e39 	.word	0x00401e39
  400010:	00401e39 	.word	0x00401e39
  400014:	00401e39 	.word	0x00401e39
  400018:	00401e39 	.word	0x00401e39
	...
  40002c:	00401e39 	.word	0x00401e39
  400030:	00401e39 	.word	0x00401e39
  400034:	00000000 	.word	0x00000000
  400038:	00401e39 	.word	0x00401e39
  40003c:	00401e39 	.word	0x00401e39
  400040:	00401e39 	.word	0x00401e39
  400044:	00401e39 	.word	0x00401e39
  400048:	00401e39 	.word	0x00401e39
  40004c:	00401e39 	.word	0x00401e39
  400050:	00401e39 	.word	0x00401e39
  400054:	00401e39 	.word	0x00401e39
  400058:	00401e39 	.word	0x00401e39
  40005c:	00401e39 	.word	0x00401e39
  400060:	00401e39 	.word	0x00401e39
  400064:	00401e39 	.word	0x00401e39
  400068:	00401e39 	.word	0x00401e39
  40006c:	00401aad 	.word	0x00401aad
  400070:	00401ac1 	.word	0x00401ac1
  400074:	00401ad5 	.word	0x00401ad5
  400078:	00401e39 	.word	0x00401e39
  40007c:	00401e39 	.word	0x00401e39
  400080:	00401e39 	.word	0x00401e39
  400084:	00401e39 	.word	0x00401e39
  400088:	00401e39 	.word	0x00401e39
  40008c:	00401e39 	.word	0x00401e39
  400090:	00401e39 	.word	0x00401e39
  400094:	00400f85 	.word	0x00400f85
  400098:	00401e39 	.word	0x00401e39
  40009c:	00401211 	.word	0x00401211
  4000a0:	00401e39 	.word	0x00401e39
  4000a4:	00401e39 	.word	0x00401e39
  4000a8:	00401e39 	.word	0x00401e39
  4000ac:	00401e39 	.word	0x00401e39
  4000b0:	00401e39 	.word	0x00401e39
  4000b4:	00401e39 	.word	0x00401e39
  4000b8:	00401e39 	.word	0x00401e39
  4000bc:	00400f91 	.word	0x00400f91
  4000c0:	00401e39 	.word	0x00401e39

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	2000095c 	.word	0x2000095c
  4000e0:	00000000 	.word	0x00000000
  4000e4:	00407a70 	.word	0x00407a70

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	00407a70 	.word	0x00407a70
  40010c:	20000960 	.word	0x20000960
  400110:	00407a70 	.word	0x00407a70
  400114:	00000000 	.word	0x00000000

00400118 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400118:	b510      	push	{r4, lr}
  40011a:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  40011c:	4b10      	ldr	r3, [pc, #64]	; (400160 <spi_master_init+0x48>)
  40011e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400120:	2380      	movs	r3, #128	; 0x80
  400122:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400124:	6863      	ldr	r3, [r4, #4]
  400126:	f043 0301 	orr.w	r3, r3, #1
  40012a:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40012c:	6863      	ldr	r3, [r4, #4]
  40012e:	f043 0310 	orr.w	r3, r3, #16
  400132:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400134:	6863      	ldr	r3, [r4, #4]
  400136:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40013a:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  40013c:	4620      	mov	r0, r4
  40013e:	2100      	movs	r1, #0
  400140:	4b08      	ldr	r3, [pc, #32]	; (400164 <spi_master_init+0x4c>)
  400142:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400144:	6863      	ldr	r3, [r4, #4]
  400146:	f023 0302 	bic.w	r3, r3, #2
  40014a:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  40014c:	6863      	ldr	r3, [r4, #4]
  40014e:	f023 0304 	bic.w	r3, r3, #4
  400152:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  400154:	4620      	mov	r0, r4
  400156:	2100      	movs	r1, #0
  400158:	4b03      	ldr	r3, [pc, #12]	; (400168 <spi_master_init+0x50>)
  40015a:	4798      	blx	r3
  40015c:	bd10      	pop	{r4, pc}
  40015e:	bf00      	nop
  400160:	00400be9 	.word	0x00400be9
  400164:	00400bf9 	.word	0x00400bf9
  400168:	00400c11 	.word	0x00400c11

0040016c <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  40016c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40016e:	4605      	mov	r5, r0
  400170:	460c      	mov	r4, r1
  400172:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  400174:	4618      	mov	r0, r3
  400176:	4914      	ldr	r1, [pc, #80]	; (4001c8 <spi_master_setup_device+0x5c>)
  400178:	4b14      	ldr	r3, [pc, #80]	; (4001cc <spi_master_setup_device+0x60>)
  40017a:	4798      	blx	r3
  40017c:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  40017e:	4628      	mov	r0, r5
  400180:	6821      	ldr	r1, [r4, #0]
  400182:	2200      	movs	r2, #0
  400184:	4613      	mov	r3, r2
  400186:	f8df c05c 	ldr.w	ip, [pc, #92]	; 4001e4 <spi_master_setup_device+0x78>
  40018a:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  40018c:	4628      	mov	r0, r5
  40018e:	6821      	ldr	r1, [r4, #0]
  400190:	2208      	movs	r2, #8
  400192:	4b0f      	ldr	r3, [pc, #60]	; (4001d0 <spi_master_setup_device+0x64>)
  400194:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400196:	4628      	mov	r0, r5
  400198:	6821      	ldr	r1, [r4, #0]
  40019a:	b2fa      	uxtb	r2, r7
  40019c:	4b0d      	ldr	r3, [pc, #52]	; (4001d4 <spi_master_setup_device+0x68>)
  40019e:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4001a0:	4628      	mov	r0, r5
  4001a2:	6821      	ldr	r1, [r4, #0]
  4001a4:	2208      	movs	r2, #8
  4001a6:	4b0c      	ldr	r3, [pc, #48]	; (4001d8 <spi_master_setup_device+0x6c>)
  4001a8:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  4001aa:	4628      	mov	r0, r5
  4001ac:	6821      	ldr	r1, [r4, #0]
  4001ae:	0872      	lsrs	r2, r6, #1
  4001b0:	4b0a      	ldr	r3, [pc, #40]	; (4001dc <spi_master_setup_device+0x70>)
  4001b2:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  4001b4:	f086 0201 	eor.w	r2, r6, #1
  4001b8:	4628      	mov	r0, r5
  4001ba:	6821      	ldr	r1, [r4, #0]
  4001bc:	f002 0201 	and.w	r2, r2, #1
  4001c0:	4b07      	ldr	r3, [pc, #28]	; (4001e0 <spi_master_setup_device+0x74>)
  4001c2:	4798      	blx	r3
  4001c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4001c6:	bf00      	nop
  4001c8:	02dc6c00 	.word	0x02dc6c00
  4001cc:	00400cf5 	.word	0x00400cf5
  4001d0:	00400ce1 	.word	0x00400ce1
  4001d4:	00400d0d 	.word	0x00400d0d
  4001d8:	00400c9d 	.word	0x00400c9d
  4001dc:	00400c5d 	.word	0x00400c5d
  4001e0:	00400c7d 	.word	0x00400c7d
  4001e4:	00400d25 	.word	0x00400d25

004001e8 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4001e8:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  4001ea:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4001ec:	f013 0f04 	tst.w	r3, #4
  4001f0:	d005      	beq.n	4001fe <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4001f2:	6809      	ldr	r1, [r1, #0]
  4001f4:	290f      	cmp	r1, #15
  4001f6:	d80b      	bhi.n	400210 <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4001f8:	4b06      	ldr	r3, [pc, #24]	; (400214 <spi_select_device+0x2c>)
  4001fa:	4798      	blx	r3
  4001fc:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4001fe:	680b      	ldr	r3, [r1, #0]
  400200:	2b03      	cmp	r3, #3
  400202:	d805      	bhi.n	400210 <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400204:	2201      	movs	r2, #1
  400206:	fa02 f103 	lsl.w	r1, r2, r3
  40020a:	43c9      	mvns	r1, r1
  40020c:	4b01      	ldr	r3, [pc, #4]	; (400214 <spi_select_device+0x2c>)
  40020e:	4798      	blx	r3
  400210:	bd08      	pop	{r3, pc}
  400212:	bf00      	nop
  400214:	00400bf9 	.word	0x00400bf9

00400218 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400218:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40021a:	0189      	lsls	r1, r1, #6
  40021c:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40021e:	2402      	movs	r4, #2
  400220:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400222:	f04f 31ff 	mov.w	r1, #4294967295
  400226:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400228:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40022a:	605a      	str	r2, [r3, #4]
}
  40022c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400230:	4770      	bx	lr
  400232:	bf00      	nop

00400234 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400234:	0189      	lsls	r1, r1, #6
  400236:	2305      	movs	r3, #5
  400238:	5043      	str	r3, [r0, r1]
  40023a:	4770      	bx	lr

0040023c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40023c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400240:	61ca      	str	r2, [r1, #28]
  400242:	4770      	bx	lr

00400244 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400244:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400248:	624a      	str	r2, [r1, #36]	; 0x24
  40024a:	4770      	bx	lr

0040024c <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40024c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400250:	6a08      	ldr	r0, [r1, #32]
}
  400252:	4770      	bx	lr

00400254 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400254:	b4f0      	push	{r4, r5, r6, r7}
  400256:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400258:	2402      	movs	r4, #2
  40025a:	9401      	str	r4, [sp, #4]
  40025c:	2408      	movs	r4, #8
  40025e:	9402      	str	r4, [sp, #8]
  400260:	2420      	movs	r4, #32
  400262:	9403      	str	r4, [sp, #12]
  400264:	2480      	movs	r4, #128	; 0x80
  400266:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400268:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40026a:	0be4      	lsrs	r4, r4, #15
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40026c:	9405      	str	r4, [sp, #20]
	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
  40026e:	0c4c      	lsrs	r4, r1, #17
		if (ul_freq > ul_high) {
  400270:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400274:	d81a      	bhi.n	4002ac <tc_find_mck_divisor+0x58>
			return 0;
		} else if (ul_freq >= ul_low) {
  400276:	42a0      	cmp	r0, r4
  400278:	d220      	bcs.n	4002bc <tc_find_mck_divisor+0x68>
  40027a:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  40027c:	2401      	movs	r4, #1
		ul_high = ul_mck / divisors[ul_index];
  40027e:	f856 5f04 	ldr.w	r5, [r6, #4]!
  400282:	fbb1 f5f5 	udiv	r5, r1, r5
		ul_low  = ul_high / TC_DIV_FACTOR;
  400286:	0c2f      	lsrs	r7, r5, #16
		if (ul_freq > ul_high) {
  400288:	4285      	cmp	r5, r0
  40028a:	d311      	bcc.n	4002b0 <tc_find_mck_divisor+0x5c>
			return 0;
		} else if (ul_freq >= ul_low) {
  40028c:	4287      	cmp	r7, r0
  40028e:	d916      	bls.n	4002be <tc_find_mck_divisor+0x6a>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400290:	3401      	adds	r4, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400292:	2c05      	cmp	r4, #5
  400294:	d1f3      	bne.n	40027e <tc_find_mck_divisor+0x2a>
  400296:	e00d      	b.n	4002b4 <tc_find_mck_divisor+0x60>
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  400298:	a806      	add	r0, sp, #24
  40029a:	eb00 0184 	add.w	r1, r0, r4, lsl #2
  40029e:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4002a2:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  4002a4:	b143      	cbz	r3, 4002b8 <tc_find_mck_divisor+0x64>
		*p_ultcclks = ul_index;
  4002a6:	601c      	str	r4, [r3, #0]
	}

	return 1;
  4002a8:	2001      	movs	r0, #1
  4002aa:	e00b      	b.n	4002c4 <tc_find_mck_divisor+0x70>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  4002ac:	2000      	movs	r0, #0
  4002ae:	e009      	b.n	4002c4 <tc_find_mck_divisor+0x70>
  4002b0:	2000      	movs	r0, #0
  4002b2:	e007      	b.n	4002c4 <tc_find_mck_divisor+0x70>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4002b4:	2000      	movs	r0, #0
  4002b6:	e005      	b.n	4002c4 <tc_find_mck_divisor+0x70>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  4002b8:	2001      	movs	r0, #1
  4002ba:	e003      	b.n	4002c4 <tc_find_mck_divisor+0x70>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4002bc:	2400      	movs	r4, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  4002be:	2a00      	cmp	r2, #0
  4002c0:	d1ea      	bne.n	400298 <tc_find_mck_divisor+0x44>
  4002c2:	e7ef      	b.n	4002a4 <tc_find_mck_divisor+0x50>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4002c4:	b006      	add	sp, #24
  4002c6:	bcf0      	pop	{r4, r5, r6, r7}
  4002c8:	4770      	bx	lr
  4002ca:	bf00      	nop

004002cc <configure_buttons>:
ï»¿#include "six_step.h"

void configure_buttons(void)
{
  4002cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4002d0:	b083      	sub	sp, #12
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  4002d2:	200b      	movs	r0, #11
  4002d4:	f8df b094 	ldr.w	fp, [pc, #148]	; 40036c <configure_buttons+0xa0>
  4002d8:	47d8      	blx	fp
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  4002da:	4c1e      	ldr	r4, [pc, #120]	; (400354 <configure_buttons+0x88>)
  4002dc:	4620      	mov	r0, r4
  4002de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4002e2:	220a      	movs	r2, #10
  4002e4:	f8df a088 	ldr.w	sl, [pc, #136]	; 400370 <configure_buttons+0xa4>
  4002e8:	47d0      	blx	sl
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, Button1_Handler);
  4002ea:	4b1b      	ldr	r3, [pc, #108]	; (400358 <configure_buttons+0x8c>)
  4002ec:	9300      	str	r3, [sp, #0]
  4002ee:	4620      	mov	r0, r4
  4002f0:	210b      	movs	r1, #11
  4002f2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002f6:	2379      	movs	r3, #121	; 0x79
  4002f8:	f8df 9078 	ldr.w	r9, [pc, #120]	; 400374 <configure_buttons+0xa8>
  4002fc:	47c8      	blx	r9

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4002fe:	4f17      	ldr	r7, [pc, #92]	; (40035c <configure_buttons+0x90>)
  400300:	f44f 6800 	mov.w	r8, #2048	; 0x800
  400304:	f8c7 8000 	str.w	r8, [r7]
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO, (IRQn_Type) PIN_PUSHBUTTON_1_ID, IRQ_PRIOR_PIO);
  400308:	4620      	mov	r0, r4
  40030a:	210b      	movs	r1, #11
  40030c:	2200      	movs	r2, #0
  40030e:	4e14      	ldr	r6, [pc, #80]	; (400360 <configure_buttons+0x94>)
  400310:	47b0      	blx	r6
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  400312:	4620      	mov	r0, r4
  400314:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400318:	4d12      	ldr	r5, [pc, #72]	; (400364 <configure_buttons+0x98>)
  40031a:	47a8      	blx	r5
	
	pmc_enable_periph_clk(PIN_PUSHBUTTON_2_ID);
  40031c:	200b      	movs	r0, #11
  40031e:	47d8      	blx	fp
	pio_set_debounce_filter(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK, 10);
  400320:	4620      	mov	r0, r4
  400322:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400326:	220a      	movs	r2, #10
  400328:	47d0      	blx	sl
	pio_handler_set(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_ID, PIN_PUSHBUTTON_2_MASK, PIN_PUSHBUTTON_2_ATTR, Button2_Handler);
  40032a:	4b0f      	ldr	r3, [pc, #60]	; (400368 <configure_buttons+0x9c>)
  40032c:	9300      	str	r3, [sp, #0]
  40032e:	4620      	mov	r0, r4
  400330:	210b      	movs	r1, #11
  400332:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400336:	2379      	movs	r3, #121	; 0x79
  400338:	47c8      	blx	r9
  40033a:	f8c7 8000 	str.w	r8, [r7]
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_2_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_2_PIO, (IRQn_Type) PIN_PUSHBUTTON_2_ID, IRQ_PRIOR_PIO);
  40033e:	4620      	mov	r0, r4
  400340:	210b      	movs	r1, #11
  400342:	2200      	movs	r2, #0
  400344:	47b0      	blx	r6
	pio_enable_interrupt(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK);
  400346:	4620      	mov	r0, r4
  400348:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40034c:	47a8      	blx	r5
}
  40034e:	b003      	add	sp, #12
  400350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400354:	400e0e00 	.word	0x400e0e00
  400358:	00400f95 	.word	0x00400f95
  40035c:	e000e100 	.word	0xe000e100
  400360:	00401ae9 	.word	0x00401ae9
  400364:	004017cd 	.word	0x004017cd
  400368:	00400fc5 	.word	0x00400fc5
  40036c:	00401c5d 	.word	0x00401c5d
  400370:	00401695 	.word	0x00401695
  400374:	00401a71 	.word	0x00401a71

00400378 <configure_hall>:

void configure_hall(void)
{
  400378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40037c:	b083      	sub	sp, #12
	//Sensor Hall 1
	pmc_enable_periph_clk(PIN_HALL_1_ID);
  40037e:	200b      	movs	r0, #11
  400380:	f8df b094 	ldr.w	fp, [pc, #148]	; 400418 <configure_hall+0xa0>
  400384:	47d8      	blx	fp
	pio_handler_set(PIN_HALL_1_PIO, PIN_HALL_1_ID, PIN_HALL_1_MASK, 0, Hall_Handler);
  400386:	4c20      	ldr	r4, [pc, #128]	; (400408 <configure_hall+0x90>)
  400388:	f8df a090 	ldr.w	sl, [pc, #144]	; 40041c <configure_hall+0xa4>
  40038c:	f8cd a000 	str.w	sl, [sp]
  400390:	4620      	mov	r0, r4
  400392:	210b      	movs	r1, #11
  400394:	2204      	movs	r2, #4
  400396:	2300      	movs	r3, #0
  400398:	f8df 9084 	ldr.w	r9, [pc, #132]	; 400420 <configure_hall+0xa8>
  40039c:	47c8      	blx	r9
  40039e:	4f1b      	ldr	r7, [pc, #108]	; (40040c <configure_hall+0x94>)
  4003a0:	f44f 6800 	mov.w	r8, #2048	; 0x800
  4003a4:	f8c7 8000 	str.w	r8, [r7]
	NVIC_EnableIRQ((IRQn_Type) PIN_HALL_1_ID);
	pio_handler_set_priority(PIN_HALL_1_PIO, (IRQn_Type) PIN_HALL_1_ID, IRQ_PRIOR_PIO);
  4003a8:	4620      	mov	r0, r4
  4003aa:	210b      	movs	r1, #11
  4003ac:	2200      	movs	r2, #0
  4003ae:	4e18      	ldr	r6, [pc, #96]	; (400410 <configure_hall+0x98>)
  4003b0:	47b0      	blx	r6
	pio_enable_interrupt(PIN_HALL_1_PIO, PIN_HALL_1_MASK);
  4003b2:	4620      	mov	r0, r4
  4003b4:	2104      	movs	r1, #4
  4003b6:	4d17      	ldr	r5, [pc, #92]	; (400414 <configure_hall+0x9c>)
  4003b8:	47a8      	blx	r5
	
	//Sensor Hall 2
	pmc_enable_periph_clk(PIN_HALL_2_ID);
  4003ba:	200b      	movs	r0, #11
  4003bc:	47d8      	blx	fp
	pio_handler_set(PIN_HALL_2_PIO, PIN_HALL_2_ID, PIN_HALL_2_MASK, 0, Hall_Handler);
  4003be:	f8cd a000 	str.w	sl, [sp]
  4003c2:	4620      	mov	r0, r4
  4003c4:	210b      	movs	r1, #11
  4003c6:	2208      	movs	r2, #8
  4003c8:	2300      	movs	r3, #0
  4003ca:	47c8      	blx	r9
  4003cc:	f8c7 8000 	str.w	r8, [r7]
	NVIC_EnableIRQ((IRQn_Type) PIN_HALL_2_ID);
	pio_handler_set_priority(PIN_HALL_2_PIO, (IRQn_Type) PIN_HALL_2_ID, IRQ_PRIOR_PIO);
  4003d0:	4620      	mov	r0, r4
  4003d2:	210b      	movs	r1, #11
  4003d4:	2200      	movs	r2, #0
  4003d6:	47b0      	blx	r6
	pio_enable_interrupt(PIN_HALL_2_PIO, PIN_HALL_2_MASK);
  4003d8:	4620      	mov	r0, r4
  4003da:	2108      	movs	r1, #8
  4003dc:	47a8      	blx	r5
	
	//Sensor Hall 3
	pmc_enable_periph_clk(PIN_HALL_3_ID);
  4003de:	200b      	movs	r0, #11
  4003e0:	47d8      	blx	fp
	pio_handler_set(PIN_HALL_3_PIO, PIN_HALL_3_ID, PIN_HALL_3_MASK, 0, Hall_Handler);
  4003e2:	f8cd a000 	str.w	sl, [sp]
  4003e6:	4620      	mov	r0, r4
  4003e8:	210b      	movs	r1, #11
  4003ea:	2210      	movs	r2, #16
  4003ec:	2300      	movs	r3, #0
  4003ee:	47c8      	blx	r9
  4003f0:	f8c7 8000 	str.w	r8, [r7]
	NVIC_EnableIRQ((IRQn_Type) PIN_HALL_3_ID);
	pio_handler_set_priority(PIN_HALL_3_PIO, (IRQn_Type) PIN_HALL_3_ID, IRQ_PRIOR_PIO);
  4003f4:	4620      	mov	r0, r4
  4003f6:	210b      	movs	r1, #11
  4003f8:	2200      	movs	r2, #0
  4003fa:	47b0      	blx	r6
	pio_enable_interrupt(PIN_HALL_3_PIO, PIN_HALL_3_MASK);
  4003fc:	4620      	mov	r0, r4
  4003fe:	2110      	movs	r1, #16
  400400:	47a8      	blx	r5
}
  400402:	b003      	add	sp, #12
  400404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400408:	400e0e00 	.word	0x400e0e00
  40040c:	e000e100 	.word	0xe000e100
  400410:	00401ae9 	.word	0x00401ae9
  400414:	004017cd 	.word	0x004017cd
  400418:	00401c5d 	.word	0x00401c5d
  40041c:	004011e1 	.word	0x004011e1
  400420:	00401a71 	.word	0x00401a71

00400424 <configure_pwm>:

pwm_channel_t configure_pwm(void)
{
  400424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400428:	b08b      	sub	sp, #44	; 0x2c
  40042a:	9001      	str	r0, [sp, #4]
	pwm_channel_t g_pwm_channel;
	/* Enable PWM peripheral clock */
	pmc_enable_periph_clk(ID_PWM);
  40042c:	201f      	movs	r0, #31
  40042e:	4b43      	ldr	r3, [pc, #268]	; (40053c <configure_pwm+0x118>)
  400430:	4798      	blx	r3
	
	/* Disable PWM channels*/
	pwm_channel_disable(PWM, PIN_PWM_IN1_CHANNEL); // channel 0
  400432:	4c43      	ldr	r4, [pc, #268]	; (400540 <configure_pwm+0x11c>)
  400434:	4620      	mov	r0, r4
  400436:	2100      	movs	r1, #0
  400438:	4d42      	ldr	r5, [pc, #264]	; (400544 <configure_pwm+0x120>)
  40043a:	47a8      	blx	r5
	pwm_channel_disable(PWM, PIN_PWM_IN2_CHANNEL); // channel 1
  40043c:	4620      	mov	r0, r4
  40043e:	2101      	movs	r1, #1
  400440:	47a8      	blx	r5
	pwm_channel_disable(PWM, PIN_PWM_IN3_CHANNEL); // channel 2
  400442:	4620      	mov	r0, r4
  400444:	2102      	movs	r1, #2
  400446:	47a8      	blx	r5
	pwm_channel_disable(PWM, PIN_PWM_GENERAL_CHANNEL); // channel 3
  400448:	4620      	mov	r0, r4
  40044a:	2103      	movs	r1, #3
  40044c:	47a8      	blx	r5
	
	/* Set PWM clock A as PWM_FREQUENCY*PERIOD_VALUE (clock B is not used) */
	pwm_clock_t clock_setting = {
  40044e:	4b3e      	ldr	r3, [pc, #248]	; (400548 <configure_pwm+0x124>)
  400450:	9302      	str	r3, [sp, #8]
  400452:	2500      	movs	r5, #0
  400454:	9503      	str	r5, [sp, #12]
  400456:	4b3d      	ldr	r3, [pc, #244]	; (40054c <configure_pwm+0x128>)
  400458:	9304      	str	r3, [sp, #16]
		.ul_clka = PWM_FREQUENCY * PERIOD_VALUE,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &clock_setting);
  40045a:	4620      	mov	r0, r4
  40045c:	a902      	add	r1, sp, #8
  40045e:	4b3c      	ldr	r3, [pc, #240]	; (400550 <configure_pwm+0x12c>)
  400460:	4798      	blx	r3
	
	/* Initialize PWM channel for U1-2 */
	/* Period is left-aligned */
	g_pwm_channel.alignment = PWM_ALIGN_LEFT;
  400462:	f8ad 501c 	strh.w	r5, [sp, #28]
	/* Output waveform starts at a low level */
	g_pwm_channel.polarity = PWM_HIGH;
  400466:	2701      	movs	r7, #1
  400468:	f88d 701e 	strb.w	r7, [sp, #30]
	/* Use PWM clock A as source clock */
	g_pwm_channel.ul_prescaler = PWM_CMR_CPRE_CLKA;
  40046c:	f04f 0a0b 	mov.w	sl, #11
  400470:	f8cd a018 	str.w	sl, [sp, #24]
	/* Period value of output waveform */
	g_pwm_channel.ul_period = PERIOD_VALUE;
  400474:	f04f 090a 	mov.w	r9, #10
  400478:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
	/* Duty cycle value of output waveform */
	g_pwm_channel.ul_duty = INIT_DUTY_VALUE;
  40047c:	9508      	str	r5, [sp, #32]
	g_pwm_channel.channel = PIN_PWM_IN1_CHANNEL;
  40047e:	ae0a      	add	r6, sp, #40	; 0x28
  400480:	f846 5d14 	str.w	r5, [r6, #-20]!
	pwm_channel_init(PWM, &g_pwm_channel);
  400484:	4620      	mov	r0, r4
  400486:	4631      	mov	r1, r6
  400488:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 400560 <configure_pwm+0x13c>
  40048c:	47c0      	blx	r8
	
	/* Enable channel counter event interrupt */
	pwm_channel_enable_interrupt(PWM, PIN_PWM_IN1_CHANNEL, 0);
  40048e:	4620      	mov	r0, r4
  400490:	4629      	mov	r1, r5
  400492:	462a      	mov	r2, r5
  400494:	4b2f      	ldr	r3, [pc, #188]	; (400554 <configure_pwm+0x130>)
  400496:	4798      	blx	r3
	
	/* Initialize PWM channel for U2-3 */
	/* Period is center-aligned */
	g_pwm_channel.alignment = PWM_ALIGN_LEFT;
  400498:	f8ad 501c 	strh.w	r5, [sp, #28]
	/* Output waveform starts at a high level */
	g_pwm_channel.polarity = PWM_HIGH;
  40049c:	f88d 701e 	strb.w	r7, [sp, #30]
	/* Use PWM clock A as source clock */
	g_pwm_channel.ul_prescaler = PWM_CMR_CPRE_CLKA;
  4004a0:	f8cd a018 	str.w	sl, [sp, #24]
	/* Period value of output waveform */
	g_pwm_channel.ul_period = PERIOD_VALUE;
  4004a4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
	/* Duty cycle value of output waveform */
	g_pwm_channel.ul_duty = INIT_DUTY_VALUE;
  4004a8:	9508      	str	r5, [sp, #32]
	g_pwm_channel.channel = PIN_PWM_IN2_CHANNEL;
  4004aa:	9705      	str	r7, [sp, #20]
	
	pwm_channel_init(PWM, &g_pwm_channel);
  4004ac:	4620      	mov	r0, r4
  4004ae:	4631      	mov	r1, r6
  4004b0:	47c0      	blx	r8
	
	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM, PIN_PWM_IN2_CHANNEL, 0);
  4004b2:	4620      	mov	r0, r4
  4004b4:	4639      	mov	r1, r7
  4004b6:	462a      	mov	r2, r5
  4004b8:	4b27      	ldr	r3, [pc, #156]	; (400558 <configure_pwm+0x134>)
  4004ba:	4798      	blx	r3
	
	/* Initialize PWM channel for U3-1 */
	/* Period is center-aligned */
	g_pwm_channel.alignment = PWM_ALIGN_LEFT;
  4004bc:	f8ad 501c 	strh.w	r5, [sp, #28]
	/* Output waveform starts at a high level */
	g_pwm_channel.polarity = PWM_HIGH;
  4004c0:	f88d 701e 	strb.w	r7, [sp, #30]
	/* Use PWM clock A as source clock */
	g_pwm_channel.ul_prescaler = PWM_CMR_CPRE_CLKA;
  4004c4:	f8cd a018 	str.w	sl, [sp, #24]
	/* Period value of output waveform */
	g_pwm_channel.ul_period = PERIOD_VALUE;
  4004c8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
	/* Duty cycle value of output waveform */
	g_pwm_channel.ul_duty = INIT_DUTY_VALUE;
  4004cc:	9508      	str	r5, [sp, #32]
	g_pwm_channel.channel = PIN_PWM_IN3_CHANNEL;
  4004ce:	f04f 0b02 	mov.w	fp, #2
  4004d2:	f8cd b014 	str.w	fp, [sp, #20]
	
	pwm_channel_init(PWM, &g_pwm_channel);
  4004d6:	4620      	mov	r0, r4
  4004d8:	4631      	mov	r1, r6
  4004da:	47c0      	blx	r8
	
	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM, PIN_PWM_IN3_CHANNEL, 0);
  4004dc:	4620      	mov	r0, r4
  4004de:	4659      	mov	r1, fp
  4004e0:	462a      	mov	r2, r5
  4004e2:	4b1d      	ldr	r3, [pc, #116]	; (400558 <configure_pwm+0x134>)
  4004e4:	4798      	blx	r3
	
	/* Initialize PWM general channel */
	/* Period is center-aligned */
	g_pwm_channel.alignment = PWM_ALIGN_LEFT;
  4004e6:	f8ad 501c 	strh.w	r5, [sp, #28]
	/* Output waveform starts at a high level */
	g_pwm_channel.polarity = PWM_HIGH;
  4004ea:	f88d 701e 	strb.w	r7, [sp, #30]
	/* Use PWM clock A as source clock */
	g_pwm_channel.ul_prescaler = PWM_CMR_CPRE_CLKA;
  4004ee:	f8cd a018 	str.w	sl, [sp, #24]
	/* Period value of output waveform */
	g_pwm_channel.ul_period = PERIOD_VALUE;
  4004f2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
	/* Duty cycle value of output waveform */
	g_pwm_channel.ul_duty = INIT_DUTY_VALUE;
  4004f6:	9508      	str	r5, [sp, #32]
	g_pwm_channel.channel = PIN_PWM_GENERAL_CHANNEL;
  4004f8:	f04f 0903 	mov.w	r9, #3
  4004fc:	f8cd 9014 	str.w	r9, [sp, #20]
	
	pwm_channel_init(PWM, &g_pwm_channel);
  400500:	4620      	mov	r0, r4
  400502:	4631      	mov	r1, r6
  400504:	47c0      	blx	r8
	
	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM, PIN_PWM_GENERAL_CHANNEL, 0);
  400506:	4620      	mov	r0, r4
  400508:	4649      	mov	r1, r9
  40050a:	462a      	mov	r2, r5
  40050c:	4b12      	ldr	r3, [pc, #72]	; (400558 <configure_pwm+0x134>)
  40050e:	4798      	blx	r3
	//NVIC_ClearPendingIRQ(PWM_IRQn);
	//NVIC_SetPriority(PWM_IRQn, 0);
	//NVIC_EnableIRQ(PWM_IRQn);
	
	/* Enable PWM channels */
	pwm_channel_enable(PWM, PIN_PWM_IN1_CHANNEL);
  400510:	4620      	mov	r0, r4
  400512:	4629      	mov	r1, r5
  400514:	4d11      	ldr	r5, [pc, #68]	; (40055c <configure_pwm+0x138>)
  400516:	47a8      	blx	r5
	pwm_channel_enable(PWM, PIN_PWM_IN2_CHANNEL);
  400518:	4620      	mov	r0, r4
  40051a:	4639      	mov	r1, r7
  40051c:	47a8      	blx	r5
	pwm_channel_enable(PWM, PIN_PWM_IN3_CHANNEL);
  40051e:	4620      	mov	r0, r4
  400520:	4659      	mov	r1, fp
  400522:	47a8      	blx	r5
	pwm_channel_enable(PWM, PIN_PWM_GENERAL_CHANNEL);
  400524:	4620      	mov	r0, r4
  400526:	4649      	mov	r1, r9
  400528:	47a8      	blx	r5
	return g_pwm_channel;
  40052a:	9c01      	ldr	r4, [sp, #4]
  40052c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  40052e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400530:	6833      	ldr	r3, [r6, #0]
  400532:	6023      	str	r3, [r4, #0]
}
  400534:	9801      	ldr	r0, [sp, #4]
  400536:	b00b      	add	sp, #44	; 0x2c
  400538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40053c:	00401c5d 	.word	0x00401c5d
  400540:	40020000 	.word	0x40020000
  400544:	00401d8d 	.word	0x00401d8d
  400548:	00030d40 	.word	0x00030d40
  40054c:	02dc6c00 	.word	0x02dc6c00
  400550:	00401ce1 	.word	0x00401ce1
  400554:	00401d99 	.word	0x00401d99
  400558:	00401da5 	.word	0x00401da5
  40055c:	00401d81 	.word	0x00401d81
  400560:	00401d21 	.word	0x00401d21

00400564 <configure_tc>:

void configure_tc(void)
{
  400564:	b530      	push	{r4, r5, lr}
  400566:	b085      	sub	sp, #20
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	/* Configure PMC */
	pmc_enable_periph_clk(ID_TC0);
  400568:	2017      	movs	r0, #23
  40056a:	4b14      	ldr	r3, [pc, #80]	; (4005bc <configure_tc+0x58>)
  40056c:	4798      	blx	r3

	/** Configure TC for a 4Hz frequency and trigger on RC compare. */
	tc_find_mck_divisor(TC_HZ_FREQUENCY, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40056e:	4d14      	ldr	r5, [pc, #80]	; (4005c0 <configure_tc+0x5c>)
  400570:	9500      	str	r5, [sp, #0]
  400572:	2002      	movs	r0, #2
  400574:	4629      	mov	r1, r5
  400576:	aa03      	add	r2, sp, #12
  400578:	ab02      	add	r3, sp, #8
  40057a:	4c12      	ldr	r4, [pc, #72]	; (4005c4 <configure_tc+0x60>)
  40057c:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  40057e:	4c12      	ldr	r4, [pc, #72]	; (4005c8 <configure_tc+0x64>)
  400580:	4620      	mov	r0, r4
  400582:	2100      	movs	r1, #0
  400584:	9a02      	ldr	r2, [sp, #8]
  400586:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  40058a:	4b10      	ldr	r3, [pc, #64]	; (4005cc <configure_tc+0x68>)
  40058c:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_HZ_FREQUENCY);
  40058e:	9a03      	ldr	r2, [sp, #12]
  400590:	fbb5 f2f2 	udiv	r2, r5, r2
  400594:	4620      	mov	r0, r4
  400596:	2100      	movs	r1, #0
  400598:	0852      	lsrs	r2, r2, #1
  40059a:	4b0d      	ldr	r3, [pc, #52]	; (4005d0 <configure_tc+0x6c>)
  40059c:	4798      	blx	r3
  40059e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4005a2:	4b0c      	ldr	r3, [pc, #48]	; (4005d4 <configure_tc+0x70>)
  4005a4:	601a      	str	r2, [r3, #0]

	/* Configure and enable interrupt on RC compare */
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  4005a6:	4620      	mov	r0, r4
  4005a8:	2100      	movs	r1, #0
  4005aa:	2210      	movs	r2, #16
  4005ac:	4b0a      	ldr	r3, [pc, #40]	; (4005d8 <configure_tc+0x74>)
  4005ae:	4798      	blx	r3
	tc_start(TC0, 0);
  4005b0:	4620      	mov	r0, r4
  4005b2:	2100      	movs	r1, #0
  4005b4:	4b09      	ldr	r3, [pc, #36]	; (4005dc <configure_tc+0x78>)
  4005b6:	4798      	blx	r3
  4005b8:	b005      	add	sp, #20
  4005ba:	bd30      	pop	{r4, r5, pc}
  4005bc:	00401c5d 	.word	0x00401c5d
  4005c0:	02dc6c00 	.word	0x02dc6c00
  4005c4:	00400255 	.word	0x00400255
  4005c8:	40010000 	.word	0x40010000
  4005cc:	00400219 	.word	0x00400219
  4005d0:	0040023d 	.word	0x0040023d
  4005d4:	e000e100 	.word	0xe000e100
  4005d8:	00400245 	.word	0x00400245
  4005dc:	00400235 	.word	0x00400235

004005e0 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4005e0:	b470      	push	{r4, r5, r6}
  4005e2:	b083      	sub	sp, #12
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  4005e4:	f1c0 0011 	rsb	r0, r0, #17
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4005e8:	2810      	cmp	r0, #16
  4005ea:	bf34      	ite	cc
  4005ec:	4606      	movcc	r6, r0
  4005ee:	2610      	movcs	r6, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4005f0:	2e00      	cmp	r6, #0
  4005f2:	bf08      	it	eq
  4005f4:	2601      	moveq	r6, #1

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4005f6:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4005f8:	4d0f      	ldr	r5, [pc, #60]	; (400638 <aat31xx_set_backlight+0x58>)
  4005fa:	f44f 5400 	mov.w	r4, #8192	; 0x2000
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  4005fe:	2018      	movs	r0, #24
  400600:	636c      	str	r4, [r5, #52]	; 0x34
  400602:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  400604:	9b01      	ldr	r3, [sp, #4]
  400606:	1e5a      	subs	r2, r3, #1
  400608:	9201      	str	r2, [sp, #4]
  40060a:	2b00      	cmp	r3, #0
  40060c:	d1fa      	bne.n	400604 <aat31xx_set_backlight+0x24>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40060e:	632c      	str	r4, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400610:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  400612:	9b01      	ldr	r3, [sp, #4]
  400614:	1e5a      	subs	r2, r3, #1
  400616:	9201      	str	r2, [sp, #4]
  400618:	2b00      	cmp	r3, #0
  40061a:	d1fa      	bne.n	400612 <aat31xx_set_backlight+0x32>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40061c:	3101      	adds	r1, #1
  40061e:	428e      	cmp	r6, r1
  400620:	d8ee      	bhi.n	400600 <aat31xx_set_backlight+0x20>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  400622:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400626:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400628:	9b01      	ldr	r3, [sp, #4]
  40062a:	1e5a      	subs	r2, r3, #1
  40062c:	9201      	str	r2, [sp, #4]
  40062e:	2b00      	cmp	r3, #0
  400630:	d1fa      	bne.n	400628 <aat31xx_set_backlight+0x48>
	}
}
  400632:	b003      	add	sp, #12
  400634:	bc70      	pop	{r4, r5, r6}
  400636:	4770      	bx	lr
  400638:	400e1200 	.word	0x400e1200

0040063c <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  40063c:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40063e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400642:	4b06      	ldr	r3, [pc, #24]	; (40065c <aat31xx_disable_backlight+0x20>)
  400644:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400646:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40064a:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40064c:	9b01      	ldr	r3, [sp, #4]
  40064e:	1e5a      	subs	r2, r3, #1
  400650:	9201      	str	r2, [sp, #4]
  400652:	2b00      	cmp	r3, #0
  400654:	d1fa      	bne.n	40064c <aat31xx_disable_backlight+0x10>
	}
}
  400656:	b002      	add	sp, #8
  400658:	4770      	bx	lr
  40065a:	bf00      	nop
  40065c:	400e1200 	.word	0x400e1200

00400660 <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  400660:	b082      	sub	sp, #8
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400662:	2300      	movs	r3, #0
  400664:	9301      	str	r3, [sp, #4]
  400666:	9b01      	ldr	r3, [sp, #4]
  400668:	4298      	cmp	r0, r3
  40066a:	d911      	bls.n	400690 <ili9225_delay+0x30>
		for(i = 0; i < 100000; i++) {
  40066c:	2100      	movs	r1, #0
  40066e:	4a09      	ldr	r2, [pc, #36]	; (400694 <ili9225_delay+0x34>)
  400670:	9101      	str	r1, [sp, #4]
  400672:	9b01      	ldr	r3, [sp, #4]
  400674:	4293      	cmp	r3, r2
  400676:	d805      	bhi.n	400684 <ili9225_delay+0x24>
  400678:	9b01      	ldr	r3, [sp, #4]
  40067a:	3301      	adds	r3, #1
  40067c:	9301      	str	r3, [sp, #4]
  40067e:	9b01      	ldr	r3, [sp, #4]
  400680:	4293      	cmp	r3, r2
  400682:	d9f9      	bls.n	400678 <ili9225_delay+0x18>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400684:	9b01      	ldr	r3, [sp, #4]
  400686:	3301      	adds	r3, #1
  400688:	9301      	str	r3, [sp, #4]
  40068a:	9b01      	ldr	r3, [sp, #4]
  40068c:	4283      	cmp	r3, r0
  40068e:	d3ef      	bcc.n	400670 <ili9225_delay+0x10>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  400690:	b002      	add	sp, #8
  400692:	4770      	bx	lr
  400694:	0001869f 	.word	0x0001869f

00400698 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400698:	b430      	push	{r4, r5}
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  40069a:	6804      	ldr	r4, [r0, #0]
  40069c:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  40069e:	bf84      	itt	hi
  4006a0:	24af      	movhi	r4, #175	; 0xaf
  4006a2:	6004      	strhi	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  4006a4:	6814      	ldr	r4, [r2, #0]
  4006a6:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  4006a8:	bf84      	itt	hi
  4006aa:	24af      	movhi	r4, #175	; 0xaf
  4006ac:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  4006ae:	680c      	ldr	r4, [r1, #0]
  4006b0:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  4006b2:	bf84      	itt	hi
  4006b4:	24db      	movhi	r4, #219	; 0xdb
  4006b6:	600c      	strhi	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  4006b8:	681c      	ldr	r4, [r3, #0]
  4006ba:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  4006bc:	bf84      	itt	hi
  4006be:	24db      	movhi	r4, #219	; 0xdb
  4006c0:	601c      	strhi	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4006c2:	6804      	ldr	r4, [r0, #0]
  4006c4:	6815      	ldr	r5, [r2, #0]
  4006c6:	42ac      	cmp	r4, r5
		ul = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4006c8:	bf84      	itt	hi
  4006ca:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = ul;
  4006cc:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4006ce:	680a      	ldr	r2, [r1, #0]
  4006d0:	6818      	ldr	r0, [r3, #0]
  4006d2:	4282      	cmp	r2, r0
		ul = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4006d4:	bf84      	itt	hi
  4006d6:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = ul;
  4006d8:	601a      	strhi	r2, [r3, #0]
	}
}
  4006da:	bc30      	pop	{r4, r5}
  4006dc:	4770      	bx	lr
  4006de:	bf00      	nop

004006e0 <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  4006e0:	b570      	push	{r4, r5, r6, lr}
  4006e2:	4606      	mov	r6, r0
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  4006e4:	4c0b      	ldr	r4, [pc, #44]	; (400714 <ili9225_write_cmd+0x34>)
  4006e6:	4620      	mov	r0, r4
  4006e8:	2102      	movs	r1, #2
  4006ea:	2200      	movs	r2, #0
  4006ec:	4d0a      	ldr	r5, [pc, #40]	; (400718 <ili9225_write_cmd+0x38>)
  4006ee:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4006f0:	2301      	movs	r3, #1
  4006f2:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  4006f4:	201c      	movs	r0, #28
  4006f6:	4b09      	ldr	r3, [pc, #36]	; (40071c <ili9225_write_cmd+0x3c>)
  4006f8:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  4006fa:	4620      	mov	r0, r4
  4006fc:	4631      	mov	r1, r6
  4006fe:	2202      	movs	r2, #2
  400700:	2300      	movs	r3, #0
  400702:	4e07      	ldr	r6, [pc, #28]	; (400720 <ili9225_write_cmd+0x40>)
  400704:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400706:	2102      	movs	r1, #2
  400708:	6021      	str	r1, [r4, #0]

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  40070a:	4620      	mov	r0, r4
  40070c:	2280      	movs	r2, #128	; 0x80
  40070e:	47a8      	blx	r5
  400710:	bd70      	pop	{r4, r5, r6, pc}
  400712:	bf00      	nop
  400714:	40008000 	.word	0x40008000
  400718:	00400ce1 	.word	0x00400ce1
  40071c:	004017fd 	.word	0x004017fd
  400720:	00400c25 	.word	0x00400c25

00400724 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  400724:	b538      	push	{r3, r4, r5, lr}
  400726:	4605      	mov	r5, r0
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400728:	4c07      	ldr	r4, [pc, #28]	; (400748 <ili9225_write_ram+0x24>)
  40072a:	2301      	movs	r3, #1
  40072c:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  40072e:	201c      	movs	r0, #28
  400730:	4b06      	ldr	r3, [pc, #24]	; (40074c <ili9225_write_ram+0x28>)
  400732:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  400734:	4620      	mov	r0, r4
  400736:	4629      	mov	r1, r5
  400738:	2202      	movs	r2, #2
  40073a:	2300      	movs	r3, #0
  40073c:	4d04      	ldr	r5, [pc, #16]	; (400750 <ili9225_write_ram+0x2c>)
  40073e:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400740:	2302      	movs	r3, #2
  400742:	6023      	str	r3, [r4, #0]
  400744:	bd38      	pop	{r3, r4, r5, pc}
  400746:	bf00      	nop
  400748:	40008000 	.word	0x40008000
  40074c:	004017e1 	.word	0x004017e1
  400750:	00400c25 	.word	0x00400c25

00400754 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  400754:	b510      	push	{r4, lr}
  400756:	460c      	mov	r4, r1
	ili9225_write_cmd(uc_reg);
  400758:	4b02      	ldr	r3, [pc, #8]	; (400764 <ili9225_write_register+0x10>)
  40075a:	4798      	blx	r3
	ili9225_write_ram(us_data);
  40075c:	4620      	mov	r0, r4
  40075e:	4b02      	ldr	r3, [pc, #8]	; (400768 <ili9225_write_register+0x14>)
  400760:	4798      	blx	r3
  400762:	bd10      	pop	{r4, pc}
  400764:	004006e1 	.word	0x004006e1
  400768:	00400725 	.word	0x00400725

0040076c <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  40076c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400770:	b082      	sub	sp, #8
  400772:	4605      	mov	r5, r0
	volatile uint32_t i;
	if (ul_size == 0)
  400774:	460c      	mov	r4, r1
  400776:	b1f1      	cbz	r1, 4007b6 <ili9225_write_ram_buffer+0x4a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400778:	2201      	movs	r2, #1
  40077a:	4b10      	ldr	r3, [pc, #64]	; (4007bc <ili9225_write_ram_buffer+0x50>)
  40077c:	601a      	str	r2, [r3, #0]

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  40077e:	201c      	movs	r0, #28
  400780:	4b0f      	ldr	r3, [pc, #60]	; (4007c0 <ili9225_write_ram_buffer+0x54>)
  400782:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  400784:	2300      	movs	r3, #0
  400786:	9301      	str	r3, [sp, #4]
  400788:	9b01      	ldr	r3, [sp, #4]
  40078a:	429c      	cmp	r4, r3
  40078c:	d910      	bls.n	4007b0 <ili9225_write_ram_buffer+0x44>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  40078e:	f8df 802c 	ldr.w	r8, [pc, #44]	; 4007bc <ili9225_write_ram_buffer+0x50>
  400792:	2702      	movs	r7, #2
  400794:	4e0b      	ldr	r6, [pc, #44]	; (4007c4 <ili9225_write_ram_buffer+0x58>)
  400796:	9b01      	ldr	r3, [sp, #4]
  400798:	4640      	mov	r0, r8
  40079a:	f835 1013 	ldrh.w	r1, [r5, r3, lsl #1]
  40079e:	463a      	mov	r2, r7
  4007a0:	2300      	movs	r3, #0
  4007a2:	47b0      	blx	r6
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  4007a4:	9b01      	ldr	r3, [sp, #4]
  4007a6:	3301      	adds	r3, #1
  4007a8:	9301      	str	r3, [sp, #4]
  4007aa:	9b01      	ldr	r3, [sp, #4]
  4007ac:	429c      	cmp	r4, r3
  4007ae:	d8f2      	bhi.n	400796 <ili9225_write_ram_buffer+0x2a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4007b0:	2202      	movs	r2, #2
  4007b2:	4b02      	ldr	r3, [pc, #8]	; (4007bc <ili9225_write_ram_buffer+0x50>)
  4007b4:	601a      	str	r2, [r3, #0]
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
}
  4007b6:	b002      	add	sp, #8
  4007b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4007bc:	40008000 	.word	0x40008000
  4007c0:	004017e1 	.word	0x004017e1
  4007c4:	00400c25 	.word	0x00400c25

004007c8 <ili9225_spi_handler>:
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
	return p_spi->SPI_IMR;
  4007c8:	4b03      	ldr	r3, [pc, #12]	; (4007d8 <ili9225_spi_handler+0x10>)
  4007ca:	69da      	ldr	r2, [r3, #28]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IDR = ul_sources;
  4007cc:	619a      	str	r2, [r3, #24]
	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  4007ce:	2201      	movs	r2, #1
  4007d0:	4b02      	ldr	r3, [pc, #8]	; (4007dc <ili9225_spi_handler+0x14>)
  4007d2:	701a      	strb	r2, [r3, #0]
  4007d4:	4770      	bx	lr
  4007d6:	bf00      	nop
  4007d8:	40008000 	.word	0x40008000
  4007dc:	20000ad8 	.word	0x20000ad8

004007e0 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  4007e0:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1,
  4007e2:	2007      	movs	r0, #7
  4007e4:	f241 0117 	movw	r1, #4119	; 0x1017
  4007e8:	4b01      	ldr	r3, [pc, #4]	; (4007f0 <ili9225_display_on+0x10>)
  4007ea:	4798      	blx	r3
  4007ec:	bd08      	pop	{r3, pc}
  4007ee:	bf00      	nop
  4007f0:	00400755 	.word	0x00400755

004007f4 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  4007f4:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  4007f6:	2007      	movs	r0, #7
  4007f8:	2100      	movs	r1, #0
  4007fa:	4b01      	ldr	r3, [pc, #4]	; (400800 <ili9225_display_off+0xc>)
  4007fc:	4798      	blx	r3
  4007fe:	bd08      	pop	{r3, pc}
  400800:	00400755 	.word	0x00400755

00400804 <ili9225_set_foreground_color>:
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
  400804:	f400 417c 	and.w	r1, r0, #64512	; 0xfc00
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  400808:	f400 0378 	and.w	r3, r0, #16252928	; 0xf80000
  40080c:	0a1b      	lsrs	r3, r3, #8
  40080e:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  400812:	f3c0 00c4 	ubfx	r0, r0, #3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  400816:	4301      	orrs	r1, r0
  400818:	4a04      	ldr	r2, [pc, #16]	; (40082c <ili9225_set_foreground_color+0x28>)
  40081a:	1e93      	subs	r3, r2, #2
  40081c:	f502 72af 	add.w	r2, r2, #350	; 0x15e
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = w_color;
  400820:	f823 1f02 	strh.w	r1, [r3, #2]!
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400824:	4293      	cmp	r3, r2
  400826:	d1fb      	bne.n	400820 <ili9225_set_foreground_color+0x1c>
		g_ul_pixel_cache[i] = w_color;
	}
}
  400828:	4770      	bx	lr
  40082a:	bf00      	nop
  40082c:	20000978 	.word	0x20000978

00400830 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400832:	4606      	mov	r6, r0
  400834:	460d      	mov	r5, r1
  400836:	461f      	mov	r7, r3
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  400838:	3a01      	subs	r2, #1
  40083a:	1811      	adds	r1, r2, r0
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  40083c:	2036      	movs	r0, #54	; 0x36
  40083e:	b2c9      	uxtb	r1, r1
  400840:	4c06      	ldr	r4, [pc, #24]	; (40085c <ili9225_set_window+0x2c>)
  400842:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  400844:	2037      	movs	r0, #55	; 0x37
  400846:	b2f1      	uxtb	r1, r6
  400848:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  40084a:	3f01      	subs	r7, #1
  40084c:	1979      	adds	r1, r7, r5
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  40084e:	2038      	movs	r0, #56	; 0x38
  400850:	b2c9      	uxtb	r1, r1
  400852:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  400854:	2039      	movs	r0, #57	; 0x39
  400856:	b2e9      	uxtb	r1, r5
  400858:	47a0      	blx	r4
  40085a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40085c:	00400755 	.word	0x00400755

00400860 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  400860:	b538      	push	{r3, r4, r5, lr}
  400862:	460d      	mov	r5, r1
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  400864:	b2c1      	uxtb	r1, r0
  400866:	2020      	movs	r0, #32
  400868:	4c02      	ldr	r4, [pc, #8]	; (400874 <ili9225_set_cursor_position+0x14>)
  40086a:	47a0      	blx	r4
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  40086c:	2021      	movs	r0, #33	; 0x21
  40086e:	b2e9      	uxtb	r1, r5
  400870:	47a0      	blx	r4
  400872:	bd38      	pop	{r3, r4, r5, pc}
  400874:	00400755 	.word	0x00400755

00400878 <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  400878:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40087c:	b085      	sub	sp, #20
  40087e:	4681      	mov	r9, r0
	struct spi_device ILI9225_SPI_DEVICE = {
  400880:	f04f 0802 	mov.w	r8, #2
  400884:	af04      	add	r7, sp, #16
  400886:	f847 8d04 	str.w	r8, [r7, #-4]!
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  40088a:	201d      	movs	r0, #29
  40088c:	4c5e      	ldr	r4, [pc, #376]	; (400a08 <ili9225_init+0x190>)
  40088e:	47a0      	blx	r4
	ili9225_delay(2); /* wait for at least 2ms */
  400890:	4640      	mov	r0, r8
  400892:	4e5e      	ldr	r6, [pc, #376]	; (400a0c <ili9225_init+0x194>)
  400894:	47b0      	blx	r6

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  400896:	201d      	movs	r0, #29
  400898:	4b5d      	ldr	r3, [pc, #372]	; (400a10 <ili9225_init+0x198>)
  40089a:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  40089c:	2014      	movs	r0, #20
  40089e:	47b0      	blx	r6

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  4008a0:	201d      	movs	r0, #29
  4008a2:	47a0      	blx	r4
	ili9225_delay(50); /* wait for at least 50ms */
  4008a4:	2032      	movs	r0, #50	; 0x32
  4008a6:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4008a8:	4c5a      	ldr	r4, [pc, #360]	; (400a14 <ili9225_init+0x19c>)
  4008aa:	f8c4 8000 	str.w	r8, [r4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  4008ae:	2380      	movs	r3, #128	; 0x80
  4008b0:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  4008b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4008b6:	6023      	str	r3, [r4, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4008b8:	4b57      	ldr	r3, [pc, #348]	; (400a18 <ili9225_init+0x1a0>)
  4008ba:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4008be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4008c2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4008c6:	2500      	movs	r5, #0
  4008c8:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4008cc:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  4008ce:	4620      	mov	r0, r4
  4008d0:	4b52      	ldr	r3, [pc, #328]	; (400a1c <ili9225_init+0x1a4>)
  4008d2:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  4008d4:	9500      	str	r5, [sp, #0]
  4008d6:	4620      	mov	r0, r4
  4008d8:	4639      	mov	r1, r7
  4008da:	462a      	mov	r2, r5
  4008dc:	4b50      	ldr	r3, [pc, #320]	; (400a20 <ili9225_init+0x1a8>)
  4008de:	f8df c15c 	ldr.w	ip, [pc, #348]	; 400a3c <ili9225_init+0x1c4>
  4008e2:	47e0      	blx	ip
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  4008e4:	4620      	mov	r0, r4
  4008e6:	4639      	mov	r1, r7
  4008e8:	4b4e      	ldr	r3, [pc, #312]	; (400a24 <ili9225_init+0x1ac>)
  4008ea:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4008ec:	2701      	movs	r7, #1
  4008ee:	6027      	str	r7, [r4, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  4008f0:	6167      	str	r7, [r4, #20]
	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);

	/* Turn off LCD */
	ili9225_display_off();
  4008f2:	4b4d      	ldr	r3, [pc, #308]	; (400a28 <ili9225_init+0x1b0>)
  4008f4:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  4008f6:	4638      	mov	r0, r7
  4008f8:	f44f 718e 	mov.w	r1, #284	; 0x11c
  4008fc:	4c4b      	ldr	r4, [pc, #300]	; (400a2c <ili9225_init+0x1b4>)
  4008fe:	47a0      	blx	r4
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  400900:	4640      	mov	r0, r8
  400902:	f44f 7180 	mov.w	r1, #256	; 0x100
  400906:	47a0      	blx	r4
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  400908:	2003      	movs	r0, #3
  40090a:	f241 0130 	movw	r1, #4144	; 0x1030
  40090e:	47a0      	blx	r4
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  400910:	2008      	movs	r0, #8
  400912:	f640 0108 	movw	r1, #2056	; 0x808
  400916:	47a0      	blx	r4
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  400918:	200c      	movs	r0, #12
  40091a:	4639      	mov	r1, r7
  40091c:	47a0      	blx	r4
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  40091e:	200f      	movs	r0, #15
  400920:	f640 2101 	movw	r1, #2561	; 0xa01
  400924:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  400926:	2020      	movs	r0, #32
  400928:	21b0      	movs	r1, #176	; 0xb0
  40092a:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  40092c:	2021      	movs	r0, #33	; 0x21
  40092e:	21dc      	movs	r1, #220	; 0xdc
  400930:	47a0      	blx	r4

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  400932:	2010      	movs	r0, #16
  400934:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  400938:	47a0      	blx	r4
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  40093a:	2011      	movs	r0, #17
  40093c:	f241 0138 	movw	r1, #4152	; 0x1038
  400940:	47a0      	blx	r4
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  400942:	2032      	movs	r0, #50	; 0x32
  400944:	47b0      	blx	r6

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  400946:	2012      	movs	r0, #18
  400948:	f241 1121 	movw	r1, #4385	; 0x1121
  40094c:	47a0      	blx	r4
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  40094e:	2013      	movs	r0, #19
  400950:	214e      	movs	r1, #78	; 0x4e
  400952:	47a0      	blx	r4
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  400954:	2014      	movs	r0, #20
  400956:	f246 716f 	movw	r1, #26479	; 0x676f
  40095a:	47a0      	blx	r4
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  40095c:	2030      	movs	r0, #48	; 0x30
  40095e:	4629      	mov	r1, r5
  400960:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  400962:	2031      	movs	r0, #49	; 0x31
  400964:	21db      	movs	r1, #219	; 0xdb
  400966:	47a0      	blx	r4
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  400968:	2032      	movs	r0, #50	; 0x32
  40096a:	4629      	mov	r1, r5
  40096c:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  40096e:	2033      	movs	r0, #51	; 0x33
  400970:	4629      	mov	r1, r5
  400972:	47a0      	blx	r4
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  400974:	2034      	movs	r0, #52	; 0x34
  400976:	21db      	movs	r1, #219	; 0xdb
  400978:	47a0      	blx	r4
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  40097a:	2035      	movs	r0, #53	; 0x35
  40097c:	4629      	mov	r1, r5
  40097e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  400980:	2036      	movs	r0, #54	; 0x36
  400982:	21b0      	movs	r1, #176	; 0xb0
  400984:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  400986:	2037      	movs	r0, #55	; 0x37
  400988:	4629      	mov	r1, r5
  40098a:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  40098c:	2038      	movs	r0, #56	; 0x38
  40098e:	21dc      	movs	r1, #220	; 0xdc
  400990:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  400992:	2039      	movs	r0, #57	; 0x39
  400994:	4629      	mov	r1, r5
  400996:	47a0      	blx	r4

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  400998:	2050      	movs	r0, #80	; 0x50
  40099a:	4629      	mov	r1, r5
  40099c:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  40099e:	2051      	movs	r0, #81	; 0x51
  4009a0:	f240 610a 	movw	r1, #1546	; 0x60a
  4009a4:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  4009a6:	2052      	movs	r0, #82	; 0x52
  4009a8:	f640 510a 	movw	r1, #3338	; 0xd0a
  4009ac:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  4009ae:	2053      	movs	r0, #83	; 0x53
  4009b0:	f240 3103 	movw	r1, #771	; 0x303
  4009b4:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  4009b6:	2054      	movs	r0, #84	; 0x54
  4009b8:	f640 210d 	movw	r1, #2573	; 0xa0d
  4009bc:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  4009be:	2055      	movs	r0, #85	; 0x55
  4009c0:	f640 2106 	movw	r1, #2566	; 0xa06
  4009c4:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  4009c6:	2056      	movs	r0, #86	; 0x56
  4009c8:	4629      	mov	r1, r5
  4009ca:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  4009cc:	2057      	movs	r0, #87	; 0x57
  4009ce:	f240 3103 	movw	r1, #771	; 0x303
  4009d2:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  4009d4:	2058      	movs	r0, #88	; 0x58
  4009d6:	4629      	mov	r1, r5
  4009d8:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  4009da:	2059      	movs	r0, #89	; 0x59
  4009dc:	4629      	mov	r1, r5
  4009de:	47a0      	blx	r4

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4009e0:	4628      	mov	r0, r5
  4009e2:	4629      	mov	r1, r5
  4009e4:	f8d9 2000 	ldr.w	r2, [r9]
  4009e8:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4009ec:	4c10      	ldr	r4, [pc, #64]	; (400a30 <ili9225_init+0x1b8>)
  4009ee:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  4009f0:	f8d9 0008 	ldr.w	r0, [r9, #8]
  4009f4:	4b0f      	ldr	r3, [pc, #60]	; (400a34 <ili9225_init+0x1bc>)
  4009f6:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  4009f8:	4628      	mov	r0, r5
  4009fa:	4629      	mov	r1, r5
  4009fc:	4b0e      	ldr	r3, [pc, #56]	; (400a38 <ili9225_init+0x1c0>)
  4009fe:	4798      	blx	r3
	return 0;
}
  400a00:	4628      	mov	r0, r5
  400a02:	b005      	add	sp, #20
  400a04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400a08:	004017e1 	.word	0x004017e1
  400a0c:	00400661 	.word	0x00400661
  400a10:	004017fd 	.word	0x004017fd
  400a14:	40008000 	.word	0x40008000
  400a18:	e000e100 	.word	0xe000e100
  400a1c:	00400119 	.word	0x00400119
  400a20:	00bebc20 	.word	0x00bebc20
  400a24:	004001e9 	.word	0x004001e9
  400a28:	004007f5 	.word	0x004007f5
  400a2c:	00400755 	.word	0x00400755
  400a30:	00400831 	.word	0x00400831
  400a34:	00400805 	.word	0x00400805
  400a38:	00400861 	.word	0x00400861
  400a3c:	0040016d 	.word	0x0040016d

00400a40 <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400a40:	b508      	push	{r3, lr}
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  400a42:	28af      	cmp	r0, #175	; 0xaf
  400a44:	d80e      	bhi.n	400a64 <ili9225_draw_pixel+0x24>
  400a46:	29db      	cmp	r1, #219	; 0xdb
  400a48:	d80e      	bhi.n	400a68 <ili9225_draw_pixel+0x28>
		return 1;
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  400a4a:	b280      	uxth	r0, r0
  400a4c:	b289      	uxth	r1, r1
  400a4e:	4b07      	ldr	r3, [pc, #28]	; (400a6c <ili9225_draw_pixel+0x2c>)
  400a50:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400a52:	2022      	movs	r0, #34	; 0x22
  400a54:	4b06      	ldr	r3, [pc, #24]	; (400a70 <ili9225_draw_pixel+0x30>)
  400a56:	4798      	blx	r3
	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
  400a58:	4b06      	ldr	r3, [pc, #24]	; (400a74 <ili9225_draw_pixel+0x34>)
  400a5a:	8818      	ldrh	r0, [r3, #0]
  400a5c:	4b06      	ldr	r3, [pc, #24]	; (400a78 <ili9225_draw_pixel+0x38>)
  400a5e:	4798      	blx	r3
	return 0;
  400a60:	2000      	movs	r0, #0
  400a62:	bd08      	pop	{r3, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
		return 1;
  400a64:	2001      	movs	r0, #1
  400a66:	bd08      	pop	{r3, pc}
  400a68:	2001      	movs	r0, #1

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
	return 0;
}
  400a6a:	bd08      	pop	{r3, pc}
  400a6c:	00400861 	.word	0x00400861
  400a70:	004006e1 	.word	0x004006e1
  400a74:	20000978 	.word	0x20000978
  400a78:	00400725 	.word	0x00400725

00400a7c <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a80:	b084      	sub	sp, #16
  400a82:	9003      	str	r0, [sp, #12]
  400a84:	9102      	str	r1, [sp, #8]
  400a86:	9201      	str	r2, [sp, #4]
  400a88:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400a8a:	a803      	add	r0, sp, #12
  400a8c:	a902      	add	r1, sp, #8
  400a8e:	aa01      	add	r2, sp, #4
  400a90:	466b      	mov	r3, sp
  400a92:	4c21      	ldr	r4, [pc, #132]	; (400b18 <ili9225_draw_filled_rectangle+0x9c>)
  400a94:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  400a96:	9a03      	ldr	r2, [sp, #12]
  400a98:	9b02      	ldr	r3, [sp, #8]
  400a9a:	9901      	ldr	r1, [sp, #4]
  400a9c:	1c4d      	adds	r5, r1, #1
  400a9e:	9900      	ldr	r1, [sp, #0]
  400aa0:	1c4c      	adds	r4, r1, #1
  400aa2:	4610      	mov	r0, r2
  400aa4:	4619      	mov	r1, r3
  400aa6:	1aaa      	subs	r2, r5, r2
  400aa8:	1ae3      	subs	r3, r4, r3
  400aaa:	4c1c      	ldr	r4, [pc, #112]	; (400b1c <ili9225_draw_filled_rectangle+0xa0>)
  400aac:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  400aae:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400ab2:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400ab6:	4b1a      	ldr	r3, [pc, #104]	; (400b20 <ili9225_draw_filled_rectangle+0xa4>)
  400ab8:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400aba:	2022      	movs	r0, #34	; 0x22
  400abc:	4b19      	ldr	r3, [pc, #100]	; (400b24 <ili9225_draw_filled_rectangle+0xa8>)
  400abe:	4798      	blx	r3
	ili9225_set_cursor_position(ul_x1, ul_y1);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400ac0:	9b02      	ldr	r3, [sp, #8]
  400ac2:	9a00      	ldr	r2, [sp, #0]
  400ac4:	1ad2      	subs	r2, r2, r3
  400ac6:	9b01      	ldr	r3, [sp, #4]
  400ac8:	f103 0801 	add.w	r8, r3, #1
  400acc:	9b03      	ldr	r3, [sp, #12]
  400ace:	ebc3 0808 	rsb	r8, r3, r8
  400ad2:	fb02 8808 	mla	r8, r2, r8, r8
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400ad6:	4c14      	ldr	r4, [pc, #80]	; (400b28 <ili9225_draw_filled_rectangle+0xac>)
  400ad8:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  400adc:	09e4      	lsrs	r4, r4, #7
  400ade:	d007      	beq.n	400af0 <ili9225_draw_filled_rectangle+0x74>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  400ae0:	4f12      	ldr	r7, [pc, #72]	; (400b2c <ili9225_draw_filled_rectangle+0xb0>)
  400ae2:	26b0      	movs	r6, #176	; 0xb0
  400ae4:	4d12      	ldr	r5, [pc, #72]	; (400b30 <ili9225_draw_filled_rectangle+0xb4>)
  400ae6:	4638      	mov	r0, r7
  400ae8:	4631      	mov	r1, r6
  400aea:	47a8      	blx	r5
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  400aec:	3c01      	subs	r4, #1
  400aee:	d1fa      	bne.n	400ae6 <ili9225_draw_filled_rectangle+0x6a>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  400af0:	490d      	ldr	r1, [pc, #52]	; (400b28 <ili9225_draw_filled_rectangle+0xac>)
  400af2:	fba1 3108 	umull	r3, r1, r1, r8
  400af6:	09c9      	lsrs	r1, r1, #7
  400af8:	24b0      	movs	r4, #176	; 0xb0
  400afa:	480c      	ldr	r0, [pc, #48]	; (400b2c <ili9225_draw_filled_rectangle+0xb0>)
  400afc:	fb04 8111 	mls	r1, r4, r1, r8
  400b00:	4b0b      	ldr	r3, [pc, #44]	; (400b30 <ili9225_draw_filled_rectangle+0xb4>)
  400b02:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  400b04:	2000      	movs	r0, #0
  400b06:	4601      	mov	r1, r0
  400b08:	4622      	mov	r2, r4
  400b0a:	23dc      	movs	r3, #220	; 0xdc
  400b0c:	4c03      	ldr	r4, [pc, #12]	; (400b1c <ili9225_draw_filled_rectangle+0xa0>)
  400b0e:	47a0      	blx	r4
}
  400b10:	b004      	add	sp, #16
  400b12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400b16:	bf00      	nop
  400b18:	00400699 	.word	0x00400699
  400b1c:	00400831 	.word	0x00400831
  400b20:	00400861 	.word	0x00400861
  400b24:	004006e1 	.word	0x004006e1
  400b28:	ba2e8ba3 	.word	0xba2e8ba3
  400b2c:	20000978 	.word	0x20000978
  400b30:	0040076d 	.word	0x0040076d

00400b34 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400b38:	b087      	sub	sp, #28
  400b3a:	9004      	str	r0, [sp, #16]
  400b3c:	468b      	mov	fp, r1
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400b3e:	7813      	ldrb	r3, [r2, #0]
  400b40:	2b00      	cmp	r3, #0
  400b42:	d04a      	beq.n	400bda <ili9225_draw_string+0xa6>
  400b44:	9203      	str	r2, [sp, #12]
  400b46:	9002      	str	r0, [sp, #8]
  400b48:	4a25      	ldr	r2, [pc, #148]	; (400be0 <ili9225_draw_string+0xac>)
  400b4a:	f2a2 226b 	subw	r2, r2, #619	; 0x26b
  400b4e:	9205      	str	r2, [sp, #20]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  400b50:	f8df 9090 	ldr.w	r9, [pc, #144]	; 400be4 <ili9225_draw_string+0xb0>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400b54:	2b0a      	cmp	r3, #10
  400b56:	d104      	bne.n	400b62 <ili9225_draw_string+0x2e>
			ul_y += gfont.height + 2;
  400b58:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400b5c:	9b04      	ldr	r3, [sp, #16]
  400b5e:	9302      	str	r3, [sp, #8]
  400b60:	e035      	b.n	400bce <ili9225_draw_string+0x9a>
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400b62:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400b66:	009b      	lsls	r3, r3, #2
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400b68:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400b6c:	4a1c      	ldr	r2, [pc, #112]	; (400be0 <ili9225_draw_string+0xac>)
  400b6e:	4416      	add	r6, r2
  400b70:	9a05      	ldr	r2, [sp, #20]
  400b72:	441a      	add	r2, r3
  400b74:	9201      	str	r2, [sp, #4]
  400b76:	f8dd 8008 	ldr.w	r8, [sp, #8]
  400b7a:	2407      	movs	r4, #7
  400b7c:	4637      	mov	r7, r6
  400b7e:	eb0b 0a04 	add.w	sl, fp, r4
  400b82:	463d      	mov	r5, r7
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400b84:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400b88:	4123      	asrs	r3, r4
  400b8a:	f013 0f01 	tst.w	r3, #1
  400b8e:	d003      	beq.n	400b98 <ili9225_draw_string+0x64>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  400b90:	4640      	mov	r0, r8
  400b92:	ebc4 010a 	rsb	r1, r4, sl
  400b96:	47c8      	blx	r9
  400b98:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  400b9a:	f1b4 3fff 	cmp.w	r4, #4294967295
  400b9e:	d1f0      	bne.n	400b82 <ili9225_draw_string+0x4e>
  400ba0:	2407      	movs	r4, #7
  400ba2:	f10b 070f 	add.w	r7, fp, #15
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400ba6:	782b      	ldrb	r3, [r5, #0]
  400ba8:	4123      	asrs	r3, r4
  400baa:	f013 0f01 	tst.w	r3, #1
  400bae:	d002      	beq.n	400bb6 <ili9225_draw_string+0x82>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  400bb0:	4640      	mov	r0, r8
  400bb2:	1b39      	subs	r1, r7, r4
  400bb4:	47c8      	blx	r9
  400bb6:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400bb8:	2c01      	cmp	r4, #1
  400bba:	d1f4      	bne.n	400ba6 <ili9225_draw_string+0x72>
  400bbc:	3602      	adds	r6, #2
  400bbe:	f108 0801 	add.w	r8, r8, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400bc2:	9b01      	ldr	r3, [sp, #4]
  400bc4:	429e      	cmp	r6, r3
  400bc6:	d1d8      	bne.n	400b7a <ili9225_draw_string+0x46>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400bc8:	9a02      	ldr	r2, [sp, #8]
  400bca:	320c      	adds	r2, #12
  400bcc:	9202      	str	r2, [sp, #8]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400bce:	9a03      	ldr	r2, [sp, #12]
  400bd0:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400bd4:	9203      	str	r2, [sp, #12]
  400bd6:	2b00      	cmp	r3, #0
  400bd8:	d1bc      	bne.n	400b54 <ili9225_draw_string+0x20>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  400bda:	b007      	add	sp, #28
  400bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400be0:	004070c0 	.word	0x004070c0
  400be4:	00400a41 	.word	0x00400a41

00400be8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400be8:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400bea:	2015      	movs	r0, #21
  400bec:	4b01      	ldr	r3, [pc, #4]	; (400bf4 <spi_enable_clock+0xc>)
  400bee:	4798      	blx	r3
  400bf0:	bd08      	pop	{r3, pc}
  400bf2:	bf00      	nop
  400bf4:	00401c5d 	.word	0x00401c5d

00400bf8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400bf8:	6843      	ldr	r3, [r0, #4]
  400bfa:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400bfe:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400c00:	6843      	ldr	r3, [r0, #4]
  400c02:	0409      	lsls	r1, r1, #16
  400c04:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400c08:	430b      	orrs	r3, r1
  400c0a:	6043      	str	r3, [r0, #4]
  400c0c:	4770      	bx	lr
  400c0e:	bf00      	nop

00400c10 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  400c10:	6843      	ldr	r3, [r0, #4]
  400c12:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  400c16:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  400c18:	6843      	ldr	r3, [r0, #4]
  400c1a:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  400c1e:	6041      	str	r1, [r0, #4]
  400c20:	4770      	bx	lr
  400c22:	bf00      	nop

00400c24 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400c24:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400c26:	f643 2499 	movw	r4, #15001	; 0x3a99
  400c2a:	e001      	b.n	400c30 <spi_write+0xc>
		if (!timeout--) {
  400c2c:	3c01      	subs	r4, #1
  400c2e:	d011      	beq.n	400c54 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400c30:	6905      	ldr	r5, [r0, #16]
  400c32:	f015 0f02 	tst.w	r5, #2
  400c36:	d0f9      	beq.n	400c2c <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400c38:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400c3a:	f014 0f02 	tst.w	r4, #2
  400c3e:	d006      	beq.n	400c4e <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400c40:	0412      	lsls	r2, r2, #16
  400c42:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400c46:	4311      	orrs	r1, r2
		if (uc_last) {
  400c48:	b10b      	cbz	r3, 400c4e <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  400c4a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400c4e:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400c50:	2000      	movs	r0, #0
  400c52:	e000      	b.n	400c56 <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  400c54:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  400c56:	bc30      	pop	{r4, r5}
  400c58:	4770      	bx	lr
  400c5a:	bf00      	nop

00400c5c <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400c5c:	b132      	cbz	r2, 400c6c <spi_set_clock_polarity+0x10>
  400c5e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400c62:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c64:	f043 0301 	orr.w	r3, r3, #1
  400c68:	6303      	str	r3, [r0, #48]	; 0x30
  400c6a:	4770      	bx	lr
  400c6c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400c70:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c72:	f023 0301 	bic.w	r3, r3, #1
  400c76:	6303      	str	r3, [r0, #48]	; 0x30
  400c78:	4770      	bx	lr
  400c7a:	bf00      	nop

00400c7c <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400c7c:	b132      	cbz	r2, 400c8c <spi_set_clock_phase+0x10>
  400c7e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400c82:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c84:	f043 0302 	orr.w	r3, r3, #2
  400c88:	6303      	str	r3, [r0, #48]	; 0x30
  400c8a:	4770      	bx	lr
  400c8c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400c90:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c92:	f023 0302 	bic.w	r3, r3, #2
  400c96:	6303      	str	r3, [r0, #48]	; 0x30
  400c98:	4770      	bx	lr
  400c9a:	bf00      	nop

00400c9c <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400c9c:	2a04      	cmp	r2, #4
  400c9e:	d10a      	bne.n	400cb6 <spi_configure_cs_behavior+0x1a>
  400ca0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400ca4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400ca6:	f023 0308 	bic.w	r3, r3, #8
  400caa:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400cac:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400cae:	f043 0304 	orr.w	r3, r3, #4
  400cb2:	6303      	str	r3, [r0, #48]	; 0x30
  400cb4:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400cb6:	b952      	cbnz	r2, 400cce <spi_configure_cs_behavior+0x32>
  400cb8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400cbc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400cbe:	f023 0308 	bic.w	r3, r3, #8
  400cc2:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400cc4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400cc6:	f023 0304 	bic.w	r3, r3, #4
  400cca:	6303      	str	r3, [r0, #48]	; 0x30
  400ccc:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400cce:	2a08      	cmp	r2, #8
  400cd0:	d105      	bne.n	400cde <spi_configure_cs_behavior+0x42>
  400cd2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400cd6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400cd8:	f043 0308 	orr.w	r3, r3, #8
  400cdc:	6303      	str	r3, [r0, #48]	; 0x30
  400cde:	4770      	bx	lr

00400ce0 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400ce0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400ce4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400ce6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400cea:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400cec:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400cee:	431a      	orrs	r2, r3
  400cf0:	630a      	str	r2, [r1, #48]	; 0x30
  400cf2:	4770      	bx	lr

00400cf4 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400cf4:	1e43      	subs	r3, r0, #1
  400cf6:	4419      	add	r1, r3
  400cf8:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400cfc:	1e43      	subs	r3, r0, #1
  400cfe:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400d00:	bf94      	ite	ls
  400d02:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  400d04:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  400d08:	b200      	sxth	r0, r0
  400d0a:	4770      	bx	lr

00400d0c <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400d0c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400d10:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400d12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400d16:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400d18:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400d1a:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  400d1e:	630a      	str	r2, [r1, #48]	; 0x30
  400d20:	4770      	bx	lr
  400d22:	bf00      	nop

00400d24 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  400d24:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  400d28:	6b08      	ldr	r0, [r1, #48]	; 0x30
  400d2a:	b280      	uxth	r0, r0
  400d2c:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400d2e:	6b08      	ldr	r0, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
  400d30:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400d34:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400d38:	630a      	str	r2, [r1, #48]	; 0x30
  400d3a:	4770      	bx	lr

00400d3c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  400d3e:	b083      	sub	sp, #12
  400d40:	4605      	mov	r5, r0
  400d42:	460c      	mov	r4, r1
	uint32_t val = 0;
  400d44:	2300      	movs	r3, #0
  400d46:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400d48:	4b18      	ldr	r3, [pc, #96]	; (400dac <usart_serial_getchar+0x70>)
  400d4a:	4298      	cmp	r0, r3
  400d4c:	d107      	bne.n	400d5e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400d4e:	461f      	mov	r7, r3
  400d50:	4e17      	ldr	r6, [pc, #92]	; (400db0 <usart_serial_getchar+0x74>)
  400d52:	4638      	mov	r0, r7
  400d54:	4621      	mov	r1, r4
  400d56:	47b0      	blx	r6
  400d58:	2800      	cmp	r0, #0
  400d5a:	d1fa      	bne.n	400d52 <usart_serial_getchar+0x16>
  400d5c:	e017      	b.n	400d8e <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400d5e:	4b15      	ldr	r3, [pc, #84]	; (400db4 <usart_serial_getchar+0x78>)
  400d60:	4298      	cmp	r0, r3
  400d62:	d107      	bne.n	400d74 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400d64:	461e      	mov	r6, r3
  400d66:	4d12      	ldr	r5, [pc, #72]	; (400db0 <usart_serial_getchar+0x74>)
  400d68:	4630      	mov	r0, r6
  400d6a:	4621      	mov	r1, r4
  400d6c:	47a8      	blx	r5
  400d6e:	2800      	cmp	r0, #0
  400d70:	d1fa      	bne.n	400d68 <usart_serial_getchar+0x2c>
  400d72:	e018      	b.n	400da6 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400d74:	4b10      	ldr	r3, [pc, #64]	; (400db8 <usart_serial_getchar+0x7c>)
  400d76:	4298      	cmp	r0, r3
  400d78:	d109      	bne.n	400d8e <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400d7a:	461e      	mov	r6, r3
  400d7c:	4d0f      	ldr	r5, [pc, #60]	; (400dbc <usart_serial_getchar+0x80>)
  400d7e:	4630      	mov	r0, r6
  400d80:	a901      	add	r1, sp, #4
  400d82:	47a8      	blx	r5
  400d84:	2800      	cmp	r0, #0
  400d86:	d1fa      	bne.n	400d7e <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400d88:	9b01      	ldr	r3, [sp, #4]
  400d8a:	7023      	strb	r3, [r4, #0]
  400d8c:	e00b      	b.n	400da6 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400d8e:	4b0c      	ldr	r3, [pc, #48]	; (400dc0 <usart_serial_getchar+0x84>)
  400d90:	429d      	cmp	r5, r3
  400d92:	d108      	bne.n	400da6 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400d94:	461e      	mov	r6, r3
  400d96:	4d09      	ldr	r5, [pc, #36]	; (400dbc <usart_serial_getchar+0x80>)
  400d98:	4630      	mov	r0, r6
  400d9a:	a901      	add	r1, sp, #4
  400d9c:	47a8      	blx	r5
  400d9e:	2800      	cmp	r0, #0
  400da0:	d1fa      	bne.n	400d98 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400da2:	9b01      	ldr	r3, [sp, #4]
  400da4:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400da6:	b003      	add	sp, #12
  400da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400daa:	bf00      	nop
  400dac:	400e0600 	.word	0x400e0600
  400db0:	00401df9 	.word	0x00401df9
  400db4:	400e0800 	.word	0x400e0800
  400db8:	40024000 	.word	0x40024000
  400dbc:	00401e21 	.word	0x00401e21
  400dc0:	40028000 	.word	0x40028000

00400dc4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400dc4:	b570      	push	{r4, r5, r6, lr}
  400dc6:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400dc8:	4b1a      	ldr	r3, [pc, #104]	; (400e34 <usart_serial_putchar+0x70>)
  400dca:	4298      	cmp	r0, r3
  400dcc:	d107      	bne.n	400dde <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400dce:	461e      	mov	r6, r3
  400dd0:	4d19      	ldr	r5, [pc, #100]	; (400e38 <usart_serial_putchar+0x74>)
  400dd2:	4630      	mov	r0, r6
  400dd4:	4621      	mov	r1, r4
  400dd6:	47a8      	blx	r5
  400dd8:	2800      	cmp	r0, #0
  400dda:	d1fa      	bne.n	400dd2 <usart_serial_putchar+0xe>
  400ddc:	e020      	b.n	400e20 <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400dde:	4b17      	ldr	r3, [pc, #92]	; (400e3c <usart_serial_putchar+0x78>)
  400de0:	4298      	cmp	r0, r3
  400de2:	d107      	bne.n	400df4 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  400de4:	461e      	mov	r6, r3
  400de6:	4d14      	ldr	r5, [pc, #80]	; (400e38 <usart_serial_putchar+0x74>)
  400de8:	4630      	mov	r0, r6
  400dea:	4621      	mov	r1, r4
  400dec:	47a8      	blx	r5
  400dee:	2800      	cmp	r0, #0
  400df0:	d1fa      	bne.n	400de8 <usart_serial_putchar+0x24>
  400df2:	e017      	b.n	400e24 <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400df4:	4b12      	ldr	r3, [pc, #72]	; (400e40 <usart_serial_putchar+0x7c>)
  400df6:	4298      	cmp	r0, r3
  400df8:	d107      	bne.n	400e0a <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  400dfa:	461e      	mov	r6, r3
  400dfc:	4d11      	ldr	r5, [pc, #68]	; (400e44 <usart_serial_putchar+0x80>)
  400dfe:	4630      	mov	r0, r6
  400e00:	4621      	mov	r1, r4
  400e02:	47a8      	blx	r5
  400e04:	2800      	cmp	r0, #0
  400e06:	d1fa      	bne.n	400dfe <usart_serial_putchar+0x3a>
  400e08:	e00e      	b.n	400e28 <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400e0a:	4b0f      	ldr	r3, [pc, #60]	; (400e48 <usart_serial_putchar+0x84>)
  400e0c:	4298      	cmp	r0, r3
  400e0e:	d10d      	bne.n	400e2c <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  400e10:	461e      	mov	r6, r3
  400e12:	4d0c      	ldr	r5, [pc, #48]	; (400e44 <usart_serial_putchar+0x80>)
  400e14:	4630      	mov	r0, r6
  400e16:	4621      	mov	r1, r4
  400e18:	47a8      	blx	r5
  400e1a:	2800      	cmp	r0, #0
  400e1c:	d1fa      	bne.n	400e14 <usart_serial_putchar+0x50>
  400e1e:	e007      	b.n	400e30 <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  400e20:	2001      	movs	r0, #1
  400e22:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  400e24:	2001      	movs	r0, #1
  400e26:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  400e28:	2001      	movs	r0, #1
  400e2a:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400e2c:	2000      	movs	r0, #0
  400e2e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  400e30:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  400e32:	bd70      	pop	{r4, r5, r6, pc}
  400e34:	400e0600 	.word	0x400e0600
  400e38:	00401de9 	.word	0x00401de9
  400e3c:	400e0800 	.word	0x400e0800
  400e40:	40024000 	.word	0x40024000
  400e44:	00401e0d 	.word	0x00401e0d
  400e48:	40028000 	.word	0x40028000

00400e4c <escreve_int_lcd>:
#include "lcd_aux.h"

void escreve_int_lcd(const char *stolcd, uint32_t itolcd, uint32_t ul_x, uint32_t ul_y)
{
  400e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e50:	b086      	sub	sp, #24
  400e52:	4680      	mov	r8, r0
  400e54:	460f      	mov	r7, r1
  400e56:	4615      	mov	r5, r2
  400e58:	461c      	mov	r4, r3
	char buffer[20];
	
	ili9225_set_foreground_color(COLOR_WHITE);
  400e5a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  400e5e:	4e0d      	ldr	r6, [pc, #52]	; (400e94 <escreve_int_lcd+0x48>)
  400e60:	47b0      	blx	r6
	ili9225_draw_filled_rectangle(ul_x, ul_y, ILI9225_LCD_WIDTH, (ul_y+18));
  400e62:	4628      	mov	r0, r5
  400e64:	4621      	mov	r1, r4
  400e66:	22b0      	movs	r2, #176	; 0xb0
  400e68:	f104 0312 	add.w	r3, r4, #18
  400e6c:	f8df c034 	ldr.w	ip, [pc, #52]	; 400ea4 <escreve_int_lcd+0x58>
  400e70:	47e0      	blx	ip
	sprintf(buffer, "%s %u", stolcd, (uint) itolcd);
  400e72:	a801      	add	r0, sp, #4
  400e74:	4908      	ldr	r1, [pc, #32]	; (400e98 <escreve_int_lcd+0x4c>)
  400e76:	4642      	mov	r2, r8
  400e78:	463b      	mov	r3, r7
  400e7a:	4f08      	ldr	r7, [pc, #32]	; (400e9c <escreve_int_lcd+0x50>)
  400e7c:	47b8      	blx	r7
	ili9225_set_foreground_color(COLOR_BLACK);
  400e7e:	2000      	movs	r0, #0
  400e80:	47b0      	blx	r6
	ili9225_draw_string(ul_x, ul_y, (uint8_t *)buffer);
  400e82:	4628      	mov	r0, r5
  400e84:	4621      	mov	r1, r4
  400e86:	aa01      	add	r2, sp, #4
  400e88:	4b05      	ldr	r3, [pc, #20]	; (400ea0 <escreve_int_lcd+0x54>)
  400e8a:	4798      	blx	r3
}
  400e8c:	b006      	add	sp, #24
  400e8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e92:	bf00      	nop
  400e94:	00400805 	.word	0x00400805
  400e98:	00407840 	.word	0x00407840
  400e9c:	00402225 	.word	0x00402225
  400ea0:	00400b35 	.word	0x00400b35
  400ea4:	00400a7d 	.word	0x00400a7d

00400ea8 <configure_console>:

/*  Configure UART console. */
void configure_console(void)
{
  400ea8:	b530      	push	{r4, r5, lr}
  400eaa:	b085      	sub	sp, #20
  400eac:	2008      	movs	r0, #8
  400eae:	4d12      	ldr	r5, [pc, #72]	; (400ef8 <configure_console+0x50>)
  400eb0:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400eb2:	4c12      	ldr	r4, [pc, #72]	; (400efc <configure_console+0x54>)
  400eb4:	4b12      	ldr	r3, [pc, #72]	; (400f00 <configure_console+0x58>)
  400eb6:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400eb8:	4a12      	ldr	r2, [pc, #72]	; (400f04 <configure_console+0x5c>)
  400eba:	4b13      	ldr	r3, [pc, #76]	; (400f08 <configure_console+0x60>)
  400ebc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400ebe:	4a13      	ldr	r2, [pc, #76]	; (400f0c <configure_console+0x64>)
  400ec0:	4b13      	ldr	r3, [pc, #76]	; (400f10 <configure_console+0x68>)
  400ec2:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400ec4:	4b13      	ldr	r3, [pc, #76]	; (400f14 <configure_console+0x6c>)
  400ec6:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400ec8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400ecc:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400ece:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ed2:	9303      	str	r3, [sp, #12]
  400ed4:	2008      	movs	r0, #8
  400ed6:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400ed8:	4620      	mov	r0, r4
  400eda:	a901      	add	r1, sp, #4
  400edc:	4b0e      	ldr	r3, [pc, #56]	; (400f18 <configure_console+0x70>)
  400ede:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400ee0:	4d0e      	ldr	r5, [pc, #56]	; (400f1c <configure_console+0x74>)
  400ee2:	682b      	ldr	r3, [r5, #0]
  400ee4:	6898      	ldr	r0, [r3, #8]
  400ee6:	2100      	movs	r1, #0
  400ee8:	4c0d      	ldr	r4, [pc, #52]	; (400f20 <configure_console+0x78>)
  400eea:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400eec:	682b      	ldr	r3, [r5, #0]
  400eee:	6858      	ldr	r0, [r3, #4]
  400ef0:	2100      	movs	r1, #0
  400ef2:	47a0      	blx	r4
	};
	
	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
}
  400ef4:	b005      	add	sp, #20
  400ef6:	bd30      	pop	{r4, r5, pc}
  400ef8:	00401c5d 	.word	0x00401c5d
  400efc:	400e0600 	.word	0x400e0600
  400f00:	20000c18 	.word	0x20000c18
  400f04:	00400dc5 	.word	0x00400dc5
  400f08:	20000c14 	.word	0x20000c14
  400f0c:	00400d3d 	.word	0x00400d3d
  400f10:	20000c10 	.word	0x20000c10
  400f14:	02dc6c00 	.word	0x02dc6c00
  400f18:	00401db1 	.word	0x00401db1
  400f1c:	20000510 	.word	0x20000510
  400f20:	00402115 	.word	0x00402115

00400f24 <configure_lcd>:

void configure_lcd(void)
{
  400f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	static struct ili9225_opt_t g_ili9225_display_opt;
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  400f28:	4c0f      	ldr	r4, [pc, #60]	; (400f68 <configure_lcd+0x44>)
  400f2a:	27b0      	movs	r7, #176	; 0xb0
  400f2c:	6027      	str	r7, [r4, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  400f2e:	26dc      	movs	r6, #220	; 0xdc
  400f30:	6066      	str	r6, [r4, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  400f32:	2500      	movs	r5, #0
  400f34:	60a5      	str	r5, [r4, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  400f36:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  400f3a:	f8c4 800c 	str.w	r8, [r4, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  400f3e:	4b0b      	ldr	r3, [pc, #44]	; (400f6c <configure_lcd+0x48>)
  400f40:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  400f42:	4620      	mov	r0, r4
  400f44:	4b0a      	ldr	r3, [pc, #40]	; (400f70 <configure_lcd+0x4c>)
  400f46:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  400f48:	2008      	movs	r0, #8
  400f4a:	4b0a      	ldr	r3, [pc, #40]	; (400f74 <configure_lcd+0x50>)
  400f4c:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  400f4e:	4b0a      	ldr	r3, [pc, #40]	; (400f78 <configure_lcd+0x54>)
  400f50:	4798      	blx	r3

	/* Draw filled rectangle with white color */
	ili9225_set_foreground_color(COLOR_WHITE);
  400f52:	4640      	mov	r0, r8
  400f54:	4b09      	ldr	r3, [pc, #36]	; (400f7c <configure_lcd+0x58>)
  400f56:	4798      	blx	r3
	ili9225_draw_filled_rectangle(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  400f58:	4628      	mov	r0, r5
  400f5a:	4629      	mov	r1, r5
  400f5c:	463a      	mov	r2, r7
  400f5e:	4633      	mov	r3, r6
  400f60:	4c07      	ldr	r4, [pc, #28]	; (400f80 <configure_lcd+0x5c>)
  400f62:	47a0      	blx	r4
  400f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f68:	20000adc 	.word	0x20000adc
  400f6c:	0040063d 	.word	0x0040063d
  400f70:	00400879 	.word	0x00400879
  400f74:	004005e1 	.word	0x004005e1
  400f78:	004007e1 	.word	0x004007e1
  400f7c:	00400805 	.word	0x00400805
  400f80:	00400a7d 	.word	0x00400a7d

00400f84 <SPI_Handler>:

static uint32_t ul_duty = INIT_DUTY_VALUE;  /* PWM duty cycle rate */


void SPI_Handler(void)
{
  400f84:	b508      	push	{r3, lr}
	ili9225_spi_handler();
  400f86:	4b01      	ldr	r3, [pc, #4]	; (400f8c <SPI_Handler+0x8>)
  400f88:	4798      	blx	r3
  400f8a:	bd08      	pop	{r3, pc}
  400f8c:	004007c9 	.word	0x004007c9

00400f90 <PWM_Handler>:
}


void PWM_Handler(void)
{
  400f90:	4770      	bx	lr
  400f92:	bf00      	nop

00400f94 <Button1_Handler>:
}

void Button1_Handler(uint32_t id, uint32_t mask)
{
	/*Botão 1 aumenta o duty cicle (ul_duty)*/
	if (PIN_PUSHBUTTON_1_ID == id && PIN_PUSHBUTTON_1_MASK == mask)
  400f94:	280b      	cmp	r0, #11
  400f96:	d10f      	bne.n	400fb8 <Button1_Handler+0x24>
  400f98:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  400f9c:	d10c      	bne.n	400fb8 <Button1_Handler+0x24>
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  400f9e:	4b07      	ldr	r3, [pc, #28]	; (400fbc <Button1_Handler+0x28>)
  400fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400fa2:	f413 4f80 	tst.w	r3, #16384	; 0x4000
		port->PIO_CODR = mask;
  400fa6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400faa:	4b04      	ldr	r3, [pc, #16]	; (400fbc <Button1_Handler+0x28>)
  400fac:	bf14      	ite	ne
  400fae:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  400fb0:	631a      	streq	r2, [r3, #48]	; 0x30
	{
		ioport_toggle_pin_level(LED1_GPIO);
		flag_hab_test = 1;
  400fb2:	2201      	movs	r2, #1
  400fb4:	4b02      	ldr	r3, [pc, #8]	; (400fc0 <Button1_Handler+0x2c>)
  400fb6:	701a      	strb	r2, [r3, #0]
  400fb8:	4770      	bx	lr
  400fba:	bf00      	nop
  400fbc:	400e1000 	.word	0x400e1000
  400fc0:	20000afc 	.word	0x20000afc

00400fc4 <Button2_Handler>:
}

void Button2_Handler(uint32_t id, uint32_t mask)
{
	/*Botão 2 diminui o duty cicle (ul_duty)*/
	if (PIN_PUSHBUTTON_2_ID == id && PIN_PUSHBUTTON_2_MASK == mask)
  400fc4:	280b      	cmp	r0, #11
  400fc6:	d111      	bne.n	400fec <Button2_Handler+0x28>
  400fc8:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
  400fcc:	d10e      	bne.n	400fec <Button2_Handler+0x28>
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  400fce:	4b08      	ldr	r3, [pc, #32]	; (400ff0 <Button2_Handler+0x2c>)
  400fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400fd2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
		port->PIO_CODR = mask;
  400fd6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400fda:	4b05      	ldr	r3, [pc, #20]	; (400ff0 <Button2_Handler+0x2c>)
  400fdc:	bf14      	ite	ne
  400fde:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  400fe0:	631a      	streq	r2, [r3, #48]	; 0x30
	{
		ioport_toggle_pin_level(LED2_GPIO);
		ul_duty  = 0;
  400fe2:	2300      	movs	r3, #0
  400fe4:	4a03      	ldr	r2, [pc, #12]	; (400ff4 <Button2_Handler+0x30>)
  400fe6:	6013      	str	r3, [r2, #0]
		flag_hab_test = 0;
  400fe8:	4a03      	ldr	r2, [pc, #12]	; (400ff8 <Button2_Handler+0x34>)
  400fea:	7013      	strb	r3, [r2, #0]
  400fec:	4770      	bx	lr
  400fee:	bf00      	nop
  400ff0:	400e0e00 	.word	0x400e0e00
  400ff4:	20000b28 	.word	0x20000b28
  400ff8:	20000afc 	.word	0x20000afc

00400ffc <Hall_Phase>:
	}
}

void Hall_Phase(void)
{
  400ffc:	b570      	push	{r4, r5, r6, lr}
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400ffe:	4b66      	ldr	r3, [pc, #408]	; (401198 <Hall_Phase+0x19c>)
  401000:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  401002:	f3c2 0280 	ubfx	r2, r2, #2, #1
	static uint8_t hall_code = 0;
	static uint32_t ul_duty1, ul_duty2, ul_duty3, high1, high2, low1;
	
	hall_1 = ioport_get_pin_level(PIN_HALL_1);
  401006:	4965      	ldr	r1, [pc, #404]	; (40119c <Hall_Phase+0x1a0>)
  401008:	600a      	str	r2, [r1, #0]
  40100a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  40100c:	f3c0 00c0 	ubfx	r0, r0, #3, #1
	hall_2 = ioport_get_pin_level(PIN_HALL_2);
  401010:	4963      	ldr	r1, [pc, #396]	; (4011a0 <Hall_Phase+0x1a4>)
  401012:	6008      	str	r0, [r1, #0]
  401014:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  401016:	f3c1 1100 	ubfx	r1, r1, #4, #1
	hall_3 = ioport_get_pin_level(PIN_HALL_3);
  40101a:	4b62      	ldr	r3, [pc, #392]	; (4011a4 <Hall_Phase+0x1a8>)
  40101c:	6019      	str	r1, [r3, #0]

	hall_code = (hall_3<<2) | (hall_2<<1) | (hall_1);
  40101e:	0043      	lsls	r3, r0, #1
  401020:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  401024:	4313      	orrs	r3, r2
  401026:	4a60      	ldr	r2, [pc, #384]	; (4011a8 <Hall_Phase+0x1ac>)
  401028:	7013      	strb	r3, [r2, #0]
	if (sel_rot)
		{
			hall_code = ~hall_code;
		}

	switch (hall_code & 0b00000111){
  40102a:	3b01      	subs	r3, #1
  40102c:	2b05      	cmp	r3, #5
  40102e:	f200 8088 	bhi.w	401142 <Hall_Phase+0x146>
  401032:	e8df f003 	tbb	[pc, r3]
  401036:	4519      	.short	0x4519
  401038:	5b03712f 	.word	0x5b03712f
	
	case 5 : //phase 1
		phase=1;
  40103c:	2201      	movs	r2, #1
  40103e:	4b5b      	ldr	r3, [pc, #364]	; (4011ac <Hall_Phase+0x1b0>)
  401040:	701a      	strb	r2, [r3, #0]
		ul_duty1 = ul_duty;
  401042:	4b5b      	ldr	r3, [pc, #364]	; (4011b0 <Hall_Phase+0x1b4>)
  401044:	681a      	ldr	r2, [r3, #0]
  401046:	4b5b      	ldr	r3, [pc, #364]	; (4011b4 <Hall_Phase+0x1b8>)
  401048:	601a      	str	r2, [r3, #0]
		ul_duty2 = 0;
  40104a:	2300      	movs	r3, #0
  40104c:	4a5a      	ldr	r2, [pc, #360]	; (4011b8 <Hall_Phase+0x1bc>)
  40104e:	6013      	str	r3, [r2, #0]
		ul_duty3 = 0;
  401050:	4a5a      	ldr	r2, [pc, #360]	; (4011bc <Hall_Phase+0x1c0>)
  401052:	6013      	str	r3, [r2, #0]
		high1 = PIN_PWM_EN1_GPIO;
  401054:	2250      	movs	r2, #80	; 0x50
  401056:	4b5a      	ldr	r3, [pc, #360]	; (4011c0 <Hall_Phase+0x1c4>)
  401058:	601a      	str	r2, [r3, #0]
		high2 = PIN_PWM_EN2_GPIO;
  40105a:	2251      	movs	r2, #81	; 0x51
  40105c:	4b59      	ldr	r3, [pc, #356]	; (4011c4 <Hall_Phase+0x1c8>)
  40105e:	601a      	str	r2, [r3, #0]
		low1 = PIN_PWM_EN3_GPIO;
  401060:	2252      	movs	r2, #82	; 0x52
  401062:	4b59      	ldr	r3, [pc, #356]	; (4011c8 <Hall_Phase+0x1cc>)
  401064:	601a      	str	r2, [r3, #0]
		break; 
  401066:	e06c      	b.n	401142 <Hall_Phase+0x146>
	case 1 : //phase 2
		phase=2;
  401068:	2202      	movs	r2, #2
  40106a:	4b50      	ldr	r3, [pc, #320]	; (4011ac <Hall_Phase+0x1b0>)
  40106c:	701a      	strb	r2, [r3, #0]
		ul_duty1 = ul_duty;
  40106e:	4b50      	ldr	r3, [pc, #320]	; (4011b0 <Hall_Phase+0x1b4>)
  401070:	681a      	ldr	r2, [r3, #0]
  401072:	4b50      	ldr	r3, [pc, #320]	; (4011b4 <Hall_Phase+0x1b8>)
  401074:	601a      	str	r2, [r3, #0]
		ul_duty2 = 0;
  401076:	2300      	movs	r3, #0
  401078:	4a4f      	ldr	r2, [pc, #316]	; (4011b8 <Hall_Phase+0x1bc>)
  40107a:	6013      	str	r3, [r2, #0]
		ul_duty3 = 0;
  40107c:	4a4f      	ldr	r2, [pc, #316]	; (4011bc <Hall_Phase+0x1c0>)
  40107e:	6013      	str	r3, [r2, #0]
		high1 = PIN_PWM_EN1_GPIO;
  401080:	2250      	movs	r2, #80	; 0x50
  401082:	4b4f      	ldr	r3, [pc, #316]	; (4011c0 <Hall_Phase+0x1c4>)
  401084:	601a      	str	r2, [r3, #0]
		high2 = PIN_PWM_EN3_GPIO;
  401086:	2252      	movs	r2, #82	; 0x52
  401088:	4b4e      	ldr	r3, [pc, #312]	; (4011c4 <Hall_Phase+0x1c8>)
  40108a:	601a      	str	r2, [r3, #0]
		low1 = PIN_PWM_EN2_GPIO;
  40108c:	2251      	movs	r2, #81	; 0x51
  40108e:	4b4e      	ldr	r3, [pc, #312]	; (4011c8 <Hall_Phase+0x1cc>)
  401090:	601a      	str	r2, [r3, #0]
		break;
  401092:	e056      	b.n	401142 <Hall_Phase+0x146>
	case 3 : //phase 3
		phase=3;
  401094:	2203      	movs	r2, #3
  401096:	4b45      	ldr	r3, [pc, #276]	; (4011ac <Hall_Phase+0x1b0>)
  401098:	701a      	strb	r2, [r3, #0]
		ul_duty1 = 0;
  40109a:	2300      	movs	r3, #0
  40109c:	4a45      	ldr	r2, [pc, #276]	; (4011b4 <Hall_Phase+0x1b8>)
  40109e:	6013      	str	r3, [r2, #0]
		ul_duty2 = ul_duty;
  4010a0:	4a43      	ldr	r2, [pc, #268]	; (4011b0 <Hall_Phase+0x1b4>)
  4010a2:	6811      	ldr	r1, [r2, #0]
  4010a4:	4a44      	ldr	r2, [pc, #272]	; (4011b8 <Hall_Phase+0x1bc>)
  4010a6:	6011      	str	r1, [r2, #0]
		ul_duty3 = 0;
  4010a8:	4a44      	ldr	r2, [pc, #272]	; (4011bc <Hall_Phase+0x1c0>)
  4010aa:	6013      	str	r3, [r2, #0]
		high1 = PIN_PWM_EN2_GPIO;
  4010ac:	2251      	movs	r2, #81	; 0x51
  4010ae:	4b44      	ldr	r3, [pc, #272]	; (4011c0 <Hall_Phase+0x1c4>)
  4010b0:	601a      	str	r2, [r3, #0]
		high2 = PIN_PWM_EN3_GPIO;
  4010b2:	2252      	movs	r2, #82	; 0x52
  4010b4:	4b43      	ldr	r3, [pc, #268]	; (4011c4 <Hall_Phase+0x1c8>)
  4010b6:	601a      	str	r2, [r3, #0]
		low1 = PIN_PWM_EN1_GPIO;
  4010b8:	2250      	movs	r2, #80	; 0x50
  4010ba:	4b43      	ldr	r3, [pc, #268]	; (4011c8 <Hall_Phase+0x1cc>)
  4010bc:	601a      	str	r2, [r3, #0]
		break;
  4010be:	e040      	b.n	401142 <Hall_Phase+0x146>
	case 2 : //phase 4
		phase=4;
  4010c0:	2204      	movs	r2, #4
  4010c2:	4b3a      	ldr	r3, [pc, #232]	; (4011ac <Hall_Phase+0x1b0>)
  4010c4:	701a      	strb	r2, [r3, #0]
		ul_duty1 = 0;
  4010c6:	2300      	movs	r3, #0
  4010c8:	4a3a      	ldr	r2, [pc, #232]	; (4011b4 <Hall_Phase+0x1b8>)
  4010ca:	6013      	str	r3, [r2, #0]
		ul_duty2 = ul_duty;
  4010cc:	4a38      	ldr	r2, [pc, #224]	; (4011b0 <Hall_Phase+0x1b4>)
  4010ce:	6811      	ldr	r1, [r2, #0]
  4010d0:	4a39      	ldr	r2, [pc, #228]	; (4011b8 <Hall_Phase+0x1bc>)
  4010d2:	6011      	str	r1, [r2, #0]
		ul_duty3 = 0;
  4010d4:	4a39      	ldr	r2, [pc, #228]	; (4011bc <Hall_Phase+0x1c0>)
  4010d6:	6013      	str	r3, [r2, #0]
		high1 = PIN_PWM_EN1_GPIO;
  4010d8:	2250      	movs	r2, #80	; 0x50
  4010da:	4b39      	ldr	r3, [pc, #228]	; (4011c0 <Hall_Phase+0x1c4>)
  4010dc:	601a      	str	r2, [r3, #0]
		high2 = PIN_PWM_EN2_GPIO;
  4010de:	2251      	movs	r2, #81	; 0x51
  4010e0:	4b38      	ldr	r3, [pc, #224]	; (4011c4 <Hall_Phase+0x1c8>)
  4010e2:	601a      	str	r2, [r3, #0]
		low1 = PIN_PWM_EN3_GPIO;
  4010e4:	2252      	movs	r2, #82	; 0x52
  4010e6:	4b38      	ldr	r3, [pc, #224]	; (4011c8 <Hall_Phase+0x1cc>)
  4010e8:	601a      	str	r2, [r3, #0]
		break;
  4010ea:	e02a      	b.n	401142 <Hall_Phase+0x146>
	case 6 : //phase 5
		phase=5;
  4010ec:	2205      	movs	r2, #5
  4010ee:	4b2f      	ldr	r3, [pc, #188]	; (4011ac <Hall_Phase+0x1b0>)
  4010f0:	701a      	strb	r2, [r3, #0]
		ul_duty1 = 0;
  4010f2:	2300      	movs	r3, #0
  4010f4:	4a2f      	ldr	r2, [pc, #188]	; (4011b4 <Hall_Phase+0x1b8>)
  4010f6:	6013      	str	r3, [r2, #0]
		ul_duty2 = 0;
  4010f8:	4a2f      	ldr	r2, [pc, #188]	; (4011b8 <Hall_Phase+0x1bc>)
  4010fa:	6013      	str	r3, [r2, #0]
		ul_duty3 = ul_duty;
  4010fc:	4b2c      	ldr	r3, [pc, #176]	; (4011b0 <Hall_Phase+0x1b4>)
  4010fe:	681a      	ldr	r2, [r3, #0]
  401100:	4b2e      	ldr	r3, [pc, #184]	; (4011bc <Hall_Phase+0x1c0>)
  401102:	601a      	str	r2, [r3, #0]
		high1 = PIN_PWM_EN1_GPIO;
  401104:	2250      	movs	r2, #80	; 0x50
  401106:	4b2e      	ldr	r3, [pc, #184]	; (4011c0 <Hall_Phase+0x1c4>)
  401108:	601a      	str	r2, [r3, #0]
		high2 = PIN_PWM_EN3_GPIO;
  40110a:	2252      	movs	r2, #82	; 0x52
  40110c:	4b2d      	ldr	r3, [pc, #180]	; (4011c4 <Hall_Phase+0x1c8>)
  40110e:	601a      	str	r2, [r3, #0]
		low1 = PIN_PWM_EN2_GPIO;
  401110:	2251      	movs	r2, #81	; 0x51
  401112:	4b2d      	ldr	r3, [pc, #180]	; (4011c8 <Hall_Phase+0x1cc>)
  401114:	601a      	str	r2, [r3, #0]
		break;
  401116:	e014      	b.n	401142 <Hall_Phase+0x146>
	case 4 : //phase 6
		phase=6;
  401118:	2206      	movs	r2, #6
  40111a:	4b24      	ldr	r3, [pc, #144]	; (4011ac <Hall_Phase+0x1b0>)
  40111c:	701a      	strb	r2, [r3, #0]
		ul_duty1 = 0;
  40111e:	2300      	movs	r3, #0
  401120:	4a24      	ldr	r2, [pc, #144]	; (4011b4 <Hall_Phase+0x1b8>)
  401122:	6013      	str	r3, [r2, #0]
		ul_duty2 = 0;
  401124:	4a24      	ldr	r2, [pc, #144]	; (4011b8 <Hall_Phase+0x1bc>)
  401126:	6013      	str	r3, [r2, #0]
		ul_duty3 = ul_duty;
  401128:	4b21      	ldr	r3, [pc, #132]	; (4011b0 <Hall_Phase+0x1b4>)
  40112a:	681a      	ldr	r2, [r3, #0]
  40112c:	4b23      	ldr	r3, [pc, #140]	; (4011bc <Hall_Phase+0x1c0>)
  40112e:	601a      	str	r2, [r3, #0]
		high1 = PIN_PWM_EN2_GPIO;
  401130:	2251      	movs	r2, #81	; 0x51
  401132:	4b23      	ldr	r3, [pc, #140]	; (4011c0 <Hall_Phase+0x1c4>)
  401134:	601a      	str	r2, [r3, #0]
		high2 = PIN_PWM_EN3_GPIO;
  401136:	2252      	movs	r2, #82	; 0x52
  401138:	4b22      	ldr	r3, [pc, #136]	; (4011c4 <Hall_Phase+0x1c8>)
  40113a:	601a      	str	r2, [r3, #0]
		low1 = PIN_PWM_EN1_GPIO;
  40113c:	2250      	movs	r2, #80	; 0x50
  40113e:	4b22      	ldr	r3, [pc, #136]	; (4011c8 <Hall_Phase+0x1cc>)
  401140:	601a      	str	r2, [r3, #0]
		break; 
	}
	
	g_pwm_channel.channel = PIN_PWM_IN1_CHANNEL;
  401142:	4c22      	ldr	r4, [pc, #136]	; (4011cc <Hall_Phase+0x1d0>)
  401144:	2300      	movs	r3, #0
  401146:	6023      	str	r3, [r4, #0]
	pwm_channel_update_duty(PWM, &g_pwm_channel, ul_duty1);
  401148:	4e21      	ldr	r6, [pc, #132]	; (4011d0 <Hall_Phase+0x1d4>)
  40114a:	4630      	mov	r0, r6
  40114c:	4621      	mov	r1, r4
  40114e:	4b19      	ldr	r3, [pc, #100]	; (4011b4 <Hall_Phase+0x1b8>)
  401150:	681a      	ldr	r2, [r3, #0]
  401152:	4d20      	ldr	r5, [pc, #128]	; (4011d4 <Hall_Phase+0x1d8>)
  401154:	47a8      	blx	r5
	g_pwm_channel.channel = PIN_PWM_IN2_CHANNEL;
  401156:	2301      	movs	r3, #1
  401158:	6023      	str	r3, [r4, #0]
	pwm_channel_update_duty(PWM, &g_pwm_channel, ul_duty2);
  40115a:	4630      	mov	r0, r6
  40115c:	4621      	mov	r1, r4
  40115e:	4b16      	ldr	r3, [pc, #88]	; (4011b8 <Hall_Phase+0x1bc>)
  401160:	681a      	ldr	r2, [r3, #0]
  401162:	47a8      	blx	r5
	g_pwm_channel.channel = PIN_PWM_IN3_CHANNEL;
  401164:	2302      	movs	r3, #2
  401166:	6023      	str	r3, [r4, #0]
	pwm_channel_update_duty(PWM, &g_pwm_channel, ul_duty3);
  401168:	4630      	mov	r0, r6
  40116a:	4621      	mov	r1, r4
  40116c:	4b13      	ldr	r3, [pc, #76]	; (4011bc <Hall_Phase+0x1c0>)
  40116e:	681a      	ldr	r2, [r3, #0]
  401170:	47a8      	blx	r5
	
	g_pwm_channel.channel = PIN_PWM_GENERAL_CHANNEL;
  401172:	2303      	movs	r3, #3
  401174:	6023      	str	r3, [r4, #0]
	pwm_channel_update_duty(PWM, &g_pwm_channel, ul_duty);
  401176:	4630      	mov	r0, r6
  401178:	4621      	mov	r1, r4
  40117a:	4b0d      	ldr	r3, [pc, #52]	; (4011b0 <Hall_Phase+0x1b4>)
  40117c:	681a      	ldr	r2, [r3, #0]
  40117e:	47a8      	blx	r5
	
	gpio_set_pin_high(high1);
  401180:	4b0f      	ldr	r3, [pc, #60]	; (4011c0 <Hall_Phase+0x1c4>)
  401182:	6818      	ldr	r0, [r3, #0]
  401184:	4c14      	ldr	r4, [pc, #80]	; (4011d8 <Hall_Phase+0x1dc>)
  401186:	47a0      	blx	r4
	gpio_set_pin_high(high2);
  401188:	4b0e      	ldr	r3, [pc, #56]	; (4011c4 <Hall_Phase+0x1c8>)
  40118a:	6818      	ldr	r0, [r3, #0]
  40118c:	47a0      	blx	r4
	gpio_set_pin_low(low1);
  40118e:	4b0e      	ldr	r3, [pc, #56]	; (4011c8 <Hall_Phase+0x1cc>)
  401190:	6818      	ldr	r0, [r3, #0]
  401192:	4b12      	ldr	r3, [pc, #72]	; (4011dc <Hall_Phase+0x1e0>)
  401194:	4798      	blx	r3
  401196:	bd70      	pop	{r4, r5, r6, pc}
  401198:	400e0e00 	.word	0x400e0e00
  40119c:	20000b04 	.word	0x20000b04
  4011a0:	20000b08 	.word	0x20000b08
  4011a4:	20000af4 	.word	0x20000af4
  4011a8:	20000af0 	.word	0x20000af0
  4011ac:	20000b40 	.word	0x20000b40
  4011b0:	20000b28 	.word	0x20000b28
  4011b4:	20000af8 	.word	0x20000af8
  4011b8:	20000b14 	.word	0x20000b14
  4011bc:	20000b00 	.word	0x20000b00
  4011c0:	20000b1c 	.word	0x20000b1c
  4011c4:	20000b3c 	.word	0x20000b3c
  4011c8:	20000b34 	.word	0x20000b34
  4011cc:	20000bfc 	.word	0x20000bfc
  4011d0:	40020000 	.word	0x40020000
  4011d4:	00401d51 	.word	0x00401d51
  4011d8:	004017e1 	.word	0x004017e1
  4011dc:	004017fd 	.word	0x004017fd

004011e0 <Hall_Handler>:
	
}

void Hall_Handler(uint32_t id, uint32_t mask)
{
  4011e0:	b508      	push	{r3, lr}
	if (PIN_HALL_1_ID == id && PIN_HALL_1_MASK == mask)
  4011e2:	280b      	cmp	r0, #11
  4011e4:	d10e      	bne.n	401204 <Hall_Handler+0x24>
  4011e6:	2904      	cmp	r1, #4
  4011e8:	d106      	bne.n	4011f8 <Hall_Handler+0x18>
	{
		vel_pulse++;
  4011ea:	4b07      	ldr	r3, [pc, #28]	; (401208 <Hall_Handler+0x28>)
  4011ec:	681a      	ldr	r2, [r3, #0]
  4011ee:	3201      	adds	r2, #1
  4011f0:	601a      	str	r2, [r3, #0]
		Hall_Phase();
  4011f2:	4b06      	ldr	r3, [pc, #24]	; (40120c <Hall_Handler+0x2c>)
  4011f4:	4798      	blx	r3
  4011f6:	bd08      	pop	{r3, pc}
	}
	
	else
	{
		if((PIN_HALL_2_ID == id && PIN_HALL_2_MASK == mask) ||
  4011f8:	2908      	cmp	r1, #8
  4011fa:	d001      	beq.n	401200 <Hall_Handler+0x20>
  4011fc:	2910      	cmp	r1, #16
  4011fe:	d101      	bne.n	401204 <Hall_Handler+0x24>
		(PIN_HALL_3_ID == id && PIN_HALL_3_MASK == mask))
		{
			Hall_Phase();
  401200:	4b02      	ldr	r3, [pc, #8]	; (40120c <Hall_Handler+0x2c>)
  401202:	4798      	blx	r3
  401204:	bd08      	pop	{r3, pc}
  401206:	bf00      	nop
  401208:	20000b10 	.word	0x20000b10
  40120c:	00400ffd 	.word	0x00400ffd

00401210 <TC0_Handler>:
		}
	}
}

void TC0_Handler(void)
{
  401210:	b500      	push	{lr}
  401212:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0, 0);
  401214:	4815      	ldr	r0, [pc, #84]	; (40126c <TC0_Handler+0x5c>)
  401216:	2100      	movs	r1, #0
  401218:	4b15      	ldr	r3, [pc, #84]	; (401270 <TC0_Handler+0x60>)
  40121a:	4798      	blx	r3
  40121c:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40121e:	9b01      	ldr	r3, [sp, #4]
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  401220:	4b14      	ldr	r3, [pc, #80]	; (401274 <TC0_Handler+0x64>)
  401222:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401224:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
		port->PIO_CODR = mask;
  401228:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40122c:	4b11      	ldr	r3, [pc, #68]	; (401274 <TC0_Handler+0x64>)
  40122e:	bf14      	ite	ne
  401230:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  401232:	631a      	streq	r2, [r3, #48]	; 0x30

	ioport_toggle_pin_level(LED0_GPIO);
	vel_count = vel_pulse*30*TC_HZ_FREQUENCY/POLE_PAIRS;
  401234:	4b10      	ldr	r3, [pc, #64]	; (401278 <TC0_Handler+0x68>)
  401236:	681a      	ldr	r2, [r3, #0]
  401238:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
  40123c:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
  401240:	490e      	ldr	r1, [pc, #56]	; (40127c <TC0_Handler+0x6c>)
  401242:	600a      	str	r2, [r1, #0]
	vel_pulse = 0;
  401244:	2100      	movs	r1, #0
  401246:	6019      	str	r1, [r3, #0]
	
	if (flag_hab_test)
  401248:	4b0d      	ldr	r3, [pc, #52]	; (401280 <TC0_Handler+0x70>)
  40124a:	781b      	ldrb	r3, [r3, #0]
  40124c:	b15b      	cbz	r3, 401266 <TC0_Handler+0x56>
	{
		if (ul_duty == 0 || vel_count == 0)
  40124e:	4b0d      	ldr	r3, [pc, #52]	; (401284 <TC0_Handler+0x74>)
  401250:	681b      	ldr	r3, [r3, #0]
  401252:	b103      	cbz	r3, 401256 <TC0_Handler+0x46>
  401254:	b912      	cbnz	r2, 40125c <TC0_Handler+0x4c>
		{
			flag_hab_m = 1;
  401256:	2101      	movs	r1, #1
  401258:	4a0b      	ldr	r2, [pc, #44]	; (401288 <TC0_Handler+0x78>)
  40125a:	7011      	strb	r1, [r2, #0]
		}
		
		if(ul_duty < PERIOD_VALUE)
  40125c:	2b09      	cmp	r3, #9
  40125e:	d802      	bhi.n	401266 <TC0_Handler+0x56>
		{
			ul_duty++;
  401260:	3301      	adds	r3, #1
  401262:	4a08      	ldr	r2, [pc, #32]	; (401284 <TC0_Handler+0x74>)
  401264:	6013      	str	r3, [r2, #0]
		}
	}
}
  401266:	b003      	add	sp, #12
  401268:	f85d fb04 	ldr.w	pc, [sp], #4
  40126c:	40010000 	.word	0x40010000
  401270:	0040024d 	.word	0x0040024d
  401274:	400e0e00 	.word	0x400e0e00
  401278:	20000b10 	.word	0x20000b10
  40127c:	20000b2c 	.word	0x20000b2c
  401280:	20000afc 	.word	0x20000afc
  401284:	20000b28 	.word	0x20000b28
  401288:	20000b30 	.word	0x20000b30

0040128c <main>:

int main(void)
{
  40128c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401290:	b087      	sub	sp, #28
	sysclk_init();
  401292:	4b62      	ldr	r3, [pc, #392]	; (40141c <main+0x190>)
  401294:	4798      	blx	r3
	board_init();
  401296:	4b62      	ldr	r3, [pc, #392]	; (401420 <main+0x194>)
  401298:	4798      	blx	r3
	configure_buttons();
  40129a:	4b62      	ldr	r3, [pc, #392]	; (401424 <main+0x198>)
  40129c:	4798      	blx	r3
	configure_hall();
  40129e:	4b62      	ldr	r3, [pc, #392]	; (401428 <main+0x19c>)
  4012a0:	4798      	blx	r3
	configure_console();
  4012a2:	4b62      	ldr	r3, [pc, #392]	; (40142c <main+0x1a0>)
  4012a4:	4798      	blx	r3
	configure_lcd();
  4012a6:	4b62      	ldr	r3, [pc, #392]	; (401430 <main+0x1a4>)
  4012a8:	4798      	blx	r3
	g_pwm_channel = configure_pwm();
  4012aa:	4668      	mov	r0, sp
  4012ac:	4b61      	ldr	r3, [pc, #388]	; (401434 <main+0x1a8>)
  4012ae:	4798      	blx	r3
  4012b0:	4c61      	ldr	r4, [pc, #388]	; (401438 <main+0x1ac>)
  4012b2:	466d      	mov	r5, sp
  4012b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4012b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4012b8:	682b      	ldr	r3, [r5, #0]
  4012ba:	6023      	str	r3, [r4, #0]
	configure_tc();
  4012bc:	4b5f      	ldr	r3, [pc, #380]	; (40143c <main+0x1b0>)
  4012be:	4798      	blx	r3

	/* Cabeçalho do lcd */
	ili9225_set_foreground_color(COLOR_BLACK);
  4012c0:	2000      	movs	r0, #0
  4012c2:	4b5f      	ldr	r3, [pc, #380]	; (401440 <main+0x1b4>)
  4012c4:	4798      	blx	r3
	ili9225_draw_string(40, 20, (uint8_t *)"six-step");
  4012c6:	2028      	movs	r0, #40	; 0x28
  4012c8:	2114      	movs	r1, #20
  4012ca:	4a5e      	ldr	r2, [pc, #376]	; (401444 <main+0x1b8>)
  4012cc:	4b5e      	ldr	r3, [pc, #376]	; (401448 <main+0x1bc>)
  4012ce:	4798      	blx	r3
	pos_lcd_x = 20;
  4012d0:	4d5e      	ldr	r5, [pc, #376]	; (40144c <main+0x1c0>)
  4012d2:	2214      	movs	r2, #20
  4012d4:	602a      	str	r2, [r5, #0]
	pos_lcd_y = 40;
  4012d6:	2328      	movs	r3, #40	; 0x28
  4012d8:	495d      	ldr	r1, [pc, #372]	; (401450 <main+0x1c4>)
  4012da:	600b      	str	r3, [r1, #0]
	escreve_int_lcd("dc = ", ul_duty, pos_lcd_x, 40);
  4012dc:	485d      	ldr	r0, [pc, #372]	; (401454 <main+0x1c8>)
  4012de:	495e      	ldr	r1, [pc, #376]	; (401458 <main+0x1cc>)
  4012e0:	6809      	ldr	r1, [r1, #0]
  4012e2:	4c5e      	ldr	r4, [pc, #376]	; (40145c <main+0x1d0>)
  4012e4:	47a0      	blx	r4
	escreve_int_lcd("hall1 = ", hall_1, pos_lcd_x, 60);
  4012e6:	485e      	ldr	r0, [pc, #376]	; (401460 <main+0x1d4>)
  4012e8:	4b5e      	ldr	r3, [pc, #376]	; (401464 <main+0x1d8>)
  4012ea:	6819      	ldr	r1, [r3, #0]
  4012ec:	682a      	ldr	r2, [r5, #0]
  4012ee:	233c      	movs	r3, #60	; 0x3c
  4012f0:	47a0      	blx	r4
	escreve_int_lcd("hall2 = ", hall_2, pos_lcd_x, 80);
  4012f2:	485d      	ldr	r0, [pc, #372]	; (401468 <main+0x1dc>)
  4012f4:	4b5d      	ldr	r3, [pc, #372]	; (40146c <main+0x1e0>)
  4012f6:	6819      	ldr	r1, [r3, #0]
  4012f8:	682a      	ldr	r2, [r5, #0]
  4012fa:	2350      	movs	r3, #80	; 0x50
  4012fc:	47a0      	blx	r4
	escreve_int_lcd("hall3 = ", hall_3, pos_lcd_x, 100);
  4012fe:	485c      	ldr	r0, [pc, #368]	; (401470 <main+0x1e4>)
  401300:	4b5c      	ldr	r3, [pc, #368]	; (401474 <main+0x1e8>)
  401302:	6819      	ldr	r1, [r3, #0]
  401304:	682a      	ldr	r2, [r5, #0]
  401306:	2364      	movs	r3, #100	; 0x64
  401308:	47a0      	blx	r4
	escreve_int_lcd("phase = ", phase, pos_lcd_x, 120);
  40130a:	485b      	ldr	r0, [pc, #364]	; (401478 <main+0x1ec>)
  40130c:	4b5b      	ldr	r3, [pc, #364]	; (40147c <main+0x1f0>)
  40130e:	7819      	ldrb	r1, [r3, #0]
  401310:	682a      	ldr	r2, [r5, #0]
  401312:	2378      	movs	r3, #120	; 0x78
  401314:	47a0      	blx	r4
	escreve_int_lcd("vel = ", vel_count, pos_lcd_x, 140);
  401316:	485a      	ldr	r0, [pc, #360]	; (401480 <main+0x1f4>)
  401318:	4b5a      	ldr	r3, [pc, #360]	; (401484 <main+0x1f8>)
  40131a:	6819      	ldr	r1, [r3, #0]
  40131c:	682a      	ldr	r2, [r5, #0]
  40131e:	238c      	movs	r3, #140	; 0x8c
  401320:	47a0      	blx	r4
		static uint8_t phase_aux;
		static uint32_t hall_1_aux, hall_2_aux, hall_3_aux, ul_duty_aux, vel_count_aux;

		/* Atualiza o display somente quando houver alteração nas variáveis que serão apresentadas */
		
		if(ul_duty_aux != ul_duty)
  401322:	f8df b134 	ldr.w	fp, [pc, #308]	; 401458 <main+0x1cc>
  401326:	f8db 3000 	ldr.w	r3, [fp]
  40132a:	4857      	ldr	r0, [pc, #348]	; (401488 <main+0x1fc>)
  40132c:	6802      	ldr	r2, [r0, #0]
  40132e:	429a      	cmp	r2, r3
  401330:	d010      	beq.n	401354 <main+0xc8>
		{
			escreve_int_lcd("dc = ", ul_duty*100/PERIOD_VALUE, pos_lcd_x, 40);
  401332:	2164      	movs	r1, #100	; 0x64
  401334:	fb01 f303 	mul.w	r3, r1, r3
  401338:	4a54      	ldr	r2, [pc, #336]	; (40148c <main+0x200>)
  40133a:	fba2 0103 	umull	r0, r1, r2, r3
  40133e:	4845      	ldr	r0, [pc, #276]	; (401454 <main+0x1c8>)
  401340:	08c9      	lsrs	r1, r1, #3
  401342:	4b42      	ldr	r3, [pc, #264]	; (40144c <main+0x1c0>)
  401344:	681a      	ldr	r2, [r3, #0]
  401346:	2328      	movs	r3, #40	; 0x28
  401348:	4c44      	ldr	r4, [pc, #272]	; (40145c <main+0x1d0>)
  40134a:	47a0      	blx	r4
			ul_duty_aux = ul_duty;
  40134c:	f8db 3000 	ldr.w	r3, [fp]
  401350:	494d      	ldr	r1, [pc, #308]	; (401488 <main+0x1fc>)
  401352:	600b      	str	r3, [r1, #0]
		}
		
		if(phase_aux != phase || hall_1_aux != hall_1 || hall_2_aux != hall_2 || hall_3_aux != hall_3 || vel_count_aux != vel_count)
  401354:	4b4e      	ldr	r3, [pc, #312]	; (401490 <main+0x204>)
  401356:	781a      	ldrb	r2, [r3, #0]
  401358:	4b48      	ldr	r3, [pc, #288]	; (40147c <main+0x1f0>)
  40135a:	781b      	ldrb	r3, [r3, #0]
  40135c:	429a      	cmp	r2, r3
  40135e:	d117      	bne.n	401390 <main+0x104>
  401360:	4b4c      	ldr	r3, [pc, #304]	; (401494 <main+0x208>)
  401362:	681a      	ldr	r2, [r3, #0]
  401364:	4b3f      	ldr	r3, [pc, #252]	; (401464 <main+0x1d8>)
  401366:	681b      	ldr	r3, [r3, #0]
  401368:	429a      	cmp	r2, r3
  40136a:	d111      	bne.n	401390 <main+0x104>
  40136c:	4b4a      	ldr	r3, [pc, #296]	; (401498 <main+0x20c>)
  40136e:	681a      	ldr	r2, [r3, #0]
  401370:	4b3e      	ldr	r3, [pc, #248]	; (40146c <main+0x1e0>)
  401372:	681b      	ldr	r3, [r3, #0]
  401374:	429a      	cmp	r2, r3
  401376:	d10b      	bne.n	401390 <main+0x104>
  401378:	4b48      	ldr	r3, [pc, #288]	; (40149c <main+0x210>)
  40137a:	681a      	ldr	r2, [r3, #0]
  40137c:	4b3d      	ldr	r3, [pc, #244]	; (401474 <main+0x1e8>)
  40137e:	681b      	ldr	r3, [r3, #0]
  401380:	429a      	cmp	r2, r3
  401382:	d105      	bne.n	401390 <main+0x104>
  401384:	4b46      	ldr	r3, [pc, #280]	; (4014a0 <main+0x214>)
  401386:	681a      	ldr	r2, [r3, #0]
  401388:	4b3e      	ldr	r3, [pc, #248]	; (401484 <main+0x1f8>)
  40138a:	681b      	ldr	r3, [r3, #0]
  40138c:	429a      	cmp	r2, r3
  40138e:	d037      	beq.n	401400 <main+0x174>
		{
			escreve_int_lcd("hall1 = ", hall_1, pos_lcd_x, 60);
  401390:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 401464 <main+0x1d8>
  401394:	4d2d      	ldr	r5, [pc, #180]	; (40144c <main+0x1c0>)
  401396:	4832      	ldr	r0, [pc, #200]	; (401460 <main+0x1d4>)
  401398:	f8d9 1000 	ldr.w	r1, [r9]
  40139c:	682a      	ldr	r2, [r5, #0]
  40139e:	233c      	movs	r3, #60	; 0x3c
  4013a0:	4c2e      	ldr	r4, [pc, #184]	; (40145c <main+0x1d0>)
  4013a2:	47a0      	blx	r4
			escreve_int_lcd("hall2 = ", hall_2, pos_lcd_x, 80);
  4013a4:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 40146c <main+0x1e0>
  4013a8:	482f      	ldr	r0, [pc, #188]	; (401468 <main+0x1dc>)
  4013aa:	f8d8 1000 	ldr.w	r1, [r8]
  4013ae:	682a      	ldr	r2, [r5, #0]
  4013b0:	2350      	movs	r3, #80	; 0x50
  4013b2:	47a0      	blx	r4
			escreve_int_lcd("hall3 = ", hall_3, pos_lcd_x, 100);
  4013b4:	4f2f      	ldr	r7, [pc, #188]	; (401474 <main+0x1e8>)
  4013b6:	482e      	ldr	r0, [pc, #184]	; (401470 <main+0x1e4>)
  4013b8:	6839      	ldr	r1, [r7, #0]
  4013ba:	682a      	ldr	r2, [r5, #0]
  4013bc:	2364      	movs	r3, #100	; 0x64
  4013be:	47a0      	blx	r4
			escreve_int_lcd("phase = ", phase, pos_lcd_x, 120);
  4013c0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 40147c <main+0x1f0>
  4013c4:	482c      	ldr	r0, [pc, #176]	; (401478 <main+0x1ec>)
  4013c6:	f89a 1000 	ldrb.w	r1, [sl]
  4013ca:	682a      	ldr	r2, [r5, #0]
  4013cc:	2378      	movs	r3, #120	; 0x78
  4013ce:	47a0      	blx	r4
			escreve_int_lcd("vel = ", vel_count, pos_lcd_x, 140);
  4013d0:	4e2c      	ldr	r6, [pc, #176]	; (401484 <main+0x1f8>)
  4013d2:	482b      	ldr	r0, [pc, #172]	; (401480 <main+0x1f4>)
  4013d4:	6831      	ldr	r1, [r6, #0]
  4013d6:	682a      	ldr	r2, [r5, #0]
  4013d8:	238c      	movs	r3, #140	; 0x8c
  4013da:	47a0      	blx	r4

			phase_aux = phase;
  4013dc:	f89a 2000 	ldrb.w	r2, [sl]
  4013e0:	4b2b      	ldr	r3, [pc, #172]	; (401490 <main+0x204>)
  4013e2:	701a      	strb	r2, [r3, #0]
			hall_1_aux = hall_1;
  4013e4:	f8d9 2000 	ldr.w	r2, [r9]
  4013e8:	4b2a      	ldr	r3, [pc, #168]	; (401494 <main+0x208>)
  4013ea:	601a      	str	r2, [r3, #0]
			hall_2_aux = hall_2;
  4013ec:	f8d8 2000 	ldr.w	r2, [r8]
  4013f0:	4b29      	ldr	r3, [pc, #164]	; (401498 <main+0x20c>)
  4013f2:	601a      	str	r2, [r3, #0]
			hall_3_aux = hall_3;
  4013f4:	683a      	ldr	r2, [r7, #0]
  4013f6:	4b29      	ldr	r3, [pc, #164]	; (40149c <main+0x210>)
  4013f8:	601a      	str	r2, [r3, #0]
			vel_count_aux = vel_count;
  4013fa:	6832      	ldr	r2, [r6, #0]
  4013fc:	4b28      	ldr	r3, [pc, #160]	; (4014a0 <main+0x214>)
  4013fe:	601a      	str	r2, [r3, #0]
		}
		
		if(flag_hab_m && ul_duty != 0)
  401400:	4b28      	ldr	r3, [pc, #160]	; (4014a4 <main+0x218>)
  401402:	781b      	ldrb	r3, [r3, #0]
  401404:	2b00      	cmp	r3, #0
  401406:	d08e      	beq.n	401326 <main+0x9a>
  401408:	f8db 3000 	ldr.w	r3, [fp]
  40140c:	2b00      	cmp	r3, #0
  40140e:	d08a      	beq.n	401326 <main+0x9a>
		{
			Hall_Phase();
  401410:	4b25      	ldr	r3, [pc, #148]	; (4014a8 <main+0x21c>)
  401412:	4798      	blx	r3
			flag_hab_m = 0;
  401414:	2200      	movs	r2, #0
  401416:	4b23      	ldr	r3, [pc, #140]	; (4014a4 <main+0x218>)
  401418:	701a      	strb	r2, [r3, #0]
  40141a:	e784      	b.n	401326 <main+0x9a>
  40141c:	004014ad 	.word	0x004014ad
  401420:	004015a5 	.word	0x004015a5
  401424:	004002cd 	.word	0x004002cd
  401428:	00400379 	.word	0x00400379
  40142c:	00400ea9 	.word	0x00400ea9
  401430:	00400f25 	.word	0x00400f25
  401434:	00400425 	.word	0x00400425
  401438:	20000bfc 	.word	0x20000bfc
  40143c:	00400565 	.word	0x00400565
  401440:	00400805 	.word	0x00400805
  401444:	00407848 	.word	0x00407848
  401448:	00400b35 	.word	0x00400b35
  40144c:	20000bf4 	.word	0x20000bf4
  401450:	20000bf8 	.word	0x20000bf8
  401454:	00407854 	.word	0x00407854
  401458:	20000b28 	.word	0x20000b28
  40145c:	00400e4d 	.word	0x00400e4d
  401460:	0040785c 	.word	0x0040785c
  401464:	20000b04 	.word	0x20000b04
  401468:	00407868 	.word	0x00407868
  40146c:	20000b08 	.word	0x20000b08
  401470:	00407874 	.word	0x00407874
  401474:	20000af4 	.word	0x20000af4
  401478:	00407880 	.word	0x00407880
  40147c:	20000b40 	.word	0x20000b40
  401480:	0040788c 	.word	0x0040788c
  401484:	20000b2c 	.word	0x20000b2c
  401488:	20000b38 	.word	0x20000b38
  40148c:	cccccccd 	.word	0xcccccccd
  401490:	20000b20 	.word	0x20000b20
  401494:	20000aec 	.word	0x20000aec
  401498:	20000b0c 	.word	0x20000b0c
  40149c:	20000b18 	.word	0x20000b18
  4014a0:	20000b24 	.word	0x20000b24
  4014a4:	20000b30 	.word	0x20000b30
  4014a8:	00400ffd 	.word	0x00400ffd

004014ac <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4014ac:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4014ae:	480e      	ldr	r0, [pc, #56]	; (4014e8 <sysclk_init+0x3c>)
  4014b0:	4b0e      	ldr	r3, [pc, #56]	; (4014ec <sysclk_init+0x40>)
  4014b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4014b4:	2000      	movs	r0, #0
  4014b6:	213e      	movs	r1, #62	; 0x3e
  4014b8:	4b0d      	ldr	r3, [pc, #52]	; (4014f0 <sysclk_init+0x44>)
  4014ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4014bc:	4c0d      	ldr	r4, [pc, #52]	; (4014f4 <sysclk_init+0x48>)
  4014be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4014c0:	2800      	cmp	r0, #0
  4014c2:	d0fc      	beq.n	4014be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4014c4:	4b0c      	ldr	r3, [pc, #48]	; (4014f8 <sysclk_init+0x4c>)
  4014c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4014c8:	4a0c      	ldr	r2, [pc, #48]	; (4014fc <sysclk_init+0x50>)
  4014ca:	4b0d      	ldr	r3, [pc, #52]	; (401500 <sysclk_init+0x54>)
  4014cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  4014ce:	4c0d      	ldr	r4, [pc, #52]	; (401504 <sysclk_init+0x58>)
  4014d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4014d2:	2800      	cmp	r0, #0
  4014d4:	d0fc      	beq.n	4014d0 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4014d6:	2010      	movs	r0, #16
  4014d8:	4b0b      	ldr	r3, [pc, #44]	; (401508 <sysclk_init+0x5c>)
  4014da:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4014dc:	4b0b      	ldr	r3, [pc, #44]	; (40150c <sysclk_init+0x60>)
  4014de:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4014e0:	4801      	ldr	r0, [pc, #4]	; (4014e8 <sysclk_init+0x3c>)
  4014e2:	4b02      	ldr	r3, [pc, #8]	; (4014ec <sysclk_init+0x40>)
  4014e4:	4798      	blx	r3
  4014e6:	bd10      	pop	{r4, pc}
  4014e8:	02dc6c00 	.word	0x02dc6c00
  4014ec:	200000a1 	.word	0x200000a1
  4014f0:	00401bd9 	.word	0x00401bd9
  4014f4:	00401c2d 	.word	0x00401c2d
  4014f8:	00401c3d 	.word	0x00401c3d
  4014fc:	20073f01 	.word	0x20073f01
  401500:	400e0400 	.word	0x400e0400
  401504:	00401c4d 	.word	0x00401c4d
  401508:	00401b75 	.word	0x00401b75
  40150c:	00401eed 	.word	0x00401eed

00401510 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  401510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401514:	460c      	mov	r4, r1
  401516:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  401518:	b960      	cbnz	r0, 401534 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  40151a:	2a00      	cmp	r2, #0
  40151c:	dd0e      	ble.n	40153c <_read+0x2c>
  40151e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  401520:	4e09      	ldr	r6, [pc, #36]	; (401548 <_read+0x38>)
  401522:	4d0a      	ldr	r5, [pc, #40]	; (40154c <_read+0x3c>)
  401524:	6830      	ldr	r0, [r6, #0]
  401526:	4621      	mov	r1, r4
  401528:	682b      	ldr	r3, [r5, #0]
  40152a:	4798      	blx	r3
		ptr++;
  40152c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40152e:	42bc      	cmp	r4, r7
  401530:	d1f8      	bne.n	401524 <_read+0x14>
  401532:	e006      	b.n	401542 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  401534:	f04f 30ff 	mov.w	r0, #4294967295
  401538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  40153c:	2000      	movs	r0, #0
  40153e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  401542:	4640      	mov	r0, r8
	}
	return nChars;
}
  401544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401548:	20000c18 	.word	0x20000c18
  40154c:	20000c10 	.word	0x20000c10

00401550 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401554:	460e      	mov	r6, r1
  401556:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  401558:	3801      	subs	r0, #1
  40155a:	2802      	cmp	r0, #2
  40155c:	d80f      	bhi.n	40157e <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  40155e:	b192      	cbz	r2, 401586 <_write+0x36>
  401560:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  401562:	f8df 803c 	ldr.w	r8, [pc, #60]	; 4015a0 <_write+0x50>
  401566:	4f0d      	ldr	r7, [pc, #52]	; (40159c <_write+0x4c>)
  401568:	f8d8 0000 	ldr.w	r0, [r8]
  40156c:	5d31      	ldrb	r1, [r6, r4]
  40156e:	683b      	ldr	r3, [r7, #0]
  401570:	4798      	blx	r3
  401572:	2800      	cmp	r0, #0
  401574:	db0a      	blt.n	40158c <_write+0x3c>
			return -1;
		}
		++nChars;
  401576:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  401578:	42a5      	cmp	r5, r4
  40157a:	d1f5      	bne.n	401568 <_write+0x18>
  40157c:	e00a      	b.n	401594 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  40157e:	f04f 30ff 	mov.w	r0, #4294967295
  401582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  401586:	2000      	movs	r0, #0
  401588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  40158c:	f04f 30ff 	mov.w	r0, #4294967295
  401590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  401594:	4620      	mov	r0, r4
	}
	return nChars;
}
  401596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40159a:	bf00      	nop
  40159c:	20000c14 	.word	0x20000c14
  4015a0:	20000c18 	.word	0x20000c18

004015a4 <board_init>:
#include "gpio.h"
#include "ioport.h"
#include "six_step.h"

void board_init(void)
{
  4015a4:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4015a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4015aa:	4b34      	ldr	r3, [pc, #208]	; (40167c <board_init+0xd8>)
  4015ac:	605a      	str	r2, [r3, #4]
  4015ae:	200b      	movs	r0, #11
  4015b0:	4c33      	ldr	r4, [pc, #204]	; (401680 <board_init+0xdc>)
  4015b2:	47a0      	blx	r4
  4015b4:	200c      	movs	r0, #12
  4015b6:	47a0      	blx	r4
  4015b8:	200d      	movs	r0, #13
  4015ba:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4015bc:	2017      	movs	r0, #23
  4015be:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4015c2:	4c30      	ldr	r4, [pc, #192]	; (401684 <board_init+0xe0>)
  4015c4:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4015c6:	202e      	movs	r0, #46	; 0x2e
  4015c8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4015cc:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  4015ce:	2019      	movs	r0, #25
  4015d0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4015d4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4015d6:	4d2c      	ldr	r5, [pc, #176]	; (401688 <board_init+0xe4>)
  4015d8:	200f      	movs	r0, #15
  4015da:	4629      	mov	r1, r5
  4015dc:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4015de:	2010      	movs	r0, #16
  4015e0:	4629      	mov	r1, r5
  4015e2:	47a0      	blx	r4
	
	/*Configure Hall sensor*/
	gpio_configure_pin(PIN_HALL_1, PIN_HALL_1_TYPE);
  4015e4:	2002      	movs	r0, #2
  4015e6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4015ea:	47a0      	blx	r4
	gpio_configure_pin(PIN_HALL_2, PIN_HALL_2_TYPE);
  4015ec:	2003      	movs	r0, #3
  4015ee:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4015f2:	47a0      	blx	r4
	gpio_configure_pin(PIN_HALL_3, PIN_HALL_3_TYPE);
  4015f4:	2004      	movs	r0, #4
  4015f6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4015fa:	47a0      	blx	r4
	
	/*Configure Pwm sensor*/
	gpio_configure_pin(PIN_PWM_IN1_GPIO, PIN_PWM_IN1_FLAGS); //Saida do pwm para fase U1-2
  4015fc:	2020      	movs	r0, #32
  4015fe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401602:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWM_IN2_GPIO, PIN_PWM_IN2_FLAGS); //Saida do pwm para fase U2-3
  401604:	2021      	movs	r0, #33	; 0x21
  401606:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40160a:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWM_IN3_GPIO, PIN_PWM_IN3_FLAGS); //Saida do pwm para fase U3-1
  40160c:	2054      	movs	r0, #84	; 0x54
  40160e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401612:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWM_EN1_GPIO, PIN_PWM_EN1_FLAGS); //Habilita fase U1-2
  401614:	2050      	movs	r0, #80	; 0x50
  401616:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40161a:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWM_EN2_GPIO, PIN_PWM_EN2_FLAGS); //Habilita fase U2-3
  40161c:	2051      	movs	r0, #81	; 0x51
  40161e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401622:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWM_EN3_GPIO, PIN_PWM_EN3_FLAGS); //Habilita fase U3-1
  401624:	2052      	movs	r0, #82	; 0x52
  401626:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40162a:	47a0      	blx	r4
	
	/*Configure Pwm general sensor for test*/
	gpio_configure_pin(PIN_PWM_GENERAL_GPIO, PIN_PWM_GENERAL_FLAGS); //Saida do pwm de qualquer fase
  40162c:	2055      	movs	r0, #85	; 0x55
  40162e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401632:	47a0      	blx	r4
	

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401634:	4815      	ldr	r0, [pc, #84]	; (40168c <board_init+0xe8>)
  401636:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40163a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40163e:	4b14      	ldr	r3, [pc, #80]	; (401690 <board_init+0xec>)
  401640:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  401642:	200c      	movs	r0, #12
  401644:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401648:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40164a:	200d      	movs	r0, #13
  40164c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401650:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  401652:	200e      	movs	r0, #14
  401654:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401658:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  40165a:	201e      	movs	r0, #30
  40165c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401660:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  401662:	201c      	movs	r0, #28
  401664:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401668:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  40166a:	201d      	movs	r0, #29
  40166c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401670:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  401672:	204d      	movs	r0, #77	; 0x4d
  401674:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401678:	47a0      	blx	r4
  40167a:	bd38      	pop	{r3, r4, r5, pc}
  40167c:	400e1450 	.word	0x400e1450
  401680:	00401c5d 	.word	0x00401c5d
  401684:	00401819 	.word	0x00401819
  401688:	28000009 	.word	0x28000009
  40168c:	400e0e00 	.word	0x400e0e00
  401690:	0040193d 	.word	0x0040193d

00401694 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401694:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  401698:	0052      	lsls	r2, r2, #1
  40169a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40169e:	fbb3 f3f2 	udiv	r3, r3, r2
  4016a2:	3b01      	subs	r3, #1
  4016a4:	f3c3 030d 	ubfx	r3, r3, #0, #14
  4016a8:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  4016ac:	4770      	bx	lr
  4016ae:	bf00      	nop

004016b0 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4016b0:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4016b2:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	switch (ul_type) {
  4016b4:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4016b8:	d02e      	beq.n	401718 <pio_set_peripheral+0x68>
  4016ba:	d808      	bhi.n	4016ce <pio_set_peripheral+0x1e>
  4016bc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4016c0:	d014      	beq.n	4016ec <pio_set_peripheral+0x3c>
  4016c2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4016c6:	d01d      	beq.n	401704 <pio_set_peripheral+0x54>
  4016c8:	2900      	cmp	r1, #0
  4016ca:	d135      	bne.n	401738 <pio_set_peripheral+0x88>
  4016cc:	e035      	b.n	40173a <pio_set_peripheral+0x8a>
  4016ce:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4016d2:	d032      	beq.n	40173a <pio_set_peripheral+0x8a>
  4016d4:	d803      	bhi.n	4016de <pio_set_peripheral+0x2e>
  4016d6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4016da:	d027      	beq.n	40172c <pio_set_peripheral+0x7c>
  4016dc:	e02c      	b.n	401738 <pio_set_peripheral+0x88>
  4016de:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4016e2:	d02a      	beq.n	40173a <pio_set_peripheral+0x8a>
  4016e4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4016e8:	d027      	beq.n	40173a <pio_set_peripheral+0x8a>
  4016ea:	e025      	b.n	401738 <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4016ec:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4016ee:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4016f0:	43d3      	mvns	r3, r2
  4016f2:	4021      	ands	r1, r4
  4016f4:	4019      	ands	r1, r3
  4016f6:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4016f8:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4016fa:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4016fc:	4021      	ands	r1, r4
  4016fe:	400b      	ands	r3, r1
  401700:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401702:	e019      	b.n	401738 <pio_set_peripheral+0x88>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401704:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401706:	4313      	orrs	r3, r2
  401708:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40170a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40170c:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40170e:	400b      	ands	r3, r1
  401710:	ea23 0302 	bic.w	r3, r3, r2
  401714:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401716:	e00f      	b.n	401738 <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401718:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40171a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40171c:	400b      	ands	r3, r1
  40171e:	ea23 0302 	bic.w	r3, r3, r2
  401722:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401724:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401726:	4313      	orrs	r3, r2
  401728:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40172a:	e005      	b.n	401738 <pio_set_peripheral+0x88>

	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40172c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40172e:	4313      	orrs	r3, r2
  401730:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401732:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401734:	4313      	orrs	r3, r2
  401736:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401738:	6042      	str	r2, [r0, #4]
}
  40173a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40173e:	4770      	bx	lr

00401740 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401740:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401742:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  401746:	bf14      	ite	ne
  401748:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40174a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40174c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  401750:	bf14      	ite	ne
  401752:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401754:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401756:	f012 0f02 	tst.w	r2, #2
  40175a:	d002      	beq.n	401762 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  40175c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401760:	e004      	b.n	40176c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401762:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  401766:	bf18      	it	ne
  401768:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40176c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40176e:	6001      	str	r1, [r0, #0]
  401770:	4770      	bx	lr
  401772:	bf00      	nop

00401774 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401774:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401776:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401778:	9c01      	ldr	r4, [sp, #4]
  40177a:	b10c      	cbz	r4, 401780 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  40177c:	6641      	str	r1, [r0, #100]	; 0x64
  40177e:	e000      	b.n	401782 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401780:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401782:	b10b      	cbz	r3, 401788 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  401784:	6501      	str	r1, [r0, #80]	; 0x50
  401786:	e000      	b.n	40178a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401788:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40178a:	b10a      	cbz	r2, 401790 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  40178c:	6301      	str	r1, [r0, #48]	; 0x30
  40178e:	e000      	b.n	401792 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401790:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401792:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401794:	6001      	str	r1, [r0, #0]
}
  401796:	f85d 4b04 	ldr.w	r4, [sp], #4
  40179a:	4770      	bx	lr

0040179c <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40179c:	f012 0f10 	tst.w	r2, #16
  4017a0:	d010      	beq.n	4017c4 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4017a2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4017a6:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4017aa:	bf14      	ite	ne
  4017ac:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4017b0:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4017b4:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4017b8:	bf14      	ite	ne
  4017ba:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4017be:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  4017c2:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4017c4:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4017c8:	4770      	bx	lr
  4017ca:	bf00      	nop

004017cc <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  4017cc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  4017ce:	6401      	str	r1, [r0, #64]	; 0x40
  4017d0:	4770      	bx	lr
  4017d2:	bf00      	nop

004017d4 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4017d4:	6441      	str	r1, [r0, #68]	; 0x44
  4017d6:	4770      	bx	lr

004017d8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4017d8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4017da:	4770      	bx	lr

004017dc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4017dc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4017de:	4770      	bx	lr

004017e0 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4017e0:	0943      	lsrs	r3, r0, #5
  4017e2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4017e6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4017ea:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4017ec:	f000 001f 	and.w	r0, r0, #31
  4017f0:	2201      	movs	r2, #1
  4017f2:	fa02 f000 	lsl.w	r0, r2, r0
  4017f6:	6318      	str	r0, [r3, #48]	; 0x30
  4017f8:	4770      	bx	lr
  4017fa:	bf00      	nop

004017fc <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4017fc:	0943      	lsrs	r3, r0, #5
  4017fe:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401802:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401806:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401808:	f000 001f 	and.w	r0, r0, #31
  40180c:	2201      	movs	r2, #1
  40180e:	fa02 f000 	lsl.w	r0, r2, r0
  401812:	6358      	str	r0, [r3, #52]	; 0x34
  401814:	4770      	bx	lr
  401816:	bf00      	nop

00401818 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401818:	b570      	push	{r4, r5, r6, lr}
  40181a:	b082      	sub	sp, #8
  40181c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40181e:	0944      	lsrs	r4, r0, #5
  401820:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  401824:	f204 7407 	addw	r4, r4, #1799	; 0x707
  401828:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40182a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  40182e:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  401832:	d047      	beq.n	4018c4 <pio_configure_pin+0xac>
  401834:	d809      	bhi.n	40184a <pio_configure_pin+0x32>
  401836:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  40183a:	d021      	beq.n	401880 <pio_configure_pin+0x68>
  40183c:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401840:	d02f      	beq.n	4018a2 <pio_configure_pin+0x8a>
  401842:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  401846:	d16f      	bne.n	401928 <pio_configure_pin+0x110>
  401848:	e009      	b.n	40185e <pio_configure_pin+0x46>
  40184a:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  40184e:	d055      	beq.n	4018fc <pio_configure_pin+0xe4>
  401850:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401854:	d052      	beq.n	4018fc <pio_configure_pin+0xe4>
  401856:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  40185a:	d044      	beq.n	4018e6 <pio_configure_pin+0xce>
  40185c:	e064      	b.n	401928 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40185e:	f000 001f 	and.w	r0, r0, #31
  401862:	2401      	movs	r4, #1
  401864:	4084      	lsls	r4, r0
  401866:	4630      	mov	r0, r6
  401868:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40186c:	4622      	mov	r2, r4
  40186e:	4b30      	ldr	r3, [pc, #192]	; (401930 <pio_configure_pin+0x118>)
  401870:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401872:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401876:	bf14      	ite	ne
  401878:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40187a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40187c:	2001      	movs	r0, #1
  40187e:	e054      	b.n	40192a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401880:	f000 001f 	and.w	r0, r0, #31
  401884:	2401      	movs	r4, #1
  401886:	4084      	lsls	r4, r0
  401888:	4630      	mov	r0, r6
  40188a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40188e:	4622      	mov	r2, r4
  401890:	4b27      	ldr	r3, [pc, #156]	; (401930 <pio_configure_pin+0x118>)
  401892:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401894:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401898:	bf14      	ite	ne
  40189a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40189c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40189e:	2001      	movs	r0, #1
  4018a0:	e043      	b.n	40192a <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4018a2:	f000 001f 	and.w	r0, r0, #31
  4018a6:	2401      	movs	r4, #1
  4018a8:	4084      	lsls	r4, r0
  4018aa:	4630      	mov	r0, r6
  4018ac:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4018b0:	4622      	mov	r2, r4
  4018b2:	4b1f      	ldr	r3, [pc, #124]	; (401930 <pio_configure_pin+0x118>)
  4018b4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4018b6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4018ba:	bf14      	ite	ne
  4018bc:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4018be:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4018c0:	2001      	movs	r0, #1
  4018c2:	e032      	b.n	40192a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4018c4:	f000 001f 	and.w	r0, r0, #31
  4018c8:	2401      	movs	r4, #1
  4018ca:	4084      	lsls	r4, r0
  4018cc:	4630      	mov	r0, r6
  4018ce:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4018d2:	4622      	mov	r2, r4
  4018d4:	4b16      	ldr	r3, [pc, #88]	; (401930 <pio_configure_pin+0x118>)
  4018d6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4018d8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4018dc:	bf14      	ite	ne
  4018de:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4018e0:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4018e2:	2001      	movs	r0, #1
  4018e4:	e021      	b.n	40192a <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4018e6:	f000 011f 	and.w	r1, r0, #31
  4018ea:	2401      	movs	r4, #1
  4018ec:	4630      	mov	r0, r6
  4018ee:	fa04 f101 	lsl.w	r1, r4, r1
  4018f2:	462a      	mov	r2, r5
  4018f4:	4b0f      	ldr	r3, [pc, #60]	; (401934 <pio_configure_pin+0x11c>)
  4018f6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4018f8:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4018fa:	e016      	b.n	40192a <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4018fc:	f000 011f 	and.w	r1, r0, #31
  401900:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401902:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401906:	ea05 0304 	and.w	r3, r5, r4
  40190a:	9300      	str	r3, [sp, #0]
  40190c:	4630      	mov	r0, r6
  40190e:	fa04 f101 	lsl.w	r1, r4, r1
  401912:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401916:	bf14      	ite	ne
  401918:	2200      	movne	r2, #0
  40191a:	2201      	moveq	r2, #1
  40191c:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401920:	4d05      	ldr	r5, [pc, #20]	; (401938 <pio_configure_pin+0x120>)
  401922:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  401924:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401926:	e000      	b.n	40192a <pio_configure_pin+0x112>

	default:
		return 0;
  401928:	2000      	movs	r0, #0
	}

	return 1;
}
  40192a:	b002      	add	sp, #8
  40192c:	bd70      	pop	{r4, r5, r6, pc}
  40192e:	bf00      	nop
  401930:	004016b1 	.word	0x004016b1
  401934:	00401741 	.word	0x00401741
  401938:	00401775 	.word	0x00401775

0040193c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  40193c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40193e:	b083      	sub	sp, #12
  401940:	4607      	mov	r7, r0
  401942:	460e      	mov	r6, r1
  401944:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401946:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  40194a:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  40194e:	d038      	beq.n	4019c2 <pio_configure_pin_group+0x86>
  401950:	d809      	bhi.n	401966 <pio_configure_pin_group+0x2a>
  401952:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401956:	d01c      	beq.n	401992 <pio_configure_pin_group+0x56>
  401958:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  40195c:	d025      	beq.n	4019aa <pio_configure_pin_group+0x6e>
  40195e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  401962:	d150      	bne.n	401a06 <pio_configure_pin_group+0xca>
  401964:	e009      	b.n	40197a <pio_configure_pin_group+0x3e>
  401966:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  40196a:	d03a      	beq.n	4019e2 <pio_configure_pin_group+0xa6>
  40196c:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401970:	d037      	beq.n	4019e2 <pio_configure_pin_group+0xa6>
  401972:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401976:	d030      	beq.n	4019da <pio_configure_pin_group+0x9e>
  401978:	e045      	b.n	401a06 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40197a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40197e:	4632      	mov	r2, r6
  401980:	4b22      	ldr	r3, [pc, #136]	; (401a0c <pio_configure_pin_group+0xd0>)
  401982:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401984:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401988:	bf14      	ite	ne
  40198a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40198c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40198e:	2001      	movs	r0, #1
  401990:	e03a      	b.n	401a08 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401992:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401996:	4632      	mov	r2, r6
  401998:	4b1c      	ldr	r3, [pc, #112]	; (401a0c <pio_configure_pin_group+0xd0>)
  40199a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40199c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4019a0:	bf14      	ite	ne
  4019a2:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4019a4:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4019a6:	2001      	movs	r0, #1
  4019a8:	e02e      	b.n	401a08 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4019aa:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4019ae:	4632      	mov	r2, r6
  4019b0:	4b16      	ldr	r3, [pc, #88]	; (401a0c <pio_configure_pin_group+0xd0>)
  4019b2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4019b4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4019b8:	bf14      	ite	ne
  4019ba:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4019bc:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4019be:	2001      	movs	r0, #1
  4019c0:	e022      	b.n	401a08 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4019c2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4019c6:	4632      	mov	r2, r6
  4019c8:	4b10      	ldr	r3, [pc, #64]	; (401a0c <pio_configure_pin_group+0xd0>)
  4019ca:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4019cc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4019d0:	bf14      	ite	ne
  4019d2:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4019d4:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4019d6:	2001      	movs	r0, #1
  4019d8:	e016      	b.n	401a08 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  4019da:	4b0d      	ldr	r3, [pc, #52]	; (401a10 <pio_configure_pin_group+0xd4>)
  4019dc:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4019de:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  4019e0:	e012      	b.n	401a08 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4019e2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4019e6:	f005 0301 	and.w	r3, r5, #1
  4019ea:	9300      	str	r3, [sp, #0]
  4019ec:	4638      	mov	r0, r7
  4019ee:	4631      	mov	r1, r6
  4019f0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4019f4:	bf14      	ite	ne
  4019f6:	2200      	movne	r2, #0
  4019f8:	2201      	moveq	r2, #1
  4019fa:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4019fe:	4c05      	ldr	r4, [pc, #20]	; (401a14 <pio_configure_pin_group+0xd8>)
  401a00:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  401a02:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401a04:	e000      	b.n	401a08 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  401a06:	2000      	movs	r0, #0
	}

	return 1;
}
  401a08:	b003      	add	sp, #12
  401a0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401a0c:	004016b1 	.word	0x004016b1
  401a10:	00401741 	.word	0x00401741
  401a14:	00401775 	.word	0x00401775

00401a18 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401a1c:	4604      	mov	r4, r0
  401a1e:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401a20:	4b10      	ldr	r3, [pc, #64]	; (401a64 <pio_handler_process+0x4c>)
  401a22:	4798      	blx	r3
  401a24:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401a26:	4620      	mov	r0, r4
  401a28:	4b0f      	ldr	r3, [pc, #60]	; (401a68 <pio_handler_process+0x50>)
  401a2a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401a2c:	4005      	ands	r5, r0
  401a2e:	d017      	beq.n	401a60 <pio_handler_process+0x48>
  401a30:	4f0e      	ldr	r7, [pc, #56]	; (401a6c <pio_handler_process+0x54>)
  401a32:	f107 040c 	add.w	r4, r7, #12
  401a36:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401a38:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  401a3c:	42b3      	cmp	r3, r6
  401a3e:	d10a      	bne.n	401a56 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401a40:	f854 1c08 	ldr.w	r1, [r4, #-8]
  401a44:	4229      	tst	r1, r5
  401a46:	d006      	beq.n	401a56 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401a48:	6823      	ldr	r3, [r4, #0]
  401a4a:	4630      	mov	r0, r6
  401a4c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401a4e:	f854 3c08 	ldr.w	r3, [r4, #-8]
  401a52:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401a56:	42bc      	cmp	r4, r7
  401a58:	d002      	beq.n	401a60 <pio_handler_process+0x48>
  401a5a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401a5c:	2d00      	cmp	r5, #0
  401a5e:	d1eb      	bne.n	401a38 <pio_handler_process+0x20>
  401a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a64:	004017d9 	.word	0x004017d9
  401a68:	004017dd 	.word	0x004017dd
  401a6c:	20000b48 	.word	0x20000b48

00401a70 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401a72:	4c0b      	ldr	r4, [pc, #44]	; (401aa0 <pio_handler_set+0x30>)
  401a74:	6824      	ldr	r4, [r4, #0]
  401a76:	2c06      	cmp	r4, #6
  401a78:	d810      	bhi.n	401a9c <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  401a7a:	4f0a      	ldr	r7, [pc, #40]	; (401aa4 <pio_handler_set+0x34>)
  401a7c:	0126      	lsls	r6, r4, #4
  401a7e:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
  401a80:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
  401a82:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
  401a84:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
  401a86:	9906      	ldr	r1, [sp, #24]
  401a88:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
  401a8a:	3401      	adds	r4, #1
  401a8c:	4904      	ldr	r1, [pc, #16]	; (401aa0 <pio_handler_set+0x30>)
  401a8e:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401a90:	4611      	mov	r1, r2
  401a92:	461a      	mov	r2, r3
  401a94:	4b04      	ldr	r3, [pc, #16]	; (401aa8 <pio_handler_set+0x38>)
  401a96:	4798      	blx	r3

	return 0;
  401a98:	2000      	movs	r0, #0
  401a9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  401a9c:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  401a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401aa0:	20000b44 	.word	0x20000b44
  401aa4:	20000b48 	.word	0x20000b48
  401aa8:	0040179d 	.word	0x0040179d

00401aac <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401aac:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401aae:	4802      	ldr	r0, [pc, #8]	; (401ab8 <PIOA_Handler+0xc>)
  401ab0:	210b      	movs	r1, #11
  401ab2:	4b02      	ldr	r3, [pc, #8]	; (401abc <PIOA_Handler+0x10>)
  401ab4:	4798      	blx	r3
  401ab6:	bd08      	pop	{r3, pc}
  401ab8:	400e0e00 	.word	0x400e0e00
  401abc:	00401a19 	.word	0x00401a19

00401ac0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401ac0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401ac2:	4802      	ldr	r0, [pc, #8]	; (401acc <PIOB_Handler+0xc>)
  401ac4:	210c      	movs	r1, #12
  401ac6:	4b02      	ldr	r3, [pc, #8]	; (401ad0 <PIOB_Handler+0x10>)
  401ac8:	4798      	blx	r3
  401aca:	bd08      	pop	{r3, pc}
  401acc:	400e1000 	.word	0x400e1000
  401ad0:	00401a19 	.word	0x00401a19

00401ad4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401ad4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401ad6:	4802      	ldr	r0, [pc, #8]	; (401ae0 <PIOC_Handler+0xc>)
  401ad8:	210d      	movs	r1, #13
  401ada:	4b02      	ldr	r3, [pc, #8]	; (401ae4 <PIOC_Handler+0x10>)
  401adc:	4798      	blx	r3
  401ade:	bd08      	pop	{r3, pc}
  401ae0:	400e1200 	.word	0x400e1200
  401ae4:	00401a19 	.word	0x00401a19

00401ae8 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  401ae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401aec:	4605      	mov	r5, r0
  401aee:	460c      	mov	r4, r1
  401af0:	4691      	mov	r9, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  401af2:	4b1b      	ldr	r3, [pc, #108]	; (401b60 <pio_handler_set_priority+0x78>)
  401af4:	4798      	blx	r3
  401af6:	4680      	mov	r8, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  401af8:	4628      	mov	r0, r5
  401afa:	f04f 31ff 	mov.w	r1, #4294967295
  401afe:	4b19      	ldr	r3, [pc, #100]	; (401b64 <pio_handler_set_priority+0x7c>)
  401b00:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  401b02:	4628      	mov	r0, r5
  401b04:	4b18      	ldr	r3, [pc, #96]	; (401b68 <pio_handler_set_priority+0x80>)
  401b06:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401b08:	b2e7      	uxtb	r7, r4
  401b0a:	f007 031f 	and.w	r3, r7, #31
  401b0e:	2601      	movs	r6, #1
  401b10:	409e      	lsls	r6, r3
  401b12:	0963      	lsrs	r3, r4, #5
  401b14:	009b      	lsls	r3, r3, #2
  401b16:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  401b1a:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  401b1e:	f8c3 6080 	str.w	r6, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401b22:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  401b26:	2c00      	cmp	r4, #0
  401b28:	da09      	bge.n	401b3e <pio_handler_set_priority+0x56>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401b2a:	f007 070f 	and.w	r7, r7, #15
  401b2e:	ea4f 1909 	mov.w	r9, r9, lsl #4
  401b32:	fa5f f989 	uxtb.w	r9, r9
  401b36:	4a0d      	ldr	r2, [pc, #52]	; (401b6c <pio_handler_set_priority+0x84>)
  401b38:	f802 9007 	strb.w	r9, [r2, r7]
  401b3c:	e009      	b.n	401b52 <pio_handler_set_priority+0x6a>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401b3e:	ea4f 1909 	mov.w	r9, r9, lsl #4
  401b42:	fa5f f989 	uxtb.w	r9, r9
  401b46:	f104 4460 	add.w	r4, r4, #3758096384	; 0xe0000000
  401b4a:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
  401b4e:	f884 9300 	strb.w	r9, [r4, #768]	; 0x300

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  401b52:	601e      	str	r6, [r3, #0]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  401b54:	4628      	mov	r0, r5
  401b56:	4641      	mov	r1, r8
  401b58:	4b05      	ldr	r3, [pc, #20]	; (401b70 <pio_handler_set_priority+0x88>)
  401b5a:	4798      	blx	r3
  401b5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401b60:	004017dd 	.word	0x004017dd
  401b64:	004017d5 	.word	0x004017d5
  401b68:	004017d9 	.word	0x004017d9
  401b6c:	e000ed14 	.word	0xe000ed14
  401b70:	004017cd 	.word	0x004017cd

00401b74 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401b74:	4b17      	ldr	r3, [pc, #92]	; (401bd4 <pmc_switch_mck_to_pllack+0x60>)
  401b76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401b78:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  401b7c:	4310      	orrs	r0, r2
  401b7e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401b80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401b82:	f013 0f08 	tst.w	r3, #8
  401b86:	d109      	bne.n	401b9c <pmc_switch_mck_to_pllack+0x28>
  401b88:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401b8c:	4911      	ldr	r1, [pc, #68]	; (401bd4 <pmc_switch_mck_to_pllack+0x60>)
  401b8e:	e001      	b.n	401b94 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401b90:	3b01      	subs	r3, #1
  401b92:	d019      	beq.n	401bc8 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401b94:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401b96:	f012 0f08 	tst.w	r2, #8
  401b9a:	d0f9      	beq.n	401b90 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401b9c:	4b0d      	ldr	r3, [pc, #52]	; (401bd4 <pmc_switch_mck_to_pllack+0x60>)
  401b9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401ba0:	f022 0203 	bic.w	r2, r2, #3
  401ba4:	f042 0202 	orr.w	r2, r2, #2
  401ba8:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401baa:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401bac:	f010 0008 	ands.w	r0, r0, #8
  401bb0:	d10c      	bne.n	401bcc <pmc_switch_mck_to_pllack+0x58>
  401bb2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401bb6:	4907      	ldr	r1, [pc, #28]	; (401bd4 <pmc_switch_mck_to_pllack+0x60>)
  401bb8:	e001      	b.n	401bbe <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401bba:	3b01      	subs	r3, #1
  401bbc:	d008      	beq.n	401bd0 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401bbe:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401bc0:	f012 0f08 	tst.w	r2, #8
  401bc4:	d0f9      	beq.n	401bba <pmc_switch_mck_to_pllack+0x46>
  401bc6:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401bc8:	2001      	movs	r0, #1
  401bca:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401bcc:	2000      	movs	r0, #0
  401bce:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401bd0:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401bd2:	4770      	bx	lr
  401bd4:	400e0400 	.word	0x400e0400

00401bd8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401bd8:	b138      	cbz	r0, 401bea <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401bda:	4911      	ldr	r1, [pc, #68]	; (401c20 <pmc_switch_mainck_to_xtal+0x48>)
  401bdc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401bde:	4a11      	ldr	r2, [pc, #68]	; (401c24 <pmc_switch_mainck_to_xtal+0x4c>)
  401be0:	401a      	ands	r2, r3
  401be2:	4b11      	ldr	r3, [pc, #68]	; (401c28 <pmc_switch_mainck_to_xtal+0x50>)
  401be4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401be6:	620b      	str	r3, [r1, #32]
  401be8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401bea:	4a0d      	ldr	r2, [pc, #52]	; (401c20 <pmc_switch_mainck_to_xtal+0x48>)
  401bec:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401bee:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401bf2:	f023 0303 	bic.w	r3, r3, #3
  401bf6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401bfa:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401bfe:	0209      	lsls	r1, r1, #8
  401c00:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401c02:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401c04:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401c06:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401c08:	f013 0f01 	tst.w	r3, #1
  401c0c:	d0fb      	beq.n	401c06 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401c0e:	4a04      	ldr	r2, [pc, #16]	; (401c20 <pmc_switch_mainck_to_xtal+0x48>)
  401c10:	6a13      	ldr	r3, [r2, #32]
  401c12:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401c16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401c1a:	6213      	str	r3, [r2, #32]
  401c1c:	4770      	bx	lr
  401c1e:	bf00      	nop
  401c20:	400e0400 	.word	0x400e0400
  401c24:	fec8fffc 	.word	0xfec8fffc
  401c28:	01370002 	.word	0x01370002

00401c2c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401c2c:	4b02      	ldr	r3, [pc, #8]	; (401c38 <pmc_osc_is_ready_mainck+0xc>)
  401c2e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401c30:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401c34:	4770      	bx	lr
  401c36:	bf00      	nop
  401c38:	400e0400 	.word	0x400e0400

00401c3c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401c3c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401c40:	4b01      	ldr	r3, [pc, #4]	; (401c48 <pmc_disable_pllack+0xc>)
  401c42:	629a      	str	r2, [r3, #40]	; 0x28
  401c44:	4770      	bx	lr
  401c46:	bf00      	nop
  401c48:	400e0400 	.word	0x400e0400

00401c4c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401c4c:	4b02      	ldr	r3, [pc, #8]	; (401c58 <pmc_is_locked_pllack+0xc>)
  401c4e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401c50:	f000 0002 	and.w	r0, r0, #2
  401c54:	4770      	bx	lr
  401c56:	bf00      	nop
  401c58:	400e0400 	.word	0x400e0400

00401c5c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401c5c:	281f      	cmp	r0, #31
  401c5e:	d80d      	bhi.n	401c7c <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401c60:	4b08      	ldr	r3, [pc, #32]	; (401c84 <pmc_enable_periph_clk+0x28>)
  401c62:	699a      	ldr	r2, [r3, #24]
  401c64:	2301      	movs	r3, #1
  401c66:	4083      	lsls	r3, r0
  401c68:	401a      	ands	r2, r3
  401c6a:	4293      	cmp	r3, r2
  401c6c:	d008      	beq.n	401c80 <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  401c6e:	2301      	movs	r3, #1
  401c70:	fa03 f000 	lsl.w	r0, r3, r0
  401c74:	4b03      	ldr	r3, [pc, #12]	; (401c84 <pmc_enable_periph_clk+0x28>)
  401c76:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401c78:	2000      	movs	r0, #0
  401c7a:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401c7c:	2001      	movs	r0, #1
  401c7e:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401c80:	2000      	movs	r0, #0
}
  401c82:	4770      	bx	lr
  401c84:	400e0400 	.word	0x400e0400

00401c88 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  401c88:	b4f0      	push	{r4, r5, r6, r7}
  401c8a:	b08c      	sub	sp, #48	; 0x30
  401c8c:	4607      	mov	r7, r0
  401c8e:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  401c90:	ac01      	add	r4, sp, #4
  401c92:	4d12      	ldr	r5, [pc, #72]	; (401cdc <pwm_clocks_generate+0x54>)
  401c94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401c96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401c98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401c9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401c9c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  401ca0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  401ca4:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  401ca6:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  401ca8:	f852 4f04 	ldr.w	r4, [r2, #4]!
  401cac:	fbb6 f4f4 	udiv	r4, r6, r4
  401cb0:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  401cb4:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
  401cb8:	d903      	bls.n	401cc2 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
  401cba:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  401cbc:	2b0b      	cmp	r3, #11
  401cbe:	d1f3      	bne.n	401ca8 <pwm_clocks_generate+0x20>
  401cc0:	e004      	b.n	401ccc <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  401cc2:	2b0a      	cmp	r3, #10
  401cc4:	d805      	bhi.n	401cd2 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
  401cc6:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
  401cca:	e004      	b.n	401cd6 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
  401ccc:	f64f 70ff 	movw	r0, #65535	; 0xffff
  401cd0:	e001      	b.n	401cd6 <pwm_clocks_generate+0x4e>
  401cd2:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
  401cd6:	b00c      	add	sp, #48	; 0x30
  401cd8:	bcf0      	pop	{r4, r5, r6, r7}
  401cda:	4770      	bx	lr
  401cdc:	00407894 	.word	0x00407894

00401ce0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  401ce0:	b570      	push	{r4, r5, r6, lr}
  401ce2:	4606      	mov	r6, r0
  401ce4:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  401ce6:	6808      	ldr	r0, [r1, #0]
  401ce8:	b140      	cbz	r0, 401cfc <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  401cea:	6889      	ldr	r1, [r1, #8]
  401cec:	4b0b      	ldr	r3, [pc, #44]	; (401d1c <pwm_init+0x3c>)
  401cee:	4798      	blx	r3
  401cf0:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
  401cf2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401cf6:	4298      	cmp	r0, r3
  401cf8:	d101      	bne.n	401cfe <pwm_init+0x1e>
  401cfa:	e00e      	b.n	401d1a <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
  401cfc:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  401cfe:	6860      	ldr	r0, [r4, #4]
  401d00:	b140      	cbz	r0, 401d14 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  401d02:	68a1      	ldr	r1, [r4, #8]
  401d04:	4b05      	ldr	r3, [pc, #20]	; (401d1c <pwm_init+0x3c>)
  401d06:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
  401d08:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401d0c:	4298      	cmp	r0, r3
  401d0e:	d004      	beq.n	401d1a <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
  401d10:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
  401d14:	6035      	str	r5, [r6, #0]
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
  401d16:	2000      	movs	r0, #0
  401d18:	bd70      	pop	{r4, r5, r6, pc}
}
  401d1a:	bd70      	pop	{r4, r5, r6, pc}
  401d1c:	00401c89 	.word	0x00401c89

00401d20 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  401d20:	b410      	push	{r4}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  401d22:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
  401d24:	890c      	ldrh	r4, [r1, #8]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401d26:	684a      	ldr	r2, [r1, #4]
  401d28:	f002 020f 	and.w	r2, r2, #15
  401d2c:	4322      	orrs	r2, r4
			(p_channel->polarity << 9) |
  401d2e:	7a8c      	ldrb	r4, [r1, #10]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401d30:	ea42 2244 	orr.w	r2, r2, r4, lsl #9
  401d34:	eb00 1043 	add.w	r0, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  401d38:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  401d3c:	68cb      	ldr	r3, [r1, #12]
  401d3e:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  401d42:	690b      	ldr	r3, [r1, #16]
  401d44:	f8c0 3208 	str.w	r3, [r0, #520]	; 0x208
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
  401d48:	2000      	movs	r0, #0
  401d4a:	f85d 4b04 	ldr.w	r4, [sp], #4
  401d4e:	4770      	bx	lr

00401d50 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
  401d50:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
  401d52:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  401d54:	690b      	ldr	r3, [r1, #16]
  401d56:	4293      	cmp	r3, r2
  401d58:	d30c      	bcc.n	401d74 <pwm_channel_update_duty+0x24>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
  401d5a:	60ca      	str	r2, [r1, #12]
  401d5c:	eb00 1044 	add.w	r0, r0, r4, lsl #5

#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
		/* Clear CPD bit to change duty cycle value */
		uint32_t mode = p_pwm->PWM_CH_NUM[ch_num].PWM_CMR;
  401d60:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
		mode &= ~PWM_CMR_CPD;
  401d64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;
  401d68:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
  401d6c:	f8c0 2210 	str.w	r2, [r0, #528]	; 0x210
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
  401d70:	2000      	movs	r0, #0
  401d72:	e001      	b.n	401d78 <pwm_channel_update_duty+0x28>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
  401d74:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  401d78:	f85d 4b04 	ldr.w	r4, [sp], #4
  401d7c:	4770      	bx	lr
  401d7e:	bf00      	nop

00401d80 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
  401d80:	2301      	movs	r3, #1
  401d82:	fa03 f101 	lsl.w	r1, r3, r1
  401d86:	6041      	str	r1, [r0, #4]
  401d88:	4770      	bx	lr
  401d8a:	bf00      	nop

00401d8c <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  401d8c:	2301      	movs	r3, #1
  401d8e:	fa03 f101 	lsl.w	r1, r3, r1
  401d92:	6081      	str	r1, [r0, #8]
  401d94:	4770      	bx	lr
  401d96:	bf00      	nop

00401d98 <pwm_channel_enable_interrupt>:
 */
void pwm_channel_enable_interrupt(Pwm *p_pwm, uint32_t ul_event,
		uint32_t ul_fault)
{
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IER = (1 << ul_event);
  401d98:	2301      	movs	r3, #1
  401d9a:	fa03 f101 	lsl.w	r1, r3, r1
  401d9e:	6101      	str	r1, [r0, #16]
  401da0:	4770      	bx	lr
  401da2:	bf00      	nop

00401da4 <pwm_channel_disable_interrupt>:
 */
void pwm_channel_disable_interrupt(Pwm *p_pwm, uint32_t ul_event,
		uint32_t ul_fault)
{
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IDR = (1 << ul_event);
  401da4:	2301      	movs	r3, #1
  401da6:	fa03 f101 	lsl.w	r1, r3, r1
  401daa:	6141      	str	r1, [r0, #20]
  401dac:	4770      	bx	lr
  401dae:	bf00      	nop

00401db0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401db0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401db2:	23ac      	movs	r3, #172	; 0xac
  401db4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401db6:	680a      	ldr	r2, [r1, #0]
  401db8:	684b      	ldr	r3, [r1, #4]
  401dba:	fbb2 f3f3 	udiv	r3, r2, r3
  401dbe:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401dc0:	1e5c      	subs	r4, r3, #1
  401dc2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  401dc6:	4294      	cmp	r4, r2
  401dc8:	d80a      	bhi.n	401de0 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  401dca:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401dcc:	688b      	ldr	r3, [r1, #8]
  401dce:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401dd0:	f240 2302 	movw	r3, #514	; 0x202
  401dd4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401dd8:	2350      	movs	r3, #80	; 0x50
  401dda:	6003      	str	r3, [r0, #0]

	return 0;
  401ddc:	2000      	movs	r0, #0
  401dde:	e000      	b.n	401de2 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  401de0:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  401de2:	f85d 4b04 	ldr.w	r4, [sp], #4
  401de6:	4770      	bx	lr

00401de8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401de8:	6943      	ldr	r3, [r0, #20]
  401dea:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401dee:	bf1a      	itte	ne
  401df0:	61c1      	strne	r1, [r0, #28]
	return 0;
  401df2:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  401df4:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  401df6:	4770      	bx	lr

00401df8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401df8:	6943      	ldr	r3, [r0, #20]
  401dfa:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401dfe:	bf1d      	ittte	ne
  401e00:	6983      	ldrne	r3, [r0, #24]
  401e02:	700b      	strbne	r3, [r1, #0]
	return 0;
  401e04:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  401e06:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  401e08:	4770      	bx	lr
  401e0a:	bf00      	nop

00401e0c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401e0c:	6943      	ldr	r3, [r0, #20]
  401e0e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401e12:	bf1d      	ittte	ne
  401e14:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  401e18:	61c1      	strne	r1, [r0, #28]
	return 0;
  401e1a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  401e1c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  401e1e:	4770      	bx	lr

00401e20 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401e20:	6943      	ldr	r3, [r0, #20]
  401e22:	f013 0f01 	tst.w	r3, #1
  401e26:	d005      	beq.n	401e34 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401e28:	6983      	ldr	r3, [r0, #24]
  401e2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401e2e:	600b      	str	r3, [r1, #0]

	return 0;
  401e30:	2000      	movs	r0, #0
  401e32:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  401e34:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  401e36:	4770      	bx	lr

00401e38 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401e38:	e7fe      	b.n	401e38 <Dummy_Handler>
  401e3a:	bf00      	nop

00401e3c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401e3c:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  401e3e:	4b1e      	ldr	r3, [pc, #120]	; (401eb8 <Reset_Handler+0x7c>)
  401e40:	4a1e      	ldr	r2, [pc, #120]	; (401ebc <Reset_Handler+0x80>)
  401e42:	429a      	cmp	r2, r3
  401e44:	d003      	beq.n	401e4e <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  401e46:	4b1e      	ldr	r3, [pc, #120]	; (401ec0 <Reset_Handler+0x84>)
  401e48:	4a1b      	ldr	r2, [pc, #108]	; (401eb8 <Reset_Handler+0x7c>)
  401e4a:	429a      	cmp	r2, r3
  401e4c:	d304      	bcc.n	401e58 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401e4e:	4b1d      	ldr	r3, [pc, #116]	; (401ec4 <Reset_Handler+0x88>)
  401e50:	4a1d      	ldr	r2, [pc, #116]	; (401ec8 <Reset_Handler+0x8c>)
  401e52:	429a      	cmp	r2, r3
  401e54:	d30f      	bcc.n	401e76 <Reset_Handler+0x3a>
  401e56:	e01a      	b.n	401e8e <Reset_Handler+0x52>
  401e58:	4b1c      	ldr	r3, [pc, #112]	; (401ecc <Reset_Handler+0x90>)
  401e5a:	4c1d      	ldr	r4, [pc, #116]	; (401ed0 <Reset_Handler+0x94>)
  401e5c:	1ae4      	subs	r4, r4, r3
  401e5e:	f024 0403 	bic.w	r4, r4, #3
  401e62:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401e64:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  401e66:	4814      	ldr	r0, [pc, #80]	; (401eb8 <Reset_Handler+0x7c>)
  401e68:	4914      	ldr	r1, [pc, #80]	; (401ebc <Reset_Handler+0x80>)
  401e6a:	585a      	ldr	r2, [r3, r1]
  401e6c:	501a      	str	r2, [r3, r0]
  401e6e:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401e70:	42a3      	cmp	r3, r4
  401e72:	d1fa      	bne.n	401e6a <Reset_Handler+0x2e>
  401e74:	e7eb      	b.n	401e4e <Reset_Handler+0x12>
  401e76:	4b17      	ldr	r3, [pc, #92]	; (401ed4 <Reset_Handler+0x98>)
  401e78:	4917      	ldr	r1, [pc, #92]	; (401ed8 <Reset_Handler+0x9c>)
  401e7a:	1ac9      	subs	r1, r1, r3
  401e7c:	f021 0103 	bic.w	r1, r1, #3
  401e80:	1d1a      	adds	r2, r3, #4
  401e82:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  401e84:	2200      	movs	r2, #0
  401e86:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401e8a:	428b      	cmp	r3, r1
  401e8c:	d1fb      	bne.n	401e86 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401e8e:	4a13      	ldr	r2, [pc, #76]	; (401edc <Reset_Handler+0xa0>)
  401e90:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  401e94:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401e98:	4911      	ldr	r1, [pc, #68]	; (401ee0 <Reset_Handler+0xa4>)
  401e9a:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  401e9c:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  401ea0:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  401ea4:	d203      	bcs.n	401eae <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  401ea6:	688a      	ldr	r2, [r1, #8]
  401ea8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  401eac:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  401eae:	4b0d      	ldr	r3, [pc, #52]	; (401ee4 <Reset_Handler+0xa8>)
  401eb0:	4798      	blx	r3

	/* Branch to main function */
	main();
  401eb2:	4b0d      	ldr	r3, [pc, #52]	; (401ee8 <Reset_Handler+0xac>)
  401eb4:	4798      	blx	r3
  401eb6:	e7fe      	b.n	401eb6 <Reset_Handler+0x7a>
  401eb8:	20000000 	.word	0x20000000
  401ebc:	00407a70 	.word	0x00407a70
  401ec0:	2000095c 	.word	0x2000095c
  401ec4:	20000c20 	.word	0x20000c20
  401ec8:	2000095c 	.word	0x2000095c
  401ecc:	20000004 	.word	0x20000004
  401ed0:	2000095f 	.word	0x2000095f
  401ed4:	20000958 	.word	0x20000958
  401ed8:	20000c1b 	.word	0x20000c1b
  401edc:	00400000 	.word	0x00400000
  401ee0:	e000ed00 	.word	0xe000ed00
  401ee4:	00402031 	.word	0x00402031
  401ee8:	0040128d 	.word	0x0040128d

00401eec <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  401eec:	4b39      	ldr	r3, [pc, #228]	; (401fd4 <SystemCoreClockUpdate+0xe8>)
  401eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401ef0:	f003 0303 	and.w	r3, r3, #3
  401ef4:	2b01      	cmp	r3, #1
  401ef6:	d00f      	beq.n	401f18 <SystemCoreClockUpdate+0x2c>
  401ef8:	b113      	cbz	r3, 401f00 <SystemCoreClockUpdate+0x14>
  401efa:	2b02      	cmp	r3, #2
  401efc:	d029      	beq.n	401f52 <SystemCoreClockUpdate+0x66>
  401efe:	e051      	b.n	401fa4 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  401f00:	4b35      	ldr	r3, [pc, #212]	; (401fd8 <SystemCoreClockUpdate+0xec>)
  401f02:	695b      	ldr	r3, [r3, #20]
  401f04:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401f08:	bf14      	ite	ne
  401f0a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401f0e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401f12:	4b32      	ldr	r3, [pc, #200]	; (401fdc <SystemCoreClockUpdate+0xf0>)
  401f14:	601a      	str	r2, [r3, #0]
  401f16:	e045      	b.n	401fa4 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401f18:	4b2e      	ldr	r3, [pc, #184]	; (401fd4 <SystemCoreClockUpdate+0xe8>)
  401f1a:	6a1b      	ldr	r3, [r3, #32]
  401f1c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401f20:	d003      	beq.n	401f2a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401f22:	4a2f      	ldr	r2, [pc, #188]	; (401fe0 <SystemCoreClockUpdate+0xf4>)
  401f24:	4b2d      	ldr	r3, [pc, #180]	; (401fdc <SystemCoreClockUpdate+0xf0>)
  401f26:	601a      	str	r2, [r3, #0]
  401f28:	e03c      	b.n	401fa4 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401f2a:	4a2e      	ldr	r2, [pc, #184]	; (401fe4 <SystemCoreClockUpdate+0xf8>)
  401f2c:	4b2b      	ldr	r3, [pc, #172]	; (401fdc <SystemCoreClockUpdate+0xf0>)
  401f2e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401f30:	4b28      	ldr	r3, [pc, #160]	; (401fd4 <SystemCoreClockUpdate+0xe8>)
  401f32:	6a1b      	ldr	r3, [r3, #32]
  401f34:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401f38:	2b10      	cmp	r3, #16
  401f3a:	d002      	beq.n	401f42 <SystemCoreClockUpdate+0x56>
  401f3c:	2b20      	cmp	r3, #32
  401f3e:	d004      	beq.n	401f4a <SystemCoreClockUpdate+0x5e>
  401f40:	e030      	b.n	401fa4 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401f42:	4a29      	ldr	r2, [pc, #164]	; (401fe8 <SystemCoreClockUpdate+0xfc>)
  401f44:	4b25      	ldr	r3, [pc, #148]	; (401fdc <SystemCoreClockUpdate+0xf0>)
  401f46:	601a      	str	r2, [r3, #0]
				break;
  401f48:	e02c      	b.n	401fa4 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401f4a:	4a25      	ldr	r2, [pc, #148]	; (401fe0 <SystemCoreClockUpdate+0xf4>)
  401f4c:	4b23      	ldr	r3, [pc, #140]	; (401fdc <SystemCoreClockUpdate+0xf0>)
  401f4e:	601a      	str	r2, [r3, #0]
				break;
  401f50:	e028      	b.n	401fa4 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401f52:	4b20      	ldr	r3, [pc, #128]	; (401fd4 <SystemCoreClockUpdate+0xe8>)
  401f54:	6a1b      	ldr	r3, [r3, #32]
  401f56:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401f5a:	d003      	beq.n	401f64 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401f5c:	4a20      	ldr	r2, [pc, #128]	; (401fe0 <SystemCoreClockUpdate+0xf4>)
  401f5e:	4b1f      	ldr	r3, [pc, #124]	; (401fdc <SystemCoreClockUpdate+0xf0>)
  401f60:	601a      	str	r2, [r3, #0]
  401f62:	e012      	b.n	401f8a <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401f64:	4a1f      	ldr	r2, [pc, #124]	; (401fe4 <SystemCoreClockUpdate+0xf8>)
  401f66:	4b1d      	ldr	r3, [pc, #116]	; (401fdc <SystemCoreClockUpdate+0xf0>)
  401f68:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401f6a:	4b1a      	ldr	r3, [pc, #104]	; (401fd4 <SystemCoreClockUpdate+0xe8>)
  401f6c:	6a1b      	ldr	r3, [r3, #32]
  401f6e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401f72:	2b10      	cmp	r3, #16
  401f74:	d002      	beq.n	401f7c <SystemCoreClockUpdate+0x90>
  401f76:	2b20      	cmp	r3, #32
  401f78:	d004      	beq.n	401f84 <SystemCoreClockUpdate+0x98>
  401f7a:	e006      	b.n	401f8a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401f7c:	4a1a      	ldr	r2, [pc, #104]	; (401fe8 <SystemCoreClockUpdate+0xfc>)
  401f7e:	4b17      	ldr	r3, [pc, #92]	; (401fdc <SystemCoreClockUpdate+0xf0>)
  401f80:	601a      	str	r2, [r3, #0]
				break;
  401f82:	e002      	b.n	401f8a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401f84:	4a16      	ldr	r2, [pc, #88]	; (401fe0 <SystemCoreClockUpdate+0xf4>)
  401f86:	4b15      	ldr	r3, [pc, #84]	; (401fdc <SystemCoreClockUpdate+0xf0>)
  401f88:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  401f8a:	4b12      	ldr	r3, [pc, #72]	; (401fd4 <SystemCoreClockUpdate+0xe8>)
  401f8c:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  401f8e:	6a99      	ldr	r1, [r3, #40]	; 0x28
  401f90:	4b12      	ldr	r3, [pc, #72]	; (401fdc <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  401f92:	f3c0 400a 	ubfx	r0, r0, #16, #11
  401f96:	681a      	ldr	r2, [r3, #0]
  401f98:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  401f9c:	b2c9      	uxtb	r1, r1
  401f9e:	fbb2 f2f1 	udiv	r2, r2, r1
  401fa2:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  401fa4:	4b0b      	ldr	r3, [pc, #44]	; (401fd4 <SystemCoreClockUpdate+0xe8>)
  401fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fa8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401fac:	2b70      	cmp	r3, #112	; 0x70
  401fae:	d107      	bne.n	401fc0 <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  401fb0:	4b0a      	ldr	r3, [pc, #40]	; (401fdc <SystemCoreClockUpdate+0xf0>)
  401fb2:	681a      	ldr	r2, [r3, #0]
  401fb4:	490d      	ldr	r1, [pc, #52]	; (401fec <SystemCoreClockUpdate+0x100>)
  401fb6:	fba1 0202 	umull	r0, r2, r1, r2
  401fba:	0852      	lsrs	r2, r2, #1
  401fbc:	601a      	str	r2, [r3, #0]
  401fbe:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  401fc0:	4b04      	ldr	r3, [pc, #16]	; (401fd4 <SystemCoreClockUpdate+0xe8>)
  401fc2:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401fc4:	4b05      	ldr	r3, [pc, #20]	; (401fdc <SystemCoreClockUpdate+0xf0>)
  401fc6:	f3c1 1102 	ubfx	r1, r1, #4, #3
  401fca:	681a      	ldr	r2, [r3, #0]
  401fcc:	40ca      	lsrs	r2, r1
  401fce:	601a      	str	r2, [r3, #0]
  401fd0:	4770      	bx	lr
  401fd2:	bf00      	nop
  401fd4:	400e0400 	.word	0x400e0400
  401fd8:	400e1410 	.word	0x400e1410
  401fdc:	200000e4 	.word	0x200000e4
  401fe0:	00b71b00 	.word	0x00b71b00
  401fe4:	003d0900 	.word	0x003d0900
  401fe8:	007a1200 	.word	0x007a1200
  401fec:	aaaaaaab 	.word	0xaaaaaaab

00401ff0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401ff0:	4b09      	ldr	r3, [pc, #36]	; (402018 <_sbrk+0x28>)
  401ff2:	681b      	ldr	r3, [r3, #0]
  401ff4:	b913      	cbnz	r3, 401ffc <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401ff6:	4a09      	ldr	r2, [pc, #36]	; (40201c <_sbrk+0x2c>)
  401ff8:	4b07      	ldr	r3, [pc, #28]	; (402018 <_sbrk+0x28>)
  401ffa:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401ffc:	4b06      	ldr	r3, [pc, #24]	; (402018 <_sbrk+0x28>)
  401ffe:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  402000:	181a      	adds	r2, r3, r0
  402002:	4907      	ldr	r1, [pc, #28]	; (402020 <_sbrk+0x30>)
  402004:	4291      	cmp	r1, r2
  402006:	db04      	blt.n	402012 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  402008:	4610      	mov	r0, r2
  40200a:	4a03      	ldr	r2, [pc, #12]	; (402018 <_sbrk+0x28>)
  40200c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40200e:	4618      	mov	r0, r3
  402010:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  402012:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  402016:	4770      	bx	lr
  402018:	20000bb8 	.word	0x20000bb8
  40201c:	20001420 	.word	0x20001420
  402020:	20005ffc 	.word	0x20005ffc

00402024 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402024:	f04f 30ff 	mov.w	r0, #4294967295
  402028:	4770      	bx	lr
  40202a:	bf00      	nop

0040202c <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40202c:	2000      	movs	r0, #0
  40202e:	4770      	bx	lr

00402030 <__libc_init_array>:
  402030:	b570      	push	{r4, r5, r6, lr}
  402032:	4e0f      	ldr	r6, [pc, #60]	; (402070 <__libc_init_array+0x40>)
  402034:	4d0f      	ldr	r5, [pc, #60]	; (402074 <__libc_init_array+0x44>)
  402036:	1b76      	subs	r6, r6, r5
  402038:	10b6      	asrs	r6, r6, #2
  40203a:	d007      	beq.n	40204c <__libc_init_array+0x1c>
  40203c:	3d04      	subs	r5, #4
  40203e:	2400      	movs	r4, #0
  402040:	3401      	adds	r4, #1
  402042:	f855 3f04 	ldr.w	r3, [r5, #4]!
  402046:	4798      	blx	r3
  402048:	42a6      	cmp	r6, r4
  40204a:	d1f9      	bne.n	402040 <__libc_init_array+0x10>
  40204c:	4e0a      	ldr	r6, [pc, #40]	; (402078 <__libc_init_array+0x48>)
  40204e:	4d0b      	ldr	r5, [pc, #44]	; (40207c <__libc_init_array+0x4c>)
  402050:	f005 fcf8 	bl	407a44 <_init>
  402054:	1b76      	subs	r6, r6, r5
  402056:	10b6      	asrs	r6, r6, #2
  402058:	d008      	beq.n	40206c <__libc_init_array+0x3c>
  40205a:	3d04      	subs	r5, #4
  40205c:	2400      	movs	r4, #0
  40205e:	3401      	adds	r4, #1
  402060:	f855 3f04 	ldr.w	r3, [r5, #4]!
  402064:	4798      	blx	r3
  402066:	42a6      	cmp	r6, r4
  402068:	d1f9      	bne.n	40205e <__libc_init_array+0x2e>
  40206a:	bd70      	pop	{r4, r5, r6, pc}
  40206c:	bd70      	pop	{r4, r5, r6, pc}
  40206e:	bf00      	nop
  402070:	00407a50 	.word	0x00407a50
  402074:	00407a50 	.word	0x00407a50
  402078:	00407a58 	.word	0x00407a58
  40207c:	00407a50 	.word	0x00407a50

00402080 <memset>:
  402080:	b4f0      	push	{r4, r5, r6, r7}
  402082:	0784      	lsls	r4, r0, #30
  402084:	d043      	beq.n	40210e <memset+0x8e>
  402086:	1e54      	subs	r4, r2, #1
  402088:	2a00      	cmp	r2, #0
  40208a:	d03e      	beq.n	40210a <memset+0x8a>
  40208c:	b2cd      	uxtb	r5, r1
  40208e:	4603      	mov	r3, r0
  402090:	e003      	b.n	40209a <memset+0x1a>
  402092:	1e62      	subs	r2, r4, #1
  402094:	2c00      	cmp	r4, #0
  402096:	d038      	beq.n	40210a <memset+0x8a>
  402098:	4614      	mov	r4, r2
  40209a:	f803 5b01 	strb.w	r5, [r3], #1
  40209e:	079a      	lsls	r2, r3, #30
  4020a0:	d1f7      	bne.n	402092 <memset+0x12>
  4020a2:	2c03      	cmp	r4, #3
  4020a4:	d92a      	bls.n	4020fc <memset+0x7c>
  4020a6:	b2cd      	uxtb	r5, r1
  4020a8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4020ac:	2c0f      	cmp	r4, #15
  4020ae:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4020b2:	d915      	bls.n	4020e0 <memset+0x60>
  4020b4:	f1a4 0710 	sub.w	r7, r4, #16
  4020b8:	093f      	lsrs	r7, r7, #4
  4020ba:	f103 0610 	add.w	r6, r3, #16
  4020be:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  4020c2:	461a      	mov	r2, r3
  4020c4:	6015      	str	r5, [r2, #0]
  4020c6:	6055      	str	r5, [r2, #4]
  4020c8:	6095      	str	r5, [r2, #8]
  4020ca:	60d5      	str	r5, [r2, #12]
  4020cc:	3210      	adds	r2, #16
  4020ce:	42b2      	cmp	r2, r6
  4020d0:	d1f8      	bne.n	4020c4 <memset+0x44>
  4020d2:	f004 040f 	and.w	r4, r4, #15
  4020d6:	3701      	adds	r7, #1
  4020d8:	2c03      	cmp	r4, #3
  4020da:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  4020de:	d90d      	bls.n	4020fc <memset+0x7c>
  4020e0:	461e      	mov	r6, r3
  4020e2:	4622      	mov	r2, r4
  4020e4:	3a04      	subs	r2, #4
  4020e6:	2a03      	cmp	r2, #3
  4020e8:	f846 5b04 	str.w	r5, [r6], #4
  4020ec:	d8fa      	bhi.n	4020e4 <memset+0x64>
  4020ee:	1f22      	subs	r2, r4, #4
  4020f0:	f022 0203 	bic.w	r2, r2, #3
  4020f4:	3204      	adds	r2, #4
  4020f6:	4413      	add	r3, r2
  4020f8:	f004 0403 	and.w	r4, r4, #3
  4020fc:	b12c      	cbz	r4, 40210a <memset+0x8a>
  4020fe:	b2c9      	uxtb	r1, r1
  402100:	441c      	add	r4, r3
  402102:	f803 1b01 	strb.w	r1, [r3], #1
  402106:	42a3      	cmp	r3, r4
  402108:	d1fb      	bne.n	402102 <memset+0x82>
  40210a:	bcf0      	pop	{r4, r5, r6, r7}
  40210c:	4770      	bx	lr
  40210e:	4614      	mov	r4, r2
  402110:	4603      	mov	r3, r0
  402112:	e7c6      	b.n	4020a2 <memset+0x22>

00402114 <setbuf>:
  402114:	2900      	cmp	r1, #0
  402116:	bf0c      	ite	eq
  402118:	2202      	moveq	r2, #2
  40211a:	2200      	movne	r2, #0
  40211c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402120:	f000 b800 	b.w	402124 <setvbuf>

00402124 <setvbuf>:
  402124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402128:	4d3c      	ldr	r5, [pc, #240]	; (40221c <setvbuf+0xf8>)
  40212a:	4604      	mov	r4, r0
  40212c:	682d      	ldr	r5, [r5, #0]
  40212e:	4688      	mov	r8, r1
  402130:	4616      	mov	r6, r2
  402132:	461f      	mov	r7, r3
  402134:	b115      	cbz	r5, 40213c <setvbuf+0x18>
  402136:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402138:	2b00      	cmp	r3, #0
  40213a:	d04f      	beq.n	4021dc <setvbuf+0xb8>
  40213c:	2e02      	cmp	r6, #2
  40213e:	d830      	bhi.n	4021a2 <setvbuf+0x7e>
  402140:	2f00      	cmp	r7, #0
  402142:	db2e      	blt.n	4021a2 <setvbuf+0x7e>
  402144:	4628      	mov	r0, r5
  402146:	4621      	mov	r1, r4
  402148:	f002 fb6e 	bl	404828 <_fflush_r>
  40214c:	89a3      	ldrh	r3, [r4, #12]
  40214e:	2200      	movs	r2, #0
  402150:	6062      	str	r2, [r4, #4]
  402152:	61a2      	str	r2, [r4, #24]
  402154:	061a      	lsls	r2, r3, #24
  402156:	d428      	bmi.n	4021aa <setvbuf+0x86>
  402158:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40215c:	b29b      	uxth	r3, r3
  40215e:	2e02      	cmp	r6, #2
  402160:	81a3      	strh	r3, [r4, #12]
  402162:	d02d      	beq.n	4021c0 <setvbuf+0x9c>
  402164:	f1b8 0f00 	cmp.w	r8, #0
  402168:	d03c      	beq.n	4021e4 <setvbuf+0xc0>
  40216a:	2e01      	cmp	r6, #1
  40216c:	d013      	beq.n	402196 <setvbuf+0x72>
  40216e:	b29b      	uxth	r3, r3
  402170:	f003 0008 	and.w	r0, r3, #8
  402174:	4a2a      	ldr	r2, [pc, #168]	; (402220 <setvbuf+0xfc>)
  402176:	b280      	uxth	r0, r0
  402178:	63ea      	str	r2, [r5, #60]	; 0x3c
  40217a:	f8c4 8000 	str.w	r8, [r4]
  40217e:	f8c4 8010 	str.w	r8, [r4, #16]
  402182:	6167      	str	r7, [r4, #20]
  402184:	b178      	cbz	r0, 4021a6 <setvbuf+0x82>
  402186:	f013 0f03 	tst.w	r3, #3
  40218a:	bf18      	it	ne
  40218c:	2700      	movne	r7, #0
  40218e:	60a7      	str	r7, [r4, #8]
  402190:	2000      	movs	r0, #0
  402192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402196:	f043 0301 	orr.w	r3, r3, #1
  40219a:	427a      	negs	r2, r7
  40219c:	81a3      	strh	r3, [r4, #12]
  40219e:	61a2      	str	r2, [r4, #24]
  4021a0:	e7e5      	b.n	40216e <setvbuf+0x4a>
  4021a2:	f04f 30ff 	mov.w	r0, #4294967295
  4021a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4021aa:	4628      	mov	r0, r5
  4021ac:	6921      	ldr	r1, [r4, #16]
  4021ae:	f002 fc3b 	bl	404a28 <_free_r>
  4021b2:	89a3      	ldrh	r3, [r4, #12]
  4021b4:	2e02      	cmp	r6, #2
  4021b6:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  4021ba:	b29b      	uxth	r3, r3
  4021bc:	81a3      	strh	r3, [r4, #12]
  4021be:	d1d1      	bne.n	402164 <setvbuf+0x40>
  4021c0:	2000      	movs	r0, #0
  4021c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4021c6:	f043 0302 	orr.w	r3, r3, #2
  4021ca:	2500      	movs	r5, #0
  4021cc:	2101      	movs	r1, #1
  4021ce:	81a3      	strh	r3, [r4, #12]
  4021d0:	60a5      	str	r5, [r4, #8]
  4021d2:	6022      	str	r2, [r4, #0]
  4021d4:	6122      	str	r2, [r4, #16]
  4021d6:	6161      	str	r1, [r4, #20]
  4021d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4021dc:	4628      	mov	r0, r5
  4021de:	f002 fb3f 	bl	404860 <__sinit>
  4021e2:	e7ab      	b.n	40213c <setvbuf+0x18>
  4021e4:	2f00      	cmp	r7, #0
  4021e6:	bf08      	it	eq
  4021e8:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  4021ec:	4638      	mov	r0, r7
  4021ee:	f002 fd0f 	bl	404c10 <malloc>
  4021f2:	4680      	mov	r8, r0
  4021f4:	b128      	cbz	r0, 402202 <setvbuf+0xde>
  4021f6:	89a3      	ldrh	r3, [r4, #12]
  4021f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4021fc:	b29b      	uxth	r3, r3
  4021fe:	81a3      	strh	r3, [r4, #12]
  402200:	e7b3      	b.n	40216a <setvbuf+0x46>
  402202:	f44f 6080 	mov.w	r0, #1024	; 0x400
  402206:	f002 fd03 	bl	404c10 <malloc>
  40220a:	4680      	mov	r8, r0
  40220c:	b918      	cbnz	r0, 402216 <setvbuf+0xf2>
  40220e:	89a3      	ldrh	r3, [r4, #12]
  402210:	f04f 30ff 	mov.w	r0, #4294967295
  402214:	e7d5      	b.n	4021c2 <setvbuf+0x9e>
  402216:	f44f 6780 	mov.w	r7, #1024	; 0x400
  40221a:	e7ec      	b.n	4021f6 <setvbuf+0xd2>
  40221c:	20000510 	.word	0x20000510
  402220:	00404855 	.word	0x00404855

00402224 <sprintf>:
  402224:	b40e      	push	{r1, r2, r3}
  402226:	b5f0      	push	{r4, r5, r6, r7, lr}
  402228:	b09c      	sub	sp, #112	; 0x70
  40222a:	ac21      	add	r4, sp, #132	; 0x84
  40222c:	f854 2b04 	ldr.w	r2, [r4], #4
  402230:	490e      	ldr	r1, [pc, #56]	; (40226c <sprintf+0x48>)
  402232:	4606      	mov	r6, r0
  402234:	4623      	mov	r3, r4
  402236:	f44f 7e02 	mov.w	lr, #520	; 0x208
  40223a:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  40223e:	6808      	ldr	r0, [r1, #0]
  402240:	f64f 77ff 	movw	r7, #65535	; 0xffff
  402244:	a902      	add	r1, sp, #8
  402246:	9602      	str	r6, [sp, #8]
  402248:	9606      	str	r6, [sp, #24]
  40224a:	9401      	str	r4, [sp, #4]
  40224c:	f8ad e014 	strh.w	lr, [sp, #20]
  402250:	9504      	str	r5, [sp, #16]
  402252:	9507      	str	r5, [sp, #28]
  402254:	f8ad 7016 	strh.w	r7, [sp, #22]
  402258:	f000 f80a 	bl	402270 <_svfprintf_r>
  40225c:	9b02      	ldr	r3, [sp, #8]
  40225e:	2200      	movs	r2, #0
  402260:	701a      	strb	r2, [r3, #0]
  402262:	b01c      	add	sp, #112	; 0x70
  402264:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402268:	b003      	add	sp, #12
  40226a:	4770      	bx	lr
  40226c:	20000510 	.word	0x20000510

00402270 <_svfprintf_r>:
  402270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402274:	b0c9      	sub	sp, #292	; 0x124
  402276:	9310      	str	r3, [sp, #64]	; 0x40
  402278:	910c      	str	r1, [sp, #48]	; 0x30
  40227a:	4691      	mov	r9, r2
  40227c:	900d      	str	r0, [sp, #52]	; 0x34
  40227e:	f002 fcc3 	bl	404c08 <_localeconv_r>
  402282:	6800      	ldr	r0, [r0, #0]
  402284:	9015      	str	r0, [sp, #84]	; 0x54
  402286:	f003 fdf7 	bl	405e78 <strlen>
  40228a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40228c:	9018      	str	r0, [sp, #96]	; 0x60
  40228e:	89a3      	ldrh	r3, [r4, #12]
  402290:	061e      	lsls	r6, r3, #24
  402292:	d503      	bpl.n	40229c <_svfprintf_r+0x2c>
  402294:	6923      	ldr	r3, [r4, #16]
  402296:	2b00      	cmp	r3, #0
  402298:	f001 8081 	beq.w	40339e <_svfprintf_r+0x112e>
  40229c:	ac38      	add	r4, sp, #224	; 0xe0
  40229e:	46a4      	mov	ip, r4
  4022a0:	9408      	str	r4, [sp, #32]
  4022a2:	942b      	str	r4, [sp, #172]	; 0xac
  4022a4:	2500      	movs	r5, #0
  4022a6:	2400      	movs	r4, #0
  4022a8:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  4022ac:	2300      	movs	r3, #0
  4022ae:	9311      	str	r3, [sp, #68]	; 0x44
  4022b0:	932d      	str	r3, [sp, #180]	; 0xb4
  4022b2:	932c      	str	r3, [sp, #176]	; 0xb0
  4022b4:	931a      	str	r3, [sp, #104]	; 0x68
  4022b6:	9319      	str	r3, [sp, #100]	; 0x64
  4022b8:	930e      	str	r3, [sp, #56]	; 0x38
  4022ba:	4666      	mov	r6, ip
  4022bc:	f899 3000 	ldrb.w	r3, [r9]
  4022c0:	2b00      	cmp	r3, #0
  4022c2:	f000 80f8 	beq.w	4024b6 <_svfprintf_r+0x246>
  4022c6:	2b25      	cmp	r3, #37	; 0x25
  4022c8:	f000 80f5 	beq.w	4024b6 <_svfprintf_r+0x246>
  4022cc:	f109 0201 	add.w	r2, r9, #1
  4022d0:	e001      	b.n	4022d6 <_svfprintf_r+0x66>
  4022d2:	2b25      	cmp	r3, #37	; 0x25
  4022d4:	d004      	beq.n	4022e0 <_svfprintf_r+0x70>
  4022d6:	7813      	ldrb	r3, [r2, #0]
  4022d8:	4614      	mov	r4, r2
  4022da:	3201      	adds	r2, #1
  4022dc:	2b00      	cmp	r3, #0
  4022de:	d1f8      	bne.n	4022d2 <_svfprintf_r+0x62>
  4022e0:	ebc9 0504 	rsb	r5, r9, r4
  4022e4:	b17d      	cbz	r5, 402306 <_svfprintf_r+0x96>
  4022e6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4022e8:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4022ea:	3301      	adds	r3, #1
  4022ec:	442a      	add	r2, r5
  4022ee:	2b07      	cmp	r3, #7
  4022f0:	f8c6 9000 	str.w	r9, [r6]
  4022f4:	6075      	str	r5, [r6, #4]
  4022f6:	922d      	str	r2, [sp, #180]	; 0xb4
  4022f8:	932c      	str	r3, [sp, #176]	; 0xb0
  4022fa:	f300 80c2 	bgt.w	402482 <_svfprintf_r+0x212>
  4022fe:	3608      	adds	r6, #8
  402300:	980e      	ldr	r0, [sp, #56]	; 0x38
  402302:	4428      	add	r0, r5
  402304:	900e      	str	r0, [sp, #56]	; 0x38
  402306:	7823      	ldrb	r3, [r4, #0]
  402308:	2b00      	cmp	r3, #0
  40230a:	f000 80c2 	beq.w	402492 <_svfprintf_r+0x222>
  40230e:	2300      	movs	r3, #0
  402310:	f894 8001 	ldrb.w	r8, [r4, #1]
  402314:	461a      	mov	r2, r3
  402316:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40231a:	930f      	str	r3, [sp, #60]	; 0x3c
  40231c:	9309      	str	r3, [sp, #36]	; 0x24
  40231e:	f104 0901 	add.w	r9, r4, #1
  402322:	f04f 34ff 	mov.w	r4, #4294967295
  402326:	940a      	str	r4, [sp, #40]	; 0x28
  402328:	f109 0901 	add.w	r9, r9, #1
  40232c:	f1a8 0320 	sub.w	r3, r8, #32
  402330:	2b58      	cmp	r3, #88	; 0x58
  402332:	f200 83c5 	bhi.w	402ac0 <_svfprintf_r+0x850>
  402336:	e8df f013 	tbh	[pc, r3, lsl #1]
  40233a:	026a      	.short	0x026a
  40233c:	03c303c3 	.word	0x03c303c3
  402340:	03c30271 	.word	0x03c30271
  402344:	03c303c3 	.word	0x03c303c3
  402348:	03c303c3 	.word	0x03c303c3
  40234c:	031403c3 	.word	0x031403c3
  402350:	03c30366 	.word	0x03c30366
  402354:	00c0009d 	.word	0x00c0009d
  402358:	027803c3 	.word	0x027803c3
  40235c:	027f027f 	.word	0x027f027f
  402360:	027f027f 	.word	0x027f027f
  402364:	027f027f 	.word	0x027f027f
  402368:	027f027f 	.word	0x027f027f
  40236c:	03c3027f 	.word	0x03c3027f
  402370:	03c303c3 	.word	0x03c303c3
  402374:	03c303c3 	.word	0x03c303c3
  402378:	03c303c3 	.word	0x03c303c3
  40237c:	03c303c3 	.word	0x03c303c3
  402380:	029003c3 	.word	0x029003c3
  402384:	03c30371 	.word	0x03c30371
  402388:	03c30371 	.word	0x03c30371
  40238c:	03c303c3 	.word	0x03c303c3
  402390:	036a03c3 	.word	0x036a03c3
  402394:	03c303c3 	.word	0x03c303c3
  402398:	03c30078 	.word	0x03c30078
  40239c:	03c303c3 	.word	0x03c303c3
  4023a0:	03c303c3 	.word	0x03c303c3
  4023a4:	03c30059 	.word	0x03c30059
  4023a8:	02af03c3 	.word	0x02af03c3
  4023ac:	03c303c3 	.word	0x03c303c3
  4023b0:	03c303c3 	.word	0x03c303c3
  4023b4:	03c303c3 	.word	0x03c303c3
  4023b8:	03c303c3 	.word	0x03c303c3
  4023bc:	03c303c3 	.word	0x03c303c3
  4023c0:	03480337 	.word	0x03480337
  4023c4:	03710371 	.word	0x03710371
  4023c8:	02ff0371 	.word	0x02ff0371
  4023cc:	03c30348 	.word	0x03c30348
  4023d0:	030803c3 	.word	0x030803c3
  4023d4:	02c503c3 	.word	0x02c503c3
  4023d8:	0320007c 	.word	0x0320007c
  4023dc:	03c303a3 	.word	0x03c303a3
  4023e0:	03c302d9 	.word	0x03c302d9
  4023e4:	03c3005f 	.word	0x03c3005f
  4023e8:	00de03c3 	.word	0x00de03c3
  4023ec:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4023f0:	f04c 0c10 	orr.w	ip, ip, #16
  4023f4:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4023f8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4023fa:	06a2      	lsls	r2, r4, #26
  4023fc:	f100 8354 	bmi.w	402aa8 <_svfprintf_r+0x838>
  402400:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402402:	06e3      	lsls	r3, r4, #27
  402404:	f100 85bd 	bmi.w	402f82 <_svfprintf_r+0xd12>
  402408:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40240c:	f01c 0f40 	tst.w	ip, #64	; 0x40
  402410:	f000 85b7 	beq.w	402f82 <_svfprintf_r+0xd12>
  402414:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  402418:	2500      	movs	r5, #0
  40241a:	f8bc 4000 	ldrh.w	r4, [ip]
  40241e:	f10c 0c04 	add.w	ip, ip, #4
  402422:	2301      	movs	r3, #1
  402424:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  402428:	e08c      	b.n	402544 <_svfprintf_r+0x2d4>
  40242a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40242c:	f045 0510 	orr.w	r5, r5, #16
  402430:	9509      	str	r5, [sp, #36]	; 0x24
  402432:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  402436:	f01c 0320 	ands.w	r3, ip, #32
  40243a:	f040 832a 	bne.w	402a92 <_svfprintf_r+0x822>
  40243e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  402442:	f01c 0210 	ands.w	r2, ip, #16
  402446:	f040 85a4 	bne.w	402f92 <_svfprintf_r+0xd22>
  40244a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40244e:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  402452:	f000 859e 	beq.w	402f92 <_svfprintf_r+0xd22>
  402456:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40245a:	4613      	mov	r3, r2
  40245c:	f8bc 4000 	ldrh.w	r4, [ip]
  402460:	f10c 0c04 	add.w	ip, ip, #4
  402464:	2500      	movs	r5, #0
  402466:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40246a:	e06b      	b.n	402544 <_svfprintf_r+0x2d4>
  40246c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40246e:	9310      	str	r3, [sp, #64]	; 0x40
  402470:	4264      	negs	r4, r4
  402472:	940f      	str	r4, [sp, #60]	; 0x3c
  402474:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402476:	f045 0504 	orr.w	r5, r5, #4
  40247a:	9509      	str	r5, [sp, #36]	; 0x24
  40247c:	f899 8000 	ldrb.w	r8, [r9]
  402480:	e752      	b.n	402328 <_svfprintf_r+0xb8>
  402482:	980d      	ldr	r0, [sp, #52]	; 0x34
  402484:	990c      	ldr	r1, [sp, #48]	; 0x30
  402486:	aa2b      	add	r2, sp, #172	; 0xac
  402488:	f003 fd26 	bl	405ed8 <__ssprint_r>
  40248c:	b940      	cbnz	r0, 4024a0 <_svfprintf_r+0x230>
  40248e:	ae38      	add	r6, sp, #224	; 0xe0
  402490:	e736      	b.n	402300 <_svfprintf_r+0x90>
  402492:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  402494:	b123      	cbz	r3, 4024a0 <_svfprintf_r+0x230>
  402496:	980d      	ldr	r0, [sp, #52]	; 0x34
  402498:	990c      	ldr	r1, [sp, #48]	; 0x30
  40249a:	aa2b      	add	r2, sp, #172	; 0xac
  40249c:	f003 fd1c 	bl	405ed8 <__ssprint_r>
  4024a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4024a2:	980e      	ldr	r0, [sp, #56]	; 0x38
  4024a4:	89a3      	ldrh	r3, [r4, #12]
  4024a6:	f013 0f40 	tst.w	r3, #64	; 0x40
  4024aa:	bf18      	it	ne
  4024ac:	f04f 30ff 	movne.w	r0, #4294967295
  4024b0:	b049      	add	sp, #292	; 0x124
  4024b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4024b6:	464c      	mov	r4, r9
  4024b8:	e725      	b.n	402306 <_svfprintf_r+0x96>
  4024ba:	f899 8000 	ldrb.w	r8, [r9]
  4024be:	f109 0001 	add.w	r0, r9, #1
  4024c2:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  4024c6:	f001 810c 	beq.w	4036e2 <_svfprintf_r+0x1472>
  4024ca:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  4024ce:	2b09      	cmp	r3, #9
  4024d0:	bf98      	it	ls
  4024d2:	2100      	movls	r1, #0
  4024d4:	f201 806b 	bhi.w	4035ae <_svfprintf_r+0x133e>
  4024d8:	f810 8b01 	ldrb.w	r8, [r0], #1
  4024dc:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4024e0:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  4024e4:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  4024e8:	2b09      	cmp	r3, #9
  4024ea:	d9f5      	bls.n	4024d8 <_svfprintf_r+0x268>
  4024ec:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  4024f0:	910a      	str	r1, [sp, #40]	; 0x28
  4024f2:	4681      	mov	r9, r0
  4024f4:	e71a      	b.n	40232c <_svfprintf_r+0xbc>
  4024f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4024f8:	4ca1      	ldr	r4, [pc, #644]	; (402780 <_svfprintf_r+0x510>)
  4024fa:	06af      	lsls	r7, r5, #26
  4024fc:	941a      	str	r4, [sp, #104]	; 0x68
  4024fe:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  402502:	f140 81d1 	bpl.w	4028a8 <_svfprintf_r+0x638>
  402506:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40250a:	f10c 0307 	add.w	r3, ip, #7
  40250e:	f023 0307 	bic.w	r3, r3, #7
  402512:	f103 0408 	add.w	r4, r3, #8
  402516:	9410      	str	r4, [sp, #64]	; 0x40
  402518:	e9d3 4500 	ldrd	r4, r5, [r3]
  40251c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  402520:	f01c 0f01 	tst.w	ip, #1
  402524:	f000 8462 	beq.w	402dec <_svfprintf_r+0xb7c>
  402528:	ea54 0005 	orrs.w	r0, r4, r5
  40252c:	f000 845e 	beq.w	402dec <_svfprintf_r+0xb7c>
  402530:	2330      	movs	r3, #48	; 0x30
  402532:	f04c 0c02 	orr.w	ip, ip, #2
  402536:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40253a:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40253e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  402542:	2302      	movs	r3, #2
  402544:	f04f 0a00 	mov.w	sl, #0
  402548:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40254c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40254e:	2900      	cmp	r1, #0
  402550:	db05      	blt.n	40255e <_svfprintf_r+0x2ee>
  402552:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  402556:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  40255a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40255e:	ea54 0005 	orrs.w	r0, r4, r5
  402562:	f040 82c5 	bne.w	402af0 <_svfprintf_r+0x880>
  402566:	990a      	ldr	r1, [sp, #40]	; 0x28
  402568:	2900      	cmp	r1, #0
  40256a:	f040 82c1 	bne.w	402af0 <_svfprintf_r+0x880>
  40256e:	2b00      	cmp	r3, #0
  402570:	f040 8438 	bne.w	402de4 <_svfprintf_r+0xb74>
  402574:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  402578:	f01c 0f01 	tst.w	ip, #1
  40257c:	f000 8432 	beq.w	402de4 <_svfprintf_r+0xb74>
  402580:	af48      	add	r7, sp, #288	; 0x120
  402582:	2330      	movs	r3, #48	; 0x30
  402584:	9d08      	ldr	r5, [sp, #32]
  402586:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40258a:	1bec      	subs	r4, r5, r7
  40258c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  402590:	2500      	movs	r5, #0
  402592:	4564      	cmp	r4, ip
  402594:	bfa8      	it	ge
  402596:	46a4      	movge	ip, r4
  402598:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40259c:	9514      	str	r5, [sp, #80]	; 0x50
  40259e:	f1ba 0f00 	cmp.w	sl, #0
  4025a2:	d002      	beq.n	4025aa <_svfprintf_r+0x33a>
  4025a4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4025a6:	3501      	adds	r5, #1
  4025a8:	950b      	str	r5, [sp, #44]	; 0x2c
  4025aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4025ac:	f013 0302 	ands.w	r3, r3, #2
  4025b0:	9312      	str	r3, [sp, #72]	; 0x48
  4025b2:	d002      	beq.n	4025ba <_svfprintf_r+0x34a>
  4025b4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4025b6:	3502      	adds	r5, #2
  4025b8:	950b      	str	r5, [sp, #44]	; 0x2c
  4025ba:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4025be:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  4025c2:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  4025c6:	f040 8290 	bne.w	402aea <_svfprintf_r+0x87a>
  4025ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4025cc:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  4025d0:	ebcc 0b05 	rsb	fp, ip, r5
  4025d4:	f1bb 0f00 	cmp.w	fp, #0
  4025d8:	f340 8287 	ble.w	402aea <_svfprintf_r+0x87a>
  4025dc:	f1bb 0f10 	cmp.w	fp, #16
  4025e0:	992d      	ldr	r1, [sp, #180]	; 0xb4
  4025e2:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  4025e4:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 402788 <_svfprintf_r+0x518>
  4025e8:	dd2c      	ble.n	402644 <_svfprintf_r+0x3d4>
  4025ea:	971b      	str	r7, [sp, #108]	; 0x6c
  4025ec:	4630      	mov	r0, r6
  4025ee:	4657      	mov	r7, sl
  4025f0:	2510      	movs	r5, #16
  4025f2:	46ca      	mov	sl, r9
  4025f4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  4025f6:	46a1      	mov	r9, r4
  4025f8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  4025fa:	e006      	b.n	40260a <_svfprintf_r+0x39a>
  4025fc:	f1ab 0b10 	sub.w	fp, fp, #16
  402600:	f1bb 0f10 	cmp.w	fp, #16
  402604:	f100 0008 	add.w	r0, r0, #8
  402608:	dd17      	ble.n	40263a <_svfprintf_r+0x3ca>
  40260a:	3201      	adds	r2, #1
  40260c:	3110      	adds	r1, #16
  40260e:	2a07      	cmp	r2, #7
  402610:	912d      	str	r1, [sp, #180]	; 0xb4
  402612:	922c      	str	r2, [sp, #176]	; 0xb0
  402614:	6007      	str	r7, [r0, #0]
  402616:	6045      	str	r5, [r0, #4]
  402618:	ddf0      	ble.n	4025fc <_svfprintf_r+0x38c>
  40261a:	4620      	mov	r0, r4
  40261c:	4631      	mov	r1, r6
  40261e:	aa2b      	add	r2, sp, #172	; 0xac
  402620:	f003 fc5a 	bl	405ed8 <__ssprint_r>
  402624:	2800      	cmp	r0, #0
  402626:	f47f af3b 	bne.w	4024a0 <_svfprintf_r+0x230>
  40262a:	f1ab 0b10 	sub.w	fp, fp, #16
  40262e:	f1bb 0f10 	cmp.w	fp, #16
  402632:	992d      	ldr	r1, [sp, #180]	; 0xb4
  402634:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  402636:	a838      	add	r0, sp, #224	; 0xe0
  402638:	dce7      	bgt.n	40260a <_svfprintf_r+0x39a>
  40263a:	464c      	mov	r4, r9
  40263c:	46d1      	mov	r9, sl
  40263e:	46ba      	mov	sl, r7
  402640:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  402642:	4606      	mov	r6, r0
  402644:	3201      	adds	r2, #1
  402646:	eb0b 0c01 	add.w	ip, fp, r1
  40264a:	2a07      	cmp	r2, #7
  40264c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  402650:	922c      	str	r2, [sp, #176]	; 0xb0
  402652:	e886 0c00 	stmia.w	r6, {sl, fp}
  402656:	f300 841a 	bgt.w	402e8e <_svfprintf_r+0xc1e>
  40265a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40265e:	3608      	adds	r6, #8
  402660:	f1ba 0f00 	cmp.w	sl, #0
  402664:	d00f      	beq.n	402686 <_svfprintf_r+0x416>
  402666:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  402668:	f10c 0c01 	add.w	ip, ip, #1
  40266c:	3301      	adds	r3, #1
  40266e:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  402672:	2201      	movs	r2, #1
  402674:	2b07      	cmp	r3, #7
  402676:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40267a:	932c      	str	r3, [sp, #176]	; 0xb0
  40267c:	e886 0006 	stmia.w	r6, {r1, r2}
  402680:	f300 83a4 	bgt.w	402dcc <_svfprintf_r+0xb5c>
  402684:	3608      	adds	r6, #8
  402686:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402688:	b173      	cbz	r3, 4026a8 <_svfprintf_r+0x438>
  40268a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40268c:	f10c 0c02 	add.w	ip, ip, #2
  402690:	3301      	adds	r3, #1
  402692:	a924      	add	r1, sp, #144	; 0x90
  402694:	2202      	movs	r2, #2
  402696:	2b07      	cmp	r3, #7
  402698:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40269c:	932c      	str	r3, [sp, #176]	; 0xb0
  40269e:	e886 0006 	stmia.w	r6, {r1, r2}
  4026a2:	f300 8387 	bgt.w	402db4 <_svfprintf_r+0xb44>
  4026a6:	3608      	adds	r6, #8
  4026a8:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  4026aa:	2d80      	cmp	r5, #128	; 0x80
  4026ac:	f000 82ca 	beq.w	402c44 <_svfprintf_r+0x9d4>
  4026b0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4026b2:	ebc4 0a05 	rsb	sl, r4, r5
  4026b6:	f1ba 0f00 	cmp.w	sl, #0
  4026ba:	dd3b      	ble.n	402734 <_svfprintf_r+0x4c4>
  4026bc:	f1ba 0f10 	cmp.w	sl, #16
  4026c0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4026c2:	4d30      	ldr	r5, [pc, #192]	; (402784 <_svfprintf_r+0x514>)
  4026c4:	dd2b      	ble.n	40271e <_svfprintf_r+0x4ae>
  4026c6:	940a      	str	r4, [sp, #40]	; 0x28
  4026c8:	4632      	mov	r2, r6
  4026ca:	f04f 0b10 	mov.w	fp, #16
  4026ce:	462e      	mov	r6, r5
  4026d0:	4661      	mov	r1, ip
  4026d2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  4026d4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4026d6:	e006      	b.n	4026e6 <_svfprintf_r+0x476>
  4026d8:	f1aa 0a10 	sub.w	sl, sl, #16
  4026dc:	f1ba 0f10 	cmp.w	sl, #16
  4026e0:	f102 0208 	add.w	r2, r2, #8
  4026e4:	dd17      	ble.n	402716 <_svfprintf_r+0x4a6>
  4026e6:	3301      	adds	r3, #1
  4026e8:	3110      	adds	r1, #16
  4026ea:	2b07      	cmp	r3, #7
  4026ec:	912d      	str	r1, [sp, #180]	; 0xb4
  4026ee:	932c      	str	r3, [sp, #176]	; 0xb0
  4026f0:	e882 0840 	stmia.w	r2, {r6, fp}
  4026f4:	ddf0      	ble.n	4026d8 <_svfprintf_r+0x468>
  4026f6:	4620      	mov	r0, r4
  4026f8:	4629      	mov	r1, r5
  4026fa:	aa2b      	add	r2, sp, #172	; 0xac
  4026fc:	f003 fbec 	bl	405ed8 <__ssprint_r>
  402700:	2800      	cmp	r0, #0
  402702:	f47f aecd 	bne.w	4024a0 <_svfprintf_r+0x230>
  402706:	f1aa 0a10 	sub.w	sl, sl, #16
  40270a:	f1ba 0f10 	cmp.w	sl, #16
  40270e:	992d      	ldr	r1, [sp, #180]	; 0xb4
  402710:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  402712:	aa38      	add	r2, sp, #224	; 0xe0
  402714:	dce7      	bgt.n	4026e6 <_svfprintf_r+0x476>
  402716:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402718:	4635      	mov	r5, r6
  40271a:	468c      	mov	ip, r1
  40271c:	4616      	mov	r6, r2
  40271e:	3301      	adds	r3, #1
  402720:	44d4      	add	ip, sl
  402722:	2b07      	cmp	r3, #7
  402724:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  402728:	932c      	str	r3, [sp, #176]	; 0xb0
  40272a:	e886 0420 	stmia.w	r6, {r5, sl}
  40272e:	f300 8335 	bgt.w	402d9c <_svfprintf_r+0xb2c>
  402732:	3608      	adds	r6, #8
  402734:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402736:	05ed      	lsls	r5, r5, #23
  402738:	f100 8224 	bmi.w	402b84 <_svfprintf_r+0x914>
  40273c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40273e:	44a4      	add	ip, r4
  402740:	3301      	adds	r3, #1
  402742:	2b07      	cmp	r3, #7
  402744:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  402748:	6037      	str	r7, [r6, #0]
  40274a:	6074      	str	r4, [r6, #4]
  40274c:	932c      	str	r3, [sp, #176]	; 0xb0
  40274e:	f300 830f 	bgt.w	402d70 <_svfprintf_r+0xb00>
  402752:	3608      	adds	r6, #8
  402754:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402756:	0763      	lsls	r3, r4, #29
  402758:	d549      	bpl.n	4027ee <_svfprintf_r+0x57e>
  40275a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40275c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40275e:	1a2c      	subs	r4, r5, r0
  402760:	2c00      	cmp	r4, #0
  402762:	dd44      	ble.n	4027ee <_svfprintf_r+0x57e>
  402764:	2c10      	cmp	r4, #16
  402766:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  402768:	f8df a01c 	ldr.w	sl, [pc, #28]	; 402788 <_svfprintf_r+0x518>
  40276c:	dd2b      	ble.n	4027c6 <_svfprintf_r+0x556>
  40276e:	4657      	mov	r7, sl
  402770:	2510      	movs	r5, #16
  402772:	4662      	mov	r2, ip
  402774:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  402778:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  40277c:	e00b      	b.n	402796 <_svfprintf_r+0x526>
  40277e:	bf00      	nop
  402780:	004078fc 	.word	0x004078fc
  402784:	004078c8 	.word	0x004078c8
  402788:	0040791c 	.word	0x0040791c
  40278c:	3c10      	subs	r4, #16
  40278e:	2c10      	cmp	r4, #16
  402790:	f106 0608 	add.w	r6, r6, #8
  402794:	dd15      	ble.n	4027c2 <_svfprintf_r+0x552>
  402796:	3301      	adds	r3, #1
  402798:	3210      	adds	r2, #16
  40279a:	2b07      	cmp	r3, #7
  40279c:	922d      	str	r2, [sp, #180]	; 0xb4
  40279e:	932c      	str	r3, [sp, #176]	; 0xb0
  4027a0:	6037      	str	r7, [r6, #0]
  4027a2:	6075      	str	r5, [r6, #4]
  4027a4:	ddf2      	ble.n	40278c <_svfprintf_r+0x51c>
  4027a6:	4650      	mov	r0, sl
  4027a8:	4641      	mov	r1, r8
  4027aa:	aa2b      	add	r2, sp, #172	; 0xac
  4027ac:	f003 fb94 	bl	405ed8 <__ssprint_r>
  4027b0:	2800      	cmp	r0, #0
  4027b2:	f47f ae75 	bne.w	4024a0 <_svfprintf_r+0x230>
  4027b6:	3c10      	subs	r4, #16
  4027b8:	2c10      	cmp	r4, #16
  4027ba:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4027bc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4027be:	ae38      	add	r6, sp, #224	; 0xe0
  4027c0:	dce9      	bgt.n	402796 <_svfprintf_r+0x526>
  4027c2:	4694      	mov	ip, r2
  4027c4:	46ba      	mov	sl, r7
  4027c6:	3301      	adds	r3, #1
  4027c8:	44a4      	add	ip, r4
  4027ca:	2b07      	cmp	r3, #7
  4027cc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4027d0:	932c      	str	r3, [sp, #176]	; 0xb0
  4027d2:	f8c6 a000 	str.w	sl, [r6]
  4027d6:	6074      	str	r4, [r6, #4]
  4027d8:	dd09      	ble.n	4027ee <_svfprintf_r+0x57e>
  4027da:	980d      	ldr	r0, [sp, #52]	; 0x34
  4027dc:	990c      	ldr	r1, [sp, #48]	; 0x30
  4027de:	aa2b      	add	r2, sp, #172	; 0xac
  4027e0:	f003 fb7a 	bl	405ed8 <__ssprint_r>
  4027e4:	2800      	cmp	r0, #0
  4027e6:	f47f ae5b 	bne.w	4024a0 <_svfprintf_r+0x230>
  4027ea:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4027ee:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4027f0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4027f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4027f4:	42a8      	cmp	r0, r5
  4027f6:	bfac      	ite	ge
  4027f8:	1824      	addge	r4, r4, r0
  4027fa:	1964      	addlt	r4, r4, r5
  4027fc:	940e      	str	r4, [sp, #56]	; 0x38
  4027fe:	f1bc 0f00 	cmp.w	ip, #0
  402802:	f040 82c1 	bne.w	402d88 <_svfprintf_r+0xb18>
  402806:	2300      	movs	r3, #0
  402808:	932c      	str	r3, [sp, #176]	; 0xb0
  40280a:	ae38      	add	r6, sp, #224	; 0xe0
  40280c:	e556      	b.n	4022bc <_svfprintf_r+0x4c>
  40280e:	f899 8000 	ldrb.w	r8, [r9]
  402812:	2a00      	cmp	r2, #0
  402814:	f47f ad88 	bne.w	402328 <_svfprintf_r+0xb8>
  402818:	2220      	movs	r2, #32
  40281a:	e585      	b.n	402328 <_svfprintf_r+0xb8>
  40281c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40281e:	f045 0501 	orr.w	r5, r5, #1
  402822:	9509      	str	r5, [sp, #36]	; 0x24
  402824:	f899 8000 	ldrb.w	r8, [r9]
  402828:	e57e      	b.n	402328 <_svfprintf_r+0xb8>
  40282a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40282c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  402830:	9509      	str	r5, [sp, #36]	; 0x24
  402832:	f899 8000 	ldrb.w	r8, [r9]
  402836:	e577      	b.n	402328 <_svfprintf_r+0xb8>
  402838:	2400      	movs	r4, #0
  40283a:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40283e:	940f      	str	r4, [sp, #60]	; 0x3c
  402840:	4621      	mov	r1, r4
  402842:	f819 8b01 	ldrb.w	r8, [r9], #1
  402846:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40284a:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40284e:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  402852:	2b09      	cmp	r3, #9
  402854:	d9f5      	bls.n	402842 <_svfprintf_r+0x5d2>
  402856:	910f      	str	r1, [sp, #60]	; 0x3c
  402858:	e568      	b.n	40232c <_svfprintf_r+0xbc>
  40285a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40285e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  402862:	f04c 0c10 	orr.w	ip, ip, #16
  402866:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40286a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40286c:	06a5      	lsls	r5, r4, #26
  40286e:	f140 80b2 	bpl.w	4029d6 <_svfprintf_r+0x766>
  402872:	9d10      	ldr	r5, [sp, #64]	; 0x40
  402874:	1de9      	adds	r1, r5, #7
  402876:	f021 0107 	bic.w	r1, r1, #7
  40287a:	e9d1 2300 	ldrd	r2, r3, [r1]
  40287e:	3108      	adds	r1, #8
  402880:	9110      	str	r1, [sp, #64]	; 0x40
  402882:	4614      	mov	r4, r2
  402884:	461d      	mov	r5, r3
  402886:	2a00      	cmp	r2, #0
  402888:	f173 0c00 	sbcs.w	ip, r3, #0
  40288c:	f2c0 8394 	blt.w	402fb8 <_svfprintf_r+0xd48>
  402890:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  402894:	2301      	movs	r3, #1
  402896:	e659      	b.n	40254c <_svfprintf_r+0x2dc>
  402898:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40289a:	4cb6      	ldr	r4, [pc, #728]	; (402b74 <_svfprintf_r+0x904>)
  40289c:	06af      	lsls	r7, r5, #26
  40289e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  4028a2:	941a      	str	r4, [sp, #104]	; 0x68
  4028a4:	f53f ae2f 	bmi.w	402506 <_svfprintf_r+0x296>
  4028a8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4028aa:	06ed      	lsls	r5, r5, #27
  4028ac:	f140 8443 	bpl.w	403136 <_svfprintf_r+0xec6>
  4028b0:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4028b4:	2500      	movs	r5, #0
  4028b6:	f8dc 4000 	ldr.w	r4, [ip]
  4028ba:	f10c 0c04 	add.w	ip, ip, #4
  4028be:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4028c2:	e62b      	b.n	40251c <_svfprintf_r+0x2ac>
  4028c4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4028c8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  4028cc:	f01c 0f20 	tst.w	ip, #32
  4028d0:	f000 8440 	beq.w	403154 <_svfprintf_r+0xee4>
  4028d4:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4028d6:	6821      	ldr	r1, [r4, #0]
  4028d8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4028da:	17e5      	asrs	r5, r4, #31
  4028dc:	462b      	mov	r3, r5
  4028de:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4028e0:	4622      	mov	r2, r4
  4028e2:	3504      	adds	r5, #4
  4028e4:	9510      	str	r5, [sp, #64]	; 0x40
  4028e6:	e9c1 2300 	strd	r2, r3, [r1]
  4028ea:	e4e7      	b.n	4022bc <_svfprintf_r+0x4c>
  4028ec:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4028ee:	f04f 0a00 	mov.w	sl, #0
  4028f2:	6827      	ldr	r7, [r4, #0]
  4028f4:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  4028f8:	1d25      	adds	r5, r4, #4
  4028fa:	2f00      	cmp	r7, #0
  4028fc:	f000 85e9 	beq.w	4034d2 <_svfprintf_r+0x1262>
  402900:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402902:	4638      	mov	r0, r7
  402904:	2c00      	cmp	r4, #0
  402906:	f2c0 859b 	blt.w	403440 <_svfprintf_r+0x11d0>
  40290a:	4651      	mov	r1, sl
  40290c:	4622      	mov	r2, r4
  40290e:	f002 fc23 	bl	405158 <memchr>
  402912:	2800      	cmp	r0, #0
  402914:	f000 8613 	beq.w	40353e <_svfprintf_r+0x12ce>
  402918:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40291a:	1bc0      	subs	r0, r0, r7
  40291c:	42a0      	cmp	r0, r4
  40291e:	bfb8      	it	lt
  402920:	4604      	movlt	r4, r0
  402922:	9510      	str	r5, [sp, #64]	; 0x40
  402924:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  402928:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40292c:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  402930:	950b      	str	r5, [sp, #44]	; 0x2c
  402932:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  402936:	e632      	b.n	40259e <_svfprintf_r+0x32e>
  402938:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40293c:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  402940:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  402944:	f899 8000 	ldrb.w	r8, [r9]
  402948:	e4ee      	b.n	402328 <_svfprintf_r+0xb8>
  40294a:	f899 8000 	ldrb.w	r8, [r9]
  40294e:	464b      	mov	r3, r9
  402950:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  402954:	f000 847f 	beq.w	403256 <_svfprintf_r+0xfe6>
  402958:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40295a:	f045 0510 	orr.w	r5, r5, #16
  40295e:	9509      	str	r5, [sp, #36]	; 0x24
  402960:	e4e2      	b.n	402328 <_svfprintf_r+0xb8>
  402962:	9c10      	ldr	r4, [sp, #64]	; 0x40
  402964:	9d10      	ldr	r5, [sp, #64]	; 0x40
  402966:	6824      	ldr	r4, [r4, #0]
  402968:	1d2b      	adds	r3, r5, #4
  40296a:	2c00      	cmp	r4, #0
  40296c:	940f      	str	r4, [sp, #60]	; 0x3c
  40296e:	f6ff ad7d 	blt.w	40246c <_svfprintf_r+0x1fc>
  402972:	9310      	str	r3, [sp, #64]	; 0x40
  402974:	f899 8000 	ldrb.w	r8, [r9]
  402978:	e4d6      	b.n	402328 <_svfprintf_r+0xb8>
  40297a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40297c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  402980:	9d10      	ldr	r5, [sp, #64]	; 0x40
  402982:	487d      	ldr	r0, [pc, #500]	; (402b78 <_svfprintf_r+0x908>)
  402984:	3504      	adds	r5, #4
  402986:	681c      	ldr	r4, [r3, #0]
  402988:	f04f 0878 	mov.w	r8, #120	; 0x78
  40298c:	2330      	movs	r3, #48	; 0x30
  40298e:	f04c 0c02 	orr.w	ip, ip, #2
  402992:	9510      	str	r5, [sp, #64]	; 0x40
  402994:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  402998:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40299c:	2500      	movs	r5, #0
  40299e:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  4029a2:	901a      	str	r0, [sp, #104]	; 0x68
  4029a4:	2302      	movs	r3, #2
  4029a6:	e5cd      	b.n	402544 <_svfprintf_r+0x2d4>
  4029a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4029aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4029ac:	681a      	ldr	r2, [r3, #0]
  4029ae:	2401      	movs	r4, #1
  4029b0:	2300      	movs	r3, #0
  4029b2:	3504      	adds	r5, #4
  4029b4:	469a      	mov	sl, r3
  4029b6:	940b      	str	r4, [sp, #44]	; 0x2c
  4029b8:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  4029bc:	9510      	str	r5, [sp, #64]	; 0x40
  4029be:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  4029c2:	930a      	str	r3, [sp, #40]	; 0x28
  4029c4:	9314      	str	r3, [sp, #80]	; 0x50
  4029c6:	af2e      	add	r7, sp, #184	; 0xb8
  4029c8:	e5ef      	b.n	4025aa <_svfprintf_r+0x33a>
  4029ca:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4029cc:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  4029d0:	06a5      	lsls	r5, r4, #26
  4029d2:	f53f af4e 	bmi.w	402872 <_svfprintf_r+0x602>
  4029d6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4029da:	f01c 0f10 	tst.w	ip, #16
  4029de:	f040 82df 	bne.w	402fa0 <_svfprintf_r+0xd30>
  4029e2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4029e6:	f01c 0f40 	tst.w	ip, #64	; 0x40
  4029ea:	f000 82d9 	beq.w	402fa0 <_svfprintf_r+0xd30>
  4029ee:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4029f2:	f9bc 4000 	ldrsh.w	r4, [ip]
  4029f6:	f10c 0c04 	add.w	ip, ip, #4
  4029fa:	17e5      	asrs	r5, r4, #31
  4029fc:	4622      	mov	r2, r4
  4029fe:	462b      	mov	r3, r5
  402a00:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  402a04:	e73f      	b.n	402886 <_svfprintf_r+0x616>
  402a06:	f899 8000 	ldrb.w	r8, [r9]
  402a0a:	222b      	movs	r2, #43	; 0x2b
  402a0c:	e48c      	b.n	402328 <_svfprintf_r+0xb8>
  402a0e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402a10:	f045 0508 	orr.w	r5, r5, #8
  402a14:	9509      	str	r5, [sp, #36]	; 0x24
  402a16:	f899 8000 	ldrb.w	r8, [r9]
  402a1a:	e485      	b.n	402328 <_svfprintf_r+0xb8>
  402a1c:	9d10      	ldr	r5, [sp, #64]	; 0x40
  402a1e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  402a22:	1deb      	adds	r3, r5, #7
  402a24:	f023 0307 	bic.w	r3, r3, #7
  402a28:	f103 0c08 	add.w	ip, r3, #8
  402a2c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  402a30:	e9d3 4500 	ldrd	r4, r5, [r3]
  402a34:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  402a38:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  402a3c:	f003 f9a0 	bl	405d80 <__fpclassifyd>
  402a40:	2801      	cmp	r0, #1
  402a42:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  402a46:	f040 835c 	bne.w	403102 <_svfprintf_r+0xe92>
  402a4a:	2200      	movs	r2, #0
  402a4c:	2300      	movs	r3, #0
  402a4e:	f004 f807 	bl	406a60 <__aeabi_dcmplt>
  402a52:	2800      	cmp	r0, #0
  402a54:	f040 8563 	bne.w	40351e <_svfprintf_r+0x12ae>
  402a58:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  402a5c:	2503      	movs	r5, #3
  402a5e:	950b      	str	r5, [sp, #44]	; 0x2c
  402a60:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402a62:	4f46      	ldr	r7, [pc, #280]	; (402b7c <_svfprintf_r+0x90c>)
  402a64:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  402a68:	4b45      	ldr	r3, [pc, #276]	; (402b80 <_svfprintf_r+0x910>)
  402a6a:	2400      	movs	r4, #0
  402a6c:	9509      	str	r5, [sp, #36]	; 0x24
  402a6e:	2500      	movs	r5, #0
  402a70:	940a      	str	r4, [sp, #40]	; 0x28
  402a72:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  402a76:	bfd8      	it	le
  402a78:	461f      	movle	r7, r3
  402a7a:	2403      	movs	r4, #3
  402a7c:	9514      	str	r5, [sp, #80]	; 0x50
  402a7e:	e58e      	b.n	40259e <_svfprintf_r+0x32e>
  402a80:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  402a84:	f04c 0c20 	orr.w	ip, ip, #32
  402a88:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  402a8c:	f899 8000 	ldrb.w	r8, [r9]
  402a90:	e44a      	b.n	402328 <_svfprintf_r+0xb8>
  402a92:	9c10      	ldr	r4, [sp, #64]	; 0x40
  402a94:	1de3      	adds	r3, r4, #7
  402a96:	f023 0307 	bic.w	r3, r3, #7
  402a9a:	f103 0508 	add.w	r5, r3, #8
  402a9e:	9510      	str	r5, [sp, #64]	; 0x40
  402aa0:	e9d3 4500 	ldrd	r4, r5, [r3]
  402aa4:	2300      	movs	r3, #0
  402aa6:	e54d      	b.n	402544 <_svfprintf_r+0x2d4>
  402aa8:	9d10      	ldr	r5, [sp, #64]	; 0x40
  402aaa:	1deb      	adds	r3, r5, #7
  402aac:	f023 0307 	bic.w	r3, r3, #7
  402ab0:	f103 0c08 	add.w	ip, r3, #8
  402ab4:	e9d3 4500 	ldrd	r4, r5, [r3]
  402ab8:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  402abc:	2301      	movs	r3, #1
  402abe:	e541      	b.n	402544 <_svfprintf_r+0x2d4>
  402ac0:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  402ac4:	f1b8 0f00 	cmp.w	r8, #0
  402ac8:	f43f ace3 	beq.w	402492 <_svfprintf_r+0x222>
  402acc:	2300      	movs	r3, #0
  402ace:	f04f 0c01 	mov.w	ip, #1
  402ad2:	469a      	mov	sl, r3
  402ad4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  402ad8:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  402adc:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  402ae0:	930a      	str	r3, [sp, #40]	; 0x28
  402ae2:	9314      	str	r3, [sp, #80]	; 0x50
  402ae4:	4664      	mov	r4, ip
  402ae6:	af2e      	add	r7, sp, #184	; 0xb8
  402ae8:	e55f      	b.n	4025aa <_svfprintf_r+0x33a>
  402aea:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  402aee:	e5b7      	b.n	402660 <_svfprintf_r+0x3f0>
  402af0:	2b01      	cmp	r3, #1
  402af2:	f000 80ec 	beq.w	402cce <_svfprintf_r+0xa5e>
  402af6:	2b02      	cmp	r3, #2
  402af8:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  402afc:	d118      	bne.n	402b30 <_svfprintf_r+0x8c0>
  402afe:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  402b02:	4619      	mov	r1, r3
  402b04:	f004 000f 	and.w	r0, r4, #15
  402b08:	0922      	lsrs	r2, r4, #4
  402b0a:	f81c 0000 	ldrb.w	r0, [ip, r0]
  402b0e:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  402b12:	092b      	lsrs	r3, r5, #4
  402b14:	7008      	strb	r0, [r1, #0]
  402b16:	ea52 0003 	orrs.w	r0, r2, r3
  402b1a:	460f      	mov	r7, r1
  402b1c:	4614      	mov	r4, r2
  402b1e:	461d      	mov	r5, r3
  402b20:	f101 31ff 	add.w	r1, r1, #4294967295
  402b24:	d1ee      	bne.n	402b04 <_svfprintf_r+0x894>
  402b26:	9d08      	ldr	r5, [sp, #32]
  402b28:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  402b2c:	1bec      	subs	r4, r5, r7
  402b2e:	e52d      	b.n	40258c <_svfprintf_r+0x31c>
  402b30:	08e0      	lsrs	r0, r4, #3
  402b32:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  402b36:	f004 0207 	and.w	r2, r4, #7
  402b3a:	08e9      	lsrs	r1, r5, #3
  402b3c:	3230      	adds	r2, #48	; 0x30
  402b3e:	ea50 0c01 	orrs.w	ip, r0, r1
  402b42:	461f      	mov	r7, r3
  402b44:	701a      	strb	r2, [r3, #0]
  402b46:	4604      	mov	r4, r0
  402b48:	460d      	mov	r5, r1
  402b4a:	f103 33ff 	add.w	r3, r3, #4294967295
  402b4e:	d1ef      	bne.n	402b30 <_svfprintf_r+0x8c0>
  402b50:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402b52:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  402b56:	07e0      	lsls	r0, r4, #31
  402b58:	4639      	mov	r1, r7
  402b5a:	f140 80c1 	bpl.w	402ce0 <_svfprintf_r+0xa70>
  402b5e:	2a30      	cmp	r2, #48	; 0x30
  402b60:	f000 80be 	beq.w	402ce0 <_svfprintf_r+0xa70>
  402b64:	9d08      	ldr	r5, [sp, #32]
  402b66:	461f      	mov	r7, r3
  402b68:	2330      	movs	r3, #48	; 0x30
  402b6a:	1bec      	subs	r4, r5, r7
  402b6c:	f801 3c01 	strb.w	r3, [r1, #-1]
  402b70:	e50c      	b.n	40258c <_svfprintf_r+0x31c>
  402b72:	bf00      	nop
  402b74:	004078e8 	.word	0x004078e8
  402b78:	004078fc 	.word	0x004078fc
  402b7c:	004078dc 	.word	0x004078dc
  402b80:	004078d8 	.word	0x004078d8
  402b84:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  402b88:	f340 80ad 	ble.w	402ce6 <_svfprintf_r+0xa76>
  402b8c:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  402b90:	2200      	movs	r2, #0
  402b92:	2300      	movs	r3, #0
  402b94:	f8cd c01c 	str.w	ip, [sp, #28]
  402b98:	f003 ff58 	bl	406a4c <__aeabi_dcmpeq>
  402b9c:	f8dd c01c 	ldr.w	ip, [sp, #28]
  402ba0:	2800      	cmp	r0, #0
  402ba2:	f000 8126 	beq.w	402df2 <_svfprintf_r+0xb82>
  402ba6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  402ba8:	49aa      	ldr	r1, [pc, #680]	; (402e54 <_svfprintf_r+0xbe4>)
  402baa:	3301      	adds	r3, #1
  402bac:	f10c 0c01 	add.w	ip, ip, #1
  402bb0:	2201      	movs	r2, #1
  402bb2:	2b07      	cmp	r3, #7
  402bb4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  402bb8:	932c      	str	r3, [sp, #176]	; 0xb0
  402bba:	e886 0006 	stmia.w	r6, {r1, r2}
  402bbe:	f300 82ed 	bgt.w	40319c <_svfprintf_r+0xf2c>
  402bc2:	3608      	adds	r6, #8
  402bc4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402bc6:	9c11      	ldr	r4, [sp, #68]	; 0x44
  402bc8:	42a3      	cmp	r3, r4
  402bca:	db03      	blt.n	402bd4 <_svfprintf_r+0x964>
  402bcc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402bce:	07ec      	lsls	r4, r5, #31
  402bd0:	f57f adc0 	bpl.w	402754 <_svfprintf_r+0x4e4>
  402bd4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  402bd6:	9c18      	ldr	r4, [sp, #96]	; 0x60
  402bd8:	3301      	adds	r3, #1
  402bda:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402bdc:	44a4      	add	ip, r4
  402bde:	2b07      	cmp	r3, #7
  402be0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  402be4:	6035      	str	r5, [r6, #0]
  402be6:	6074      	str	r4, [r6, #4]
  402be8:	932c      	str	r3, [sp, #176]	; 0xb0
  402bea:	f300 833e 	bgt.w	40326a <_svfprintf_r+0xffa>
  402bee:	3608      	adds	r6, #8
  402bf0:	9d11      	ldr	r5, [sp, #68]	; 0x44
  402bf2:	1e6c      	subs	r4, r5, #1
  402bf4:	2c00      	cmp	r4, #0
  402bf6:	f77f adad 	ble.w	402754 <_svfprintf_r+0x4e4>
  402bfa:	2c10      	cmp	r4, #16
  402bfc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  402bfe:	4d96      	ldr	r5, [pc, #600]	; (402e58 <_svfprintf_r+0xbe8>)
  402c00:	f340 8197 	ble.w	402f32 <_svfprintf_r+0xcc2>
  402c04:	2710      	movs	r7, #16
  402c06:	4662      	mov	r2, ip
  402c08:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  402c0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  402c10:	e004      	b.n	402c1c <_svfprintf_r+0x9ac>
  402c12:	3608      	adds	r6, #8
  402c14:	3c10      	subs	r4, #16
  402c16:	2c10      	cmp	r4, #16
  402c18:	f340 818a 	ble.w	402f30 <_svfprintf_r+0xcc0>
  402c1c:	3301      	adds	r3, #1
  402c1e:	3210      	adds	r2, #16
  402c20:	2b07      	cmp	r3, #7
  402c22:	922d      	str	r2, [sp, #180]	; 0xb4
  402c24:	932c      	str	r3, [sp, #176]	; 0xb0
  402c26:	e886 00a0 	stmia.w	r6, {r5, r7}
  402c2a:	ddf2      	ble.n	402c12 <_svfprintf_r+0x9a2>
  402c2c:	4640      	mov	r0, r8
  402c2e:	4651      	mov	r1, sl
  402c30:	aa2b      	add	r2, sp, #172	; 0xac
  402c32:	f003 f951 	bl	405ed8 <__ssprint_r>
  402c36:	2800      	cmp	r0, #0
  402c38:	f47f ac32 	bne.w	4024a0 <_svfprintf_r+0x230>
  402c3c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  402c3e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  402c40:	ae38      	add	r6, sp, #224	; 0xe0
  402c42:	e7e7      	b.n	402c14 <_svfprintf_r+0x9a4>
  402c44:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402c46:	980b      	ldr	r0, [sp, #44]	; 0x2c
  402c48:	ebc0 0a05 	rsb	sl, r0, r5
  402c4c:	f1ba 0f00 	cmp.w	sl, #0
  402c50:	f77f ad2e 	ble.w	4026b0 <_svfprintf_r+0x440>
  402c54:	f1ba 0f10 	cmp.w	sl, #16
  402c58:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  402c5a:	4d7f      	ldr	r5, [pc, #508]	; (402e58 <_svfprintf_r+0xbe8>)
  402c5c:	dd2b      	ble.n	402cb6 <_svfprintf_r+0xa46>
  402c5e:	9412      	str	r4, [sp, #72]	; 0x48
  402c60:	4632      	mov	r2, r6
  402c62:	f04f 0b10 	mov.w	fp, #16
  402c66:	462e      	mov	r6, r5
  402c68:	4661      	mov	r1, ip
  402c6a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  402c6c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  402c6e:	e006      	b.n	402c7e <_svfprintf_r+0xa0e>
  402c70:	f1aa 0a10 	sub.w	sl, sl, #16
  402c74:	f1ba 0f10 	cmp.w	sl, #16
  402c78:	f102 0208 	add.w	r2, r2, #8
  402c7c:	dd17      	ble.n	402cae <_svfprintf_r+0xa3e>
  402c7e:	3301      	adds	r3, #1
  402c80:	3110      	adds	r1, #16
  402c82:	2b07      	cmp	r3, #7
  402c84:	912d      	str	r1, [sp, #180]	; 0xb4
  402c86:	932c      	str	r3, [sp, #176]	; 0xb0
  402c88:	e882 0840 	stmia.w	r2, {r6, fp}
  402c8c:	ddf0      	ble.n	402c70 <_svfprintf_r+0xa00>
  402c8e:	4620      	mov	r0, r4
  402c90:	4629      	mov	r1, r5
  402c92:	aa2b      	add	r2, sp, #172	; 0xac
  402c94:	f003 f920 	bl	405ed8 <__ssprint_r>
  402c98:	2800      	cmp	r0, #0
  402c9a:	f47f ac01 	bne.w	4024a0 <_svfprintf_r+0x230>
  402c9e:	f1aa 0a10 	sub.w	sl, sl, #16
  402ca2:	f1ba 0f10 	cmp.w	sl, #16
  402ca6:	992d      	ldr	r1, [sp, #180]	; 0xb4
  402ca8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  402caa:	aa38      	add	r2, sp, #224	; 0xe0
  402cac:	dce7      	bgt.n	402c7e <_svfprintf_r+0xa0e>
  402cae:	9c12      	ldr	r4, [sp, #72]	; 0x48
  402cb0:	4635      	mov	r5, r6
  402cb2:	468c      	mov	ip, r1
  402cb4:	4616      	mov	r6, r2
  402cb6:	3301      	adds	r3, #1
  402cb8:	44d4      	add	ip, sl
  402cba:	2b07      	cmp	r3, #7
  402cbc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  402cc0:	932c      	str	r3, [sp, #176]	; 0xb0
  402cc2:	e886 0420 	stmia.w	r6, {r5, sl}
  402cc6:	f300 820f 	bgt.w	4030e8 <_svfprintf_r+0xe78>
  402cca:	3608      	adds	r6, #8
  402ccc:	e4f0      	b.n	4026b0 <_svfprintf_r+0x440>
  402cce:	2d00      	cmp	r5, #0
  402cd0:	bf08      	it	eq
  402cd2:	2c0a      	cmpeq	r4, #10
  402cd4:	f080 8138 	bcs.w	402f48 <_svfprintf_r+0xcd8>
  402cd8:	3430      	adds	r4, #48	; 0x30
  402cda:	af48      	add	r7, sp, #288	; 0x120
  402cdc:	f807 4d41 	strb.w	r4, [r7, #-65]!
  402ce0:	9d08      	ldr	r5, [sp, #32]
  402ce2:	1bec      	subs	r4, r5, r7
  402ce4:	e452      	b.n	40258c <_svfprintf_r+0x31c>
  402ce6:	9c11      	ldr	r4, [sp, #68]	; 0x44
  402ce8:	2c01      	cmp	r4, #1
  402cea:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  402cec:	f340 81d2 	ble.w	403094 <_svfprintf_r+0xe24>
  402cf0:	3401      	adds	r4, #1
  402cf2:	f10c 0301 	add.w	r3, ip, #1
  402cf6:	2201      	movs	r2, #1
  402cf8:	2c07      	cmp	r4, #7
  402cfa:	932d      	str	r3, [sp, #180]	; 0xb4
  402cfc:	6037      	str	r7, [r6, #0]
  402cfe:	942c      	str	r4, [sp, #176]	; 0xb0
  402d00:	6072      	str	r2, [r6, #4]
  402d02:	f300 81d8 	bgt.w	4030b6 <_svfprintf_r+0xe46>
  402d06:	3608      	adds	r6, #8
  402d08:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402d0a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  402d0e:	3401      	adds	r4, #1
  402d10:	6035      	str	r5, [r6, #0]
  402d12:	9d18      	ldr	r5, [sp, #96]	; 0x60
  402d14:	4498      	add	r8, r3
  402d16:	2c07      	cmp	r4, #7
  402d18:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  402d1c:	942c      	str	r4, [sp, #176]	; 0xb0
  402d1e:	6075      	str	r5, [r6, #4]
  402d20:	f300 81d5 	bgt.w	4030ce <_svfprintf_r+0xe5e>
  402d24:	3608      	adds	r6, #8
  402d26:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  402d2a:	2200      	movs	r2, #0
  402d2c:	2300      	movs	r3, #0
  402d2e:	f003 fe8d 	bl	406a4c <__aeabi_dcmpeq>
  402d32:	9d11      	ldr	r5, [sp, #68]	; 0x44
  402d34:	2800      	cmp	r0, #0
  402d36:	f040 80b9 	bne.w	402eac <_svfprintf_r+0xc3c>
  402d3a:	1e6b      	subs	r3, r5, #1
  402d3c:	3401      	adds	r4, #1
  402d3e:	3701      	adds	r7, #1
  402d40:	4498      	add	r8, r3
  402d42:	2c07      	cmp	r4, #7
  402d44:	942c      	str	r4, [sp, #176]	; 0xb0
  402d46:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  402d4a:	6037      	str	r7, [r6, #0]
  402d4c:	6073      	str	r3, [r6, #4]
  402d4e:	f300 80e2 	bgt.w	402f16 <_svfprintf_r+0xca6>
  402d52:	3608      	adds	r6, #8
  402d54:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  402d58:	3401      	adds	r4, #1
  402d5a:	9d19      	ldr	r5, [sp, #100]	; 0x64
  402d5c:	44c4      	add	ip, r8
  402d5e:	ab27      	add	r3, sp, #156	; 0x9c
  402d60:	2c07      	cmp	r4, #7
  402d62:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  402d66:	942c      	str	r4, [sp, #176]	; 0xb0
  402d68:	e886 0028 	stmia.w	r6, {r3, r5}
  402d6c:	f77f acf1 	ble.w	402752 <_svfprintf_r+0x4e2>
  402d70:	980d      	ldr	r0, [sp, #52]	; 0x34
  402d72:	990c      	ldr	r1, [sp, #48]	; 0x30
  402d74:	aa2b      	add	r2, sp, #172	; 0xac
  402d76:	f003 f8af 	bl	405ed8 <__ssprint_r>
  402d7a:	2800      	cmp	r0, #0
  402d7c:	f47f ab90 	bne.w	4024a0 <_svfprintf_r+0x230>
  402d80:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  402d84:	ae38      	add	r6, sp, #224	; 0xe0
  402d86:	e4e5      	b.n	402754 <_svfprintf_r+0x4e4>
  402d88:	980d      	ldr	r0, [sp, #52]	; 0x34
  402d8a:	990c      	ldr	r1, [sp, #48]	; 0x30
  402d8c:	aa2b      	add	r2, sp, #172	; 0xac
  402d8e:	f003 f8a3 	bl	405ed8 <__ssprint_r>
  402d92:	2800      	cmp	r0, #0
  402d94:	f43f ad37 	beq.w	402806 <_svfprintf_r+0x596>
  402d98:	f7ff bb82 	b.w	4024a0 <_svfprintf_r+0x230>
  402d9c:	980d      	ldr	r0, [sp, #52]	; 0x34
  402d9e:	990c      	ldr	r1, [sp, #48]	; 0x30
  402da0:	aa2b      	add	r2, sp, #172	; 0xac
  402da2:	f003 f899 	bl	405ed8 <__ssprint_r>
  402da6:	2800      	cmp	r0, #0
  402da8:	f47f ab7a 	bne.w	4024a0 <_svfprintf_r+0x230>
  402dac:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  402db0:	ae38      	add	r6, sp, #224	; 0xe0
  402db2:	e4bf      	b.n	402734 <_svfprintf_r+0x4c4>
  402db4:	980d      	ldr	r0, [sp, #52]	; 0x34
  402db6:	990c      	ldr	r1, [sp, #48]	; 0x30
  402db8:	aa2b      	add	r2, sp, #172	; 0xac
  402dba:	f003 f88d 	bl	405ed8 <__ssprint_r>
  402dbe:	2800      	cmp	r0, #0
  402dc0:	f47f ab6e 	bne.w	4024a0 <_svfprintf_r+0x230>
  402dc4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  402dc8:	ae38      	add	r6, sp, #224	; 0xe0
  402dca:	e46d      	b.n	4026a8 <_svfprintf_r+0x438>
  402dcc:	980d      	ldr	r0, [sp, #52]	; 0x34
  402dce:	990c      	ldr	r1, [sp, #48]	; 0x30
  402dd0:	aa2b      	add	r2, sp, #172	; 0xac
  402dd2:	f003 f881 	bl	405ed8 <__ssprint_r>
  402dd6:	2800      	cmp	r0, #0
  402dd8:	f47f ab62 	bne.w	4024a0 <_svfprintf_r+0x230>
  402ddc:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  402de0:	ae38      	add	r6, sp, #224	; 0xe0
  402de2:	e450      	b.n	402686 <_svfprintf_r+0x416>
  402de4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402de6:	af38      	add	r7, sp, #224	; 0xe0
  402de8:	f7ff bbd0 	b.w	40258c <_svfprintf_r+0x31c>
  402dec:	2302      	movs	r3, #2
  402dee:	f7ff bba9 	b.w	402544 <_svfprintf_r+0x2d4>
  402df2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402df4:	2b00      	cmp	r3, #0
  402df6:	f340 81dd 	ble.w	4031b4 <_svfprintf_r+0xf44>
  402dfa:	9c11      	ldr	r4, [sp, #68]	; 0x44
  402dfc:	9d14      	ldr	r5, [sp, #80]	; 0x50
  402dfe:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  402e02:	42ac      	cmp	r4, r5
  402e04:	bfa8      	it	ge
  402e06:	462c      	movge	r4, r5
  402e08:	2c00      	cmp	r4, #0
  402e0a:	44ba      	add	sl, r7
  402e0c:	dd0b      	ble.n	402e26 <_svfprintf_r+0xbb6>
  402e0e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  402e10:	44a4      	add	ip, r4
  402e12:	3301      	adds	r3, #1
  402e14:	2b07      	cmp	r3, #7
  402e16:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  402e1a:	6037      	str	r7, [r6, #0]
  402e1c:	6074      	str	r4, [r6, #4]
  402e1e:	932c      	str	r3, [sp, #176]	; 0xb0
  402e20:	f300 831e 	bgt.w	403460 <_svfprintf_r+0x11f0>
  402e24:	3608      	adds	r6, #8
  402e26:	9d14      	ldr	r5, [sp, #80]	; 0x50
  402e28:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  402e2c:	1b2c      	subs	r4, r5, r4
  402e2e:	2c00      	cmp	r4, #0
  402e30:	f340 80d7 	ble.w	402fe2 <_svfprintf_r+0xd72>
  402e34:	2c10      	cmp	r4, #16
  402e36:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  402e38:	4d07      	ldr	r5, [pc, #28]	; (402e58 <_svfprintf_r+0xbe8>)
  402e3a:	f340 81a3 	ble.w	403184 <_svfprintf_r+0xf14>
  402e3e:	970a      	str	r7, [sp, #40]	; 0x28
  402e40:	f04f 0810 	mov.w	r8, #16
  402e44:	462f      	mov	r7, r5
  402e46:	4662      	mov	r2, ip
  402e48:	4625      	mov	r5, r4
  402e4a:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  402e4e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402e50:	e009      	b.n	402e66 <_svfprintf_r+0xbf6>
  402e52:	bf00      	nop
  402e54:	00407918 	.word	0x00407918
  402e58:	004078c8 	.word	0x004078c8
  402e5c:	3608      	adds	r6, #8
  402e5e:	3d10      	subs	r5, #16
  402e60:	2d10      	cmp	r5, #16
  402e62:	f340 818b 	ble.w	40317c <_svfprintf_r+0xf0c>
  402e66:	3301      	adds	r3, #1
  402e68:	3210      	adds	r2, #16
  402e6a:	2b07      	cmp	r3, #7
  402e6c:	922d      	str	r2, [sp, #180]	; 0xb4
  402e6e:	932c      	str	r3, [sp, #176]	; 0xb0
  402e70:	e886 0180 	stmia.w	r6, {r7, r8}
  402e74:	ddf2      	ble.n	402e5c <_svfprintf_r+0xbec>
  402e76:	4658      	mov	r0, fp
  402e78:	4621      	mov	r1, r4
  402e7a:	aa2b      	add	r2, sp, #172	; 0xac
  402e7c:	f003 f82c 	bl	405ed8 <__ssprint_r>
  402e80:	2800      	cmp	r0, #0
  402e82:	f47f ab0d 	bne.w	4024a0 <_svfprintf_r+0x230>
  402e86:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  402e88:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  402e8a:	ae38      	add	r6, sp, #224	; 0xe0
  402e8c:	e7e7      	b.n	402e5e <_svfprintf_r+0xbee>
  402e8e:	980d      	ldr	r0, [sp, #52]	; 0x34
  402e90:	990c      	ldr	r1, [sp, #48]	; 0x30
  402e92:	aa2b      	add	r2, sp, #172	; 0xac
  402e94:	f003 f820 	bl	405ed8 <__ssprint_r>
  402e98:	2800      	cmp	r0, #0
  402e9a:	f47f ab01 	bne.w	4024a0 <_svfprintf_r+0x230>
  402e9e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  402ea2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  402ea6:	ae38      	add	r6, sp, #224	; 0xe0
  402ea8:	f7ff bbda 	b.w	402660 <_svfprintf_r+0x3f0>
  402eac:	1e6f      	subs	r7, r5, #1
  402eae:	2f00      	cmp	r7, #0
  402eb0:	f77f af50 	ble.w	402d54 <_svfprintf_r+0xae4>
  402eb4:	2f10      	cmp	r7, #16
  402eb6:	4dae      	ldr	r5, [pc, #696]	; (403170 <_svfprintf_r+0xf00>)
  402eb8:	dd23      	ble.n	402f02 <_svfprintf_r+0xc92>
  402eba:	4643      	mov	r3, r8
  402ebc:	f04f 0a10 	mov.w	sl, #16
  402ec0:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  402ec4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402ec8:	e004      	b.n	402ed4 <_svfprintf_r+0xc64>
  402eca:	3f10      	subs	r7, #16
  402ecc:	2f10      	cmp	r7, #16
  402ece:	f106 0608 	add.w	r6, r6, #8
  402ed2:	dd15      	ble.n	402f00 <_svfprintf_r+0xc90>
  402ed4:	3401      	adds	r4, #1
  402ed6:	3310      	adds	r3, #16
  402ed8:	2c07      	cmp	r4, #7
  402eda:	932d      	str	r3, [sp, #180]	; 0xb4
  402edc:	942c      	str	r4, [sp, #176]	; 0xb0
  402ede:	e886 0420 	stmia.w	r6, {r5, sl}
  402ee2:	ddf2      	ble.n	402eca <_svfprintf_r+0xc5a>
  402ee4:	4640      	mov	r0, r8
  402ee6:	4659      	mov	r1, fp
  402ee8:	aa2b      	add	r2, sp, #172	; 0xac
  402eea:	f002 fff5 	bl	405ed8 <__ssprint_r>
  402eee:	2800      	cmp	r0, #0
  402ef0:	f47f aad6 	bne.w	4024a0 <_svfprintf_r+0x230>
  402ef4:	3f10      	subs	r7, #16
  402ef6:	2f10      	cmp	r7, #16
  402ef8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  402efa:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  402efc:	ae38      	add	r6, sp, #224	; 0xe0
  402efe:	dce9      	bgt.n	402ed4 <_svfprintf_r+0xc64>
  402f00:	4698      	mov	r8, r3
  402f02:	3401      	adds	r4, #1
  402f04:	44b8      	add	r8, r7
  402f06:	2c07      	cmp	r4, #7
  402f08:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  402f0c:	942c      	str	r4, [sp, #176]	; 0xb0
  402f0e:	e886 00a0 	stmia.w	r6, {r5, r7}
  402f12:	f77f af1e 	ble.w	402d52 <_svfprintf_r+0xae2>
  402f16:	980d      	ldr	r0, [sp, #52]	; 0x34
  402f18:	990c      	ldr	r1, [sp, #48]	; 0x30
  402f1a:	aa2b      	add	r2, sp, #172	; 0xac
  402f1c:	f002 ffdc 	bl	405ed8 <__ssprint_r>
  402f20:	2800      	cmp	r0, #0
  402f22:	f47f aabd 	bne.w	4024a0 <_svfprintf_r+0x230>
  402f26:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  402f2a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  402f2c:	ae38      	add	r6, sp, #224	; 0xe0
  402f2e:	e711      	b.n	402d54 <_svfprintf_r+0xae4>
  402f30:	4694      	mov	ip, r2
  402f32:	3301      	adds	r3, #1
  402f34:	44a4      	add	ip, r4
  402f36:	2b07      	cmp	r3, #7
  402f38:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  402f3c:	932c      	str	r3, [sp, #176]	; 0xb0
  402f3e:	6035      	str	r5, [r6, #0]
  402f40:	6074      	str	r4, [r6, #4]
  402f42:	f77f ac06 	ble.w	402752 <_svfprintf_r+0x4e2>
  402f46:	e713      	b.n	402d70 <_svfprintf_r+0xb00>
  402f48:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  402f4c:	4620      	mov	r0, r4
  402f4e:	4629      	mov	r1, r5
  402f50:	220a      	movs	r2, #10
  402f52:	2300      	movs	r3, #0
  402f54:	f003 fdd4 	bl	406b00 <__aeabi_uldivmod>
  402f58:	3230      	adds	r2, #48	; 0x30
  402f5a:	f88b 2000 	strb.w	r2, [fp]
  402f5e:	4620      	mov	r0, r4
  402f60:	4629      	mov	r1, r5
  402f62:	220a      	movs	r2, #10
  402f64:	2300      	movs	r3, #0
  402f66:	f003 fdcb 	bl	406b00 <__aeabi_uldivmod>
  402f6a:	4604      	mov	r4, r0
  402f6c:	460d      	mov	r5, r1
  402f6e:	ea54 0c05 	orrs.w	ip, r4, r5
  402f72:	465f      	mov	r7, fp
  402f74:	f10b 3bff 	add.w	fp, fp, #4294967295
  402f78:	d1e8      	bne.n	402f4c <_svfprintf_r+0xcdc>
  402f7a:	9d08      	ldr	r5, [sp, #32]
  402f7c:	1bec      	subs	r4, r5, r7
  402f7e:	f7ff bb05 	b.w	40258c <_svfprintf_r+0x31c>
  402f82:	9d10      	ldr	r5, [sp, #64]	; 0x40
  402f84:	2301      	movs	r3, #1
  402f86:	682c      	ldr	r4, [r5, #0]
  402f88:	3504      	adds	r5, #4
  402f8a:	9510      	str	r5, [sp, #64]	; 0x40
  402f8c:	2500      	movs	r5, #0
  402f8e:	f7ff bad9 	b.w	402544 <_svfprintf_r+0x2d4>
  402f92:	9d10      	ldr	r5, [sp, #64]	; 0x40
  402f94:	682c      	ldr	r4, [r5, #0]
  402f96:	3504      	adds	r5, #4
  402f98:	9510      	str	r5, [sp, #64]	; 0x40
  402f9a:	2500      	movs	r5, #0
  402f9c:	f7ff bad2 	b.w	402544 <_svfprintf_r+0x2d4>
  402fa0:	9d10      	ldr	r5, [sp, #64]	; 0x40
  402fa2:	682c      	ldr	r4, [r5, #0]
  402fa4:	3504      	adds	r5, #4
  402fa6:	9510      	str	r5, [sp, #64]	; 0x40
  402fa8:	17e5      	asrs	r5, r4, #31
  402faa:	4622      	mov	r2, r4
  402fac:	462b      	mov	r3, r5
  402fae:	2a00      	cmp	r2, #0
  402fb0:	f173 0c00 	sbcs.w	ip, r3, #0
  402fb4:	f6bf ac6c 	bge.w	402890 <_svfprintf_r+0x620>
  402fb8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  402fbc:	4264      	negs	r4, r4
  402fbe:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402fc2:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  402fc6:	2301      	movs	r3, #1
  402fc8:	f7ff bac0 	b.w	40254c <_svfprintf_r+0x2dc>
  402fcc:	980d      	ldr	r0, [sp, #52]	; 0x34
  402fce:	990c      	ldr	r1, [sp, #48]	; 0x30
  402fd0:	aa2b      	add	r2, sp, #172	; 0xac
  402fd2:	f002 ff81 	bl	405ed8 <__ssprint_r>
  402fd6:	2800      	cmp	r0, #0
  402fd8:	f47f aa62 	bne.w	4024a0 <_svfprintf_r+0x230>
  402fdc:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  402fe0:	ae38      	add	r6, sp, #224	; 0xe0
  402fe2:	9d14      	ldr	r5, [sp, #80]	; 0x50
  402fe4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402fe6:	442f      	add	r7, r5
  402fe8:	9d11      	ldr	r5, [sp, #68]	; 0x44
  402fea:	42ac      	cmp	r4, r5
  402fec:	db42      	blt.n	403074 <_svfprintf_r+0xe04>
  402fee:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402ff0:	07e9      	lsls	r1, r5, #31
  402ff2:	d43f      	bmi.n	403074 <_svfprintf_r+0xe04>
  402ff4:	9811      	ldr	r0, [sp, #68]	; 0x44
  402ff6:	ebc7 050a 	rsb	r5, r7, sl
  402ffa:	1b04      	subs	r4, r0, r4
  402ffc:	42ac      	cmp	r4, r5
  402ffe:	bfb8      	it	lt
  403000:	4625      	movlt	r5, r4
  403002:	2d00      	cmp	r5, #0
  403004:	dd0b      	ble.n	40301e <_svfprintf_r+0xdae>
  403006:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403008:	44ac      	add	ip, r5
  40300a:	3301      	adds	r3, #1
  40300c:	2b07      	cmp	r3, #7
  40300e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403012:	6037      	str	r7, [r6, #0]
  403014:	6075      	str	r5, [r6, #4]
  403016:	932c      	str	r3, [sp, #176]	; 0xb0
  403018:	f300 824c 	bgt.w	4034b4 <_svfprintf_r+0x1244>
  40301c:	3608      	adds	r6, #8
  40301e:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  403022:	1b64      	subs	r4, r4, r5
  403024:	2c00      	cmp	r4, #0
  403026:	f77f ab95 	ble.w	402754 <_svfprintf_r+0x4e4>
  40302a:	2c10      	cmp	r4, #16
  40302c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40302e:	4d50      	ldr	r5, [pc, #320]	; (403170 <_svfprintf_r+0xf00>)
  403030:	f77f af7f 	ble.w	402f32 <_svfprintf_r+0xcc2>
  403034:	2710      	movs	r7, #16
  403036:	4662      	mov	r2, ip
  403038:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40303c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  403040:	e004      	b.n	40304c <_svfprintf_r+0xddc>
  403042:	3608      	adds	r6, #8
  403044:	3c10      	subs	r4, #16
  403046:	2c10      	cmp	r4, #16
  403048:	f77f af72 	ble.w	402f30 <_svfprintf_r+0xcc0>
  40304c:	3301      	adds	r3, #1
  40304e:	3210      	adds	r2, #16
  403050:	2b07      	cmp	r3, #7
  403052:	922d      	str	r2, [sp, #180]	; 0xb4
  403054:	932c      	str	r3, [sp, #176]	; 0xb0
  403056:	e886 00a0 	stmia.w	r6, {r5, r7}
  40305a:	ddf2      	ble.n	403042 <_svfprintf_r+0xdd2>
  40305c:	4640      	mov	r0, r8
  40305e:	4651      	mov	r1, sl
  403060:	aa2b      	add	r2, sp, #172	; 0xac
  403062:	f002 ff39 	bl	405ed8 <__ssprint_r>
  403066:	2800      	cmp	r0, #0
  403068:	f47f aa1a 	bne.w	4024a0 <_svfprintf_r+0x230>
  40306c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40306e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403070:	ae38      	add	r6, sp, #224	; 0xe0
  403072:	e7e7      	b.n	403044 <_svfprintf_r+0xdd4>
  403074:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403076:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403078:	44ac      	add	ip, r5
  40307a:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40307c:	3301      	adds	r3, #1
  40307e:	6035      	str	r5, [r6, #0]
  403080:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403082:	2b07      	cmp	r3, #7
  403084:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403088:	6075      	str	r5, [r6, #4]
  40308a:	932c      	str	r3, [sp, #176]	; 0xb0
  40308c:	f300 81f4 	bgt.w	403478 <_svfprintf_r+0x1208>
  403090:	3608      	adds	r6, #8
  403092:	e7af      	b.n	402ff4 <_svfprintf_r+0xd84>
  403094:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403096:	07ea      	lsls	r2, r5, #31
  403098:	f53f ae2a 	bmi.w	402cf0 <_svfprintf_r+0xa80>
  40309c:	3401      	adds	r4, #1
  40309e:	f10c 0801 	add.w	r8, ip, #1
  4030a2:	2301      	movs	r3, #1
  4030a4:	2c07      	cmp	r4, #7
  4030a6:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4030aa:	942c      	str	r4, [sp, #176]	; 0xb0
  4030ac:	6037      	str	r7, [r6, #0]
  4030ae:	6073      	str	r3, [r6, #4]
  4030b0:	f77f ae4f 	ble.w	402d52 <_svfprintf_r+0xae2>
  4030b4:	e72f      	b.n	402f16 <_svfprintf_r+0xca6>
  4030b6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4030b8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4030ba:	aa2b      	add	r2, sp, #172	; 0xac
  4030bc:	f002 ff0c 	bl	405ed8 <__ssprint_r>
  4030c0:	2800      	cmp	r0, #0
  4030c2:	f47f a9ed 	bne.w	4024a0 <_svfprintf_r+0x230>
  4030c6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4030c8:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4030ca:	ae38      	add	r6, sp, #224	; 0xe0
  4030cc:	e61c      	b.n	402d08 <_svfprintf_r+0xa98>
  4030ce:	980d      	ldr	r0, [sp, #52]	; 0x34
  4030d0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4030d2:	aa2b      	add	r2, sp, #172	; 0xac
  4030d4:	f002 ff00 	bl	405ed8 <__ssprint_r>
  4030d8:	2800      	cmp	r0, #0
  4030da:	f47f a9e1 	bne.w	4024a0 <_svfprintf_r+0x230>
  4030de:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  4030e2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4030e4:	ae38      	add	r6, sp, #224	; 0xe0
  4030e6:	e61e      	b.n	402d26 <_svfprintf_r+0xab6>
  4030e8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4030ea:	990c      	ldr	r1, [sp, #48]	; 0x30
  4030ec:	aa2b      	add	r2, sp, #172	; 0xac
  4030ee:	f002 fef3 	bl	405ed8 <__ssprint_r>
  4030f2:	2800      	cmp	r0, #0
  4030f4:	f47f a9d4 	bne.w	4024a0 <_svfprintf_r+0x230>
  4030f8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4030fc:	ae38      	add	r6, sp, #224	; 0xe0
  4030fe:	f7ff bad7 	b.w	4026b0 <_svfprintf_r+0x440>
  403102:	f002 fe3d 	bl	405d80 <__fpclassifyd>
  403106:	2800      	cmp	r0, #0
  403108:	f040 80bb 	bne.w	403282 <_svfprintf_r+0x1012>
  40310c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40310e:	4f19      	ldr	r7, [pc, #100]	; (403174 <_svfprintf_r+0xf04>)
  403110:	4b19      	ldr	r3, [pc, #100]	; (403178 <_svfprintf_r+0xf08>)
  403112:	f04f 0c03 	mov.w	ip, #3
  403116:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  40311a:	9409      	str	r4, [sp, #36]	; 0x24
  40311c:	900a      	str	r0, [sp, #40]	; 0x28
  40311e:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  403122:	9014      	str	r0, [sp, #80]	; 0x50
  403124:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  403128:	bfd8      	it	le
  40312a:	461f      	movle	r7, r3
  40312c:	4664      	mov	r4, ip
  40312e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  403132:	f7ff ba34 	b.w	40259e <_svfprintf_r+0x32e>
  403136:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403138:	0664      	lsls	r4, r4, #25
  40313a:	f140 8150 	bpl.w	4033de <_svfprintf_r+0x116e>
  40313e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  403142:	2500      	movs	r5, #0
  403144:	f8bc 4000 	ldrh.w	r4, [ip]
  403148:	f10c 0c04 	add.w	ip, ip, #4
  40314c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  403150:	f7ff b9e4 	b.w	40251c <_svfprintf_r+0x2ac>
  403154:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403158:	f01c 0f10 	tst.w	ip, #16
  40315c:	f000 8146 	beq.w	4033ec <_svfprintf_r+0x117c>
  403160:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403162:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403164:	6823      	ldr	r3, [r4, #0]
  403166:	3404      	adds	r4, #4
  403168:	9410      	str	r4, [sp, #64]	; 0x40
  40316a:	601d      	str	r5, [r3, #0]
  40316c:	f7ff b8a6 	b.w	4022bc <_svfprintf_r+0x4c>
  403170:	004078c8 	.word	0x004078c8
  403174:	004078e4 	.word	0x004078e4
  403178:	004078e0 	.word	0x004078e0
  40317c:	462c      	mov	r4, r5
  40317e:	463d      	mov	r5, r7
  403180:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403182:	4694      	mov	ip, r2
  403184:	3301      	adds	r3, #1
  403186:	44a4      	add	ip, r4
  403188:	2b07      	cmp	r3, #7
  40318a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40318e:	932c      	str	r3, [sp, #176]	; 0xb0
  403190:	6035      	str	r5, [r6, #0]
  403192:	6074      	str	r4, [r6, #4]
  403194:	f73f af1a 	bgt.w	402fcc <_svfprintf_r+0xd5c>
  403198:	3608      	adds	r6, #8
  40319a:	e722      	b.n	402fe2 <_svfprintf_r+0xd72>
  40319c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40319e:	990c      	ldr	r1, [sp, #48]	; 0x30
  4031a0:	aa2b      	add	r2, sp, #172	; 0xac
  4031a2:	f002 fe99 	bl	405ed8 <__ssprint_r>
  4031a6:	2800      	cmp	r0, #0
  4031a8:	f47f a97a 	bne.w	4024a0 <_svfprintf_r+0x230>
  4031ac:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4031b0:	ae38      	add	r6, sp, #224	; 0xe0
  4031b2:	e507      	b.n	402bc4 <_svfprintf_r+0x954>
  4031b4:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  4031b6:	49b7      	ldr	r1, [pc, #732]	; (403494 <_svfprintf_r+0x1224>)
  4031b8:	3201      	adds	r2, #1
  4031ba:	f10c 0c01 	add.w	ip, ip, #1
  4031be:	2001      	movs	r0, #1
  4031c0:	2a07      	cmp	r2, #7
  4031c2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4031c6:	922c      	str	r2, [sp, #176]	; 0xb0
  4031c8:	6031      	str	r1, [r6, #0]
  4031ca:	6070      	str	r0, [r6, #4]
  4031cc:	f300 80f7 	bgt.w	4033be <_svfprintf_r+0x114e>
  4031d0:	3608      	adds	r6, #8
  4031d2:	461c      	mov	r4, r3
  4031d4:	b92c      	cbnz	r4, 4031e2 <_svfprintf_r+0xf72>
  4031d6:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4031d8:	b91d      	cbnz	r5, 4031e2 <_svfprintf_r+0xf72>
  4031da:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4031dc:	07e8      	lsls	r0, r5, #31
  4031de:	f57f aab9 	bpl.w	402754 <_svfprintf_r+0x4e4>
  4031e2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4031e4:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4031e6:	9918      	ldr	r1, [sp, #96]	; 0x60
  4031e8:	3301      	adds	r3, #1
  4031ea:	6035      	str	r5, [r6, #0]
  4031ec:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4031ee:	4461      	add	r1, ip
  4031f0:	2b07      	cmp	r3, #7
  4031f2:	912d      	str	r1, [sp, #180]	; 0xb4
  4031f4:	6075      	str	r5, [r6, #4]
  4031f6:	932c      	str	r3, [sp, #176]	; 0xb0
  4031f8:	f300 81de 	bgt.w	4035b8 <_svfprintf_r+0x1348>
  4031fc:	f106 0208 	add.w	r2, r6, #8
  403200:	4264      	negs	r4, r4
  403202:	2c00      	cmp	r4, #0
  403204:	f340 810b 	ble.w	40341e <_svfprintf_r+0x11ae>
  403208:	2c10      	cmp	r4, #16
  40320a:	4da3      	ldr	r5, [pc, #652]	; (403498 <_svfprintf_r+0x1228>)
  40320c:	f340 8148 	ble.w	4034a0 <_svfprintf_r+0x1230>
  403210:	46a3      	mov	fp, r4
  403212:	2610      	movs	r6, #16
  403214:	460c      	mov	r4, r1
  403216:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40321a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40321e:	e006      	b.n	40322e <_svfprintf_r+0xfbe>
  403220:	3208      	adds	r2, #8
  403222:	f1ab 0b10 	sub.w	fp, fp, #16
  403226:	f1bb 0f10 	cmp.w	fp, #16
  40322a:	f340 8137 	ble.w	40349c <_svfprintf_r+0x122c>
  40322e:	3301      	adds	r3, #1
  403230:	3410      	adds	r4, #16
  403232:	2b07      	cmp	r3, #7
  403234:	942d      	str	r4, [sp, #180]	; 0xb4
  403236:	932c      	str	r3, [sp, #176]	; 0xb0
  403238:	e882 0060 	stmia.w	r2, {r5, r6}
  40323c:	ddf0      	ble.n	403220 <_svfprintf_r+0xfb0>
  40323e:	4640      	mov	r0, r8
  403240:	4651      	mov	r1, sl
  403242:	aa2b      	add	r2, sp, #172	; 0xac
  403244:	f002 fe48 	bl	405ed8 <__ssprint_r>
  403248:	2800      	cmp	r0, #0
  40324a:	f47f a929 	bne.w	4024a0 <_svfprintf_r+0x230>
  40324e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  403250:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403252:	aa38      	add	r2, sp, #224	; 0xe0
  403254:	e7e5      	b.n	403222 <_svfprintf_r+0xfb2>
  403256:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403258:	f109 0901 	add.w	r9, r9, #1
  40325c:	f044 0420 	orr.w	r4, r4, #32
  403260:	9409      	str	r4, [sp, #36]	; 0x24
  403262:	f893 8001 	ldrb.w	r8, [r3, #1]
  403266:	f7ff b85f 	b.w	402328 <_svfprintf_r+0xb8>
  40326a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40326c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40326e:	aa2b      	add	r2, sp, #172	; 0xac
  403270:	f002 fe32 	bl	405ed8 <__ssprint_r>
  403274:	2800      	cmp	r0, #0
  403276:	f47f a913 	bne.w	4024a0 <_svfprintf_r+0x230>
  40327a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40327e:	ae38      	add	r6, sp, #224	; 0xe0
  403280:	e4b6      	b.n	402bf0 <_svfprintf_r+0x980>
  403282:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403284:	f028 0a20 	bic.w	sl, r8, #32
  403288:	3501      	adds	r5, #1
  40328a:	f000 80a5 	beq.w	4033d8 <_svfprintf_r+0x1168>
  40328e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  403292:	d104      	bne.n	40329e <_svfprintf_r+0x102e>
  403294:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403296:	2d00      	cmp	r5, #0
  403298:	bf08      	it	eq
  40329a:	2501      	moveq	r5, #1
  40329c:	950a      	str	r5, [sp, #40]	; 0x28
  40329e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4032a2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4032a6:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  4032aa:	2b00      	cmp	r3, #0
  4032ac:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4032b0:	f2c0 819c 	blt.w	4035ec <_svfprintf_r+0x137c>
  4032b4:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  4032b8:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  4032bc:	f04f 0b00 	mov.w	fp, #0
  4032c0:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  4032c4:	f000 819b 	beq.w	4035fe <_svfprintf_r+0x138e>
  4032c8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  4032cc:	f000 81a9 	beq.w	403622 <_svfprintf_r+0x13b2>
  4032d0:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  4032d4:	bf0a      	itet	eq
  4032d6:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  4032d8:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4032da:	1c65      	addeq	r5, r4, #1
  4032dc:	2002      	movs	r0, #2
  4032de:	a925      	add	r1, sp, #148	; 0x94
  4032e0:	aa26      	add	r2, sp, #152	; 0x98
  4032e2:	ab29      	add	r3, sp, #164	; 0xa4
  4032e4:	e88d 0021 	stmia.w	sp, {r0, r5}
  4032e8:	9203      	str	r2, [sp, #12]
  4032ea:	9304      	str	r3, [sp, #16]
  4032ec:	9102      	str	r1, [sp, #8]
  4032ee:	980d      	ldr	r0, [sp, #52]	; 0x34
  4032f0:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  4032f4:	f000 fad8 	bl	4038a8 <_dtoa_r>
  4032f8:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  4032fc:	4607      	mov	r7, r0
  4032fe:	d002      	beq.n	403306 <_svfprintf_r+0x1096>
  403300:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  403304:	d105      	bne.n	403312 <_svfprintf_r+0x10a2>
  403306:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40330a:	f01c 0f01 	tst.w	ip, #1
  40330e:	f000 819c 	beq.w	40364a <_svfprintf_r+0x13da>
  403312:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  403316:	eb07 0405 	add.w	r4, r7, r5
  40331a:	f000 811c 	beq.w	403556 <_svfprintf_r+0x12e6>
  40331e:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  403322:	2200      	movs	r2, #0
  403324:	2300      	movs	r3, #0
  403326:	f003 fb91 	bl	406a4c <__aeabi_dcmpeq>
  40332a:	2800      	cmp	r0, #0
  40332c:	f040 8105 	bne.w	40353a <_svfprintf_r+0x12ca>
  403330:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  403332:	429c      	cmp	r4, r3
  403334:	d906      	bls.n	403344 <_svfprintf_r+0x10d4>
  403336:	2130      	movs	r1, #48	; 0x30
  403338:	1c5a      	adds	r2, r3, #1
  40333a:	9229      	str	r2, [sp, #164]	; 0xa4
  40333c:	7019      	strb	r1, [r3, #0]
  40333e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  403340:	429c      	cmp	r4, r3
  403342:	d8f9      	bhi.n	403338 <_svfprintf_r+0x10c8>
  403344:	1bdb      	subs	r3, r3, r7
  403346:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40334a:	9311      	str	r3, [sp, #68]	; 0x44
  40334c:	f000 80ed 	beq.w	40352a <_svfprintf_r+0x12ba>
  403350:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  403354:	f340 81f2 	ble.w	40373c <_svfprintf_r+0x14cc>
  403358:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40335c:	f000 8168 	beq.w	403630 <_svfprintf_r+0x13c0>
  403360:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403362:	9414      	str	r4, [sp, #80]	; 0x50
  403364:	9c11      	ldr	r4, [sp, #68]	; 0x44
  403366:	9d14      	ldr	r5, [sp, #80]	; 0x50
  403368:	42ac      	cmp	r4, r5
  40336a:	f300 8132 	bgt.w	4035d2 <_svfprintf_r+0x1362>
  40336e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403372:	f01c 0f01 	tst.w	ip, #1
  403376:	f040 81ad 	bne.w	4036d4 <_svfprintf_r+0x1464>
  40337a:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40337e:	462c      	mov	r4, r5
  403380:	f04f 0867 	mov.w	r8, #103	; 0x67
  403384:	f1bb 0f00 	cmp.w	fp, #0
  403388:	f040 80b2 	bne.w	4034f0 <_svfprintf_r+0x1280>
  40338c:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40338e:	930b      	str	r3, [sp, #44]	; 0x2c
  403390:	9509      	str	r5, [sp, #36]	; 0x24
  403392:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  403396:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40339a:	f7ff b900 	b.w	40259e <_svfprintf_r+0x32e>
  40339e:	980d      	ldr	r0, [sp, #52]	; 0x34
  4033a0:	2140      	movs	r1, #64	; 0x40
  4033a2:	f001 fc3d 	bl	404c20 <_malloc_r>
  4033a6:	6020      	str	r0, [r4, #0]
  4033a8:	6120      	str	r0, [r4, #16]
  4033aa:	2800      	cmp	r0, #0
  4033ac:	f000 81bf 	beq.w	40372e <_svfprintf_r+0x14be>
  4033b0:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  4033b4:	2340      	movs	r3, #64	; 0x40
  4033b6:	f8cc 3014 	str.w	r3, [ip, #20]
  4033ba:	f7fe bf6f 	b.w	40229c <_svfprintf_r+0x2c>
  4033be:	980d      	ldr	r0, [sp, #52]	; 0x34
  4033c0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4033c2:	aa2b      	add	r2, sp, #172	; 0xac
  4033c4:	f002 fd88 	bl	405ed8 <__ssprint_r>
  4033c8:	2800      	cmp	r0, #0
  4033ca:	f47f a869 	bne.w	4024a0 <_svfprintf_r+0x230>
  4033ce:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4033d0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4033d4:	ae38      	add	r6, sp, #224	; 0xe0
  4033d6:	e6fd      	b.n	4031d4 <_svfprintf_r+0xf64>
  4033d8:	2406      	movs	r4, #6
  4033da:	940a      	str	r4, [sp, #40]	; 0x28
  4033dc:	e75f      	b.n	40329e <_svfprintf_r+0x102e>
  4033de:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4033e0:	682c      	ldr	r4, [r5, #0]
  4033e2:	3504      	adds	r5, #4
  4033e4:	9510      	str	r5, [sp, #64]	; 0x40
  4033e6:	2500      	movs	r5, #0
  4033e8:	f7ff b898 	b.w	40251c <_svfprintf_r+0x2ac>
  4033ec:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4033f0:	f01c 0f40 	tst.w	ip, #64	; 0x40
  4033f4:	f000 8087 	beq.w	403506 <_svfprintf_r+0x1296>
  4033f8:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4033fa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4033fc:	6823      	ldr	r3, [r4, #0]
  4033fe:	3404      	adds	r4, #4
  403400:	9410      	str	r4, [sp, #64]	; 0x40
  403402:	801d      	strh	r5, [r3, #0]
  403404:	f7fe bf5a 	b.w	4022bc <_svfprintf_r+0x4c>
  403408:	980d      	ldr	r0, [sp, #52]	; 0x34
  40340a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40340c:	aa2b      	add	r2, sp, #172	; 0xac
  40340e:	f002 fd63 	bl	405ed8 <__ssprint_r>
  403412:	2800      	cmp	r0, #0
  403414:	f47f a844 	bne.w	4024a0 <_svfprintf_r+0x230>
  403418:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40341a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40341c:	aa38      	add	r2, sp, #224	; 0xe0
  40341e:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  403422:	3301      	adds	r3, #1
  403424:	9c11      	ldr	r4, [sp, #68]	; 0x44
  403426:	448c      	add	ip, r1
  403428:	2b07      	cmp	r3, #7
  40342a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40342e:	932c      	str	r3, [sp, #176]	; 0xb0
  403430:	6017      	str	r7, [r2, #0]
  403432:	6054      	str	r4, [r2, #4]
  403434:	f73f ac9c 	bgt.w	402d70 <_svfprintf_r+0xb00>
  403438:	f102 0608 	add.w	r6, r2, #8
  40343c:	f7ff b98a 	b.w	402754 <_svfprintf_r+0x4e4>
  403440:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  403444:	f002 fd18 	bl	405e78 <strlen>
  403448:	9510      	str	r5, [sp, #64]	; 0x40
  40344a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40344c:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  403450:	4604      	mov	r4, r0
  403452:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  403456:	9514      	str	r5, [sp, #80]	; 0x50
  403458:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40345c:	f7ff b89f 	b.w	40259e <_svfprintf_r+0x32e>
  403460:	980d      	ldr	r0, [sp, #52]	; 0x34
  403462:	990c      	ldr	r1, [sp, #48]	; 0x30
  403464:	aa2b      	add	r2, sp, #172	; 0xac
  403466:	f002 fd37 	bl	405ed8 <__ssprint_r>
  40346a:	2800      	cmp	r0, #0
  40346c:	f47f a818 	bne.w	4024a0 <_svfprintf_r+0x230>
  403470:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  403474:	ae38      	add	r6, sp, #224	; 0xe0
  403476:	e4d6      	b.n	402e26 <_svfprintf_r+0xbb6>
  403478:	980d      	ldr	r0, [sp, #52]	; 0x34
  40347a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40347c:	aa2b      	add	r2, sp, #172	; 0xac
  40347e:	f002 fd2b 	bl	405ed8 <__ssprint_r>
  403482:	2800      	cmp	r0, #0
  403484:	f47f a80c 	bne.w	4024a0 <_svfprintf_r+0x230>
  403488:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40348a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40348e:	ae38      	add	r6, sp, #224	; 0xe0
  403490:	e5b0      	b.n	402ff4 <_svfprintf_r+0xd84>
  403492:	bf00      	nop
  403494:	00407918 	.word	0x00407918
  403498:	004078c8 	.word	0x004078c8
  40349c:	4621      	mov	r1, r4
  40349e:	465c      	mov	r4, fp
  4034a0:	3301      	adds	r3, #1
  4034a2:	4421      	add	r1, r4
  4034a4:	2b07      	cmp	r3, #7
  4034a6:	912d      	str	r1, [sp, #180]	; 0xb4
  4034a8:	932c      	str	r3, [sp, #176]	; 0xb0
  4034aa:	6015      	str	r5, [r2, #0]
  4034ac:	6054      	str	r4, [r2, #4]
  4034ae:	dcab      	bgt.n	403408 <_svfprintf_r+0x1198>
  4034b0:	3208      	adds	r2, #8
  4034b2:	e7b4      	b.n	40341e <_svfprintf_r+0x11ae>
  4034b4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4034b6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4034b8:	aa2b      	add	r2, sp, #172	; 0xac
  4034ba:	f002 fd0d 	bl	405ed8 <__ssprint_r>
  4034be:	2800      	cmp	r0, #0
  4034c0:	f47e afee 	bne.w	4024a0 <_svfprintf_r+0x230>
  4034c4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4034c6:	9911      	ldr	r1, [sp, #68]	; 0x44
  4034c8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4034cc:	1b0c      	subs	r4, r1, r4
  4034ce:	ae38      	add	r6, sp, #224	; 0xe0
  4034d0:	e5a5      	b.n	40301e <_svfprintf_r+0xdae>
  4034d2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4034d4:	46ba      	mov	sl, r7
  4034d6:	2c06      	cmp	r4, #6
  4034d8:	bf28      	it	cs
  4034da:	2406      	movcs	r4, #6
  4034dc:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4034e0:	970a      	str	r7, [sp, #40]	; 0x28
  4034e2:	9714      	str	r7, [sp, #80]	; 0x50
  4034e4:	9510      	str	r5, [sp, #64]	; 0x40
  4034e6:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4034ea:	4f97      	ldr	r7, [pc, #604]	; (403748 <_svfprintf_r+0x14d8>)
  4034ec:	f7ff b857 	b.w	40259e <_svfprintf_r+0x32e>
  4034f0:	9d12      	ldr	r5, [sp, #72]	; 0x48
  4034f2:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4034f6:	9509      	str	r5, [sp, #36]	; 0x24
  4034f8:	2500      	movs	r5, #0
  4034fa:	930b      	str	r3, [sp, #44]	; 0x2c
  4034fc:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  403500:	950a      	str	r5, [sp, #40]	; 0x28
  403502:	f7ff b84f 	b.w	4025a4 <_svfprintf_r+0x334>
  403506:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40350a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40350c:	f8dc 3000 	ldr.w	r3, [ip]
  403510:	f10c 0c04 	add.w	ip, ip, #4
  403514:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  403518:	601c      	str	r4, [r3, #0]
  40351a:	f7fe becf 	b.w	4022bc <_svfprintf_r+0x4c>
  40351e:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  403522:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  403526:	f7ff ba99 	b.w	402a5c <_svfprintf_r+0x7ec>
  40352a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40352c:	1cdc      	adds	r4, r3, #3
  40352e:	db19      	blt.n	403564 <_svfprintf_r+0x12f4>
  403530:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403532:	429c      	cmp	r4, r3
  403534:	db16      	blt.n	403564 <_svfprintf_r+0x12f4>
  403536:	9314      	str	r3, [sp, #80]	; 0x50
  403538:	e714      	b.n	403364 <_svfprintf_r+0x10f4>
  40353a:	4623      	mov	r3, r4
  40353c:	e702      	b.n	403344 <_svfprintf_r+0x10d4>
  40353e:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  403542:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  403546:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403548:	9510      	str	r5, [sp, #64]	; 0x40
  40354a:	900a      	str	r0, [sp, #40]	; 0x28
  40354c:	9014      	str	r0, [sp, #80]	; 0x50
  40354e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  403552:	f7ff b824 	b.w	40259e <_svfprintf_r+0x32e>
  403556:	783b      	ldrb	r3, [r7, #0]
  403558:	2b30      	cmp	r3, #48	; 0x30
  40355a:	f000 80ad 	beq.w	4036b8 <_svfprintf_r+0x1448>
  40355e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  403560:	442c      	add	r4, r5
  403562:	e6dc      	b.n	40331e <_svfprintf_r+0x10ae>
  403564:	f1a8 0802 	sub.w	r8, r8, #2
  403568:	1e59      	subs	r1, r3, #1
  40356a:	2900      	cmp	r1, #0
  40356c:	9125      	str	r1, [sp, #148]	; 0x94
  40356e:	bfba      	itte	lt
  403570:	4249      	neglt	r1, r1
  403572:	232d      	movlt	r3, #45	; 0x2d
  403574:	232b      	movge	r3, #43	; 0x2b
  403576:	2909      	cmp	r1, #9
  403578:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  40357c:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  403580:	dc65      	bgt.n	40364e <_svfprintf_r+0x13de>
  403582:	2330      	movs	r3, #48	; 0x30
  403584:	3130      	adds	r1, #48	; 0x30
  403586:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  40358a:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  40358e:	ab28      	add	r3, sp, #160	; 0xa0
  403590:	9d11      	ldr	r5, [sp, #68]	; 0x44
  403592:	aa27      	add	r2, sp, #156	; 0x9c
  403594:	9c11      	ldr	r4, [sp, #68]	; 0x44
  403596:	1a9a      	subs	r2, r3, r2
  403598:	2d01      	cmp	r5, #1
  40359a:	9219      	str	r2, [sp, #100]	; 0x64
  40359c:	4414      	add	r4, r2
  40359e:	f340 80b7 	ble.w	403710 <_svfprintf_r+0x14a0>
  4035a2:	3401      	adds	r4, #1
  4035a4:	2500      	movs	r5, #0
  4035a6:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4035aa:	9514      	str	r5, [sp, #80]	; 0x50
  4035ac:	e6ea      	b.n	403384 <_svfprintf_r+0x1114>
  4035ae:	2400      	movs	r4, #0
  4035b0:	4681      	mov	r9, r0
  4035b2:	940a      	str	r4, [sp, #40]	; 0x28
  4035b4:	f7fe beba 	b.w	40232c <_svfprintf_r+0xbc>
  4035b8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4035ba:	990c      	ldr	r1, [sp, #48]	; 0x30
  4035bc:	aa2b      	add	r2, sp, #172	; 0xac
  4035be:	f002 fc8b 	bl	405ed8 <__ssprint_r>
  4035c2:	2800      	cmp	r0, #0
  4035c4:	f47e af6c 	bne.w	4024a0 <_svfprintf_r+0x230>
  4035c8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4035ca:	992d      	ldr	r1, [sp, #180]	; 0xb4
  4035cc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4035ce:	aa38      	add	r2, sp, #224	; 0xe0
  4035d0:	e616      	b.n	403200 <_svfprintf_r+0xf90>
  4035d2:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4035d4:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4035d6:	2c00      	cmp	r4, #0
  4035d8:	bfd4      	ite	le
  4035da:	f1c4 0402 	rsble	r4, r4, #2
  4035de:	2401      	movgt	r4, #1
  4035e0:	442c      	add	r4, r5
  4035e2:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4035e6:	f04f 0867 	mov.w	r8, #103	; 0x67
  4035ea:	e6cb      	b.n	403384 <_svfprintf_r+0x1114>
  4035ec:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4035ee:	9816      	ldr	r0, [sp, #88]	; 0x58
  4035f0:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4035f4:	9020      	str	r0, [sp, #128]	; 0x80
  4035f6:	9121      	str	r1, [sp, #132]	; 0x84
  4035f8:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  4035fc:	e660      	b.n	4032c0 <_svfprintf_r+0x1050>
  4035fe:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403600:	2003      	movs	r0, #3
  403602:	a925      	add	r1, sp, #148	; 0x94
  403604:	aa26      	add	r2, sp, #152	; 0x98
  403606:	ab29      	add	r3, sp, #164	; 0xa4
  403608:	9501      	str	r5, [sp, #4]
  40360a:	9000      	str	r0, [sp, #0]
  40360c:	9203      	str	r2, [sp, #12]
  40360e:	9304      	str	r3, [sp, #16]
  403610:	9102      	str	r1, [sp, #8]
  403612:	980d      	ldr	r0, [sp, #52]	; 0x34
  403614:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  403618:	f000 f946 	bl	4038a8 <_dtoa_r>
  40361c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40361e:	4607      	mov	r7, r0
  403620:	e677      	b.n	403312 <_svfprintf_r+0x10a2>
  403622:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403624:	2003      	movs	r0, #3
  403626:	a925      	add	r1, sp, #148	; 0x94
  403628:	aa26      	add	r2, sp, #152	; 0x98
  40362a:	ab29      	add	r3, sp, #164	; 0xa4
  40362c:	9401      	str	r4, [sp, #4]
  40362e:	e7ec      	b.n	40360a <_svfprintf_r+0x139a>
  403630:	9d25      	ldr	r5, [sp, #148]	; 0x94
  403632:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403634:	2d00      	cmp	r5, #0
  403636:	9514      	str	r5, [sp, #80]	; 0x50
  403638:	dd63      	ble.n	403702 <_svfprintf_r+0x1492>
  40363a:	bbb4      	cbnz	r4, 4036aa <_svfprintf_r+0x143a>
  40363c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40363e:	07e8      	lsls	r0, r5, #31
  403640:	d433      	bmi.n	4036aa <_svfprintf_r+0x143a>
  403642:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403644:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  403648:	e69c      	b.n	403384 <_svfprintf_r+0x1114>
  40364a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40364c:	e67a      	b.n	403344 <_svfprintf_r+0x10d4>
  40364e:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  403652:	4d3e      	ldr	r5, [pc, #248]	; (40374c <_svfprintf_r+0x14dc>)
  403654:	17cb      	asrs	r3, r1, #31
  403656:	fb85 5001 	smull	r5, r0, r5, r1
  40365a:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  40365e:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  403662:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  403666:	2809      	cmp	r0, #9
  403668:	4613      	mov	r3, r2
  40366a:	f101 0230 	add.w	r2, r1, #48	; 0x30
  40366e:	701a      	strb	r2, [r3, #0]
  403670:	4601      	mov	r1, r0
  403672:	f103 32ff 	add.w	r2, r3, #4294967295
  403676:	dcec      	bgt.n	403652 <_svfprintf_r+0x13e2>
  403678:	f100 0130 	add.w	r1, r0, #48	; 0x30
  40367c:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  403680:	b2c9      	uxtb	r1, r1
  403682:	4294      	cmp	r4, r2
  403684:	f803 1c01 	strb.w	r1, [r3, #-1]
  403688:	d95a      	bls.n	403740 <_svfprintf_r+0x14d0>
  40368a:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  40368e:	461a      	mov	r2, r3
  403690:	e001      	b.n	403696 <_svfprintf_r+0x1426>
  403692:	f812 1b01 	ldrb.w	r1, [r2], #1
  403696:	42a2      	cmp	r2, r4
  403698:	f800 1f01 	strb.w	r1, [r0, #1]!
  40369c:	d1f9      	bne.n	403692 <_svfprintf_r+0x1422>
  40369e:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  4036a2:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  4036a6:	3bf6      	subs	r3, #246	; 0xf6
  4036a8:	e772      	b.n	403590 <_svfprintf_r+0x1320>
  4036aa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4036ac:	1c6c      	adds	r4, r5, #1
  4036ae:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4036b0:	442c      	add	r4, r5
  4036b2:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4036b6:	e665      	b.n	403384 <_svfprintf_r+0x1114>
  4036b8:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  4036bc:	2200      	movs	r2, #0
  4036be:	2300      	movs	r3, #0
  4036c0:	f003 f9c4 	bl	406a4c <__aeabi_dcmpeq>
  4036c4:	2800      	cmp	r0, #0
  4036c6:	f47f af4a 	bne.w	40355e <_svfprintf_r+0x12ee>
  4036ca:	f1c5 0501 	rsb	r5, r5, #1
  4036ce:	9525      	str	r5, [sp, #148]	; 0x94
  4036d0:	442c      	add	r4, r5
  4036d2:	e624      	b.n	40331e <_svfprintf_r+0x10ae>
  4036d4:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4036d6:	f04f 0867 	mov.w	r8, #103	; 0x67
  4036da:	1c6c      	adds	r4, r5, #1
  4036dc:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4036e0:	e650      	b.n	403384 <_svfprintf_r+0x1114>
  4036e2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4036e4:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4036e8:	682d      	ldr	r5, [r5, #0]
  4036ea:	f10c 0304 	add.w	r3, ip, #4
  4036ee:	2d00      	cmp	r5, #0
  4036f0:	f899 8001 	ldrb.w	r8, [r9, #1]
  4036f4:	950a      	str	r5, [sp, #40]	; 0x28
  4036f6:	9310      	str	r3, [sp, #64]	; 0x40
  4036f8:	4681      	mov	r9, r0
  4036fa:	f6be ae15 	bge.w	402328 <_svfprintf_r+0xb8>
  4036fe:	f7fe be10 	b.w	402322 <_svfprintf_r+0xb2>
  403702:	b97c      	cbnz	r4, 403724 <_svfprintf_r+0x14b4>
  403704:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403706:	07e9      	lsls	r1, r5, #31
  403708:	d40c      	bmi.n	403724 <_svfprintf_r+0x14b4>
  40370a:	2301      	movs	r3, #1
  40370c:	461c      	mov	r4, r3
  40370e:	e639      	b.n	403384 <_svfprintf_r+0x1114>
  403710:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403714:	f01c 0301 	ands.w	r3, ip, #1
  403718:	f47f af43 	bne.w	4035a2 <_svfprintf_r+0x1332>
  40371c:	9314      	str	r3, [sp, #80]	; 0x50
  40371e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  403722:	e62f      	b.n	403384 <_svfprintf_r+0x1114>
  403724:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403726:	1cac      	adds	r4, r5, #2
  403728:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40372c:	e62a      	b.n	403384 <_svfprintf_r+0x1114>
  40372e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  403730:	230c      	movs	r3, #12
  403732:	602b      	str	r3, [r5, #0]
  403734:	f04f 30ff 	mov.w	r0, #4294967295
  403738:	f7fe beba 	b.w	4024b0 <_svfprintf_r+0x240>
  40373c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40373e:	e713      	b.n	403568 <_svfprintf_r+0x12f8>
  403740:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  403744:	e724      	b.n	403590 <_svfprintf_r+0x1320>
  403746:	bf00      	nop
  403748:	00407910 	.word	0x00407910
  40374c:	66666667 	.word	0x66666667

00403750 <register_fini>:
  403750:	4b02      	ldr	r3, [pc, #8]	; (40375c <register_fini+0xc>)
  403752:	b113      	cbz	r3, 40375a <register_fini+0xa>
  403754:	4802      	ldr	r0, [pc, #8]	; (403760 <register_fini+0x10>)
  403756:	f000 b805 	b.w	403764 <atexit>
  40375a:	4770      	bx	lr
  40375c:	00000000 	.word	0x00000000
  403760:	0040495d 	.word	0x0040495d

00403764 <atexit>:
  403764:	4601      	mov	r1, r0
  403766:	2000      	movs	r0, #0
  403768:	4602      	mov	r2, r0
  40376a:	4603      	mov	r3, r0
  40376c:	f002 bc48 	b.w	406000 <__register_exitproc>

00403770 <quorem>:
  403770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403774:	6903      	ldr	r3, [r0, #16]
  403776:	690d      	ldr	r5, [r1, #16]
  403778:	b083      	sub	sp, #12
  40377a:	429d      	cmp	r5, r3
  40377c:	4683      	mov	fp, r0
  40377e:	f300 808c 	bgt.w	40389a <quorem+0x12a>
  403782:	3d01      	subs	r5, #1
  403784:	f101 0414 	add.w	r4, r1, #20
  403788:	f100 0a14 	add.w	sl, r0, #20
  40378c:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  403790:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  403794:	3201      	adds	r2, #1
  403796:	fbb3 f8f2 	udiv	r8, r3, r2
  40379a:	00aa      	lsls	r2, r5, #2
  40379c:	4691      	mov	r9, r2
  40379e:	9200      	str	r2, [sp, #0]
  4037a0:	4452      	add	r2, sl
  4037a2:	44a1      	add	r9, r4
  4037a4:	9201      	str	r2, [sp, #4]
  4037a6:	f1b8 0f00 	cmp.w	r8, #0
  4037aa:	d03e      	beq.n	40382a <quorem+0xba>
  4037ac:	2600      	movs	r6, #0
  4037ae:	4630      	mov	r0, r6
  4037b0:	4622      	mov	r2, r4
  4037b2:	4653      	mov	r3, sl
  4037b4:	468c      	mov	ip, r1
  4037b6:	f852 7b04 	ldr.w	r7, [r2], #4
  4037ba:	6819      	ldr	r1, [r3, #0]
  4037bc:	fa1f fe87 	uxth.w	lr, r7
  4037c0:	0c3f      	lsrs	r7, r7, #16
  4037c2:	fb0e 6e08 	mla	lr, lr, r8, r6
  4037c6:	fb07 f608 	mul.w	r6, r7, r8
  4037ca:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  4037ce:	fa1f fe8e 	uxth.w	lr, lr
  4037d2:	ebce 0e00 	rsb	lr, lr, r0
  4037d6:	b28f      	uxth	r7, r1
  4037d8:	b2b0      	uxth	r0, r6
  4037da:	4477      	add	r7, lr
  4037dc:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  4037e0:	eb00 4027 	add.w	r0, r0, r7, asr #16
  4037e4:	b2bf      	uxth	r7, r7
  4037e6:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  4037ea:	4591      	cmp	r9, r2
  4037ec:	f843 7b04 	str.w	r7, [r3], #4
  4037f0:	ea4f 4020 	mov.w	r0, r0, asr #16
  4037f4:	ea4f 4616 	mov.w	r6, r6, lsr #16
  4037f8:	d2dd      	bcs.n	4037b6 <quorem+0x46>
  4037fa:	9a00      	ldr	r2, [sp, #0]
  4037fc:	4661      	mov	r1, ip
  4037fe:	f85a 3002 	ldr.w	r3, [sl, r2]
  403802:	b993      	cbnz	r3, 40382a <quorem+0xba>
  403804:	9a01      	ldr	r2, [sp, #4]
  403806:	1f13      	subs	r3, r2, #4
  403808:	459a      	cmp	sl, r3
  40380a:	d20c      	bcs.n	403826 <quorem+0xb6>
  40380c:	f852 3c04 	ldr.w	r3, [r2, #-4]
  403810:	b94b      	cbnz	r3, 403826 <quorem+0xb6>
  403812:	f1a2 0308 	sub.w	r3, r2, #8
  403816:	e002      	b.n	40381e <quorem+0xae>
  403818:	681a      	ldr	r2, [r3, #0]
  40381a:	3b04      	subs	r3, #4
  40381c:	b91a      	cbnz	r2, 403826 <quorem+0xb6>
  40381e:	459a      	cmp	sl, r3
  403820:	f105 35ff 	add.w	r5, r5, #4294967295
  403824:	d3f8      	bcc.n	403818 <quorem+0xa8>
  403826:	f8cb 5010 	str.w	r5, [fp, #16]
  40382a:	4658      	mov	r0, fp
  40382c:	f001 ffda 	bl	4057e4 <__mcmp>
  403830:	2800      	cmp	r0, #0
  403832:	db2e      	blt.n	403892 <quorem+0x122>
  403834:	f108 0801 	add.w	r8, r8, #1
  403838:	4653      	mov	r3, sl
  40383a:	2200      	movs	r2, #0
  40383c:	f854 6b04 	ldr.w	r6, [r4], #4
  403840:	6818      	ldr	r0, [r3, #0]
  403842:	b2b1      	uxth	r1, r6
  403844:	1a51      	subs	r1, r2, r1
  403846:	b287      	uxth	r7, r0
  403848:	0c36      	lsrs	r6, r6, #16
  40384a:	4439      	add	r1, r7
  40384c:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  403850:	eb00 4221 	add.w	r2, r0, r1, asr #16
  403854:	b289      	uxth	r1, r1
  403856:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  40385a:	45a1      	cmp	r9, r4
  40385c:	f843 1b04 	str.w	r1, [r3], #4
  403860:	ea4f 4222 	mov.w	r2, r2, asr #16
  403864:	d2ea      	bcs.n	40383c <quorem+0xcc>
  403866:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  40386a:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  40386e:	b982      	cbnz	r2, 403892 <quorem+0x122>
  403870:	1f1a      	subs	r2, r3, #4
  403872:	4592      	cmp	sl, r2
  403874:	d20b      	bcs.n	40388e <quorem+0x11e>
  403876:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40387a:	b942      	cbnz	r2, 40388e <quorem+0x11e>
  40387c:	3b08      	subs	r3, #8
  40387e:	e002      	b.n	403886 <quorem+0x116>
  403880:	681a      	ldr	r2, [r3, #0]
  403882:	3b04      	subs	r3, #4
  403884:	b91a      	cbnz	r2, 40388e <quorem+0x11e>
  403886:	459a      	cmp	sl, r3
  403888:	f105 35ff 	add.w	r5, r5, #4294967295
  40388c:	d3f8      	bcc.n	403880 <quorem+0x110>
  40388e:	f8cb 5010 	str.w	r5, [fp, #16]
  403892:	4640      	mov	r0, r8
  403894:	b003      	add	sp, #12
  403896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40389a:	2000      	movs	r0, #0
  40389c:	b003      	add	sp, #12
  40389e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038a2:	bf00      	nop
  4038a4:	0000      	movs	r0, r0
	...

004038a8 <_dtoa_r>:
  4038a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4038ac:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4038ae:	b09b      	sub	sp, #108	; 0x6c
  4038b0:	4604      	mov	r4, r0
  4038b2:	4692      	mov	sl, r2
  4038b4:	469b      	mov	fp, r3
  4038b6:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  4038b8:	b141      	cbz	r1, 4038cc <_dtoa_r+0x24>
  4038ba:	6c43      	ldr	r3, [r0, #68]	; 0x44
  4038bc:	2201      	movs	r2, #1
  4038be:	409a      	lsls	r2, r3
  4038c0:	604b      	str	r3, [r1, #4]
  4038c2:	608a      	str	r2, [r1, #8]
  4038c4:	f001 fd98 	bl	4053f8 <_Bfree>
  4038c8:	2300      	movs	r3, #0
  4038ca:	6423      	str	r3, [r4, #64]	; 0x40
  4038cc:	f1bb 0f00 	cmp.w	fp, #0
  4038d0:	46d9      	mov	r9, fp
  4038d2:	db33      	blt.n	40393c <_dtoa_r+0x94>
  4038d4:	2300      	movs	r3, #0
  4038d6:	602b      	str	r3, [r5, #0]
  4038d8:	4ba5      	ldr	r3, [pc, #660]	; (403b70 <_dtoa_r+0x2c8>)
  4038da:	461a      	mov	r2, r3
  4038dc:	ea09 0303 	and.w	r3, r9, r3
  4038e0:	4293      	cmp	r3, r2
  4038e2:	d014      	beq.n	40390e <_dtoa_r+0x66>
  4038e4:	4650      	mov	r0, sl
  4038e6:	4659      	mov	r1, fp
  4038e8:	2200      	movs	r2, #0
  4038ea:	2300      	movs	r3, #0
  4038ec:	f003 f8ae 	bl	406a4c <__aeabi_dcmpeq>
  4038f0:	4680      	mov	r8, r0
  4038f2:	b348      	cbz	r0, 403948 <_dtoa_r+0xa0>
  4038f4:	9e26      	ldr	r6, [sp, #152]	; 0x98
  4038f6:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  4038f8:	2301      	movs	r3, #1
  4038fa:	6033      	str	r3, [r6, #0]
  4038fc:	2d00      	cmp	r5, #0
  4038fe:	f000 80ca 	beq.w	403a96 <_dtoa_r+0x1ee>
  403902:	489c      	ldr	r0, [pc, #624]	; (403b74 <_dtoa_r+0x2cc>)
  403904:	6028      	str	r0, [r5, #0]
  403906:	3801      	subs	r0, #1
  403908:	b01b      	add	sp, #108	; 0x6c
  40390a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40390e:	9d26      	ldr	r5, [sp, #152]	; 0x98
  403910:	f242 730f 	movw	r3, #9999	; 0x270f
  403914:	602b      	str	r3, [r5, #0]
  403916:	f1ba 0f00 	cmp.w	sl, #0
  40391a:	f000 80a5 	beq.w	403a68 <_dtoa_r+0x1c0>
  40391e:	4896      	ldr	r0, [pc, #600]	; (403b78 <_dtoa_r+0x2d0>)
  403920:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  403922:	2e00      	cmp	r6, #0
  403924:	d0f0      	beq.n	403908 <_dtoa_r+0x60>
  403926:	78c3      	ldrb	r3, [r0, #3]
  403928:	2b00      	cmp	r3, #0
  40392a:	f000 80b6 	beq.w	403a9a <_dtoa_r+0x1f2>
  40392e:	f100 0308 	add.w	r3, r0, #8
  403932:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  403934:	602b      	str	r3, [r5, #0]
  403936:	b01b      	add	sp, #108	; 0x6c
  403938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40393c:	2301      	movs	r3, #1
  40393e:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  403942:	602b      	str	r3, [r5, #0]
  403944:	46cb      	mov	fp, r9
  403946:	e7c7      	b.n	4038d8 <_dtoa_r+0x30>
  403948:	aa19      	add	r2, sp, #100	; 0x64
  40394a:	ab18      	add	r3, sp, #96	; 0x60
  40394c:	e88d 000c 	stmia.w	sp, {r2, r3}
  403950:	4620      	mov	r0, r4
  403952:	4652      	mov	r2, sl
  403954:	465b      	mov	r3, fp
  403956:	f001 ffd5 	bl	405904 <__d2b>
  40395a:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40395e:	900a      	str	r0, [sp, #40]	; 0x28
  403960:	f040 808b 	bne.w	403a7a <_dtoa_r+0x1d2>
  403964:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403966:	9d19      	ldr	r5, [sp, #100]	; 0x64
  403968:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40396c:	443d      	add	r5, r7
  40396e:	429d      	cmp	r5, r3
  403970:	f2c0 8295 	blt.w	403e9e <_dtoa_r+0x5f6>
  403974:	331f      	adds	r3, #31
  403976:	f205 4212 	addw	r2, r5, #1042	; 0x412
  40397a:	1b5b      	subs	r3, r3, r5
  40397c:	fa09 f303 	lsl.w	r3, r9, r3
  403980:	fa2a f202 	lsr.w	r2, sl, r2
  403984:	ea43 0002 	orr.w	r0, r3, r2
  403988:	f002 fd82 	bl	406490 <__aeabi_ui2d>
  40398c:	2601      	movs	r6, #1
  40398e:	3d01      	subs	r5, #1
  403990:	46b8      	mov	r8, r7
  403992:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403996:	9616      	str	r6, [sp, #88]	; 0x58
  403998:	2200      	movs	r2, #0
  40399a:	4b78      	ldr	r3, [pc, #480]	; (403b7c <_dtoa_r+0x2d4>)
  40399c:	f002 fc3a 	bl	406214 <__aeabi_dsub>
  4039a0:	a36d      	add	r3, pc, #436	; (adr r3, 403b58 <_dtoa_r+0x2b0>)
  4039a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4039a6:	f002 fde9 	bl	40657c <__aeabi_dmul>
  4039aa:	a36d      	add	r3, pc, #436	; (adr r3, 403b60 <_dtoa_r+0x2b8>)
  4039ac:	e9d3 2300 	ldrd	r2, r3, [r3]
  4039b0:	f002 fc32 	bl	406218 <__adddf3>
  4039b4:	4606      	mov	r6, r0
  4039b6:	4628      	mov	r0, r5
  4039b8:	460f      	mov	r7, r1
  4039ba:	f002 fd79 	bl	4064b0 <__aeabi_i2d>
  4039be:	a36a      	add	r3, pc, #424	; (adr r3, 403b68 <_dtoa_r+0x2c0>)
  4039c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4039c4:	f002 fdda 	bl	40657c <__aeabi_dmul>
  4039c8:	4602      	mov	r2, r0
  4039ca:	460b      	mov	r3, r1
  4039cc:	4630      	mov	r0, r6
  4039ce:	4639      	mov	r1, r7
  4039d0:	f002 fc22 	bl	406218 <__adddf3>
  4039d4:	4606      	mov	r6, r0
  4039d6:	460f      	mov	r7, r1
  4039d8:	f003 f86a 	bl	406ab0 <__aeabi_d2iz>
  4039dc:	4639      	mov	r1, r7
  4039de:	9007      	str	r0, [sp, #28]
  4039e0:	2200      	movs	r2, #0
  4039e2:	4630      	mov	r0, r6
  4039e4:	2300      	movs	r3, #0
  4039e6:	f003 f83b 	bl	406a60 <__aeabi_dcmplt>
  4039ea:	2800      	cmp	r0, #0
  4039ec:	f040 8229 	bne.w	403e42 <_dtoa_r+0x59a>
  4039f0:	9e07      	ldr	r6, [sp, #28]
  4039f2:	2e16      	cmp	r6, #22
  4039f4:	f200 8222 	bhi.w	403e3c <_dtoa_r+0x594>
  4039f8:	4961      	ldr	r1, [pc, #388]	; (403b80 <_dtoa_r+0x2d8>)
  4039fa:	4652      	mov	r2, sl
  4039fc:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  403a00:	465b      	mov	r3, fp
  403a02:	e9d1 0100 	ldrd	r0, r1, [r1]
  403a06:	f003 f849 	bl	406a9c <__aeabi_dcmpgt>
  403a0a:	2800      	cmp	r0, #0
  403a0c:	f000 824c 	beq.w	403ea8 <_dtoa_r+0x600>
  403a10:	3e01      	subs	r6, #1
  403a12:	9607      	str	r6, [sp, #28]
  403a14:	2600      	movs	r6, #0
  403a16:	960e      	str	r6, [sp, #56]	; 0x38
  403a18:	ebc5 0508 	rsb	r5, r5, r8
  403a1c:	3d01      	subs	r5, #1
  403a1e:	9506      	str	r5, [sp, #24]
  403a20:	f100 8226 	bmi.w	403e70 <_dtoa_r+0x5c8>
  403a24:	2500      	movs	r5, #0
  403a26:	9508      	str	r5, [sp, #32]
  403a28:	9e07      	ldr	r6, [sp, #28]
  403a2a:	2e00      	cmp	r6, #0
  403a2c:	f2c0 8217 	blt.w	403e5e <_dtoa_r+0x5b6>
  403a30:	9d06      	ldr	r5, [sp, #24]
  403a32:	960d      	str	r6, [sp, #52]	; 0x34
  403a34:	4435      	add	r5, r6
  403a36:	2600      	movs	r6, #0
  403a38:	9506      	str	r5, [sp, #24]
  403a3a:	960c      	str	r6, [sp, #48]	; 0x30
  403a3c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403a3e:	2d09      	cmp	r5, #9
  403a40:	d82d      	bhi.n	403a9e <_dtoa_r+0x1f6>
  403a42:	2d05      	cmp	r5, #5
  403a44:	bfc4      	itt	gt
  403a46:	3d04      	subgt	r5, #4
  403a48:	9524      	strgt	r5, [sp, #144]	; 0x90
  403a4a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  403a4c:	bfc8      	it	gt
  403a4e:	2500      	movgt	r5, #0
  403a50:	f1a6 0302 	sub.w	r3, r6, #2
  403a54:	bfd8      	it	le
  403a56:	2501      	movle	r5, #1
  403a58:	2b03      	cmp	r3, #3
  403a5a:	d822      	bhi.n	403aa2 <_dtoa_r+0x1fa>
  403a5c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403a60:	029e03b7 	.word	0x029e03b7
  403a64:	049a03c0 	.word	0x049a03c0
  403a68:	4a46      	ldr	r2, [pc, #280]	; (403b84 <_dtoa_r+0x2dc>)
  403a6a:	4b43      	ldr	r3, [pc, #268]	; (403b78 <_dtoa_r+0x2d0>)
  403a6c:	f3c9 0013 	ubfx	r0, r9, #0, #20
  403a70:	2800      	cmp	r0, #0
  403a72:	bf0c      	ite	eq
  403a74:	4610      	moveq	r0, r2
  403a76:	4618      	movne	r0, r3
  403a78:	e752      	b.n	403920 <_dtoa_r+0x78>
  403a7a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403a7e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  403a82:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  403a86:	4650      	mov	r0, sl
  403a88:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  403a8c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403a90:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  403a94:	e780      	b.n	403998 <_dtoa_r+0xf0>
  403a96:	483c      	ldr	r0, [pc, #240]	; (403b88 <_dtoa_r+0x2e0>)
  403a98:	e736      	b.n	403908 <_dtoa_r+0x60>
  403a9a:	1cc3      	adds	r3, r0, #3
  403a9c:	e749      	b.n	403932 <_dtoa_r+0x8a>
  403a9e:	2500      	movs	r5, #0
  403aa0:	9524      	str	r5, [sp, #144]	; 0x90
  403aa2:	2500      	movs	r5, #0
  403aa4:	6465      	str	r5, [r4, #68]	; 0x44
  403aa6:	4629      	mov	r1, r5
  403aa8:	4620      	mov	r0, r4
  403aaa:	f001 fc7f 	bl	4053ac <_Balloc>
  403aae:	f04f 39ff 	mov.w	r9, #4294967295
  403ab2:	2601      	movs	r6, #1
  403ab4:	9009      	str	r0, [sp, #36]	; 0x24
  403ab6:	9525      	str	r5, [sp, #148]	; 0x94
  403ab8:	6420      	str	r0, [r4, #64]	; 0x40
  403aba:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  403abe:	960b      	str	r6, [sp, #44]	; 0x2c
  403ac0:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403ac2:	2b00      	cmp	r3, #0
  403ac4:	f2c0 80d2 	blt.w	403c6c <_dtoa_r+0x3c4>
  403ac8:	9e07      	ldr	r6, [sp, #28]
  403aca:	2e0e      	cmp	r6, #14
  403acc:	f300 80ce 	bgt.w	403c6c <_dtoa_r+0x3c4>
  403ad0:	4b2b      	ldr	r3, [pc, #172]	; (403b80 <_dtoa_r+0x2d8>)
  403ad2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  403ad6:	e9d3 0100 	ldrd	r0, r1, [r3]
  403ada:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403ade:	9925      	ldr	r1, [sp, #148]	; 0x94
  403ae0:	2900      	cmp	r1, #0
  403ae2:	f2c0 8380 	blt.w	4041e6 <_dtoa_r+0x93e>
  403ae6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403aea:	4659      	mov	r1, fp
  403aec:	4650      	mov	r0, sl
  403aee:	f002 fe6f 	bl	4067d0 <__aeabi_ddiv>
  403af2:	f002 ffdd 	bl	406ab0 <__aeabi_d2iz>
  403af6:	4605      	mov	r5, r0
  403af8:	f002 fcda 	bl	4064b0 <__aeabi_i2d>
  403afc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403b00:	f002 fd3c 	bl	40657c <__aeabi_dmul>
  403b04:	4602      	mov	r2, r0
  403b06:	460b      	mov	r3, r1
  403b08:	4650      	mov	r0, sl
  403b0a:	4659      	mov	r1, fp
  403b0c:	f002 fb82 	bl	406214 <__aeabi_dsub>
  403b10:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403b12:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403b16:	f1b9 0f01 	cmp.w	r9, #1
  403b1a:	4606      	mov	r6, r0
  403b1c:	460f      	mov	r7, r1
  403b1e:	7013      	strb	r3, [r2, #0]
  403b20:	f102 0b01 	add.w	fp, r2, #1
  403b24:	d064      	beq.n	403bf0 <_dtoa_r+0x348>
  403b26:	2200      	movs	r2, #0
  403b28:	4b18      	ldr	r3, [pc, #96]	; (403b8c <_dtoa_r+0x2e4>)
  403b2a:	f002 fd27 	bl	40657c <__aeabi_dmul>
  403b2e:	2200      	movs	r2, #0
  403b30:	2300      	movs	r3, #0
  403b32:	4606      	mov	r6, r0
  403b34:	460f      	mov	r7, r1
  403b36:	f002 ff89 	bl	406a4c <__aeabi_dcmpeq>
  403b3a:	2800      	cmp	r0, #0
  403b3c:	f040 8081 	bne.w	403c42 <_dtoa_r+0x39a>
  403b40:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  403b44:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403b46:	44c8      	add	r8, r9
  403b48:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  403b4c:	f105 0902 	add.w	r9, r5, #2
  403b50:	9403      	str	r4, [sp, #12]
  403b52:	e028      	b.n	403ba6 <_dtoa_r+0x2fe>
  403b54:	f3af 8000 	nop.w
  403b58:	636f4361 	.word	0x636f4361
  403b5c:	3fd287a7 	.word	0x3fd287a7
  403b60:	8b60c8b3 	.word	0x8b60c8b3
  403b64:	3fc68a28 	.word	0x3fc68a28
  403b68:	509f79fb 	.word	0x509f79fb
  403b6c:	3fd34413 	.word	0x3fd34413
  403b70:	7ff00000 	.word	0x7ff00000
  403b74:	00407919 	.word	0x00407919
  403b78:	00407938 	.word	0x00407938
  403b7c:	3ff80000 	.word	0x3ff80000
  403b80:	00407948 	.word	0x00407948
  403b84:	0040792c 	.word	0x0040792c
  403b88:	00407918 	.word	0x00407918
  403b8c:	40240000 	.word	0x40240000
  403b90:	f002 fcf4 	bl	40657c <__aeabi_dmul>
  403b94:	2200      	movs	r2, #0
  403b96:	2300      	movs	r3, #0
  403b98:	4606      	mov	r6, r0
  403b9a:	460f      	mov	r7, r1
  403b9c:	f002 ff56 	bl	406a4c <__aeabi_dcmpeq>
  403ba0:	2800      	cmp	r0, #0
  403ba2:	f040 83c1 	bne.w	404328 <_dtoa_r+0xa80>
  403ba6:	4652      	mov	r2, sl
  403ba8:	465b      	mov	r3, fp
  403baa:	4630      	mov	r0, r6
  403bac:	4639      	mov	r1, r7
  403bae:	f002 fe0f 	bl	4067d0 <__aeabi_ddiv>
  403bb2:	f002 ff7d 	bl	406ab0 <__aeabi_d2iz>
  403bb6:	4605      	mov	r5, r0
  403bb8:	f002 fc7a 	bl	4064b0 <__aeabi_i2d>
  403bbc:	4652      	mov	r2, sl
  403bbe:	465b      	mov	r3, fp
  403bc0:	f002 fcdc 	bl	40657c <__aeabi_dmul>
  403bc4:	4602      	mov	r2, r0
  403bc6:	460b      	mov	r3, r1
  403bc8:	4630      	mov	r0, r6
  403bca:	4639      	mov	r1, r7
  403bcc:	f002 fb22 	bl	406214 <__aeabi_dsub>
  403bd0:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  403bd4:	45c1      	cmp	r9, r8
  403bd6:	f809 ec01 	strb.w	lr, [r9, #-1]
  403bda:	464c      	mov	r4, r9
  403bdc:	4606      	mov	r6, r0
  403bde:	460f      	mov	r7, r1
  403be0:	f04f 0200 	mov.w	r2, #0
  403be4:	4ba7      	ldr	r3, [pc, #668]	; (403e84 <_dtoa_r+0x5dc>)
  403be6:	f109 0901 	add.w	r9, r9, #1
  403bea:	d1d1      	bne.n	403b90 <_dtoa_r+0x2e8>
  403bec:	46a3      	mov	fp, r4
  403bee:	9c03      	ldr	r4, [sp, #12]
  403bf0:	4632      	mov	r2, r6
  403bf2:	463b      	mov	r3, r7
  403bf4:	4630      	mov	r0, r6
  403bf6:	4639      	mov	r1, r7
  403bf8:	f002 fb0e 	bl	406218 <__adddf3>
  403bfc:	4606      	mov	r6, r0
  403bfe:	460f      	mov	r7, r1
  403c00:	4632      	mov	r2, r6
  403c02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403c06:	463b      	mov	r3, r7
  403c08:	f002 ff2a 	bl	406a60 <__aeabi_dcmplt>
  403c0c:	b940      	cbnz	r0, 403c20 <_dtoa_r+0x378>
  403c0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403c12:	4632      	mov	r2, r6
  403c14:	463b      	mov	r3, r7
  403c16:	f002 ff19 	bl	406a4c <__aeabi_dcmpeq>
  403c1a:	b190      	cbz	r0, 403c42 <_dtoa_r+0x39a>
  403c1c:	07eb      	lsls	r3, r5, #31
  403c1e:	d510      	bpl.n	403c42 <_dtoa_r+0x39a>
  403c20:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  403c24:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403c26:	e005      	b.n	403c34 <_dtoa_r+0x38c>
  403c28:	429a      	cmp	r2, r3
  403c2a:	f000 8429 	beq.w	404480 <_dtoa_r+0xbd8>
  403c2e:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  403c32:	469b      	mov	fp, r3
  403c34:	2d39      	cmp	r5, #57	; 0x39
  403c36:	f10b 33ff 	add.w	r3, fp, #4294967295
  403c3a:	d0f5      	beq.n	403c28 <_dtoa_r+0x380>
  403c3c:	1c6a      	adds	r2, r5, #1
  403c3e:	b2d2      	uxtb	r2, r2
  403c40:	701a      	strb	r2, [r3, #0]
  403c42:	4620      	mov	r0, r4
  403c44:	990a      	ldr	r1, [sp, #40]	; 0x28
  403c46:	f001 fbd7 	bl	4053f8 <_Bfree>
  403c4a:	9e07      	ldr	r6, [sp, #28]
  403c4c:	9d26      	ldr	r5, [sp, #152]	; 0x98
  403c4e:	1c73      	adds	r3, r6, #1
  403c50:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  403c52:	2200      	movs	r2, #0
  403c54:	f88b 2000 	strb.w	r2, [fp]
  403c58:	602b      	str	r3, [r5, #0]
  403c5a:	2e00      	cmp	r6, #0
  403c5c:	f000 8325 	beq.w	4042aa <_dtoa_r+0xa02>
  403c60:	9809      	ldr	r0, [sp, #36]	; 0x24
  403c62:	f8c6 b000 	str.w	fp, [r6]
  403c66:	b01b      	add	sp, #108	; 0x6c
  403c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c6c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403c6e:	2d00      	cmp	r5, #0
  403c70:	f000 8103 	beq.w	403e7a <_dtoa_r+0x5d2>
  403c74:	9e24      	ldr	r6, [sp, #144]	; 0x90
  403c76:	2e01      	cmp	r6, #1
  403c78:	f340 82dc 	ble.w	404234 <_dtoa_r+0x98c>
  403c7c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  403c7e:	f109 37ff 	add.w	r7, r9, #4294967295
  403c82:	42be      	cmp	r6, r7
  403c84:	f2c0 8389 	blt.w	40439a <_dtoa_r+0xaf2>
  403c88:	1bf7      	subs	r7, r6, r7
  403c8a:	f1b9 0f00 	cmp.w	r9, #0
  403c8e:	f2c0 8487 	blt.w	4045a0 <_dtoa_r+0xcf8>
  403c92:	9d08      	ldr	r5, [sp, #32]
  403c94:	464b      	mov	r3, r9
  403c96:	9e08      	ldr	r6, [sp, #32]
  403c98:	4620      	mov	r0, r4
  403c9a:	441e      	add	r6, r3
  403c9c:	9608      	str	r6, [sp, #32]
  403c9e:	9e06      	ldr	r6, [sp, #24]
  403ca0:	2101      	movs	r1, #1
  403ca2:	441e      	add	r6, r3
  403ca4:	9606      	str	r6, [sp, #24]
  403ca6:	f001 fc49 	bl	40553c <__i2b>
  403caa:	4606      	mov	r6, r0
  403cac:	b165      	cbz	r5, 403cc8 <_dtoa_r+0x420>
  403cae:	9806      	ldr	r0, [sp, #24]
  403cb0:	2800      	cmp	r0, #0
  403cb2:	dd09      	ble.n	403cc8 <_dtoa_r+0x420>
  403cb4:	4603      	mov	r3, r0
  403cb6:	9908      	ldr	r1, [sp, #32]
  403cb8:	42ab      	cmp	r3, r5
  403cba:	bfa8      	it	ge
  403cbc:	462b      	movge	r3, r5
  403cbe:	1ac9      	subs	r1, r1, r3
  403cc0:	1ac0      	subs	r0, r0, r3
  403cc2:	9108      	str	r1, [sp, #32]
  403cc4:	1aed      	subs	r5, r5, r3
  403cc6:	9006      	str	r0, [sp, #24]
  403cc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403cca:	2a00      	cmp	r2, #0
  403ccc:	dd1d      	ble.n	403d0a <_dtoa_r+0x462>
  403cce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403cd0:	2b00      	cmp	r3, #0
  403cd2:	f000 8358 	beq.w	404386 <_dtoa_r+0xade>
  403cd6:	2f00      	cmp	r7, #0
  403cd8:	dd11      	ble.n	403cfe <_dtoa_r+0x456>
  403cda:	4631      	mov	r1, r6
  403cdc:	463a      	mov	r2, r7
  403cde:	4620      	mov	r0, r4
  403ce0:	f001 fcd4 	bl	40568c <__pow5mult>
  403ce4:	4606      	mov	r6, r0
  403ce6:	4631      	mov	r1, r6
  403ce8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403cea:	4620      	mov	r0, r4
  403cec:	f001 fc30 	bl	405550 <__multiply>
  403cf0:	990a      	ldr	r1, [sp, #40]	; 0x28
  403cf2:	4680      	mov	r8, r0
  403cf4:	4620      	mov	r0, r4
  403cf6:	f001 fb7f 	bl	4053f8 <_Bfree>
  403cfa:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  403cfe:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  403d02:	ebbe 0207 	subs.w	r2, lr, r7
  403d06:	f040 828f 	bne.w	404228 <_dtoa_r+0x980>
  403d0a:	4620      	mov	r0, r4
  403d0c:	2101      	movs	r1, #1
  403d0e:	f001 fc15 	bl	40553c <__i2b>
  403d12:	4680      	mov	r8, r0
  403d14:	980d      	ldr	r0, [sp, #52]	; 0x34
  403d16:	2800      	cmp	r0, #0
  403d18:	dd05      	ble.n	403d26 <_dtoa_r+0x47e>
  403d1a:	4641      	mov	r1, r8
  403d1c:	4620      	mov	r0, r4
  403d1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403d20:	f001 fcb4 	bl	40568c <__pow5mult>
  403d24:	4680      	mov	r8, r0
  403d26:	9924      	ldr	r1, [sp, #144]	; 0x90
  403d28:	2901      	cmp	r1, #1
  403d2a:	f340 82c1 	ble.w	4042b0 <_dtoa_r+0xa08>
  403d2e:	2700      	movs	r7, #0
  403d30:	980d      	ldr	r0, [sp, #52]	; 0x34
  403d32:	2800      	cmp	r0, #0
  403d34:	f040 82af 	bne.w	404296 <_dtoa_r+0x9ee>
  403d38:	2001      	movs	r0, #1
  403d3a:	9b06      	ldr	r3, [sp, #24]
  403d3c:	4403      	add	r3, r0
  403d3e:	f013 031f 	ands.w	r3, r3, #31
  403d42:	f000 80a1 	beq.w	403e88 <_dtoa_r+0x5e0>
  403d46:	f1c3 0220 	rsb	r2, r3, #32
  403d4a:	2a04      	cmp	r2, #4
  403d4c:	f340 84b7 	ble.w	4046be <_dtoa_r+0xe16>
  403d50:	9908      	ldr	r1, [sp, #32]
  403d52:	9a06      	ldr	r2, [sp, #24]
  403d54:	f1c3 031c 	rsb	r3, r3, #28
  403d58:	4419      	add	r1, r3
  403d5a:	441a      	add	r2, r3
  403d5c:	9108      	str	r1, [sp, #32]
  403d5e:	441d      	add	r5, r3
  403d60:	9206      	str	r2, [sp, #24]
  403d62:	9908      	ldr	r1, [sp, #32]
  403d64:	2900      	cmp	r1, #0
  403d66:	dd05      	ble.n	403d74 <_dtoa_r+0x4cc>
  403d68:	990a      	ldr	r1, [sp, #40]	; 0x28
  403d6a:	9a08      	ldr	r2, [sp, #32]
  403d6c:	4620      	mov	r0, r4
  403d6e:	f001 fcdb 	bl	405728 <__lshift>
  403d72:	900a      	str	r0, [sp, #40]	; 0x28
  403d74:	9a06      	ldr	r2, [sp, #24]
  403d76:	2a00      	cmp	r2, #0
  403d78:	dd04      	ble.n	403d84 <_dtoa_r+0x4dc>
  403d7a:	4641      	mov	r1, r8
  403d7c:	4620      	mov	r0, r4
  403d7e:	f001 fcd3 	bl	405728 <__lshift>
  403d82:	4680      	mov	r8, r0
  403d84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403d86:	2b00      	cmp	r3, #0
  403d88:	f040 826a 	bne.w	404260 <_dtoa_r+0x9b8>
  403d8c:	f1b9 0f00 	cmp.w	r9, #0
  403d90:	f340 82a6 	ble.w	4042e0 <_dtoa_r+0xa38>
  403d94:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403d96:	2800      	cmp	r0, #0
  403d98:	f040 8088 	bne.w	403eac <_dtoa_r+0x604>
  403d9c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403d9e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403da0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  403da4:	e006      	b.n	403db4 <_dtoa_r+0x50c>
  403da6:	4639      	mov	r1, r7
  403da8:	4620      	mov	r0, r4
  403daa:	220a      	movs	r2, #10
  403dac:	2300      	movs	r3, #0
  403dae:	f001 fb2d 	bl	40540c <__multadd>
  403db2:	4607      	mov	r7, r0
  403db4:	4638      	mov	r0, r7
  403db6:	4641      	mov	r1, r8
  403db8:	f7ff fcda 	bl	403770 <quorem>
  403dbc:	3030      	adds	r0, #48	; 0x30
  403dbe:	f80b 0005 	strb.w	r0, [fp, r5]
  403dc2:	3501      	adds	r5, #1
  403dc4:	45a9      	cmp	r9, r5
  403dc6:	dcee      	bgt.n	403da6 <_dtoa_r+0x4fe>
  403dc8:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  403dcc:	4682      	mov	sl, r0
  403dce:	970a      	str	r7, [sp, #40]	; 0x28
  403dd0:	f1b9 0f01 	cmp.w	r9, #1
  403dd4:	bfac      	ite	ge
  403dd6:	44cb      	addge	fp, r9
  403dd8:	f10b 0b01 	addlt.w	fp, fp, #1
  403ddc:	2500      	movs	r5, #0
  403dde:	990a      	ldr	r1, [sp, #40]	; 0x28
  403de0:	2201      	movs	r2, #1
  403de2:	4620      	mov	r0, r4
  403de4:	f001 fca0 	bl	405728 <__lshift>
  403de8:	4641      	mov	r1, r8
  403dea:	900a      	str	r0, [sp, #40]	; 0x28
  403dec:	f001 fcfa 	bl	4057e4 <__mcmp>
  403df0:	2800      	cmp	r0, #0
  403df2:	f340 8309 	ble.w	404408 <_dtoa_r+0xb60>
  403df6:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  403dfa:	9909      	ldr	r1, [sp, #36]	; 0x24
  403dfc:	e005      	b.n	403e0a <_dtoa_r+0x562>
  403dfe:	4299      	cmp	r1, r3
  403e00:	f000 828b 	beq.w	40431a <_dtoa_r+0xa72>
  403e04:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  403e08:	469b      	mov	fp, r3
  403e0a:	2a39      	cmp	r2, #57	; 0x39
  403e0c:	f10b 33ff 	add.w	r3, fp, #4294967295
  403e10:	d0f5      	beq.n	403dfe <_dtoa_r+0x556>
  403e12:	3201      	adds	r2, #1
  403e14:	701a      	strb	r2, [r3, #0]
  403e16:	4641      	mov	r1, r8
  403e18:	4620      	mov	r0, r4
  403e1a:	f001 faed 	bl	4053f8 <_Bfree>
  403e1e:	2e00      	cmp	r6, #0
  403e20:	f43f af0f 	beq.w	403c42 <_dtoa_r+0x39a>
  403e24:	b12d      	cbz	r5, 403e32 <_dtoa_r+0x58a>
  403e26:	42b5      	cmp	r5, r6
  403e28:	d003      	beq.n	403e32 <_dtoa_r+0x58a>
  403e2a:	4629      	mov	r1, r5
  403e2c:	4620      	mov	r0, r4
  403e2e:	f001 fae3 	bl	4053f8 <_Bfree>
  403e32:	4631      	mov	r1, r6
  403e34:	4620      	mov	r0, r4
  403e36:	f001 fadf 	bl	4053f8 <_Bfree>
  403e3a:	e702      	b.n	403c42 <_dtoa_r+0x39a>
  403e3c:	2601      	movs	r6, #1
  403e3e:	960e      	str	r6, [sp, #56]	; 0x38
  403e40:	e5ea      	b.n	403a18 <_dtoa_r+0x170>
  403e42:	9807      	ldr	r0, [sp, #28]
  403e44:	f002 fb34 	bl	4064b0 <__aeabi_i2d>
  403e48:	4632      	mov	r2, r6
  403e4a:	463b      	mov	r3, r7
  403e4c:	f002 fdfe 	bl	406a4c <__aeabi_dcmpeq>
  403e50:	2800      	cmp	r0, #0
  403e52:	f47f adcd 	bne.w	4039f0 <_dtoa_r+0x148>
  403e56:	9e07      	ldr	r6, [sp, #28]
  403e58:	3e01      	subs	r6, #1
  403e5a:	9607      	str	r6, [sp, #28]
  403e5c:	e5c8      	b.n	4039f0 <_dtoa_r+0x148>
  403e5e:	9e07      	ldr	r6, [sp, #28]
  403e60:	9d08      	ldr	r5, [sp, #32]
  403e62:	1bad      	subs	r5, r5, r6
  403e64:	9508      	str	r5, [sp, #32]
  403e66:	4275      	negs	r5, r6
  403e68:	2600      	movs	r6, #0
  403e6a:	950c      	str	r5, [sp, #48]	; 0x30
  403e6c:	960d      	str	r6, [sp, #52]	; 0x34
  403e6e:	e5e5      	b.n	403a3c <_dtoa_r+0x194>
  403e70:	426d      	negs	r5, r5
  403e72:	2600      	movs	r6, #0
  403e74:	9508      	str	r5, [sp, #32]
  403e76:	9606      	str	r6, [sp, #24]
  403e78:	e5d6      	b.n	403a28 <_dtoa_r+0x180>
  403e7a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403e7c:	9d08      	ldr	r5, [sp, #32]
  403e7e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403e80:	e714      	b.n	403cac <_dtoa_r+0x404>
  403e82:	bf00      	nop
  403e84:	40240000 	.word	0x40240000
  403e88:	231c      	movs	r3, #28
  403e8a:	f8dd e020 	ldr.w	lr, [sp, #32]
  403e8e:	9806      	ldr	r0, [sp, #24]
  403e90:	449e      	add	lr, r3
  403e92:	4418      	add	r0, r3
  403e94:	f8cd e020 	str.w	lr, [sp, #32]
  403e98:	441d      	add	r5, r3
  403e9a:	9006      	str	r0, [sp, #24]
  403e9c:	e761      	b.n	403d62 <_dtoa_r+0x4ba>
  403e9e:	48a7      	ldr	r0, [pc, #668]	; (40413c <_dtoa_r+0x894>)
  403ea0:	1b40      	subs	r0, r0, r5
  403ea2:	fa0a f000 	lsl.w	r0, sl, r0
  403ea6:	e56f      	b.n	403988 <_dtoa_r+0xe0>
  403ea8:	900e      	str	r0, [sp, #56]	; 0x38
  403eaa:	e5b5      	b.n	403a18 <_dtoa_r+0x170>
  403eac:	2d00      	cmp	r5, #0
  403eae:	dd05      	ble.n	403ebc <_dtoa_r+0x614>
  403eb0:	4631      	mov	r1, r6
  403eb2:	462a      	mov	r2, r5
  403eb4:	4620      	mov	r0, r4
  403eb6:	f001 fc37 	bl	405728 <__lshift>
  403eba:	4606      	mov	r6, r0
  403ebc:	2f00      	cmp	r7, #0
  403ebe:	f040 82e9 	bne.w	404494 <_dtoa_r+0xbec>
  403ec2:	4637      	mov	r7, r6
  403ec4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403ec6:	9809      	ldr	r0, [sp, #36]	; 0x24
  403ec8:	444d      	add	r5, r9
  403eca:	9508      	str	r5, [sp, #32]
  403ecc:	f00a 0501 	and.w	r5, sl, #1
  403ed0:	950b      	str	r5, [sp, #44]	; 0x2c
  403ed2:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  403ed6:	1c45      	adds	r5, r0, #1
  403ed8:	e00a      	b.n	403ef0 <_dtoa_r+0x648>
  403eda:	f001 fa97 	bl	40540c <__multadd>
  403ede:	4639      	mov	r1, r7
  403ee0:	4606      	mov	r6, r0
  403ee2:	220a      	movs	r2, #10
  403ee4:	4620      	mov	r0, r4
  403ee6:	2300      	movs	r3, #0
  403ee8:	f001 fa90 	bl	40540c <__multadd>
  403eec:	4607      	mov	r7, r0
  403eee:	3501      	adds	r5, #1
  403ef0:	4641      	mov	r1, r8
  403ef2:	4648      	mov	r0, r9
  403ef4:	f7ff fc3c 	bl	403770 <quorem>
  403ef8:	4631      	mov	r1, r6
  403efa:	4683      	mov	fp, r0
  403efc:	4648      	mov	r0, r9
  403efe:	f001 fc71 	bl	4057e4 <__mcmp>
  403f02:	4641      	mov	r1, r8
  403f04:	9003      	str	r0, [sp, #12]
  403f06:	463a      	mov	r2, r7
  403f08:	4620      	mov	r0, r4
  403f0a:	f001 fc8f 	bl	40582c <__mdiff>
  403f0e:	68c2      	ldr	r2, [r0, #12]
  403f10:	1e69      	subs	r1, r5, #1
  403f12:	4603      	mov	r3, r0
  403f14:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  403f18:	9106      	str	r1, [sp, #24]
  403f1a:	2a00      	cmp	r2, #0
  403f1c:	f040 8193 	bne.w	404246 <_dtoa_r+0x99e>
  403f20:	4619      	mov	r1, r3
  403f22:	4648      	mov	r0, r9
  403f24:	9302      	str	r3, [sp, #8]
  403f26:	f001 fc5d 	bl	4057e4 <__mcmp>
  403f2a:	9b02      	ldr	r3, [sp, #8]
  403f2c:	4602      	mov	r2, r0
  403f2e:	4619      	mov	r1, r3
  403f30:	4620      	mov	r0, r4
  403f32:	9202      	str	r2, [sp, #8]
  403f34:	f001 fa60 	bl	4053f8 <_Bfree>
  403f38:	9a02      	ldr	r2, [sp, #8]
  403f3a:	b92a      	cbnz	r2, 403f48 <_dtoa_r+0x6a0>
  403f3c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f3e:	b91b      	cbnz	r3, 403f48 <_dtoa_r+0x6a0>
  403f40:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403f42:	2800      	cmp	r0, #0
  403f44:	f000 8393 	beq.w	40466e <_dtoa_r+0xdc6>
  403f48:	9b03      	ldr	r3, [sp, #12]
  403f4a:	2b00      	cmp	r3, #0
  403f4c:	f2c0 8234 	blt.w	4043b8 <_dtoa_r+0xb10>
  403f50:	d105      	bne.n	403f5e <_dtoa_r+0x6b6>
  403f52:	9824      	ldr	r0, [sp, #144]	; 0x90
  403f54:	b918      	cbnz	r0, 403f5e <_dtoa_r+0x6b6>
  403f56:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f58:	2900      	cmp	r1, #0
  403f5a:	f000 822d 	beq.w	4043b8 <_dtoa_r+0xb10>
  403f5e:	2a00      	cmp	r2, #0
  403f60:	f300 82ac 	bgt.w	4044bc <_dtoa_r+0xc14>
  403f64:	f8dd e020 	ldr.w	lr, [sp, #32]
  403f68:	f805 ac01 	strb.w	sl, [r5, #-1]
  403f6c:	4575      	cmp	r5, lr
  403f6e:	46ab      	mov	fp, r5
  403f70:	f000 82b4 	beq.w	4044dc <_dtoa_r+0xc34>
  403f74:	4649      	mov	r1, r9
  403f76:	220a      	movs	r2, #10
  403f78:	2300      	movs	r3, #0
  403f7a:	4620      	mov	r0, r4
  403f7c:	f001 fa46 	bl	40540c <__multadd>
  403f80:	42be      	cmp	r6, r7
  403f82:	4681      	mov	r9, r0
  403f84:	4631      	mov	r1, r6
  403f86:	4620      	mov	r0, r4
  403f88:	f04f 020a 	mov.w	r2, #10
  403f8c:	f04f 0300 	mov.w	r3, #0
  403f90:	d1a3      	bne.n	403eda <_dtoa_r+0x632>
  403f92:	f001 fa3b 	bl	40540c <__multadd>
  403f96:	4606      	mov	r6, r0
  403f98:	4607      	mov	r7, r0
  403f9a:	e7a8      	b.n	403eee <_dtoa_r+0x646>
  403f9c:	2600      	movs	r6, #0
  403f9e:	960b      	str	r6, [sp, #44]	; 0x2c
  403fa0:	9e07      	ldr	r6, [sp, #28]
  403fa2:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  403fa6:	44b6      	add	lr, r6
  403fa8:	f10e 0901 	add.w	r9, lr, #1
  403fac:	f1b9 0f00 	cmp.w	r9, #0
  403fb0:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  403fb4:	464e      	mov	r6, r9
  403fb6:	f340 8150 	ble.w	40425a <_dtoa_r+0x9b2>
  403fba:	2100      	movs	r1, #0
  403fbc:	2e17      	cmp	r6, #23
  403fbe:	6461      	str	r1, [r4, #68]	; 0x44
  403fc0:	d90a      	bls.n	403fd8 <_dtoa_r+0x730>
  403fc2:	2201      	movs	r2, #1
  403fc4:	2304      	movs	r3, #4
  403fc6:	005b      	lsls	r3, r3, #1
  403fc8:	f103 0014 	add.w	r0, r3, #20
  403fcc:	42b0      	cmp	r0, r6
  403fce:	4611      	mov	r1, r2
  403fd0:	f102 0201 	add.w	r2, r2, #1
  403fd4:	d9f7      	bls.n	403fc6 <_dtoa_r+0x71e>
  403fd6:	6461      	str	r1, [r4, #68]	; 0x44
  403fd8:	4620      	mov	r0, r4
  403fda:	f001 f9e7 	bl	4053ac <_Balloc>
  403fde:	2e0e      	cmp	r6, #14
  403fe0:	9009      	str	r0, [sp, #36]	; 0x24
  403fe2:	6420      	str	r0, [r4, #64]	; 0x40
  403fe4:	f63f ad6c 	bhi.w	403ac0 <_dtoa_r+0x218>
  403fe8:	2d00      	cmp	r5, #0
  403fea:	f43f ad69 	beq.w	403ac0 <_dtoa_r+0x218>
  403fee:	9d07      	ldr	r5, [sp, #28]
  403ff0:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  403ff4:	2d00      	cmp	r5, #0
  403ff6:	f340 821c 	ble.w	404432 <_dtoa_r+0xb8a>
  403ffa:	4b51      	ldr	r3, [pc, #324]	; (404140 <_dtoa_r+0x898>)
  403ffc:	f005 020f 	and.w	r2, r5, #15
  404000:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404004:	112d      	asrs	r5, r5, #4
  404006:	e9d3 6700 	ldrd	r6, r7, [r3]
  40400a:	06eb      	lsls	r3, r5, #27
  40400c:	f140 81cd 	bpl.w	4043aa <_dtoa_r+0xb02>
  404010:	4b4c      	ldr	r3, [pc, #304]	; (404144 <_dtoa_r+0x89c>)
  404012:	4650      	mov	r0, sl
  404014:	4659      	mov	r1, fp
  404016:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40401a:	f002 fbd9 	bl	4067d0 <__aeabi_ddiv>
  40401e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  404022:	f005 050f 	and.w	r5, r5, #15
  404026:	f04f 0803 	mov.w	r8, #3
  40402a:	b18d      	cbz	r5, 404050 <_dtoa_r+0x7a8>
  40402c:	f8df a114 	ldr.w	sl, [pc, #276]	; 404144 <_dtoa_r+0x89c>
  404030:	4630      	mov	r0, r6
  404032:	4639      	mov	r1, r7
  404034:	07ee      	lsls	r6, r5, #31
  404036:	d505      	bpl.n	404044 <_dtoa_r+0x79c>
  404038:	e9da 2300 	ldrd	r2, r3, [sl]
  40403c:	f108 0801 	add.w	r8, r8, #1
  404040:	f002 fa9c 	bl	40657c <__aeabi_dmul>
  404044:	106d      	asrs	r5, r5, #1
  404046:	f10a 0a08 	add.w	sl, sl, #8
  40404a:	d1f3      	bne.n	404034 <_dtoa_r+0x78c>
  40404c:	4606      	mov	r6, r0
  40404e:	460f      	mov	r7, r1
  404050:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404054:	4632      	mov	r2, r6
  404056:	463b      	mov	r3, r7
  404058:	f002 fbba 	bl	4067d0 <__aeabi_ddiv>
  40405c:	4682      	mov	sl, r0
  40405e:	468b      	mov	fp, r1
  404060:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404062:	b145      	cbz	r5, 404076 <_dtoa_r+0x7ce>
  404064:	4650      	mov	r0, sl
  404066:	4659      	mov	r1, fp
  404068:	2200      	movs	r2, #0
  40406a:	4b37      	ldr	r3, [pc, #220]	; (404148 <_dtoa_r+0x8a0>)
  40406c:	f002 fcf8 	bl	406a60 <__aeabi_dcmplt>
  404070:	2800      	cmp	r0, #0
  404072:	f040 82aa 	bne.w	4045ca <_dtoa_r+0xd22>
  404076:	4640      	mov	r0, r8
  404078:	f002 fa1a 	bl	4064b0 <__aeabi_i2d>
  40407c:	4652      	mov	r2, sl
  40407e:	465b      	mov	r3, fp
  404080:	f002 fa7c 	bl	40657c <__aeabi_dmul>
  404084:	2200      	movs	r2, #0
  404086:	4b31      	ldr	r3, [pc, #196]	; (40414c <_dtoa_r+0x8a4>)
  404088:	f002 f8c6 	bl	406218 <__adddf3>
  40408c:	4606      	mov	r6, r0
  40408e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  404092:	f1b9 0f00 	cmp.w	r9, #0
  404096:	f000 815a 	beq.w	40434e <_dtoa_r+0xaa6>
  40409a:	9d07      	ldr	r5, [sp, #28]
  40409c:	46c8      	mov	r8, r9
  40409e:	9517      	str	r5, [sp, #92]	; 0x5c
  4040a0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4040a2:	2d00      	cmp	r5, #0
  4040a4:	f000 8223 	beq.w	4044ee <_dtoa_r+0xc46>
  4040a8:	4b25      	ldr	r3, [pc, #148]	; (404140 <_dtoa_r+0x898>)
  4040aa:	2000      	movs	r0, #0
  4040ac:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  4040b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4040b4:	4926      	ldr	r1, [pc, #152]	; (404150 <_dtoa_r+0x8a8>)
  4040b6:	f002 fb8b 	bl	4067d0 <__aeabi_ddiv>
  4040ba:	4632      	mov	r2, r6
  4040bc:	463b      	mov	r3, r7
  4040be:	f002 f8a9 	bl	406214 <__aeabi_dsub>
  4040c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4040c6:	4659      	mov	r1, fp
  4040c8:	4650      	mov	r0, sl
  4040ca:	f002 fcf1 	bl	406ab0 <__aeabi_d2iz>
  4040ce:	4605      	mov	r5, r0
  4040d0:	f002 f9ee 	bl	4064b0 <__aeabi_i2d>
  4040d4:	4602      	mov	r2, r0
  4040d6:	460b      	mov	r3, r1
  4040d8:	4650      	mov	r0, sl
  4040da:	4659      	mov	r1, fp
  4040dc:	f002 f89a 	bl	406214 <__aeabi_dsub>
  4040e0:	3530      	adds	r5, #48	; 0x30
  4040e2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4040e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4040e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4040ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4040f0:	b2ed      	uxtb	r5, r5
  4040f2:	7035      	strb	r5, [r6, #0]
  4040f4:	f106 0b01 	add.w	fp, r6, #1
  4040f8:	f002 fcd0 	bl	406a9c <__aeabi_dcmpgt>
  4040fc:	2800      	cmp	r0, #0
  4040fe:	f040 82ab 	bne.w	404658 <_dtoa_r+0xdb0>
  404102:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404106:	2000      	movs	r0, #0
  404108:	490f      	ldr	r1, [pc, #60]	; (404148 <_dtoa_r+0x8a0>)
  40410a:	f002 f883 	bl	406214 <__aeabi_dsub>
  40410e:	4602      	mov	r2, r0
  404110:	460b      	mov	r3, r1
  404112:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404116:	f002 fcc1 	bl	406a9c <__aeabi_dcmpgt>
  40411a:	2800      	cmp	r0, #0
  40411c:	f040 82a2 	bne.w	404664 <_dtoa_r+0xdbc>
  404120:	f1b8 0f01 	cmp.w	r8, #1
  404124:	f340 8181 	ble.w	40442a <_dtoa_r+0xb82>
  404128:	44b0      	add	r8, r6
  40412a:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  40412e:	46a2      	mov	sl, r4
  404130:	46c1      	mov	r9, r8
  404132:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  404136:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40413a:	e019      	b.n	404170 <_dtoa_r+0x8c8>
  40413c:	fffffbee 	.word	0xfffffbee
  404140:	00407948 	.word	0x00407948
  404144:	00407a10 	.word	0x00407a10
  404148:	3ff00000 	.word	0x3ff00000
  40414c:	401c0000 	.word	0x401c0000
  404150:	3fe00000 	.word	0x3fe00000
  404154:	2000      	movs	r0, #0
  404156:	49a8      	ldr	r1, [pc, #672]	; (4043f8 <_dtoa_r+0xb50>)
  404158:	f002 f85c 	bl	406214 <__aeabi_dsub>
  40415c:	4622      	mov	r2, r4
  40415e:	462b      	mov	r3, r5
  404160:	f002 fc7e 	bl	406a60 <__aeabi_dcmplt>
  404164:	2800      	cmp	r0, #0
  404166:	f040 827b 	bne.w	404660 <_dtoa_r+0xdb8>
  40416a:	45cb      	cmp	fp, r9
  40416c:	f000 815a 	beq.w	404424 <_dtoa_r+0xb7c>
  404170:	4620      	mov	r0, r4
  404172:	4629      	mov	r1, r5
  404174:	2200      	movs	r2, #0
  404176:	4ba1      	ldr	r3, [pc, #644]	; (4043fc <_dtoa_r+0xb54>)
  404178:	f002 fa00 	bl	40657c <__aeabi_dmul>
  40417c:	2200      	movs	r2, #0
  40417e:	4b9f      	ldr	r3, [pc, #636]	; (4043fc <_dtoa_r+0xb54>)
  404180:	4604      	mov	r4, r0
  404182:	460d      	mov	r5, r1
  404184:	4630      	mov	r0, r6
  404186:	4639      	mov	r1, r7
  404188:	f002 f9f8 	bl	40657c <__aeabi_dmul>
  40418c:	460f      	mov	r7, r1
  40418e:	4606      	mov	r6, r0
  404190:	f002 fc8e 	bl	406ab0 <__aeabi_d2iz>
  404194:	4680      	mov	r8, r0
  404196:	f002 f98b 	bl	4064b0 <__aeabi_i2d>
  40419a:	4602      	mov	r2, r0
  40419c:	460b      	mov	r3, r1
  40419e:	4630      	mov	r0, r6
  4041a0:	4639      	mov	r1, r7
  4041a2:	f002 f837 	bl	406214 <__aeabi_dsub>
  4041a6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4041aa:	fa5f f888 	uxtb.w	r8, r8
  4041ae:	4622      	mov	r2, r4
  4041b0:	462b      	mov	r3, r5
  4041b2:	f80b 8b01 	strb.w	r8, [fp], #1
  4041b6:	4606      	mov	r6, r0
  4041b8:	460f      	mov	r7, r1
  4041ba:	f002 fc51 	bl	406a60 <__aeabi_dcmplt>
  4041be:	4632      	mov	r2, r6
  4041c0:	463b      	mov	r3, r7
  4041c2:	2800      	cmp	r0, #0
  4041c4:	d0c6      	beq.n	404154 <_dtoa_r+0x8ac>
  4041c6:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  4041c8:	4654      	mov	r4, sl
  4041ca:	9607      	str	r6, [sp, #28]
  4041cc:	e539      	b.n	403c42 <_dtoa_r+0x39a>
  4041ce:	2600      	movs	r6, #0
  4041d0:	960b      	str	r6, [sp, #44]	; 0x2c
  4041d2:	9825      	ldr	r0, [sp, #148]	; 0x94
  4041d4:	2800      	cmp	r0, #0
  4041d6:	dd3c      	ble.n	404252 <_dtoa_r+0x9aa>
  4041d8:	4606      	mov	r6, r0
  4041da:	900f      	str	r0, [sp, #60]	; 0x3c
  4041dc:	4681      	mov	r9, r0
  4041de:	e6ec      	b.n	403fba <_dtoa_r+0x712>
  4041e0:	2601      	movs	r6, #1
  4041e2:	960b      	str	r6, [sp, #44]	; 0x2c
  4041e4:	e7f5      	b.n	4041d2 <_dtoa_r+0x92a>
  4041e6:	f1b9 0f00 	cmp.w	r9, #0
  4041ea:	f73f ac7c 	bgt.w	403ae6 <_dtoa_r+0x23e>
  4041ee:	f040 80c6 	bne.w	40437e <_dtoa_r+0xad6>
  4041f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4041f6:	2200      	movs	r2, #0
  4041f8:	4b81      	ldr	r3, [pc, #516]	; (404400 <_dtoa_r+0xb58>)
  4041fa:	f002 f9bf 	bl	40657c <__aeabi_dmul>
  4041fe:	4652      	mov	r2, sl
  404200:	465b      	mov	r3, fp
  404202:	f002 fc41 	bl	406a88 <__aeabi_dcmpge>
  404206:	46c8      	mov	r8, r9
  404208:	464e      	mov	r6, r9
  40420a:	2800      	cmp	r0, #0
  40420c:	d07c      	beq.n	404308 <_dtoa_r+0xa60>
  40420e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  404210:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  404214:	43ed      	mvns	r5, r5
  404216:	9507      	str	r5, [sp, #28]
  404218:	4641      	mov	r1, r8
  40421a:	4620      	mov	r0, r4
  40421c:	f001 f8ec 	bl	4053f8 <_Bfree>
  404220:	2e00      	cmp	r6, #0
  404222:	f47f ae06 	bne.w	403e32 <_dtoa_r+0x58a>
  404226:	e50c      	b.n	403c42 <_dtoa_r+0x39a>
  404228:	990a      	ldr	r1, [sp, #40]	; 0x28
  40422a:	4620      	mov	r0, r4
  40422c:	f001 fa2e 	bl	40568c <__pow5mult>
  404230:	900a      	str	r0, [sp, #40]	; 0x28
  404232:	e56a      	b.n	403d0a <_dtoa_r+0x462>
  404234:	9d16      	ldr	r5, [sp, #88]	; 0x58
  404236:	2d00      	cmp	r5, #0
  404238:	f000 81b8 	beq.w	4045ac <_dtoa_r+0xd04>
  40423c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404240:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404242:	9d08      	ldr	r5, [sp, #32]
  404244:	e527      	b.n	403c96 <_dtoa_r+0x3ee>
  404246:	4601      	mov	r1, r0
  404248:	4620      	mov	r0, r4
  40424a:	f001 f8d5 	bl	4053f8 <_Bfree>
  40424e:	2201      	movs	r2, #1
  404250:	e67a      	b.n	403f48 <_dtoa_r+0x6a0>
  404252:	2601      	movs	r6, #1
  404254:	9625      	str	r6, [sp, #148]	; 0x94
  404256:	960f      	str	r6, [sp, #60]	; 0x3c
  404258:	46b1      	mov	r9, r6
  40425a:	2100      	movs	r1, #0
  40425c:	6461      	str	r1, [r4, #68]	; 0x44
  40425e:	e6bb      	b.n	403fd8 <_dtoa_r+0x730>
  404260:	980a      	ldr	r0, [sp, #40]	; 0x28
  404262:	4641      	mov	r1, r8
  404264:	f001 fabe 	bl	4057e4 <__mcmp>
  404268:	2800      	cmp	r0, #0
  40426a:	f6bf ad8f 	bge.w	403d8c <_dtoa_r+0x4e4>
  40426e:	f8dd e01c 	ldr.w	lr, [sp, #28]
  404272:	990a      	ldr	r1, [sp, #40]	; 0x28
  404274:	f10e 3eff 	add.w	lr, lr, #4294967295
  404278:	4620      	mov	r0, r4
  40427a:	220a      	movs	r2, #10
  40427c:	2300      	movs	r3, #0
  40427e:	f8cd e01c 	str.w	lr, [sp, #28]
  404282:	f001 f8c3 	bl	40540c <__multadd>
  404286:	900a      	str	r0, [sp, #40]	; 0x28
  404288:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40428a:	2800      	cmp	r0, #0
  40428c:	f040 8209 	bne.w	4046a2 <_dtoa_r+0xdfa>
  404290:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  404294:	e57a      	b.n	403d8c <_dtoa_r+0x4e4>
  404296:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40429a:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40429e:	6918      	ldr	r0, [r3, #16]
  4042a0:	f001 f8fe 	bl	4054a0 <__hi0bits>
  4042a4:	f1c0 0020 	rsb	r0, r0, #32
  4042a8:	e547      	b.n	403d3a <_dtoa_r+0x492>
  4042aa:	9809      	ldr	r0, [sp, #36]	; 0x24
  4042ac:	f7ff bb2c 	b.w	403908 <_dtoa_r+0x60>
  4042b0:	f1ba 0f00 	cmp.w	sl, #0
  4042b4:	f47f ad3b 	bne.w	403d2e <_dtoa_r+0x486>
  4042b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4042bc:	2b00      	cmp	r3, #0
  4042be:	f040 817c 	bne.w	4045ba <_dtoa_r+0xd12>
  4042c2:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4042c6:	0d3f      	lsrs	r7, r7, #20
  4042c8:	053f      	lsls	r7, r7, #20
  4042ca:	2f00      	cmp	r7, #0
  4042cc:	f43f ad30 	beq.w	403d30 <_dtoa_r+0x488>
  4042d0:	9a08      	ldr	r2, [sp, #32]
  4042d2:	9b06      	ldr	r3, [sp, #24]
  4042d4:	3201      	adds	r2, #1
  4042d6:	3301      	adds	r3, #1
  4042d8:	9208      	str	r2, [sp, #32]
  4042da:	9306      	str	r3, [sp, #24]
  4042dc:	2701      	movs	r7, #1
  4042de:	e527      	b.n	403d30 <_dtoa_r+0x488>
  4042e0:	9924      	ldr	r1, [sp, #144]	; 0x90
  4042e2:	2902      	cmp	r1, #2
  4042e4:	f77f ad56 	ble.w	403d94 <_dtoa_r+0x4ec>
  4042e8:	f1b9 0f00 	cmp.w	r9, #0
  4042ec:	d18f      	bne.n	40420e <_dtoa_r+0x966>
  4042ee:	4641      	mov	r1, r8
  4042f0:	464b      	mov	r3, r9
  4042f2:	2205      	movs	r2, #5
  4042f4:	4620      	mov	r0, r4
  4042f6:	f001 f889 	bl	40540c <__multadd>
  4042fa:	4680      	mov	r8, r0
  4042fc:	4641      	mov	r1, r8
  4042fe:	980a      	ldr	r0, [sp, #40]	; 0x28
  404300:	f001 fa70 	bl	4057e4 <__mcmp>
  404304:	2800      	cmp	r0, #0
  404306:	dd82      	ble.n	40420e <_dtoa_r+0x966>
  404308:	9d07      	ldr	r5, [sp, #28]
  40430a:	2331      	movs	r3, #49	; 0x31
  40430c:	3501      	adds	r5, #1
  40430e:	9507      	str	r5, [sp, #28]
  404310:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404312:	702b      	strb	r3, [r5, #0]
  404314:	f105 0b01 	add.w	fp, r5, #1
  404318:	e77e      	b.n	404218 <_dtoa_r+0x970>
  40431a:	9807      	ldr	r0, [sp, #28]
  40431c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40431e:	2331      	movs	r3, #49	; 0x31
  404320:	3001      	adds	r0, #1
  404322:	9007      	str	r0, [sp, #28]
  404324:	700b      	strb	r3, [r1, #0]
  404326:	e576      	b.n	403e16 <_dtoa_r+0x56e>
  404328:	46a3      	mov	fp, r4
  40432a:	9c03      	ldr	r4, [sp, #12]
  40432c:	e489      	b.n	403c42 <_dtoa_r+0x39a>
  40432e:	4640      	mov	r0, r8
  404330:	f002 f8be 	bl	4064b0 <__aeabi_i2d>
  404334:	4602      	mov	r2, r0
  404336:	460b      	mov	r3, r1
  404338:	4650      	mov	r0, sl
  40433a:	4659      	mov	r1, fp
  40433c:	f002 f91e 	bl	40657c <__aeabi_dmul>
  404340:	2200      	movs	r2, #0
  404342:	4b30      	ldr	r3, [pc, #192]	; (404404 <_dtoa_r+0xb5c>)
  404344:	f001 ff68 	bl	406218 <__adddf3>
  404348:	4606      	mov	r6, r0
  40434a:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40434e:	4650      	mov	r0, sl
  404350:	4659      	mov	r1, fp
  404352:	2200      	movs	r2, #0
  404354:	4b2a      	ldr	r3, [pc, #168]	; (404400 <_dtoa_r+0xb58>)
  404356:	f001 ff5d 	bl	406214 <__aeabi_dsub>
  40435a:	4632      	mov	r2, r6
  40435c:	463b      	mov	r3, r7
  40435e:	4682      	mov	sl, r0
  404360:	468b      	mov	fp, r1
  404362:	f002 fb9b 	bl	406a9c <__aeabi_dcmpgt>
  404366:	2800      	cmp	r0, #0
  404368:	f040 80bd 	bne.w	4044e6 <_dtoa_r+0xc3e>
  40436c:	4632      	mov	r2, r6
  40436e:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  404372:	4650      	mov	r0, sl
  404374:	4659      	mov	r1, fp
  404376:	f002 fb73 	bl	406a60 <__aeabi_dcmplt>
  40437a:	2800      	cmp	r0, #0
  40437c:	d055      	beq.n	40442a <_dtoa_r+0xb82>
  40437e:	f04f 0800 	mov.w	r8, #0
  404382:	4646      	mov	r6, r8
  404384:	e743      	b.n	40420e <_dtoa_r+0x966>
  404386:	990a      	ldr	r1, [sp, #40]	; 0x28
  404388:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40438a:	4620      	mov	r0, r4
  40438c:	f001 f97e 	bl	40568c <__pow5mult>
  404390:	900a      	str	r0, [sp, #40]	; 0x28
  404392:	e4ba      	b.n	403d0a <_dtoa_r+0x462>
  404394:	2601      	movs	r6, #1
  404396:	960b      	str	r6, [sp, #44]	; 0x2c
  404398:	e602      	b.n	403fa0 <_dtoa_r+0x6f8>
  40439a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40439c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40439e:	1b7b      	subs	r3, r7, r5
  4043a0:	441e      	add	r6, r3
  4043a2:	970c      	str	r7, [sp, #48]	; 0x30
  4043a4:	960d      	str	r6, [sp, #52]	; 0x34
  4043a6:	2700      	movs	r7, #0
  4043a8:	e46f      	b.n	403c8a <_dtoa_r+0x3e2>
  4043aa:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4043ae:	f04f 0802 	mov.w	r8, #2
  4043b2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4043b6:	e638      	b.n	40402a <_dtoa_r+0x782>
  4043b8:	2a00      	cmp	r2, #0
  4043ba:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4043be:	46d9      	mov	r9, fp
  4043c0:	dd11      	ble.n	4043e6 <_dtoa_r+0xb3e>
  4043c2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4043c4:	2201      	movs	r2, #1
  4043c6:	4620      	mov	r0, r4
  4043c8:	f001 f9ae 	bl	405728 <__lshift>
  4043cc:	4641      	mov	r1, r8
  4043ce:	900a      	str	r0, [sp, #40]	; 0x28
  4043d0:	f001 fa08 	bl	4057e4 <__mcmp>
  4043d4:	2800      	cmp	r0, #0
  4043d6:	f340 815d 	ble.w	404694 <_dtoa_r+0xdec>
  4043da:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4043de:	f000 811b 	beq.w	404618 <_dtoa_r+0xd70>
  4043e2:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  4043e6:	9b06      	ldr	r3, [sp, #24]
  4043e8:	4635      	mov	r5, r6
  4043ea:	f883 a000 	strb.w	sl, [r3]
  4043ee:	f103 0b01 	add.w	fp, r3, #1
  4043f2:	463e      	mov	r6, r7
  4043f4:	e50f      	b.n	403e16 <_dtoa_r+0x56e>
  4043f6:	bf00      	nop
  4043f8:	3ff00000 	.word	0x3ff00000
  4043fc:	40240000 	.word	0x40240000
  404400:	40140000 	.word	0x40140000
  404404:	401c0000 	.word	0x401c0000
  404408:	d103      	bne.n	404412 <_dtoa_r+0xb6a>
  40440a:	f01a 0f01 	tst.w	sl, #1
  40440e:	f47f acf2 	bne.w	403df6 <_dtoa_r+0x54e>
  404412:	465b      	mov	r3, fp
  404414:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  404418:	469b      	mov	fp, r3
  40441a:	2a30      	cmp	r2, #48	; 0x30
  40441c:	f103 33ff 	add.w	r3, r3, #4294967295
  404420:	d0f8      	beq.n	404414 <_dtoa_r+0xb6c>
  404422:	e4f8      	b.n	403e16 <_dtoa_r+0x56e>
  404424:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  404428:	4654      	mov	r4, sl
  40442a:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40442e:	f7ff bb47 	b.w	403ac0 <_dtoa_r+0x218>
  404432:	9e07      	ldr	r6, [sp, #28]
  404434:	4275      	negs	r5, r6
  404436:	2d00      	cmp	r5, #0
  404438:	f000 80c2 	beq.w	4045c0 <_dtoa_r+0xd18>
  40443c:	4ba3      	ldr	r3, [pc, #652]	; (4046cc <_dtoa_r+0xe24>)
  40443e:	f005 020f 	and.w	r2, r5, #15
  404442:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404446:	e9d3 2300 	ldrd	r2, r3, [r3]
  40444a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40444e:	f002 f895 	bl	40657c <__aeabi_dmul>
  404452:	112d      	asrs	r5, r5, #4
  404454:	4682      	mov	sl, r0
  404456:	468b      	mov	fp, r1
  404458:	f000 812e 	beq.w	4046b8 <_dtoa_r+0xe10>
  40445c:	4e9c      	ldr	r6, [pc, #624]	; (4046d0 <_dtoa_r+0xe28>)
  40445e:	f04f 0802 	mov.w	r8, #2
  404462:	07ea      	lsls	r2, r5, #31
  404464:	d505      	bpl.n	404472 <_dtoa_r+0xbca>
  404466:	e9d6 2300 	ldrd	r2, r3, [r6]
  40446a:	f108 0801 	add.w	r8, r8, #1
  40446e:	f002 f885 	bl	40657c <__aeabi_dmul>
  404472:	106d      	asrs	r5, r5, #1
  404474:	f106 0608 	add.w	r6, r6, #8
  404478:	d1f3      	bne.n	404462 <_dtoa_r+0xbba>
  40447a:	4682      	mov	sl, r0
  40447c:	468b      	mov	fp, r1
  40447e:	e5ef      	b.n	404060 <_dtoa_r+0x7b8>
  404480:	9e07      	ldr	r6, [sp, #28]
  404482:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404484:	2230      	movs	r2, #48	; 0x30
  404486:	702a      	strb	r2, [r5, #0]
  404488:	3601      	adds	r6, #1
  40448a:	2231      	movs	r2, #49	; 0x31
  40448c:	9607      	str	r6, [sp, #28]
  40448e:	701a      	strb	r2, [r3, #0]
  404490:	f7ff bbd7 	b.w	403c42 <_dtoa_r+0x39a>
  404494:	6871      	ldr	r1, [r6, #4]
  404496:	4620      	mov	r0, r4
  404498:	f000 ff88 	bl	4053ac <_Balloc>
  40449c:	6933      	ldr	r3, [r6, #16]
  40449e:	4605      	mov	r5, r0
  4044a0:	1c9a      	adds	r2, r3, #2
  4044a2:	0092      	lsls	r2, r2, #2
  4044a4:	f106 010c 	add.w	r1, r6, #12
  4044a8:	300c      	adds	r0, #12
  4044aa:	f000 fe9f 	bl	4051ec <memcpy>
  4044ae:	4620      	mov	r0, r4
  4044b0:	4629      	mov	r1, r5
  4044b2:	2201      	movs	r2, #1
  4044b4:	f001 f938 	bl	405728 <__lshift>
  4044b8:	4607      	mov	r7, r0
  4044ba:	e503      	b.n	403ec4 <_dtoa_r+0x61c>
  4044bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4044c0:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4044c4:	f000 80a8 	beq.w	404618 <_dtoa_r+0xd70>
  4044c8:	9d06      	ldr	r5, [sp, #24]
  4044ca:	f10a 0301 	add.w	r3, sl, #1
  4044ce:	702b      	strb	r3, [r5, #0]
  4044d0:	4635      	mov	r5, r6
  4044d2:	9e06      	ldr	r6, [sp, #24]
  4044d4:	f106 0b01 	add.w	fp, r6, #1
  4044d8:	463e      	mov	r6, r7
  4044da:	e49c      	b.n	403e16 <_dtoa_r+0x56e>
  4044dc:	4635      	mov	r5, r6
  4044de:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4044e2:	463e      	mov	r6, r7
  4044e4:	e47b      	b.n	403dde <_dtoa_r+0x536>
  4044e6:	f04f 0800 	mov.w	r8, #0
  4044ea:	4646      	mov	r6, r8
  4044ec:	e70c      	b.n	404308 <_dtoa_r+0xa60>
  4044ee:	4977      	ldr	r1, [pc, #476]	; (4046cc <_dtoa_r+0xe24>)
  4044f0:	f108 35ff 	add.w	r5, r8, #4294967295
  4044f4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  4044f8:	4632      	mov	r2, r6
  4044fa:	463b      	mov	r3, r7
  4044fc:	e9d1 0100 	ldrd	r0, r1, [r1]
  404500:	9510      	str	r5, [sp, #64]	; 0x40
  404502:	f002 f83b 	bl	40657c <__aeabi_dmul>
  404506:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40450a:	4659      	mov	r1, fp
  40450c:	4650      	mov	r0, sl
  40450e:	f002 facf 	bl	406ab0 <__aeabi_d2iz>
  404512:	4605      	mov	r5, r0
  404514:	f001 ffcc 	bl	4064b0 <__aeabi_i2d>
  404518:	4602      	mov	r2, r0
  40451a:	460b      	mov	r3, r1
  40451c:	4650      	mov	r0, sl
  40451e:	4659      	mov	r1, fp
  404520:	f001 fe78 	bl	406214 <__aeabi_dsub>
  404524:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  404528:	3530      	adds	r5, #48	; 0x30
  40452a:	f1b8 0f01 	cmp.w	r8, #1
  40452e:	4606      	mov	r6, r0
  404530:	460f      	mov	r7, r1
  404532:	f88e 5000 	strb.w	r5, [lr]
  404536:	f10e 0b01 	add.w	fp, lr, #1
  40453a:	d01e      	beq.n	40457a <_dtoa_r+0xcd2>
  40453c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40453e:	1e6b      	subs	r3, r5, #1
  404540:	eb03 0a08 	add.w	sl, r3, r8
  404544:	2200      	movs	r2, #0
  404546:	4b63      	ldr	r3, [pc, #396]	; (4046d4 <_dtoa_r+0xe2c>)
  404548:	f002 f818 	bl	40657c <__aeabi_dmul>
  40454c:	460f      	mov	r7, r1
  40454e:	4606      	mov	r6, r0
  404550:	f002 faae 	bl	406ab0 <__aeabi_d2iz>
  404554:	4680      	mov	r8, r0
  404556:	f001 ffab 	bl	4064b0 <__aeabi_i2d>
  40455a:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40455e:	4602      	mov	r2, r0
  404560:	460b      	mov	r3, r1
  404562:	4630      	mov	r0, r6
  404564:	4639      	mov	r1, r7
  404566:	f001 fe55 	bl	406214 <__aeabi_dsub>
  40456a:	f805 8f01 	strb.w	r8, [r5, #1]!
  40456e:	4555      	cmp	r5, sl
  404570:	d1e8      	bne.n	404544 <_dtoa_r+0xc9c>
  404572:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404574:	4606      	mov	r6, r0
  404576:	460f      	mov	r7, r1
  404578:	44ab      	add	fp, r5
  40457a:	2200      	movs	r2, #0
  40457c:	4b56      	ldr	r3, [pc, #344]	; (4046d8 <_dtoa_r+0xe30>)
  40457e:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  404582:	f001 fe49 	bl	406218 <__adddf3>
  404586:	4632      	mov	r2, r6
  404588:	463b      	mov	r3, r7
  40458a:	f002 fa69 	bl	406a60 <__aeabi_dcmplt>
  40458e:	2800      	cmp	r0, #0
  404590:	d04d      	beq.n	40462e <_dtoa_r+0xd86>
  404592:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  404594:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404596:	9607      	str	r6, [sp, #28]
  404598:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40459c:	f7ff bb4a 	b.w	403c34 <_dtoa_r+0x38c>
  4045a0:	9e08      	ldr	r6, [sp, #32]
  4045a2:	2300      	movs	r3, #0
  4045a4:	ebc9 0506 	rsb	r5, r9, r6
  4045a8:	f7ff bb75 	b.w	403c96 <_dtoa_r+0x3ee>
  4045ac:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4045ae:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4045b0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4045b4:	9d08      	ldr	r5, [sp, #32]
  4045b6:	f7ff bb6e 	b.w	403c96 <_dtoa_r+0x3ee>
  4045ba:	4657      	mov	r7, sl
  4045bc:	f7ff bbb8 	b.w	403d30 <_dtoa_r+0x488>
  4045c0:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  4045c4:	f04f 0802 	mov.w	r8, #2
  4045c8:	e54a      	b.n	404060 <_dtoa_r+0x7b8>
  4045ca:	f1b9 0f00 	cmp.w	r9, #0
  4045ce:	f43f aeae 	beq.w	40432e <_dtoa_r+0xa86>
  4045d2:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  4045d4:	2e00      	cmp	r6, #0
  4045d6:	f77f af28 	ble.w	40442a <_dtoa_r+0xb82>
  4045da:	2200      	movs	r2, #0
  4045dc:	4b3d      	ldr	r3, [pc, #244]	; (4046d4 <_dtoa_r+0xe2c>)
  4045de:	4650      	mov	r0, sl
  4045e0:	4659      	mov	r1, fp
  4045e2:	f001 ffcb 	bl	40657c <__aeabi_dmul>
  4045e6:	4682      	mov	sl, r0
  4045e8:	f108 0001 	add.w	r0, r8, #1
  4045ec:	468b      	mov	fp, r1
  4045ee:	f001 ff5f 	bl	4064b0 <__aeabi_i2d>
  4045f2:	4602      	mov	r2, r0
  4045f4:	460b      	mov	r3, r1
  4045f6:	4650      	mov	r0, sl
  4045f8:	4659      	mov	r1, fp
  4045fa:	f001 ffbf 	bl	40657c <__aeabi_dmul>
  4045fe:	2200      	movs	r2, #0
  404600:	4b36      	ldr	r3, [pc, #216]	; (4046dc <_dtoa_r+0xe34>)
  404602:	f001 fe09 	bl	406218 <__adddf3>
  404606:	9d07      	ldr	r5, [sp, #28]
  404608:	4606      	mov	r6, r0
  40460a:	3d01      	subs	r5, #1
  40460c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  404610:	9517      	str	r5, [sp, #92]	; 0x5c
  404612:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  404616:	e543      	b.n	4040a0 <_dtoa_r+0x7f8>
  404618:	4635      	mov	r5, r6
  40461a:	9b06      	ldr	r3, [sp, #24]
  40461c:	9e06      	ldr	r6, [sp, #24]
  40461e:	2239      	movs	r2, #57	; 0x39
  404620:	7032      	strb	r2, [r6, #0]
  404622:	f103 0b01 	add.w	fp, r3, #1
  404626:	463e      	mov	r6, r7
  404628:	9909      	ldr	r1, [sp, #36]	; 0x24
  40462a:	f7ff bbee 	b.w	403e0a <_dtoa_r+0x562>
  40462e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  404632:	2000      	movs	r0, #0
  404634:	4928      	ldr	r1, [pc, #160]	; (4046d8 <_dtoa_r+0xe30>)
  404636:	f001 fded 	bl	406214 <__aeabi_dsub>
  40463a:	4632      	mov	r2, r6
  40463c:	463b      	mov	r3, r7
  40463e:	f002 fa2d 	bl	406a9c <__aeabi_dcmpgt>
  404642:	2800      	cmp	r0, #0
  404644:	f43f aef1 	beq.w	40442a <_dtoa_r+0xb82>
  404648:	465b      	mov	r3, fp
  40464a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40464e:	469b      	mov	fp, r3
  404650:	2a30      	cmp	r2, #48	; 0x30
  404652:	f103 33ff 	add.w	r3, r3, #4294967295
  404656:	d0f8      	beq.n	40464a <_dtoa_r+0xda2>
  404658:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  40465a:	9507      	str	r5, [sp, #28]
  40465c:	f7ff baf1 	b.w	403c42 <_dtoa_r+0x39a>
  404660:	4645      	mov	r5, r8
  404662:	4654      	mov	r4, sl
  404664:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  404666:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404668:	9607      	str	r6, [sp, #28]
  40466a:	f7ff bae3 	b.w	403c34 <_dtoa_r+0x38c>
  40466e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404672:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  404676:	d0cf      	beq.n	404618 <_dtoa_r+0xd70>
  404678:	9b03      	ldr	r3, [sp, #12]
  40467a:	4635      	mov	r5, r6
  40467c:	2b00      	cmp	r3, #0
  40467e:	9e06      	ldr	r6, [sp, #24]
  404680:	bfc8      	it	gt
  404682:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  404686:	f886 a000 	strb.w	sl, [r6]
  40468a:	f106 0b01 	add.w	fp, r6, #1
  40468e:	463e      	mov	r6, r7
  404690:	f7ff bbc1 	b.w	403e16 <_dtoa_r+0x56e>
  404694:	f47f aea7 	bne.w	4043e6 <_dtoa_r+0xb3e>
  404698:	f01a 0f01 	tst.w	sl, #1
  40469c:	f43f aea3 	beq.w	4043e6 <_dtoa_r+0xb3e>
  4046a0:	e69b      	b.n	4043da <_dtoa_r+0xb32>
  4046a2:	4631      	mov	r1, r6
  4046a4:	4620      	mov	r0, r4
  4046a6:	220a      	movs	r2, #10
  4046a8:	2300      	movs	r3, #0
  4046aa:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  4046ae:	f000 fead 	bl	40540c <__multadd>
  4046b2:	4606      	mov	r6, r0
  4046b4:	f7ff bb6a 	b.w	403d8c <_dtoa_r+0x4e4>
  4046b8:	f04f 0802 	mov.w	r8, #2
  4046bc:	e4d0      	b.n	404060 <_dtoa_r+0x7b8>
  4046be:	f43f ab50 	beq.w	403d62 <_dtoa_r+0x4ba>
  4046c2:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  4046c6:	f7ff bbe0 	b.w	403e8a <_dtoa_r+0x5e2>
  4046ca:	bf00      	nop
  4046cc:	00407948 	.word	0x00407948
  4046d0:	00407a10 	.word	0x00407a10
  4046d4:	40240000 	.word	0x40240000
  4046d8:	3fe00000 	.word	0x3fe00000
  4046dc:	401c0000 	.word	0x401c0000

004046e0 <__sflush_r>:
  4046e0:	898b      	ldrh	r3, [r1, #12]
  4046e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4046e6:	b29a      	uxth	r2, r3
  4046e8:	460d      	mov	r5, r1
  4046ea:	0711      	lsls	r1, r2, #28
  4046ec:	4680      	mov	r8, r0
  4046ee:	d43c      	bmi.n	40476a <__sflush_r+0x8a>
  4046f0:	686a      	ldr	r2, [r5, #4]
  4046f2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4046f6:	2a00      	cmp	r2, #0
  4046f8:	81ab      	strh	r3, [r5, #12]
  4046fa:	dd59      	ble.n	4047b0 <__sflush_r+0xd0>
  4046fc:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4046fe:	2c00      	cmp	r4, #0
  404700:	d04b      	beq.n	40479a <__sflush_r+0xba>
  404702:	b29b      	uxth	r3, r3
  404704:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  404708:	2100      	movs	r1, #0
  40470a:	b292      	uxth	r2, r2
  40470c:	f8d8 6000 	ldr.w	r6, [r8]
  404710:	f8c8 1000 	str.w	r1, [r8]
  404714:	2a00      	cmp	r2, #0
  404716:	d04f      	beq.n	4047b8 <__sflush_r+0xd8>
  404718:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40471a:	075f      	lsls	r7, r3, #29
  40471c:	d505      	bpl.n	40472a <__sflush_r+0x4a>
  40471e:	6869      	ldr	r1, [r5, #4]
  404720:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404722:	1a52      	subs	r2, r2, r1
  404724:	b10b      	cbz	r3, 40472a <__sflush_r+0x4a>
  404726:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404728:	1ad2      	subs	r2, r2, r3
  40472a:	4640      	mov	r0, r8
  40472c:	69e9      	ldr	r1, [r5, #28]
  40472e:	2300      	movs	r3, #0
  404730:	47a0      	blx	r4
  404732:	1c44      	adds	r4, r0, #1
  404734:	d04a      	beq.n	4047cc <__sflush_r+0xec>
  404736:	89ab      	ldrh	r3, [r5, #12]
  404738:	692a      	ldr	r2, [r5, #16]
  40473a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40473e:	b29b      	uxth	r3, r3
  404740:	2100      	movs	r1, #0
  404742:	602a      	str	r2, [r5, #0]
  404744:	04da      	lsls	r2, r3, #19
  404746:	81ab      	strh	r3, [r5, #12]
  404748:	6069      	str	r1, [r5, #4]
  40474a:	d44c      	bmi.n	4047e6 <__sflush_r+0x106>
  40474c:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40474e:	f8c8 6000 	str.w	r6, [r8]
  404752:	b311      	cbz	r1, 40479a <__sflush_r+0xba>
  404754:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404758:	4299      	cmp	r1, r3
  40475a:	d002      	beq.n	404762 <__sflush_r+0x82>
  40475c:	4640      	mov	r0, r8
  40475e:	f000 f963 	bl	404a28 <_free_r>
  404762:	2000      	movs	r0, #0
  404764:	6328      	str	r0, [r5, #48]	; 0x30
  404766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40476a:	692e      	ldr	r6, [r5, #16]
  40476c:	b1ae      	cbz	r6, 40479a <__sflush_r+0xba>
  40476e:	0791      	lsls	r1, r2, #30
  404770:	682c      	ldr	r4, [r5, #0]
  404772:	bf0c      	ite	eq
  404774:	696b      	ldreq	r3, [r5, #20]
  404776:	2300      	movne	r3, #0
  404778:	602e      	str	r6, [r5, #0]
  40477a:	1ba4      	subs	r4, r4, r6
  40477c:	60ab      	str	r3, [r5, #8]
  40477e:	e00a      	b.n	404796 <__sflush_r+0xb6>
  404780:	4632      	mov	r2, r6
  404782:	4623      	mov	r3, r4
  404784:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404786:	4640      	mov	r0, r8
  404788:	69e9      	ldr	r1, [r5, #28]
  40478a:	47b8      	blx	r7
  40478c:	2800      	cmp	r0, #0
  40478e:	ebc0 0404 	rsb	r4, r0, r4
  404792:	4406      	add	r6, r0
  404794:	dd04      	ble.n	4047a0 <__sflush_r+0xc0>
  404796:	2c00      	cmp	r4, #0
  404798:	dcf2      	bgt.n	404780 <__sflush_r+0xa0>
  40479a:	2000      	movs	r0, #0
  40479c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4047a0:	89ab      	ldrh	r3, [r5, #12]
  4047a2:	f04f 30ff 	mov.w	r0, #4294967295
  4047a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4047aa:	81ab      	strh	r3, [r5, #12]
  4047ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4047b0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4047b2:	2a00      	cmp	r2, #0
  4047b4:	dca2      	bgt.n	4046fc <__sflush_r+0x1c>
  4047b6:	e7f0      	b.n	40479a <__sflush_r+0xba>
  4047b8:	2301      	movs	r3, #1
  4047ba:	4640      	mov	r0, r8
  4047bc:	69e9      	ldr	r1, [r5, #28]
  4047be:	47a0      	blx	r4
  4047c0:	1c43      	adds	r3, r0, #1
  4047c2:	4602      	mov	r2, r0
  4047c4:	d01e      	beq.n	404804 <__sflush_r+0x124>
  4047c6:	89ab      	ldrh	r3, [r5, #12]
  4047c8:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4047ca:	e7a6      	b.n	40471a <__sflush_r+0x3a>
  4047cc:	f8d8 3000 	ldr.w	r3, [r8]
  4047d0:	b95b      	cbnz	r3, 4047ea <__sflush_r+0x10a>
  4047d2:	89aa      	ldrh	r2, [r5, #12]
  4047d4:	6929      	ldr	r1, [r5, #16]
  4047d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  4047da:	b292      	uxth	r2, r2
  4047dc:	606b      	str	r3, [r5, #4]
  4047de:	04d3      	lsls	r3, r2, #19
  4047e0:	81aa      	strh	r2, [r5, #12]
  4047e2:	6029      	str	r1, [r5, #0]
  4047e4:	d5b2      	bpl.n	40474c <__sflush_r+0x6c>
  4047e6:	6528      	str	r0, [r5, #80]	; 0x50
  4047e8:	e7b0      	b.n	40474c <__sflush_r+0x6c>
  4047ea:	2b1d      	cmp	r3, #29
  4047ec:	d001      	beq.n	4047f2 <__sflush_r+0x112>
  4047ee:	2b16      	cmp	r3, #22
  4047f0:	d113      	bne.n	40481a <__sflush_r+0x13a>
  4047f2:	89a9      	ldrh	r1, [r5, #12]
  4047f4:	692b      	ldr	r3, [r5, #16]
  4047f6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4047fa:	2200      	movs	r2, #0
  4047fc:	81a9      	strh	r1, [r5, #12]
  4047fe:	602b      	str	r3, [r5, #0]
  404800:	606a      	str	r2, [r5, #4]
  404802:	e7a3      	b.n	40474c <__sflush_r+0x6c>
  404804:	f8d8 3000 	ldr.w	r3, [r8]
  404808:	2b00      	cmp	r3, #0
  40480a:	d0dc      	beq.n	4047c6 <__sflush_r+0xe6>
  40480c:	2b1d      	cmp	r3, #29
  40480e:	d001      	beq.n	404814 <__sflush_r+0x134>
  404810:	2b16      	cmp	r3, #22
  404812:	d1c5      	bne.n	4047a0 <__sflush_r+0xc0>
  404814:	f8c8 6000 	str.w	r6, [r8]
  404818:	e7bf      	b.n	40479a <__sflush_r+0xba>
  40481a:	89ab      	ldrh	r3, [r5, #12]
  40481c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404820:	81ab      	strh	r3, [r5, #12]
  404822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404826:	bf00      	nop

00404828 <_fflush_r>:
  404828:	b510      	push	{r4, lr}
  40482a:	4604      	mov	r4, r0
  40482c:	b082      	sub	sp, #8
  40482e:	b108      	cbz	r0, 404834 <_fflush_r+0xc>
  404830:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404832:	b153      	cbz	r3, 40484a <_fflush_r+0x22>
  404834:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  404838:	b908      	cbnz	r0, 40483e <_fflush_r+0x16>
  40483a:	b002      	add	sp, #8
  40483c:	bd10      	pop	{r4, pc}
  40483e:	4620      	mov	r0, r4
  404840:	b002      	add	sp, #8
  404842:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404846:	f7ff bf4b 	b.w	4046e0 <__sflush_r>
  40484a:	9101      	str	r1, [sp, #4]
  40484c:	f000 f808 	bl	404860 <__sinit>
  404850:	9901      	ldr	r1, [sp, #4]
  404852:	e7ef      	b.n	404834 <_fflush_r+0xc>

00404854 <_cleanup_r>:
  404854:	4901      	ldr	r1, [pc, #4]	; (40485c <_cleanup_r+0x8>)
  404856:	f000 b9b3 	b.w	404bc0 <_fwalk>
  40485a:	bf00      	nop
  40485c:	004061ad 	.word	0x004061ad

00404860 <__sinit>:
  404860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404864:	6b84      	ldr	r4, [r0, #56]	; 0x38
  404866:	b083      	sub	sp, #12
  404868:	4607      	mov	r7, r0
  40486a:	2c00      	cmp	r4, #0
  40486c:	d165      	bne.n	40493a <__sinit+0xda>
  40486e:	687d      	ldr	r5, [r7, #4]
  404870:	4833      	ldr	r0, [pc, #204]	; (404940 <__sinit+0xe0>)
  404872:	2304      	movs	r3, #4
  404874:	2103      	movs	r1, #3
  404876:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  40487a:	63f8      	str	r0, [r7, #60]	; 0x3c
  40487c:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  404880:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  404884:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  404888:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40488c:	81ab      	strh	r3, [r5, #12]
  40488e:	602c      	str	r4, [r5, #0]
  404890:	606c      	str	r4, [r5, #4]
  404892:	60ac      	str	r4, [r5, #8]
  404894:	666c      	str	r4, [r5, #100]	; 0x64
  404896:	81ec      	strh	r4, [r5, #14]
  404898:	612c      	str	r4, [r5, #16]
  40489a:	616c      	str	r4, [r5, #20]
  40489c:	61ac      	str	r4, [r5, #24]
  40489e:	4621      	mov	r1, r4
  4048a0:	2208      	movs	r2, #8
  4048a2:	f7fd fbed 	bl	402080 <memset>
  4048a6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 404944 <__sinit+0xe4>
  4048aa:	68be      	ldr	r6, [r7, #8]
  4048ac:	f8df a098 	ldr.w	sl, [pc, #152]	; 404948 <__sinit+0xe8>
  4048b0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40494c <__sinit+0xec>
  4048b4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 404950 <__sinit+0xf0>
  4048b8:	2301      	movs	r3, #1
  4048ba:	2209      	movs	r2, #9
  4048bc:	61ed      	str	r5, [r5, #28]
  4048be:	f8c5 b020 	str.w	fp, [r5, #32]
  4048c2:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4048c6:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4048ca:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4048ce:	4621      	mov	r1, r4
  4048d0:	81f3      	strh	r3, [r6, #14]
  4048d2:	81b2      	strh	r2, [r6, #12]
  4048d4:	6034      	str	r4, [r6, #0]
  4048d6:	6074      	str	r4, [r6, #4]
  4048d8:	60b4      	str	r4, [r6, #8]
  4048da:	6674      	str	r4, [r6, #100]	; 0x64
  4048dc:	6134      	str	r4, [r6, #16]
  4048de:	6174      	str	r4, [r6, #20]
  4048e0:	61b4      	str	r4, [r6, #24]
  4048e2:	2208      	movs	r2, #8
  4048e4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4048e8:	9301      	str	r3, [sp, #4]
  4048ea:	f7fd fbc9 	bl	402080 <memset>
  4048ee:	68fd      	ldr	r5, [r7, #12]
  4048f0:	2012      	movs	r0, #18
  4048f2:	2202      	movs	r2, #2
  4048f4:	61f6      	str	r6, [r6, #28]
  4048f6:	f8c6 b020 	str.w	fp, [r6, #32]
  4048fa:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4048fe:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  404902:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  404906:	4621      	mov	r1, r4
  404908:	81a8      	strh	r0, [r5, #12]
  40490a:	81ea      	strh	r2, [r5, #14]
  40490c:	602c      	str	r4, [r5, #0]
  40490e:	606c      	str	r4, [r5, #4]
  404910:	60ac      	str	r4, [r5, #8]
  404912:	666c      	str	r4, [r5, #100]	; 0x64
  404914:	612c      	str	r4, [r5, #16]
  404916:	616c      	str	r4, [r5, #20]
  404918:	61ac      	str	r4, [r5, #24]
  40491a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40491e:	2208      	movs	r2, #8
  404920:	f7fd fbae 	bl	402080 <memset>
  404924:	9b01      	ldr	r3, [sp, #4]
  404926:	61ed      	str	r5, [r5, #28]
  404928:	f8c5 b020 	str.w	fp, [r5, #32]
  40492c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  404930:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  404934:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  404938:	63bb      	str	r3, [r7, #56]	; 0x38
  40493a:	b003      	add	sp, #12
  40493c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404940:	00404855 	.word	0x00404855
  404944:	00405df5 	.word	0x00405df5
  404948:	00405e19 	.word	0x00405e19
  40494c:	00405e51 	.word	0x00405e51
  404950:	00405e71 	.word	0x00405e71

00404954 <__sfp_lock_acquire>:
  404954:	4770      	bx	lr
  404956:	bf00      	nop

00404958 <__sfp_lock_release>:
  404958:	4770      	bx	lr
  40495a:	bf00      	nop

0040495c <__libc_fini_array>:
  40495c:	b538      	push	{r3, r4, r5, lr}
  40495e:	4d09      	ldr	r5, [pc, #36]	; (404984 <__libc_fini_array+0x28>)
  404960:	4c09      	ldr	r4, [pc, #36]	; (404988 <__libc_fini_array+0x2c>)
  404962:	1b64      	subs	r4, r4, r5
  404964:	10a4      	asrs	r4, r4, #2
  404966:	bf18      	it	ne
  404968:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  40496c:	d005      	beq.n	40497a <__libc_fini_array+0x1e>
  40496e:	3c01      	subs	r4, #1
  404970:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  404974:	4798      	blx	r3
  404976:	2c00      	cmp	r4, #0
  404978:	d1f9      	bne.n	40496e <__libc_fini_array+0x12>
  40497a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40497e:	f003 b86b 	b.w	407a58 <_fini>
  404982:	bf00      	nop
  404984:	00407a64 	.word	0x00407a64
  404988:	00407a68 	.word	0x00407a68

0040498c <_malloc_trim_r>:
  40498c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40498e:	4d23      	ldr	r5, [pc, #140]	; (404a1c <_malloc_trim_r+0x90>)
  404990:	460f      	mov	r7, r1
  404992:	4604      	mov	r4, r0
  404994:	f000 fd06 	bl	4053a4 <__malloc_lock>
  404998:	68ab      	ldr	r3, [r5, #8]
  40499a:	685e      	ldr	r6, [r3, #4]
  40499c:	f026 0603 	bic.w	r6, r6, #3
  4049a0:	1bf1      	subs	r1, r6, r7
  4049a2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4049a6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4049aa:	f021 010f 	bic.w	r1, r1, #15
  4049ae:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  4049b2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  4049b6:	db07      	blt.n	4049c8 <_malloc_trim_r+0x3c>
  4049b8:	4620      	mov	r0, r4
  4049ba:	2100      	movs	r1, #0
  4049bc:	f001 fa08 	bl	405dd0 <_sbrk_r>
  4049c0:	68ab      	ldr	r3, [r5, #8]
  4049c2:	4433      	add	r3, r6
  4049c4:	4298      	cmp	r0, r3
  4049c6:	d004      	beq.n	4049d2 <_malloc_trim_r+0x46>
  4049c8:	4620      	mov	r0, r4
  4049ca:	f000 fced 	bl	4053a8 <__malloc_unlock>
  4049ce:	2000      	movs	r0, #0
  4049d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4049d2:	4620      	mov	r0, r4
  4049d4:	4279      	negs	r1, r7
  4049d6:	f001 f9fb 	bl	405dd0 <_sbrk_r>
  4049da:	3001      	adds	r0, #1
  4049dc:	d00d      	beq.n	4049fa <_malloc_trim_r+0x6e>
  4049de:	4b10      	ldr	r3, [pc, #64]	; (404a20 <_malloc_trim_r+0x94>)
  4049e0:	68aa      	ldr	r2, [r5, #8]
  4049e2:	6819      	ldr	r1, [r3, #0]
  4049e4:	1bf6      	subs	r6, r6, r7
  4049e6:	f046 0601 	orr.w	r6, r6, #1
  4049ea:	4620      	mov	r0, r4
  4049ec:	1bc9      	subs	r1, r1, r7
  4049ee:	6056      	str	r6, [r2, #4]
  4049f0:	6019      	str	r1, [r3, #0]
  4049f2:	f000 fcd9 	bl	4053a8 <__malloc_unlock>
  4049f6:	2001      	movs	r0, #1
  4049f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4049fa:	4620      	mov	r0, r4
  4049fc:	2100      	movs	r1, #0
  4049fe:	f001 f9e7 	bl	405dd0 <_sbrk_r>
  404a02:	68ab      	ldr	r3, [r5, #8]
  404a04:	1ac2      	subs	r2, r0, r3
  404a06:	2a0f      	cmp	r2, #15
  404a08:	ddde      	ble.n	4049c8 <_malloc_trim_r+0x3c>
  404a0a:	4d06      	ldr	r5, [pc, #24]	; (404a24 <_malloc_trim_r+0x98>)
  404a0c:	4904      	ldr	r1, [pc, #16]	; (404a20 <_malloc_trim_r+0x94>)
  404a0e:	682d      	ldr	r5, [r5, #0]
  404a10:	f042 0201 	orr.w	r2, r2, #1
  404a14:	1b40      	subs	r0, r0, r5
  404a16:	605a      	str	r2, [r3, #4]
  404a18:	6008      	str	r0, [r1, #0]
  404a1a:	e7d5      	b.n	4049c8 <_malloc_trim_r+0x3c>
  404a1c:	2000054c 	.word	0x2000054c
  404a20:	20000bc8 	.word	0x20000bc8
  404a24:	20000958 	.word	0x20000958

00404a28 <_free_r>:
  404a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404a2c:	460d      	mov	r5, r1
  404a2e:	4606      	mov	r6, r0
  404a30:	2900      	cmp	r1, #0
  404a32:	d055      	beq.n	404ae0 <_free_r+0xb8>
  404a34:	f000 fcb6 	bl	4053a4 <__malloc_lock>
  404a38:	f855 1c04 	ldr.w	r1, [r5, #-4]
  404a3c:	f8df c170 	ldr.w	ip, [pc, #368]	; 404bb0 <_free_r+0x188>
  404a40:	f1a5 0408 	sub.w	r4, r5, #8
  404a44:	f021 0301 	bic.w	r3, r1, #1
  404a48:	18e2      	adds	r2, r4, r3
  404a4a:	f8dc 0008 	ldr.w	r0, [ip, #8]
  404a4e:	6857      	ldr	r7, [r2, #4]
  404a50:	4290      	cmp	r0, r2
  404a52:	f027 0703 	bic.w	r7, r7, #3
  404a56:	d068      	beq.n	404b2a <_free_r+0x102>
  404a58:	f011 0101 	ands.w	r1, r1, #1
  404a5c:	6057      	str	r7, [r2, #4]
  404a5e:	d032      	beq.n	404ac6 <_free_r+0x9e>
  404a60:	2100      	movs	r1, #0
  404a62:	19d0      	adds	r0, r2, r7
  404a64:	6840      	ldr	r0, [r0, #4]
  404a66:	07c0      	lsls	r0, r0, #31
  404a68:	d406      	bmi.n	404a78 <_free_r+0x50>
  404a6a:	443b      	add	r3, r7
  404a6c:	6890      	ldr	r0, [r2, #8]
  404a6e:	2900      	cmp	r1, #0
  404a70:	d04d      	beq.n	404b0e <_free_r+0xe6>
  404a72:	68d2      	ldr	r2, [r2, #12]
  404a74:	60c2      	str	r2, [r0, #12]
  404a76:	6090      	str	r0, [r2, #8]
  404a78:	f043 0201 	orr.w	r2, r3, #1
  404a7c:	6062      	str	r2, [r4, #4]
  404a7e:	50e3      	str	r3, [r4, r3]
  404a80:	b9e1      	cbnz	r1, 404abc <_free_r+0x94>
  404a82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404a86:	d32d      	bcc.n	404ae4 <_free_r+0xbc>
  404a88:	0a5a      	lsrs	r2, r3, #9
  404a8a:	2a04      	cmp	r2, #4
  404a8c:	d869      	bhi.n	404b62 <_free_r+0x13a>
  404a8e:	0998      	lsrs	r0, r3, #6
  404a90:	3038      	adds	r0, #56	; 0x38
  404a92:	0041      	lsls	r1, r0, #1
  404a94:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  404a98:	f8dc 2008 	ldr.w	r2, [ip, #8]
  404a9c:	4944      	ldr	r1, [pc, #272]	; (404bb0 <_free_r+0x188>)
  404a9e:	4562      	cmp	r2, ip
  404aa0:	d065      	beq.n	404b6e <_free_r+0x146>
  404aa2:	6851      	ldr	r1, [r2, #4]
  404aa4:	f021 0103 	bic.w	r1, r1, #3
  404aa8:	428b      	cmp	r3, r1
  404aaa:	d202      	bcs.n	404ab2 <_free_r+0x8a>
  404aac:	6892      	ldr	r2, [r2, #8]
  404aae:	4594      	cmp	ip, r2
  404ab0:	d1f7      	bne.n	404aa2 <_free_r+0x7a>
  404ab2:	68d3      	ldr	r3, [r2, #12]
  404ab4:	60e3      	str	r3, [r4, #12]
  404ab6:	60a2      	str	r2, [r4, #8]
  404ab8:	609c      	str	r4, [r3, #8]
  404aba:	60d4      	str	r4, [r2, #12]
  404abc:	4630      	mov	r0, r6
  404abe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404ac2:	f000 bc71 	b.w	4053a8 <__malloc_unlock>
  404ac6:	f855 5c08 	ldr.w	r5, [r5, #-8]
  404aca:	f10c 0808 	add.w	r8, ip, #8
  404ace:	1b64      	subs	r4, r4, r5
  404ad0:	68a0      	ldr	r0, [r4, #8]
  404ad2:	442b      	add	r3, r5
  404ad4:	4540      	cmp	r0, r8
  404ad6:	d042      	beq.n	404b5e <_free_r+0x136>
  404ad8:	68e5      	ldr	r5, [r4, #12]
  404ada:	60c5      	str	r5, [r0, #12]
  404adc:	60a8      	str	r0, [r5, #8]
  404ade:	e7c0      	b.n	404a62 <_free_r+0x3a>
  404ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ae4:	08db      	lsrs	r3, r3, #3
  404ae6:	109a      	asrs	r2, r3, #2
  404ae8:	2001      	movs	r0, #1
  404aea:	4090      	lsls	r0, r2
  404aec:	f8dc 1004 	ldr.w	r1, [ip, #4]
  404af0:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  404af4:	689a      	ldr	r2, [r3, #8]
  404af6:	4301      	orrs	r1, r0
  404af8:	60a2      	str	r2, [r4, #8]
  404afa:	60e3      	str	r3, [r4, #12]
  404afc:	f8cc 1004 	str.w	r1, [ip, #4]
  404b00:	4630      	mov	r0, r6
  404b02:	609c      	str	r4, [r3, #8]
  404b04:	60d4      	str	r4, [r2, #12]
  404b06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404b0a:	f000 bc4d 	b.w	4053a8 <__malloc_unlock>
  404b0e:	4d29      	ldr	r5, [pc, #164]	; (404bb4 <_free_r+0x18c>)
  404b10:	42a8      	cmp	r0, r5
  404b12:	d1ae      	bne.n	404a72 <_free_r+0x4a>
  404b14:	f043 0201 	orr.w	r2, r3, #1
  404b18:	f8cc 4014 	str.w	r4, [ip, #20]
  404b1c:	f8cc 4010 	str.w	r4, [ip, #16]
  404b20:	60e0      	str	r0, [r4, #12]
  404b22:	60a0      	str	r0, [r4, #8]
  404b24:	6062      	str	r2, [r4, #4]
  404b26:	50e3      	str	r3, [r4, r3]
  404b28:	e7c8      	b.n	404abc <_free_r+0x94>
  404b2a:	441f      	add	r7, r3
  404b2c:	07cb      	lsls	r3, r1, #31
  404b2e:	d407      	bmi.n	404b40 <_free_r+0x118>
  404b30:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404b34:	1a64      	subs	r4, r4, r1
  404b36:	68e3      	ldr	r3, [r4, #12]
  404b38:	68a2      	ldr	r2, [r4, #8]
  404b3a:	440f      	add	r7, r1
  404b3c:	60d3      	str	r3, [r2, #12]
  404b3e:	609a      	str	r2, [r3, #8]
  404b40:	4b1d      	ldr	r3, [pc, #116]	; (404bb8 <_free_r+0x190>)
  404b42:	f047 0201 	orr.w	r2, r7, #1
  404b46:	681b      	ldr	r3, [r3, #0]
  404b48:	6062      	str	r2, [r4, #4]
  404b4a:	429f      	cmp	r7, r3
  404b4c:	f8cc 4008 	str.w	r4, [ip, #8]
  404b50:	d3b4      	bcc.n	404abc <_free_r+0x94>
  404b52:	4b1a      	ldr	r3, [pc, #104]	; (404bbc <_free_r+0x194>)
  404b54:	4630      	mov	r0, r6
  404b56:	6819      	ldr	r1, [r3, #0]
  404b58:	f7ff ff18 	bl	40498c <_malloc_trim_r>
  404b5c:	e7ae      	b.n	404abc <_free_r+0x94>
  404b5e:	2101      	movs	r1, #1
  404b60:	e77f      	b.n	404a62 <_free_r+0x3a>
  404b62:	2a14      	cmp	r2, #20
  404b64:	d80b      	bhi.n	404b7e <_free_r+0x156>
  404b66:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  404b6a:	0041      	lsls	r1, r0, #1
  404b6c:	e792      	b.n	404a94 <_free_r+0x6c>
  404b6e:	1080      	asrs	r0, r0, #2
  404b70:	2501      	movs	r5, #1
  404b72:	4085      	lsls	r5, r0
  404b74:	6848      	ldr	r0, [r1, #4]
  404b76:	4613      	mov	r3, r2
  404b78:	4328      	orrs	r0, r5
  404b7a:	6048      	str	r0, [r1, #4]
  404b7c:	e79a      	b.n	404ab4 <_free_r+0x8c>
  404b7e:	2a54      	cmp	r2, #84	; 0x54
  404b80:	d803      	bhi.n	404b8a <_free_r+0x162>
  404b82:	0b18      	lsrs	r0, r3, #12
  404b84:	306e      	adds	r0, #110	; 0x6e
  404b86:	0041      	lsls	r1, r0, #1
  404b88:	e784      	b.n	404a94 <_free_r+0x6c>
  404b8a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404b8e:	d803      	bhi.n	404b98 <_free_r+0x170>
  404b90:	0bd8      	lsrs	r0, r3, #15
  404b92:	3077      	adds	r0, #119	; 0x77
  404b94:	0041      	lsls	r1, r0, #1
  404b96:	e77d      	b.n	404a94 <_free_r+0x6c>
  404b98:	f240 5154 	movw	r1, #1364	; 0x554
  404b9c:	428a      	cmp	r2, r1
  404b9e:	d803      	bhi.n	404ba8 <_free_r+0x180>
  404ba0:	0c98      	lsrs	r0, r3, #18
  404ba2:	307c      	adds	r0, #124	; 0x7c
  404ba4:	0041      	lsls	r1, r0, #1
  404ba6:	e775      	b.n	404a94 <_free_r+0x6c>
  404ba8:	21fc      	movs	r1, #252	; 0xfc
  404baa:	207e      	movs	r0, #126	; 0x7e
  404bac:	e772      	b.n	404a94 <_free_r+0x6c>
  404bae:	bf00      	nop
  404bb0:	2000054c 	.word	0x2000054c
  404bb4:	20000554 	.word	0x20000554
  404bb8:	20000954 	.word	0x20000954
  404bbc:	20000bc4 	.word	0x20000bc4

00404bc0 <_fwalk>:
  404bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404bc4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404bc8:	4688      	mov	r8, r1
  404bca:	d019      	beq.n	404c00 <_fwalk+0x40>
  404bcc:	2600      	movs	r6, #0
  404bce:	687d      	ldr	r5, [r7, #4]
  404bd0:	68bc      	ldr	r4, [r7, #8]
  404bd2:	3d01      	subs	r5, #1
  404bd4:	d40e      	bmi.n	404bf4 <_fwalk+0x34>
  404bd6:	89a3      	ldrh	r3, [r4, #12]
  404bd8:	3d01      	subs	r5, #1
  404bda:	2b01      	cmp	r3, #1
  404bdc:	d906      	bls.n	404bec <_fwalk+0x2c>
  404bde:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404be2:	4620      	mov	r0, r4
  404be4:	3301      	adds	r3, #1
  404be6:	d001      	beq.n	404bec <_fwalk+0x2c>
  404be8:	47c0      	blx	r8
  404bea:	4306      	orrs	r6, r0
  404bec:	1c6b      	adds	r3, r5, #1
  404bee:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404bf2:	d1f0      	bne.n	404bd6 <_fwalk+0x16>
  404bf4:	683f      	ldr	r7, [r7, #0]
  404bf6:	2f00      	cmp	r7, #0
  404bf8:	d1e9      	bne.n	404bce <_fwalk+0xe>
  404bfa:	4630      	mov	r0, r6
  404bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404c00:	463e      	mov	r6, r7
  404c02:	4630      	mov	r0, r6
  404c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404c08 <_localeconv_r>:
  404c08:	4800      	ldr	r0, [pc, #0]	; (404c0c <_localeconv_r+0x4>)
  404c0a:	4770      	bx	lr
  404c0c:	20000514 	.word	0x20000514

00404c10 <malloc>:
  404c10:	4b02      	ldr	r3, [pc, #8]	; (404c1c <malloc+0xc>)
  404c12:	4601      	mov	r1, r0
  404c14:	6818      	ldr	r0, [r3, #0]
  404c16:	f000 b803 	b.w	404c20 <_malloc_r>
  404c1a:	bf00      	nop
  404c1c:	20000510 	.word	0x20000510

00404c20 <_malloc_r>:
  404c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c24:	f101 050b 	add.w	r5, r1, #11
  404c28:	2d16      	cmp	r5, #22
  404c2a:	b083      	sub	sp, #12
  404c2c:	4606      	mov	r6, r0
  404c2e:	d927      	bls.n	404c80 <_malloc_r+0x60>
  404c30:	f035 0507 	bics.w	r5, r5, #7
  404c34:	d427      	bmi.n	404c86 <_malloc_r+0x66>
  404c36:	42a9      	cmp	r1, r5
  404c38:	d825      	bhi.n	404c86 <_malloc_r+0x66>
  404c3a:	4630      	mov	r0, r6
  404c3c:	f000 fbb2 	bl	4053a4 <__malloc_lock>
  404c40:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  404c44:	d226      	bcs.n	404c94 <_malloc_r+0x74>
  404c46:	4fc1      	ldr	r7, [pc, #772]	; (404f4c <_malloc_r+0x32c>)
  404c48:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  404c4c:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  404c50:	68dc      	ldr	r4, [r3, #12]
  404c52:	429c      	cmp	r4, r3
  404c54:	f000 81d2 	beq.w	404ffc <_malloc_r+0x3dc>
  404c58:	6863      	ldr	r3, [r4, #4]
  404c5a:	68e2      	ldr	r2, [r4, #12]
  404c5c:	f023 0303 	bic.w	r3, r3, #3
  404c60:	4423      	add	r3, r4
  404c62:	6858      	ldr	r0, [r3, #4]
  404c64:	68a1      	ldr	r1, [r4, #8]
  404c66:	f040 0501 	orr.w	r5, r0, #1
  404c6a:	60ca      	str	r2, [r1, #12]
  404c6c:	4630      	mov	r0, r6
  404c6e:	6091      	str	r1, [r2, #8]
  404c70:	605d      	str	r5, [r3, #4]
  404c72:	f000 fb99 	bl	4053a8 <__malloc_unlock>
  404c76:	3408      	adds	r4, #8
  404c78:	4620      	mov	r0, r4
  404c7a:	b003      	add	sp, #12
  404c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c80:	2510      	movs	r5, #16
  404c82:	42a9      	cmp	r1, r5
  404c84:	d9d9      	bls.n	404c3a <_malloc_r+0x1a>
  404c86:	2400      	movs	r4, #0
  404c88:	230c      	movs	r3, #12
  404c8a:	4620      	mov	r0, r4
  404c8c:	6033      	str	r3, [r6, #0]
  404c8e:	b003      	add	sp, #12
  404c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c94:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  404c98:	f000 8089 	beq.w	404dae <_malloc_r+0x18e>
  404c9c:	f1bc 0f04 	cmp.w	ip, #4
  404ca0:	f200 8160 	bhi.w	404f64 <_malloc_r+0x344>
  404ca4:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  404ca8:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  404cac:	ea4f 014c 	mov.w	r1, ip, lsl #1
  404cb0:	4fa6      	ldr	r7, [pc, #664]	; (404f4c <_malloc_r+0x32c>)
  404cb2:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  404cb6:	68cc      	ldr	r4, [r1, #12]
  404cb8:	42a1      	cmp	r1, r4
  404cba:	d105      	bne.n	404cc8 <_malloc_r+0xa8>
  404cbc:	e00c      	b.n	404cd8 <_malloc_r+0xb8>
  404cbe:	2b00      	cmp	r3, #0
  404cc0:	da79      	bge.n	404db6 <_malloc_r+0x196>
  404cc2:	68e4      	ldr	r4, [r4, #12]
  404cc4:	42a1      	cmp	r1, r4
  404cc6:	d007      	beq.n	404cd8 <_malloc_r+0xb8>
  404cc8:	6862      	ldr	r2, [r4, #4]
  404cca:	f022 0203 	bic.w	r2, r2, #3
  404cce:	1b53      	subs	r3, r2, r5
  404cd0:	2b0f      	cmp	r3, #15
  404cd2:	ddf4      	ble.n	404cbe <_malloc_r+0x9e>
  404cd4:	f10c 3cff 	add.w	ip, ip, #4294967295
  404cd8:	f10c 0c01 	add.w	ip, ip, #1
  404cdc:	4b9b      	ldr	r3, [pc, #620]	; (404f4c <_malloc_r+0x32c>)
  404cde:	693c      	ldr	r4, [r7, #16]
  404ce0:	f103 0e08 	add.w	lr, r3, #8
  404ce4:	4574      	cmp	r4, lr
  404ce6:	f000 817e 	beq.w	404fe6 <_malloc_r+0x3c6>
  404cea:	6861      	ldr	r1, [r4, #4]
  404cec:	f021 0103 	bic.w	r1, r1, #3
  404cf0:	1b4a      	subs	r2, r1, r5
  404cf2:	2a0f      	cmp	r2, #15
  404cf4:	f300 8164 	bgt.w	404fc0 <_malloc_r+0x3a0>
  404cf8:	2a00      	cmp	r2, #0
  404cfa:	f8c3 e014 	str.w	lr, [r3, #20]
  404cfe:	f8c3 e010 	str.w	lr, [r3, #16]
  404d02:	da69      	bge.n	404dd8 <_malloc_r+0x1b8>
  404d04:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  404d08:	f080 813a 	bcs.w	404f80 <_malloc_r+0x360>
  404d0c:	08c9      	lsrs	r1, r1, #3
  404d0e:	108a      	asrs	r2, r1, #2
  404d10:	f04f 0801 	mov.w	r8, #1
  404d14:	fa08 f802 	lsl.w	r8, r8, r2
  404d18:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  404d1c:	685a      	ldr	r2, [r3, #4]
  404d1e:	6888      	ldr	r0, [r1, #8]
  404d20:	ea48 0202 	orr.w	r2, r8, r2
  404d24:	60a0      	str	r0, [r4, #8]
  404d26:	60e1      	str	r1, [r4, #12]
  404d28:	605a      	str	r2, [r3, #4]
  404d2a:	608c      	str	r4, [r1, #8]
  404d2c:	60c4      	str	r4, [r0, #12]
  404d2e:	ea4f 03ac 	mov.w	r3, ip, asr #2
  404d32:	2001      	movs	r0, #1
  404d34:	4098      	lsls	r0, r3
  404d36:	4290      	cmp	r0, r2
  404d38:	d85b      	bhi.n	404df2 <_malloc_r+0x1d2>
  404d3a:	4202      	tst	r2, r0
  404d3c:	d106      	bne.n	404d4c <_malloc_r+0x12c>
  404d3e:	f02c 0c03 	bic.w	ip, ip, #3
  404d42:	0040      	lsls	r0, r0, #1
  404d44:	4202      	tst	r2, r0
  404d46:	f10c 0c04 	add.w	ip, ip, #4
  404d4a:	d0fa      	beq.n	404d42 <_malloc_r+0x122>
  404d4c:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  404d50:	4644      	mov	r4, r8
  404d52:	46e1      	mov	r9, ip
  404d54:	68e3      	ldr	r3, [r4, #12]
  404d56:	429c      	cmp	r4, r3
  404d58:	d107      	bne.n	404d6a <_malloc_r+0x14a>
  404d5a:	e146      	b.n	404fea <_malloc_r+0x3ca>
  404d5c:	2a00      	cmp	r2, #0
  404d5e:	f280 8157 	bge.w	405010 <_malloc_r+0x3f0>
  404d62:	68db      	ldr	r3, [r3, #12]
  404d64:	429c      	cmp	r4, r3
  404d66:	f000 8140 	beq.w	404fea <_malloc_r+0x3ca>
  404d6a:	6859      	ldr	r1, [r3, #4]
  404d6c:	f021 0103 	bic.w	r1, r1, #3
  404d70:	1b4a      	subs	r2, r1, r5
  404d72:	2a0f      	cmp	r2, #15
  404d74:	ddf2      	ble.n	404d5c <_malloc_r+0x13c>
  404d76:	461c      	mov	r4, r3
  404d78:	f854 cf08 	ldr.w	ip, [r4, #8]!
  404d7c:	68d9      	ldr	r1, [r3, #12]
  404d7e:	f045 0901 	orr.w	r9, r5, #1
  404d82:	f042 0801 	orr.w	r8, r2, #1
  404d86:	441d      	add	r5, r3
  404d88:	f8c3 9004 	str.w	r9, [r3, #4]
  404d8c:	4630      	mov	r0, r6
  404d8e:	f8cc 100c 	str.w	r1, [ip, #12]
  404d92:	f8c1 c008 	str.w	ip, [r1, #8]
  404d96:	617d      	str	r5, [r7, #20]
  404d98:	613d      	str	r5, [r7, #16]
  404d9a:	f8c5 e00c 	str.w	lr, [r5, #12]
  404d9e:	f8c5 e008 	str.w	lr, [r5, #8]
  404da2:	f8c5 8004 	str.w	r8, [r5, #4]
  404da6:	50aa      	str	r2, [r5, r2]
  404da8:	f000 fafe 	bl	4053a8 <__malloc_unlock>
  404dac:	e764      	b.n	404c78 <_malloc_r+0x58>
  404dae:	217e      	movs	r1, #126	; 0x7e
  404db0:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  404db4:	e77c      	b.n	404cb0 <_malloc_r+0x90>
  404db6:	4422      	add	r2, r4
  404db8:	6850      	ldr	r0, [r2, #4]
  404dba:	68e3      	ldr	r3, [r4, #12]
  404dbc:	68a1      	ldr	r1, [r4, #8]
  404dbe:	f040 0501 	orr.w	r5, r0, #1
  404dc2:	60cb      	str	r3, [r1, #12]
  404dc4:	4630      	mov	r0, r6
  404dc6:	6099      	str	r1, [r3, #8]
  404dc8:	6055      	str	r5, [r2, #4]
  404dca:	f000 faed 	bl	4053a8 <__malloc_unlock>
  404dce:	3408      	adds	r4, #8
  404dd0:	4620      	mov	r0, r4
  404dd2:	b003      	add	sp, #12
  404dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dd8:	4421      	add	r1, r4
  404dda:	684b      	ldr	r3, [r1, #4]
  404ddc:	4630      	mov	r0, r6
  404dde:	f043 0301 	orr.w	r3, r3, #1
  404de2:	604b      	str	r3, [r1, #4]
  404de4:	f000 fae0 	bl	4053a8 <__malloc_unlock>
  404de8:	3408      	adds	r4, #8
  404dea:	4620      	mov	r0, r4
  404dec:	b003      	add	sp, #12
  404dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404df2:	68bc      	ldr	r4, [r7, #8]
  404df4:	6863      	ldr	r3, [r4, #4]
  404df6:	f023 0903 	bic.w	r9, r3, #3
  404dfa:	45a9      	cmp	r9, r5
  404dfc:	d304      	bcc.n	404e08 <_malloc_r+0x1e8>
  404dfe:	ebc5 0309 	rsb	r3, r5, r9
  404e02:	2b0f      	cmp	r3, #15
  404e04:	f300 8091 	bgt.w	404f2a <_malloc_r+0x30a>
  404e08:	4b51      	ldr	r3, [pc, #324]	; (404f50 <_malloc_r+0x330>)
  404e0a:	4a52      	ldr	r2, [pc, #328]	; (404f54 <_malloc_r+0x334>)
  404e0c:	6819      	ldr	r1, [r3, #0]
  404e0e:	6813      	ldr	r3, [r2, #0]
  404e10:	eb05 0a01 	add.w	sl, r5, r1
  404e14:	3301      	adds	r3, #1
  404e16:	eb04 0b09 	add.w	fp, r4, r9
  404e1a:	f000 8161 	beq.w	4050e0 <_malloc_r+0x4c0>
  404e1e:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  404e22:	f10a 0a0f 	add.w	sl, sl, #15
  404e26:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  404e2a:	f02a 0a0f 	bic.w	sl, sl, #15
  404e2e:	4630      	mov	r0, r6
  404e30:	4651      	mov	r1, sl
  404e32:	9201      	str	r2, [sp, #4]
  404e34:	f000 ffcc 	bl	405dd0 <_sbrk_r>
  404e38:	f1b0 3fff 	cmp.w	r0, #4294967295
  404e3c:	4680      	mov	r8, r0
  404e3e:	9a01      	ldr	r2, [sp, #4]
  404e40:	f000 8101 	beq.w	405046 <_malloc_r+0x426>
  404e44:	4583      	cmp	fp, r0
  404e46:	f200 80fb 	bhi.w	405040 <_malloc_r+0x420>
  404e4a:	f8df c114 	ldr.w	ip, [pc, #276]	; 404f60 <_malloc_r+0x340>
  404e4e:	45c3      	cmp	fp, r8
  404e50:	f8dc 3000 	ldr.w	r3, [ip]
  404e54:	4453      	add	r3, sl
  404e56:	f8cc 3000 	str.w	r3, [ip]
  404e5a:	f000 814a 	beq.w	4050f2 <_malloc_r+0x4d2>
  404e5e:	6812      	ldr	r2, [r2, #0]
  404e60:	493c      	ldr	r1, [pc, #240]	; (404f54 <_malloc_r+0x334>)
  404e62:	3201      	adds	r2, #1
  404e64:	bf1b      	ittet	ne
  404e66:	ebcb 0b08 	rsbne	fp, fp, r8
  404e6a:	445b      	addne	r3, fp
  404e6c:	f8c1 8000 	streq.w	r8, [r1]
  404e70:	f8cc 3000 	strne.w	r3, [ip]
  404e74:	f018 0307 	ands.w	r3, r8, #7
  404e78:	f000 8114 	beq.w	4050a4 <_malloc_r+0x484>
  404e7c:	f1c3 0208 	rsb	r2, r3, #8
  404e80:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  404e84:	4490      	add	r8, r2
  404e86:	3308      	adds	r3, #8
  404e88:	44c2      	add	sl, r8
  404e8a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  404e8e:	ebca 0a03 	rsb	sl, sl, r3
  404e92:	4651      	mov	r1, sl
  404e94:	4630      	mov	r0, r6
  404e96:	f8cd c004 	str.w	ip, [sp, #4]
  404e9a:	f000 ff99 	bl	405dd0 <_sbrk_r>
  404e9e:	1c43      	adds	r3, r0, #1
  404ea0:	f8dd c004 	ldr.w	ip, [sp, #4]
  404ea4:	f000 8135 	beq.w	405112 <_malloc_r+0x4f2>
  404ea8:	ebc8 0200 	rsb	r2, r8, r0
  404eac:	4452      	add	r2, sl
  404eae:	f042 0201 	orr.w	r2, r2, #1
  404eb2:	f8dc 3000 	ldr.w	r3, [ip]
  404eb6:	42bc      	cmp	r4, r7
  404eb8:	4453      	add	r3, sl
  404eba:	f8c7 8008 	str.w	r8, [r7, #8]
  404ebe:	f8cc 3000 	str.w	r3, [ip]
  404ec2:	f8c8 2004 	str.w	r2, [r8, #4]
  404ec6:	f8df a098 	ldr.w	sl, [pc, #152]	; 404f60 <_malloc_r+0x340>
  404eca:	d015      	beq.n	404ef8 <_malloc_r+0x2d8>
  404ecc:	f1b9 0f0f 	cmp.w	r9, #15
  404ed0:	f240 80eb 	bls.w	4050aa <_malloc_r+0x48a>
  404ed4:	6861      	ldr	r1, [r4, #4]
  404ed6:	f1a9 020c 	sub.w	r2, r9, #12
  404eda:	f022 0207 	bic.w	r2, r2, #7
  404ede:	f001 0101 	and.w	r1, r1, #1
  404ee2:	ea42 0e01 	orr.w	lr, r2, r1
  404ee6:	2005      	movs	r0, #5
  404ee8:	18a1      	adds	r1, r4, r2
  404eea:	2a0f      	cmp	r2, #15
  404eec:	f8c4 e004 	str.w	lr, [r4, #4]
  404ef0:	6048      	str	r0, [r1, #4]
  404ef2:	6088      	str	r0, [r1, #8]
  404ef4:	f200 8111 	bhi.w	40511a <_malloc_r+0x4fa>
  404ef8:	4a17      	ldr	r2, [pc, #92]	; (404f58 <_malloc_r+0x338>)
  404efa:	68bc      	ldr	r4, [r7, #8]
  404efc:	6811      	ldr	r1, [r2, #0]
  404efe:	428b      	cmp	r3, r1
  404f00:	bf88      	it	hi
  404f02:	6013      	strhi	r3, [r2, #0]
  404f04:	4a15      	ldr	r2, [pc, #84]	; (404f5c <_malloc_r+0x33c>)
  404f06:	6811      	ldr	r1, [r2, #0]
  404f08:	428b      	cmp	r3, r1
  404f0a:	bf88      	it	hi
  404f0c:	6013      	strhi	r3, [r2, #0]
  404f0e:	6862      	ldr	r2, [r4, #4]
  404f10:	f022 0203 	bic.w	r2, r2, #3
  404f14:	4295      	cmp	r5, r2
  404f16:	ebc5 0302 	rsb	r3, r5, r2
  404f1a:	d801      	bhi.n	404f20 <_malloc_r+0x300>
  404f1c:	2b0f      	cmp	r3, #15
  404f1e:	dc04      	bgt.n	404f2a <_malloc_r+0x30a>
  404f20:	4630      	mov	r0, r6
  404f22:	f000 fa41 	bl	4053a8 <__malloc_unlock>
  404f26:	2400      	movs	r4, #0
  404f28:	e6a6      	b.n	404c78 <_malloc_r+0x58>
  404f2a:	f045 0201 	orr.w	r2, r5, #1
  404f2e:	f043 0301 	orr.w	r3, r3, #1
  404f32:	4425      	add	r5, r4
  404f34:	6062      	str	r2, [r4, #4]
  404f36:	4630      	mov	r0, r6
  404f38:	60bd      	str	r5, [r7, #8]
  404f3a:	606b      	str	r3, [r5, #4]
  404f3c:	f000 fa34 	bl	4053a8 <__malloc_unlock>
  404f40:	3408      	adds	r4, #8
  404f42:	4620      	mov	r0, r4
  404f44:	b003      	add	sp, #12
  404f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f4a:	bf00      	nop
  404f4c:	2000054c 	.word	0x2000054c
  404f50:	20000bc4 	.word	0x20000bc4
  404f54:	20000958 	.word	0x20000958
  404f58:	20000bc0 	.word	0x20000bc0
  404f5c:	20000bbc 	.word	0x20000bbc
  404f60:	20000bc8 	.word	0x20000bc8
  404f64:	f1bc 0f14 	cmp.w	ip, #20
  404f68:	d961      	bls.n	40502e <_malloc_r+0x40e>
  404f6a:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  404f6e:	f200 808f 	bhi.w	405090 <_malloc_r+0x470>
  404f72:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  404f76:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  404f7a:	ea4f 014c 	mov.w	r1, ip, lsl #1
  404f7e:	e697      	b.n	404cb0 <_malloc_r+0x90>
  404f80:	0a4b      	lsrs	r3, r1, #9
  404f82:	2b04      	cmp	r3, #4
  404f84:	d958      	bls.n	405038 <_malloc_r+0x418>
  404f86:	2b14      	cmp	r3, #20
  404f88:	f200 80ad 	bhi.w	4050e6 <_malloc_r+0x4c6>
  404f8c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  404f90:	0050      	lsls	r0, r2, #1
  404f92:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  404f96:	6883      	ldr	r3, [r0, #8]
  404f98:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 405154 <_malloc_r+0x534>
  404f9c:	4283      	cmp	r3, r0
  404f9e:	f000 808a 	beq.w	4050b6 <_malloc_r+0x496>
  404fa2:	685a      	ldr	r2, [r3, #4]
  404fa4:	f022 0203 	bic.w	r2, r2, #3
  404fa8:	4291      	cmp	r1, r2
  404faa:	d202      	bcs.n	404fb2 <_malloc_r+0x392>
  404fac:	689b      	ldr	r3, [r3, #8]
  404fae:	4298      	cmp	r0, r3
  404fb0:	d1f7      	bne.n	404fa2 <_malloc_r+0x382>
  404fb2:	68d9      	ldr	r1, [r3, #12]
  404fb4:	687a      	ldr	r2, [r7, #4]
  404fb6:	60e1      	str	r1, [r4, #12]
  404fb8:	60a3      	str	r3, [r4, #8]
  404fba:	608c      	str	r4, [r1, #8]
  404fbc:	60dc      	str	r4, [r3, #12]
  404fbe:	e6b6      	b.n	404d2e <_malloc_r+0x10e>
  404fc0:	f045 0701 	orr.w	r7, r5, #1
  404fc4:	f042 0101 	orr.w	r1, r2, #1
  404fc8:	4425      	add	r5, r4
  404fca:	6067      	str	r7, [r4, #4]
  404fcc:	4630      	mov	r0, r6
  404fce:	615d      	str	r5, [r3, #20]
  404fd0:	611d      	str	r5, [r3, #16]
  404fd2:	f8c5 e00c 	str.w	lr, [r5, #12]
  404fd6:	f8c5 e008 	str.w	lr, [r5, #8]
  404fda:	6069      	str	r1, [r5, #4]
  404fdc:	50aa      	str	r2, [r5, r2]
  404fde:	3408      	adds	r4, #8
  404fe0:	f000 f9e2 	bl	4053a8 <__malloc_unlock>
  404fe4:	e648      	b.n	404c78 <_malloc_r+0x58>
  404fe6:	685a      	ldr	r2, [r3, #4]
  404fe8:	e6a1      	b.n	404d2e <_malloc_r+0x10e>
  404fea:	f109 0901 	add.w	r9, r9, #1
  404fee:	f019 0f03 	tst.w	r9, #3
  404ff2:	f104 0408 	add.w	r4, r4, #8
  404ff6:	f47f aead 	bne.w	404d54 <_malloc_r+0x134>
  404ffa:	e02d      	b.n	405058 <_malloc_r+0x438>
  404ffc:	f104 0308 	add.w	r3, r4, #8
  405000:	6964      	ldr	r4, [r4, #20]
  405002:	42a3      	cmp	r3, r4
  405004:	bf08      	it	eq
  405006:	f10c 0c02 	addeq.w	ip, ip, #2
  40500a:	f43f ae67 	beq.w	404cdc <_malloc_r+0xbc>
  40500e:	e623      	b.n	404c58 <_malloc_r+0x38>
  405010:	4419      	add	r1, r3
  405012:	6848      	ldr	r0, [r1, #4]
  405014:	461c      	mov	r4, r3
  405016:	f854 2f08 	ldr.w	r2, [r4, #8]!
  40501a:	68db      	ldr	r3, [r3, #12]
  40501c:	f040 0501 	orr.w	r5, r0, #1
  405020:	604d      	str	r5, [r1, #4]
  405022:	4630      	mov	r0, r6
  405024:	60d3      	str	r3, [r2, #12]
  405026:	609a      	str	r2, [r3, #8]
  405028:	f000 f9be 	bl	4053a8 <__malloc_unlock>
  40502c:	e624      	b.n	404c78 <_malloc_r+0x58>
  40502e:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  405032:	ea4f 014c 	mov.w	r1, ip, lsl #1
  405036:	e63b      	b.n	404cb0 <_malloc_r+0x90>
  405038:	098a      	lsrs	r2, r1, #6
  40503a:	3238      	adds	r2, #56	; 0x38
  40503c:	0050      	lsls	r0, r2, #1
  40503e:	e7a8      	b.n	404f92 <_malloc_r+0x372>
  405040:	42bc      	cmp	r4, r7
  405042:	f43f af02 	beq.w	404e4a <_malloc_r+0x22a>
  405046:	68bc      	ldr	r4, [r7, #8]
  405048:	6862      	ldr	r2, [r4, #4]
  40504a:	f022 0203 	bic.w	r2, r2, #3
  40504e:	e761      	b.n	404f14 <_malloc_r+0x2f4>
  405050:	f8d8 8000 	ldr.w	r8, [r8]
  405054:	4598      	cmp	r8, r3
  405056:	d17a      	bne.n	40514e <_malloc_r+0x52e>
  405058:	f01c 0f03 	tst.w	ip, #3
  40505c:	f1a8 0308 	sub.w	r3, r8, #8
  405060:	f10c 3cff 	add.w	ip, ip, #4294967295
  405064:	d1f4      	bne.n	405050 <_malloc_r+0x430>
  405066:	687b      	ldr	r3, [r7, #4]
  405068:	ea23 0300 	bic.w	r3, r3, r0
  40506c:	607b      	str	r3, [r7, #4]
  40506e:	0040      	lsls	r0, r0, #1
  405070:	4298      	cmp	r0, r3
  405072:	f63f aebe 	bhi.w	404df2 <_malloc_r+0x1d2>
  405076:	2800      	cmp	r0, #0
  405078:	f43f aebb 	beq.w	404df2 <_malloc_r+0x1d2>
  40507c:	4203      	tst	r3, r0
  40507e:	46cc      	mov	ip, r9
  405080:	f47f ae64 	bne.w	404d4c <_malloc_r+0x12c>
  405084:	0040      	lsls	r0, r0, #1
  405086:	4203      	tst	r3, r0
  405088:	f10c 0c04 	add.w	ip, ip, #4
  40508c:	d0fa      	beq.n	405084 <_malloc_r+0x464>
  40508e:	e65d      	b.n	404d4c <_malloc_r+0x12c>
  405090:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  405094:	d819      	bhi.n	4050ca <_malloc_r+0x4aa>
  405096:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  40509a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  40509e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4050a2:	e605      	b.n	404cb0 <_malloc_r+0x90>
  4050a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4050a8:	e6ee      	b.n	404e88 <_malloc_r+0x268>
  4050aa:	2301      	movs	r3, #1
  4050ac:	f8c8 3004 	str.w	r3, [r8, #4]
  4050b0:	4644      	mov	r4, r8
  4050b2:	2200      	movs	r2, #0
  4050b4:	e72e      	b.n	404f14 <_malloc_r+0x2f4>
  4050b6:	1092      	asrs	r2, r2, #2
  4050b8:	2001      	movs	r0, #1
  4050ba:	4090      	lsls	r0, r2
  4050bc:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4050c0:	4619      	mov	r1, r3
  4050c2:	4302      	orrs	r2, r0
  4050c4:	f8c8 2004 	str.w	r2, [r8, #4]
  4050c8:	e775      	b.n	404fb6 <_malloc_r+0x396>
  4050ca:	f240 5354 	movw	r3, #1364	; 0x554
  4050ce:	459c      	cmp	ip, r3
  4050d0:	d81b      	bhi.n	40510a <_malloc_r+0x4ea>
  4050d2:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  4050d6:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  4050da:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4050de:	e5e7      	b.n	404cb0 <_malloc_r+0x90>
  4050e0:	f10a 0a10 	add.w	sl, sl, #16
  4050e4:	e6a3      	b.n	404e2e <_malloc_r+0x20e>
  4050e6:	2b54      	cmp	r3, #84	; 0x54
  4050e8:	d81f      	bhi.n	40512a <_malloc_r+0x50a>
  4050ea:	0b0a      	lsrs	r2, r1, #12
  4050ec:	326e      	adds	r2, #110	; 0x6e
  4050ee:	0050      	lsls	r0, r2, #1
  4050f0:	e74f      	b.n	404f92 <_malloc_r+0x372>
  4050f2:	f3cb 010b 	ubfx	r1, fp, #0, #12
  4050f6:	2900      	cmp	r1, #0
  4050f8:	f47f aeb1 	bne.w	404e5e <_malloc_r+0x23e>
  4050fc:	eb0a 0109 	add.w	r1, sl, r9
  405100:	68ba      	ldr	r2, [r7, #8]
  405102:	f041 0101 	orr.w	r1, r1, #1
  405106:	6051      	str	r1, [r2, #4]
  405108:	e6f6      	b.n	404ef8 <_malloc_r+0x2d8>
  40510a:	21fc      	movs	r1, #252	; 0xfc
  40510c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  405110:	e5ce      	b.n	404cb0 <_malloc_r+0x90>
  405112:	2201      	movs	r2, #1
  405114:	f04f 0a00 	mov.w	sl, #0
  405118:	e6cb      	b.n	404eb2 <_malloc_r+0x292>
  40511a:	f104 0108 	add.w	r1, r4, #8
  40511e:	4630      	mov	r0, r6
  405120:	f7ff fc82 	bl	404a28 <_free_r>
  405124:	f8da 3000 	ldr.w	r3, [sl]
  405128:	e6e6      	b.n	404ef8 <_malloc_r+0x2d8>
  40512a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40512e:	d803      	bhi.n	405138 <_malloc_r+0x518>
  405130:	0bca      	lsrs	r2, r1, #15
  405132:	3277      	adds	r2, #119	; 0x77
  405134:	0050      	lsls	r0, r2, #1
  405136:	e72c      	b.n	404f92 <_malloc_r+0x372>
  405138:	f240 5254 	movw	r2, #1364	; 0x554
  40513c:	4293      	cmp	r3, r2
  40513e:	d803      	bhi.n	405148 <_malloc_r+0x528>
  405140:	0c8a      	lsrs	r2, r1, #18
  405142:	327c      	adds	r2, #124	; 0x7c
  405144:	0050      	lsls	r0, r2, #1
  405146:	e724      	b.n	404f92 <_malloc_r+0x372>
  405148:	20fc      	movs	r0, #252	; 0xfc
  40514a:	227e      	movs	r2, #126	; 0x7e
  40514c:	e721      	b.n	404f92 <_malloc_r+0x372>
  40514e:	687b      	ldr	r3, [r7, #4]
  405150:	e78d      	b.n	40506e <_malloc_r+0x44e>
  405152:	bf00      	nop
  405154:	2000054c 	.word	0x2000054c

00405158 <memchr>:
  405158:	0783      	lsls	r3, r0, #30
  40515a:	b470      	push	{r4, r5, r6}
  40515c:	b2c9      	uxtb	r1, r1
  40515e:	d040      	beq.n	4051e2 <memchr+0x8a>
  405160:	1e54      	subs	r4, r2, #1
  405162:	b32a      	cbz	r2, 4051b0 <memchr+0x58>
  405164:	7803      	ldrb	r3, [r0, #0]
  405166:	428b      	cmp	r3, r1
  405168:	d023      	beq.n	4051b2 <memchr+0x5a>
  40516a:	1c43      	adds	r3, r0, #1
  40516c:	e004      	b.n	405178 <memchr+0x20>
  40516e:	b1fc      	cbz	r4, 4051b0 <memchr+0x58>
  405170:	7805      	ldrb	r5, [r0, #0]
  405172:	4614      	mov	r4, r2
  405174:	428d      	cmp	r5, r1
  405176:	d01c      	beq.n	4051b2 <memchr+0x5a>
  405178:	f013 0f03 	tst.w	r3, #3
  40517c:	4618      	mov	r0, r3
  40517e:	f104 32ff 	add.w	r2, r4, #4294967295
  405182:	f103 0301 	add.w	r3, r3, #1
  405186:	d1f2      	bne.n	40516e <memchr+0x16>
  405188:	2c03      	cmp	r4, #3
  40518a:	d814      	bhi.n	4051b6 <memchr+0x5e>
  40518c:	1e65      	subs	r5, r4, #1
  40518e:	b354      	cbz	r4, 4051e6 <memchr+0x8e>
  405190:	7803      	ldrb	r3, [r0, #0]
  405192:	428b      	cmp	r3, r1
  405194:	d00d      	beq.n	4051b2 <memchr+0x5a>
  405196:	1c42      	adds	r2, r0, #1
  405198:	2300      	movs	r3, #0
  40519a:	e002      	b.n	4051a2 <memchr+0x4a>
  40519c:	7804      	ldrb	r4, [r0, #0]
  40519e:	428c      	cmp	r4, r1
  4051a0:	d007      	beq.n	4051b2 <memchr+0x5a>
  4051a2:	42ab      	cmp	r3, r5
  4051a4:	4610      	mov	r0, r2
  4051a6:	f103 0301 	add.w	r3, r3, #1
  4051aa:	f102 0201 	add.w	r2, r2, #1
  4051ae:	d1f5      	bne.n	40519c <memchr+0x44>
  4051b0:	2000      	movs	r0, #0
  4051b2:	bc70      	pop	{r4, r5, r6}
  4051b4:	4770      	bx	lr
  4051b6:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  4051ba:	4603      	mov	r3, r0
  4051bc:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  4051c0:	681a      	ldr	r2, [r3, #0]
  4051c2:	4618      	mov	r0, r3
  4051c4:	4072      	eors	r2, r6
  4051c6:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  4051ca:	ea25 0202 	bic.w	r2, r5, r2
  4051ce:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4051d2:	f103 0304 	add.w	r3, r3, #4
  4051d6:	d1d9      	bne.n	40518c <memchr+0x34>
  4051d8:	3c04      	subs	r4, #4
  4051da:	2c03      	cmp	r4, #3
  4051dc:	4618      	mov	r0, r3
  4051de:	d8ef      	bhi.n	4051c0 <memchr+0x68>
  4051e0:	e7d4      	b.n	40518c <memchr+0x34>
  4051e2:	4614      	mov	r4, r2
  4051e4:	e7d0      	b.n	405188 <memchr+0x30>
  4051e6:	4620      	mov	r0, r4
  4051e8:	e7e3      	b.n	4051b2 <memchr+0x5a>
  4051ea:	bf00      	nop

004051ec <memcpy>:
  4051ec:	4684      	mov	ip, r0
  4051ee:	ea41 0300 	orr.w	r3, r1, r0
  4051f2:	f013 0303 	ands.w	r3, r3, #3
  4051f6:	d149      	bne.n	40528c <memcpy+0xa0>
  4051f8:	3a40      	subs	r2, #64	; 0x40
  4051fa:	d323      	bcc.n	405244 <memcpy+0x58>
  4051fc:	680b      	ldr	r3, [r1, #0]
  4051fe:	6003      	str	r3, [r0, #0]
  405200:	684b      	ldr	r3, [r1, #4]
  405202:	6043      	str	r3, [r0, #4]
  405204:	688b      	ldr	r3, [r1, #8]
  405206:	6083      	str	r3, [r0, #8]
  405208:	68cb      	ldr	r3, [r1, #12]
  40520a:	60c3      	str	r3, [r0, #12]
  40520c:	690b      	ldr	r3, [r1, #16]
  40520e:	6103      	str	r3, [r0, #16]
  405210:	694b      	ldr	r3, [r1, #20]
  405212:	6143      	str	r3, [r0, #20]
  405214:	698b      	ldr	r3, [r1, #24]
  405216:	6183      	str	r3, [r0, #24]
  405218:	69cb      	ldr	r3, [r1, #28]
  40521a:	61c3      	str	r3, [r0, #28]
  40521c:	6a0b      	ldr	r3, [r1, #32]
  40521e:	6203      	str	r3, [r0, #32]
  405220:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  405222:	6243      	str	r3, [r0, #36]	; 0x24
  405224:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  405226:	6283      	str	r3, [r0, #40]	; 0x28
  405228:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  40522a:	62c3      	str	r3, [r0, #44]	; 0x2c
  40522c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40522e:	6303      	str	r3, [r0, #48]	; 0x30
  405230:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  405232:	6343      	str	r3, [r0, #52]	; 0x34
  405234:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  405236:	6383      	str	r3, [r0, #56]	; 0x38
  405238:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  40523a:	63c3      	str	r3, [r0, #60]	; 0x3c
  40523c:	3040      	adds	r0, #64	; 0x40
  40523e:	3140      	adds	r1, #64	; 0x40
  405240:	3a40      	subs	r2, #64	; 0x40
  405242:	d2db      	bcs.n	4051fc <memcpy+0x10>
  405244:	3230      	adds	r2, #48	; 0x30
  405246:	d30b      	bcc.n	405260 <memcpy+0x74>
  405248:	680b      	ldr	r3, [r1, #0]
  40524a:	6003      	str	r3, [r0, #0]
  40524c:	684b      	ldr	r3, [r1, #4]
  40524e:	6043      	str	r3, [r0, #4]
  405250:	688b      	ldr	r3, [r1, #8]
  405252:	6083      	str	r3, [r0, #8]
  405254:	68cb      	ldr	r3, [r1, #12]
  405256:	60c3      	str	r3, [r0, #12]
  405258:	3010      	adds	r0, #16
  40525a:	3110      	adds	r1, #16
  40525c:	3a10      	subs	r2, #16
  40525e:	d2f3      	bcs.n	405248 <memcpy+0x5c>
  405260:	320c      	adds	r2, #12
  405262:	d305      	bcc.n	405270 <memcpy+0x84>
  405264:	f851 3b04 	ldr.w	r3, [r1], #4
  405268:	f840 3b04 	str.w	r3, [r0], #4
  40526c:	3a04      	subs	r2, #4
  40526e:	d2f9      	bcs.n	405264 <memcpy+0x78>
  405270:	3204      	adds	r2, #4
  405272:	d008      	beq.n	405286 <memcpy+0x9a>
  405274:	07d2      	lsls	r2, r2, #31
  405276:	bf1c      	itt	ne
  405278:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40527c:	f800 3b01 	strbne.w	r3, [r0], #1
  405280:	d301      	bcc.n	405286 <memcpy+0x9a>
  405282:	880b      	ldrh	r3, [r1, #0]
  405284:	8003      	strh	r3, [r0, #0]
  405286:	4660      	mov	r0, ip
  405288:	4770      	bx	lr
  40528a:	bf00      	nop
  40528c:	2a08      	cmp	r2, #8
  40528e:	d313      	bcc.n	4052b8 <memcpy+0xcc>
  405290:	078b      	lsls	r3, r1, #30
  405292:	d0b1      	beq.n	4051f8 <memcpy+0xc>
  405294:	f010 0303 	ands.w	r3, r0, #3
  405298:	d0ae      	beq.n	4051f8 <memcpy+0xc>
  40529a:	f1c3 0304 	rsb	r3, r3, #4
  40529e:	1ad2      	subs	r2, r2, r3
  4052a0:	07db      	lsls	r3, r3, #31
  4052a2:	bf1c      	itt	ne
  4052a4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4052a8:	f800 3b01 	strbne.w	r3, [r0], #1
  4052ac:	d3a4      	bcc.n	4051f8 <memcpy+0xc>
  4052ae:	f831 3b02 	ldrh.w	r3, [r1], #2
  4052b2:	f820 3b02 	strh.w	r3, [r0], #2
  4052b6:	e79f      	b.n	4051f8 <memcpy+0xc>
  4052b8:	3a04      	subs	r2, #4
  4052ba:	d3d9      	bcc.n	405270 <memcpy+0x84>
  4052bc:	3a01      	subs	r2, #1
  4052be:	f811 3b01 	ldrb.w	r3, [r1], #1
  4052c2:	f800 3b01 	strb.w	r3, [r0], #1
  4052c6:	d2f9      	bcs.n	4052bc <memcpy+0xd0>
  4052c8:	780b      	ldrb	r3, [r1, #0]
  4052ca:	7003      	strb	r3, [r0, #0]
  4052cc:	784b      	ldrb	r3, [r1, #1]
  4052ce:	7043      	strb	r3, [r0, #1]
  4052d0:	788b      	ldrb	r3, [r1, #2]
  4052d2:	7083      	strb	r3, [r0, #2]
  4052d4:	4660      	mov	r0, ip
  4052d6:	4770      	bx	lr

004052d8 <memmove>:
  4052d8:	4288      	cmp	r0, r1
  4052da:	b4f0      	push	{r4, r5, r6, r7}
  4052dc:	d910      	bls.n	405300 <memmove+0x28>
  4052de:	188c      	adds	r4, r1, r2
  4052e0:	42a0      	cmp	r0, r4
  4052e2:	d20d      	bcs.n	405300 <memmove+0x28>
  4052e4:	1885      	adds	r5, r0, r2
  4052e6:	1e53      	subs	r3, r2, #1
  4052e8:	b142      	cbz	r2, 4052fc <memmove+0x24>
  4052ea:	4621      	mov	r1, r4
  4052ec:	462a      	mov	r2, r5
  4052ee:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  4052f2:	3b01      	subs	r3, #1
  4052f4:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4052f8:	1c5c      	adds	r4, r3, #1
  4052fa:	d1f8      	bne.n	4052ee <memmove+0x16>
  4052fc:	bcf0      	pop	{r4, r5, r6, r7}
  4052fe:	4770      	bx	lr
  405300:	2a0f      	cmp	r2, #15
  405302:	d944      	bls.n	40538e <memmove+0xb6>
  405304:	ea40 0301 	orr.w	r3, r0, r1
  405308:	079b      	lsls	r3, r3, #30
  40530a:	d144      	bne.n	405396 <memmove+0xbe>
  40530c:	f1a2 0710 	sub.w	r7, r2, #16
  405310:	093f      	lsrs	r7, r7, #4
  405312:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  405316:	3610      	adds	r6, #16
  405318:	460c      	mov	r4, r1
  40531a:	4603      	mov	r3, r0
  40531c:	6825      	ldr	r5, [r4, #0]
  40531e:	3310      	adds	r3, #16
  405320:	f843 5c10 	str.w	r5, [r3, #-16]
  405324:	6865      	ldr	r5, [r4, #4]
  405326:	3410      	adds	r4, #16
  405328:	f843 5c0c 	str.w	r5, [r3, #-12]
  40532c:	f854 5c08 	ldr.w	r5, [r4, #-8]
  405330:	f843 5c08 	str.w	r5, [r3, #-8]
  405334:	f854 5c04 	ldr.w	r5, [r4, #-4]
  405338:	f843 5c04 	str.w	r5, [r3, #-4]
  40533c:	42b3      	cmp	r3, r6
  40533e:	d1ed      	bne.n	40531c <memmove+0x44>
  405340:	1c7b      	adds	r3, r7, #1
  405342:	f002 0c0f 	and.w	ip, r2, #15
  405346:	011b      	lsls	r3, r3, #4
  405348:	f1bc 0f03 	cmp.w	ip, #3
  40534c:	4419      	add	r1, r3
  40534e:	4403      	add	r3, r0
  405350:	d923      	bls.n	40539a <memmove+0xc2>
  405352:	460e      	mov	r6, r1
  405354:	461d      	mov	r5, r3
  405356:	4664      	mov	r4, ip
  405358:	f856 7b04 	ldr.w	r7, [r6], #4
  40535c:	3c04      	subs	r4, #4
  40535e:	2c03      	cmp	r4, #3
  405360:	f845 7b04 	str.w	r7, [r5], #4
  405364:	d8f8      	bhi.n	405358 <memmove+0x80>
  405366:	f1ac 0404 	sub.w	r4, ip, #4
  40536a:	f024 0403 	bic.w	r4, r4, #3
  40536e:	3404      	adds	r4, #4
  405370:	f002 0203 	and.w	r2, r2, #3
  405374:	4423      	add	r3, r4
  405376:	4421      	add	r1, r4
  405378:	2a00      	cmp	r2, #0
  40537a:	d0bf      	beq.n	4052fc <memmove+0x24>
  40537c:	441a      	add	r2, r3
  40537e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405382:	f803 4b01 	strb.w	r4, [r3], #1
  405386:	4293      	cmp	r3, r2
  405388:	d1f9      	bne.n	40537e <memmove+0xa6>
  40538a:	bcf0      	pop	{r4, r5, r6, r7}
  40538c:	4770      	bx	lr
  40538e:	4603      	mov	r3, r0
  405390:	2a00      	cmp	r2, #0
  405392:	d1f3      	bne.n	40537c <memmove+0xa4>
  405394:	e7b2      	b.n	4052fc <memmove+0x24>
  405396:	4603      	mov	r3, r0
  405398:	e7f0      	b.n	40537c <memmove+0xa4>
  40539a:	4662      	mov	r2, ip
  40539c:	2a00      	cmp	r2, #0
  40539e:	d1ed      	bne.n	40537c <memmove+0xa4>
  4053a0:	e7ac      	b.n	4052fc <memmove+0x24>
  4053a2:	bf00      	nop

004053a4 <__malloc_lock>:
  4053a4:	4770      	bx	lr
  4053a6:	bf00      	nop

004053a8 <__malloc_unlock>:
  4053a8:	4770      	bx	lr
  4053aa:	bf00      	nop

004053ac <_Balloc>:
  4053ac:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  4053ae:	b570      	push	{r4, r5, r6, lr}
  4053b0:	4605      	mov	r5, r0
  4053b2:	460c      	mov	r4, r1
  4053b4:	b14a      	cbz	r2, 4053ca <_Balloc+0x1e>
  4053b6:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  4053ba:	b180      	cbz	r0, 4053de <_Balloc+0x32>
  4053bc:	6801      	ldr	r1, [r0, #0]
  4053be:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  4053c2:	2200      	movs	r2, #0
  4053c4:	6102      	str	r2, [r0, #16]
  4053c6:	60c2      	str	r2, [r0, #12]
  4053c8:	bd70      	pop	{r4, r5, r6, pc}
  4053ca:	2221      	movs	r2, #33	; 0x21
  4053cc:	2104      	movs	r1, #4
  4053ce:	f000 fe6b 	bl	4060a8 <_calloc_r>
  4053d2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4053d4:	4602      	mov	r2, r0
  4053d6:	2800      	cmp	r0, #0
  4053d8:	d1ed      	bne.n	4053b6 <_Balloc+0xa>
  4053da:	2000      	movs	r0, #0
  4053dc:	bd70      	pop	{r4, r5, r6, pc}
  4053de:	2101      	movs	r1, #1
  4053e0:	fa01 f604 	lsl.w	r6, r1, r4
  4053e4:	1d72      	adds	r2, r6, #5
  4053e6:	4628      	mov	r0, r5
  4053e8:	0092      	lsls	r2, r2, #2
  4053ea:	f000 fe5d 	bl	4060a8 <_calloc_r>
  4053ee:	2800      	cmp	r0, #0
  4053f0:	d0f3      	beq.n	4053da <_Balloc+0x2e>
  4053f2:	6044      	str	r4, [r0, #4]
  4053f4:	6086      	str	r6, [r0, #8]
  4053f6:	e7e4      	b.n	4053c2 <_Balloc+0x16>

004053f8 <_Bfree>:
  4053f8:	b131      	cbz	r1, 405408 <_Bfree+0x10>
  4053fa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4053fc:	684a      	ldr	r2, [r1, #4]
  4053fe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405402:	6008      	str	r0, [r1, #0]
  405404:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405408:	4770      	bx	lr
  40540a:	bf00      	nop

0040540c <__multadd>:
  40540c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405410:	690f      	ldr	r7, [r1, #16]
  405412:	b083      	sub	sp, #12
  405414:	4688      	mov	r8, r1
  405416:	4681      	mov	r9, r0
  405418:	f101 0514 	add.w	r5, r1, #20
  40541c:	2400      	movs	r4, #0
  40541e:	682e      	ldr	r6, [r5, #0]
  405420:	3401      	adds	r4, #1
  405422:	b2b1      	uxth	r1, r6
  405424:	0c36      	lsrs	r6, r6, #16
  405426:	fb02 3301 	mla	r3, r2, r1, r3
  40542a:	fb02 f606 	mul.w	r6, r2, r6
  40542e:	b299      	uxth	r1, r3
  405430:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  405434:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  405438:	42a7      	cmp	r7, r4
  40543a:	f845 1b04 	str.w	r1, [r5], #4
  40543e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  405442:	dcec      	bgt.n	40541e <__multadd+0x12>
  405444:	b14b      	cbz	r3, 40545a <__multadd+0x4e>
  405446:	f8d8 2008 	ldr.w	r2, [r8, #8]
  40544a:	4297      	cmp	r7, r2
  40544c:	da09      	bge.n	405462 <__multadd+0x56>
  40544e:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  405452:	3701      	adds	r7, #1
  405454:	6153      	str	r3, [r2, #20]
  405456:	f8c8 7010 	str.w	r7, [r8, #16]
  40545a:	4640      	mov	r0, r8
  40545c:	b003      	add	sp, #12
  40545e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405462:	f8d8 1004 	ldr.w	r1, [r8, #4]
  405466:	4648      	mov	r0, r9
  405468:	3101      	adds	r1, #1
  40546a:	9301      	str	r3, [sp, #4]
  40546c:	f7ff ff9e 	bl	4053ac <_Balloc>
  405470:	f8d8 2010 	ldr.w	r2, [r8, #16]
  405474:	f108 010c 	add.w	r1, r8, #12
  405478:	3202      	adds	r2, #2
  40547a:	4604      	mov	r4, r0
  40547c:	0092      	lsls	r2, r2, #2
  40547e:	300c      	adds	r0, #12
  405480:	f7ff feb4 	bl	4051ec <memcpy>
  405484:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  405488:	f8d8 1004 	ldr.w	r1, [r8, #4]
  40548c:	9b01      	ldr	r3, [sp, #4]
  40548e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405492:	f8c8 0000 	str.w	r0, [r8]
  405496:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  40549a:	46a0      	mov	r8, r4
  40549c:	e7d7      	b.n	40544e <__multadd+0x42>
  40549e:	bf00      	nop

004054a0 <__hi0bits>:
  4054a0:	0c03      	lsrs	r3, r0, #16
  4054a2:	041b      	lsls	r3, r3, #16
  4054a4:	b9b3      	cbnz	r3, 4054d4 <__hi0bits+0x34>
  4054a6:	0400      	lsls	r0, r0, #16
  4054a8:	2310      	movs	r3, #16
  4054aa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4054ae:	bf04      	itt	eq
  4054b0:	0200      	lsleq	r0, r0, #8
  4054b2:	3308      	addeq	r3, #8
  4054b4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  4054b8:	bf04      	itt	eq
  4054ba:	0100      	lsleq	r0, r0, #4
  4054bc:	3304      	addeq	r3, #4
  4054be:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  4054c2:	bf04      	itt	eq
  4054c4:	0080      	lsleq	r0, r0, #2
  4054c6:	3302      	addeq	r3, #2
  4054c8:	2800      	cmp	r0, #0
  4054ca:	db07      	blt.n	4054dc <__hi0bits+0x3c>
  4054cc:	0042      	lsls	r2, r0, #1
  4054ce:	d403      	bmi.n	4054d8 <__hi0bits+0x38>
  4054d0:	2020      	movs	r0, #32
  4054d2:	4770      	bx	lr
  4054d4:	2300      	movs	r3, #0
  4054d6:	e7e8      	b.n	4054aa <__hi0bits+0xa>
  4054d8:	1c58      	adds	r0, r3, #1
  4054da:	4770      	bx	lr
  4054dc:	4618      	mov	r0, r3
  4054de:	4770      	bx	lr

004054e0 <__lo0bits>:
  4054e0:	6803      	ldr	r3, [r0, #0]
  4054e2:	f013 0207 	ands.w	r2, r3, #7
  4054e6:	d007      	beq.n	4054f8 <__lo0bits+0x18>
  4054e8:	07d9      	lsls	r1, r3, #31
  4054ea:	d420      	bmi.n	40552e <__lo0bits+0x4e>
  4054ec:	079a      	lsls	r2, r3, #30
  4054ee:	d420      	bmi.n	405532 <__lo0bits+0x52>
  4054f0:	089b      	lsrs	r3, r3, #2
  4054f2:	6003      	str	r3, [r0, #0]
  4054f4:	2002      	movs	r0, #2
  4054f6:	4770      	bx	lr
  4054f8:	b299      	uxth	r1, r3
  4054fa:	b909      	cbnz	r1, 405500 <__lo0bits+0x20>
  4054fc:	0c1b      	lsrs	r3, r3, #16
  4054fe:	2210      	movs	r2, #16
  405500:	f013 0fff 	tst.w	r3, #255	; 0xff
  405504:	bf04      	itt	eq
  405506:	0a1b      	lsreq	r3, r3, #8
  405508:	3208      	addeq	r2, #8
  40550a:	0719      	lsls	r1, r3, #28
  40550c:	bf04      	itt	eq
  40550e:	091b      	lsreq	r3, r3, #4
  405510:	3204      	addeq	r2, #4
  405512:	0799      	lsls	r1, r3, #30
  405514:	bf04      	itt	eq
  405516:	089b      	lsreq	r3, r3, #2
  405518:	3202      	addeq	r2, #2
  40551a:	07d9      	lsls	r1, r3, #31
  40551c:	d404      	bmi.n	405528 <__lo0bits+0x48>
  40551e:	085b      	lsrs	r3, r3, #1
  405520:	d101      	bne.n	405526 <__lo0bits+0x46>
  405522:	2020      	movs	r0, #32
  405524:	4770      	bx	lr
  405526:	3201      	adds	r2, #1
  405528:	6003      	str	r3, [r0, #0]
  40552a:	4610      	mov	r0, r2
  40552c:	4770      	bx	lr
  40552e:	2000      	movs	r0, #0
  405530:	4770      	bx	lr
  405532:	085b      	lsrs	r3, r3, #1
  405534:	6003      	str	r3, [r0, #0]
  405536:	2001      	movs	r0, #1
  405538:	4770      	bx	lr
  40553a:	bf00      	nop

0040553c <__i2b>:
  40553c:	b510      	push	{r4, lr}
  40553e:	460c      	mov	r4, r1
  405540:	2101      	movs	r1, #1
  405542:	f7ff ff33 	bl	4053ac <_Balloc>
  405546:	2201      	movs	r2, #1
  405548:	6144      	str	r4, [r0, #20]
  40554a:	6102      	str	r2, [r0, #16]
  40554c:	bd10      	pop	{r4, pc}
  40554e:	bf00      	nop

00405550 <__multiply>:
  405550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405554:	690d      	ldr	r5, [r1, #16]
  405556:	f8d2 9010 	ldr.w	r9, [r2, #16]
  40555a:	b085      	sub	sp, #20
  40555c:	454d      	cmp	r5, r9
  40555e:	460c      	mov	r4, r1
  405560:	4692      	mov	sl, r2
  405562:	da04      	bge.n	40556e <__multiply+0x1e>
  405564:	462a      	mov	r2, r5
  405566:	4654      	mov	r4, sl
  405568:	464d      	mov	r5, r9
  40556a:	468a      	mov	sl, r1
  40556c:	4691      	mov	r9, r2
  40556e:	68a3      	ldr	r3, [r4, #8]
  405570:	eb05 0709 	add.w	r7, r5, r9
  405574:	6861      	ldr	r1, [r4, #4]
  405576:	429f      	cmp	r7, r3
  405578:	bfc8      	it	gt
  40557a:	3101      	addgt	r1, #1
  40557c:	f7ff ff16 	bl	4053ac <_Balloc>
  405580:	f100 0614 	add.w	r6, r0, #20
  405584:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  405588:	4546      	cmp	r6, r8
  40558a:	9001      	str	r0, [sp, #4]
  40558c:	d205      	bcs.n	40559a <__multiply+0x4a>
  40558e:	4633      	mov	r3, r6
  405590:	2000      	movs	r0, #0
  405592:	f843 0b04 	str.w	r0, [r3], #4
  405596:	4598      	cmp	r8, r3
  405598:	d8fb      	bhi.n	405592 <__multiply+0x42>
  40559a:	f10a 0c14 	add.w	ip, sl, #20
  40559e:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  4055a2:	3414      	adds	r4, #20
  4055a4:	45cc      	cmp	ip, r9
  4055a6:	9400      	str	r4, [sp, #0]
  4055a8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  4055ac:	d25b      	bcs.n	405666 <__multiply+0x116>
  4055ae:	f8cd 8008 	str.w	r8, [sp, #8]
  4055b2:	9703      	str	r7, [sp, #12]
  4055b4:	46c8      	mov	r8, r9
  4055b6:	f85c 3b04 	ldr.w	r3, [ip], #4
  4055ba:	b29c      	uxth	r4, r3
  4055bc:	b324      	cbz	r4, 405608 <__multiply+0xb8>
  4055be:	9a00      	ldr	r2, [sp, #0]
  4055c0:	4633      	mov	r3, r6
  4055c2:	f04f 0900 	mov.w	r9, #0
  4055c6:	e000      	b.n	4055ca <__multiply+0x7a>
  4055c8:	460b      	mov	r3, r1
  4055ca:	f852 7b04 	ldr.w	r7, [r2], #4
  4055ce:	6819      	ldr	r1, [r3, #0]
  4055d0:	fa1f fb87 	uxth.w	fp, r7
  4055d4:	fa1f fa81 	uxth.w	sl, r1
  4055d8:	0c38      	lsrs	r0, r7, #16
  4055da:	0c09      	lsrs	r1, r1, #16
  4055dc:	fb04 aa0b 	mla	sl, r4, fp, sl
  4055e0:	fb04 1000 	mla	r0, r4, r0, r1
  4055e4:	44d1      	add	r9, sl
  4055e6:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  4055ea:	fa1f f989 	uxth.w	r9, r9
  4055ee:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  4055f2:	4619      	mov	r1, r3
  4055f4:	4295      	cmp	r5, r2
  4055f6:	ea4f 4910 	mov.w	r9, r0, lsr #16
  4055fa:	f841 7b04 	str.w	r7, [r1], #4
  4055fe:	d8e3      	bhi.n	4055c8 <__multiply+0x78>
  405600:	f8c3 9004 	str.w	r9, [r3, #4]
  405604:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  405608:	ea5f 4913 	movs.w	r9, r3, lsr #16
  40560c:	d024      	beq.n	405658 <__multiply+0x108>
  40560e:	f8d6 a000 	ldr.w	sl, [r6]
  405612:	9b00      	ldr	r3, [sp, #0]
  405614:	4650      	mov	r0, sl
  405616:	4631      	mov	r1, r6
  405618:	f04f 0b00 	mov.w	fp, #0
  40561c:	e000      	b.n	405620 <__multiply+0xd0>
  40561e:	4611      	mov	r1, r2
  405620:	881a      	ldrh	r2, [r3, #0]
  405622:	0c00      	lsrs	r0, r0, #16
  405624:	fb09 0002 	mla	r0, r9, r2, r0
  405628:	fa1f fa8a 	uxth.w	sl, sl
  40562c:	4483      	add	fp, r0
  40562e:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  405632:	460a      	mov	r2, r1
  405634:	f842 0b04 	str.w	r0, [r2], #4
  405638:	f853 7b04 	ldr.w	r7, [r3], #4
  40563c:	6848      	ldr	r0, [r1, #4]
  40563e:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405642:	b284      	uxth	r4, r0
  405644:	fb09 4a0a 	mla	sl, r9, sl, r4
  405648:	429d      	cmp	r5, r3
  40564a:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  40564e:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  405652:	d8e4      	bhi.n	40561e <__multiply+0xce>
  405654:	f8c1 a004 	str.w	sl, [r1, #4]
  405658:	45e0      	cmp	r8, ip
  40565a:	f106 0604 	add.w	r6, r6, #4
  40565e:	d8aa      	bhi.n	4055b6 <__multiply+0x66>
  405660:	f8dd 8008 	ldr.w	r8, [sp, #8]
  405664:	9f03      	ldr	r7, [sp, #12]
  405666:	2f00      	cmp	r7, #0
  405668:	dd0a      	ble.n	405680 <__multiply+0x130>
  40566a:	f858 3c04 	ldr.w	r3, [r8, #-4]
  40566e:	f1a8 0804 	sub.w	r8, r8, #4
  405672:	b11b      	cbz	r3, 40567c <__multiply+0x12c>
  405674:	e004      	b.n	405680 <__multiply+0x130>
  405676:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  40567a:	b90b      	cbnz	r3, 405680 <__multiply+0x130>
  40567c:	3f01      	subs	r7, #1
  40567e:	d1fa      	bne.n	405676 <__multiply+0x126>
  405680:	9b01      	ldr	r3, [sp, #4]
  405682:	4618      	mov	r0, r3
  405684:	611f      	str	r7, [r3, #16]
  405686:	b005      	add	sp, #20
  405688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040568c <__pow5mult>:
  40568c:	f012 0303 	ands.w	r3, r2, #3
  405690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405694:	4614      	mov	r4, r2
  405696:	4607      	mov	r7, r0
  405698:	460e      	mov	r6, r1
  40569a:	d12c      	bne.n	4056f6 <__pow5mult+0x6a>
  40569c:	10a4      	asrs	r4, r4, #2
  40569e:	d01c      	beq.n	4056da <__pow5mult+0x4e>
  4056a0:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  4056a2:	2d00      	cmp	r5, #0
  4056a4:	d030      	beq.n	405708 <__pow5mult+0x7c>
  4056a6:	f04f 0800 	mov.w	r8, #0
  4056aa:	e004      	b.n	4056b6 <__pow5mult+0x2a>
  4056ac:	1064      	asrs	r4, r4, #1
  4056ae:	d014      	beq.n	4056da <__pow5mult+0x4e>
  4056b0:	6828      	ldr	r0, [r5, #0]
  4056b2:	b1a8      	cbz	r0, 4056e0 <__pow5mult+0x54>
  4056b4:	4605      	mov	r5, r0
  4056b6:	07e3      	lsls	r3, r4, #31
  4056b8:	d5f8      	bpl.n	4056ac <__pow5mult+0x20>
  4056ba:	4638      	mov	r0, r7
  4056bc:	4631      	mov	r1, r6
  4056be:	462a      	mov	r2, r5
  4056c0:	f7ff ff46 	bl	405550 <__multiply>
  4056c4:	b1ae      	cbz	r6, 4056f2 <__pow5mult+0x66>
  4056c6:	6872      	ldr	r2, [r6, #4]
  4056c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4056ca:	1064      	asrs	r4, r4, #1
  4056cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4056d0:	6031      	str	r1, [r6, #0]
  4056d2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4056d6:	4606      	mov	r6, r0
  4056d8:	d1ea      	bne.n	4056b0 <__pow5mult+0x24>
  4056da:	4630      	mov	r0, r6
  4056dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4056e0:	4638      	mov	r0, r7
  4056e2:	4629      	mov	r1, r5
  4056e4:	462a      	mov	r2, r5
  4056e6:	f7ff ff33 	bl	405550 <__multiply>
  4056ea:	6028      	str	r0, [r5, #0]
  4056ec:	f8c0 8000 	str.w	r8, [r0]
  4056f0:	e7e0      	b.n	4056b4 <__pow5mult+0x28>
  4056f2:	4606      	mov	r6, r0
  4056f4:	e7da      	b.n	4056ac <__pow5mult+0x20>
  4056f6:	4a0b      	ldr	r2, [pc, #44]	; (405724 <__pow5mult+0x98>)
  4056f8:	3b01      	subs	r3, #1
  4056fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4056fe:	2300      	movs	r3, #0
  405700:	f7ff fe84 	bl	40540c <__multadd>
  405704:	4606      	mov	r6, r0
  405706:	e7c9      	b.n	40569c <__pow5mult+0x10>
  405708:	2101      	movs	r1, #1
  40570a:	4638      	mov	r0, r7
  40570c:	f7ff fe4e 	bl	4053ac <_Balloc>
  405710:	f240 2171 	movw	r1, #625	; 0x271
  405714:	2201      	movs	r2, #1
  405716:	2300      	movs	r3, #0
  405718:	6141      	str	r1, [r0, #20]
  40571a:	6102      	str	r2, [r0, #16]
  40571c:	4605      	mov	r5, r0
  40571e:	64b8      	str	r0, [r7, #72]	; 0x48
  405720:	6003      	str	r3, [r0, #0]
  405722:	e7c0      	b.n	4056a6 <__pow5mult+0x1a>
  405724:	00407a38 	.word	0x00407a38

00405728 <__lshift>:
  405728:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40572c:	690b      	ldr	r3, [r1, #16]
  40572e:	ea4f 1a62 	mov.w	sl, r2, asr #5
  405732:	eb0a 0903 	add.w	r9, sl, r3
  405736:	688b      	ldr	r3, [r1, #8]
  405738:	f109 0601 	add.w	r6, r9, #1
  40573c:	429e      	cmp	r6, r3
  40573e:	460f      	mov	r7, r1
  405740:	4693      	mov	fp, r2
  405742:	4680      	mov	r8, r0
  405744:	6849      	ldr	r1, [r1, #4]
  405746:	dd04      	ble.n	405752 <__lshift+0x2a>
  405748:	005b      	lsls	r3, r3, #1
  40574a:	429e      	cmp	r6, r3
  40574c:	f101 0101 	add.w	r1, r1, #1
  405750:	dcfa      	bgt.n	405748 <__lshift+0x20>
  405752:	4640      	mov	r0, r8
  405754:	f7ff fe2a 	bl	4053ac <_Balloc>
  405758:	f1ba 0f00 	cmp.w	sl, #0
  40575c:	f100 0414 	add.w	r4, r0, #20
  405760:	dd09      	ble.n	405776 <__lshift+0x4e>
  405762:	2300      	movs	r3, #0
  405764:	461a      	mov	r2, r3
  405766:	4625      	mov	r5, r4
  405768:	3301      	adds	r3, #1
  40576a:	4553      	cmp	r3, sl
  40576c:	f845 2b04 	str.w	r2, [r5], #4
  405770:	d1fa      	bne.n	405768 <__lshift+0x40>
  405772:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  405776:	693a      	ldr	r2, [r7, #16]
  405778:	f107 0314 	add.w	r3, r7, #20
  40577c:	f01b 0b1f 	ands.w	fp, fp, #31
  405780:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  405784:	d021      	beq.n	4057ca <__lshift+0xa2>
  405786:	f1cb 0a20 	rsb	sl, fp, #32
  40578a:	2200      	movs	r2, #0
  40578c:	e000      	b.n	405790 <__lshift+0x68>
  40578e:	462c      	mov	r4, r5
  405790:	6819      	ldr	r1, [r3, #0]
  405792:	4625      	mov	r5, r4
  405794:	fa01 f10b 	lsl.w	r1, r1, fp
  405798:	430a      	orrs	r2, r1
  40579a:	f845 2b04 	str.w	r2, [r5], #4
  40579e:	f853 2b04 	ldr.w	r2, [r3], #4
  4057a2:	4563      	cmp	r3, ip
  4057a4:	fa22 f20a 	lsr.w	r2, r2, sl
  4057a8:	d3f1      	bcc.n	40578e <__lshift+0x66>
  4057aa:	6062      	str	r2, [r4, #4]
  4057ac:	b10a      	cbz	r2, 4057b2 <__lshift+0x8a>
  4057ae:	f109 0602 	add.w	r6, r9, #2
  4057b2:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  4057b6:	687a      	ldr	r2, [r7, #4]
  4057b8:	3e01      	subs	r6, #1
  4057ba:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4057be:	6106      	str	r6, [r0, #16]
  4057c0:	6039      	str	r1, [r7, #0]
  4057c2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4057c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057ca:	f853 2b04 	ldr.w	r2, [r3], #4
  4057ce:	459c      	cmp	ip, r3
  4057d0:	f844 2b04 	str.w	r2, [r4], #4
  4057d4:	d9ed      	bls.n	4057b2 <__lshift+0x8a>
  4057d6:	f853 2b04 	ldr.w	r2, [r3], #4
  4057da:	459c      	cmp	ip, r3
  4057dc:	f844 2b04 	str.w	r2, [r4], #4
  4057e0:	d8f3      	bhi.n	4057ca <__lshift+0xa2>
  4057e2:	e7e6      	b.n	4057b2 <__lshift+0x8a>

004057e4 <__mcmp>:
  4057e4:	6902      	ldr	r2, [r0, #16]
  4057e6:	690b      	ldr	r3, [r1, #16]
  4057e8:	b410      	push	{r4}
  4057ea:	1ad2      	subs	r2, r2, r3
  4057ec:	d115      	bne.n	40581a <__mcmp+0x36>
  4057ee:	009b      	lsls	r3, r3, #2
  4057f0:	3014      	adds	r0, #20
  4057f2:	3114      	adds	r1, #20
  4057f4:	4419      	add	r1, r3
  4057f6:	4403      	add	r3, r0
  4057f8:	e001      	b.n	4057fe <__mcmp+0x1a>
  4057fa:	4298      	cmp	r0, r3
  4057fc:	d211      	bcs.n	405822 <__mcmp+0x3e>
  4057fe:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405802:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405806:	42a2      	cmp	r2, r4
  405808:	d0f7      	beq.n	4057fa <__mcmp+0x16>
  40580a:	4294      	cmp	r4, r2
  40580c:	bf94      	ite	ls
  40580e:	2001      	movls	r0, #1
  405810:	f04f 30ff 	movhi.w	r0, #4294967295
  405814:	f85d 4b04 	ldr.w	r4, [sp], #4
  405818:	4770      	bx	lr
  40581a:	4610      	mov	r0, r2
  40581c:	f85d 4b04 	ldr.w	r4, [sp], #4
  405820:	4770      	bx	lr
  405822:	2000      	movs	r0, #0
  405824:	f85d 4b04 	ldr.w	r4, [sp], #4
  405828:	4770      	bx	lr
  40582a:	bf00      	nop

0040582c <__mdiff>:
  40582c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405830:	460d      	mov	r5, r1
  405832:	4604      	mov	r4, r0
  405834:	4611      	mov	r1, r2
  405836:	4628      	mov	r0, r5
  405838:	4616      	mov	r6, r2
  40583a:	f7ff ffd3 	bl	4057e4 <__mcmp>
  40583e:	1e07      	subs	r7, r0, #0
  405840:	d056      	beq.n	4058f0 <__mdiff+0xc4>
  405842:	db4f      	blt.n	4058e4 <__mdiff+0xb8>
  405844:	f04f 0900 	mov.w	r9, #0
  405848:	6869      	ldr	r1, [r5, #4]
  40584a:	4620      	mov	r0, r4
  40584c:	f7ff fdae 	bl	4053ac <_Balloc>
  405850:	692f      	ldr	r7, [r5, #16]
  405852:	6932      	ldr	r2, [r6, #16]
  405854:	3514      	adds	r5, #20
  405856:	3614      	adds	r6, #20
  405858:	f8c0 900c 	str.w	r9, [r0, #12]
  40585c:	f100 0314 	add.w	r3, r0, #20
  405860:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  405864:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  405868:	2100      	movs	r1, #0
  40586a:	f855 4b04 	ldr.w	r4, [r5], #4
  40586e:	f856 2b04 	ldr.w	r2, [r6], #4
  405872:	fa1f fa84 	uxth.w	sl, r4
  405876:	448a      	add	sl, r1
  405878:	fa1f f982 	uxth.w	r9, r2
  40587c:	0c11      	lsrs	r1, r2, #16
  40587e:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  405882:	ebc9 020a 	rsb	r2, r9, sl
  405886:	eb01 4122 	add.w	r1, r1, r2, asr #16
  40588a:	b292      	uxth	r2, r2
  40588c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  405890:	45b0      	cmp	r8, r6
  405892:	f843 2b04 	str.w	r2, [r3], #4
  405896:	ea4f 4121 	mov.w	r1, r1, asr #16
  40589a:	462c      	mov	r4, r5
  40589c:	d8e5      	bhi.n	40586a <__mdiff+0x3e>
  40589e:	45ac      	cmp	ip, r5
  4058a0:	4698      	mov	r8, r3
  4058a2:	d915      	bls.n	4058d0 <__mdiff+0xa4>
  4058a4:	f854 6b04 	ldr.w	r6, [r4], #4
  4058a8:	b2b2      	uxth	r2, r6
  4058aa:	4411      	add	r1, r2
  4058ac:	0c36      	lsrs	r6, r6, #16
  4058ae:	eb06 4621 	add.w	r6, r6, r1, asr #16
  4058b2:	b289      	uxth	r1, r1
  4058b4:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  4058b8:	45a4      	cmp	ip, r4
  4058ba:	f843 2b04 	str.w	r2, [r3], #4
  4058be:	ea4f 4126 	mov.w	r1, r6, asr #16
  4058c2:	d8ef      	bhi.n	4058a4 <__mdiff+0x78>
  4058c4:	43eb      	mvns	r3, r5
  4058c6:	4463      	add	r3, ip
  4058c8:	f023 0303 	bic.w	r3, r3, #3
  4058cc:	3304      	adds	r3, #4
  4058ce:	4443      	add	r3, r8
  4058d0:	3b04      	subs	r3, #4
  4058d2:	b922      	cbnz	r2, 4058de <__mdiff+0xb2>
  4058d4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4058d8:	3f01      	subs	r7, #1
  4058da:	2a00      	cmp	r2, #0
  4058dc:	d0fa      	beq.n	4058d4 <__mdiff+0xa8>
  4058de:	6107      	str	r7, [r0, #16]
  4058e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4058e4:	462b      	mov	r3, r5
  4058e6:	f04f 0901 	mov.w	r9, #1
  4058ea:	4635      	mov	r5, r6
  4058ec:	461e      	mov	r6, r3
  4058ee:	e7ab      	b.n	405848 <__mdiff+0x1c>
  4058f0:	4620      	mov	r0, r4
  4058f2:	4639      	mov	r1, r7
  4058f4:	f7ff fd5a 	bl	4053ac <_Balloc>
  4058f8:	2301      	movs	r3, #1
  4058fa:	6147      	str	r7, [r0, #20]
  4058fc:	6103      	str	r3, [r0, #16]
  4058fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405902:	bf00      	nop

00405904 <__d2b>:
  405904:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405908:	2101      	movs	r1, #1
  40590a:	b083      	sub	sp, #12
  40590c:	461d      	mov	r5, r3
  40590e:	f3c3 560a 	ubfx	r6, r3, #20, #11
  405912:	4614      	mov	r4, r2
  405914:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405916:	f7ff fd49 	bl	4053ac <_Balloc>
  40591a:	f3c5 0313 	ubfx	r3, r5, #0, #20
  40591e:	4680      	mov	r8, r0
  405920:	b10e      	cbz	r6, 405926 <__d2b+0x22>
  405922:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405926:	9301      	str	r3, [sp, #4]
  405928:	b324      	cbz	r4, 405974 <__d2b+0x70>
  40592a:	a802      	add	r0, sp, #8
  40592c:	f840 4d08 	str.w	r4, [r0, #-8]!
  405930:	4668      	mov	r0, sp
  405932:	f7ff fdd5 	bl	4054e0 <__lo0bits>
  405936:	2800      	cmp	r0, #0
  405938:	d135      	bne.n	4059a6 <__d2b+0xa2>
  40593a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40593e:	f8c8 2014 	str.w	r2, [r8, #20]
  405942:	2b00      	cmp	r3, #0
  405944:	bf0c      	ite	eq
  405946:	2401      	moveq	r4, #1
  405948:	2402      	movne	r4, #2
  40594a:	f8c8 3018 	str.w	r3, [r8, #24]
  40594e:	f8c8 4010 	str.w	r4, [r8, #16]
  405952:	b9de      	cbnz	r6, 40598c <__d2b+0x88>
  405954:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  405958:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40595c:	6038      	str	r0, [r7, #0]
  40595e:	6918      	ldr	r0, [r3, #16]
  405960:	f7ff fd9e 	bl	4054a0 <__hi0bits>
  405964:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405966:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  40596a:	6018      	str	r0, [r3, #0]
  40596c:	4640      	mov	r0, r8
  40596e:	b003      	add	sp, #12
  405970:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405974:	a801      	add	r0, sp, #4
  405976:	f7ff fdb3 	bl	4054e0 <__lo0bits>
  40597a:	9b01      	ldr	r3, [sp, #4]
  40597c:	2401      	movs	r4, #1
  40597e:	3020      	adds	r0, #32
  405980:	f8c8 3014 	str.w	r3, [r8, #20]
  405984:	f8c8 4010 	str.w	r4, [r8, #16]
  405988:	2e00      	cmp	r6, #0
  40598a:	d0e3      	beq.n	405954 <__d2b+0x50>
  40598c:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  405990:	eb09 0300 	add.w	r3, r9, r0
  405994:	603b      	str	r3, [r7, #0]
  405996:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405998:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40599c:	6018      	str	r0, [r3, #0]
  40599e:	4640      	mov	r0, r8
  4059a0:	b003      	add	sp, #12
  4059a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4059a6:	9b01      	ldr	r3, [sp, #4]
  4059a8:	f1c0 0120 	rsb	r1, r0, #32
  4059ac:	fa03 f101 	lsl.w	r1, r3, r1
  4059b0:	40c3      	lsrs	r3, r0
  4059b2:	9a00      	ldr	r2, [sp, #0]
  4059b4:	9301      	str	r3, [sp, #4]
  4059b6:	430a      	orrs	r2, r1
  4059b8:	f8c8 2014 	str.w	r2, [r8, #20]
  4059bc:	e7c1      	b.n	405942 <__d2b+0x3e>
  4059be:	bf00      	nop

004059c0 <_realloc_r>:
  4059c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4059c4:	460c      	mov	r4, r1
  4059c6:	b083      	sub	sp, #12
  4059c8:	4690      	mov	r8, r2
  4059ca:	4681      	mov	r9, r0
  4059cc:	2900      	cmp	r1, #0
  4059ce:	f000 80ba 	beq.w	405b46 <_realloc_r+0x186>
  4059d2:	f7ff fce7 	bl	4053a4 <__malloc_lock>
  4059d6:	f108 060b 	add.w	r6, r8, #11
  4059da:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4059de:	2e16      	cmp	r6, #22
  4059e0:	f023 0503 	bic.w	r5, r3, #3
  4059e4:	f1a4 0708 	sub.w	r7, r4, #8
  4059e8:	d84b      	bhi.n	405a82 <_realloc_r+0xc2>
  4059ea:	2110      	movs	r1, #16
  4059ec:	460e      	mov	r6, r1
  4059ee:	45b0      	cmp	r8, r6
  4059f0:	d84c      	bhi.n	405a8c <_realloc_r+0xcc>
  4059f2:	428d      	cmp	r5, r1
  4059f4:	da51      	bge.n	405a9a <_realloc_r+0xda>
  4059f6:	f8df b384 	ldr.w	fp, [pc, #900]	; 405d7c <_realloc_r+0x3bc>
  4059fa:	1978      	adds	r0, r7, r5
  4059fc:	f8db e008 	ldr.w	lr, [fp, #8]
  405a00:	4586      	cmp	lr, r0
  405a02:	f000 80a6 	beq.w	405b52 <_realloc_r+0x192>
  405a06:	6842      	ldr	r2, [r0, #4]
  405a08:	f022 0c01 	bic.w	ip, r2, #1
  405a0c:	4484      	add	ip, r0
  405a0e:	f8dc c004 	ldr.w	ip, [ip, #4]
  405a12:	f01c 0f01 	tst.w	ip, #1
  405a16:	d054      	beq.n	405ac2 <_realloc_r+0x102>
  405a18:	2200      	movs	r2, #0
  405a1a:	4610      	mov	r0, r2
  405a1c:	07db      	lsls	r3, r3, #31
  405a1e:	d46f      	bmi.n	405b00 <_realloc_r+0x140>
  405a20:	f854 3c08 	ldr.w	r3, [r4, #-8]
  405a24:	ebc3 0a07 	rsb	sl, r3, r7
  405a28:	f8da 3004 	ldr.w	r3, [sl, #4]
  405a2c:	f023 0303 	bic.w	r3, r3, #3
  405a30:	442b      	add	r3, r5
  405a32:	2800      	cmp	r0, #0
  405a34:	d062      	beq.n	405afc <_realloc_r+0x13c>
  405a36:	4570      	cmp	r0, lr
  405a38:	f000 80e9 	beq.w	405c0e <_realloc_r+0x24e>
  405a3c:	eb02 0e03 	add.w	lr, r2, r3
  405a40:	458e      	cmp	lr, r1
  405a42:	db5b      	blt.n	405afc <_realloc_r+0x13c>
  405a44:	68c3      	ldr	r3, [r0, #12]
  405a46:	6882      	ldr	r2, [r0, #8]
  405a48:	46d0      	mov	r8, sl
  405a4a:	60d3      	str	r3, [r2, #12]
  405a4c:	609a      	str	r2, [r3, #8]
  405a4e:	f858 1f08 	ldr.w	r1, [r8, #8]!
  405a52:	f8da 300c 	ldr.w	r3, [sl, #12]
  405a56:	1f2a      	subs	r2, r5, #4
  405a58:	2a24      	cmp	r2, #36	; 0x24
  405a5a:	60cb      	str	r3, [r1, #12]
  405a5c:	6099      	str	r1, [r3, #8]
  405a5e:	f200 8123 	bhi.w	405ca8 <_realloc_r+0x2e8>
  405a62:	2a13      	cmp	r2, #19
  405a64:	f240 80b0 	bls.w	405bc8 <_realloc_r+0x208>
  405a68:	6823      	ldr	r3, [r4, #0]
  405a6a:	2a1b      	cmp	r2, #27
  405a6c:	f8ca 3008 	str.w	r3, [sl, #8]
  405a70:	6863      	ldr	r3, [r4, #4]
  405a72:	f8ca 300c 	str.w	r3, [sl, #12]
  405a76:	f200 812b 	bhi.w	405cd0 <_realloc_r+0x310>
  405a7a:	3408      	adds	r4, #8
  405a7c:	f10a 0310 	add.w	r3, sl, #16
  405a80:	e0a3      	b.n	405bca <_realloc_r+0x20a>
  405a82:	f026 0607 	bic.w	r6, r6, #7
  405a86:	2e00      	cmp	r6, #0
  405a88:	4631      	mov	r1, r6
  405a8a:	dab0      	bge.n	4059ee <_realloc_r+0x2e>
  405a8c:	230c      	movs	r3, #12
  405a8e:	2000      	movs	r0, #0
  405a90:	f8c9 3000 	str.w	r3, [r9]
  405a94:	b003      	add	sp, #12
  405a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a9a:	46a0      	mov	r8, r4
  405a9c:	1baa      	subs	r2, r5, r6
  405a9e:	2a0f      	cmp	r2, #15
  405aa0:	f003 0301 	and.w	r3, r3, #1
  405aa4:	d81a      	bhi.n	405adc <_realloc_r+0x11c>
  405aa6:	432b      	orrs	r3, r5
  405aa8:	607b      	str	r3, [r7, #4]
  405aaa:	443d      	add	r5, r7
  405aac:	686b      	ldr	r3, [r5, #4]
  405aae:	f043 0301 	orr.w	r3, r3, #1
  405ab2:	606b      	str	r3, [r5, #4]
  405ab4:	4648      	mov	r0, r9
  405ab6:	f7ff fc77 	bl	4053a8 <__malloc_unlock>
  405aba:	4640      	mov	r0, r8
  405abc:	b003      	add	sp, #12
  405abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ac2:	f022 0203 	bic.w	r2, r2, #3
  405ac6:	eb02 0c05 	add.w	ip, r2, r5
  405aca:	458c      	cmp	ip, r1
  405acc:	dba6      	blt.n	405a1c <_realloc_r+0x5c>
  405ace:	68c2      	ldr	r2, [r0, #12]
  405ad0:	6881      	ldr	r1, [r0, #8]
  405ad2:	46a0      	mov	r8, r4
  405ad4:	60ca      	str	r2, [r1, #12]
  405ad6:	4665      	mov	r5, ip
  405ad8:	6091      	str	r1, [r2, #8]
  405ada:	e7df      	b.n	405a9c <_realloc_r+0xdc>
  405adc:	19b9      	adds	r1, r7, r6
  405ade:	4333      	orrs	r3, r6
  405ae0:	f042 0001 	orr.w	r0, r2, #1
  405ae4:	607b      	str	r3, [r7, #4]
  405ae6:	440a      	add	r2, r1
  405ae8:	6048      	str	r0, [r1, #4]
  405aea:	6853      	ldr	r3, [r2, #4]
  405aec:	3108      	adds	r1, #8
  405aee:	f043 0301 	orr.w	r3, r3, #1
  405af2:	6053      	str	r3, [r2, #4]
  405af4:	4648      	mov	r0, r9
  405af6:	f7fe ff97 	bl	404a28 <_free_r>
  405afa:	e7db      	b.n	405ab4 <_realloc_r+0xf4>
  405afc:	428b      	cmp	r3, r1
  405afe:	da33      	bge.n	405b68 <_realloc_r+0x1a8>
  405b00:	4641      	mov	r1, r8
  405b02:	4648      	mov	r0, r9
  405b04:	f7ff f88c 	bl	404c20 <_malloc_r>
  405b08:	4680      	mov	r8, r0
  405b0a:	2800      	cmp	r0, #0
  405b0c:	d0d2      	beq.n	405ab4 <_realloc_r+0xf4>
  405b0e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405b12:	f1a0 0108 	sub.w	r1, r0, #8
  405b16:	f023 0201 	bic.w	r2, r3, #1
  405b1a:	443a      	add	r2, r7
  405b1c:	4291      	cmp	r1, r2
  405b1e:	f000 80bc 	beq.w	405c9a <_realloc_r+0x2da>
  405b22:	1f2a      	subs	r2, r5, #4
  405b24:	2a24      	cmp	r2, #36	; 0x24
  405b26:	d86e      	bhi.n	405c06 <_realloc_r+0x246>
  405b28:	2a13      	cmp	r2, #19
  405b2a:	d842      	bhi.n	405bb2 <_realloc_r+0x1f2>
  405b2c:	4603      	mov	r3, r0
  405b2e:	4622      	mov	r2, r4
  405b30:	6811      	ldr	r1, [r2, #0]
  405b32:	6019      	str	r1, [r3, #0]
  405b34:	6851      	ldr	r1, [r2, #4]
  405b36:	6059      	str	r1, [r3, #4]
  405b38:	6892      	ldr	r2, [r2, #8]
  405b3a:	609a      	str	r2, [r3, #8]
  405b3c:	4621      	mov	r1, r4
  405b3e:	4648      	mov	r0, r9
  405b40:	f7fe ff72 	bl	404a28 <_free_r>
  405b44:	e7b6      	b.n	405ab4 <_realloc_r+0xf4>
  405b46:	4611      	mov	r1, r2
  405b48:	b003      	add	sp, #12
  405b4a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b4e:	f7ff b867 	b.w	404c20 <_malloc_r>
  405b52:	f8de 2004 	ldr.w	r2, [lr, #4]
  405b56:	f106 0c10 	add.w	ip, r6, #16
  405b5a:	f022 0203 	bic.w	r2, r2, #3
  405b5e:	1950      	adds	r0, r2, r5
  405b60:	4560      	cmp	r0, ip
  405b62:	da3d      	bge.n	405be0 <_realloc_r+0x220>
  405b64:	4670      	mov	r0, lr
  405b66:	e759      	b.n	405a1c <_realloc_r+0x5c>
  405b68:	46d0      	mov	r8, sl
  405b6a:	f858 0f08 	ldr.w	r0, [r8, #8]!
  405b6e:	f8da 100c 	ldr.w	r1, [sl, #12]
  405b72:	1f2a      	subs	r2, r5, #4
  405b74:	2a24      	cmp	r2, #36	; 0x24
  405b76:	60c1      	str	r1, [r0, #12]
  405b78:	6088      	str	r0, [r1, #8]
  405b7a:	f200 80a0 	bhi.w	405cbe <_realloc_r+0x2fe>
  405b7e:	2a13      	cmp	r2, #19
  405b80:	f240 809b 	bls.w	405cba <_realloc_r+0x2fa>
  405b84:	6821      	ldr	r1, [r4, #0]
  405b86:	2a1b      	cmp	r2, #27
  405b88:	f8ca 1008 	str.w	r1, [sl, #8]
  405b8c:	6861      	ldr	r1, [r4, #4]
  405b8e:	f8ca 100c 	str.w	r1, [sl, #12]
  405b92:	f200 80b2 	bhi.w	405cfa <_realloc_r+0x33a>
  405b96:	3408      	adds	r4, #8
  405b98:	f10a 0210 	add.w	r2, sl, #16
  405b9c:	6821      	ldr	r1, [r4, #0]
  405b9e:	461d      	mov	r5, r3
  405ba0:	6011      	str	r1, [r2, #0]
  405ba2:	6861      	ldr	r1, [r4, #4]
  405ba4:	4657      	mov	r7, sl
  405ba6:	6051      	str	r1, [r2, #4]
  405ba8:	68a3      	ldr	r3, [r4, #8]
  405baa:	6093      	str	r3, [r2, #8]
  405bac:	f8da 3004 	ldr.w	r3, [sl, #4]
  405bb0:	e774      	b.n	405a9c <_realloc_r+0xdc>
  405bb2:	6823      	ldr	r3, [r4, #0]
  405bb4:	2a1b      	cmp	r2, #27
  405bb6:	6003      	str	r3, [r0, #0]
  405bb8:	6863      	ldr	r3, [r4, #4]
  405bba:	6043      	str	r3, [r0, #4]
  405bbc:	d862      	bhi.n	405c84 <_realloc_r+0x2c4>
  405bbe:	f100 0308 	add.w	r3, r0, #8
  405bc2:	f104 0208 	add.w	r2, r4, #8
  405bc6:	e7b3      	b.n	405b30 <_realloc_r+0x170>
  405bc8:	4643      	mov	r3, r8
  405bca:	6822      	ldr	r2, [r4, #0]
  405bcc:	4675      	mov	r5, lr
  405bce:	601a      	str	r2, [r3, #0]
  405bd0:	6862      	ldr	r2, [r4, #4]
  405bd2:	4657      	mov	r7, sl
  405bd4:	605a      	str	r2, [r3, #4]
  405bd6:	68a2      	ldr	r2, [r4, #8]
  405bd8:	609a      	str	r2, [r3, #8]
  405bda:	f8da 3004 	ldr.w	r3, [sl, #4]
  405bde:	e75d      	b.n	405a9c <_realloc_r+0xdc>
  405be0:	1b83      	subs	r3, r0, r6
  405be2:	4437      	add	r7, r6
  405be4:	f043 0301 	orr.w	r3, r3, #1
  405be8:	f8cb 7008 	str.w	r7, [fp, #8]
  405bec:	607b      	str	r3, [r7, #4]
  405bee:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405bf2:	4648      	mov	r0, r9
  405bf4:	f003 0301 	and.w	r3, r3, #1
  405bf8:	431e      	orrs	r6, r3
  405bfa:	f844 6c04 	str.w	r6, [r4, #-4]
  405bfe:	f7ff fbd3 	bl	4053a8 <__malloc_unlock>
  405c02:	4620      	mov	r0, r4
  405c04:	e75a      	b.n	405abc <_realloc_r+0xfc>
  405c06:	4621      	mov	r1, r4
  405c08:	f7ff fb66 	bl	4052d8 <memmove>
  405c0c:	e796      	b.n	405b3c <_realloc_r+0x17c>
  405c0e:	eb02 0c03 	add.w	ip, r2, r3
  405c12:	f106 0210 	add.w	r2, r6, #16
  405c16:	4594      	cmp	ip, r2
  405c18:	f6ff af70 	blt.w	405afc <_realloc_r+0x13c>
  405c1c:	4657      	mov	r7, sl
  405c1e:	f857 1f08 	ldr.w	r1, [r7, #8]!
  405c22:	f8da 300c 	ldr.w	r3, [sl, #12]
  405c26:	1f2a      	subs	r2, r5, #4
  405c28:	2a24      	cmp	r2, #36	; 0x24
  405c2a:	60cb      	str	r3, [r1, #12]
  405c2c:	6099      	str	r1, [r3, #8]
  405c2e:	f200 8086 	bhi.w	405d3e <_realloc_r+0x37e>
  405c32:	2a13      	cmp	r2, #19
  405c34:	d977      	bls.n	405d26 <_realloc_r+0x366>
  405c36:	6823      	ldr	r3, [r4, #0]
  405c38:	2a1b      	cmp	r2, #27
  405c3a:	f8ca 3008 	str.w	r3, [sl, #8]
  405c3e:	6863      	ldr	r3, [r4, #4]
  405c40:	f8ca 300c 	str.w	r3, [sl, #12]
  405c44:	f200 8084 	bhi.w	405d50 <_realloc_r+0x390>
  405c48:	3408      	adds	r4, #8
  405c4a:	f10a 0310 	add.w	r3, sl, #16
  405c4e:	6822      	ldr	r2, [r4, #0]
  405c50:	601a      	str	r2, [r3, #0]
  405c52:	6862      	ldr	r2, [r4, #4]
  405c54:	605a      	str	r2, [r3, #4]
  405c56:	68a2      	ldr	r2, [r4, #8]
  405c58:	609a      	str	r2, [r3, #8]
  405c5a:	ebc6 020c 	rsb	r2, r6, ip
  405c5e:	eb0a 0306 	add.w	r3, sl, r6
  405c62:	f042 0201 	orr.w	r2, r2, #1
  405c66:	f8cb 3008 	str.w	r3, [fp, #8]
  405c6a:	605a      	str	r2, [r3, #4]
  405c6c:	f8da 3004 	ldr.w	r3, [sl, #4]
  405c70:	4648      	mov	r0, r9
  405c72:	f003 0301 	and.w	r3, r3, #1
  405c76:	431e      	orrs	r6, r3
  405c78:	f8ca 6004 	str.w	r6, [sl, #4]
  405c7c:	f7ff fb94 	bl	4053a8 <__malloc_unlock>
  405c80:	4638      	mov	r0, r7
  405c82:	e71b      	b.n	405abc <_realloc_r+0xfc>
  405c84:	68a3      	ldr	r3, [r4, #8]
  405c86:	2a24      	cmp	r2, #36	; 0x24
  405c88:	6083      	str	r3, [r0, #8]
  405c8a:	68e3      	ldr	r3, [r4, #12]
  405c8c:	60c3      	str	r3, [r0, #12]
  405c8e:	d02b      	beq.n	405ce8 <_realloc_r+0x328>
  405c90:	f100 0310 	add.w	r3, r0, #16
  405c94:	f104 0210 	add.w	r2, r4, #16
  405c98:	e74a      	b.n	405b30 <_realloc_r+0x170>
  405c9a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  405c9e:	46a0      	mov	r8, r4
  405ca0:	f022 0203 	bic.w	r2, r2, #3
  405ca4:	4415      	add	r5, r2
  405ca6:	e6f9      	b.n	405a9c <_realloc_r+0xdc>
  405ca8:	4621      	mov	r1, r4
  405caa:	4640      	mov	r0, r8
  405cac:	4675      	mov	r5, lr
  405cae:	4657      	mov	r7, sl
  405cb0:	f7ff fb12 	bl	4052d8 <memmove>
  405cb4:	f8da 3004 	ldr.w	r3, [sl, #4]
  405cb8:	e6f0      	b.n	405a9c <_realloc_r+0xdc>
  405cba:	4642      	mov	r2, r8
  405cbc:	e76e      	b.n	405b9c <_realloc_r+0x1dc>
  405cbe:	4621      	mov	r1, r4
  405cc0:	4640      	mov	r0, r8
  405cc2:	461d      	mov	r5, r3
  405cc4:	4657      	mov	r7, sl
  405cc6:	f7ff fb07 	bl	4052d8 <memmove>
  405cca:	f8da 3004 	ldr.w	r3, [sl, #4]
  405cce:	e6e5      	b.n	405a9c <_realloc_r+0xdc>
  405cd0:	68a3      	ldr	r3, [r4, #8]
  405cd2:	2a24      	cmp	r2, #36	; 0x24
  405cd4:	f8ca 3010 	str.w	r3, [sl, #16]
  405cd8:	68e3      	ldr	r3, [r4, #12]
  405cda:	f8ca 3014 	str.w	r3, [sl, #20]
  405cde:	d018      	beq.n	405d12 <_realloc_r+0x352>
  405ce0:	3410      	adds	r4, #16
  405ce2:	f10a 0318 	add.w	r3, sl, #24
  405ce6:	e770      	b.n	405bca <_realloc_r+0x20a>
  405ce8:	6922      	ldr	r2, [r4, #16]
  405cea:	f100 0318 	add.w	r3, r0, #24
  405cee:	6102      	str	r2, [r0, #16]
  405cf0:	6961      	ldr	r1, [r4, #20]
  405cf2:	f104 0218 	add.w	r2, r4, #24
  405cf6:	6141      	str	r1, [r0, #20]
  405cf8:	e71a      	b.n	405b30 <_realloc_r+0x170>
  405cfa:	68a1      	ldr	r1, [r4, #8]
  405cfc:	2a24      	cmp	r2, #36	; 0x24
  405cfe:	f8ca 1010 	str.w	r1, [sl, #16]
  405d02:	68e1      	ldr	r1, [r4, #12]
  405d04:	f8ca 1014 	str.w	r1, [sl, #20]
  405d08:	d00f      	beq.n	405d2a <_realloc_r+0x36a>
  405d0a:	3410      	adds	r4, #16
  405d0c:	f10a 0218 	add.w	r2, sl, #24
  405d10:	e744      	b.n	405b9c <_realloc_r+0x1dc>
  405d12:	6922      	ldr	r2, [r4, #16]
  405d14:	f10a 0320 	add.w	r3, sl, #32
  405d18:	f8ca 2018 	str.w	r2, [sl, #24]
  405d1c:	6962      	ldr	r2, [r4, #20]
  405d1e:	3418      	adds	r4, #24
  405d20:	f8ca 201c 	str.w	r2, [sl, #28]
  405d24:	e751      	b.n	405bca <_realloc_r+0x20a>
  405d26:	463b      	mov	r3, r7
  405d28:	e791      	b.n	405c4e <_realloc_r+0x28e>
  405d2a:	6921      	ldr	r1, [r4, #16]
  405d2c:	f10a 0220 	add.w	r2, sl, #32
  405d30:	f8ca 1018 	str.w	r1, [sl, #24]
  405d34:	6961      	ldr	r1, [r4, #20]
  405d36:	3418      	adds	r4, #24
  405d38:	f8ca 101c 	str.w	r1, [sl, #28]
  405d3c:	e72e      	b.n	405b9c <_realloc_r+0x1dc>
  405d3e:	4621      	mov	r1, r4
  405d40:	4638      	mov	r0, r7
  405d42:	f8cd c004 	str.w	ip, [sp, #4]
  405d46:	f7ff fac7 	bl	4052d8 <memmove>
  405d4a:	f8dd c004 	ldr.w	ip, [sp, #4]
  405d4e:	e784      	b.n	405c5a <_realloc_r+0x29a>
  405d50:	68a3      	ldr	r3, [r4, #8]
  405d52:	2a24      	cmp	r2, #36	; 0x24
  405d54:	f8ca 3010 	str.w	r3, [sl, #16]
  405d58:	68e3      	ldr	r3, [r4, #12]
  405d5a:	f8ca 3014 	str.w	r3, [sl, #20]
  405d5e:	d003      	beq.n	405d68 <_realloc_r+0x3a8>
  405d60:	3410      	adds	r4, #16
  405d62:	f10a 0318 	add.w	r3, sl, #24
  405d66:	e772      	b.n	405c4e <_realloc_r+0x28e>
  405d68:	6922      	ldr	r2, [r4, #16]
  405d6a:	f10a 0320 	add.w	r3, sl, #32
  405d6e:	f8ca 2018 	str.w	r2, [sl, #24]
  405d72:	6962      	ldr	r2, [r4, #20]
  405d74:	3418      	adds	r4, #24
  405d76:	f8ca 201c 	str.w	r2, [sl, #28]
  405d7a:	e768      	b.n	405c4e <_realloc_r+0x28e>
  405d7c:	2000054c 	.word	0x2000054c

00405d80 <__fpclassifyd>:
  405d80:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  405d84:	b410      	push	{r4}
  405d86:	d008      	beq.n	405d9a <__fpclassifyd+0x1a>
  405d88:	4a0f      	ldr	r2, [pc, #60]	; (405dc8 <__fpclassifyd+0x48>)
  405d8a:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  405d8e:	4294      	cmp	r4, r2
  405d90:	d80a      	bhi.n	405da8 <__fpclassifyd+0x28>
  405d92:	2004      	movs	r0, #4
  405d94:	f85d 4b04 	ldr.w	r4, [sp], #4
  405d98:	4770      	bx	lr
  405d9a:	2800      	cmp	r0, #0
  405d9c:	bf0c      	ite	eq
  405d9e:	2002      	moveq	r0, #2
  405da0:	2003      	movne	r0, #3
  405da2:	f85d 4b04 	ldr.w	r4, [sp], #4
  405da6:	4770      	bx	lr
  405da8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  405dac:	d201      	bcs.n	405db2 <__fpclassifyd+0x32>
  405dae:	2003      	movs	r0, #3
  405db0:	e7f7      	b.n	405da2 <__fpclassifyd+0x22>
  405db2:	4a06      	ldr	r2, [pc, #24]	; (405dcc <__fpclassifyd+0x4c>)
  405db4:	4293      	cmp	r3, r2
  405db6:	d001      	beq.n	405dbc <__fpclassifyd+0x3c>
  405db8:	2000      	movs	r0, #0
  405dba:	e7f2      	b.n	405da2 <__fpclassifyd+0x22>
  405dbc:	f1d0 0001 	rsbs	r0, r0, #1
  405dc0:	bf38      	it	cc
  405dc2:	2000      	movcc	r0, #0
  405dc4:	e7ed      	b.n	405da2 <__fpclassifyd+0x22>
  405dc6:	bf00      	nop
  405dc8:	7fdfffff 	.word	0x7fdfffff
  405dcc:	7ff00000 	.word	0x7ff00000

00405dd0 <_sbrk_r>:
  405dd0:	b538      	push	{r3, r4, r5, lr}
  405dd2:	4c07      	ldr	r4, [pc, #28]	; (405df0 <_sbrk_r+0x20>)
  405dd4:	2300      	movs	r3, #0
  405dd6:	4605      	mov	r5, r0
  405dd8:	4608      	mov	r0, r1
  405dda:	6023      	str	r3, [r4, #0]
  405ddc:	f7fc f908 	bl	401ff0 <_sbrk>
  405de0:	1c43      	adds	r3, r0, #1
  405de2:	d000      	beq.n	405de6 <_sbrk_r+0x16>
  405de4:	bd38      	pop	{r3, r4, r5, pc}
  405de6:	6823      	ldr	r3, [r4, #0]
  405de8:	2b00      	cmp	r3, #0
  405dea:	d0fb      	beq.n	405de4 <_sbrk_r+0x14>
  405dec:	602b      	str	r3, [r5, #0]
  405dee:	bd38      	pop	{r3, r4, r5, pc}
  405df0:	20000c1c 	.word	0x20000c1c

00405df4 <__sread>:
  405df4:	b510      	push	{r4, lr}
  405df6:	460c      	mov	r4, r1
  405df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405dfc:	f000 f9f2 	bl	4061e4 <_read_r>
  405e00:	2800      	cmp	r0, #0
  405e02:	db03      	blt.n	405e0c <__sread+0x18>
  405e04:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405e06:	4403      	add	r3, r0
  405e08:	6523      	str	r3, [r4, #80]	; 0x50
  405e0a:	bd10      	pop	{r4, pc}
  405e0c:	89a3      	ldrh	r3, [r4, #12]
  405e0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405e12:	81a3      	strh	r3, [r4, #12]
  405e14:	bd10      	pop	{r4, pc}
  405e16:	bf00      	nop

00405e18 <__swrite>:
  405e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405e1c:	460c      	mov	r4, r1
  405e1e:	8989      	ldrh	r1, [r1, #12]
  405e20:	461d      	mov	r5, r3
  405e22:	05cb      	lsls	r3, r1, #23
  405e24:	4616      	mov	r6, r2
  405e26:	4607      	mov	r7, r0
  405e28:	d506      	bpl.n	405e38 <__swrite+0x20>
  405e2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405e2e:	2200      	movs	r2, #0
  405e30:	2302      	movs	r3, #2
  405e32:	f000 f9c3 	bl	4061bc <_lseek_r>
  405e36:	89a1      	ldrh	r1, [r4, #12]
  405e38:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  405e3c:	81a1      	strh	r1, [r4, #12]
  405e3e:	4638      	mov	r0, r7
  405e40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405e44:	4632      	mov	r2, r6
  405e46:	462b      	mov	r3, r5
  405e48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405e4c:	f000 b8c4 	b.w	405fd8 <_write_r>

00405e50 <__sseek>:
  405e50:	b510      	push	{r4, lr}
  405e52:	460c      	mov	r4, r1
  405e54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405e58:	f000 f9b0 	bl	4061bc <_lseek_r>
  405e5c:	89a3      	ldrh	r3, [r4, #12]
  405e5e:	1c42      	adds	r2, r0, #1
  405e60:	bf0e      	itee	eq
  405e62:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405e66:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  405e6a:	6520      	strne	r0, [r4, #80]	; 0x50
  405e6c:	81a3      	strh	r3, [r4, #12]
  405e6e:	bd10      	pop	{r4, pc}

00405e70 <__sclose>:
  405e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405e74:	f000 b948 	b.w	406108 <_close_r>

00405e78 <strlen>:
  405e78:	f020 0103 	bic.w	r1, r0, #3
  405e7c:	f010 0003 	ands.w	r0, r0, #3
  405e80:	f1c0 0000 	rsb	r0, r0, #0
  405e84:	f851 3b04 	ldr.w	r3, [r1], #4
  405e88:	f100 0c04 	add.w	ip, r0, #4
  405e8c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  405e90:	f06f 0200 	mvn.w	r2, #0
  405e94:	bf1c      	itt	ne
  405e96:	fa22 f20c 	lsrne.w	r2, r2, ip
  405e9a:	4313      	orrne	r3, r2
  405e9c:	f04f 0c01 	mov.w	ip, #1
  405ea0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  405ea4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  405ea8:	eba3 020c 	sub.w	r2, r3, ip
  405eac:	ea22 0203 	bic.w	r2, r2, r3
  405eb0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  405eb4:	bf04      	itt	eq
  405eb6:	f851 3b04 	ldreq.w	r3, [r1], #4
  405eba:	3004      	addeq	r0, #4
  405ebc:	d0f4      	beq.n	405ea8 <strlen+0x30>
  405ebe:	f013 0fff 	tst.w	r3, #255	; 0xff
  405ec2:	bf1f      	itttt	ne
  405ec4:	3001      	addne	r0, #1
  405ec6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  405eca:	3001      	addne	r0, #1
  405ecc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  405ed0:	bf18      	it	ne
  405ed2:	3001      	addne	r0, #1
  405ed4:	4770      	bx	lr
  405ed6:	bf00      	nop

00405ed8 <__ssprint_r>:
  405ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405edc:	6894      	ldr	r4, [r2, #8]
  405ede:	b083      	sub	sp, #12
  405ee0:	4692      	mov	sl, r2
  405ee2:	4680      	mov	r8, r0
  405ee4:	460d      	mov	r5, r1
  405ee6:	6816      	ldr	r6, [r2, #0]
  405ee8:	2c00      	cmp	r4, #0
  405eea:	d06f      	beq.n	405fcc <__ssprint_r+0xf4>
  405eec:	f04f 0b00 	mov.w	fp, #0
  405ef0:	6808      	ldr	r0, [r1, #0]
  405ef2:	688b      	ldr	r3, [r1, #8]
  405ef4:	465c      	mov	r4, fp
  405ef6:	2c00      	cmp	r4, #0
  405ef8:	d043      	beq.n	405f82 <__ssprint_r+0xaa>
  405efa:	429c      	cmp	r4, r3
  405efc:	461f      	mov	r7, r3
  405efe:	d345      	bcc.n	405f8c <__ssprint_r+0xb4>
  405f00:	89ab      	ldrh	r3, [r5, #12]
  405f02:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405f06:	d044      	beq.n	405f92 <__ssprint_r+0xba>
  405f08:	696f      	ldr	r7, [r5, #20]
  405f0a:	6929      	ldr	r1, [r5, #16]
  405f0c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  405f10:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  405f14:	ebc1 0900 	rsb	r9, r1, r0
  405f18:	1c62      	adds	r2, r4, #1
  405f1a:	107f      	asrs	r7, r7, #1
  405f1c:	444a      	add	r2, r9
  405f1e:	4297      	cmp	r7, r2
  405f20:	bf34      	ite	cc
  405f22:	4617      	movcc	r7, r2
  405f24:	463a      	movcs	r2, r7
  405f26:	055b      	lsls	r3, r3, #21
  405f28:	d535      	bpl.n	405f96 <__ssprint_r+0xbe>
  405f2a:	4611      	mov	r1, r2
  405f2c:	4640      	mov	r0, r8
  405f2e:	f7fe fe77 	bl	404c20 <_malloc_r>
  405f32:	2800      	cmp	r0, #0
  405f34:	d039      	beq.n	405faa <__ssprint_r+0xd2>
  405f36:	6929      	ldr	r1, [r5, #16]
  405f38:	464a      	mov	r2, r9
  405f3a:	9001      	str	r0, [sp, #4]
  405f3c:	f7ff f956 	bl	4051ec <memcpy>
  405f40:	89aa      	ldrh	r2, [r5, #12]
  405f42:	9b01      	ldr	r3, [sp, #4]
  405f44:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405f48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405f4c:	81aa      	strh	r2, [r5, #12]
  405f4e:	ebc9 0207 	rsb	r2, r9, r7
  405f52:	eb03 0009 	add.w	r0, r3, r9
  405f56:	616f      	str	r7, [r5, #20]
  405f58:	612b      	str	r3, [r5, #16]
  405f5a:	6028      	str	r0, [r5, #0]
  405f5c:	60aa      	str	r2, [r5, #8]
  405f5e:	4627      	mov	r7, r4
  405f60:	46a1      	mov	r9, r4
  405f62:	464a      	mov	r2, r9
  405f64:	4659      	mov	r1, fp
  405f66:	f7ff f9b7 	bl	4052d8 <memmove>
  405f6a:	f8da 2008 	ldr.w	r2, [sl, #8]
  405f6e:	68ab      	ldr	r3, [r5, #8]
  405f70:	6828      	ldr	r0, [r5, #0]
  405f72:	1bdb      	subs	r3, r3, r7
  405f74:	4448      	add	r0, r9
  405f76:	1b14      	subs	r4, r2, r4
  405f78:	60ab      	str	r3, [r5, #8]
  405f7a:	6028      	str	r0, [r5, #0]
  405f7c:	f8ca 4008 	str.w	r4, [sl, #8]
  405f80:	b324      	cbz	r4, 405fcc <__ssprint_r+0xf4>
  405f82:	f8d6 b000 	ldr.w	fp, [r6]
  405f86:	6874      	ldr	r4, [r6, #4]
  405f88:	3608      	adds	r6, #8
  405f8a:	e7b4      	b.n	405ef6 <__ssprint_r+0x1e>
  405f8c:	4627      	mov	r7, r4
  405f8e:	46a1      	mov	r9, r4
  405f90:	e7e7      	b.n	405f62 <__ssprint_r+0x8a>
  405f92:	46b9      	mov	r9, r7
  405f94:	e7e5      	b.n	405f62 <__ssprint_r+0x8a>
  405f96:	4640      	mov	r0, r8
  405f98:	f7ff fd12 	bl	4059c0 <_realloc_r>
  405f9c:	4603      	mov	r3, r0
  405f9e:	2800      	cmp	r0, #0
  405fa0:	d1d5      	bne.n	405f4e <__ssprint_r+0x76>
  405fa2:	4640      	mov	r0, r8
  405fa4:	6929      	ldr	r1, [r5, #16]
  405fa6:	f7fe fd3f 	bl	404a28 <_free_r>
  405faa:	89aa      	ldrh	r2, [r5, #12]
  405fac:	230c      	movs	r3, #12
  405fae:	f8c8 3000 	str.w	r3, [r8]
  405fb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405fb6:	2300      	movs	r3, #0
  405fb8:	f04f 30ff 	mov.w	r0, #4294967295
  405fbc:	81aa      	strh	r2, [r5, #12]
  405fbe:	f8ca 3008 	str.w	r3, [sl, #8]
  405fc2:	f8ca 3004 	str.w	r3, [sl, #4]
  405fc6:	b003      	add	sp, #12
  405fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405fcc:	4620      	mov	r0, r4
  405fce:	f8ca 4004 	str.w	r4, [sl, #4]
  405fd2:	b003      	add	sp, #12
  405fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405fd8 <_write_r>:
  405fd8:	b570      	push	{r4, r5, r6, lr}
  405fda:	4c08      	ldr	r4, [pc, #32]	; (405ffc <_write_r+0x24>)
  405fdc:	4606      	mov	r6, r0
  405fde:	2500      	movs	r5, #0
  405fe0:	4608      	mov	r0, r1
  405fe2:	4611      	mov	r1, r2
  405fe4:	461a      	mov	r2, r3
  405fe6:	6025      	str	r5, [r4, #0]
  405fe8:	f7fb fab2 	bl	401550 <_write>
  405fec:	1c43      	adds	r3, r0, #1
  405fee:	d000      	beq.n	405ff2 <_write_r+0x1a>
  405ff0:	bd70      	pop	{r4, r5, r6, pc}
  405ff2:	6823      	ldr	r3, [r4, #0]
  405ff4:	2b00      	cmp	r3, #0
  405ff6:	d0fb      	beq.n	405ff0 <_write_r+0x18>
  405ff8:	6033      	str	r3, [r6, #0]
  405ffa:	bd70      	pop	{r4, r5, r6, pc}
  405ffc:	20000c1c 	.word	0x20000c1c

00406000 <__register_exitproc>:
  406000:	b5f0      	push	{r4, r5, r6, r7, lr}
  406002:	4c27      	ldr	r4, [pc, #156]	; (4060a0 <__register_exitproc+0xa0>)
  406004:	b085      	sub	sp, #20
  406006:	6826      	ldr	r6, [r4, #0]
  406008:	4607      	mov	r7, r0
  40600a:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  40600e:	2c00      	cmp	r4, #0
  406010:	d040      	beq.n	406094 <__register_exitproc+0x94>
  406012:	6865      	ldr	r5, [r4, #4]
  406014:	2d1f      	cmp	r5, #31
  406016:	dd1e      	ble.n	406056 <__register_exitproc+0x56>
  406018:	4822      	ldr	r0, [pc, #136]	; (4060a4 <__register_exitproc+0xa4>)
  40601a:	b918      	cbnz	r0, 406024 <__register_exitproc+0x24>
  40601c:	f04f 30ff 	mov.w	r0, #4294967295
  406020:	b005      	add	sp, #20
  406022:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406024:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406028:	9103      	str	r1, [sp, #12]
  40602a:	9202      	str	r2, [sp, #8]
  40602c:	9301      	str	r3, [sp, #4]
  40602e:	f7fe fdef 	bl	404c10 <malloc>
  406032:	9903      	ldr	r1, [sp, #12]
  406034:	4604      	mov	r4, r0
  406036:	9a02      	ldr	r2, [sp, #8]
  406038:	9b01      	ldr	r3, [sp, #4]
  40603a:	2800      	cmp	r0, #0
  40603c:	d0ee      	beq.n	40601c <__register_exitproc+0x1c>
  40603e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  406042:	2000      	movs	r0, #0
  406044:	6025      	str	r5, [r4, #0]
  406046:	6060      	str	r0, [r4, #4]
  406048:	4605      	mov	r5, r0
  40604a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40604e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  406052:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  406056:	b93f      	cbnz	r7, 406068 <__register_exitproc+0x68>
  406058:	1c6b      	adds	r3, r5, #1
  40605a:	2000      	movs	r0, #0
  40605c:	3502      	adds	r5, #2
  40605e:	6063      	str	r3, [r4, #4]
  406060:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  406064:	b005      	add	sp, #20
  406066:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406068:	2601      	movs	r6, #1
  40606a:	40ae      	lsls	r6, r5
  40606c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  406070:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  406074:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  406078:	2f02      	cmp	r7, #2
  40607a:	ea42 0206 	orr.w	r2, r2, r6
  40607e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  406082:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  406086:	d1e7      	bne.n	406058 <__register_exitproc+0x58>
  406088:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40608c:	431e      	orrs	r6, r3
  40608e:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  406092:	e7e1      	b.n	406058 <__register_exitproc+0x58>
  406094:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  406098:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40609c:	e7b9      	b.n	406012 <__register_exitproc+0x12>
  40609e:	bf00      	nop
  4060a0:	004078c4 	.word	0x004078c4
  4060a4:	00404c11 	.word	0x00404c11

004060a8 <_calloc_r>:
  4060a8:	b510      	push	{r4, lr}
  4060aa:	fb02 f101 	mul.w	r1, r2, r1
  4060ae:	f7fe fdb7 	bl	404c20 <_malloc_r>
  4060b2:	4604      	mov	r4, r0
  4060b4:	b168      	cbz	r0, 4060d2 <_calloc_r+0x2a>
  4060b6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4060ba:	f022 0203 	bic.w	r2, r2, #3
  4060be:	3a04      	subs	r2, #4
  4060c0:	2a24      	cmp	r2, #36	; 0x24
  4060c2:	d818      	bhi.n	4060f6 <_calloc_r+0x4e>
  4060c4:	2a13      	cmp	r2, #19
  4060c6:	d806      	bhi.n	4060d6 <_calloc_r+0x2e>
  4060c8:	4603      	mov	r3, r0
  4060ca:	2200      	movs	r2, #0
  4060cc:	601a      	str	r2, [r3, #0]
  4060ce:	605a      	str	r2, [r3, #4]
  4060d0:	609a      	str	r2, [r3, #8]
  4060d2:	4620      	mov	r0, r4
  4060d4:	bd10      	pop	{r4, pc}
  4060d6:	2300      	movs	r3, #0
  4060d8:	2a1b      	cmp	r2, #27
  4060da:	6003      	str	r3, [r0, #0]
  4060dc:	6043      	str	r3, [r0, #4]
  4060de:	d90f      	bls.n	406100 <_calloc_r+0x58>
  4060e0:	2a24      	cmp	r2, #36	; 0x24
  4060e2:	6083      	str	r3, [r0, #8]
  4060e4:	60c3      	str	r3, [r0, #12]
  4060e6:	bf05      	ittet	eq
  4060e8:	6103      	streq	r3, [r0, #16]
  4060ea:	6143      	streq	r3, [r0, #20]
  4060ec:	f100 0310 	addne.w	r3, r0, #16
  4060f0:	f100 0318 	addeq.w	r3, r0, #24
  4060f4:	e7e9      	b.n	4060ca <_calloc_r+0x22>
  4060f6:	2100      	movs	r1, #0
  4060f8:	f7fb ffc2 	bl	402080 <memset>
  4060fc:	4620      	mov	r0, r4
  4060fe:	bd10      	pop	{r4, pc}
  406100:	f100 0308 	add.w	r3, r0, #8
  406104:	e7e1      	b.n	4060ca <_calloc_r+0x22>
  406106:	bf00      	nop

00406108 <_close_r>:
  406108:	b538      	push	{r3, r4, r5, lr}
  40610a:	4c07      	ldr	r4, [pc, #28]	; (406128 <_close_r+0x20>)
  40610c:	2300      	movs	r3, #0
  40610e:	4605      	mov	r5, r0
  406110:	4608      	mov	r0, r1
  406112:	6023      	str	r3, [r4, #0]
  406114:	f7fb ff86 	bl	402024 <_close>
  406118:	1c43      	adds	r3, r0, #1
  40611a:	d000      	beq.n	40611e <_close_r+0x16>
  40611c:	bd38      	pop	{r3, r4, r5, pc}
  40611e:	6823      	ldr	r3, [r4, #0]
  406120:	2b00      	cmp	r3, #0
  406122:	d0fb      	beq.n	40611c <_close_r+0x14>
  406124:	602b      	str	r3, [r5, #0]
  406126:	bd38      	pop	{r3, r4, r5, pc}
  406128:	20000c1c 	.word	0x20000c1c

0040612c <_fclose_r>:
  40612c:	b570      	push	{r4, r5, r6, lr}
  40612e:	460c      	mov	r4, r1
  406130:	4605      	mov	r5, r0
  406132:	b131      	cbz	r1, 406142 <_fclose_r+0x16>
  406134:	b110      	cbz	r0, 40613c <_fclose_r+0x10>
  406136:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406138:	2b00      	cmp	r3, #0
  40613a:	d02f      	beq.n	40619c <_fclose_r+0x70>
  40613c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406140:	b90b      	cbnz	r3, 406146 <_fclose_r+0x1a>
  406142:	2000      	movs	r0, #0
  406144:	bd70      	pop	{r4, r5, r6, pc}
  406146:	4628      	mov	r0, r5
  406148:	4621      	mov	r1, r4
  40614a:	f7fe fb6d 	bl	404828 <_fflush_r>
  40614e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406150:	4606      	mov	r6, r0
  406152:	b133      	cbz	r3, 406162 <_fclose_r+0x36>
  406154:	4628      	mov	r0, r5
  406156:	69e1      	ldr	r1, [r4, #28]
  406158:	4798      	blx	r3
  40615a:	2800      	cmp	r0, #0
  40615c:	bfb8      	it	lt
  40615e:	f04f 36ff 	movlt.w	r6, #4294967295
  406162:	89a3      	ldrh	r3, [r4, #12]
  406164:	061b      	lsls	r3, r3, #24
  406166:	d41c      	bmi.n	4061a2 <_fclose_r+0x76>
  406168:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40616a:	b141      	cbz	r1, 40617e <_fclose_r+0x52>
  40616c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406170:	4299      	cmp	r1, r3
  406172:	d002      	beq.n	40617a <_fclose_r+0x4e>
  406174:	4628      	mov	r0, r5
  406176:	f7fe fc57 	bl	404a28 <_free_r>
  40617a:	2300      	movs	r3, #0
  40617c:	6323      	str	r3, [r4, #48]	; 0x30
  40617e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406180:	b121      	cbz	r1, 40618c <_fclose_r+0x60>
  406182:	4628      	mov	r0, r5
  406184:	f7fe fc50 	bl	404a28 <_free_r>
  406188:	2300      	movs	r3, #0
  40618a:	6463      	str	r3, [r4, #68]	; 0x44
  40618c:	f7fe fbe2 	bl	404954 <__sfp_lock_acquire>
  406190:	2300      	movs	r3, #0
  406192:	81a3      	strh	r3, [r4, #12]
  406194:	f7fe fbe0 	bl	404958 <__sfp_lock_release>
  406198:	4630      	mov	r0, r6
  40619a:	bd70      	pop	{r4, r5, r6, pc}
  40619c:	f7fe fb60 	bl	404860 <__sinit>
  4061a0:	e7cc      	b.n	40613c <_fclose_r+0x10>
  4061a2:	4628      	mov	r0, r5
  4061a4:	6921      	ldr	r1, [r4, #16]
  4061a6:	f7fe fc3f 	bl	404a28 <_free_r>
  4061aa:	e7dd      	b.n	406168 <_fclose_r+0x3c>

004061ac <fclose>:
  4061ac:	4b02      	ldr	r3, [pc, #8]	; (4061b8 <fclose+0xc>)
  4061ae:	4601      	mov	r1, r0
  4061b0:	6818      	ldr	r0, [r3, #0]
  4061b2:	f7ff bfbb 	b.w	40612c <_fclose_r>
  4061b6:	bf00      	nop
  4061b8:	20000510 	.word	0x20000510

004061bc <_lseek_r>:
  4061bc:	b570      	push	{r4, r5, r6, lr}
  4061be:	4c08      	ldr	r4, [pc, #32]	; (4061e0 <_lseek_r+0x24>)
  4061c0:	4606      	mov	r6, r0
  4061c2:	2500      	movs	r5, #0
  4061c4:	4608      	mov	r0, r1
  4061c6:	4611      	mov	r1, r2
  4061c8:	461a      	mov	r2, r3
  4061ca:	6025      	str	r5, [r4, #0]
  4061cc:	f7fb ff2e 	bl	40202c <_lseek>
  4061d0:	1c43      	adds	r3, r0, #1
  4061d2:	d000      	beq.n	4061d6 <_lseek_r+0x1a>
  4061d4:	bd70      	pop	{r4, r5, r6, pc}
  4061d6:	6823      	ldr	r3, [r4, #0]
  4061d8:	2b00      	cmp	r3, #0
  4061da:	d0fb      	beq.n	4061d4 <_lseek_r+0x18>
  4061dc:	6033      	str	r3, [r6, #0]
  4061de:	bd70      	pop	{r4, r5, r6, pc}
  4061e0:	20000c1c 	.word	0x20000c1c

004061e4 <_read_r>:
  4061e4:	b570      	push	{r4, r5, r6, lr}
  4061e6:	4c08      	ldr	r4, [pc, #32]	; (406208 <_read_r+0x24>)
  4061e8:	4606      	mov	r6, r0
  4061ea:	2500      	movs	r5, #0
  4061ec:	4608      	mov	r0, r1
  4061ee:	4611      	mov	r1, r2
  4061f0:	461a      	mov	r2, r3
  4061f2:	6025      	str	r5, [r4, #0]
  4061f4:	f7fb f98c 	bl	401510 <_read>
  4061f8:	1c43      	adds	r3, r0, #1
  4061fa:	d000      	beq.n	4061fe <_read_r+0x1a>
  4061fc:	bd70      	pop	{r4, r5, r6, pc}
  4061fe:	6823      	ldr	r3, [r4, #0]
  406200:	2b00      	cmp	r3, #0
  406202:	d0fb      	beq.n	4061fc <_read_r+0x18>
  406204:	6033      	str	r3, [r6, #0]
  406206:	bd70      	pop	{r4, r5, r6, pc}
  406208:	20000c1c 	.word	0x20000c1c

0040620c <__aeabi_drsub>:
  40620c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406210:	e002      	b.n	406218 <__adddf3>
  406212:	bf00      	nop

00406214 <__aeabi_dsub>:
  406214:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406218 <__adddf3>:
  406218:	b530      	push	{r4, r5, lr}
  40621a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40621e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  406222:	ea94 0f05 	teq	r4, r5
  406226:	bf08      	it	eq
  406228:	ea90 0f02 	teqeq	r0, r2
  40622c:	bf1f      	itttt	ne
  40622e:	ea54 0c00 	orrsne.w	ip, r4, r0
  406232:	ea55 0c02 	orrsne.w	ip, r5, r2
  406236:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40623a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40623e:	f000 80e2 	beq.w	406406 <__adddf3+0x1ee>
  406242:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406246:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40624a:	bfb8      	it	lt
  40624c:	426d      	neglt	r5, r5
  40624e:	dd0c      	ble.n	40626a <__adddf3+0x52>
  406250:	442c      	add	r4, r5
  406252:	ea80 0202 	eor.w	r2, r0, r2
  406256:	ea81 0303 	eor.w	r3, r1, r3
  40625a:	ea82 0000 	eor.w	r0, r2, r0
  40625e:	ea83 0101 	eor.w	r1, r3, r1
  406262:	ea80 0202 	eor.w	r2, r0, r2
  406266:	ea81 0303 	eor.w	r3, r1, r3
  40626a:	2d36      	cmp	r5, #54	; 0x36
  40626c:	bf88      	it	hi
  40626e:	bd30      	pophi	{r4, r5, pc}
  406270:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406274:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406278:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40627c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406280:	d002      	beq.n	406288 <__adddf3+0x70>
  406282:	4240      	negs	r0, r0
  406284:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406288:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40628c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406290:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406294:	d002      	beq.n	40629c <__adddf3+0x84>
  406296:	4252      	negs	r2, r2
  406298:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40629c:	ea94 0f05 	teq	r4, r5
  4062a0:	f000 80a7 	beq.w	4063f2 <__adddf3+0x1da>
  4062a4:	f1a4 0401 	sub.w	r4, r4, #1
  4062a8:	f1d5 0e20 	rsbs	lr, r5, #32
  4062ac:	db0d      	blt.n	4062ca <__adddf3+0xb2>
  4062ae:	fa02 fc0e 	lsl.w	ip, r2, lr
  4062b2:	fa22 f205 	lsr.w	r2, r2, r5
  4062b6:	1880      	adds	r0, r0, r2
  4062b8:	f141 0100 	adc.w	r1, r1, #0
  4062bc:	fa03 f20e 	lsl.w	r2, r3, lr
  4062c0:	1880      	adds	r0, r0, r2
  4062c2:	fa43 f305 	asr.w	r3, r3, r5
  4062c6:	4159      	adcs	r1, r3
  4062c8:	e00e      	b.n	4062e8 <__adddf3+0xd0>
  4062ca:	f1a5 0520 	sub.w	r5, r5, #32
  4062ce:	f10e 0e20 	add.w	lr, lr, #32
  4062d2:	2a01      	cmp	r2, #1
  4062d4:	fa03 fc0e 	lsl.w	ip, r3, lr
  4062d8:	bf28      	it	cs
  4062da:	f04c 0c02 	orrcs.w	ip, ip, #2
  4062de:	fa43 f305 	asr.w	r3, r3, r5
  4062e2:	18c0      	adds	r0, r0, r3
  4062e4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4062e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4062ec:	d507      	bpl.n	4062fe <__adddf3+0xe6>
  4062ee:	f04f 0e00 	mov.w	lr, #0
  4062f2:	f1dc 0c00 	rsbs	ip, ip, #0
  4062f6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4062fa:	eb6e 0101 	sbc.w	r1, lr, r1
  4062fe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  406302:	d31b      	bcc.n	40633c <__adddf3+0x124>
  406304:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  406308:	d30c      	bcc.n	406324 <__adddf3+0x10c>
  40630a:	0849      	lsrs	r1, r1, #1
  40630c:	ea5f 0030 	movs.w	r0, r0, rrx
  406310:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406314:	f104 0401 	add.w	r4, r4, #1
  406318:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40631c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406320:	f080 809a 	bcs.w	406458 <__adddf3+0x240>
  406324:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406328:	bf08      	it	eq
  40632a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40632e:	f150 0000 	adcs.w	r0, r0, #0
  406332:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406336:	ea41 0105 	orr.w	r1, r1, r5
  40633a:	bd30      	pop	{r4, r5, pc}
  40633c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406340:	4140      	adcs	r0, r0
  406342:	eb41 0101 	adc.w	r1, r1, r1
  406346:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40634a:	f1a4 0401 	sub.w	r4, r4, #1
  40634e:	d1e9      	bne.n	406324 <__adddf3+0x10c>
  406350:	f091 0f00 	teq	r1, #0
  406354:	bf04      	itt	eq
  406356:	4601      	moveq	r1, r0
  406358:	2000      	moveq	r0, #0
  40635a:	fab1 f381 	clz	r3, r1
  40635e:	bf08      	it	eq
  406360:	3320      	addeq	r3, #32
  406362:	f1a3 030b 	sub.w	r3, r3, #11
  406366:	f1b3 0220 	subs.w	r2, r3, #32
  40636a:	da0c      	bge.n	406386 <__adddf3+0x16e>
  40636c:	320c      	adds	r2, #12
  40636e:	dd08      	ble.n	406382 <__adddf3+0x16a>
  406370:	f102 0c14 	add.w	ip, r2, #20
  406374:	f1c2 020c 	rsb	r2, r2, #12
  406378:	fa01 f00c 	lsl.w	r0, r1, ip
  40637c:	fa21 f102 	lsr.w	r1, r1, r2
  406380:	e00c      	b.n	40639c <__adddf3+0x184>
  406382:	f102 0214 	add.w	r2, r2, #20
  406386:	bfd8      	it	le
  406388:	f1c2 0c20 	rsble	ip, r2, #32
  40638c:	fa01 f102 	lsl.w	r1, r1, r2
  406390:	fa20 fc0c 	lsr.w	ip, r0, ip
  406394:	bfdc      	itt	le
  406396:	ea41 010c 	orrle.w	r1, r1, ip
  40639a:	4090      	lslle	r0, r2
  40639c:	1ae4      	subs	r4, r4, r3
  40639e:	bfa2      	ittt	ge
  4063a0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4063a4:	4329      	orrge	r1, r5
  4063a6:	bd30      	popge	{r4, r5, pc}
  4063a8:	ea6f 0404 	mvn.w	r4, r4
  4063ac:	3c1f      	subs	r4, #31
  4063ae:	da1c      	bge.n	4063ea <__adddf3+0x1d2>
  4063b0:	340c      	adds	r4, #12
  4063b2:	dc0e      	bgt.n	4063d2 <__adddf3+0x1ba>
  4063b4:	f104 0414 	add.w	r4, r4, #20
  4063b8:	f1c4 0220 	rsb	r2, r4, #32
  4063bc:	fa20 f004 	lsr.w	r0, r0, r4
  4063c0:	fa01 f302 	lsl.w	r3, r1, r2
  4063c4:	ea40 0003 	orr.w	r0, r0, r3
  4063c8:	fa21 f304 	lsr.w	r3, r1, r4
  4063cc:	ea45 0103 	orr.w	r1, r5, r3
  4063d0:	bd30      	pop	{r4, r5, pc}
  4063d2:	f1c4 040c 	rsb	r4, r4, #12
  4063d6:	f1c4 0220 	rsb	r2, r4, #32
  4063da:	fa20 f002 	lsr.w	r0, r0, r2
  4063de:	fa01 f304 	lsl.w	r3, r1, r4
  4063e2:	ea40 0003 	orr.w	r0, r0, r3
  4063e6:	4629      	mov	r1, r5
  4063e8:	bd30      	pop	{r4, r5, pc}
  4063ea:	fa21 f004 	lsr.w	r0, r1, r4
  4063ee:	4629      	mov	r1, r5
  4063f0:	bd30      	pop	{r4, r5, pc}
  4063f2:	f094 0f00 	teq	r4, #0
  4063f6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4063fa:	bf06      	itte	eq
  4063fc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406400:	3401      	addeq	r4, #1
  406402:	3d01      	subne	r5, #1
  406404:	e74e      	b.n	4062a4 <__adddf3+0x8c>
  406406:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40640a:	bf18      	it	ne
  40640c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406410:	d029      	beq.n	406466 <__adddf3+0x24e>
  406412:	ea94 0f05 	teq	r4, r5
  406416:	bf08      	it	eq
  406418:	ea90 0f02 	teqeq	r0, r2
  40641c:	d005      	beq.n	40642a <__adddf3+0x212>
  40641e:	ea54 0c00 	orrs.w	ip, r4, r0
  406422:	bf04      	itt	eq
  406424:	4619      	moveq	r1, r3
  406426:	4610      	moveq	r0, r2
  406428:	bd30      	pop	{r4, r5, pc}
  40642a:	ea91 0f03 	teq	r1, r3
  40642e:	bf1e      	ittt	ne
  406430:	2100      	movne	r1, #0
  406432:	2000      	movne	r0, #0
  406434:	bd30      	popne	{r4, r5, pc}
  406436:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40643a:	d105      	bne.n	406448 <__adddf3+0x230>
  40643c:	0040      	lsls	r0, r0, #1
  40643e:	4149      	adcs	r1, r1
  406440:	bf28      	it	cs
  406442:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  406446:	bd30      	pop	{r4, r5, pc}
  406448:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40644c:	bf3c      	itt	cc
  40644e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406452:	bd30      	popcc	{r4, r5, pc}
  406454:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406458:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40645c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406460:	f04f 0000 	mov.w	r0, #0
  406464:	bd30      	pop	{r4, r5, pc}
  406466:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40646a:	bf1a      	itte	ne
  40646c:	4619      	movne	r1, r3
  40646e:	4610      	movne	r0, r2
  406470:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406474:	bf1c      	itt	ne
  406476:	460b      	movne	r3, r1
  406478:	4602      	movne	r2, r0
  40647a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40647e:	bf06      	itte	eq
  406480:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406484:	ea91 0f03 	teqeq	r1, r3
  406488:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40648c:	bd30      	pop	{r4, r5, pc}
  40648e:	bf00      	nop

00406490 <__aeabi_ui2d>:
  406490:	f090 0f00 	teq	r0, #0
  406494:	bf04      	itt	eq
  406496:	2100      	moveq	r1, #0
  406498:	4770      	bxeq	lr
  40649a:	b530      	push	{r4, r5, lr}
  40649c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4064a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4064a4:	f04f 0500 	mov.w	r5, #0
  4064a8:	f04f 0100 	mov.w	r1, #0
  4064ac:	e750      	b.n	406350 <__adddf3+0x138>
  4064ae:	bf00      	nop

004064b0 <__aeabi_i2d>:
  4064b0:	f090 0f00 	teq	r0, #0
  4064b4:	bf04      	itt	eq
  4064b6:	2100      	moveq	r1, #0
  4064b8:	4770      	bxeq	lr
  4064ba:	b530      	push	{r4, r5, lr}
  4064bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4064c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4064c4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4064c8:	bf48      	it	mi
  4064ca:	4240      	negmi	r0, r0
  4064cc:	f04f 0100 	mov.w	r1, #0
  4064d0:	e73e      	b.n	406350 <__adddf3+0x138>
  4064d2:	bf00      	nop

004064d4 <__aeabi_f2d>:
  4064d4:	0042      	lsls	r2, r0, #1
  4064d6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4064da:	ea4f 0131 	mov.w	r1, r1, rrx
  4064de:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4064e2:	bf1f      	itttt	ne
  4064e4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4064e8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4064ec:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4064f0:	4770      	bxne	lr
  4064f2:	f092 0f00 	teq	r2, #0
  4064f6:	bf14      	ite	ne
  4064f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4064fc:	4770      	bxeq	lr
  4064fe:	b530      	push	{r4, r5, lr}
  406500:	f44f 7460 	mov.w	r4, #896	; 0x380
  406504:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406508:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40650c:	e720      	b.n	406350 <__adddf3+0x138>
  40650e:	bf00      	nop

00406510 <__aeabi_ul2d>:
  406510:	ea50 0201 	orrs.w	r2, r0, r1
  406514:	bf08      	it	eq
  406516:	4770      	bxeq	lr
  406518:	b530      	push	{r4, r5, lr}
  40651a:	f04f 0500 	mov.w	r5, #0
  40651e:	e00a      	b.n	406536 <__aeabi_l2d+0x16>

00406520 <__aeabi_l2d>:
  406520:	ea50 0201 	orrs.w	r2, r0, r1
  406524:	bf08      	it	eq
  406526:	4770      	bxeq	lr
  406528:	b530      	push	{r4, r5, lr}
  40652a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40652e:	d502      	bpl.n	406536 <__aeabi_l2d+0x16>
  406530:	4240      	negs	r0, r0
  406532:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406536:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40653a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40653e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  406542:	f43f aedc 	beq.w	4062fe <__adddf3+0xe6>
  406546:	f04f 0203 	mov.w	r2, #3
  40654a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40654e:	bf18      	it	ne
  406550:	3203      	addne	r2, #3
  406552:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406556:	bf18      	it	ne
  406558:	3203      	addne	r2, #3
  40655a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40655e:	f1c2 0320 	rsb	r3, r2, #32
  406562:	fa00 fc03 	lsl.w	ip, r0, r3
  406566:	fa20 f002 	lsr.w	r0, r0, r2
  40656a:	fa01 fe03 	lsl.w	lr, r1, r3
  40656e:	ea40 000e 	orr.w	r0, r0, lr
  406572:	fa21 f102 	lsr.w	r1, r1, r2
  406576:	4414      	add	r4, r2
  406578:	e6c1      	b.n	4062fe <__adddf3+0xe6>
  40657a:	bf00      	nop

0040657c <__aeabi_dmul>:
  40657c:	b570      	push	{r4, r5, r6, lr}
  40657e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406582:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406586:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40658a:	bf1d      	ittte	ne
  40658c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406590:	ea94 0f0c 	teqne	r4, ip
  406594:	ea95 0f0c 	teqne	r5, ip
  406598:	f000 f8de 	bleq	406758 <__aeabi_dmul+0x1dc>
  40659c:	442c      	add	r4, r5
  40659e:	ea81 0603 	eor.w	r6, r1, r3
  4065a2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4065a6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4065aa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4065ae:	bf18      	it	ne
  4065b0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4065b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4065b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4065bc:	d038      	beq.n	406630 <__aeabi_dmul+0xb4>
  4065be:	fba0 ce02 	umull	ip, lr, r0, r2
  4065c2:	f04f 0500 	mov.w	r5, #0
  4065c6:	fbe1 e502 	umlal	lr, r5, r1, r2
  4065ca:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4065ce:	fbe0 e503 	umlal	lr, r5, r0, r3
  4065d2:	f04f 0600 	mov.w	r6, #0
  4065d6:	fbe1 5603 	umlal	r5, r6, r1, r3
  4065da:	f09c 0f00 	teq	ip, #0
  4065de:	bf18      	it	ne
  4065e0:	f04e 0e01 	orrne.w	lr, lr, #1
  4065e4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4065e8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4065ec:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4065f0:	d204      	bcs.n	4065fc <__aeabi_dmul+0x80>
  4065f2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4065f6:	416d      	adcs	r5, r5
  4065f8:	eb46 0606 	adc.w	r6, r6, r6
  4065fc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406600:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  406604:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406608:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40660c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406610:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406614:	bf88      	it	hi
  406616:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40661a:	d81e      	bhi.n	40665a <__aeabi_dmul+0xde>
  40661c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406620:	bf08      	it	eq
  406622:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  406626:	f150 0000 	adcs.w	r0, r0, #0
  40662a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40662e:	bd70      	pop	{r4, r5, r6, pc}
  406630:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  406634:	ea46 0101 	orr.w	r1, r6, r1
  406638:	ea40 0002 	orr.w	r0, r0, r2
  40663c:	ea81 0103 	eor.w	r1, r1, r3
  406640:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406644:	bfc2      	ittt	gt
  406646:	ebd4 050c 	rsbsgt	r5, r4, ip
  40664a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40664e:	bd70      	popgt	{r4, r5, r6, pc}
  406650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406654:	f04f 0e00 	mov.w	lr, #0
  406658:	3c01      	subs	r4, #1
  40665a:	f300 80ab 	bgt.w	4067b4 <__aeabi_dmul+0x238>
  40665e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406662:	bfde      	ittt	le
  406664:	2000      	movle	r0, #0
  406666:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40666a:	bd70      	pople	{r4, r5, r6, pc}
  40666c:	f1c4 0400 	rsb	r4, r4, #0
  406670:	3c20      	subs	r4, #32
  406672:	da35      	bge.n	4066e0 <__aeabi_dmul+0x164>
  406674:	340c      	adds	r4, #12
  406676:	dc1b      	bgt.n	4066b0 <__aeabi_dmul+0x134>
  406678:	f104 0414 	add.w	r4, r4, #20
  40667c:	f1c4 0520 	rsb	r5, r4, #32
  406680:	fa00 f305 	lsl.w	r3, r0, r5
  406684:	fa20 f004 	lsr.w	r0, r0, r4
  406688:	fa01 f205 	lsl.w	r2, r1, r5
  40668c:	ea40 0002 	orr.w	r0, r0, r2
  406690:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40669c:	fa21 f604 	lsr.w	r6, r1, r4
  4066a0:	eb42 0106 	adc.w	r1, r2, r6
  4066a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4066a8:	bf08      	it	eq
  4066aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4066ae:	bd70      	pop	{r4, r5, r6, pc}
  4066b0:	f1c4 040c 	rsb	r4, r4, #12
  4066b4:	f1c4 0520 	rsb	r5, r4, #32
  4066b8:	fa00 f304 	lsl.w	r3, r0, r4
  4066bc:	fa20 f005 	lsr.w	r0, r0, r5
  4066c0:	fa01 f204 	lsl.w	r2, r1, r4
  4066c4:	ea40 0002 	orr.w	r0, r0, r2
  4066c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4066cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4066d0:	f141 0100 	adc.w	r1, r1, #0
  4066d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4066d8:	bf08      	it	eq
  4066da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4066de:	bd70      	pop	{r4, r5, r6, pc}
  4066e0:	f1c4 0520 	rsb	r5, r4, #32
  4066e4:	fa00 f205 	lsl.w	r2, r0, r5
  4066e8:	ea4e 0e02 	orr.w	lr, lr, r2
  4066ec:	fa20 f304 	lsr.w	r3, r0, r4
  4066f0:	fa01 f205 	lsl.w	r2, r1, r5
  4066f4:	ea43 0302 	orr.w	r3, r3, r2
  4066f8:	fa21 f004 	lsr.w	r0, r1, r4
  4066fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406700:	fa21 f204 	lsr.w	r2, r1, r4
  406704:	ea20 0002 	bic.w	r0, r0, r2
  406708:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40670c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406710:	bf08      	it	eq
  406712:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406716:	bd70      	pop	{r4, r5, r6, pc}
  406718:	f094 0f00 	teq	r4, #0
  40671c:	d10f      	bne.n	40673e <__aeabi_dmul+0x1c2>
  40671e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  406722:	0040      	lsls	r0, r0, #1
  406724:	eb41 0101 	adc.w	r1, r1, r1
  406728:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40672c:	bf08      	it	eq
  40672e:	3c01      	subeq	r4, #1
  406730:	d0f7      	beq.n	406722 <__aeabi_dmul+0x1a6>
  406732:	ea41 0106 	orr.w	r1, r1, r6
  406736:	f095 0f00 	teq	r5, #0
  40673a:	bf18      	it	ne
  40673c:	4770      	bxne	lr
  40673e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  406742:	0052      	lsls	r2, r2, #1
  406744:	eb43 0303 	adc.w	r3, r3, r3
  406748:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40674c:	bf08      	it	eq
  40674e:	3d01      	subeq	r5, #1
  406750:	d0f7      	beq.n	406742 <__aeabi_dmul+0x1c6>
  406752:	ea43 0306 	orr.w	r3, r3, r6
  406756:	4770      	bx	lr
  406758:	ea94 0f0c 	teq	r4, ip
  40675c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406760:	bf18      	it	ne
  406762:	ea95 0f0c 	teqne	r5, ip
  406766:	d00c      	beq.n	406782 <__aeabi_dmul+0x206>
  406768:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40676c:	bf18      	it	ne
  40676e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406772:	d1d1      	bne.n	406718 <__aeabi_dmul+0x19c>
  406774:	ea81 0103 	eor.w	r1, r1, r3
  406778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40677c:	f04f 0000 	mov.w	r0, #0
  406780:	bd70      	pop	{r4, r5, r6, pc}
  406782:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406786:	bf06      	itte	eq
  406788:	4610      	moveq	r0, r2
  40678a:	4619      	moveq	r1, r3
  40678c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406790:	d019      	beq.n	4067c6 <__aeabi_dmul+0x24a>
  406792:	ea94 0f0c 	teq	r4, ip
  406796:	d102      	bne.n	40679e <__aeabi_dmul+0x222>
  406798:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40679c:	d113      	bne.n	4067c6 <__aeabi_dmul+0x24a>
  40679e:	ea95 0f0c 	teq	r5, ip
  4067a2:	d105      	bne.n	4067b0 <__aeabi_dmul+0x234>
  4067a4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4067a8:	bf1c      	itt	ne
  4067aa:	4610      	movne	r0, r2
  4067ac:	4619      	movne	r1, r3
  4067ae:	d10a      	bne.n	4067c6 <__aeabi_dmul+0x24a>
  4067b0:	ea81 0103 	eor.w	r1, r1, r3
  4067b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4067b8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4067bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4067c0:	f04f 0000 	mov.w	r0, #0
  4067c4:	bd70      	pop	{r4, r5, r6, pc}
  4067c6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4067ca:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4067ce:	bd70      	pop	{r4, r5, r6, pc}

004067d0 <__aeabi_ddiv>:
  4067d0:	b570      	push	{r4, r5, r6, lr}
  4067d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4067d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4067da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4067de:	bf1d      	ittte	ne
  4067e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4067e4:	ea94 0f0c 	teqne	r4, ip
  4067e8:	ea95 0f0c 	teqne	r5, ip
  4067ec:	f000 f8a7 	bleq	40693e <__aeabi_ddiv+0x16e>
  4067f0:	eba4 0405 	sub.w	r4, r4, r5
  4067f4:	ea81 0e03 	eor.w	lr, r1, r3
  4067f8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4067fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406800:	f000 8088 	beq.w	406914 <__aeabi_ddiv+0x144>
  406804:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406808:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40680c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406810:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  406814:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406818:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40681c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406820:	ea4f 2600 	mov.w	r6, r0, lsl #8
  406824:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406828:	429d      	cmp	r5, r3
  40682a:	bf08      	it	eq
  40682c:	4296      	cmpeq	r6, r2
  40682e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  406832:	f504 7440 	add.w	r4, r4, #768	; 0x300
  406836:	d202      	bcs.n	40683e <__aeabi_ddiv+0x6e>
  406838:	085b      	lsrs	r3, r3, #1
  40683a:	ea4f 0232 	mov.w	r2, r2, rrx
  40683e:	1ab6      	subs	r6, r6, r2
  406840:	eb65 0503 	sbc.w	r5, r5, r3
  406844:	085b      	lsrs	r3, r3, #1
  406846:	ea4f 0232 	mov.w	r2, r2, rrx
  40684a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40684e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406852:	ebb6 0e02 	subs.w	lr, r6, r2
  406856:	eb75 0e03 	sbcs.w	lr, r5, r3
  40685a:	bf22      	ittt	cs
  40685c:	1ab6      	subcs	r6, r6, r2
  40685e:	4675      	movcs	r5, lr
  406860:	ea40 000c 	orrcs.w	r0, r0, ip
  406864:	085b      	lsrs	r3, r3, #1
  406866:	ea4f 0232 	mov.w	r2, r2, rrx
  40686a:	ebb6 0e02 	subs.w	lr, r6, r2
  40686e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406872:	bf22      	ittt	cs
  406874:	1ab6      	subcs	r6, r6, r2
  406876:	4675      	movcs	r5, lr
  406878:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40687c:	085b      	lsrs	r3, r3, #1
  40687e:	ea4f 0232 	mov.w	r2, r2, rrx
  406882:	ebb6 0e02 	subs.w	lr, r6, r2
  406886:	eb75 0e03 	sbcs.w	lr, r5, r3
  40688a:	bf22      	ittt	cs
  40688c:	1ab6      	subcs	r6, r6, r2
  40688e:	4675      	movcs	r5, lr
  406890:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406894:	085b      	lsrs	r3, r3, #1
  406896:	ea4f 0232 	mov.w	r2, r2, rrx
  40689a:	ebb6 0e02 	subs.w	lr, r6, r2
  40689e:	eb75 0e03 	sbcs.w	lr, r5, r3
  4068a2:	bf22      	ittt	cs
  4068a4:	1ab6      	subcs	r6, r6, r2
  4068a6:	4675      	movcs	r5, lr
  4068a8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4068ac:	ea55 0e06 	orrs.w	lr, r5, r6
  4068b0:	d018      	beq.n	4068e4 <__aeabi_ddiv+0x114>
  4068b2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4068b6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4068ba:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4068be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4068c2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4068c6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4068ca:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4068ce:	d1c0      	bne.n	406852 <__aeabi_ddiv+0x82>
  4068d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4068d4:	d10b      	bne.n	4068ee <__aeabi_ddiv+0x11e>
  4068d6:	ea41 0100 	orr.w	r1, r1, r0
  4068da:	f04f 0000 	mov.w	r0, #0
  4068de:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4068e2:	e7b6      	b.n	406852 <__aeabi_ddiv+0x82>
  4068e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4068e8:	bf04      	itt	eq
  4068ea:	4301      	orreq	r1, r0
  4068ec:	2000      	moveq	r0, #0
  4068ee:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4068f2:	bf88      	it	hi
  4068f4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4068f8:	f63f aeaf 	bhi.w	40665a <__aeabi_dmul+0xde>
  4068fc:	ebb5 0c03 	subs.w	ip, r5, r3
  406900:	bf04      	itt	eq
  406902:	ebb6 0c02 	subseq.w	ip, r6, r2
  406906:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40690a:	f150 0000 	adcs.w	r0, r0, #0
  40690e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406912:	bd70      	pop	{r4, r5, r6, pc}
  406914:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406918:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40691c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406920:	bfc2      	ittt	gt
  406922:	ebd4 050c 	rsbsgt	r5, r4, ip
  406926:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40692a:	bd70      	popgt	{r4, r5, r6, pc}
  40692c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406930:	f04f 0e00 	mov.w	lr, #0
  406934:	3c01      	subs	r4, #1
  406936:	e690      	b.n	40665a <__aeabi_dmul+0xde>
  406938:	ea45 0e06 	orr.w	lr, r5, r6
  40693c:	e68d      	b.n	40665a <__aeabi_dmul+0xde>
  40693e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406942:	ea94 0f0c 	teq	r4, ip
  406946:	bf08      	it	eq
  406948:	ea95 0f0c 	teqeq	r5, ip
  40694c:	f43f af3b 	beq.w	4067c6 <__aeabi_dmul+0x24a>
  406950:	ea94 0f0c 	teq	r4, ip
  406954:	d10a      	bne.n	40696c <__aeabi_ddiv+0x19c>
  406956:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40695a:	f47f af34 	bne.w	4067c6 <__aeabi_dmul+0x24a>
  40695e:	ea95 0f0c 	teq	r5, ip
  406962:	f47f af25 	bne.w	4067b0 <__aeabi_dmul+0x234>
  406966:	4610      	mov	r0, r2
  406968:	4619      	mov	r1, r3
  40696a:	e72c      	b.n	4067c6 <__aeabi_dmul+0x24a>
  40696c:	ea95 0f0c 	teq	r5, ip
  406970:	d106      	bne.n	406980 <__aeabi_ddiv+0x1b0>
  406972:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406976:	f43f aefd 	beq.w	406774 <__aeabi_dmul+0x1f8>
  40697a:	4610      	mov	r0, r2
  40697c:	4619      	mov	r1, r3
  40697e:	e722      	b.n	4067c6 <__aeabi_dmul+0x24a>
  406980:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406984:	bf18      	it	ne
  406986:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40698a:	f47f aec5 	bne.w	406718 <__aeabi_dmul+0x19c>
  40698e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  406992:	f47f af0d 	bne.w	4067b0 <__aeabi_dmul+0x234>
  406996:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40699a:	f47f aeeb 	bne.w	406774 <__aeabi_dmul+0x1f8>
  40699e:	e712      	b.n	4067c6 <__aeabi_dmul+0x24a>

004069a0 <__gedf2>:
  4069a0:	f04f 3cff 	mov.w	ip, #4294967295
  4069a4:	e006      	b.n	4069b4 <__cmpdf2+0x4>
  4069a6:	bf00      	nop

004069a8 <__ledf2>:
  4069a8:	f04f 0c01 	mov.w	ip, #1
  4069ac:	e002      	b.n	4069b4 <__cmpdf2+0x4>
  4069ae:	bf00      	nop

004069b0 <__cmpdf2>:
  4069b0:	f04f 0c01 	mov.w	ip, #1
  4069b4:	f84d cd04 	str.w	ip, [sp, #-4]!
  4069b8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4069bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4069c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4069c4:	bf18      	it	ne
  4069c6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4069ca:	d01b      	beq.n	406a04 <__cmpdf2+0x54>
  4069cc:	b001      	add	sp, #4
  4069ce:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4069d2:	bf0c      	ite	eq
  4069d4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4069d8:	ea91 0f03 	teqne	r1, r3
  4069dc:	bf02      	ittt	eq
  4069de:	ea90 0f02 	teqeq	r0, r2
  4069e2:	2000      	moveq	r0, #0
  4069e4:	4770      	bxeq	lr
  4069e6:	f110 0f00 	cmn.w	r0, #0
  4069ea:	ea91 0f03 	teq	r1, r3
  4069ee:	bf58      	it	pl
  4069f0:	4299      	cmppl	r1, r3
  4069f2:	bf08      	it	eq
  4069f4:	4290      	cmpeq	r0, r2
  4069f6:	bf2c      	ite	cs
  4069f8:	17d8      	asrcs	r0, r3, #31
  4069fa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4069fe:	f040 0001 	orr.w	r0, r0, #1
  406a02:	4770      	bx	lr
  406a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406a0c:	d102      	bne.n	406a14 <__cmpdf2+0x64>
  406a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406a12:	d107      	bne.n	406a24 <__cmpdf2+0x74>
  406a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406a1c:	d1d6      	bne.n	4069cc <__cmpdf2+0x1c>
  406a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406a22:	d0d3      	beq.n	4069cc <__cmpdf2+0x1c>
  406a24:	f85d 0b04 	ldr.w	r0, [sp], #4
  406a28:	4770      	bx	lr
  406a2a:	bf00      	nop

00406a2c <__aeabi_cdrcmple>:
  406a2c:	4684      	mov	ip, r0
  406a2e:	4610      	mov	r0, r2
  406a30:	4662      	mov	r2, ip
  406a32:	468c      	mov	ip, r1
  406a34:	4619      	mov	r1, r3
  406a36:	4663      	mov	r3, ip
  406a38:	e000      	b.n	406a3c <__aeabi_cdcmpeq>
  406a3a:	bf00      	nop

00406a3c <__aeabi_cdcmpeq>:
  406a3c:	b501      	push	{r0, lr}
  406a3e:	f7ff ffb7 	bl	4069b0 <__cmpdf2>
  406a42:	2800      	cmp	r0, #0
  406a44:	bf48      	it	mi
  406a46:	f110 0f00 	cmnmi.w	r0, #0
  406a4a:	bd01      	pop	{r0, pc}

00406a4c <__aeabi_dcmpeq>:
  406a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406a50:	f7ff fff4 	bl	406a3c <__aeabi_cdcmpeq>
  406a54:	bf0c      	ite	eq
  406a56:	2001      	moveq	r0, #1
  406a58:	2000      	movne	r0, #0
  406a5a:	f85d fb08 	ldr.w	pc, [sp], #8
  406a5e:	bf00      	nop

00406a60 <__aeabi_dcmplt>:
  406a60:	f84d ed08 	str.w	lr, [sp, #-8]!
  406a64:	f7ff ffea 	bl	406a3c <__aeabi_cdcmpeq>
  406a68:	bf34      	ite	cc
  406a6a:	2001      	movcc	r0, #1
  406a6c:	2000      	movcs	r0, #0
  406a6e:	f85d fb08 	ldr.w	pc, [sp], #8
  406a72:	bf00      	nop

00406a74 <__aeabi_dcmple>:
  406a74:	f84d ed08 	str.w	lr, [sp, #-8]!
  406a78:	f7ff ffe0 	bl	406a3c <__aeabi_cdcmpeq>
  406a7c:	bf94      	ite	ls
  406a7e:	2001      	movls	r0, #1
  406a80:	2000      	movhi	r0, #0
  406a82:	f85d fb08 	ldr.w	pc, [sp], #8
  406a86:	bf00      	nop

00406a88 <__aeabi_dcmpge>:
  406a88:	f84d ed08 	str.w	lr, [sp, #-8]!
  406a8c:	f7ff ffce 	bl	406a2c <__aeabi_cdrcmple>
  406a90:	bf94      	ite	ls
  406a92:	2001      	movls	r0, #1
  406a94:	2000      	movhi	r0, #0
  406a96:	f85d fb08 	ldr.w	pc, [sp], #8
  406a9a:	bf00      	nop

00406a9c <__aeabi_dcmpgt>:
  406a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406aa0:	f7ff ffc4 	bl	406a2c <__aeabi_cdrcmple>
  406aa4:	bf34      	ite	cc
  406aa6:	2001      	movcc	r0, #1
  406aa8:	2000      	movcs	r0, #0
  406aaa:	f85d fb08 	ldr.w	pc, [sp], #8
  406aae:	bf00      	nop

00406ab0 <__aeabi_d2iz>:
  406ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406ab8:	d215      	bcs.n	406ae6 <__aeabi_d2iz+0x36>
  406aba:	d511      	bpl.n	406ae0 <__aeabi_d2iz+0x30>
  406abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406ac4:	d912      	bls.n	406aec <__aeabi_d2iz+0x3c>
  406ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  406aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406ad6:	fa23 f002 	lsr.w	r0, r3, r2
  406ada:	bf18      	it	ne
  406adc:	4240      	negne	r0, r0
  406ade:	4770      	bx	lr
  406ae0:	f04f 0000 	mov.w	r0, #0
  406ae4:	4770      	bx	lr
  406ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  406aea:	d105      	bne.n	406af8 <__aeabi_d2iz+0x48>
  406aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406af0:	bf08      	it	eq
  406af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406af6:	4770      	bx	lr
  406af8:	f04f 0000 	mov.w	r0, #0
  406afc:	4770      	bx	lr
  406afe:	bf00      	nop

00406b00 <__aeabi_uldivmod>:
  406b00:	b94b      	cbnz	r3, 406b16 <__aeabi_uldivmod+0x16>
  406b02:	b942      	cbnz	r2, 406b16 <__aeabi_uldivmod+0x16>
  406b04:	2900      	cmp	r1, #0
  406b06:	bf08      	it	eq
  406b08:	2800      	cmpeq	r0, #0
  406b0a:	d002      	beq.n	406b12 <__aeabi_uldivmod+0x12>
  406b0c:	f04f 31ff 	mov.w	r1, #4294967295
  406b10:	4608      	mov	r0, r1
  406b12:	f000 b83b 	b.w	406b8c <__aeabi_idiv0>
  406b16:	b082      	sub	sp, #8
  406b18:	46ec      	mov	ip, sp
  406b1a:	e92d 5000 	stmdb	sp!, {ip, lr}
  406b1e:	f000 f81d 	bl	406b5c <__gnu_uldivmod_helper>
  406b22:	f8dd e004 	ldr.w	lr, [sp, #4]
  406b26:	b002      	add	sp, #8
  406b28:	bc0c      	pop	{r2, r3}
  406b2a:	4770      	bx	lr

00406b2c <__gnu_ldivmod_helper>:
  406b2c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  406b30:	9e08      	ldr	r6, [sp, #32]
  406b32:	4614      	mov	r4, r2
  406b34:	461d      	mov	r5, r3
  406b36:	4680      	mov	r8, r0
  406b38:	4689      	mov	r9, r1
  406b3a:	f000 f829 	bl	406b90 <__divdi3>
  406b3e:	fb04 f301 	mul.w	r3, r4, r1
  406b42:	fba4 ab00 	umull	sl, fp, r4, r0
  406b46:	fb00 3205 	mla	r2, r0, r5, r3
  406b4a:	4493      	add	fp, r2
  406b4c:	ebb8 080a 	subs.w	r8, r8, sl
  406b50:	eb69 090b 	sbc.w	r9, r9, fp
  406b54:	e9c6 8900 	strd	r8, r9, [r6]
  406b58:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00406b5c <__gnu_uldivmod_helper>:
  406b5c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  406b60:	9e08      	ldr	r6, [sp, #32]
  406b62:	4614      	mov	r4, r2
  406b64:	461d      	mov	r5, r3
  406b66:	4680      	mov	r8, r0
  406b68:	4689      	mov	r9, r1
  406b6a:	f000 f961 	bl	406e30 <__udivdi3>
  406b6e:	fb00 f505 	mul.w	r5, r0, r5
  406b72:	fba0 ab04 	umull	sl, fp, r0, r4
  406b76:	fb04 5401 	mla	r4, r4, r1, r5
  406b7a:	44a3      	add	fp, r4
  406b7c:	ebb8 080a 	subs.w	r8, r8, sl
  406b80:	eb69 090b 	sbc.w	r9, r9, fp
  406b84:	e9c6 8900 	strd	r8, r9, [r6]
  406b88:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00406b8c <__aeabi_idiv0>:
  406b8c:	4770      	bx	lr
  406b8e:	bf00      	nop

00406b90 <__divdi3>:
  406b90:	2900      	cmp	r1, #0
  406b92:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  406b96:	f2c0 80a1 	blt.w	406cdc <__divdi3+0x14c>
  406b9a:	2400      	movs	r4, #0
  406b9c:	2b00      	cmp	r3, #0
  406b9e:	f2c0 8098 	blt.w	406cd2 <__divdi3+0x142>
  406ba2:	4615      	mov	r5, r2
  406ba4:	4606      	mov	r6, r0
  406ba6:	460f      	mov	r7, r1
  406ba8:	2b00      	cmp	r3, #0
  406baa:	d13f      	bne.n	406c2c <__divdi3+0x9c>
  406bac:	428a      	cmp	r2, r1
  406bae:	d958      	bls.n	406c62 <__divdi3+0xd2>
  406bb0:	fab2 f382 	clz	r3, r2
  406bb4:	b14b      	cbz	r3, 406bca <__divdi3+0x3a>
  406bb6:	f1c3 0220 	rsb	r2, r3, #32
  406bba:	fa01 f703 	lsl.w	r7, r1, r3
  406bbe:	fa20 f202 	lsr.w	r2, r0, r2
  406bc2:	409d      	lsls	r5, r3
  406bc4:	fa00 f603 	lsl.w	r6, r0, r3
  406bc8:	4317      	orrs	r7, r2
  406bca:	0c29      	lsrs	r1, r5, #16
  406bcc:	fbb7 f2f1 	udiv	r2, r7, r1
  406bd0:	fb01 7712 	mls	r7, r1, r2, r7
  406bd4:	b2a8      	uxth	r0, r5
  406bd6:	fb00 f302 	mul.w	r3, r0, r2
  406bda:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  406bde:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  406be2:	42bb      	cmp	r3, r7
  406be4:	d909      	bls.n	406bfa <__divdi3+0x6a>
  406be6:	197f      	adds	r7, r7, r5
  406be8:	f102 3cff 	add.w	ip, r2, #4294967295
  406bec:	f080 8105 	bcs.w	406dfa <__divdi3+0x26a>
  406bf0:	42bb      	cmp	r3, r7
  406bf2:	f240 8102 	bls.w	406dfa <__divdi3+0x26a>
  406bf6:	3a02      	subs	r2, #2
  406bf8:	442f      	add	r7, r5
  406bfa:	1aff      	subs	r7, r7, r3
  406bfc:	fbb7 f3f1 	udiv	r3, r7, r1
  406c00:	fb01 7113 	mls	r1, r1, r3, r7
  406c04:	fb00 f003 	mul.w	r0, r0, r3
  406c08:	b2b6      	uxth	r6, r6
  406c0a:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  406c0e:	4288      	cmp	r0, r1
  406c10:	d908      	bls.n	406c24 <__divdi3+0x94>
  406c12:	1949      	adds	r1, r1, r5
  406c14:	f103 37ff 	add.w	r7, r3, #4294967295
  406c18:	f080 80f1 	bcs.w	406dfe <__divdi3+0x26e>
  406c1c:	4288      	cmp	r0, r1
  406c1e:	f240 80ee 	bls.w	406dfe <__divdi3+0x26e>
  406c22:	3b02      	subs	r3, #2
  406c24:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  406c28:	2300      	movs	r3, #0
  406c2a:	e003      	b.n	406c34 <__divdi3+0xa4>
  406c2c:	428b      	cmp	r3, r1
  406c2e:	d90a      	bls.n	406c46 <__divdi3+0xb6>
  406c30:	2300      	movs	r3, #0
  406c32:	461a      	mov	r2, r3
  406c34:	4610      	mov	r0, r2
  406c36:	4619      	mov	r1, r3
  406c38:	b114      	cbz	r4, 406c40 <__divdi3+0xb0>
  406c3a:	4240      	negs	r0, r0
  406c3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406c40:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  406c44:	4770      	bx	lr
  406c46:	fab3 f883 	clz	r8, r3
  406c4a:	f1b8 0f00 	cmp.w	r8, #0
  406c4e:	f040 8088 	bne.w	406d62 <__divdi3+0x1d2>
  406c52:	428b      	cmp	r3, r1
  406c54:	d302      	bcc.n	406c5c <__divdi3+0xcc>
  406c56:	4282      	cmp	r2, r0
  406c58:	f200 80e2 	bhi.w	406e20 <__divdi3+0x290>
  406c5c:	2300      	movs	r3, #0
  406c5e:	2201      	movs	r2, #1
  406c60:	e7e8      	b.n	406c34 <__divdi3+0xa4>
  406c62:	b912      	cbnz	r2, 406c6a <__divdi3+0xda>
  406c64:	2301      	movs	r3, #1
  406c66:	fbb3 f5f2 	udiv	r5, r3, r2
  406c6a:	fab5 f285 	clz	r2, r5
  406c6e:	2a00      	cmp	r2, #0
  406c70:	d13a      	bne.n	406ce8 <__divdi3+0x158>
  406c72:	1b7f      	subs	r7, r7, r5
  406c74:	0c28      	lsrs	r0, r5, #16
  406c76:	fa1f fc85 	uxth.w	ip, r5
  406c7a:	2301      	movs	r3, #1
  406c7c:	fbb7 f1f0 	udiv	r1, r7, r0
  406c80:	fb00 7711 	mls	r7, r0, r1, r7
  406c84:	fb0c f201 	mul.w	r2, ip, r1
  406c88:	ea4f 4816 	mov.w	r8, r6, lsr #16
  406c8c:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  406c90:	42ba      	cmp	r2, r7
  406c92:	d907      	bls.n	406ca4 <__divdi3+0x114>
  406c94:	197f      	adds	r7, r7, r5
  406c96:	f101 38ff 	add.w	r8, r1, #4294967295
  406c9a:	d202      	bcs.n	406ca2 <__divdi3+0x112>
  406c9c:	42ba      	cmp	r2, r7
  406c9e:	f200 80c4 	bhi.w	406e2a <__divdi3+0x29a>
  406ca2:	4641      	mov	r1, r8
  406ca4:	1abf      	subs	r7, r7, r2
  406ca6:	fbb7 f2f0 	udiv	r2, r7, r0
  406caa:	fb00 7012 	mls	r0, r0, r2, r7
  406cae:	fb0c fc02 	mul.w	ip, ip, r2
  406cb2:	b2b6      	uxth	r6, r6
  406cb4:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  406cb8:	4584      	cmp	ip, r0
  406cba:	d907      	bls.n	406ccc <__divdi3+0x13c>
  406cbc:	1940      	adds	r0, r0, r5
  406cbe:	f102 37ff 	add.w	r7, r2, #4294967295
  406cc2:	d202      	bcs.n	406cca <__divdi3+0x13a>
  406cc4:	4584      	cmp	ip, r0
  406cc6:	f200 80ae 	bhi.w	406e26 <__divdi3+0x296>
  406cca:	463a      	mov	r2, r7
  406ccc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  406cd0:	e7b0      	b.n	406c34 <__divdi3+0xa4>
  406cd2:	43e4      	mvns	r4, r4
  406cd4:	4252      	negs	r2, r2
  406cd6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406cda:	e762      	b.n	406ba2 <__divdi3+0x12>
  406cdc:	4240      	negs	r0, r0
  406cde:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406ce2:	f04f 34ff 	mov.w	r4, #4294967295
  406ce6:	e759      	b.n	406b9c <__divdi3+0xc>
  406ce8:	4095      	lsls	r5, r2
  406cea:	f1c2 0920 	rsb	r9, r2, #32
  406cee:	fa27 f109 	lsr.w	r1, r7, r9
  406cf2:	fa26 f909 	lsr.w	r9, r6, r9
  406cf6:	4097      	lsls	r7, r2
  406cf8:	0c28      	lsrs	r0, r5, #16
  406cfa:	fbb1 f8f0 	udiv	r8, r1, r0
  406cfe:	fb00 1118 	mls	r1, r0, r8, r1
  406d02:	fa1f fc85 	uxth.w	ip, r5
  406d06:	fb0c f308 	mul.w	r3, ip, r8
  406d0a:	ea49 0907 	orr.w	r9, r9, r7
  406d0e:	ea4f 4719 	mov.w	r7, r9, lsr #16
  406d12:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  406d16:	428b      	cmp	r3, r1
  406d18:	fa06 f602 	lsl.w	r6, r6, r2
  406d1c:	d908      	bls.n	406d30 <__divdi3+0x1a0>
  406d1e:	1949      	adds	r1, r1, r5
  406d20:	f108 32ff 	add.w	r2, r8, #4294967295
  406d24:	d27a      	bcs.n	406e1c <__divdi3+0x28c>
  406d26:	428b      	cmp	r3, r1
  406d28:	d978      	bls.n	406e1c <__divdi3+0x28c>
  406d2a:	f1a8 0802 	sub.w	r8, r8, #2
  406d2e:	4429      	add	r1, r5
  406d30:	1ac9      	subs	r1, r1, r3
  406d32:	fbb1 f3f0 	udiv	r3, r1, r0
  406d36:	fb00 1713 	mls	r7, r0, r3, r1
  406d3a:	fb0c f203 	mul.w	r2, ip, r3
  406d3e:	fa1f f989 	uxth.w	r9, r9
  406d42:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  406d46:	42ba      	cmp	r2, r7
  406d48:	d907      	bls.n	406d5a <__divdi3+0x1ca>
  406d4a:	197f      	adds	r7, r7, r5
  406d4c:	f103 31ff 	add.w	r1, r3, #4294967295
  406d50:	d260      	bcs.n	406e14 <__divdi3+0x284>
  406d52:	42ba      	cmp	r2, r7
  406d54:	d95e      	bls.n	406e14 <__divdi3+0x284>
  406d56:	3b02      	subs	r3, #2
  406d58:	442f      	add	r7, r5
  406d5a:	1abf      	subs	r7, r7, r2
  406d5c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  406d60:	e78c      	b.n	406c7c <__divdi3+0xec>
  406d62:	f1c8 0220 	rsb	r2, r8, #32
  406d66:	fa25 f102 	lsr.w	r1, r5, r2
  406d6a:	fa03 fc08 	lsl.w	ip, r3, r8
  406d6e:	fa27 f302 	lsr.w	r3, r7, r2
  406d72:	fa20 f202 	lsr.w	r2, r0, r2
  406d76:	fa07 f708 	lsl.w	r7, r7, r8
  406d7a:	ea41 0c0c 	orr.w	ip, r1, ip
  406d7e:	ea4f 491c 	mov.w	r9, ip, lsr #16
  406d82:	fbb3 f1f9 	udiv	r1, r3, r9
  406d86:	fb09 3311 	mls	r3, r9, r1, r3
  406d8a:	fa1f fa8c 	uxth.w	sl, ip
  406d8e:	fb0a fb01 	mul.w	fp, sl, r1
  406d92:	4317      	orrs	r7, r2
  406d94:	0c3a      	lsrs	r2, r7, #16
  406d96:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  406d9a:	459b      	cmp	fp, r3
  406d9c:	fa05 f008 	lsl.w	r0, r5, r8
  406da0:	d908      	bls.n	406db4 <__divdi3+0x224>
  406da2:	eb13 030c 	adds.w	r3, r3, ip
  406da6:	f101 32ff 	add.w	r2, r1, #4294967295
  406daa:	d235      	bcs.n	406e18 <__divdi3+0x288>
  406dac:	459b      	cmp	fp, r3
  406dae:	d933      	bls.n	406e18 <__divdi3+0x288>
  406db0:	3902      	subs	r1, #2
  406db2:	4463      	add	r3, ip
  406db4:	ebcb 0303 	rsb	r3, fp, r3
  406db8:	fbb3 f2f9 	udiv	r2, r3, r9
  406dbc:	fb09 3312 	mls	r3, r9, r2, r3
  406dc0:	fb0a fa02 	mul.w	sl, sl, r2
  406dc4:	b2bf      	uxth	r7, r7
  406dc6:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  406dca:	45ba      	cmp	sl, r7
  406dcc:	d908      	bls.n	406de0 <__divdi3+0x250>
  406dce:	eb17 070c 	adds.w	r7, r7, ip
  406dd2:	f102 33ff 	add.w	r3, r2, #4294967295
  406dd6:	d21b      	bcs.n	406e10 <__divdi3+0x280>
  406dd8:	45ba      	cmp	sl, r7
  406dda:	d919      	bls.n	406e10 <__divdi3+0x280>
  406ddc:	3a02      	subs	r2, #2
  406dde:	4467      	add	r7, ip
  406de0:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  406de4:	fba5 0100 	umull	r0, r1, r5, r0
  406de8:	ebca 0707 	rsb	r7, sl, r7
  406dec:	428f      	cmp	r7, r1
  406dee:	f04f 0300 	mov.w	r3, #0
  406df2:	d30a      	bcc.n	406e0a <__divdi3+0x27a>
  406df4:	d005      	beq.n	406e02 <__divdi3+0x272>
  406df6:	462a      	mov	r2, r5
  406df8:	e71c      	b.n	406c34 <__divdi3+0xa4>
  406dfa:	4662      	mov	r2, ip
  406dfc:	e6fd      	b.n	406bfa <__divdi3+0x6a>
  406dfe:	463b      	mov	r3, r7
  406e00:	e710      	b.n	406c24 <__divdi3+0x94>
  406e02:	fa06 f608 	lsl.w	r6, r6, r8
  406e06:	4286      	cmp	r6, r0
  406e08:	d2f5      	bcs.n	406df6 <__divdi3+0x266>
  406e0a:	1e6a      	subs	r2, r5, #1
  406e0c:	2300      	movs	r3, #0
  406e0e:	e711      	b.n	406c34 <__divdi3+0xa4>
  406e10:	461a      	mov	r2, r3
  406e12:	e7e5      	b.n	406de0 <__divdi3+0x250>
  406e14:	460b      	mov	r3, r1
  406e16:	e7a0      	b.n	406d5a <__divdi3+0x1ca>
  406e18:	4611      	mov	r1, r2
  406e1a:	e7cb      	b.n	406db4 <__divdi3+0x224>
  406e1c:	4690      	mov	r8, r2
  406e1e:	e787      	b.n	406d30 <__divdi3+0x1a0>
  406e20:	4643      	mov	r3, r8
  406e22:	4642      	mov	r2, r8
  406e24:	e706      	b.n	406c34 <__divdi3+0xa4>
  406e26:	3a02      	subs	r2, #2
  406e28:	e750      	b.n	406ccc <__divdi3+0x13c>
  406e2a:	3902      	subs	r1, #2
  406e2c:	442f      	add	r7, r5
  406e2e:	e739      	b.n	406ca4 <__divdi3+0x114>

00406e30 <__udivdi3>:
  406e30:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  406e34:	4614      	mov	r4, r2
  406e36:	4605      	mov	r5, r0
  406e38:	460e      	mov	r6, r1
  406e3a:	2b00      	cmp	r3, #0
  406e3c:	d143      	bne.n	406ec6 <__udivdi3+0x96>
  406e3e:	428a      	cmp	r2, r1
  406e40:	d953      	bls.n	406eea <__udivdi3+0xba>
  406e42:	fab2 f782 	clz	r7, r2
  406e46:	b157      	cbz	r7, 406e5e <__udivdi3+0x2e>
  406e48:	f1c7 0620 	rsb	r6, r7, #32
  406e4c:	fa20 f606 	lsr.w	r6, r0, r6
  406e50:	fa01 f307 	lsl.w	r3, r1, r7
  406e54:	fa02 f407 	lsl.w	r4, r2, r7
  406e58:	fa00 f507 	lsl.w	r5, r0, r7
  406e5c:	431e      	orrs	r6, r3
  406e5e:	0c21      	lsrs	r1, r4, #16
  406e60:	fbb6 f2f1 	udiv	r2, r6, r1
  406e64:	fb01 6612 	mls	r6, r1, r2, r6
  406e68:	b2a0      	uxth	r0, r4
  406e6a:	fb00 f302 	mul.w	r3, r0, r2
  406e6e:	0c2f      	lsrs	r7, r5, #16
  406e70:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  406e74:	42b3      	cmp	r3, r6
  406e76:	d909      	bls.n	406e8c <__udivdi3+0x5c>
  406e78:	1936      	adds	r6, r6, r4
  406e7a:	f102 37ff 	add.w	r7, r2, #4294967295
  406e7e:	f080 80fd 	bcs.w	40707c <__udivdi3+0x24c>
  406e82:	42b3      	cmp	r3, r6
  406e84:	f240 80fa 	bls.w	40707c <__udivdi3+0x24c>
  406e88:	3a02      	subs	r2, #2
  406e8a:	4426      	add	r6, r4
  406e8c:	1af6      	subs	r6, r6, r3
  406e8e:	fbb6 f3f1 	udiv	r3, r6, r1
  406e92:	fb01 6113 	mls	r1, r1, r3, r6
  406e96:	fb00 f003 	mul.w	r0, r0, r3
  406e9a:	b2ad      	uxth	r5, r5
  406e9c:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  406ea0:	4288      	cmp	r0, r1
  406ea2:	d908      	bls.n	406eb6 <__udivdi3+0x86>
  406ea4:	1909      	adds	r1, r1, r4
  406ea6:	f103 36ff 	add.w	r6, r3, #4294967295
  406eaa:	f080 80e9 	bcs.w	407080 <__udivdi3+0x250>
  406eae:	4288      	cmp	r0, r1
  406eb0:	f240 80e6 	bls.w	407080 <__udivdi3+0x250>
  406eb4:	3b02      	subs	r3, #2
  406eb6:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  406eba:	2300      	movs	r3, #0
  406ebc:	4610      	mov	r0, r2
  406ebe:	4619      	mov	r1, r3
  406ec0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  406ec4:	4770      	bx	lr
  406ec6:	428b      	cmp	r3, r1
  406ec8:	d84c      	bhi.n	406f64 <__udivdi3+0x134>
  406eca:	fab3 f683 	clz	r6, r3
  406ece:	2e00      	cmp	r6, #0
  406ed0:	d14f      	bne.n	406f72 <__udivdi3+0x142>
  406ed2:	428b      	cmp	r3, r1
  406ed4:	d302      	bcc.n	406edc <__udivdi3+0xac>
  406ed6:	4282      	cmp	r2, r0
  406ed8:	f200 80dd 	bhi.w	407096 <__udivdi3+0x266>
  406edc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  406ee0:	2300      	movs	r3, #0
  406ee2:	2201      	movs	r2, #1
  406ee4:	4610      	mov	r0, r2
  406ee6:	4619      	mov	r1, r3
  406ee8:	4770      	bx	lr
  406eea:	b912      	cbnz	r2, 406ef2 <__udivdi3+0xc2>
  406eec:	2401      	movs	r4, #1
  406eee:	fbb4 f4f2 	udiv	r4, r4, r2
  406ef2:	fab4 f284 	clz	r2, r4
  406ef6:	2a00      	cmp	r2, #0
  406ef8:	f040 8082 	bne.w	407000 <__udivdi3+0x1d0>
  406efc:	1b09      	subs	r1, r1, r4
  406efe:	0c26      	lsrs	r6, r4, #16
  406f00:	b2a7      	uxth	r7, r4
  406f02:	2301      	movs	r3, #1
  406f04:	fbb1 f0f6 	udiv	r0, r1, r6
  406f08:	fb06 1110 	mls	r1, r6, r0, r1
  406f0c:	fb07 f200 	mul.w	r2, r7, r0
  406f10:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  406f14:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  406f18:	428a      	cmp	r2, r1
  406f1a:	d907      	bls.n	406f2c <__udivdi3+0xfc>
  406f1c:	1909      	adds	r1, r1, r4
  406f1e:	f100 3cff 	add.w	ip, r0, #4294967295
  406f22:	d202      	bcs.n	406f2a <__udivdi3+0xfa>
  406f24:	428a      	cmp	r2, r1
  406f26:	f200 80c8 	bhi.w	4070ba <__udivdi3+0x28a>
  406f2a:	4660      	mov	r0, ip
  406f2c:	1a89      	subs	r1, r1, r2
  406f2e:	fbb1 f2f6 	udiv	r2, r1, r6
  406f32:	fb06 1112 	mls	r1, r6, r2, r1
  406f36:	fb07 f702 	mul.w	r7, r7, r2
  406f3a:	b2ad      	uxth	r5, r5
  406f3c:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  406f40:	42af      	cmp	r7, r5
  406f42:	d908      	bls.n	406f56 <__udivdi3+0x126>
  406f44:	192c      	adds	r4, r5, r4
  406f46:	f102 31ff 	add.w	r1, r2, #4294967295
  406f4a:	f080 809b 	bcs.w	407084 <__udivdi3+0x254>
  406f4e:	42a7      	cmp	r7, r4
  406f50:	f240 8098 	bls.w	407084 <__udivdi3+0x254>
  406f54:	3a02      	subs	r2, #2
  406f56:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  406f5a:	4610      	mov	r0, r2
  406f5c:	4619      	mov	r1, r3
  406f5e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  406f62:	4770      	bx	lr
  406f64:	2300      	movs	r3, #0
  406f66:	461a      	mov	r2, r3
  406f68:	4610      	mov	r0, r2
  406f6a:	4619      	mov	r1, r3
  406f6c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  406f70:	4770      	bx	lr
  406f72:	f1c6 0520 	rsb	r5, r6, #32
  406f76:	fa22 f705 	lsr.w	r7, r2, r5
  406f7a:	fa03 f406 	lsl.w	r4, r3, r6
  406f7e:	fa21 f305 	lsr.w	r3, r1, r5
  406f82:	fa01 fb06 	lsl.w	fp, r1, r6
  406f86:	fa20 f505 	lsr.w	r5, r0, r5
  406f8a:	433c      	orrs	r4, r7
  406f8c:	ea4f 4814 	mov.w	r8, r4, lsr #16
  406f90:	fbb3 fcf8 	udiv	ip, r3, r8
  406f94:	fb08 331c 	mls	r3, r8, ip, r3
  406f98:	fa1f f984 	uxth.w	r9, r4
  406f9c:	fb09 fa0c 	mul.w	sl, r9, ip
  406fa0:	ea45 0b0b 	orr.w	fp, r5, fp
  406fa4:	ea4f 451b 	mov.w	r5, fp, lsr #16
  406fa8:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  406fac:	459a      	cmp	sl, r3
  406fae:	fa02 f206 	lsl.w	r2, r2, r6
  406fb2:	d904      	bls.n	406fbe <__udivdi3+0x18e>
  406fb4:	191b      	adds	r3, r3, r4
  406fb6:	f10c 35ff 	add.w	r5, ip, #4294967295
  406fba:	d36f      	bcc.n	40709c <__udivdi3+0x26c>
  406fbc:	46ac      	mov	ip, r5
  406fbe:	ebca 0303 	rsb	r3, sl, r3
  406fc2:	fbb3 f5f8 	udiv	r5, r3, r8
  406fc6:	fb08 3315 	mls	r3, r8, r5, r3
  406fca:	fb09 f905 	mul.w	r9, r9, r5
  406fce:	fa1f fb8b 	uxth.w	fp, fp
  406fd2:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  406fd6:	45b9      	cmp	r9, r7
  406fd8:	d904      	bls.n	406fe4 <__udivdi3+0x1b4>
  406fda:	193f      	adds	r7, r7, r4
  406fdc:	f105 33ff 	add.w	r3, r5, #4294967295
  406fe0:	d362      	bcc.n	4070a8 <__udivdi3+0x278>
  406fe2:	461d      	mov	r5, r3
  406fe4:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  406fe8:	fbac 2302 	umull	r2, r3, ip, r2
  406fec:	ebc9 0707 	rsb	r7, r9, r7
  406ff0:	429f      	cmp	r7, r3
  406ff2:	f04f 0500 	mov.w	r5, #0
  406ff6:	d34a      	bcc.n	40708e <__udivdi3+0x25e>
  406ff8:	d046      	beq.n	407088 <__udivdi3+0x258>
  406ffa:	4662      	mov	r2, ip
  406ffc:	462b      	mov	r3, r5
  406ffe:	e75d      	b.n	406ebc <__udivdi3+0x8c>
  407000:	4094      	lsls	r4, r2
  407002:	f1c2 0920 	rsb	r9, r2, #32
  407006:	fa21 fc09 	lsr.w	ip, r1, r9
  40700a:	4091      	lsls	r1, r2
  40700c:	fa20 f909 	lsr.w	r9, r0, r9
  407010:	0c26      	lsrs	r6, r4, #16
  407012:	fbbc f8f6 	udiv	r8, ip, r6
  407016:	fb06 cc18 	mls	ip, r6, r8, ip
  40701a:	b2a7      	uxth	r7, r4
  40701c:	fb07 f308 	mul.w	r3, r7, r8
  407020:	ea49 0901 	orr.w	r9, r9, r1
  407024:	ea4f 4119 	mov.w	r1, r9, lsr #16
  407028:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  40702c:	4563      	cmp	r3, ip
  40702e:	fa00 f502 	lsl.w	r5, r0, r2
  407032:	d909      	bls.n	407048 <__udivdi3+0x218>
  407034:	eb1c 0c04 	adds.w	ip, ip, r4
  407038:	f108 32ff 	add.w	r2, r8, #4294967295
  40703c:	d23b      	bcs.n	4070b6 <__udivdi3+0x286>
  40703e:	4563      	cmp	r3, ip
  407040:	d939      	bls.n	4070b6 <__udivdi3+0x286>
  407042:	f1a8 0802 	sub.w	r8, r8, #2
  407046:	44a4      	add	ip, r4
  407048:	ebc3 0c0c 	rsb	ip, r3, ip
  40704c:	fbbc f3f6 	udiv	r3, ip, r6
  407050:	fb06 c113 	mls	r1, r6, r3, ip
  407054:	fb07 f203 	mul.w	r2, r7, r3
  407058:	fa1f f989 	uxth.w	r9, r9
  40705c:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  407060:	428a      	cmp	r2, r1
  407062:	d907      	bls.n	407074 <__udivdi3+0x244>
  407064:	1909      	adds	r1, r1, r4
  407066:	f103 30ff 	add.w	r0, r3, #4294967295
  40706a:	d222      	bcs.n	4070b2 <__udivdi3+0x282>
  40706c:	428a      	cmp	r2, r1
  40706e:	d920      	bls.n	4070b2 <__udivdi3+0x282>
  407070:	3b02      	subs	r3, #2
  407072:	4421      	add	r1, r4
  407074:	1a89      	subs	r1, r1, r2
  407076:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40707a:	e743      	b.n	406f04 <__udivdi3+0xd4>
  40707c:	463a      	mov	r2, r7
  40707e:	e705      	b.n	406e8c <__udivdi3+0x5c>
  407080:	4633      	mov	r3, r6
  407082:	e718      	b.n	406eb6 <__udivdi3+0x86>
  407084:	460a      	mov	r2, r1
  407086:	e766      	b.n	406f56 <__udivdi3+0x126>
  407088:	40b0      	lsls	r0, r6
  40708a:	4290      	cmp	r0, r2
  40708c:	d2b5      	bcs.n	406ffa <__udivdi3+0x1ca>
  40708e:	f10c 32ff 	add.w	r2, ip, #4294967295
  407092:	2300      	movs	r3, #0
  407094:	e712      	b.n	406ebc <__udivdi3+0x8c>
  407096:	4633      	mov	r3, r6
  407098:	4632      	mov	r2, r6
  40709a:	e70f      	b.n	406ebc <__udivdi3+0x8c>
  40709c:	459a      	cmp	sl, r3
  40709e:	d98d      	bls.n	406fbc <__udivdi3+0x18c>
  4070a0:	f1ac 0c02 	sub.w	ip, ip, #2
  4070a4:	4423      	add	r3, r4
  4070a6:	e78a      	b.n	406fbe <__udivdi3+0x18e>
  4070a8:	45b9      	cmp	r9, r7
  4070aa:	d99a      	bls.n	406fe2 <__udivdi3+0x1b2>
  4070ac:	3d02      	subs	r5, #2
  4070ae:	4427      	add	r7, r4
  4070b0:	e798      	b.n	406fe4 <__udivdi3+0x1b4>
  4070b2:	4603      	mov	r3, r0
  4070b4:	e7de      	b.n	407074 <__udivdi3+0x244>
  4070b6:	4690      	mov	r8, r2
  4070b8:	e7c6      	b.n	407048 <__udivdi3+0x218>
  4070ba:	3802      	subs	r0, #2
  4070bc:	4421      	add	r1, r4
  4070be:	e735      	b.n	406f2c <__udivdi3+0xfc>

004070c0 <p_uc_charset10x14>:
	...
  4070dc:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  4070ec:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  4070fc:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  40710c:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  40711c:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  40712c:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  40713c:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  40714c:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  407164:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  407174:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  407184:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  407194:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  4071a4:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  4071b4:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  4071c4:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  4071d4:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4071ec:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4071fc:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  40720c:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  40721c:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  40722c:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  40723c:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  40724c:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  40725c:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  40726c:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  40727c:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  40728c:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  40729c:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  4072ac:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4072bc:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  4072cc:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  4072dc:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  4072ec:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4072fc:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  40730c:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  40731c:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  40732c:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  40733c:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  40734c:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  40735c:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  40736c:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  40737c:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  40738c:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  40739c:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4073ac:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4073bc:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  4073cc:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  4073dc:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4073ec:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4073fc:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  40740c:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  40741c:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  40742c:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  40743c:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  40744c:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  40745c:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  40746c:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  40747c:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  40748c:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  40749c:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4074ac:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4074bc:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4074cc:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  4074dc:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4074ec:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4074fc:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  40750c:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  40751c:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  40752c:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  40753c:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  40754c:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  40755c:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  40756c:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  40757c:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  40758c:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  40759c:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4075ac:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4075bc:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4075cc:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  4075dc:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  4075ec:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4075fc:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  40760c:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  40761c:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  40762c:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  40763c:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  40764c:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  40765c:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  40766c:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  40767c:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  40768c:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  40769c:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4076ac:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4076bc:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4076cc:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  4076dc:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  4076ec:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4076fc:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  40770c:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  40771c:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  40772c:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  40773c:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  40774c:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  40775c:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  40776c:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  40777c:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  40778c:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  40779c:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4077ac:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4077bc:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4077cc:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4077dc:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4077ec:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4077fc:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  40780c:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  40781c:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  40782c:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  40783c:	fcff fcff 7325 2520 0075 0000 6973 2d78     ....%s %u...six-
  40784c:	7473 7065 0000 0000 6364 3d20 0020 0000     step....dc = ...
  40785c:	6168 6c6c 2031 203d 0000 0000 6168 6c6c     hall1 = ....hall
  40786c:	2032 203d 0000 0000 6168 6c6c 2033 203d     2 = ....hall3 = 
  40787c:	0000 0000 6870 7361 2065 203d 0000 0000     ....phase = ....
  40788c:	6576 206c 203d 0000 0001 0000 0002 0000     vel = ..........
  40789c:	0004 0000 0008 0000 0010 0000 0020 0000     ............ ...
  4078ac:	0040 0000 0080 0000 0100 0000 0200 0000     @...............
  4078bc:	0400 0000 0043 0000                         ....C...

004078c4 <_global_impure_ptr>:
  4078c4:	00e8 2000                                   ... 

004078c8 <zeroes.6763>:
  4078c8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4078d8:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  4078e8:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  4078f8:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  407908:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  407918:	0030 0000                                   0...

0040791c <blanks.6762>:
  40791c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40792c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  40793c:	4f50 4953 0058 0000 002e 0000               POSIX.......

00407948 <__mprec_tens>:
  407948:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407958:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  407968:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407978:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407988:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  407998:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4079a8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4079b8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4079c8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4079d8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4079e8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4079f8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407a08:	9db4 79d9 7843 44ea                         ...yCx.D

00407a10 <__mprec_bigtens>:
  407a10:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  407a20:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407a30:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407a38 <p05.5269>:
  407a38:	0005 0000 0019 0000 007d 0000               ........}...

00407a44 <_init>:
  407a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407a46:	bf00      	nop
  407a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407a4a:	bc08      	pop	{r3}
  407a4c:	469e      	mov	lr, r3
  407a4e:	4770      	bx	lr

00407a50 <__init_array_start>:
  407a50:	00403751 	.word	0x00403751

00407a54 <__frame_dummy_init_array_entry>:
  407a54:	004000e9                                ..@.

00407a58 <_fini>:
  407a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407a5a:	bf00      	nop
  407a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407a5e:	bc08      	pop	{r3}
  407a60:	469e      	mov	lr, r3
  407a62:	4770      	bx	lr

00407a64 <__fini_array_start>:
  407a64:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e4 	.word	0x200000e4

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <SystemCoreClock>:
200000e4:	003d0900                                ..=.

200000e8 <impure_data>:
200000e8:	00000000 200003d4 2000043c 200004a4     ....... <.. ... 
	...
2000011c:	004078c0 00000000 00000000 00000000     .x@.............
	...
20000190:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001a0:	0005deec 0000000b 00000000 00000000     ................
	...

20000510 <_impure_ptr>:
20000510:	200000e8                                ... 

20000514 <lconv>:
20000514:	00407944 00407864 00407864 00407864     Dy@.dx@.dx@.dx@.
20000524:	00407864 00407864 00407864 00407864     dx@.dx@.dx@.dx@.
20000534:	00407864 00407864 ffffffff ffffffff     dx@.dx@.........
20000544:	ffffffff 0000ffff                       ........

2000054c <__malloc_av_>:
	...
20000554:	2000054c 2000054c 20000554 20000554     L.. L.. T.. T.. 
20000564:	2000055c 2000055c 20000564 20000564     \.. \.. d.. d.. 
20000574:	2000056c 2000056c 20000574 20000574     l.. l.. t.. t.. 
20000584:	2000057c 2000057c 20000584 20000584     |.. |.. ... ... 
20000594:	2000058c 2000058c 20000594 20000594     ... ... ... ... 
200005a4:	2000059c 2000059c 200005a4 200005a4     ... ... ... ... 
200005b4:	200005ac 200005ac 200005b4 200005b4     ... ... ... ... 
200005c4:	200005bc 200005bc 200005c4 200005c4     ... ... ... ... 
200005d4:	200005cc 200005cc 200005d4 200005d4     ... ... ... ... 
200005e4:	200005dc 200005dc 200005e4 200005e4     ... ... ... ... 
200005f4:	200005ec 200005ec 200005f4 200005f4     ... ... ... ... 
20000604:	200005fc 200005fc 20000604 20000604     ... ... ... ... 
20000614:	2000060c 2000060c 20000614 20000614     ... ... ... ... 
20000624:	2000061c 2000061c 20000624 20000624     ... ... $.. $.. 
20000634:	2000062c 2000062c 20000634 20000634     ,.. ,.. 4.. 4.. 
20000644:	2000063c 2000063c 20000644 20000644     <.. <.. D.. D.. 
20000654:	2000064c 2000064c 20000654 20000654     L.. L.. T.. T.. 
20000664:	2000065c 2000065c 20000664 20000664     \.. \.. d.. d.. 
20000674:	2000066c 2000066c 20000674 20000674     l.. l.. t.. t.. 
20000684:	2000067c 2000067c 20000684 20000684     |.. |.. ... ... 
20000694:	2000068c 2000068c 20000694 20000694     ... ... ... ... 
200006a4:	2000069c 2000069c 200006a4 200006a4     ... ... ... ... 
200006b4:	200006ac 200006ac 200006b4 200006b4     ... ... ... ... 
200006c4:	200006bc 200006bc 200006c4 200006c4     ... ... ... ... 
200006d4:	200006cc 200006cc 200006d4 200006d4     ... ... ... ... 
200006e4:	200006dc 200006dc 200006e4 200006e4     ... ... ... ... 
200006f4:	200006ec 200006ec 200006f4 200006f4     ... ... ... ... 
20000704:	200006fc 200006fc 20000704 20000704     ... ... ... ... 
20000714:	2000070c 2000070c 20000714 20000714     ... ... ... ... 
20000724:	2000071c 2000071c 20000724 20000724     ... ... $.. $.. 
20000734:	2000072c 2000072c 20000734 20000734     ,.. ,.. 4.. 4.. 
20000744:	2000073c 2000073c 20000744 20000744     <.. <.. D.. D.. 
20000754:	2000074c 2000074c 20000754 20000754     L.. L.. T.. T.. 
20000764:	2000075c 2000075c 20000764 20000764     \.. \.. d.. d.. 
20000774:	2000076c 2000076c 20000774 20000774     l.. l.. t.. t.. 
20000784:	2000077c 2000077c 20000784 20000784     |.. |.. ... ... 
20000794:	2000078c 2000078c 20000794 20000794     ... ... ... ... 
200007a4:	2000079c 2000079c 200007a4 200007a4     ... ... ... ... 
200007b4:	200007ac 200007ac 200007b4 200007b4     ... ... ... ... 
200007c4:	200007bc 200007bc 200007c4 200007c4     ... ... ... ... 
200007d4:	200007cc 200007cc 200007d4 200007d4     ... ... ... ... 
200007e4:	200007dc 200007dc 200007e4 200007e4     ... ... ... ... 
200007f4:	200007ec 200007ec 200007f4 200007f4     ... ... ... ... 
20000804:	200007fc 200007fc 20000804 20000804     ... ... ... ... 
20000814:	2000080c 2000080c 20000814 20000814     ... ... ... ... 
20000824:	2000081c 2000081c 20000824 20000824     ... ... $.. $.. 
20000834:	2000082c 2000082c 20000834 20000834     ,.. ,.. 4.. 4.. 
20000844:	2000083c 2000083c 20000844 20000844     <.. <.. D.. D.. 
20000854:	2000084c 2000084c 20000854 20000854     L.. L.. T.. T.. 
20000864:	2000085c 2000085c 20000864 20000864     \.. \.. d.. d.. 
20000874:	2000086c 2000086c 20000874 20000874     l.. l.. t.. t.. 
20000884:	2000087c 2000087c 20000884 20000884     |.. |.. ... ... 
20000894:	2000088c 2000088c 20000894 20000894     ... ... ... ... 
200008a4:	2000089c 2000089c 200008a4 200008a4     ... ... ... ... 
200008b4:	200008ac 200008ac 200008b4 200008b4     ... ... ... ... 
200008c4:	200008bc 200008bc 200008c4 200008c4     ... ... ... ... 
200008d4:	200008cc 200008cc 200008d4 200008d4     ... ... ... ... 
200008e4:	200008dc 200008dc 200008e4 200008e4     ... ... ... ... 
200008f4:	200008ec 200008ec 200008f4 200008f4     ... ... ... ... 
20000904:	200008fc 200008fc 20000904 20000904     ... ... ... ... 
20000914:	2000090c 2000090c 20000914 20000914     ... ... ... ... 
20000924:	2000091c 2000091c 20000924 20000924     ... ... $.. $.. 
20000934:	2000092c 2000092c 20000934 20000934     ,.. ,.. 4.. 4.. 
20000944:	2000093c 2000093c 20000944 20000944     <.. <.. D.. D.. 

20000954 <__malloc_trim_threshold>:
20000954:	00020000                                ....

20000958 <__malloc_sbrk_base>:
20000958:	ffffffff                                ....
