;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 103
	DJN -1, @-20
	SPL 0, <406
	DJN -1, @-20
	SLT 12, @17
	SUB #12, @20
	SUB #12, @20
	SUB #12, @20
	SLT 121, 200
	SLT 30, 9
	SPL @300, 90
	SUB #12, @20
	SUB #12, @20
	CMP #12, @20
	SUB @121, 103
	CMP #12, @20
	SUB #12, @20
	SLT 121, 200
	SUB <-1, <-20
	SLT -700, -0
	SUB @10, -320
	DAT #421, #177
	SLT 30, 9
	SUB @-100, @23
	DAT #-7, #-120
	SUB -700, -0
	CMP @10, -20
	CMP @100, @23
	CMP -207, <-120
	JMN -207, @-120
	CMP <-1, <-20
	CMP 1, <-1
	CMP @10, -320
	ADD @10, -20
	SUB @121, 170
	CMP @-127, 100
	DAT #-127, #100
	CMP @-127, 100
	DAT #121, #103
	DAT #121, #103
	CMP -207, <-120
	DAT #-927, #700
	JMN <-927, 700
	DAT #-207, <-120
	CMP -207, <-120
	MOV -4, <-620
	DJN -1, @-20
	SUB @121, 103
