{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xcvu9p-flga2104-2L-e",
      "gen_directory": "../../../../p4_cmac_qdma_implt.gen/sources_1/bd/bd_pcie_3",
      "name": "bd_pcie_3",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "qdma_0": "",
      "xlconstant_0": "",
      "util_ds_buf_0": "",
      "ddr4_0": "",
      "axi_smartconnect_0": "",
      "rst_ddr4_0_250M": "",
      "packet_processor_0": "",
      "axi_dma_h2c": "",
      "axi_dma_c2h": ""
    },
    "components": {
      "qdma_0": {
        "vlnv": "xilinx.com:ip:qdma:5.0",
        "ip_revision": "6",
        "xci_name": "bd_pcie_3_qdma_0_0",
        "xci_path": "ip/bd_pcie_3_qdma_0_0/bd_pcie_3_qdma_0_0.xci",
        "inst_hier_path": "qdma_0",
        "parameters": {
          "MAILBOX_ENABLE": {
            "value": "true"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "pci_express_x16"
          },
          "SYS_RST_N_BOARD_INTERFACE": {
            "value": "pcie_perstn"
          },
          "axisten_freq": {
            "value": "250"
          },
          "dma_intf_sel_qdma": {
            "value": "AXI_MM"
          },
          "mode_selection": {
            "value": "Advanced"
          },
          "pf0_bar2_enabled_qdma": {
            "value": "true"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "M_AXI_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "bd_pcie_3_xlconstant_0_0",
        "xci_path": "ip/bd_pcie_3_xlconstant_0_0/bd_pcie_3_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "bd_pcie_3_util_ds_buf_0_0",
        "xci_path": "ip/bd_pcie_3_util_ds_buf_0_0/bd_pcie_3_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "DIFF_CLK_IN_BOARD_INTERFACE": {
            "value": "pcie_refclk"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "ddr4_0": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "ip_revision": "20",
        "xci_name": "bd_pcie_3_ddr4_0_0",
        "xci_path": "ip/bd_pcie_3_ddr4_0_0/bd_pcie_3_ddr4_0_0.xci",
        "inst_hier_path": "ddr4_0",
        "parameters": {
          "C0_CLOCK_BOARD_INTERFACE": {
            "value": "default_250mhz_clk1"
          },
          "C0_DDR4_BOARD_INTERFACE": {
            "value": "ddr4_sdram_c1_062"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                }
              }
            }
          }
        }
      },
      "axi_smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "21",
        "xci_name": "bd_pcie_3_axi_smartconnect_0_0",
        "xci_path": "ip/bd_pcie_3_axi_smartconnect_0_0/bd_pcie_3_axi_smartconnect_0_0.xci",
        "inst_hier_path": "axi_smartconnect_0",
        "parameters": {
          "HAS_ARESETN": {
            "value": "1"
          },
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "rst_ddr4_0_250M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "bd_pcie_3_rst_ddr4_0_250M_0",
        "xci_path": "ip/bd_pcie_3_rst_ddr4_0_250M_0/bd_pcie_3_rst_ddr4_0_250M_0.xci",
        "inst_hier_path": "rst_ddr4_0_250M"
      },
      "packet_processor_0": {
        "vlnv": "xilinx.com:module_ref:packet_processor:1.0",
        "ip_revision": "1",
        "xci_name": "bd_pcie_3_packet_processor_0_0",
        "xci_path": "ip/bd_pcie_3_packet_processor_0_0/bd_pcie_3_packet_processor_0_0.xci",
        "inst_hier_path": "packet_processor_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "packet_processor",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis_eth_egress": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_eth_egress_tdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "m_axis_eth_egress_tkeep",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_eth_egress_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "m_axis_eth_egress_tuser",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_eth_egress_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_eth_egress_tready",
                "direction": "I"
              }
            }
          },
          "m_axis_qdma_c2h": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_qdma_c2h_tdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "m_axis_qdma_c2h_tkeep",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_qdma_c2h_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "m_axis_qdma_c2h_tuser",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_qdma_c2h_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_qdma_c2h_tready",
                "direction": "I"
              }
            }
          },
          "s_axis_eth_ingress": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_eth_ingress_tdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "s_axis_eth_ingress_tkeep",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_eth_ingress_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "s_axis_eth_ingress_tuser",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_eth_ingress_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_eth_ingress_tready",
                "direction": "O"
              }
            }
          },
          "s_axis_qdma_h2c": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_qdma_h2c_tdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "s_axis_qdma_h2c_tkeep",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_qdma_h2c_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "s_axis_qdma_h2c_tuser",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_qdma_h2c_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_qdma_h2c_tready",
                "direction": "O"
              }
            }
          },
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              }
            },
            "memory_map_ref": "s_axi",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis_eth_egress:m_axis_qdma_c2h:s_axis_eth_ingress:s_axis_qdma_h2c:s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "irq_eth_ingress": {
            "direction": "O"
          },
          "irq_eth_egress": {
            "direction": "O"
          },
          "irq_qdma_c2h": {
            "direction": "O"
          }
        }
      },
      "axi_dma_h2c": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "ip_revision": "30",
        "xci_name": "bd_pcie_3_axi_dma_h2c_0",
        "xci_path": "ip/bd_pcie_3_axi_dma_h2c_0/bd_pcie_3_axi_dma_h2c_0.xci",
        "inst_hier_path": "axi_dma_h2c",
        "interface_ports": {
          "M_AXI_SG": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_SG",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "3"
              }
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_SG": {
              "range": "4G",
              "width": "32"
            },
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_dma_c2h": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "ip_revision": "30",
        "xci_name": "bd_pcie_3_axi_dma_c2h_0",
        "xci_path": "ip/bd_pcie_3_axi_dma_c2h_0/bd_pcie_3_axi_dma_c2h_0.xci",
        "inst_hier_path": "axi_dma_c2h",
        "interface_ports": {
          "M_AXI_SG": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_SG",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "4"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_SG": {
              "range": "4G",
              "width": "32"
            },
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_dma_c2h_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma_c2h/M_AXI_S2MM",
          "axi_smartconnect_0/S02_AXI"
        ]
      },
      "axi_dma_h2c_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_dma_h2c/M_AXIS_MM2S",
          "packet_processor_0/s_axis_qdma_h2c"
        ]
      },
      "axi_dma_h2c_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_h2c/M_AXI_MM2S",
          "axi_smartconnect_0/S03_AXI"
        ]
      },
      "axi_smartconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_smartconnect_0/M00_AXI",
          "packet_processor_0/s_axi"
        ]
      },
      "axi_smartconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_smartconnect_0/M01_AXI",
          "ddr4_0/C0_DDR4_S_AXI"
        ]
      },
      "axi_smartconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_smartconnect_0/M02_AXI",
          "axi_dma_h2c/S_AXI_LITE"
        ]
      },
      "axi_smartconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_smartconnect_0/M03_AXI",
          "axi_dma_c2h/S_AXI_LITE"
        ]
      },
      "packet_processor_0_m_axis_qdma_c2h": {
        "interface_ports": [
          "packet_processor_0/m_axis_qdma_c2h",
          "axi_dma_c2h/S_AXIS_S2MM"
        ]
      },
      "qdma_0_M_AXI": {
        "interface_ports": [
          "qdma_0/M_AXI",
          "axi_smartconnect_0/S00_AXI"
        ]
      },
      "qdma_0_M_AXI_LITE": {
        "interface_ports": [
          "qdma_0/M_AXI_LITE",
          "axi_smartconnect_0/S01_AXI"
        ]
      }
    }
  }
}