Loading db file '/home/IC/Labs/Final_system/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Aug 15 21:36:54 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/Final_system/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                7.10e-02    0.246 2.11e+07    0.338 100.0
  U0_CLK_GATE (CLK_GATE)               3.13e-02 5.46e-03 3.71e+04 3.67e-02  10.9
  U0_CLKDIV_MUX (CLKDIV_MUX)           9.47e-07 8.71e-08 6.45e+04 6.56e-05   0.0
  U1_ClkDiv (ClkDiv_1)                 5.74e-03 2.22e-03 1.59e+06 9.55e-03   2.8
    add_35 (ClkDiv_1_DW01_inc_1)          0.000    0.000 9.82e+04 9.82e-05   0.0
    add_43 (ClkDiv_1_DW01_inc_0)          0.000    0.000 4.31e+05 4.31e-04   0.1
  U0_ClkDiv (ClkDiv_0)                 2.52e-03 2.20e-03 1.55e+06 6.27e-03   1.9
    add_35 (ClkDiv_0_DW01_inc_1)       4.59e-07 2.24e-07 9.90e+04 9.96e-05   0.0
    add_43 (ClkDiv_0_DW01_inc_0)       3.81e-05 7.67e-06 4.31e+05 4.76e-04   0.1
  U0_PULSE_GEN (PULSE_GEN)                0.000 1.05e-05 2.19e+04 3.24e-05   0.0
  sys_ctrl_U0 (sys_ctrl_IN_WIDTH16_WIDTH8)
                                       1.53e-03 2.96e-02 1.60e+06 3.27e-02   9.7
  FIFO_TOP_U0 (FIFO_TOP)               3.24e-03 7.03e-02 2.53e+06 7.60e-02  22.5
    DF_SYNC_wr (DF_SYNC_1)             4.43e-04 6.18e-05 7.69e+04 5.82e-04   0.2
    DF_SYNC_rd (DF_SYNC_0)             8.96e-04 5.87e-03 9.03e+04 6.86e-03   2.0
    fifo_rd_u0 (fifo_rd_ADDRSIZE3)     4.86e-04 6.71e-05 2.53e+05 8.06e-04   0.2
    fifo_wr_u0 (fifo_wr_IN_WIDTH3)     9.84e-04 7.79e-03 2.61e+05 9.03e-03   2.7
    fifo_mem (FIFO_buffer_in_width8)      0.000 5.65e-02 1.84e+06 5.83e-02  17.2
  UART_RX_TX_TOP_U0 (UART_RX_TX_TOP)   9.60e-03 2.92e-03 3.22e+06 1.57e-02   4.7
    UART_TX_TOP_U0 (UART_TX_TOP)       2.17e-03 2.96e-04 1.53e+06 3.99e-03   1.2
      mux (MUX)                           0.000    0.000 1.50e+04 1.50e-05   0.0
      parity (parity_calc_IN_WIDTH8)      0.000 5.26e-06 1.12e+05 1.18e-04   0.0
      ser (serializer_IN_WIDTH8)       1.93e-03 2.66e-04 1.32e+06 3.51e-03   1.0
        add_37 (serializer_IN_WIDTH8_DW01_inc_0)
                                          0.000    0.000 4.31e+05 4.31e-04   0.1
      uart (UART_TX)                      0.000 1.02e-05 7.74e+04 8.77e-05   0.0
    UART_TOP_RX_UO (UART_TOP_RX)       7.29e-03 2.61e-03 1.69e+06 1.16e-02   3.4
      strt_check_U0 (strt_check)       4.59e-05 6.69e-05 8.75e+04 2.00e-04   0.1
      stop_check_U0 (stop_check)       3.50e-05 6.13e-05 1.43e+05 2.39e-04   0.1
      Parity_check_UO (Parity_check)   4.59e-05 6.69e-05 1.86e+05 2.99e-04   0.1
      deserializer_U0 (deserializer)   4.90e-04 4.84e-04 2.03e+05 1.18e-03   0.3
      edge_bit_count_U0 (edge_bit_count)
                                       2.83e-03 9.98e-04 4.40e+05 4.27e-03   1.3
      data_sampling_U0 (data_sampling) 1.34e-03 4.30e-04 2.22e+05 1.99e-03   0.6
      FSMO_U0 (FSM)                    2.11e-03 4.82e-04 4.01e+05 3.00e-03   0.9
  ALU_U0 (ALU_OPER_WIDTH8_OUT_WIDTH16)    0.000 1.24e-02 6.17e+06 1.86e-02   5.5
    mult_49 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                          0.000    0.000 1.64e+06 1.64e-03   0.5
    add_43 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                          0.000    0.000 2.03e+05 2.03e-04   0.1
    sub_46 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0)
                                          0.000    0.000 2.38e+05 2.38e-04   0.1
    div_52 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                          0.000    0.000 2.85e+06 2.85e-03   0.8
  RegFile_U0 (RegFile_WIDTH8_DEPTH16_ADDR4)
                                       1.49e-02    0.109 4.04e+06    0.128  38.0
  U0_ref_sync (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                       1.30e-03 8.80e-03 1.94e+05 1.03e-02   3.0
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_1) 1.84e-04 2.28e-03 2.53e+04 2.49e-03   0.7
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_0) 9.10e-05 2.46e-04 2.40e+04 3.61e-04   0.1
1
