
// Library name: cse562
// Cell name: myLatch_test
// View name: schematic
I0 (net1 net3 net2) simple_latch
V0 (vdd! 0) vsource type=dc dc=3
V2 (net3 0) vsource type=pulse val0=0 val1=3 period=4u rise=200p fall=200p \
        width=2u
V1 (net1 0) vsource type=pulse val0=0 val1=3 period=4u delay=100n rise=2p \
        fall=2p width=2u
C0 (net2 0) capacitor c=1p m=1
