library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity display7seg is
    Port (
        input_data : in std_logic_vector(7 downto 0);
        segments : out std_logic_vector(6 downto 0)
    );
end display7seg;

architecture Behavioral of display7seg is
begin
    process (input_data)
    begin
        case input_data is
            when "00000001" => segments <= "1000000"; -- 1
            when "00000010" => segments <= "1111001"; -- 2
            -- Define los patrones para los demás dígitos
            -- ...
            when others => segments <= "1111111"; -- Apaga todos los segmentos si no coincide con ningún patrón
        end case;
    end process;
end Behavioral;
