Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 16:44:45 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_s7_timing.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.335        0.000                      0                15080        0.023        0.000                      0                15080        0.264        0.000                       0                  6209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.793        0.000                      0                    7        0.171        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.335        0.000                      0                15059        0.023        0.000                      0                15059        3.750        0.000                       0                  6106  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.125%)  route 0.626ns (57.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           0.776     5.880    soc_crg_clkin
    SLICE_X44Y41         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.456     6.336 r  FDCE/Q
                         net (fo=1, routed)           0.626     6.963    soc_builder_basesoc_reset0
    SLICE_X45Y41         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           0.681    15.393    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.465    15.858    
                         clock uncertainty           -0.035    15.823    
    SLICE_X45Y41         FDCE (Setup_fdce_C_D)       -0.067    15.756    FDCE_1
  -------------------------------------------------------------------
                         required time                         15.756    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           0.776     5.880    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456     6.336 r  FDCE_3/Q
                         net (fo=1, routed)           0.641     6.977    soc_builder_basesoc_reset3
    SLICE_X45Y41         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           0.681    15.393    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.487    15.880    
                         clock uncertainty           -0.035    15.845    
    SLICE_X45Y41         FDCE (Setup_fdce_C_D)       -0.058    15.787    FDCE_4
  -------------------------------------------------------------------
                         required time                         15.787    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           0.776     5.880    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456     6.336 r  FDCE_2/Q
                         net (fo=1, routed)           0.636     6.972    soc_builder_basesoc_reset2
    SLICE_X45Y41         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           0.681    15.393    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.487    15.880    
                         clock uncertainty           -0.035    15.845    
    SLICE_X45Y41         FDCE (Setup_fdce_C_D)       -0.061    15.784    FDCE_3
  -------------------------------------------------------------------
                         required time                         15.784    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           0.776     5.880    soc_crg_clkin
    SLICE_X44Y41         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.419     6.299 r  FDCE_5/Q
                         net (fo=1, routed)           0.382     6.682    soc_builder_basesoc_reset5
    SLICE_X44Y41         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           0.681    15.393    soc_crg_clkin
    SLICE_X44Y41         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.487    15.880    
                         clock uncertainty           -0.035    15.845    
    SLICE_X44Y41         FDCE (Setup_fdce_C_D)       -0.256    15.589    FDCE_6
  -------------------------------------------------------------------
                         required time                         15.589    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           0.776     5.880    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456     6.336 r  FDCE_1/Q
                         net (fo=1, routed)           0.520     6.856    soc_builder_basesoc_reset1
    SLICE_X45Y41         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           0.681    15.393    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.487    15.880    
                         clock uncertainty           -0.035    15.845    
    SLICE_X45Y41         FDCE (Setup_fdce_C_D)       -0.081    15.764    FDCE_2
  -------------------------------------------------------------------
                         required time                         15.764    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           0.776     5.880    soc_crg_clkin
    SLICE_X44Y41         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.456     6.336 r  FDCE_6/Q
                         net (fo=1, routed)           0.521     6.857    soc_builder_basesoc_reset6
    SLICE_X44Y41         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           0.681    15.393    soc_crg_clkin
    SLICE_X44Y41         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.487    15.880    
                         clock uncertainty           -0.035    15.845    
    SLICE_X44Y41         FDCE (Setup_fdce_C_D)       -0.061    15.784    FDCE_7
  -------------------------------------------------------------------
                         required time                         15.784    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.456ns (57.441%)  route 0.338ns (42.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           0.776     5.880    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456     6.336 r  FDCE_4/Q
                         net (fo=1, routed)           0.338     6.674    soc_builder_basesoc_reset4
    SLICE_X44Y41         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           0.681    15.393    soc_crg_clkin
    SLICE_X44Y41         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.465    15.858    
                         clock uncertainty           -0.035    15.823    
    SLICE_X44Y41         FDCE (Setup_fdce_C_D)       -0.047    15.776    FDCE_5
  -------------------------------------------------------------------
                         required time                         15.776    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  9.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.380     2.126    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.141     2.267 r  FDCE_4/Q
                         net (fo=1, routed)           0.118     2.385    soc_builder_basesoc_reset4
    SLICE_X44Y41         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.424     2.574    soc_crg_clkin
    SLICE_X44Y41         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.435     2.139    
    SLICE_X44Y41         FDCE (Hold_fdce_C_D)         0.075     2.214    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.380     2.126    soc_crg_clkin
    SLICE_X44Y41         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.128     2.254 r  FDCE_5/Q
                         net (fo=1, routed)           0.119     2.374    soc_builder_basesoc_reset5
    SLICE_X44Y41         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.424     2.574    soc_crg_clkin
    SLICE_X44Y41         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.448     2.126    
    SLICE_X44Y41         FDCE (Hold_fdce_C_D)         0.012     2.138    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.380     2.126    soc_crg_clkin
    SLICE_X44Y41         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     2.267 r  FDCE_6/Q
                         net (fo=1, routed)           0.172     2.439    soc_builder_basesoc_reset6
    SLICE_X44Y41         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.424     2.574    soc_crg_clkin
    SLICE_X44Y41         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.448     2.126    
    SLICE_X44Y41         FDCE (Hold_fdce_C_D)         0.070     2.196    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.380     2.126    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.141     2.267 r  FDCE_1/Q
                         net (fo=1, routed)           0.170     2.437    soc_builder_basesoc_reset1
    SLICE_X45Y41         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.424     2.574    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.448     2.126    
    SLICE_X45Y41         FDCE (Hold_fdce_C_D)         0.066     2.192    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.578%)  route 0.224ns (61.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.380     2.126    soc_crg_clkin
    SLICE_X44Y41         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     2.267 r  FDCE/Q
                         net (fo=1, routed)           0.224     2.492    soc_builder_basesoc_reset0
    SLICE_X45Y41         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.424     2.574    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.435     2.139    
    SLICE_X45Y41         FDCE (Hold_fdce_C_D)         0.070     2.209    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.380     2.126    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.141     2.267 r  FDCE_3/Q
                         net (fo=1, routed)           0.232     2.499    soc_builder_basesoc_reset3
    SLICE_X45Y41         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.424     2.574    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.448     2.126    
    SLICE_X45Y41         FDCE (Hold_fdce_C_D)         0.072     2.198    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.380     2.126    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.141     2.267 r  FDCE_2/Q
                         net (fo=1, routed)           0.232     2.499    soc_builder_basesoc_reset2
    SLICE_X45Y41         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.424     2.574    soc_crg_clkin
    SLICE_X45Y41         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.448     2.126    
    SLICE_X45Y41         FDCE (Hold_fdce_C_D)         0.070     2.196    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X44Y41    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X45Y41    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X45Y41    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X45Y41    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X45Y41    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X44Y41    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X44Y41    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X44Y41    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X44Y41    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X45Y41    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X45Y41    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X45Y41    FDCE_3/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X45Y41    FDCE_4/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X44Y41    FDCE_5/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X44Y41    FDCE_6/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X44Y41    FDCE_7/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X44Y41    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X45Y41    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X45Y41    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X45Y41    FDCE_3/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X45Y41    FDCE_4/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X44Y41    FDCE_5/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X44Y41    FDCE_6/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X44Y41    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine4_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine2_trascon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 2.980ns (32.661%)  route 6.144ns (67.339%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.028ns = ( 19.028 - 10.000 ) 
    Source Clock Delay      (SCD):    9.815ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG/O
                         net (fo=6104, routed)        1.571     9.815    sys_clk
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.456    10.271 r  soc_basesoc_sdram_bankmachine4_row_reg[2]/Q
                         net (fo=1, routed)           0.993    11.264    soc_basesoc_sdram_bankmachine4_row_reg_n_0_[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.388 r  soc_builder_basesoc_bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.388    soc_builder_basesoc_bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.920 r  soc_builder_basesoc_bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.920    soc_builder_basesoc_bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.191 r  soc_builder_basesoc_bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.524    12.715    soc_basesoc_sdram_bankmachine4_row_hit
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.373    13.088 f  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=2, routed)           0.579    13.667    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.791 f  soc_basesoc_sdram_trrdcon_count_i_13/O
                         net (fo=1, routed)           0.945    14.737    soc_basesoc_sdram_trrdcon_count_i_13_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.861 f  soc_basesoc_sdram_trrdcon_count_i_5/O
                         net (fo=1, routed)           0.000    14.861    soc_basesoc_sdram_trrdcon_count_i_5_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I1_O)      0.214    15.075 f  soc_basesoc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.614    15.688    soc_basesoc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X52Y16         LUT5 (Prop_lut5_I0_O)        0.290    15.978 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=41, routed)          0.740    16.719    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.348    17.067 f  soc_basesoc_sdram_bankmachine2_trascon_count[2]_i_2/O
                         net (fo=5, routed)           1.123    18.190    soc_basesoc_sdram_bankmachine2_trascon_count[2]_i_2_n_0
    SLICE_X43Y19         LUT3 (Prop_lut3_I1_O)        0.124    18.314 r  soc_basesoc_sdram_bankmachine2_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.625    18.939    soc_basesoc_sdram_bankmachine2_trascon_count[1]_i_1_n_0
    SLICE_X43Y19         FDRE                                         r  soc_basesoc_sdram_bankmachine2_trascon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=6104, routed)        1.436    19.028    sys_clk
    SLICE_X43Y19         FDRE                                         r  soc_basesoc_sdram_bankmachine2_trascon_count_reg[0]/C
                         clock pessimism              0.732    19.760    
                         clock uncertainty           -0.057    19.704    
    SLICE_X43Y19         FDRE (Setup_fdre_C_R)       -0.429    19.275    soc_basesoc_sdram_bankmachine2_trascon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.275    
                         arrival time                         -18.939    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine4_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine2_trascon_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 2.980ns (32.661%)  route 6.144ns (67.339%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.028ns = ( 19.028 - 10.000 ) 
    Source Clock Delay      (SCD):    9.815ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG/O
                         net (fo=6104, routed)        1.571     9.815    sys_clk
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.456    10.271 r  soc_basesoc_sdram_bankmachine4_row_reg[2]/Q
                         net (fo=1, routed)           0.993    11.264    soc_basesoc_sdram_bankmachine4_row_reg_n_0_[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.388 r  soc_builder_basesoc_bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.388    soc_builder_basesoc_bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.920 r  soc_builder_basesoc_bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.920    soc_builder_basesoc_bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.191 r  soc_builder_basesoc_bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.524    12.715    soc_basesoc_sdram_bankmachine4_row_hit
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.373    13.088 f  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=2, routed)           0.579    13.667    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.791 f  soc_basesoc_sdram_trrdcon_count_i_13/O
                         net (fo=1, routed)           0.945    14.737    soc_basesoc_sdram_trrdcon_count_i_13_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.861 f  soc_basesoc_sdram_trrdcon_count_i_5/O
                         net (fo=1, routed)           0.000    14.861    soc_basesoc_sdram_trrdcon_count_i_5_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I1_O)      0.214    15.075 f  soc_basesoc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.614    15.688    soc_basesoc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X52Y16         LUT5 (Prop_lut5_I0_O)        0.290    15.978 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=41, routed)          0.740    16.719    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.348    17.067 f  soc_basesoc_sdram_bankmachine2_trascon_count[2]_i_2/O
                         net (fo=5, routed)           1.123    18.190    soc_basesoc_sdram_bankmachine2_trascon_count[2]_i_2_n_0
    SLICE_X43Y19         LUT3 (Prop_lut3_I1_O)        0.124    18.314 r  soc_basesoc_sdram_bankmachine2_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.625    18.939    soc_basesoc_sdram_bankmachine2_trascon_count[1]_i_1_n_0
    SLICE_X43Y19         FDRE                                         r  soc_basesoc_sdram_bankmachine2_trascon_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=6104, routed)        1.436    19.028    sys_clk
    SLICE_X43Y19         FDRE                                         r  soc_basesoc_sdram_bankmachine2_trascon_count_reg[1]/C
                         clock pessimism              0.732    19.760    
                         clock uncertainty           -0.057    19.704    
    SLICE_X43Y19         FDRE (Setup_fdre_C_R)       -0.429    19.275    soc_basesoc_sdram_bankmachine2_trascon_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.275    
                         arrival time                         -18.939    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine4_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine1_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 2.980ns (33.432%)  route 5.934ns (66.568%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.022ns = ( 19.022 - 10.000 ) 
    Source Clock Delay      (SCD):    9.815ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG/O
                         net (fo=6104, routed)        1.571     9.815    sys_clk
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.456    10.271 r  soc_basesoc_sdram_bankmachine4_row_reg[2]/Q
                         net (fo=1, routed)           0.993    11.264    soc_basesoc_sdram_bankmachine4_row_reg_n_0_[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.388 r  soc_builder_basesoc_bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.388    soc_builder_basesoc_bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.920 r  soc_builder_basesoc_bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.920    soc_builder_basesoc_bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.191 r  soc_builder_basesoc_bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.524    12.715    soc_basesoc_sdram_bankmachine4_row_hit
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.373    13.088 f  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=2, routed)           0.579    13.667    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.791 f  soc_basesoc_sdram_trrdcon_count_i_13/O
                         net (fo=1, routed)           0.945    14.737    soc_basesoc_sdram_trrdcon_count_i_13_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.861 f  soc_basesoc_sdram_trrdcon_count_i_5/O
                         net (fo=1, routed)           0.000    14.861    soc_basesoc_sdram_trrdcon_count_i_5_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I1_O)      0.214    15.075 f  soc_basesoc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.614    15.688    soc_basesoc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X52Y16         LUT5 (Prop_lut5_I0_O)        0.290    15.978 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=41, routed)          0.762    16.740    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.348    17.088 r  soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_3/O
                         net (fo=4, routed)           1.130    18.218    soc_basesoc_sdram_bankmachine1_twtpcon_valid
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124    18.342 r  soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.387    18.729    soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_1_n_0
    SLICE_X42Y25         FDRE                                         r  soc_basesoc_sdram_bankmachine1_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=6104, routed)        1.430    19.022    sys_clk
    SLICE_X42Y25         FDRE                                         r  soc_basesoc_sdram_bankmachine1_twtpcon_ready_reg/C
                         clock pessimism              0.732    19.754    
                         clock uncertainty           -0.057    19.698    
    SLICE_X42Y25         FDRE (Setup_fdre_C_R)       -0.524    19.174    soc_basesoc_sdram_bankmachine1_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.174    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine5_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 2.828ns (32.302%)  route 5.927ns (67.698%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.023ns = ( 19.023 - 10.000 ) 
    Source Clock Delay      (SCD):    9.794ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG/O
                         net (fo=6104, routed)        1.550     9.794    sys_clk
    SLICE_X46Y22         FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518    10.312 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[12]/Q
                         net (fo=4, routed)           0.816    11.129    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]
    SLICE_X46Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.253 r  soc_builder_basesoc_bankmachine7_state[1]_i_8/O
                         net (fo=1, routed)           0.000    11.253    soc_builder_basesoc_bankmachine7_state[1]_i_8_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.786 r  soc_builder_basesoc_bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.786    soc_builder_basesoc_bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.040 f  soc_builder_basesoc_bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.880    12.919    soc_basesoc_sdram_bankmachine7_row_hit
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.367    13.286 r  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=2, routed)           0.598    13.884    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.008 r  soc_basesoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          0.828    14.836    soc_basesoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.960 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.960    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X54Y16         MUXF7 (Prop_muxf7_I1_O)      0.214    15.174 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=12, routed)          0.498    15.672    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I5_O)        0.297    15.969 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=49, routed)          1.423    17.392    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.516 r  soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_3/O
                         net (fo=4, routed)           0.531    18.047    soc_basesoc_sdram_bankmachine5_twtpcon_valid
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.149    18.196 r  soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.353    18.549    soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_1_n_0
    SLICE_X44Y25         FDRE                                         r  soc_basesoc_sdram_bankmachine5_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=6104, routed)        1.431    19.023    sys_clk
    SLICE_X44Y25         FDRE                                         r  soc_basesoc_sdram_bankmachine5_twtpcon_ready_reg/C
                         clock pessimism              0.732    19.755    
                         clock uncertainty           -0.057    19.699    
    SLICE_X44Y25         FDRE (Setup_fdre_C_R)       -0.637    19.062    soc_basesoc_sdram_bankmachine5_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.062    
                         arrival time                         -18.549    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine4_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine7_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 2.980ns (33.753%)  route 5.849ns (66.247%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.025ns = ( 19.025 - 10.000 ) 
    Source Clock Delay      (SCD):    9.815ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG/O
                         net (fo=6104, routed)        1.571     9.815    sys_clk
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.456    10.271 r  soc_basesoc_sdram_bankmachine4_row_reg[2]/Q
                         net (fo=1, routed)           0.993    11.264    soc_basesoc_sdram_bankmachine4_row_reg_n_0_[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.388 r  soc_builder_basesoc_bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.388    soc_builder_basesoc_bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.920 r  soc_builder_basesoc_bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.920    soc_builder_basesoc_bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.191 r  soc_builder_basesoc_bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.524    12.715    soc_basesoc_sdram_bankmachine4_row_hit
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.373    13.088 f  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=2, routed)           0.579    13.667    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.791 f  soc_basesoc_sdram_trrdcon_count_i_13/O
                         net (fo=1, routed)           0.945    14.737    soc_basesoc_sdram_trrdcon_count_i_13_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.861 f  soc_basesoc_sdram_trrdcon_count_i_5/O
                         net (fo=1, routed)           0.000    14.861    soc_basesoc_sdram_trrdcon_count_i_5_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I1_O)      0.214    15.075 f  soc_basesoc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.614    15.688    soc_basesoc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X52Y16         LUT5 (Prop_lut5_I0_O)        0.290    15.978 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=41, routed)          0.849    16.827    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.348    17.175 r  soc_basesoc_sdram_bankmachine7_twtpcon_ready_i_3/O
                         net (fo=5, routed)           0.731    17.907    soc_basesoc_sdram_bankmachine7_twtpcon_valid
    SLICE_X46Y23         LUT2 (Prop_lut2_I1_O)        0.124    18.031 r  soc_basesoc_sdram_bankmachine7_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.613    18.644    soc_basesoc_sdram_bankmachine7_twtpcon_ready_i_1_n_0
    SLICE_X46Y23         FDRE                                         r  soc_basesoc_sdram_bankmachine7_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=6104, routed)        1.433    19.025    sys_clk
    SLICE_X46Y23         FDRE                                         r  soc_basesoc_sdram_bankmachine7_twtpcon_ready_reg/C
                         clock pessimism              0.732    19.757    
                         clock uncertainty           -0.057    19.701    
    SLICE_X46Y23         FDRE (Setup_fdre_C_R)       -0.524    19.177    soc_basesoc_sdram_bankmachine7_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.177    
                         arrival time                         -18.644    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine6_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 2.828ns (32.394%)  route 5.902ns (67.606%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.023ns = ( 19.023 - 10.000 ) 
    Source Clock Delay      (SCD):    9.794ns
    Clock Pessimism Removal (CPR):    0.746ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG/O
                         net (fo=6104, routed)        1.550     9.794    sys_clk
    SLICE_X46Y22         FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518    10.312 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[12]/Q
                         net (fo=4, routed)           0.816    11.129    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]
    SLICE_X46Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.253 r  soc_builder_basesoc_bankmachine7_state[1]_i_8/O
                         net (fo=1, routed)           0.000    11.253    soc_builder_basesoc_bankmachine7_state[1]_i_8_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.786 r  soc_builder_basesoc_bankmachine7_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.786    soc_builder_basesoc_bankmachine7_state_reg[1]_i_4_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.040 f  soc_builder_basesoc_bankmachine7_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.880    12.919    soc_basesoc_sdram_bankmachine7_row_hit
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.367    13.286 r  soc_basesoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=2, routed)           0.598    13.884    soc_basesoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.008 r  soc_basesoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          0.828    14.836    soc_basesoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.960 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.960    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X54Y16         MUXF7 (Prop_muxf7_I1_O)      0.214    15.174 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=12, routed)          0.498    15.672    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I5_O)        0.297    15.969 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=49, routed)          1.416    17.385    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.509 r  soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=5, routed)           0.531    18.040    soc_basesoc_sdram_bankmachine6_twtpcon_valid
    SLICE_X47Y24         LUT2 (Prop_lut2_I1_O)        0.149    18.189 r  soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.335    18.524    soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_1_n_0
    SLICE_X45Y24         FDRE                                         r  soc_basesoc_sdram_bankmachine6_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=6104, routed)        1.431    19.023    sys_clk
    SLICE_X45Y24         FDRE                                         r  soc_basesoc_sdram_bankmachine6_twtpcon_ready_reg/C
                         clock pessimism              0.746    19.769    
                         clock uncertainty           -0.057    19.713    
    SLICE_X45Y24         FDRE (Setup_fdre_C_R)       -0.637    19.076    soc_basesoc_sdram_bankmachine6_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                         -18.524    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain8_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.562ns  (logic 3.893ns (45.470%)  route 4.669ns (54.530%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.081ns = ( 19.081 - 10.000 ) 
    Source Clock Delay      (SCD):    9.852ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG/O
                         net (fo=6104, routed)        1.608     9.852    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    12.306 r  tag_mem_reg/DOADO[1]
                         net (fo=9, routed)           1.386    13.691    VexRiscv/IBusCachedPlugin_cache/DOADO[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.815 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000    13.815    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_41_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.347 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.347    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.575 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.715    15.291    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X46Y18         LUT6 (Prop_lut6_I2_O)        0.313    15.604 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain2_reg_i_10/O
                         net (fo=10, routed)          0.571    16.175    VexRiscv/IBusCachedPlugin_cache/data_mem_grain2_reg_i_10_n_0
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.124    16.299 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain0_reg_i_10/O
                         net (fo=4, routed)           1.203    17.502    VexRiscv/IBusCachedPlugin_cache/data_mem_grain0_reg_i_10_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I4_O)        0.118    17.620 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain8_reg_i_9/O
                         net (fo=2, routed)           0.794    18.413    soc_basesoc_data_port_we[8]
    RAMB18_X2Y12         RAMB18E1                                     r  data_mem_grain8_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=6104, routed)        1.489    19.081    sys_clk
    RAMB18_X2Y12         RAMB18E1                                     r  data_mem_grain8_reg/CLKARDCLK
                         clock pessimism              0.732    19.813    
                         clock uncertainty           -0.057    19.756    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.734    19.022    data_mem_grain8_reg
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -18.413    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine4_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine2_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 2.980ns (33.702%)  route 5.862ns (66.298%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.028ns = ( 19.028 - 10.000 ) 
    Source Clock Delay      (SCD):    9.815ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG/O
                         net (fo=6104, routed)        1.571     9.815    sys_clk
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.456    10.271 r  soc_basesoc_sdram_bankmachine4_row_reg[2]/Q
                         net (fo=1, routed)           0.993    11.264    soc_basesoc_sdram_bankmachine4_row_reg_n_0_[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.388 r  soc_builder_basesoc_bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.388    soc_builder_basesoc_bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.920 r  soc_builder_basesoc_bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.920    soc_builder_basesoc_bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.191 r  soc_builder_basesoc_bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.524    12.715    soc_basesoc_sdram_bankmachine4_row_hit
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.373    13.088 f  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=2, routed)           0.579    13.667    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.791 f  soc_basesoc_sdram_trrdcon_count_i_13/O
                         net (fo=1, routed)           0.945    14.737    soc_basesoc_sdram_trrdcon_count_i_13_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.861 f  soc_basesoc_sdram_trrdcon_count_i_5/O
                         net (fo=1, routed)           0.000    14.861    soc_basesoc_sdram_trrdcon_count_i_5_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I1_O)      0.214    15.075 f  soc_basesoc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.614    15.688    soc_basesoc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X52Y16         LUT5 (Prop_lut5_I0_O)        0.290    15.978 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=41, routed)          0.740    16.719    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.348    17.067 f  soc_basesoc_sdram_bankmachine2_trascon_count[2]_i_2/O
                         net (fo=5, routed)           1.123    18.190    soc_basesoc_sdram_bankmachine2_trascon_count[2]_i_2_n_0
    SLICE_X43Y19         LUT3 (Prop_lut3_I1_O)        0.124    18.314 r  soc_basesoc_sdram_bankmachine2_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.343    18.657    soc_basesoc_sdram_bankmachine2_trascon_count[1]_i_1_n_0
    SLICE_X41Y19         FDRE                                         r  soc_basesoc_sdram_bankmachine2_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=6104, routed)        1.436    19.028    sys_clk
    SLICE_X41Y19         FDRE                                         r  soc_basesoc_sdram_bankmachine2_trascon_ready_reg/C
                         clock pessimism              0.732    19.760    
                         clock uncertainty           -0.057    19.704    
    SLICE_X41Y19         FDRE (Setup_fdre_C_R)       -0.429    19.275    soc_basesoc_sdram_bankmachine2_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.275    
                         arrival time                         -18.657    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine4_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine2_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 2.980ns (33.702%)  route 5.862ns (66.298%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.028ns = ( 19.028 - 10.000 ) 
    Source Clock Delay      (SCD):    9.815ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG/O
                         net (fo=6104, routed)        1.571     9.815    sys_clk
    SLICE_X51Y5          FDRE                                         r  soc_basesoc_sdram_bankmachine4_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.456    10.271 r  soc_basesoc_sdram_bankmachine4_row_reg[2]/Q
                         net (fo=1, routed)           0.993    11.264    soc_basesoc_sdram_bankmachine4_row_reg_n_0_[2]
    SLICE_X48Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.388 r  soc_builder_basesoc_bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.388    soc_builder_basesoc_bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.920 r  soc_builder_basesoc_bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.920    soc_builder_basesoc_bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.191 r  soc_builder_basesoc_bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.524    12.715    soc_basesoc_sdram_bankmachine4_row_hit
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.373    13.088 f  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=2, routed)           0.579    13.667    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.791 f  soc_basesoc_sdram_trrdcon_count_i_13/O
                         net (fo=1, routed)           0.945    14.737    soc_basesoc_sdram_trrdcon_count_i_13_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.861 f  soc_basesoc_sdram_trrdcon_count_i_5/O
                         net (fo=1, routed)           0.000    14.861    soc_basesoc_sdram_trrdcon_count_i_5_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I1_O)      0.214    15.075 f  soc_basesoc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.614    15.688    soc_basesoc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X52Y16         LUT5 (Prop_lut5_I0_O)        0.290    15.978 f  soc_basesoc_sdram_trrdcon_count_i_3/O
                         net (fo=41, routed)          0.740    16.719    soc_basesoc_sdram_trrdcon_count_i_3_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.348    17.067 f  soc_basesoc_sdram_bankmachine2_trascon_count[2]_i_2/O
                         net (fo=5, routed)           1.123    18.190    soc_basesoc_sdram_bankmachine2_trascon_count[2]_i_2_n_0
    SLICE_X43Y19         LUT3 (Prop_lut3_I1_O)        0.124    18.314 r  soc_basesoc_sdram_bankmachine2_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.343    18.657    soc_basesoc_sdram_bankmachine2_trascon_count[1]_i_1_n_0
    SLICE_X41Y19         FDRE                                         r  soc_basesoc_sdram_bankmachine2_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=6104, routed)        1.436    19.028    sys_clk
    SLICE_X41Y19         FDRE                                         r  soc_basesoc_sdram_bankmachine2_trccon_ready_reg/C
                         clock pessimism              0.732    19.760    
                         clock uncertainty           -0.057    19.704    
    SLICE_X41Y19         FDRE (Setup_fdre_C_R)       -0.429    19.275    soc_basesoc_sdram_bankmachine2_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.275    
                         arrival time                         -18.657    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain9_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 4.090ns (48.304%)  route 4.377ns (51.696%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.083ns = ( 19.083 - 10.000 ) 
    Source Clock Delay      (SCD):    9.852ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG/O
                         net (fo=6104, routed)        1.608     9.852    sys_clk
    RAMB18_X1Y5          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    12.306 r  tag_mem_reg/DOADO[1]
                         net (fo=9, routed)           1.386    13.691    VexRiscv/IBusCachedPlugin_cache/DOADO[1]
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.815 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000    13.815    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_41_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.347 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.347    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.575 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           0.715    15.291    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X46Y18         LUT6 (Prop_lut6_I2_O)        0.313    15.604 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain2_reg_i_10/O
                         net (fo=10, routed)          0.571    16.175    VexRiscv/IBusCachedPlugin_cache/data_mem_grain2_reg_i_10_n_0
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.118    16.293 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain1_reg_i_10/O
                         net (fo=4, routed)           1.203    17.496    VexRiscv/IBusCachedPlugin_cache/data_mem_grain1_reg_i_10_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.321    17.817 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain9_reg_i_9/O
                         net (fo=2, routed)           0.502    18.319    soc_basesoc_data_port_we[9]
    RAMB18_X2Y4          RAMB18E1                                     r  data_mem_grain9_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845    14.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100    14.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=6104, routed)        1.491    19.083    sys_clk
    RAMB18_X2Y4          RAMB18E1                                     r  data_mem_grain9_reg/CLKARDCLK
                         clock pessimism              0.732    19.815    
                         clock uncertainty           -0.057    19.758    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.763    18.995    data_mem_grain9_reg
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                         -18.319    
  -------------------------------------------------------------------
                         slack                                  0.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.135%)  route 0.176ns (57.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=6104, routed)        0.560     3.499    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X33Y37         FDRE                                         r  VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.128     3.627 r  VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd_reg[3]/Q
                         net (fo=1, routed)           0.176     3.803    VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd[3]
    SLICE_X36Y36         FDRE                                         r  VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG/O
                         net (fo=6104, routed)        0.827     4.299    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X36Y36         FDRE                                         r  VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[3]/C
                         clock pessimism             -0.538     3.761    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.019     3.780    VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.982%)  route 0.212ns (60.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=6104, routed)        0.560     3.499    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X33Y37         FDRE                                         r  VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd_reg[1]/Q
                         net (fo=1, routed)           0.212     3.852    VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd[1]
    SLICE_X36Y36         FDRE                                         r  VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG/O
                         net (fo=6104, routed)        0.827     4.299    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X36Y36         FDRE                                         r  VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[1]/C
                         clock pessimism             -0.538     3.761    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.066     3.827    VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.827    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.585%)  route 0.180ns (58.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=6104, routed)        0.560     3.499    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X33Y37         FDRE                                         r  VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.128     3.627 r  VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd_reg[2]/Q
                         net (fo=1, routed)           0.180     3.807    VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd[2]
    SLICE_X36Y36         FDRE                                         r  VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG/O
                         net (fo=6104, routed)        0.827     4.299    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X36Y36         FDRE                                         r  VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[2]/C
                         clock pessimism             -0.538     3.761    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.016     3.777    VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.777    
                         arrival time                           3.807    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=6104, routed)        0.559     3.498    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X32Y35         FDRE                                         r  VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     3.639 r  VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_rd_reg[0]/Q
                         net (fo=2, routed)           0.233     3.872    VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_rd[0]
    SLICE_X39Y36         FDRE                                         r  VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG/O
                         net (fo=6104, routed)        0.827     4.299    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X39Y36         FDRE                                         r  VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rd_reg[0]/C
                         clock pessimism             -0.538     3.761    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.070     3.831    VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           3.872    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 VexRiscv/FpuPlugin_fpu/div_divider/result_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/FpuPlugin_fpu/div_divider/result_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.325%)  route 0.237ns (62.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=6104, routed)        0.564     3.503    VexRiscv/FpuPlugin_fpu/div_divider/counter_reg[3]_0
    SLICE_X33Y49         FDRE                                         r  VexRiscv/FpuPlugin_fpu/div_divider/result_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     3.644 r  VexRiscv/FpuPlugin_fpu/div_divider/result_reg[21]/Q
                         net (fo=3, routed)           0.237     3.881    VexRiscv/FpuPlugin_fpu/div_divider/result_reg_n_0_[21]
    SLICE_X29Y50         FDRE                                         r  VexRiscv/FpuPlugin_fpu/div_divider/result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG/O
                         net (fo=6104, routed)        0.832     4.304    VexRiscv/FpuPlugin_fpu/div_divider/counter_reg[3]_0
    SLICE_X29Y50         FDRE                                         r  VexRiscv/FpuPlugin_fpu/div_divider/result_reg[23]/C
                         clock pessimism             -0.533     3.771    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.066     3.837    VexRiscv/FpuPlugin_fpu/div_divider/result_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.881    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_rs3_special_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_rs3_special_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.852%)  route 0.175ns (54.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.307ns
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=6104, routed)        0.567     3.506    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X10Y48         FDRE                                         r  VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_rs3_special_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.148     3.654 r  VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_rs3_special_reg/Q
                         net (fo=1, routed)           0.175     3.829    VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_rs3_special
    SLICE_X10Y50         FDRE                                         r  VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_rs3_special_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG/O
                         net (fo=6104, routed)        0.834     4.307    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X10Y50         FDRE                                         r  VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_rs3_special_reg/C
                         clock pessimism             -0.533     3.774    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.011     3.785    VexRiscv/FpuPlugin_fpu/mul_sum1_output_rData_rs3_special_reg
  -------------------------------------------------------------------
                         required time                         -3.785    
                         arrival time                           3.829    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.480%)  route 0.235ns (62.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=6104, routed)        0.560     3.499    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X33Y37         FDRE                                         r  VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd_reg[0]/Q
                         net (fo=1, routed)           0.235     3.875    VexRiscv/FpuPlugin_fpu/load_s0_output_rData_rd[0]
    SLICE_X36Y36         FDRE                                         r  VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG/O
                         net (fo=6104, routed)        0.827     4.299    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X36Y36         FDRE                                         r  VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[0]/C
                         clock pessimism             -0.538     3.761    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.070     3.831    VexRiscv/FpuPlugin_fpu/load_s1_output_rData_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.772%)  route 0.232ns (62.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=6104, routed)        0.562     3.501    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X33Y8          FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[18]/Q
                         net (fo=3, routed)           0.232     3.874    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[20]_1[1]
    SLICE_X38Y8          FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG/O
                         net (fo=6104, routed)        0.831     4.303    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[6]_0
    SLICE_X38Y8          FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[18]/C
                         clock pessimism             -0.538     3.765    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.063     3.828    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.828    
                         arrival time                           3.874    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_roundMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_roundMode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.992%)  route 0.227ns (58.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=6104, routed)        0.562     3.501    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X30Y42         FDRE                                         r  VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_roundMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     3.665 r  VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_roundMode_reg[1]/Q
                         net (fo=2, routed)           0.227     3.892    VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_roundMode[1]
    SLICE_X36Y43         FDRE                                         r  VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_roundMode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG/O
                         net (fo=6104, routed)        0.832     4.304    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X36Y43         FDRE                                         r  VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_roundMode_reg[1]/C
                         clock pessimism             -0.538     3.766    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.070     3.836    VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_roundMode_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.836    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.900%)  route 0.210ns (62.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG/O
                         net (fo=6104, routed)        0.559     3.498    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X32Y35         FDRE                                         r  VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.128     3.626 r  VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_rd_reg[3]/Q
                         net (fo=2, routed)           0.210     3.836    VexRiscv/FpuPlugin_fpu/mul_sum2_output_rData_rd[3]
    SLICE_X39Y36         FDRE                                         r  VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG/O
                         net (fo=6104, routed)        0.827     4.299    VexRiscv/FpuPlugin_fpu/q_reg[23]
    SLICE_X39Y36         FDRE                                         r  VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rd_reg[3]/C
                         clock pessimism             -0.538     3.761    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.019     3.780    VexRiscv/FpuPlugin_fpu/mul_result_mulToAdd_rData_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y16     VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y14     VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_0_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18    VexRiscv/FpuPlugin_fpu/rf_ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18    VexRiscv/FpuPlugin_fpu/rf_ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16    VexRiscv/FpuPlugin_fpu/rf_ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16    VexRiscv/FpuPlugin_fpu/rf_ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y17    VexRiscv/FpuPlugin_fpu/rf_ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y17    VexRiscv/FpuPlugin_fpu/rf_ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4     VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4     VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y30    VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r1_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y30    VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r1_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y30    VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r2_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y30    VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hit_reg_r2_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y30    VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r3_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y30    VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r3_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y30    VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r4_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y30    VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_target_reg_r4_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_writes_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_writes_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10    storage_2_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10    storage_2_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10    storage_2_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10    storage_2_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10    storage_2_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10    storage_2_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10    storage_2_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10    storage_2_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y11    storage_2_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y11    storage_2_reg_0_7_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.109ns
    Source Clock Delay      (SCD):    9.880ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG_4/O
                         net (fo=8, routed)           1.636     9.880    idelay_clk
    SLICE_X64Y10         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDPE (Prop_fdpe_C_Q)         0.518    10.398 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    10.588    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X64Y10         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845     6.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100     6.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129     7.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.592 r  BUFG_4/O
                         net (fo=8, routed)           1.517    11.109    idelay_clk
    SLICE_X64Y10         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.771    11.880    
                         clock uncertainty           -0.053    11.828    
    SLICE_X64Y10         FDPE (Setup_fdpe_C_D)       -0.016    11.812    FDPE_9
  -------------------------------------------------------------------
                         required time                         11.812    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.773ns (37.944%)  route 1.264ns (62.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.110ns = ( 14.110 - 5.000 ) 
    Source Clock Delay      (SCD):    9.881ns
    Clock Pessimism Removal (CPR):    0.749ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG_4/O
                         net (fo=8, routed)           1.637     9.881    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.478    10.359 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.264    11.624    soc_crg_reset_counter[1]
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.295    11.919 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.919    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y8          FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845     9.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.518    14.110    idelay_clk
    SLICE_X65Y8          FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.749    14.859    
                         clock uncertainty           -0.053    14.807    
    SLICE_X65Y8          FDRE (Setup_fdre_C_D)        0.029    14.836    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.642ns (31.278%)  route 1.411ns (68.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.110ns = ( 14.110 - 5.000 ) 
    Source Clock Delay      (SCD):    9.881ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG_4/O
                         net (fo=8, routed)           1.637     9.881    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.518    10.399 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.411    11.810    soc_crg_reset_counter[0]
    SLICE_X64Y8          LUT1 (Prop_lut1_I0_O)        0.124    11.934 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.934    soc_crg_reset_counter0[0]
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845     9.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.518    14.110    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.771    14.881    
                         clock uncertainty           -0.053    14.829    
    SLICE_X64Y8          FDSE (Setup_fdse_C_D)        0.077    14.906    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.642ns (31.309%)  route 1.409ns (68.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.110ns = ( 14.110 - 5.000 ) 
    Source Clock Delay      (SCD):    9.881ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG_4/O
                         net (fo=8, routed)           1.637     9.881    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.518    10.399 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.409    11.808    soc_crg_reset_counter[0]
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.124    11.932 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.932    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845     9.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.518    14.110    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.771    14.881    
                         clock uncertainty           -0.053    14.829    
    SLICE_X64Y8          FDSE (Setup_fdse_C_D)        0.081    14.910    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.666ns (32.073%)  route 1.411ns (67.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.110ns = ( 14.110 - 5.000 ) 
    Source Clock Delay      (SCD):    9.881ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG_4/O
                         net (fo=8, routed)           1.637     9.881    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.518    10.399 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.411    11.810    soc_crg_reset_counter[0]
    SLICE_X64Y8          LUT2 (Prop_lut2_I0_O)        0.148    11.958 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.958    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845     9.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.518    14.110    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.771    14.881    
                         clock uncertainty           -0.053    14.829    
    SLICE_X64Y8          FDSE (Setup_fdse_C_D)        0.118    14.947    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.668ns (32.169%)  route 1.409ns (67.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.110ns = ( 14.110 - 5.000 ) 
    Source Clock Delay      (SCD):    9.881ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG_4/O
                         net (fo=8, routed)           1.637     9.881    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.518    10.399 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.409    11.808    soc_crg_reset_counter[0]
    SLICE_X64Y8          LUT4 (Prop_lut4_I1_O)        0.150    11.958 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    11.958    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845     9.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.518    14.110    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.771    14.881    
                         clock uncertainty           -0.053    14.829    
    SLICE_X64Y8          FDSE (Setup_fdse_C_D)        0.118    14.947    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.110ns = ( 14.110 - 5.000 ) 
    Source Clock Delay      (SCD):    9.881ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG_4/O
                         net (fo=8, routed)           1.637     9.881    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.518    10.399 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    11.282    soc_crg_reset_counter[2]
    SLICE_X64Y8          LUT4 (Prop_lut4_I2_O)        0.124    11.406 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.595    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845     9.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.518    14.110    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.771    14.881    
                         clock uncertainty           -0.053    14.829    
    SLICE_X64Y8          FDSE (Setup_fdse_C_CE)      -0.169    14.660    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.110ns = ( 14.110 - 5.000 ) 
    Source Clock Delay      (SCD):    9.881ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG_4/O
                         net (fo=8, routed)           1.637     9.881    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.518    10.399 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    11.282    soc_crg_reset_counter[2]
    SLICE_X64Y8          LUT4 (Prop_lut4_I2_O)        0.124    11.406 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.595    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845     9.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.518    14.110    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.771    14.881    
                         clock uncertainty           -0.053    14.829    
    SLICE_X64Y8          FDSE (Setup_fdse_C_CE)      -0.169    14.660    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.110ns = ( 14.110 - 5.000 ) 
    Source Clock Delay      (SCD):    9.881ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG_4/O
                         net (fo=8, routed)           1.637     9.881    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.518    10.399 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    11.282    soc_crg_reset_counter[2]
    SLICE_X64Y8          LUT4 (Prop_lut4_I2_O)        0.124    11.406 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.595    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845     9.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.518    14.110    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.771    14.881    
                         clock uncertainty           -0.053    14.829    
    SLICE_X64Y8          FDSE (Setup_fdse_C_CE)      -0.169    14.660    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.110ns = ( 14.110 - 5.000 ) 
    Source Clock Delay      (SCD):    9.881ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.063     4.980    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.104 r  clk100_inst/O
                         net (fo=9, routed)           1.300     6.405    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.493 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.148    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.244 r  BUFG_4/O
                         net (fo=8, routed)           1.637     9.881    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.518    10.399 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    11.282    soc_crg_reset_counter[2]
    SLICE_X64Y8          LUT4 (Prop_lut4_I2_O)        0.124    11.406 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.595    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.845     9.612    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.100     9.712 r  clk100_inst/O
                         net (fo=9, routed)           1.129    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.518    14.110    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.771    14.881    
                         clock uncertainty           -0.053    14.829    
    SLICE_X64Y8          FDSE (Setup_fdse_C_CE)      -0.169    14.660    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  3.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.336ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.804ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.593     3.532    idelay_clk
    SLICE_X64Y10         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDPE (Prop_fdpe_C_Q)         0.164     3.696 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.752    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X64Y10         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG_4/O
                         net (fo=8, routed)           0.864     4.336    idelay_clk
    SLICE_X64Y10         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.804     3.532    
    SLICE_X64Y10         FDPE (Hold_fdpe_C_D)         0.060     3.592    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.592    
                         arrival time                           3.752    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.804ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.594     3.533    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.164     3.697 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.871    soc_crg_reset_counter[2]
    SLICE_X64Y8          LUT4 (Prop_lut4_I0_O)        0.048     3.919 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.919    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.337    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.804     3.533    
    SLICE_X64Y8          FDSE (Hold_fdse_C_D)         0.131     3.664    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.246ns (66.681%)  route 0.123ns (33.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.593     3.532    idelay_clk
    SLICE_X64Y10         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDPE (Prop_fdpe_C_Q)         0.148     3.680 r  FDPE_9/Q
                         net (fo=5, routed)           0.123     3.803    idelay_rst
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.098     3.901 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.901    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y8          FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.337    idelay_clk
    SLICE_X65Y8          FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.788     3.549    
    SLICE_X65Y8          FDRE (Hold_fdre_C_D)         0.091     3.640    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.640    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.804ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.594     3.533    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.164     3.697 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.871    soc_crg_reset_counter[2]
    SLICE_X64Y8          LUT3 (Prop_lut3_I2_O)        0.045     3.916 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.916    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.337    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.804     3.533    
    SLICE_X64Y8          FDSE (Hold_fdse_C_D)         0.121     3.654    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.654    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.614%)  route 0.191ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.593     3.532    idelay_clk
    SLICE_X64Y10         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDPE (Prop_fdpe_C_Q)         0.148     3.680 r  FDPE_9/Q
                         net (fo=5, routed)           0.191     3.871    idelay_rst
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.337    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.788     3.549    
    SLICE_X64Y8          FDSE (Hold_fdse_C_S)        -0.044     3.505    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.505    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.614%)  route 0.191ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.593     3.532    idelay_clk
    SLICE_X64Y10         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDPE (Prop_fdpe_C_Q)         0.148     3.680 r  FDPE_9/Q
                         net (fo=5, routed)           0.191     3.871    idelay_rst
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.337    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.788     3.549    
    SLICE_X64Y8          FDSE (Hold_fdse_C_S)        -0.044     3.505    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.505    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.614%)  route 0.191ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.593     3.532    idelay_clk
    SLICE_X64Y10         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDPE (Prop_fdpe_C_Q)         0.148     3.680 r  FDPE_9/Q
                         net (fo=5, routed)           0.191     3.871    idelay_rst
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.337    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.788     3.549    
    SLICE_X64Y8          FDSE (Hold_fdse_C_S)        -0.044     3.505    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.505    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.614%)  route 0.191ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.593     3.532    idelay_clk
    SLICE_X64Y10         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDPE (Prop_fdpe_C_Q)         0.148     3.680 r  FDPE_9/Q
                         net (fo=5, routed)           0.191     3.871    idelay_rst
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.337    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.788     3.549    
    SLICE_X64Y8          FDSE (Hold_fdse_C_S)        -0.044     3.505    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.505    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.804ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.594     3.533    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.148     3.681 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     3.805    soc_crg_reset_counter[3]
    SLICE_X64Y8          LUT4 (Prop_lut4_I3_O)        0.099     3.904 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.959    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.337    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.804     3.533    
    SLICE_X64Y8          FDSE (Hold_fdse_C_CE)       -0.016     3.517    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.804ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.724     1.701    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.746 r  clk100_inst/O
                         net (fo=9, routed)           0.616     2.362    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.412 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.913    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.939 r  BUFG_4/O
                         net (fo=8, routed)           0.594     3.533    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.148     3.681 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     3.805    soc_crg_reset_counter[3]
    SLICE_X64Y8          LUT4 (Prop_lut4_I3_O)        0.099     3.904 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.959    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.030     2.094    clk100_IBUF_BUFG
    SLICE_X48Y39         LUT1 (Prop_lut1_I0_O)        0.056     2.150 r  clk100_inst/O
                         net (fo=9, routed)           0.694     2.845    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.898 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.443    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.472 r  BUFG_4/O
                         net (fo=8, routed)           0.865     4.337    idelay_clk
    SLICE_X64Y8          FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.804     3.533    
    SLICE_X64Y8          FDSE (Hold_fdse_C_CE)       -0.016     3.517    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y10     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y10     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y8      soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y8      soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y8      soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y8      soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y8      soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y10     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y10     FDPE_9/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y8      soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y8      soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y8      soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y8      soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y8      soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y10     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y10     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y8      soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y10     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y10     FDPE_9/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y8      soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y8      soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y8      soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y8      soc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y8      soc_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y10     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y10     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y8      soc_crg_ic_reset_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |    -0.047 (r) | FAST    |     1.885 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.584 (r) | FAST    |     6.196 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.878 (r) | FAST    |     8.510 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.806 (f) | FAST    |     8.510 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.875 (r) | FAST    |     8.507 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.803 (f) | FAST    |     8.507 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.888 (r) | FAST    |     8.520 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.816 (f) | FAST    |     8.520 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.889 (r) | FAST    |     8.519 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.817 (f) | FAST    |     8.519 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.877 (r) | FAST    |     8.508 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.805 (f) | FAST    |     8.508 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.905 (r) | FAST    |     8.536 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.833 (f) | FAST    |     8.536 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.906 (r) | FAST    |     8.536 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.834 (f) | FAST    |     8.536 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.878 (r) | FAST    |     8.510 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.806 (f) | FAST    |     8.510 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.884 (r) | FAST    |     8.508 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.812 (f) | FAST    |     8.508 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.880 (r) | FAST    |     8.503 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.808 (f) | FAST    |     8.503 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.881 (r) | FAST    |     8.509 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.809 (f) | FAST    |     8.509 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.881 (r) | FAST    |     8.506 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.809 (f) | FAST    |     8.506 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.866 (r) | FAST    |     8.496 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.794 (f) | FAST    |     8.496 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.866 (r) | FAST    |     8.490 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.794 (f) | FAST    |     8.490 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.882 (r) | FAST    |     8.511 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.810 (f) | FAST    |     8.511 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.871 (r) | FAST    |     8.496 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.799 (f) | FAST    |     8.496 (f) | SLOW    | soc_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     16.921 (r) | SLOW    |      5.475 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     17.222 (r) | SLOW    |      5.603 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     17.073 (r) | SLOW    |      5.536 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     16.175 (r) | SLOW    |      5.140 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     16.627 (r) | SLOW    |      5.351 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     16.325 (r) | SLOW    |      5.188 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     16.317 (r) | SLOW    |      5.182 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     16.477 (r) | SLOW    |      5.284 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     15.565 (r) | SLOW    |      4.856 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     14.952 (r) | SLOW    |      4.588 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     15.709 (r) | SLOW    |      4.931 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     15.416 (r) | SLOW    |      4.802 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     15.872 (r) | SLOW    |      5.024 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     15.104 (r) | SLOW    |      4.672 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     16.021 (r) | SLOW    |      5.065 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     15.254 (r) | SLOW    |      4.731 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     15.492 (r) | SLOW    |      4.798 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     15.243 (r) | SLOW    |      4.701 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     15.493 (r) | SLOW    |      4.800 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     15.244 (r) | SLOW    |      4.703 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     17.298 (r) | SLOW    |      5.927 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     19.223 (r) | SLOW    |      6.460 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     18.312 (r) | SLOW    |      6.205 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     18.889 (r) | SLOW    |      6.400 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     18.392 (r) | SLOW    |      6.215 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     12.045 (r) | SLOW    |      4.090 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     12.055 (r) | SLOW    |      4.096 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     12.056 (r) | SLOW    |      4.099 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     12.061 (r) | SLOW    |      4.103 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     12.050 (r) | SLOW    |      4.091 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     12.049 (r) | SLOW    |      4.088 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     12.063 (r) | SLOW    |      4.103 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     12.032 (r) | SLOW    |      4.071 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     12.047 (r) | SLOW    |      4.085 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     12.068 (r) | SLOW    |      4.108 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     12.041 (r) | SLOW    |      4.081 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     12.033 (r) | SLOW    |      4.071 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     12.048 (r) | SLOW    |      4.086 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     12.049 (r) | SLOW    |      4.087 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     12.065 (r) | SLOW    |      4.107 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     12.045 (r) | SLOW    |      4.090 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     12.049 (r) | SLOW    |      4.095 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     12.056 (r) | SLOW    |      4.098 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     12.033 (r) | SLOW    |      4.080 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     12.113 (r) | SLOW    |      4.073 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     12.119 (r) | SLOW    |      4.079 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     12.033 (r) | SLOW    |      4.080 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     12.054 (r) | SLOW    |      4.093 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     12.065 (r) | SLOW    |      4.105 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     12.961 (r) | SLOW    |      3.785 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     12.961 (r) | SLOW    |      3.787 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     12.962 (r) | SLOW    |      3.777 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     12.959 (r) | SLOW    |      3.772 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     12.960 (r) | SLOW    |      3.784 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     12.959 (r) | SLOW    |      3.756 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     12.959 (r) | SLOW    |      3.756 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     12.960 (r) | SLOW    |      3.783 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     12.948 (r) | SLOW    |      3.767 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     12.945 (r) | SLOW    |      3.767 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     12.955 (r) | SLOW    |      3.776 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     12.948 (r) | SLOW    |      3.770 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     12.956 (r) | SLOW    |      3.790 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     12.947 (r) | SLOW    |      3.783 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     12.955 (r) | SLOW    |      3.775 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     12.947 (r) | SLOW    |      3.778 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     12.037 (r) | SLOW    |      4.077 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     12.042 (r) | SLOW    |      4.088 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     12.035 (r) | SLOW    |      4.073 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     12.026 (r) | SLOW    |      4.065 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.584 (r) | SLOW    |      4.398 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.577 (r) | SLOW    |      4.402 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.585 (r) | SLOW    |      4.401 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.578 (r) | SLOW    |      4.405 (r) | FAST    | soc_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.665 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.742 ns
Ideal Clock Offset to Actual Clock: 5.665 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.878 (r) | FAST    |   8.510 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.806 (f) | FAST    |   8.510 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.875 (r) | FAST    |   8.507 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.803 (f) | FAST    |   8.507 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.888 (r) | FAST    |   8.520 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.816 (f) | FAST    |   8.520 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.889 (r) | FAST    |   8.519 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.817 (f) | FAST    |   8.519 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.877 (r) | FAST    |   8.508 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.805 (f) | FAST    |   8.508 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.905 (r) | FAST    |   8.536 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.833 (f) | FAST    |   8.536 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.906 (r) | FAST    |   8.536 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.834 (f) | FAST    |   8.536 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.878 (r) | FAST    |   8.510 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.806 (f) | FAST    |   8.510 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.884 (r) | FAST    |   8.508 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.812 (f) | FAST    |   8.508 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.880 (r) | FAST    |   8.503 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.808 (f) | FAST    |   8.503 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.881 (r) | FAST    |   8.509 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.809 (f) | FAST    |   8.509 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.881 (r) | FAST    |   8.506 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.809 (f) | FAST    |   8.506 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.866 (r) | FAST    |   8.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.794 (f) | FAST    |   8.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.866 (r) | FAST    |   8.490 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.794 (f) | FAST    |   8.490 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.882 (r) | FAST    |   8.511 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.810 (f) | FAST    |   8.511 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.871 (r) | FAST    |   8.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.799 (f) | FAST    |   8.496 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.794 (f) | FAST    |   8.536 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.037 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.045 (r) | SLOW    |   4.090 (r) | FAST    |    0.019 |
ddram_a[1]         |   12.055 (r) | SLOW    |   4.096 (r) | FAST    |    0.025 |
ddram_a[2]         |   12.056 (r) | SLOW    |   4.099 (r) | FAST    |    0.028 |
ddram_a[3]         |   12.061 (r) | SLOW    |   4.103 (r) | FAST    |    0.032 |
ddram_a[4]         |   12.050 (r) | SLOW    |   4.091 (r) | FAST    |    0.020 |
ddram_a[5]         |   12.049 (r) | SLOW    |   4.088 (r) | FAST    |    0.017 |
ddram_a[6]         |   12.063 (r) | SLOW    |   4.103 (r) | FAST    |    0.032 |
ddram_a[7]         |   12.032 (r) | SLOW    |   4.071 (r) | FAST    |    0.000 |
ddram_a[8]         |   12.047 (r) | SLOW    |   4.085 (r) | FAST    |    0.014 |
ddram_a[9]         |   12.068 (r) | SLOW    |   4.108 (r) | FAST    |    0.037 |
ddram_a[10]        |   12.041 (r) | SLOW    |   4.081 (r) | FAST    |    0.010 |
ddram_a[11]        |   12.033 (r) | SLOW    |   4.071 (r) | FAST    |    0.000 |
ddram_a[12]        |   12.048 (r) | SLOW    |   4.086 (r) | FAST    |    0.015 |
ddram_a[13]        |   12.049 (r) | SLOW    |   4.087 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.068 (r) | SLOW    |   4.071 (r) | FAST    |    0.037 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.065 (r) | SLOW    |   4.107 (r) | FAST    |    0.020 |
ddram_ba[1]        |   12.045 (r) | SLOW    |   4.090 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.049 (r) | SLOW    |   4.095 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.065 (r) | SLOW    |   4.090 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.054 (r) | SLOW    |   4.093 (r) | FAST    |    0.000 |
ddram_dm[1]        |   12.065 (r) | SLOW    |   4.105 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.065 (r) | SLOW    |   4.093 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.270 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   16.921 (r) | SLOW    |   3.785 (r) | FAST    |    1.969 |
ddram_dq[1]        |   17.222 (r) | SLOW    |   3.787 (r) | FAST    |    2.270 |
ddram_dq[2]        |   17.073 (r) | SLOW    |   3.777 (r) | FAST    |    2.121 |
ddram_dq[3]        |   16.175 (r) | SLOW    |   3.772 (r) | FAST    |    1.224 |
ddram_dq[4]        |   16.627 (r) | SLOW    |   3.784 (r) | FAST    |    1.676 |
ddram_dq[5]        |   16.325 (r) | SLOW    |   3.756 (r) | FAST    |    1.374 |
ddram_dq[6]        |   16.317 (r) | SLOW    |   3.756 (r) | FAST    |    1.366 |
ddram_dq[7]        |   16.477 (r) | SLOW    |   3.783 (r) | FAST    |    1.526 |
ddram_dq[8]        |   15.565 (r) | SLOW    |   3.767 (r) | FAST    |    0.614 |
ddram_dq[9]        |   14.952 (r) | SLOW    |   3.767 (r) | FAST    |    0.012 |
ddram_dq[10]       |   15.709 (r) | SLOW    |   3.776 (r) | FAST    |    0.758 |
ddram_dq[11]       |   15.416 (r) | SLOW    |   3.770 (r) | FAST    |    0.465 |
ddram_dq[12]       |   15.872 (r) | SLOW    |   3.790 (r) | FAST    |    0.920 |
ddram_dq[13]       |   15.104 (r) | SLOW    |   3.783 (r) | FAST    |    0.152 |
ddram_dq[14]       |   16.021 (r) | SLOW    |   3.775 (r) | FAST    |    1.069 |
ddram_dq[15]       |   15.254 (r) | SLOW    |   3.778 (r) | FAST    |    0.302 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   17.222 (r) | SLOW    |   3.756 (r) | FAST    |    2.270 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.250 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.492 (r) | SLOW    |   4.398 (r) | FAST    |    0.249 |
ddram_dqs_n[1]     |   15.243 (r) | SLOW    |   4.402 (r) | FAST    |    0.004 |
ddram_dqs_p[0]     |   15.493 (r) | SLOW    |   4.401 (r) | FAST    |    0.250 |
ddram_dqs_p[1]     |   15.244 (r) | SLOW    |   4.405 (r) | FAST    |    0.006 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.493 (r) | SLOW    |   4.398 (r) | FAST    |    0.250 |
-------------------+--------------+---------+-------------+---------+----------+




