{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532049053783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532049053784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 19 22:10:53 2018 " "Processing started: Thu Jul 19 22:10:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532049053784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532049053784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532049053784 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1532049054552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_EXTEND " "Found entity 1: SIGN_EXTEND" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_2 " "Found entity 1: SHIFT_LEFT_2" {  } { { "SHIFT_LEFT_2.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SHIFT_LEFT_2.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_BANK " "Found entity 1: REGISTER_BANK" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "REGISTER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONTROL " "Found entity 1: ALU_CONTROL" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054874 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1532049054880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_FETCH " "Found entity 1: INSTRUCTION_FETCH" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux31.v 1 1 " "Found 1 design units, including 1 entities, in source file mux31.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX31 " "Found entity 1: MUX31" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_branch.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp_branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMP_BRANCH " "Found entity 1: CMP_BRANCH" {  } { { "CMP_BRANCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CMP_BRANCH.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532049054916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532049054916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MUX_REG_PC_ALU_MEM_OUT MIPS.v(211) " "Verilog HDL Implicit Net warning at MIPS.v(211): created implicit net for \"MUX_REG_PC_ALU_MEM_OUT\"" {  } { { "MIPS.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 211 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054917 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed SIGN_EXTEND.v(18) " "Verilog HDL Port Declaration warning at SIGN_EXTEND.v(18): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054927 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A SIGN_EXTEND.v(15) " "HDL info at SIGN_EXTEND.v(15): see declaration for object \"A\"" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054927 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "O packed SIGN_EXTEND.v(19) " "Verilog HDL Port Declaration warning at SIGN_EXTEND.v(19): data type declaration for \"O\" declares packed dimensions but the port declaration declaration does not" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054927 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "O SIGN_EXTEND.v(16) " "HDL info at SIGN_EXTEND.v(16): see declaration for object \"O\"" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054927 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed SHIFT_LEFT_2.v(18) " "Verilog HDL Port Declaration warning at SHIFT_LEFT_2.v(18): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "SHIFT_LEFT_2.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SHIFT_LEFT_2.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054927 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A SHIFT_LEFT_2.v(15) " "HDL info at SHIFT_LEFT_2.v(15): see declaration for object \"A\"" {  } { { "SHIFT_LEFT_2.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SHIFT_LEFT_2.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054928 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "O packed SHIFT_LEFT_2.v(19) " "Verilog HDL Port Declaration warning at SHIFT_LEFT_2.v(19): data type declaration for \"O\" declares packed dimensions but the port declaration declaration does not" {  } { { "SHIFT_LEFT_2.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SHIFT_LEFT_2.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054928 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "O SHIFT_LEFT_2.v(16) " "HDL info at SHIFT_LEFT_2.v(16): see declaration for object \"O\"" {  } { { "SHIFT_LEFT_2.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SHIFT_LEFT_2.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054928 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_data packed REGISTER_BANK.v(33) " "Verilog HDL Port Declaration warning at REGISTER_BANK.v(33): data type declaration for \"write_data\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 33 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054928 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_data REGISTER_BANK.v(24) " "HDL info at REGISTER_BANK.v(24): see declaration for object \"write_data\"" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054928 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_address packed REGISTER_BANK.v(34) " "Verilog HDL Port Declaration warning at REGISTER_BANK.v(34): data type declaration for \"write_address\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 34 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054928 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_address REGISTER_BANK.v(25) " "HDL info at REGISTER_BANK.v(25): see declaration for object \"write_address\"" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 25 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054928 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_address_1 packed REGISTER_BANK.v(35) " "Verilog HDL Port Declaration warning at REGISTER_BANK.v(35): data type declaration for \"read_address_1\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 35 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054928 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_address_1 REGISTER_BANK.v(26) " "HDL info at REGISTER_BANK.v(26): see declaration for object \"read_address_1\"" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 26 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054928 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_address_2 packed REGISTER_BANK.v(36) " "Verilog HDL Port Declaration warning at REGISTER_BANK.v(36): data type declaration for \"read_address_2\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 36 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054928 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_address_2 REGISTER_BANK.v(27) " "HDL info at REGISTER_BANK.v(27): see declaration for object \"read_address_2\"" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 27 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054929 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_data_1 packed REGISTER_BANK.v(37) " "Verilog HDL Port Declaration warning at REGISTER_BANK.v(37): data type declaration for \"read_data_1\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 37 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054929 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_data_1 REGISTER_BANK.v(28) " "HDL info at REGISTER_BANK.v(28): see declaration for object \"read_data_1\"" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054929 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_data_2 packed REGISTER_BANK.v(38) " "Verilog HDL Port Declaration warning at REGISTER_BANK.v(38): data type declaration for \"read_data_2\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 38 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054929 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_data_2 REGISTER_BANK.v(29) " "HDL info at REGISTER_BANK.v(29): see declaration for object \"read_data_2\"" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 29 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054929 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed REGISTER.v(24) " "Verilog HDL Port Declaration warning at REGISTER.v(24): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054934 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A REGISTER.v(19) " "HDL info at REGISTER.v(19): see declaration for object \"A\"" {  } { { "REGISTER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER.v" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054934 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "O packed REGISTER.v(25) " "Verilog HDL Port Declaration warning at REGISTER.v(25): data type declaration for \"O\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054934 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "O REGISTER.v(20) " "HDL info at REGISTER.v(20): see declaration for object \"O\"" {  } { { "REGISTER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054934 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed MUX21.v(24) " "Verilog HDL Port Declaration warning at MUX21.v(24): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054934 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A MUX21.v(19) " "HDL info at MUX21.v(19): see declaration for object \"A\"" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054934 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "B packed MUX21.v(25) " "Verilog HDL Port Declaration warning at MUX21.v(25): data type declaration for \"B\" declares packed dimensions but the port declaration declaration does not" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054934 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "B MUX21.v(20) " "HDL info at MUX21.v(20): see declaration for object \"B\"" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054935 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "O packed MUX21.v(26) " "Verilog HDL Port Declaration warning at MUX21.v(26): data type declaration for \"O\" declares packed dimensions but the port declaration declaration does not" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 26 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054935 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "O MUX21.v(22) " "HDL info at MUX21.v(22): see declaration for object \"O\"" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054935 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "opcode packed CONTROL.v(75) " "Verilog HDL Port Declaration warning at CONTROL.v(75): data type declaration for \"opcode\" declares packed dimensions but the port declaration declaration does not" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 75 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054935 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "opcode CONTROL.v(61) " "HDL info at CONTROL.v(61): see declaration for object \"opcode\"" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 61 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054935 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mux_write_rt_rd packed CONTROL.v(80) " "Verilog HDL Port Declaration warning at CONTROL.v(80): data type declaration for \"mux_write_rt_rd\" declares packed dimensions but the port declaration declaration does not" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 80 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054936 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mux_write_rt_rd CONTROL.v(66) " "HDL info at CONTROL.v(66): see declaration for object \"mux_write_rt_rd\"" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 66 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054936 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "alu_op packed CONTROL.v(82) " "Verilog HDL Port Declaration warning at CONTROL.v(82): data type declaration for \"alu_op\" declares packed dimensions but the port declaration declaration does not" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 82 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054936 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "alu_op CONTROL.v(68) " "HDL info at CONTROL.v(68): see declaration for object \"alu_op\"" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 68 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054936 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "address packed IMEM.v(23) " "Verilog HDL Port Declaration warning at IMEM.v(23): data type declaration for \"address\" declares packed dimensions but the port declaration declaration does not" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 23 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054937 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "address IMEM.v(20) " "HDL info at IMEM.v(20): see declaration for object \"address\"" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054937 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "instruction packed IMEM.v(24) " "Verilog HDL Port Declaration warning at IMEM.v(24): data type declaration for \"instruction\" declares packed dimensions but the port declaration declaration does not" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054937 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "instruction IMEM.v(21) " "HDL info at IMEM.v(21): see declaration for object \"instruction\"" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054937 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed mux31.v(32) " "Verilog HDL Port Declaration warning at mux31.v(32): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 32 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054937 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A mux31.v(27) " "HDL info at mux31.v(27): see declaration for object \"A\"" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 27 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054938 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "B packed mux31.v(33) " "Verilog HDL Port Declaration warning at mux31.v(33): data type declaration for \"B\" declares packed dimensions but the port declaration declaration does not" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 33 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054938 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "B mux31.v(28) " "HDL info at mux31.v(28): see declaration for object \"B\"" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054938 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "O packed mux31.v(34) " "Verilog HDL Port Declaration warning at mux31.v(34): data type declaration for \"O\" declares packed dimensions but the port declaration declaration does not" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 34 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054938 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "O mux31.v(30) " "HDL info at mux31.v(30): see declaration for object \"O\"" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 30 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054938 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "S packed mux31.v(35) " "Verilog HDL Port Declaration warning at mux31.v(35): data type declaration for \"S\" declares packed dimensions but the port declaration declaration does not" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 35 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054938 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "S mux31.v(29) " "HDL info at mux31.v(29): see declaration for object \"S\"" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 29 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054938 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "funct packed ALU_CONTROL.v(20) " "Verilog HDL Port Declaration warning at ALU_CONTROL.v(20): data type declaration for \"funct\" declares packed dimensions but the port declaration declaration does not" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054938 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "funct ALU_CONTROL.v(16) " "HDL info at ALU_CONTROL.v(16): see declaration for object \"funct\"" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054938 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "op packed ALU_CONTROL.v(21) " "Verilog HDL Port Declaration warning at ALU_CONTROL.v(21): data type declaration for \"op\" declares packed dimensions but the port declaration declaration does not" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 21 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054938 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "op ALU_CONTROL.v(17) " "HDL info at ALU_CONTROL.v(17): see declaration for object \"op\"" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054939 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "control packed ALU_CONTROL.v(22) " "Verilog HDL Port Declaration warning at ALU_CONTROL.v(22): data type declaration for \"control\" declares packed dimensions but the port declaration declaration does not" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 22 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054939 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "control ALU_CONTROL.v(18) " "HDL info at ALU_CONTROL.v(18): see declaration for object \"control\"" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054939 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_data packed DMEM.v(30) " "Verilog HDL Port Declaration warning at DMEM.v(30): data type declaration for \"write_data\" declares packed dimensions but the port declaration declaration does not" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 30 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054939 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_data DMEM.v(23) " "HDL info at DMEM.v(23): see declaration for object \"write_data\"" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 23 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054939 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_data packed DMEM.v(31) " "Verilog HDL Port Declaration warning at DMEM.v(31): data type declaration for \"read_data\" declares packed dimensions but the port declaration declaration does not" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 31 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054939 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_data DMEM.v(24) " "HDL info at DMEM.v(24): see declaration for object \"read_data\"" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054940 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "address packed DMEM.v(34) " "Verilog HDL Port Declaration warning at DMEM.v(34): data type declaration for \"address\" declares packed dimensions but the port declaration declaration does not" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 34 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054940 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "address DMEM.v(27) " "HDL info at DMEM.v(27): see declaration for object \"address\"" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 27 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054940 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed ADDER.v(20) " "Verilog HDL Port Declaration warning at ADDER.v(20): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054940 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A ADDER.v(16) " "HDL info at ADDER.v(16): see declaration for object \"A\"" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054940 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "B packed ADDER.v(21) " "Verilog HDL Port Declaration warning at ADDER.v(21): data type declaration for \"B\" declares packed dimensions but the port declaration declaration does not" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 21 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054940 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "B ADDER.v(17) " "HDL info at ADDER.v(17): see declaration for object \"B\"" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054940 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "O packed ADDER.v(22) " "Verilog HDL Port Declaration warning at ADDER.v(22): data type declaration for \"O\" declares packed dimensions but the port declaration declaration does not" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 22 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054940 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "O ADDER.v(18) " "HDL info at ADDER.v(18): see declaration for object \"O\"" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054940 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pc_out packed INSTRUCTION_FETCH.v(23) " "Verilog HDL Port Declaration warning at INSTRUCTION_FETCH.v(23): data type declaration for \"pc_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 23 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054941 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pc_out INSTRUCTION_FETCH.v(15) " "HDL info at INSTRUCTION_FETCH.v(15): see declaration for object \"pc_out\"" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054941 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "constant_4 packed INSTRUCTION_FETCH.v(22) " "Verilog HDL Port Declaration warning at INSTRUCTION_FETCH.v(22): data type declaration for \"constant_4\" declares packed dimensions but the port declaration declaration does not" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 22 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054942 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "constant_4 INSTRUCTION_FETCH.v(16) " "HDL info at INSTRUCTION_FETCH.v(16): see declaration for object \"constant_4\"" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054942 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "adder_pc_4 packed INSTRUCTION_FETCH.v(25) " "Verilog HDL Port Declaration warning at INSTRUCTION_FETCH.v(25): data type declaration for \"adder_pc_4\" declares packed dimensions but the port declaration declaration does not" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1532049054942 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "adder_pc_4 INSTRUCTION_FETCH.v(18) " "HDL info at INSTRUCTION_FETCH.v(18): see declaration for object \"adder_pc_4\"" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049054942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1532049055104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:control " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:control\"" {  } { { "MIPS.v" "control" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532049055180 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CONTROL.v(118) " "Verilog HDL Case Statement warning at CONTROL.v(118): incomplete case statement has no default case item" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1532049055192 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1532049055194 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_mem CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"read_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1532049055195 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_mem CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"write_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1532049055195 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_reg CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"write_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1532049055195 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1532049055195 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_write_rt_rd CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"mux_write_rt_rd\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1532049055195 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_alu_src_reg_imm CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"mux_alu_src_reg_imm\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1532049055195 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_branch_jump CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"mux_branch_jump\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1532049055195 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_pc_branch CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"mux_pc_branch\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1532049055195 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_reg_src_alu_mem CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"mux_reg_src_alu_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1532049055196 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_j_type_addr_to_write CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"mux_j_type_addr_to_write\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1532049055196 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_j_type_addr_to_write CONTROL.v(118) " "Inferred latch for \"mux_j_type_addr_to_write\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055197 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_reg_src_alu_mem CONTROL.v(118) " "Inferred latch for \"mux_reg_src_alu_mem\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055197 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_pc_branch CONTROL.v(118) " "Inferred latch for \"mux_pc_branch\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055197 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_branch_jump CONTROL.v(118) " "Inferred latch for \"mux_branch_jump\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055197 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_src_reg_imm CONTROL.v(118) " "Inferred latch for \"mux_alu_src_reg_imm\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055197 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_write_rt_rd\[0\] CONTROL.v(118) " "Inferred latch for \"mux_write_rt_rd\[0\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055198 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_write_rt_rd\[1\] CONTROL.v(118) " "Inferred latch for \"mux_write_rt_rd\[1\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055198 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] CONTROL.v(118) " "Inferred latch for \"alu_op\[0\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055198 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] CONTROL.v(118) " "Inferred latch for \"alu_op\[1\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055198 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] CONTROL.v(118) " "Inferred latch for \"alu_op\[2\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055198 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[3\] CONTROL.v(118) " "Inferred latch for \"alu_op\[3\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055198 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[4\] CONTROL.v(118) " "Inferred latch for \"alu_op\[4\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055198 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[5\] CONTROL.v(118) " "Inferred latch for \"alu_op\[5\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055198 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg CONTROL.v(118) " "Inferred latch for \"write_reg\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055198 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_mem CONTROL.v(118) " "Inferred latch for \"write_mem\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055199 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_mem CONTROL.v(118) " "Inferred latch for \"read_mem\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055199 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch CONTROL.v(118) " "Inferred latch for \"branch\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055199 "|MIPS|CONTROL:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER REGISTER:pc " "Elaborating entity \"REGISTER\" for hierarchy \"REGISTER:pc\"" {  } { { "MIPS.v" "pc" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532049055281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:imem " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:imem\"" {  } { { "MIPS.v" "imem" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532049055301 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 5 IMEM.v(33) " "Verilog HDL warning at IMEM.v(33): number of words (3) in memory file does not match the number of elements in the address range \[0:5\]" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1532049055303 "|MIPS|IMEM:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 IMEM.v(25) " "Net \"ROM.data_a\" at IMEM.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1532049055319 "|MIPS|IMEM:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 IMEM.v(25) " "Net \"ROM.waddr_a\" at IMEM.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1532049055319 "|MIPS|IMEM:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 IMEM.v(25) " "Net \"ROM.we_a\" at IMEM.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1532049055319 "|MIPS|IMEM:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX31 MUX31:mux_write_rt_rd " "Elaborating entity \"MUX31\" for hierarchy \"MUX31:mux_write_rt_rd\"" {  } { { "MIPS.v" "mux_write_rt_rd" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532049055329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mux31.v(37) " "Verilog HDL assignment warning at mux31.v(37): truncated value with size 32 to match size of target (5)" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532049055356 "|MIPS|MUX31:mux_write_rt_rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_BANK REGISTER_BANK:register_bank " "Elaborating entity \"REGISTER_BANK\" for hierarchy \"REGISTER_BANK:register_bank\"" {  } { { "MIPS.v" "register_bank" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532049055358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN_EXTEND SIGN_EXTEND:sign_extend " "Elaborating entity \"SIGN_EXTEND\" for hierarchy \"SIGN_EXTEND:sign_extend\"" {  } { { "MIPS.v" "sign_extend" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532049055396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SIGN_EXTEND.v(21) " "Verilog HDL assignment warning at SIGN_EXTEND.v(21): truncated value with size 32 to match size of target (16)" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532049055432 "|MIPS|SIGN_EXTEND:sign_extend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 MUX21:mux_alu_src_reg_imm " "Elaborating entity \"MUX21\" for hierarchy \"MUX21:mux_alu_src_reg_imm\"" {  } { { "MIPS.v" "mux_alu_src_reg_imm" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532049055435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "MIPS.v" "ula" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532049055482 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ULA.v(125) " "Verilog HDL warning at ULA.v(125): ignoring unsupported system task" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 125 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1532049055484 "|MIPS|ULA:ula"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ULA.v(105) " "Verilog HDL Case Statement warning at ULA.v(105): case item expression covers a value already covered by a previous case item" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 105 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1532049055485 "|MIPS|ULA:ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S ULA.v(40) " "Verilog HDL Always Construct warning at ULA.v(40): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1532049055485 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] ULA.v(40) " "Inferred latch for \"S\[0\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055487 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] ULA.v(40) " "Inferred latch for \"S\[1\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055487 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] ULA.v(40) " "Inferred latch for \"S\[2\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055487 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] ULA.v(40) " "Inferred latch for \"S\[3\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055487 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] ULA.v(40) " "Inferred latch for \"S\[4\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055488 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] ULA.v(40) " "Inferred latch for \"S\[5\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055488 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] ULA.v(40) " "Inferred latch for \"S\[6\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055488 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] ULA.v(40) " "Inferred latch for \"S\[7\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055488 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] ULA.v(40) " "Inferred latch for \"S\[8\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055488 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] ULA.v(40) " "Inferred latch for \"S\[9\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055488 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] ULA.v(40) " "Inferred latch for \"S\[10\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055488 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] ULA.v(40) " "Inferred latch for \"S\[11\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055489 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] ULA.v(40) " "Inferred latch for \"S\[12\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055489 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] ULA.v(40) " "Inferred latch for \"S\[13\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055490 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] ULA.v(40) " "Inferred latch for \"S\[14\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055490 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] ULA.v(40) " "Inferred latch for \"S\[15\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055490 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] ULA.v(40) " "Inferred latch for \"S\[16\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055490 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] ULA.v(40) " "Inferred latch for \"S\[17\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055491 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] ULA.v(40) " "Inferred latch for \"S\[18\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055491 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] ULA.v(40) " "Inferred latch for \"S\[19\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055491 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] ULA.v(40) " "Inferred latch for \"S\[20\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055491 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] ULA.v(40) " "Inferred latch for \"S\[21\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055491 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] ULA.v(40) " "Inferred latch for \"S\[22\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055492 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] ULA.v(40) " "Inferred latch for \"S\[23\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055492 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] ULA.v(40) " "Inferred latch for \"S\[24\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055492 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] ULA.v(40) " "Inferred latch for \"S\[25\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055492 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] ULA.v(40) " "Inferred latch for \"S\[26\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055493 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] ULA.v(40) " "Inferred latch for \"S\[27\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055494 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] ULA.v(40) " "Inferred latch for \"S\[28\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055494 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] ULA.v(40) " "Inferred latch for \"S\[29\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055494 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] ULA.v(40) " "Inferred latch for \"S\[30\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055494 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] ULA.v(40) " "Inferred latch for \"S\[31\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532049055494 "|MIPS|ULA:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP_BRANCH CMP_BRANCH:branch_type_comarator " "Elaborating entity \"CMP_BRANCH\" for hierarchy \"CMP_BRANCH:branch_type_comarator\"" {  } { { "MIPS.v" "branch_type_comarator" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532049055518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CONTROL ALU_CONTROL:alu_control " "Elaborating entity \"ALU_CONTROL\" for hierarchy \"ALU_CONTROL:alu_control\"" {  } { { "MIPS.v" "alu_control" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532049055533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:dmem " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:dmem\"" {  } { { "MIPS.v" "dmem" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532049055547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:adder_pc_incr " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:adder_pc_incr\"" {  } { { "MIPS.v" "adder_pc_incr" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532049055573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_LEFT_2 SHIFT_LEFT_2:shift_branch " "Elaborating entity \"SHIFT_LEFT_2\" for hierarchy \"SHIFT_LEFT_2:shift_branch\"" {  } { { "MIPS.v" "shift_branch" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532049055580 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1532049056329 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1532049057312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049057312 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MIPS.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049058345 "|MIPS|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nrst " "No output dependent on input pin \"nrst\"" {  } { { "MIPS.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532049058345 "|MIPS|nrst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1532049058345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1532049058347 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1532049058347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1532049058347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532049058391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 19 22:10:58 2018 " "Processing ended: Thu Jul 19 22:10:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532049058391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532049058391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532049058391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532049058391 ""}
