# TCL File Generated by Component Editor 11.0
# Thu Jul 12 15:49:24 ICT 2012
# DO NOT MODIFY


# +-----------------------------------
# | 
# | face_detection_core "face_detection_core" v1.0
# | null 2012.07.12.15:49:24
# | 
# | 
# | D:/update_fd/standard_v1/face_detection_core/face_detection_core.v
# | 
# |    ./ann.v syn, sim
# |    ./ann_20_mac.v syn, sim
# |    ./ann_20_mux3.v syn, sim
# |    ./ann_control.v syn, sim
# |    ./ann_logsig.v syn, sim
# |    ./ann_mac.v syn, sim
# |    ./ann_mux_20to1.v syn, sim
# |    ./ann_mux_3to1.v syn, sim
# |    ./ann_rom_0.v syn, sim
# |    ./ann_rom_1.v syn, sim
# |    ./ann_rom_10.v syn, sim
# |    ./ann_rom_11.v syn, sim
# |    ./ann_rom_12.v syn, sim
# |    ./ann_rom_13.v syn, sim
# |    ./ann_rom_14.v syn, sim
# |    ./ann_rom_15.v syn, sim
# |    ./ann_rom_16.v syn, sim
# |    ./ann_rom_17.v syn, sim
# |    ./ann_rom_18.v syn, sim
# |    ./ann_rom_19.v syn, sim
# |    ./ann_rom_2.v syn, sim
# |    ./ann_rom_3.v syn, sim
# |    ./ann_rom_4.v syn, sim
# |    ./ann_rom_5.v syn, sim
# |    ./ann_rom_6.v syn, sim
# |    ./ann_rom_7.v syn, sim
# |    ./ann_rom_8.v syn, sim
# |    ./ann_rom_9.v syn, sim
# |    ./ann_threshold.v syn, sim
# |    ./b2Yb.v syn, sim
# |    ./control_slave.v syn, sim
# |    ./demux_1to8.v syn, sim
# |    ./detection.v syn, sim
# |    ./detection_17x17.v syn, sim
# |    ./detection_19x19.v syn, sim
# |    ./detection_23x23.v syn, sim
# |    ./dma_rb_wp_controller.v syn, sim
# |    ./face_detection.v syn, sim
# |    ./face_detection_core.v syn, sim
# |    ./fbram.v syn, sim
# |    ./fifo_stage9.v syn, sim
# |    ./fl.v syn, sim
# |    ./g2Yg.v syn, sim
# |    ./hfg_17x17.v syn, sim
# |    ./hfg_19x19.v syn, sim
# |    ./hfg_23x23.v syn, sim
# |    ./hfg_8wayrec.v syn, sim
# |    ./hfg_control_17x17.v syn, sim
# |    ./hfg_control_19x19.v syn, sim
# |    ./hfg_control_23x23.v syn, sim
# |    ./hfg_feature_composition.v syn, sim
# |    ./hfg_feature_mem_17x17.v syn, sim
# |    ./hfg_feature_mem_19x19.v syn, sim
# |    ./hfg_feature_mem_23x23.v syn, sim
# |    ./hfg_no_feature_mem.v syn, sim
# |    ./hfg_normalization_17x17.v syn, sim
# |    ./hfg_normalization_19x19.v syn, sim
# |    ./hfg_normalization_23x23.v syn, sim
# |    ./hfg_rec.v syn, sim
# |    ./i32_o64.v syn, sim
# |    ./iib.v syn, sim
# |    ./iibg.v syn, sim
# |    ./iibg_17x17.v syn, sim
# |    ./iibg_19x19.v syn, sim
# |    ./iibg_23x23.v syn, sim
# |    ./iig.v syn, sim
# |    ./iig_control.v syn, sim
# |    ./iig_demux_1to2.v syn, sim
# |    ./iig_mac.v syn, sim
# |    ./iig_mux_2to1.v syn, sim
# |    ./iig_PPBuffer_80x1.v syn, sim
# |    ./iig_scfifo_80x1.v syn, sim
# |    ./iig_sum.v syn, sim
# |    ./max_val_17x17.v syn, sim
# |    ./max_val_19x19.v syn, sim
# |    ./max_val_23x23.v syn, sim
# |    ./mfhwt.v syn, sim
# |    ./mfhwt_avg.v syn, sim
# |    ./mfhwt_control.v syn, sim
# |    ./mfhwt_demux_1to2.v syn, sim
# |    ./mfhwt_demux_1to4.v syn, sim
# |    ./mfhwt_mux_2to1.v syn, sim
# |    ./mfhwt_PPBuffer.v syn, sim
# |    ./mfhwt_PPBuffer_160x4.v syn, sim
# |    ./mfhwt_PPBuffer_640x4.v syn, sim
# |    ./mfhwt_scfifo_160x1.v syn, sim
# |    ./mfhwt_scfifo_160x4.v syn, sim
# |    ./mfhwt_scfifo_640x1.v syn, sim
# |    ./mfhwt_scfifo_640x4.v syn, sim
# |    ./mult.v syn, sim
# |    ./mv_control.v syn, sim
# |    ./mv_find_max.v syn, sim
# |    ./mv_mux_5to1.v syn, sim
# |    ./mv_sum_5x5.v syn, sim
# |    ./olp.v syn, sim
# |    ./olp_control.v syn, sim
# |    ./olp_implememt.v syn, sim
# |    ./olp_mux_3to1.v syn, sim
# |    ./om.v syn, sim
# |    ./om_17x17.v syn, sim
# |    ./om_19x19.v syn, sim
# |    ./om_23x23.v syn, sim
# |    ./post_process.v syn, sim
# |    ./pre_face_detection_core.v syn, sim
# |    ./pre_iig.v syn, sim
# |    ./pre_process.v syn, sim
# |    ./r2Yr.v syn, sim
# |    ./read_fifo.v syn, sim
# |    ./read_master_burst.v syn, sim
# |    ./rgb2grayscale.v syn, sim
# |    ./scfifo_80x1.v syn, sim
# |    ./scfifo_face_pos.v syn, sim
# |    ./scfifo_face_size.v syn, sim
# |    ./scfifo_pos_17x17.v syn, sim
# |    ./scfifo_pos_19x19.v syn, sim
# |    ./set_om.v syn, sim
# |    ./skin_detect.v syn, sim
# |    ./spram.v syn, sim
# |    ./spram_17x17.v syn, sim
# |    ./spram_19x19.v syn, sim
# |    ./spram_23x23.v syn, sim
# |    ./spram_iib.v syn, sim
# |    ./spram_sm.v syn, sim
# |    ./threshold_17x17.v syn, sim
# |    ./threshold_19x19.v syn, sim
# |    ./threshold_23x23.v syn, sim
# |    ./top_control.v syn, sim
# |    ./weight_rom.v syn, sim
# |    ./write_fifo.v syn, sim
# |    ./write_master_pipeline.v syn, sim
# |    ./zs.v syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module face_detection_core
# | 
set_module_property NAME face_detection_core
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property DISPLAY_NAME face_detection_core
set_module_property TOP_LEVEL_HDL_FILE face_detection_core.v
set_module_property TOP_LEVEL_HDL_MODULE face_detection_core
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
set_module_property STATIC_TOP_LEVEL_MODULE_NAME ""
set_module_property FIX_110_VIP_PATH false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file ann.v {SYNTHESIS SIMULATION}
add_file ann_20_mac.v {SYNTHESIS SIMULATION}
add_file ann_20_mux3.v {SYNTHESIS SIMULATION}
add_file ann_control.v {SYNTHESIS SIMULATION}
add_file ann_logsig.v {SYNTHESIS SIMULATION}
add_file ann_mac.v {SYNTHESIS SIMULATION}
add_file ann_mux_20to1.v {SYNTHESIS SIMULATION}
add_file ann_mux_3to1.v {SYNTHESIS SIMULATION}
add_file ann_rom_0.v {SYNTHESIS SIMULATION}
add_file ann_rom_1.v {SYNTHESIS SIMULATION}
add_file ann_rom_10.v {SYNTHESIS SIMULATION}
add_file ann_rom_11.v {SYNTHESIS SIMULATION}
add_file ann_rom_12.v {SYNTHESIS SIMULATION}
add_file ann_rom_13.v {SYNTHESIS SIMULATION}
add_file ann_rom_14.v {SYNTHESIS SIMULATION}
add_file ann_rom_15.v {SYNTHESIS SIMULATION}
add_file ann_rom_16.v {SYNTHESIS SIMULATION}
add_file ann_rom_17.v {SYNTHESIS SIMULATION}
add_file ann_rom_18.v {SYNTHESIS SIMULATION}
add_file ann_rom_19.v {SYNTHESIS SIMULATION}
add_file ann_rom_2.v {SYNTHESIS SIMULATION}
add_file ann_rom_3.v {SYNTHESIS SIMULATION}
add_file ann_rom_4.v {SYNTHESIS SIMULATION}
add_file ann_rom_5.v {SYNTHESIS SIMULATION}
add_file ann_rom_6.v {SYNTHESIS SIMULATION}
add_file ann_rom_7.v {SYNTHESIS SIMULATION}
add_file ann_rom_8.v {SYNTHESIS SIMULATION}
add_file ann_rom_9.v {SYNTHESIS SIMULATION}
add_file ann_threshold.v {SYNTHESIS SIMULATION}
add_file b2Yb.v {SYNTHESIS SIMULATION}
add_file control_slave.v {SYNTHESIS SIMULATION}
add_file demux_1to8.v {SYNTHESIS SIMULATION}
add_file detection.v {SYNTHESIS SIMULATION}
add_file detection_17x17.v {SYNTHESIS SIMULATION}
add_file detection_19x19.v {SYNTHESIS SIMULATION}
add_file detection_23x23.v {SYNTHESIS SIMULATION}
add_file dma_rb_wp_controller.v {SYNTHESIS SIMULATION}
add_file face_detection.v {SYNTHESIS SIMULATION}
add_file face_detection_core.v {SYNTHESIS SIMULATION}
add_file fbram.v {SYNTHESIS SIMULATION}
add_file fifo_stage9.v {SYNTHESIS SIMULATION}
add_file fl.v {SYNTHESIS SIMULATION}
add_file g2Yg.v {SYNTHESIS SIMULATION}
add_file hfg_17x17.v {SYNTHESIS SIMULATION}
add_file hfg_19x19.v {SYNTHESIS SIMULATION}
add_file hfg_23x23.v {SYNTHESIS SIMULATION}
add_file hfg_8wayrec.v {SYNTHESIS SIMULATION}
add_file hfg_control_17x17.v {SYNTHESIS SIMULATION}
add_file hfg_control_19x19.v {SYNTHESIS SIMULATION}
add_file hfg_control_23x23.v {SYNTHESIS SIMULATION}
add_file hfg_feature_composition.v {SYNTHESIS SIMULATION}
add_file hfg_feature_mem_17x17.v {SYNTHESIS SIMULATION}
add_file hfg_feature_mem_19x19.v {SYNTHESIS SIMULATION}
add_file hfg_feature_mem_23x23.v {SYNTHESIS SIMULATION}
add_file hfg_no_feature_mem.v {SYNTHESIS SIMULATION}
add_file hfg_normalization_17x17.v {SYNTHESIS SIMULATION}
add_file hfg_normalization_19x19.v {SYNTHESIS SIMULATION}
add_file hfg_normalization_23x23.v {SYNTHESIS SIMULATION}
add_file hfg_rec.v {SYNTHESIS SIMULATION}
add_file i32_o64.v {SYNTHESIS SIMULATION}
add_file iib.v {SYNTHESIS SIMULATION}
add_file iibg.v {SYNTHESIS SIMULATION}
add_file iibg_17x17.v {SYNTHESIS SIMULATION}
add_file iibg_19x19.v {SYNTHESIS SIMULATION}
add_file iibg_23x23.v {SYNTHESIS SIMULATION}
add_file iig.v {SYNTHESIS SIMULATION}
add_file iig_control.v {SYNTHESIS SIMULATION}
add_file iig_demux_1to2.v {SYNTHESIS SIMULATION}
add_file iig_mac.v {SYNTHESIS SIMULATION}
add_file iig_mux_2to1.v {SYNTHESIS SIMULATION}
add_file iig_PPBuffer_80x1.v {SYNTHESIS SIMULATION}
add_file iig_scfifo_80x1.v {SYNTHESIS SIMULATION}
add_file iig_sum.v {SYNTHESIS SIMULATION}
add_file max_val_17x17.v {SYNTHESIS SIMULATION}
add_file max_val_19x19.v {SYNTHESIS SIMULATION}
add_file max_val_23x23.v {SYNTHESIS SIMULATION}
add_file mfhwt.v {SYNTHESIS SIMULATION}
add_file mfhwt_avg.v {SYNTHESIS SIMULATION}
add_file mfhwt_control.v {SYNTHESIS SIMULATION}
add_file mfhwt_demux_1to2.v {SYNTHESIS SIMULATION}
add_file mfhwt_demux_1to4.v {SYNTHESIS SIMULATION}
add_file mfhwt_mux_2to1.v {SYNTHESIS SIMULATION}
add_file mfhwt_PPBuffer.v {SYNTHESIS SIMULATION}
add_file mfhwt_PPBuffer_160x4.v {SYNTHESIS SIMULATION}
add_file mfhwt_PPBuffer_640x4.v {SYNTHESIS SIMULATION}
add_file mfhwt_scfifo_160x1.v {SYNTHESIS SIMULATION}
add_file mfhwt_scfifo_160x4.v {SYNTHESIS SIMULATION}
add_file mfhwt_scfifo_640x1.v {SYNTHESIS SIMULATION}
add_file mfhwt_scfifo_640x4.v {SYNTHESIS SIMULATION}
add_file mult.v {SYNTHESIS SIMULATION}
add_file mv_control.v {SYNTHESIS SIMULATION}
add_file mv_find_max.v {SYNTHESIS SIMULATION}
add_file mv_mux_5to1.v {SYNTHESIS SIMULATION}
add_file mv_sum_5x5.v {SYNTHESIS SIMULATION}
add_file olp.v {SYNTHESIS SIMULATION}
add_file olp_control.v {SYNTHESIS SIMULATION}
add_file olp_implememt.v {SYNTHESIS SIMULATION}
add_file olp_mux_3to1.v {SYNTHESIS SIMULATION}
add_file om.v {SYNTHESIS SIMULATION}
add_file om_17x17.v {SYNTHESIS SIMULATION}
add_file om_19x19.v {SYNTHESIS SIMULATION}
add_file om_23x23.v {SYNTHESIS SIMULATION}
add_file post_process.v {SYNTHESIS SIMULATION}
add_file pre_face_detection_core.v {SYNTHESIS SIMULATION}
add_file pre_iig.v {SYNTHESIS SIMULATION}
add_file pre_process.v {SYNTHESIS SIMULATION}
add_file r2Yr.v {SYNTHESIS SIMULATION}
add_file read_fifo.v {SYNTHESIS SIMULATION}
add_file read_master_burst.v {SYNTHESIS SIMULATION}
add_file rgb2grayscale.v {SYNTHESIS SIMULATION}
add_file scfifo_80x1.v {SYNTHESIS SIMULATION}
add_file scfifo_face_pos.v {SYNTHESIS SIMULATION}
add_file scfifo_face_size.v {SYNTHESIS SIMULATION}
add_file scfifo_pos_17x17.v {SYNTHESIS SIMULATION}
add_file scfifo_pos_19x19.v {SYNTHESIS SIMULATION}
add_file set_om.v {SYNTHESIS SIMULATION}
add_file skin_detect.v {SYNTHESIS SIMULATION}
add_file spram.v {SYNTHESIS SIMULATION}
add_file spram_17x17.v {SYNTHESIS SIMULATION}
add_file spram_19x19.v {SYNTHESIS SIMULATION}
add_file spram_23x23.v {SYNTHESIS SIMULATION}
add_file spram_iib.v {SYNTHESIS SIMULATION}
add_file spram_sm.v {SYNTHESIS SIMULATION}
add_file threshold_17x17.v {SYNTHESIS SIMULATION}
add_file threshold_19x19.v {SYNTHESIS SIMULATION}
add_file threshold_23x23.v {SYNTHESIS SIMULATION}
add_file top_control.v {SYNTHESIS SIMULATION}
add_file weight_rom.v {SYNTHESIS SIMULATION}
add_file write_fifo.v {SYNTHESIS SIMULATION}
add_file write_master_pipeline.v {SYNTHESIS SIMULATION}
add_file zs.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point avalon_slave
# | 
add_interface avalon_slave avalon end
set_interface_property avalon_slave addressAlignment DYNAMIC
set_interface_property avalon_slave addressUnits WORDS
set_interface_property avalon_slave associatedClock clock_sink
set_interface_property avalon_slave associatedReset reset_sink
set_interface_property avalon_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_slave explicitAddressSpan 0
set_interface_property avalon_slave holdTime 0
set_interface_property avalon_slave isMemoryDevice false
set_interface_property avalon_slave isNonVolatileStorage false
set_interface_property avalon_slave linewrapBursts false
set_interface_property avalon_slave maximumPendingReadTransactions 0
set_interface_property avalon_slave printableDevice false
set_interface_property avalon_slave readLatency 0
set_interface_property avalon_slave readWaitTime 1
set_interface_property avalon_slave setupTime 0
set_interface_property avalon_slave timingUnits Cycles
set_interface_property avalon_slave writeWaitTime 0

set_interface_property avalon_slave ENABLED true

add_interface_port avalon_slave iCS_chip_select chipselect Input 1
add_interface_port avalon_slave iCS_write_data writedata Input 32
add_interface_port avalon_slave oCS_read_data readdata Output 32
add_interface_port avalon_slave iCS_read read Input 1
add_interface_port avalon_slave iCS_write write Input 1
add_interface_port avalon_slave iCS_address address Input 4
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock_sink
# | 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0

set_interface_property clock_sink ENABLED true

add_interface_port clock_sink iClk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point reset_sink
# | 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT

set_interface_property reset_sink ENABLED true

add_interface_port reset_sink iReset_n reset_n Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point avalon_master_read
# | 
add_interface avalon_master_read avalon start
set_interface_property avalon_master_read addressUnits SYMBOLS
set_interface_property avalon_master_read associatedClock clock_sink
set_interface_property avalon_master_read associatedReset reset_sink
set_interface_property avalon_master_read burstOnBurstBoundariesOnly false
set_interface_property avalon_master_read doStreamReads false
set_interface_property avalon_master_read doStreamWrites false
set_interface_property avalon_master_read linewrapBursts false
set_interface_property avalon_master_read readLatency 0

set_interface_property avalon_master_read ENABLED true

add_interface_port avalon_master_read iRM_read_data_valid readdatavalid Input 1
add_interface_port avalon_master_read iRM_wait_request waitrequest Input 1
add_interface_port avalon_master_read iRM_read_data readdata Input 32
add_interface_port avalon_master_read oRM_read read Output 1
add_interface_port avalon_master_read oRM_read_address address Output 32
add_interface_port avalon_master_read oRM_burst_length burstcount Output 10
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point avalon_master_write
# | 
add_interface avalon_master_write avalon start
set_interface_property avalon_master_write addressUnits SYMBOLS
set_interface_property avalon_master_write associatedClock clock_sink
set_interface_property avalon_master_write associatedReset reset_sink
set_interface_property avalon_master_write burstOnBurstBoundariesOnly false
set_interface_property avalon_master_write doStreamReads false
set_interface_property avalon_master_write doStreamWrites false
set_interface_property avalon_master_write linewrapBursts false
set_interface_property avalon_master_write readLatency 0

set_interface_property avalon_master_write ENABLED true

add_interface_port avalon_master_write iWM_wait_request waitrequest Input 1
add_interface_port avalon_master_write oWM_write write Output 1
add_interface_port avalon_master_write oWM_write_address address Output 32
add_interface_port avalon_master_write oWM_write_data writedata Output 32
# | 
# +-----------------------------------
