

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_16u_config2_s'
================================================================
* Date:           Mon Dec  6 16:53:34 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.908 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3138|     3138| 10.459 us | 10.459 us |  3138|  3138|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3136|     3136|         4|          4|         16|   784|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.60ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.72>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %codeRepl ], [ %add_ln78, %"compute_output_buffer_2d<array<ap_ufixed<8, 3, 5, 3, 0>, 1u>, array<ap_fixed<12, 6, 5, 3, 0>, 16u>, config2>.exit.i" ]" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.60ns)   --->   "%icmp_ln78 = icmp eq i10 %indvar_flatten, -240" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 26 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.72ns)   --->   "%add_ln78 = add i10 %indvar_flatten, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 27 'add' 'add_ln78' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %"conv_2d_buffer_cl<array<ap_ufixed<8, 3, 5, 3, 0>, 1u>, array<ap_fixed<12, 6, 5, 3, 0>, 16u>, config2>.exit", label %hls_label_0" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 29 [1/1] (1.45ns)   --->   "%tmp_data_0_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %data_V_data_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 29 'read' 'tmp_data_0_V' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 2.68>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 30 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_218 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 31 'speclooptripcount' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str42) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:79->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 32 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str64)" [firmware/nnet_utils/nnet_conv2d_stream.h:81->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 33 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 16, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:82->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 34 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_219 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str64, i32 %tmp_s)" [firmware/nnet_utils/nnet_conv2d_stream.h:83->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 35 'specregionend' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_load = load i8* @kernel_data_V_1_1, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 36 'load' 'kernel_data_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_load = load i8* @kernel_data_V_1_2, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 37 'load' 'kernel_data_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_load = load i8* @kernel_data_V_1_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 38 'load' 'kernel_data_V_1_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_load = load i8* @kernel_data_V_1_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 39 'load' 'kernel_data_V_1_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_load = load i8* @kernel_data_V_1_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 40 'load' 'kernel_data_V_1_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_load = load i8* @kernel_data_V_1_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 41 'load' 'kernel_data_V_1_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.22ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8 } @"shift_line_buffer<array<ap_ufixed,1u>,config2>"(i8 %tmp_data_0_V, i8 %kernel_data_V_1_1_load, i8 %kernel_data_V_1_2_load, i8 %kernel_data_V_1_4_load, i8 %kernel_data_V_1_5_load, i8 %kernel_data_V_1_7_load, i8 %kernel_data_V_1_8_load)" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 42 'call' 'call_ret' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_1_6_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 43 'extractvalue' 'kernel_data_V_1_6_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_1_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 44 'extractvalue' 'kernel_data_V_1_3_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_1_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 45 'extractvalue' 'kernel_data_V_1_0_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 46 'extractvalue' 'kernel_data_V_1_1_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_1_ret, i8* @kernel_data_V_1_1, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 4" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 48 'extractvalue' 'kernel_data_V_1_2_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_2_ret, i8* @kernel_data_V_1_2, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 5" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 50 'extractvalue' 'kernel_data_V_1_4_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_4_ret, i8* @kernel_data_V_1_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 6" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 52 'extractvalue' 'kernel_data_V_1_5_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_5_ret, i8* @kernel_data_V_1_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 7" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 54 'extractvalue' 'kernel_data_V_1_7_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_7_ret, i8* @kernel_data_V_1_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 8" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 56 'extractvalue' 'kernel_data_V_1_8_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_8_ret, i8* @kernel_data_V_1_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sX_2_load = load i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 58 'load' 'sX_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.85ns)   --->   "%icmp_ln272 = icmp eq i32 %sX_2_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 59 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sY_2_load = load i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 60 'load' 'sY_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.85ns)   --->   "%icmp_ln272_1 = icmp eq i32 %sY_2_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 61 'icmp' 'icmp_ln272_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%pY_2_load = load i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 62 'load' 'pY_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 63 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.84ns)   --->   "%icmp_ln272_4 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 64 'icmp' 'icmp_ln272_4' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%pX_2_load = load i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 65 'load' 'pX_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2008 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 66 'partselect' 'tmp_2008' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.84ns)   --->   "%icmp_ln272_5 = icmp sgt i31 %tmp_2008, 0" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 67 'icmp' 'icmp_ln272_5' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln272_2)   --->   "%and_ln272 = and i1 %icmp_ln272, %icmp_ln272_1" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 68 'and' 'and_ln272' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln272_2)   --->   "%and_ln272_1 = and i1 %icmp_ln272_4, %icmp_ln272_5" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 69 'and' 'and_ln272_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln272_2 = and i1 %and_ln272_1, %and_ln272" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 70 'and' 'and_ln272_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %and_ln272_2, label %hls_label_2, label %._crit_edge22.i.i" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i8 %kernel_data_V_1_1_ret to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 72 'zext' 'zext_ln708_1' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln708_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %kernel_data_V_1_1_ret, i2 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 73 'bitconcatenate' 'shl_ln708_1' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln708_2 = zext i10 %shl_ln708_1 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 74 'zext' 'zext_ln708_2' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.72ns)   --->   "%add_ln708 = add i11 %zext_ln708_1, %zext_ln708_2" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 75 'add' 'add_ln708' <Predicate = (and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%lshr_ln = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %add_ln708, i32 1, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 76 'partselect' 'lshr_ln' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln708_3 = zext i10 %lshr_ln to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 77 'zext' 'zext_ln708_3' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %kernel_data_V_1_1_ret to i12" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 78 'zext' 'zext_ln1116' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.72ns)   --->   "%sub_ln1118 = sub i11 0, %zext_ln708_2" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 79 'sub' 'sub_ln1118' <Predicate = (and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %sub_ln1118 to i12" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 80 'sext' 'sext_ln1118' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.73ns)   --->   "%sub_ln1118_1 = sub i12 %sext_ln1118, %zext_ln1116" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 81 'sub' 'sub_ln1118_1' <Predicate = (and_ln272_2)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %sub_ln1118_1, i32 1, i32 11)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 82 'partselect' 'trunc_ln' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln708_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %kernel_data_V_1_2_ret, i1 false)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 83 'bitconcatenate' 'shl_ln708_2' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln708_4 = zext i9 %shl_ln708_2 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 84 'zext' 'zext_ln708_4' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln708_3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %kernel_data_V_1_3_ret, i3 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 85 'bitconcatenate' 'shl_ln708_3' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln708_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %kernel_data_V_1_3_ret, i1 false)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 86 'bitconcatenate' 'shl_ln708_4' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln708_5 = zext i9 %shl_ln708_4 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 87 'zext' 'zext_ln708_5' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.73ns)   --->   "%sub_ln708 = sub i11 %shl_ln708_3, %zext_ln708_5" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 88 'sub' 'sub_ln708' <Predicate = (and_ln272_2)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%lshr_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %sub_ln708, i32 1, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 89 'partselect' 'lshr_ln708_s' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln708_1 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %kernel_data_V_1_4_ret, i32 1, i32 7)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 90 'partselect' 'lshr_ln708_1' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln708_16 = zext i8 %kernel_data_V_1_8_ret to i9" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 91 'zext' 'zext_ln708_16' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.70ns)   --->   "%sub_ln1118_3 = sub i9 0, %zext_ln708_16" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 92 'sub' 'sub_ln1118_3' <Predicate = (and_ln272_2)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln708_30 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %sub_ln1118_3, i32 1, i32 8)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 93 'partselect' 'trunc_ln708_30' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1118_1999 = sext i8 %trunc_ln708_30 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 94 'sext' 'sext_ln1118_1999' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.72ns)   --->   "%add_ln703_2000 = add i11 %zext_ln708_3, -21" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 95 'add' 'add_ln703_2000' <Predicate = (and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.71ns)   --->   "%add_ln703_2012 = add i11 %sext_ln1118_1999, %zext_ln708_4" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 96 'add' 'add_ln703_2012' <Predicate = (and_ln272_2)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.90>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_2007 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str66)" [firmware/nnet_utils/nnet_dense_latency.h:45->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 97 'specregionbegin' 'tmp_2007' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 9, [4 x i8]* @p_str28, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_mult.h:81->firmware/nnet_utils/nnet_dense_latency.h:57->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 98 'specresourcelimit' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str66, i32 %tmp_2007)" [firmware/nnet_utils/nnet_dense_latency.h:59->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 99 'specregionend' 'empty' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %kernel_data_V_1_0_ret, i1 false)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 100 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i9 %shl_ln to i10" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 101 'zext' 'zext_ln708' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i11 %trunc_ln to i12" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 102 'sext' 'sext_ln708' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln708_6 = zext i10 %lshr_ln708_s to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 103 'zext' 'zext_ln708_6' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln708_7 = zext i7 %lshr_ln708_1 to i8" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 104 'zext' 'zext_ln708_7' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln708_8 = zext i8 %kernel_data_V_1_5_ret to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 105 'zext' 'zext_ln708_8' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln708_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %kernel_data_V_1_5_ret, i1 false)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 106 'bitconcatenate' 'shl_ln708_5' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln708_9 = zext i9 %shl_ln708_5 to i10" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 107 'zext' 'zext_ln708_9' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln708_6 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %kernel_data_V_1_5_ret, i2 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 108 'bitconcatenate' 'shl_ln708_6' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln708_10 = zext i10 %shl_ln708_6 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 109 'zext' 'zext_ln708_10' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.72ns)   --->   "%add_ln708_1 = add i11 %zext_ln708_8, %zext_ln708_10" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 110 'add' 'add_ln708_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%lshr_ln708_2 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %add_ln708_1, i32 1, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 111 'partselect' 'lshr_ln708_2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln708_11 = zext i10 %lshr_ln708_2 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 112 'zext' 'zext_ln708_11' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.72ns)   --->   "%sub_ln1118_2 = sub i11 0, %zext_ln708_10" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 113 'sub' 'sub_ln1118_2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %sub_ln1118_2, i32 1, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 114 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i10 %trunc_ln708_s to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 115 'sext' 'sext_ln708_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%lshr_ln708_3 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %kernel_data_V_1_6_ret, i32 1, i32 7)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 116 'partselect' 'lshr_ln708_3' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln708_12 = zext i7 %lshr_ln708_3 to i8" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 117 'zext' 'zext_ln708_12' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln708_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %kernel_data_V_1_6_ret, i1 false)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 118 'bitconcatenate' 'shl_ln708_7' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln708_13 = zext i9 %shl_ln708_7 to i12" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 119 'zext' 'zext_ln708_13' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln708_14 = zext i8 %kernel_data_V_1_7_ret to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 120 'zext' 'zext_ln708_14' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln708_8 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %kernel_data_V_1_7_ret, i2 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 121 'bitconcatenate' 'shl_ln708_8' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln708_15 = zext i10 %shl_ln708_8 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 122 'zext' 'zext_ln708_15' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.72ns)   --->   "%add_ln708_2 = add i11 %zext_ln708_14, %zext_ln708_15" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 123 'add' 'add_ln708_2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %add_ln708_2, i32 1, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 124 'partselect' 'trunc_ln708_29' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln708_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %kernel_data_V_1_8_ret, i1 false)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 125 'bitconcatenate' 'shl_ln708_9' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i9 %shl_ln708_9 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 126 'zext' 'zext_ln1118' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %kernel_data_V_1_8_ret, i2 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 127 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i10 %shl_ln2 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 128 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.72ns)   --->   "%sub_ln1118_4 = sub i11 0, %zext_ln1118_1" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 129 'sub' 'sub_ln1118_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %sub_ln1118_4, i32 1, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 130 'partselect' 'trunc_ln708_31' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln703_1378 = sext i10 %trunc_ln708_31 to i11" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 131 'sext' 'sext_ln703_1378' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.71ns)   --->   "%acc_9_V = add i10 %zext_ln708, 4" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 132 'add' 'acc_9_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_data_9_V_4 = zext i10 %acc_9_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 133 'zext' 'tmp_data_9_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i11 %add_ln703_2000 to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 134 'sext' 'sext_ln703' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.72ns)   --->   "%acc_2_V = add i11 %zext_ln708_6, -2" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 135 'add' 'acc_2_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_data_2_V_5 = sext i11 %acc_2_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 136 'sext' 'tmp_data_2_V_5' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.70ns)   --->   "%add_ln703_2003 = add i8 %zext_ln708_7, 8" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 137 'add' 'add_ln703_2003' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i8 %add_ln703_2003 to i10" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 138 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.71ns)   --->   "%acc_1_V = add i10 %zext_ln703_1, %zext_ln708_9" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 139 'add' 'acc_1_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_data_1_V_4 = zext i10 %acc_1_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 140 'zext' 'tmp_data_1_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.72ns)   --->   "%acc_11_V = add i11 %zext_ln708_11, -2" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 141 'add' 'acc_11_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_data_11_V_5 = sext i11 %acc_11_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 142 'sext' 'tmp_data_11_V_5' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.70ns)   --->   "%tmp_data_0_V_4 = add i8 %zext_ln708_12, 6" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 143 'add' 'tmp_data_0_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_data_0_V_5 = zext i8 %tmp_data_0_V_4 to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 144 'zext' 'tmp_data_0_V_5' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.73ns)   --->   "%acc_13_V = add i12 %zext_ln708_13, %sext_ln708" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 145 'add' 'acc_13_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.72ns)   --->   "%acc_12_V = add i10 %trunc_ln708_29, 8" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 146 'add' 'acc_12_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_data_12_V_5 = zext i10 %acc_12_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 147 'zext' 'tmp_data_12_V_5' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%acc_4_V = or i9 %shl_ln708_9, 1" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 148 'or' 'acc_4_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_data_4_V = zext i9 %acc_4_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 149 'zext' 'tmp_data_4_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln703_1381 = sext i11 %add_ln703_2012 to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 150 'sext' 'sext_ln703_1381' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.73ns)   --->   "%acc_5_V = add i12 %sext_ln703, %sext_ln703_1381" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 151 'add' 'acc_5_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.72ns)   --->   "%acc_8_V = add i11 %sext_ln703_1378, -5" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 152 'add' 'acc_8_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_data_8_V_4 = sext i11 %acc_8_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 153 'sext' 'tmp_data_8_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.72ns)   --->   "%acc_14_V = add i11 %zext_ln1118, %sext_ln708_1" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 154 'add' 'acc_14_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_data_14_V_4 = sext i11 %acc_14_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 155 'sext' 'tmp_data_14_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P(i12* %res_V_data_0_V, i12* %res_V_data_1_V, i12* %res_V_data_2_V, i12* %res_V_data_3_V, i12* %res_V_data_4_V, i12* %res_V_data_5_V, i12* %res_V_data_6_V, i12* %res_V_data_7_V, i12* %res_V_data_8_V, i12* %res_V_data_9_V, i12* %res_V_data_10_V, i12* %res_V_data_11_V, i12* %res_V_data_12_V, i12* %res_V_data_13_V, i12* %res_V_data_14_V, i12* %res_V_data_15_V, i12 %tmp_data_0_V_5, i12 %tmp_data_1_V_4, i12 %tmp_data_2_V_5, i12 0, i12 %tmp_data_4_V, i12 %acc_5_V, i12 0, i12 -6, i12 %tmp_data_8_V_4, i12 %tmp_data_9_V_4, i12 %tmp_data_4_V, i12 %tmp_data_11_V_5, i12 %tmp_data_12_V_5, i12 %acc_13_V, i12 %tmp_data_14_V_4, i12 0)" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 156 'write' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "br label %._crit_edge22.i.i" [firmware/nnet_utils/nnet_conv_stream.h:290->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 157 'br' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.85ns)   --->   "%icmp_ln293 = icmp eq i32 %pX_2_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:293->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 158 'icmp' 'icmp_ln293' <Predicate = (!icmp_ln78)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln293, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:293->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 159 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.88ns)   --->   "%add_ln306 = add nsw i32 %pX_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:306->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 160 'add' 'add_ln306' <Predicate = (!icmp_ln78 & !icmp_ln293)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.60ns)   --->   "store i32 %add_ln306, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:306->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 161 'store' <Predicate = (!icmp_ln78 & !icmp_ln293)> <Delay = 0.60>
ST_5 : Operation 162 [1/1] (0.88ns)   --->   "%add_ln308 = add i32 %sX_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 162 'add' 'add_ln308' <Predicate = (!icmp_ln78 & !icmp_ln293 & !icmp_ln272)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.22ns)   --->   "%select_ln308 = select i1 %icmp_ln272, i32 2, i32 %add_ln308" [firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 163 'select' 'select_ln308' <Predicate = (!icmp_ln78 & !icmp_ln293)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.60ns)   --->   "store i32 %select_ln308, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 164 'store' <Predicate = (!icmp_ln78 & !icmp_ln293)> <Delay = 0.60>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "br label %"compute_output_buffer_2d<array<ap_ufixed<8, 3, 5, 3, 0>, 1u>, array<ap_fixed<12, 6, 5, 3, 0>, 16u>, config2>.exit.i""   --->   Operation 165 'br' <Predicate = (!icmp_ln78 & !icmp_ln293)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.60ns)   --->   "store i32 0, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:295->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 166 'store' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.60>
ST_5 : Operation 167 [1/1] (0.60ns)   --->   "store i32 0, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:296->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 167 'store' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.60>
ST_5 : Operation 168 [1/1] (0.85ns)   --->   "%icmp_ln297 = icmp eq i32 %pY_2_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 168 'icmp' 'icmp_ln297' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln297, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 169 'br' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.88ns)   --->   "%add_ln301 = add nsw i32 %pY_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:301->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 170 'add' 'add_ln301' <Predicate = (!icmp_ln78 & icmp_ln293 & !icmp_ln297)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.60ns)   --->   "store i32 %add_ln301, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:301->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 171 'store' <Predicate = (!icmp_ln78 & icmp_ln293 & !icmp_ln297)> <Delay = 0.60>
ST_5 : Operation 172 [1/1] (0.88ns)   --->   "%add_ln303 = add i32 %sY_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:303->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 172 'add' 'add_ln303' <Predicate = (!icmp_ln78 & icmp_ln293 & !icmp_ln297 & !icmp_ln272_1)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.22ns)   --->   "%select_ln303 = select i1 %icmp_ln272_1, i32 2, i32 %add_ln303" [firmware/nnet_utils/nnet_conv_stream.h:303->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 173 'select' 'select_ln303' <Predicate = (!icmp_ln78 & icmp_ln293 & !icmp_ln297)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.60ns)   --->   "br label %4"   --->   Operation 174 'br' <Predicate = (!icmp_ln78 & icmp_ln293 & !icmp_ln297)> <Delay = 0.60>
ST_5 : Operation 175 [1/1] (0.60ns)   --->   "store i32 0, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:298->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 175 'store' <Predicate = (!icmp_ln78 & icmp_ln293 & icmp_ln297)> <Delay = 0.60>
ST_5 : Operation 176 [1/1] (0.60ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:300->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 176 'br' <Predicate = (!icmp_ln78 & icmp_ln293 & icmp_ln297)> <Delay = 0.60>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i32 [ %select_ln303, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:303->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 177 'phi' 'storemerge_i_i' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "store i32 %storemerge_i_i, i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:299->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 178 'store' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "br label %"compute_output_buffer_2d<array<ap_ufixed<8, 3, 5, 3, 0>, 1u>, array<ap_fixed<12, 6, 5, 3, 0>, 16u>, config2>.exit.i"" [firmware/nnet_utils/nnet_conv_stream.h:305->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 179 'br' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 180 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:109]   --->   Operation 181 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.417ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103) with incoming values : ('add_ln78', firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103) [52]  (0.603 ns)

 <State 2>: 0.725ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103) with incoming values : ('add_ln78', firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103) [52]  (0 ns)
	'add' operation ('add_ln78', firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103) [54]  (0.725 ns)

 <State 3>: 1.46ns
The critical path consists of the following:
	fifo read on port 'data_V_data_V' (firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [63]  (1.46 ns)

 <State 4>: 2.68ns
The critical path consists of the following:
	'load' operation ('kernel_data_V_1_1_load', firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'kernel_data_V_1_1' [64]  (0 ns)
	'call' operation ('call_ret', firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) to 'shift_line_buffer<array<ap_ufixed,1u>,config2>' [70]  (1.22 ns)
	'sub' operation ('sub_ln1118', firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [113]  (0.725 ns)
	'sub' operation ('sub_ln1118_1', firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [115]  (0.735 ns)

 <State 5>: 2.91ns
The critical path consists of the following:
	'add' operation ('add_ln708_1', firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [133]  (0.725 ns)
	'add' operation ('acc[11].V', firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [169]  (0.725 ns)
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [185]  (1.46 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
