# Digital-Lock-System (3-bit Input FSM)
This project implements a **Finite State Machine (FSM)**-based digital lock using **Verilog**. The system unlocks only when a specific sequence of 3-bit binary inputs is entered in order.
