
module increment #(parameter BITSIZE=1) (out, in);
	output logic [BITSIZE-1:0] out;
	input logic [BITSIZE-1:0] in;
	
	genvar i;
	generate
		for(i=0; i<WIDTH; i++) begin : subAdders
			fullAdder fa(.sum(sum[i]), .cout(carries[i+1]),
				.cin(carries[i]), .a(a[i]), .b(b[i]));
		end
	endgenerate
endmodule 