{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624228906235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624228906250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 20 22:41:46 2021 " "Processing started: Sun Jun 20 22:41:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624228906250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228906250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off guess_number -c guess_number " "Command: quartus_map --read_settings_files=on --write_settings_files=off guess_number -c guess_number" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228906250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624228906969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624228906969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_select-Behavioral " "Found design unit 1: disp_select-Behavioral" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919416 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_select " "Found entity 1: disp_select" {  } { { "disp_select.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228919416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_bcd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_bcd_fsm-Behav " "Found design unit 1: bin_to_bcd_fsm-Behav" {  } { { "bin_to_bcd_fsm.vhd" "" { Text "C:/QuartosLsd/projfinal/bin_to_bcd_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919432 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_fsm " "Found entity 1: bin_to_bcd_fsm" {  } { { "bin_to_bcd_fsm.vhd" "" { Text "C:/QuartosLsd/projfinal/bin_to_bcd_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228919432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guesss_number.vhd 2 1 " "Found 2 design units, including 1 entities, in source file guesss_number.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guesss_number-Behavioral " "Found design unit 1: guesss_number-Behavioral" {  } { { "guesss_number.vhd" "" { Text "C:/QuartosLsd/projfinal/guesss_number.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919432 ""} { "Info" "ISGN_ENTITY_NAME" "1 guesss_number " "Found entity 1: guesss_number" {  } { { "guesss_number.vhd" "" { Text "C:/QuartosLsd/projfinal/guesss_number.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228919432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/QuartosLsd/projfinal/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919447 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/QuartosLsd/projfinal/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228919447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastermind.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mastermind.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guess_final-Structural " "Found design unit 1: guess_final-Structural" {  } { { "MasterMind.vhd" "" { Text "C:/QuartosLsd/projfinal/MasterMind.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919447 ""} { "Info" "ISGN_ENTITY_NAME" "1 guess_final " "Found entity 1: guess_final" {  } { { "MasterMind.vhd" "" { Text "C:/QuartosLsd/projfinal/MasterMind.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228919447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqdivider-RTL " "Found design unit 1: freqdivider-RTL" {  } { { "freqdivider.vhd" "" { Text "C:/QuartosLsd/projfinal/freqdivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919447 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqdivider " "Found entity 1: freqdivider" {  } { { "freqdivider.vhd" "" { Text "C:/QuartosLsd/projfinal/freqdivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228919447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/QuartosLsd/projfinal/Debouncer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919447 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.vhd" "" { Text "C:/QuartosLsd/projfinal/Debouncer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228919447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_random_generator.vhd 3 1 " "Found 3 design units, including 1 entities, in source file pseudo_random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_random_generator-heavy " "Found design unit 1: pseudo_random_generator-heavy" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/QuartosLsd/projfinal/pseudo_random_generator.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919463 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pseudo_random_generator-light " "Found design unit 2: pseudo_random_generator-light" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/QuartosLsd/projfinal/pseudo_random_generator.vhd" 1304 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919463 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_random_generator " "Found entity 1: pseudo_random_generator" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/QuartosLsd/projfinal/pseudo_random_generator.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228919463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_select_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_select_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_select_tb-Stimulus " "Found design unit 1: disp_select_tb-Stimulus" {  } { { "disp_select_tb.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919463 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_select_tb " "Found entity 1: disp_select_tb" {  } { { "disp_select_tb.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624228919463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228919463 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "disp_select_tb work bintobcd_tb.vhd(4) " "VHDL Primary Unit Declaration error at bintobcd_tb.vhd(4): primary unit \"disp_select_tb\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "bintobcd_tb.vhd" "" { Text "C:/QuartosLsd/projfinal/bintobcd_tb.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1624228919479 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "disp_select_tb disp_select_tb.vhd(4) " "HDL error at disp_select_tb.vhd(4): see declaration for object \"disp_select_tb\"" {  } { { "disp_select_tb.vhd" "" { Text "C:/QuartosLsd/projfinal/disp_select_tb.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624228919479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bintobcd_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228919479 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "guess_final work guess_final.vhd(4) " "VHDL Primary Unit Declaration error at guess_final.vhd(4): primary unit \"guess_final\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "guess_final.vhd" "" { Text "C:/QuartosLsd/projfinal/guess_final.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1624228919479 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "guess_final MasterMind.vhd(4) " "HDL error at MasterMind.vhd(4): see declaration for object \"guess_final\"" {  } { { "MasterMind.vhd" "" { Text "C:/QuartosLsd/projfinal/MasterMind.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624228919479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guess_final.vhd 0 0 " "Found 0 design units, including 0 entities, in source file guess_final.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228919479 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624228919666 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 20 22:41:59 2021 " "Processing ended: Sun Jun 20 22:41:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624228919666 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624228919666 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624228919666 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228919666 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624228920291 ""}
