// Seed: 970477544
module module_0;
  final $display(id_1);
  assign module_2.id_15 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_2 - id_2;
  wire id_6;
  module_0 modCall_1 ();
  assign id_3 = ~id_4;
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    output wire id_2,
    output tri id_3,
    output wor id_4,
    output wor id_5,
    output wor id_6,
    input wor id_7,
    output uwire id_8,
    input wor id_9,
    input uwire id_10,
    input tri0 id_11,
    output wor id_12,
    input wand id_13,
    input wand id_14,
    input supply0 id_15,
    output tri1 id_16,
    inout tri1 id_17,
    input tri1 id_18,
    input wand id_19,
    input uwire id_20,
    output tri1 id_21,
    output wor id_22,
    output tri0 id_23,
    input supply1 id_24
);
  id_26 :
  assert property (@(posedge id_26++) 1)
  else $display(1);
  time id_27;
  id_28 :
  assert property (@(posedge id_20) id_19)
  else $display(1'h0);
  assign id_17 = 1'b0 == id_27;
  wire id_29;
  and primCall (
      id_12,
      id_13,
      id_14,
      id_15,
      id_17,
      id_18,
      id_19,
      id_20,
      id_24,
      id_26,
      id_27,
      id_28,
      id_29,
      id_7,
      id_9
  );
  module_0 modCall_1 ();
  wire id_30;
endmodule
