# Verilog Help Sheet
This is a help sheet for programming in Verilog/System Verilog. This will help you to understand different aspects of Verilog. This assumes that the information is being read in the order of the **Contents** section. Click on the link of the topic to learn more about the topic.

## Contents
- [Declaring Ports]()
- [Data Types]()
- [Busses]()
- [Concatination and Replication]()
- [Module Instantiation]()
- [Making Debugging Easier]()

## Helps Comming Soon
- 2-D arrays/busses
- for loops
- testbench
