

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Tue Dec 31 23:13:15 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.310|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  1580|  12556|  1580|  12556|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1578|  12554|        15|          4|          1| 392 ~ 3136 |    yes   |
        +----------+------+-------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    708|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    200|    -|
|Register         |        0|      -|     911|    288|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     911|   1196|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_6ns_8ns_4ns_12_1_1_U25  |network_mac_muladd_6ns_8ns_4ns_12_1_1  | i0 + i1 * i2 |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln22_1_fu_450_p2      |     *    |      0|  0|  51|           7|           9|
    |mul_ln22_fu_436_p2        |     *    |      0|  0|  51|           7|           9|
    |mul_ln28_1_fu_368_p2      |     *    |      0|  0|  33|           5|           7|
    |mul_ln28_fu_317_p2        |     *    |      0|  0|  33|           5|           7|
    |mul_ln36_1_fu_612_p2      |     *    |      0|  0|  26|           5|           6|
    |mul_ln36_fu_594_p2        |     *    |      0|  0|  26|           5|           6|
    |mul_ln9_1_fu_301_p2       |     *    |      0|  0|  41|           5|           8|
    |mul_ln9_fu_287_p2         |     *    |      0|  0|  13|           4|           4|
    |add_ln19_fu_519_p2        |     +    |      0|  0|  17|          13|           1|
    |add_ln21_1_fu_557_p2      |     +    |      0|  0|  15|           8|           1|
    |add_ln22_fu_441_p2        |     +    |      0|  0|  15|           9|           1|
    |add_ln28_1_fu_499_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln28_2_fu_509_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln28_3_fu_514_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln28_fu_479_p2        |     +    |      0|  0|  19|          14|          14|
    |out_d_fu_345_p2           |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_401_p2           |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_552_p2           |     +    |      0|  0|  13|           4|           1|
    |tmp6_fu_603_p2            |     +    |      0|  0|  15|           8|           8|
    |tmp6_mid1_fu_634_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp_0_0_fu_334_p2         |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_mid1_fu_419_p2    |     +    |      0|  0|  15|           9|           9|
    |icmp_ln19_fu_340_p2       |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln21_fu_351_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln23_1_fu_389_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln23_fu_307_p2       |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln31_1_fu_574_p2     |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln31_2_fu_657_p2     |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln31_fu_536_p2       |   icmp   |      0|  0|  13|          16|          16|
    |or_ln22_fu_455_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_489_p2         |    or    |      0|  0|   5|           5|           1|
    |select_ln19_fu_525_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln21_1_fu_563_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln21_fu_531_p3     |  select  |      0|  0|   4|           1|           4|
    |select_ln22_1_fu_425_p3   |  select  |      0|  0|   9|           1|           9|
    |select_ln22_2_fu_640_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln22_fu_459_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln31_1_fu_580_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln31_2_fu_663_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln31_fu_542_p3     |  select  |      0|  0|  14|           1|          14|
    |select_ln36_13_fu_373_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln36_14_fu_617_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln36_15_fu_381_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln36_16_fu_624_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln36_17_fu_394_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln36_fu_356_p3     |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 708|         275|         336|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten39_phi_fu_179_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_203_p4    |   9|          2|    8|         16|
    |ap_phi_mux_out_d_0_phi_fu_191_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_h_0_phi_fu_215_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_227_p4           |   9|          2|    4|          8|
    |indvar_flatten39_reg_175                   |   9|          2|   13|         26|
    |indvar_flatten_reg_199                     |   9|          2|    8|         16|
    |input_r_address0                           |  27|          5|   14|         70|
    |input_r_address1                           |  21|          4|   14|         56|
    |out_d_0_reg_187                            |   9|          2|    5|         10|
    |out_h_0_reg_211                            |   9|          2|    4|          8|
    |out_w_0_reg_223                            |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 200|         41|   99|        274|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln19_reg_820                     |  13|   0|   13|          0|
    |add_ln28_1_reg_798                   |  14|   0|   14|          0|
    |add_ln28_2_reg_808                   |  14|   0|   14|          0|
    |add_ln28_3_reg_814                   |  14|   0|   14|          0|
    |add_ln28_reg_788                     |  14|   0|   14|          0|
    |add_ln36_reg_882                     |  12|   0|   12|          0|
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |empty_reg_707                        |   4|   0|    4|          0|
    |icmp_ln19_reg_727                    |   1|   0|    1|          0|
    |icmp_ln21_reg_737                    |   1|   0|    1|          0|
    |icmp_ln23_reg_722                    |   1|   0|    1|          0|
    |indvar_flatten39_reg_175             |  13|   0|   13|          0|
    |indvar_flatten_reg_199               |   8|   0|    8|          0|
    |mul_ln22_1_reg_776                   |  14|   0|   14|          0|
    |mul_ln22_reg_770                     |  14|   0|   14|          0|
    |mul_ln9_1_reg_717                    |  13|   0|   13|          0|
    |mul_ln9_reg_712                      |   8|   0|    8|          0|
    |out_d_0_reg_187                      |   5|   0|    5|          0|
    |out_d_reg_731                        |   5|   0|    5|          0|
    |out_h_0_reg_211                      |   4|   0|    4|          0|
    |out_h_reg_758                        |   4|   0|    4|          0|
    |out_w_0_reg_223                      |   4|   0|    4|          0|
    |out_w_reg_846                        |   4|   0|    4|          0|
    |reg_235                              |  16|   0|   16|          0|
    |select_ln19_reg_825                  |   5|   0|    5|          0|
    |select_ln21_1_reg_851                |   8|   0|    8|          0|
    |select_ln21_reg_830                  |   4|   0|    4|          0|
    |select_ln22_1_reg_764                |   9|   0|    9|          0|
    |select_ln22_2_reg_872                |   8|   0|    8|          0|
    |select_ln22_reg_782                  |   4|   0|    4|          0|
    |select_ln31_1_reg_861                |  14|   0|   14|          0|
    |select_ln31_1_reg_861_pp0_iter2_reg  |  14|   0|   14|          0|
    |select_ln31_2_reg_887                |  14|   0|   14|          0|
    |select_ln31_reg_835                  |  14|   0|   14|          0|
    |select_ln36_17_reg_751               |   1|   0|    1|          0|
    |select_ln36_reg_746                  |   4|   0|    4|          0|
    |zext_ln28_1_cast4_reg_690            |   7|   0|   14|          7|
    |zext_ln28_reg_684                    |   7|   0|    9|          2|
    |zext_ln36_1_cast_reg_702             |   6|   0|   12|          6|
    |zext_ln36_reg_696                    |   6|   0|    8|          2|
    |add_ln28_3_reg_814                   |  64|  32|   14|          0|
    |icmp_ln19_reg_727                    |  64|  32|    1|          0|
    |icmp_ln21_reg_737                    |  64|  32|    1|          0|
    |out_d_0_reg_187                      |  64|  32|    5|          0|
    |out_d_reg_731                        |  64|  32|    5|          0|
    |out_h_0_reg_211                      |  64|  32|    4|          0|
    |out_h_reg_758                        |  64|  32|    4|          0|
    |select_ln22_reg_782                  |  64|  32|    4|          0|
    |select_ln36_17_reg_751               |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 911| 288|  391|         17|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 4, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 17 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.51>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 18 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 19 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 20 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 21 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 22 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i5 %output_width_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 23 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i5 %output_height_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 24 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i6 %input_width_read to i7" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 25 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %input_height_read to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 26 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln28_1_cast4 = zext i7 %sext_ln9_2 to i14" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 27 'zext' 'zext_ln28_1_cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %sext_ln9_1 to i8" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 28 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln36_1_cast = zext i6 %sext_ln9 to i12" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 29 'zext' 'zext_ln36_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 30 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_52 = trunc i5 %output_height_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 31 'trunc' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_53 = trunc i6 %output_depth_read to i5" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 32 'trunc' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %empty_52 to i8" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 33 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i4 %empty to i8" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 34 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.34ns)   --->   "%mul_ln9 = mul i8 %zext_ln9, %zext_ln9_1" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 35 'mul' 'mul_ln9' <Predicate = true> <Delay = 2.34> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i5 %empty_53 to i13" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 36 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i8 %mul_ln9 to i13" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 37 'zext' 'zext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (4.17ns)   --->   "%mul_ln9_1 = mul i13 %zext_ln9_2, %zext_ln9_3" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 38 'mul' 'mul_ln9_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %empty, 0" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 39 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.31>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i13 [ 0, %0 ], [ %add_ln19, %hls_label_1 ]" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 41 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln19, %hls_label_1 ]" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 42 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln21_1, %hls_label_1 ]" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 43 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %0 ], [ %select_ln21, %hls_label_1 ]" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 44 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %0 ], [ %out_w, %hls_label_1 ]"   --->   Operation 45 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %out_d_0 to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 46 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.74ns)   --->   "%mul_ln28 = mul i9 %zext_ln28_1, %zext_ln28" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 47 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i5 %shl_ln to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 49 'zext' 'zext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%tmp_0_0 = add i9 %zext_ln28_3, %mul_ln28" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 50 'add' 'tmp_0_0' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.09ns)   --->   "%icmp_ln19 = icmp eq i13 %indvar_flatten39, %mul_ln9_1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 51 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 52 'add' 'out_d' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.55ns)   --->   "%icmp_ln21 = icmp eq i8 %indvar_flatten, %mul_ln9" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 53 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.02ns)   --->   "%select_ln36 = select i1 %icmp_ln21, i4 0, i4 %out_h_0" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 54 'select' 'select_ln36' <Predicate = (!icmp_ln19)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i5 %out_d to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 55 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.74ns)   --->   "%mul_ln28_1 = mul i9 %zext_ln28_4, %zext_ln28" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 56 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln36_13 = select i1 %icmp_ln21, i9 %mul_ln28_1, i9 %mul_ln28" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 57 'select' 'select_ln36_13' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_1)   --->   "%select_ln36_15 = select i1 %icmp_ln21, i9 %mul_ln28_1, i9 %tmp_0_0" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 58 'select' 'select_ln36_15' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.30ns)   --->   "%icmp_ln23_1 = icmp eq i4 %out_w_0, %empty" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 59 'icmp' 'icmp_ln23_1' <Predicate = (!icmp_ln19)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.99ns)   --->   "%select_ln36_17 = select i1 %icmp_ln21, i1 %icmp_ln23, i1 %icmp_ln23_1" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 60 'select' 'select_ln36_17' <Predicate = (!icmp_ln19)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.73ns)   --->   "%out_h = add i4 %select_ln36, 1" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 61 'add' 'out_h' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%shl_ln28_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 62 'bitconcatenate' 'shl_ln28_mid1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%zext_ln28_6 = zext i5 %shl_ln28_mid1 to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 63 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i9 %zext_ln28_6, %select_ln36_13" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 64 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln22_1 = select i1 %select_ln36_17, i9 %tmp_0_0_mid1, i9 %select_ln36_15" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 65 'select' 'select_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i9 %select_ln22_1 to i14" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 66 'zext' 'zext_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (4.35ns)   --->   "%mul_ln22 = mul i14 %zext_ln28_1_cast4, %zext_ln22" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 67 'mul' 'mul_ln22' <Predicate = (!icmp_ln19)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln22 = add i9 %select_ln22_1, 1" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 68 'add' 'add_ln22' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i9 %add_ln22 to i14" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 69 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (4.35ns)   --->   "%mul_ln22_1 = mul i14 %zext_ln28_1_cast4, %zext_ln22_1" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 70 'mul' 'mul_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.09>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22 = or i1 %select_ln36_17, %icmp_ln21" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 71 'or' 'or_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %or_ln22, i4 0, i4 %out_w_0" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 72 'select' 'select_ln22' <Predicate = (!icmp_ln19)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln28_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln22, i1 false)" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 73 'bitconcatenate' 'shl_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i5 %shl_ln28_1 to i14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 74 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.81ns)   --->   "%add_ln28 = add i14 %mul_ln22, %zext_ln28_8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 75 'add' 'add_ln28' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i14 %add_ln28 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 76 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 77 'getelementptr' 'input_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 78 'load' 'input_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln28 = or i5 %shl_ln28_1, 1" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 79 'or' 'or_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i5 %or_ln28 to i14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 80 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.81ns)   --->   "%add_ln28_1 = add i14 %mul_ln22, %zext_ln28_10" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 81 'add' 'add_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i14 %add_ln28_1 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 82 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_11" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 83 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 84 'load' 'input_load_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 85 [1/1] (1.81ns)   --->   "%add_ln28_2 = add i14 %mul_ln22_1, %zext_ln28_8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 85 'add' 'add_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.81ns)   --->   "%add_ln28_3 = add i14 %mul_ln22_1, %zext_ln28_10" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 86 'add' 'add_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 87 [1/1] (1.67ns)   --->   "%add_ln19 = add i13 %indvar_flatten39, 1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 87 'add' 'add_ln19' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.21ns)   --->   "%select_ln19 = select i1 %icmp_ln21, i5 %out_d, i5 %out_d_0" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 88 'select' 'select_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.02ns)   --->   "%select_ln21 = select i1 %select_ln36_17, i4 %out_h, i4 %select_ln36" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 89 'select' 'select_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 90 'load' 'input_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 91 'load' 'input_load_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 92 [1/1] (2.42ns)   --->   "%icmp_ln31 = icmp slt i16 %input_load, %input_load_1" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 92 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln19)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.70ns)   --->   "%select_ln31 = select i1 %icmp_ln31, i14 %add_ln28_1, i14 %add_ln28" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 93 'select' 'select_ln31' <Predicate = (!icmp_ln19)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i14 %add_ln28_2 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 94 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_12" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 95 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 96 'load' 'input_load_3' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 97 [1/1] (1.73ns)   --->   "%out_w = add i4 %select_ln22, 1" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 97 'add' 'out_w' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln21_1 = add i8 %indvar_flatten, 1" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 98 'add' 'add_ln21_1' <Predicate = (!icmp_ln19 & !icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.24ns)   --->   "%select_ln21_1 = select i1 %icmp_ln21, i8 1, i8 %add_ln21_1" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 99 'select' 'select_ln21_1' <Predicate = (!icmp_ln19)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i14 %select_ln31 to i64" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 100 'zext' 'zext_ln31' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln31" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 101 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 102 'load' 'input_load_2' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 103 [1/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 103 'load' 'input_load_3' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 104 [1/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 104 'load' 'input_load_2' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 105 [1/1] (2.42ns)   --->   "%icmp_ln31_1 = icmp slt i16 %input_load_2, %input_load_3" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 105 'icmp' 'icmp_ln31_1' <Predicate = (!icmp_ln19)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.70ns)   --->   "%select_ln31_1 = select i1 %icmp_ln31_1, i14 %add_ln28_2, i14 %select_ln31" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 106 'select' 'select_ln31_1' <Predicate = (!icmp_ln19)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i14 %select_ln31_1 to i64" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 107 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln31_1" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 108 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 109 [2/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 109 'load' 'input_load_4' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 110 [1/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 110 'load' 'input_load_4' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 12 <SV = 11> <Delay = 6.94>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %out_d_0 to i8" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 111 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (3.78ns)   --->   "%mul_ln36 = mul i8 %zext_ln36_1, %zext_ln36" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 112 'mul' 'mul_ln36' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 113 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i4 %out_h_0 to i8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 114 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln21 & !select_ln36_17)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (1.91ns)   --->   "%tmp6 = add i8 %zext_ln28_2, %mul_ln36" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 115 'add' 'tmp6' <Predicate = (!icmp_ln21 & !select_ln36_17)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %2, label %hls_label_1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i5 %out_d to i8" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 117 'zext' 'zext_ln36_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (3.78ns)   --->   "%mul_ln36_1 = mul i8 %zext_ln36_5, %zext_ln36" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 118 'mul' 'mul_ln36_1' <Predicate = (!icmp_ln19)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid1)   --->   "%select_ln36_14 = select i1 %icmp_ln21, i8 %mul_ln36_1, i8 %mul_ln36" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 119 'select' 'select_ln36_14' <Predicate = (!icmp_ln19 & select_ln36_17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_2)   --->   "%select_ln36_16 = select i1 %icmp_ln21, i8 %mul_ln36_1, i8 %tmp6" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 120 'select' 'select_ln36_16' <Predicate = (!icmp_ln19 & !select_ln36_17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid1)   --->   "%zext_ln28_5 = zext i4 %out_h to i8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 121 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln19 & select_ln36_17)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp6_mid1 = add i8 %zext_ln28_5, %select_ln36_14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 122 'add' 'tmp6_mid1' <Predicate = (!icmp_ln19 & select_ln36_17)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln22_2 = select i1 %select_ln36_17, i8 %tmp6_mid1, i8 %select_ln36_16" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 123 'select' 'select_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i8 %select_ln22_2 to i12" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 124 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (3.36ns) (grouped into DSP with root node add_ln36)   --->   "%mul_ln22_2 = mul i12 %zext_ln36_1_cast, %zext_ln22_2" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 125 'mul' 'mul_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i4 %select_ln22 to i12" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 126 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i14 %add_ln28_3 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 127 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_13" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 128 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 129 [2/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 129 'load' 'input_load_5' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 130 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36 = add i12 %zext_ln28_7, %mul_ln22_2" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 130 'add' 'add_ln36' <Predicate = (!icmp_ln19)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 131 [1/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 131 'load' 'input_load_5' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_14 : Operation 132 [1/1] (2.42ns)   --->   "%icmp_ln31_2 = icmp slt i16 %input_load_4, %input_load_5" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 132 'icmp' 'icmp_ln31_2' <Predicate = (!icmp_ln19)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.70ns)   --->   "%select_ln31_2 = select i1 %icmp_ln31_2, i14 %add_ln28_3, i14 %select_ln31_1" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 133 'select' 'select_ln31_2' <Predicate = (!icmp_ln19)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i14 %select_ln31_2 to i64" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 134 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln31_2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 135 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 136 [2/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 136 'load' 'input_load_6' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 16 <SV = 15> <Delay = 6.50>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 3136, i64 0)"   --->   Operation 137 'speclooptripcount' 'empty_54' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 138 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 139 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 140 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str224)" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 141 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 142 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 143 [1/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 143 'load' 'input_load_6' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i12 %add_ln36 to i64" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 144 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_2" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 145 'getelementptr' 'output_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (3.25ns)   --->   "store i16 %input_load_6, i16* %output_addr, align 2" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 146 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str224, i32 %tmp_s)" [../layers_c/max_pooling2d.cpp:38]   --->   Operation 147 'specregionend' 'empty_55' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "br label %1" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 148 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 149 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read  (read             ) [ 000000000000000000]
output_height_read (read             ) [ 000000000000000000]
output_depth_read  (read             ) [ 000000000000000000]
input_width_read   (read             ) [ 000000000000000000]
input_height_read  (read             ) [ 000000000000000000]
sext_ln9           (sext             ) [ 000000000000000000]
sext_ln9_1         (sext             ) [ 000000000000000000]
sext_ln9_2         (sext             ) [ 000000000000000000]
zext_ln28          (zext             ) [ 001111111111111110]
zext_ln28_1_cast4  (zext             ) [ 001111111111111110]
zext_ln36          (zext             ) [ 001111111111111110]
zext_ln36_1_cast   (zext             ) [ 001111111111111110]
empty              (trunc            ) [ 001111111111111110]
empty_52           (trunc            ) [ 000000000000000000]
empty_53           (trunc            ) [ 000000000000000000]
zext_ln9           (zext             ) [ 000000000000000000]
zext_ln9_1         (zext             ) [ 000000000000000000]
mul_ln9            (mul              ) [ 001111111111111110]
zext_ln9_2         (zext             ) [ 000000000000000000]
zext_ln9_3         (zext             ) [ 000000000000000000]
mul_ln9_1          (mul              ) [ 001111111111111110]
icmp_ln23          (icmp             ) [ 001111111111111110]
br_ln19            (br               ) [ 011111111111111110]
indvar_flatten39   (phi              ) [ 001111000000000000]
out_d_0            (phi              ) [ 001111111111100000]
indvar_flatten     (phi              ) [ 001111000000000000]
out_h_0            (phi              ) [ 001111111111100000]
out_w_0            (phi              ) [ 001110000000000000]
zext_ln28_1        (zext             ) [ 000000000000000000]
mul_ln28           (mul              ) [ 000000000000000000]
shl_ln             (bitconcatenate   ) [ 000000000000000000]
zext_ln28_3        (zext             ) [ 000000000000000000]
tmp_0_0            (add              ) [ 000000000000000000]
icmp_ln19          (icmp             ) [ 001111111111111110]
out_d              (add              ) [ 001111111111100000]
icmp_ln21          (icmp             ) [ 001111111111100000]
select_ln36        (select           ) [ 000111000000000000]
zext_ln28_4        (zext             ) [ 000000000000000000]
mul_ln28_1         (mul              ) [ 000000000000000000]
select_ln36_13     (select           ) [ 000000000000000000]
select_ln36_15     (select           ) [ 000000000000000000]
icmp_ln23_1        (icmp             ) [ 000000000000000000]
select_ln36_17     (select           ) [ 001111111111100000]
out_h              (add              ) [ 001111111111100000]
shl_ln28_mid1      (bitconcatenate   ) [ 000000000000000000]
zext_ln28_6        (zext             ) [ 000000000000000000]
tmp_0_0_mid1       (add              ) [ 000000000000000000]
select_ln22_1      (select           ) [ 000100000000000000]
zext_ln22          (zext             ) [ 000000000000000000]
mul_ln22           (mul              ) [ 000010000000000000]
add_ln22           (add              ) [ 000000000000000000]
zext_ln22_1        (zext             ) [ 000000000000000000]
mul_ln22_1         (mul              ) [ 000010000000000000]
or_ln22            (or               ) [ 000000000000000000]
select_ln22        (select           ) [ 001111111111110000]
shl_ln28_1         (bitconcatenate   ) [ 000000000000000000]
zext_ln28_8        (zext             ) [ 000000000000000000]
add_ln28           (add              ) [ 000001000000000000]
zext_ln28_9        (zext             ) [ 000000000000000000]
input_addr         (getelementptr    ) [ 000001000000000000]
or_ln28            (or               ) [ 000000000000000000]
zext_ln28_10       (zext             ) [ 000000000000000000]
add_ln28_1         (add              ) [ 000001000000000000]
zext_ln28_11       (zext             ) [ 000000000000000000]
input_addr_1       (getelementptr    ) [ 000001000000000000]
add_ln28_2         (add              ) [ 001101110000000000]
add_ln28_3         (add              ) [ 001111111111111000]
add_ln19           (add              ) [ 011111111111111110]
select_ln19        (select           ) [ 011111111111111110]
select_ln21        (select           ) [ 011111111111111110]
input_load         (load             ) [ 000000000000000000]
input_load_1       (load             ) [ 000000000000000000]
icmp_ln31          (icmp             ) [ 000000000000000000]
select_ln31        (select           ) [ 001100110000000000]
zext_ln28_12       (zext             ) [ 000000000000000000]
input_addr_3       (getelementptr    ) [ 001000100000000000]
out_w              (add              ) [ 011111111111111110]
add_ln21_1         (add              ) [ 000000000000000000]
select_ln21_1      (select           ) [ 011111111111111110]
zext_ln31          (zext             ) [ 000000000000000000]
input_addr_2       (getelementptr    ) [ 000100010000000000]
input_load_3       (load             ) [ 000100010000000000]
input_load_2       (load             ) [ 000000000000000000]
icmp_ln31_1        (icmp             ) [ 000000000000000000]
select_ln31_1      (select           ) [ 001111001111111000]
zext_ln31_1        (zext             ) [ 000000000000000000]
input_addr_4       (getelementptr    ) [ 000100000001000000]
input_load_4       (load             ) [ 001011000000111000]
zext_ln36_1        (zext             ) [ 000000000000000000]
mul_ln36           (mul              ) [ 000000000000000000]
specpipeline_ln22  (specpipeline     ) [ 000000000000000000]
zext_ln28_2        (zext             ) [ 000000000000000000]
tmp6               (add              ) [ 000000000000000000]
br_ln19            (br               ) [ 000000000000000000]
zext_ln36_5        (zext             ) [ 000000000000000000]
mul_ln36_1         (mul              ) [ 000000000000000000]
select_ln36_14     (select           ) [ 000000000000000000]
select_ln36_16     (select           ) [ 000000000000000000]
zext_ln28_5        (zext             ) [ 000000000000000000]
tmp6_mid1          (add              ) [ 000000000000000000]
select_ln22_2      (select           ) [ 000001000000010000]
zext_ln22_2        (zext             ) [ 000000000000000000]
mul_ln22_2         (mul              ) [ 000000000000000000]
zext_ln28_7        (zext             ) [ 000000000000000000]
zext_ln28_13       (zext             ) [ 000000000000000000]
input_addr_5       (getelementptr    ) [ 001000000000001000]
add_ln36           (add              ) [ 001110000000001110]
input_load_5       (load             ) [ 000000000000000000]
icmp_ln31_2        (icmp             ) [ 000000000000000000]
select_ln31_2      (select           ) [ 000100000000000100]
zext_ln31_2        (zext             ) [ 000000000000000000]
input_addr_6       (getelementptr    ) [ 000010000000000010]
empty_54           (speclooptripcount) [ 000000000000000000]
specpipeline_ln22  (specpipeline     ) [ 000000000000000000]
specpipeline_ln22  (specpipeline     ) [ 000000000000000000]
specpipeline_ln22  (specpipeline     ) [ 000000000000000000]
tmp_s              (specregionbegin  ) [ 000000000000000000]
specpipeline_ln24  (specpipeline     ) [ 000000000000000000]
input_load_6       (load             ) [ 000000000000000000]
zext_ln36_2        (zext             ) [ 000000000000000000]
output_addr        (getelementptr    ) [ 000000000000000000]
store_ln36         (store            ) [ 000000000000000000]
empty_55           (specregionend    ) [ 000000000000000000]
br_ln23            (br               ) [ 011111111111111110]
ret_ln0            (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="output_width_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="5" slack="0"/>
<pin id="69" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_height_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_depth_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_width_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_height_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="16" slack="0"/>
<pin id="111" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 input_load_1/4 input_load_3/5 input_load_2/6 input_load_4/10 input_load_5/13 input_load_6/15 "/>
</bind>
</comp>

<comp id="113" class="1004" name="input_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="14" slack="0"/>
<pin id="117" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="input_addr_3_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="14" slack="0"/>
<pin id="125" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="input_addr_2_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="14" slack="0"/>
<pin id="133" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="input_addr_4_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="14" slack="0"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="input_addr_5_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="14" slack="0"/>
<pin id="149" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/13 "/>
</bind>
</comp>

<comp id="153" class="1004" name="input_addr_6_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="14" slack="0"/>
<pin id="157" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/15 "/>
</bind>
</comp>

<comp id="161" class="1004" name="output_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="12" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/16 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln36_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/16 "/>
</bind>
</comp>

<comp id="175" class="1005" name="indvar_flatten39_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="13" slack="1"/>
<pin id="177" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten39 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="indvar_flatten39_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="13" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten39/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="out_d_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="out_d_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="5" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="indvar_flatten_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="indvar_flatten_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="8" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="out_h_0_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="1"/>
<pin id="213" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="out_h_0_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="4" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="out_w_0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="1"/>
<pin id="225" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="out_w_0_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="4" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="1"/>
<pin id="237" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_3 input_load_4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln9_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln9_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln9_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_2/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln28_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln28_1_cast4_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1_cast4/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln36_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln36_1_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="12" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1_cast/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="empty_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="empty_52_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_52/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="empty_53_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_53/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln9_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln9_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="mul_ln9_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln9/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln9_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln9_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_3/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="mul_ln9_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln9_1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln23_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln28_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="mul_ln28_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="1"/>
<pin id="320" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="shl_ln_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln28_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_0_0_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="9" slack="0"/>
<pin id="337" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln19_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="13" slack="0"/>
<pin id="342" dir="0" index="1" bw="13" slack="1"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="out_d_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln21_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="1"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln36_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="0" index="2" bw="4" slack="0"/>
<pin id="360" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln28_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="mul_ln28_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="1"/>
<pin id="371" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln36_13_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="9" slack="0"/>
<pin id="376" dir="0" index="2" bw="9" slack="0"/>
<pin id="377" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_13/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln36_15_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="9" slack="0"/>
<pin id="384" dir="0" index="2" bw="9" slack="0"/>
<pin id="385" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_15/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln23_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="1"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln36_17_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="1"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_17/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="out_h_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="shl_ln28_mid1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="4" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_mid1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln28_6_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_0_0_mid1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="0" index="1" bw="9" slack="0"/>
<pin id="422" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln22_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="9" slack="0"/>
<pin id="428" dir="0" index="2" bw="9" slack="0"/>
<pin id="429" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln22_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="1"/>
<pin id="435" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mul_ln22_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="2"/>
<pin id="438" dir="0" index="1" bw="9" slack="0"/>
<pin id="439" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln22_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="9" slack="1"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln22_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="9" slack="0"/>
<pin id="448" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="mul_ln22_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="7" slack="2"/>
<pin id="452" dir="0" index="1" bw="9" slack="0"/>
<pin id="453" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_1/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="or_ln22_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="2"/>
<pin id="457" dir="0" index="1" bw="1" slack="2"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln22_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="2"/>
<pin id="463" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="shl_ln28_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="4" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_1/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln28_8_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln28_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="1"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln28_9_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="14" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="or_ln28_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="0" index="1" bw="5" slack="0"/>
<pin id="492" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln28_10_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_10/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln28_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="14" slack="1"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln28_11_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="14" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_11/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln28_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="1"/>
<pin id="511" dir="0" index="1" bw="5" slack="0"/>
<pin id="512" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln28_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="14" slack="1"/>
<pin id="516" dir="0" index="1" bw="5" slack="0"/>
<pin id="517" dir="1" index="2" bw="14" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln19_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="13" slack="3"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln19_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="3"/>
<pin id="527" dir="0" index="1" bw="5" slack="3"/>
<pin id="528" dir="0" index="2" bw="5" slack="3"/>
<pin id="529" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln21_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="3"/>
<pin id="533" dir="0" index="1" bw="4" slack="3"/>
<pin id="534" dir="0" index="2" bw="4" slack="3"/>
<pin id="535" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln31_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln31_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="14" slack="1"/>
<pin id="545" dir="0" index="2" bw="14" slack="1"/>
<pin id="546" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln28_12_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="14" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_12/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="out_w_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="1"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln21_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="3"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln21_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="3"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="0" index="2" bw="8" slack="0"/>
<pin id="567" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln31_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="14" slack="1"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln31_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="0"/>
<pin id="576" dir="0" index="1" bw="16" slack="1"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_1/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln31_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="14" slack="3"/>
<pin id="583" dir="0" index="2" bw="14" slack="2"/>
<pin id="584" dir="1" index="3" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln31_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="14" slack="3"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln36_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="10"/>
<pin id="592" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/12 "/>
</bind>
</comp>

<comp id="594" class="1004" name="mul_ln36_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="0" index="1" bw="6" slack="11"/>
<pin id="597" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln36/12 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln28_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="10"/>
<pin id="601" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/12 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp6_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="0"/>
<pin id="606" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/12 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln36_5_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="10"/>
<pin id="611" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_5/12 "/>
</bind>
</comp>

<comp id="612" class="1004" name="mul_ln36_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="0" index="1" bw="6" slack="11"/>
<pin id="615" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln36_1/12 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln36_14_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="10"/>
<pin id="619" dir="0" index="1" bw="8" slack="0"/>
<pin id="620" dir="0" index="2" bw="8" slack="0"/>
<pin id="621" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_14/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln36_16_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="10"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="0" index="2" bw="8" slack="0"/>
<pin id="628" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_16/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln28_5_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="10"/>
<pin id="633" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/12 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp6_mid1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6_mid1/12 "/>
</bind>
</comp>

<comp id="640" class="1004" name="select_ln22_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="10"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="0" index="2" bw="8" slack="0"/>
<pin id="644" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_2/12 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln22_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/13 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln28_7_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="9"/>
<pin id="652" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/13 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln28_13_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="14" slack="9"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_13/13 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln31_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="3"/>
<pin id="659" dir="0" index="1" bw="16" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_2/14 "/>
</bind>
</comp>

<comp id="663" class="1004" name="select_ln31_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="14" slack="10"/>
<pin id="666" dir="0" index="2" bw="14" slack="7"/>
<pin id="667" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_2/14 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln31_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="14" slack="1"/>
<pin id="671" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/15 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln36_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="12" slack="3"/>
<pin id="675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/16 "/>
</bind>
</comp>

<comp id="677" class="1007" name="grp_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="6" slack="12"/>
<pin id="679" dir="0" index="1" bw="8" slack="0"/>
<pin id="680" dir="0" index="2" bw="4" slack="0"/>
<pin id="681" dir="1" index="3" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_2/13 add_ln36/13 "/>
</bind>
</comp>

<comp id="684" class="1005" name="zext_ln28_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="9" slack="1"/>
<pin id="686" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="690" class="1005" name="zext_ln28_1_cast4_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="14" slack="2"/>
<pin id="692" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln28_1_cast4 "/>
</bind>
</comp>

<comp id="696" class="1005" name="zext_ln36_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="11"/>
<pin id="698" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="702" class="1005" name="zext_ln36_1_cast_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="12" slack="12"/>
<pin id="704" dir="1" index="1" bw="12" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln36_1_cast "/>
</bind>
</comp>

<comp id="707" class="1005" name="empty_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="1"/>
<pin id="709" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="712" class="1005" name="mul_ln9_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="1"/>
<pin id="714" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln9 "/>
</bind>
</comp>

<comp id="717" class="1005" name="mul_ln9_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="13" slack="1"/>
<pin id="719" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln9_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="icmp_ln23_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="727" class="1005" name="icmp_ln19_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="731" class="1005" name="out_d_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="3"/>
<pin id="733" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="737" class="1005" name="icmp_ln21_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="2"/>
<pin id="739" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="746" class="1005" name="select_ln36_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="3"/>
<pin id="748" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="select_ln36 "/>
</bind>
</comp>

<comp id="751" class="1005" name="select_ln36_17_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="2"/>
<pin id="753" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="select_ln36_17 "/>
</bind>
</comp>

<comp id="758" class="1005" name="out_h_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="3"/>
<pin id="760" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="764" class="1005" name="select_ln22_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="9" slack="1"/>
<pin id="766" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_1 "/>
</bind>
</comp>

<comp id="770" class="1005" name="mul_ln22_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="14" slack="1"/>
<pin id="772" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln22 "/>
</bind>
</comp>

<comp id="776" class="1005" name="mul_ln22_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="14" slack="1"/>
<pin id="778" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln22_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="select_ln22_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="4" slack="1"/>
<pin id="784" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="788" class="1005" name="add_ln28_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="14" slack="1"/>
<pin id="790" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="793" class="1005" name="input_addr_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="14" slack="1"/>
<pin id="795" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="798" class="1005" name="add_ln28_1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="14" slack="1"/>
<pin id="800" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="input_addr_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="14" slack="1"/>
<pin id="805" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="add_ln28_2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="14" slack="1"/>
<pin id="810" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_2 "/>
</bind>
</comp>

<comp id="814" class="1005" name="add_ln28_3_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="14" slack="9"/>
<pin id="816" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="add_ln28_3 "/>
</bind>
</comp>

<comp id="820" class="1005" name="add_ln19_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="13" slack="1"/>
<pin id="822" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="825" class="1005" name="select_ln19_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="5" slack="1"/>
<pin id="827" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19 "/>
</bind>
</comp>

<comp id="830" class="1005" name="select_ln21_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="1"/>
<pin id="832" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="835" class="1005" name="select_ln31_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="14" slack="1"/>
<pin id="837" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="841" class="1005" name="input_addr_3_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="14" slack="1"/>
<pin id="843" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="846" class="1005" name="out_w_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="4" slack="1"/>
<pin id="848" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="851" class="1005" name="select_ln21_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="1"/>
<pin id="853" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="input_addr_2_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="14" slack="1"/>
<pin id="858" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="861" class="1005" name="select_ln31_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="14" slack="3"/>
<pin id="863" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="select_ln31_1 "/>
</bind>
</comp>

<comp id="867" class="1005" name="input_addr_4_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="14" slack="1"/>
<pin id="869" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="872" class="1005" name="select_ln22_2_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="1"/>
<pin id="874" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_2 "/>
</bind>
</comp>

<comp id="877" class="1005" name="input_addr_5_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="14" slack="1"/>
<pin id="879" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="882" class="1005" name="add_ln36_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="12" slack="3"/>
<pin id="884" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="887" class="1005" name="select_ln31_2_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="14" slack="1"/>
<pin id="889" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_2 "/>
</bind>
</comp>

<comp id="892" class="1005" name="input_addr_6_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="14" slack="1"/>
<pin id="894" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="112"><net_src comp="96" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="103" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="103" pin="7"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="66" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="72" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="84" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="90" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="247" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="243" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="239" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="66" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="72" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="78" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="271" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="267" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="279" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="275" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="287" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="293" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="267" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="20" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="191" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="215" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="317" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="179" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="191" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="203" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="20" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="215" pin="4"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="345" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="351" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="317" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="351" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="368" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="334" pin="2"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="227" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="351" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="356" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="34" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="28" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="30" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="373" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="394" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="381" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="20" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="223" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="28" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="459" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="30" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="479" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="493"><net_src comp="467" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="32" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="513"><net_src comp="475" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="495" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="175" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="40" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="187" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="540"><net_src comp="103" pin="7"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="103" pin="3"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="548" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="556"><net_src comp="34" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="199" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="42" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="42" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="569"><net_src comp="557" pin="2"/><net_sink comp="563" pin=2"/></net>

<net id="573"><net_src comp="570" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="578"><net_src comp="103" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="235" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="586" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="593"><net_src comp="187" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="211" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="594" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="616"><net_src comp="609" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="623"><net_src comp="594" pin="2"/><net_sink comp="617" pin=2"/></net>

<net id="629"><net_src comp="612" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="630"><net_src comp="603" pin="2"/><net_sink comp="624" pin=2"/></net>

<net id="638"><net_src comp="631" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="617" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="634" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="646"><net_src comp="624" pin="3"/><net_sink comp="640" pin=2"/></net>

<net id="656"><net_src comp="653" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="661"><net_src comp="235" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="103" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="669" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="676"><net_src comp="673" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="682"><net_src comp="647" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="683"><net_src comp="650" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="687"><net_src comp="251" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="693"><net_src comp="255" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="699"><net_src comp="259" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="705"><net_src comp="263" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="710"><net_src comp="267" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="715"><net_src comp="287" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="720"><net_src comp="301" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="725"><net_src comp="307" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="730"><net_src comp="340" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="345" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="740"><net_src comp="351" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="744"><net_src comp="737" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="749"><net_src comp="356" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="754"><net_src comp="394" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="761"><net_src comp="401" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="767"><net_src comp="425" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="773"><net_src comp="436" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="779"><net_src comp="450" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="785"><net_src comp="459" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="791"><net_src comp="479" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="796"><net_src comp="96" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="801"><net_src comp="499" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="806"><net_src comp="113" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="811"><net_src comp="509" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="817"><net_src comp="514" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="823"><net_src comp="519" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="828"><net_src comp="525" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="833"><net_src comp="531" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="838"><net_src comp="542" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="844"><net_src comp="121" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="849"><net_src comp="552" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="854"><net_src comp="563" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="859"><net_src comp="129" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="864"><net_src comp="580" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="870"><net_src comp="137" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="875"><net_src comp="640" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="880"><net_src comp="145" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="885"><net_src comp="677" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="890"><net_src comp="663" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="895"><net_src comp="153" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {16 }
 - Input state : 
	Port: max_pooling2d_fix16 : input_height | {1 }
	Port: max_pooling2d_fix16 : input_width | {1 }
	Port: max_pooling2d_fix16 : input_r | {4 5 6 7 10 11 13 14 15 16 }
	Port: max_pooling2d_fix16 : output_depth | {1 }
	Port: max_pooling2d_fix16 : output_height | {1 }
	Port: max_pooling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
		zext_ln28_1_cast4 : 1
		zext_ln36 : 1
		zext_ln36_1_cast : 1
		zext_ln9 : 1
		zext_ln9_1 : 1
		mul_ln9 : 2
		zext_ln9_2 : 1
		zext_ln9_3 : 3
		mul_ln9_1 : 4
		icmp_ln23 : 1
	State 2
		zext_ln28_1 : 1
		mul_ln28 : 2
		shl_ln : 1
		zext_ln28_3 : 2
		tmp_0_0 : 3
		icmp_ln19 : 1
		out_d : 1
		icmp_ln21 : 1
		select_ln36 : 2
		zext_ln28_4 : 2
		mul_ln28_1 : 3
		select_ln36_13 : 4
		select_ln36_15 : 4
		icmp_ln23_1 : 1
		select_ln36_17 : 2
		out_h : 3
		shl_ln28_mid1 : 4
		zext_ln28_6 : 5
		tmp_0_0_mid1 : 6
		select_ln22_1 : 7
	State 3
		mul_ln22 : 1
		zext_ln22_1 : 1
		mul_ln22_1 : 2
	State 4
		shl_ln28_1 : 1
		zext_ln28_8 : 2
		add_ln28 : 3
		zext_ln28_9 : 4
		input_addr : 5
		input_load : 6
		or_ln28 : 2
		zext_ln28_10 : 2
		add_ln28_1 : 3
		zext_ln28_11 : 4
		input_addr_1 : 5
		input_load_1 : 6
		add_ln28_2 : 3
		add_ln28_3 : 3
	State 5
		icmp_ln31 : 1
		select_ln31 : 2
		input_addr_3 : 1
		input_load_3 : 2
		select_ln21_1 : 1
	State 6
		input_addr_2 : 1
		input_load_2 : 2
	State 7
		icmp_ln31_1 : 1
		select_ln31_1 : 2
	State 8
	State 9
	State 10
		input_addr_4 : 1
		input_load_4 : 2
	State 11
	State 12
		mul_ln36 : 1
		tmp6 : 2
		mul_ln36_1 : 1
		select_ln36_14 : 2
		select_ln36_16 : 3
		tmp6_mid1 : 3
		select_ln22_2 : 4
	State 13
		mul_ln22_2 : 1
		input_addr_5 : 1
		input_load_5 : 2
		add_ln36 : 2
	State 14
		icmp_ln31_2 : 1
		select_ln31_2 : 2
	State 15
		input_addr_6 : 1
		input_load_6 : 2
	State 16
		output_addr : 1
		store_ln36 : 2
		empty_55 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln9_fu_287        |    0    |    0    |    13   |
|          |        mul_ln9_1_fu_301       |    0    |    0    |    41   |
|          |        mul_ln28_fu_317        |    0    |    0    |    33   |
|    mul   |       mul_ln28_1_fu_368       |    0    |    0    |    33   |
|          |        mul_ln22_fu_436        |    0    |    0    |    51   |
|          |       mul_ln22_1_fu_450       |    0    |    0    |    51   |
|          |        mul_ln36_fu_594        |    0    |    0    |    26   |
|          |       mul_ln36_1_fu_612       |    0    |    0    |    26   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_0_0_fu_334        |    0    |    0    |    15   |
|          |          out_d_fu_345         |    0    |    0    |    15   |
|          |          out_h_fu_401         |    0    |    0    |    13   |
|          |      tmp_0_0_mid1_fu_419      |    0    |    0    |    15   |
|          |        add_ln22_fu_441        |    0    |    0    |    15   |
|          |        add_ln28_fu_479        |    0    |    0    |    19   |
|    add   |       add_ln28_1_fu_499       |    0    |    0    |    19   |
|          |       add_ln28_2_fu_509       |    0    |    0    |    19   |
|          |       add_ln28_3_fu_514       |    0    |    0    |    19   |
|          |        add_ln19_fu_519        |    0    |    0    |    17   |
|          |          out_w_fu_552         |    0    |    0    |    13   |
|          |       add_ln21_1_fu_557       |    0    |    0    |    15   |
|          |          tmp6_fu_603          |    0    |    0    |    15   |
|          |        tmp6_mid1_fu_634       |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln36_fu_356      |    0    |    0    |    4    |
|          |     select_ln36_13_fu_373     |    0    |    0    |    9    |
|          |     select_ln36_15_fu_381     |    0    |    0    |    9    |
|          |     select_ln36_17_fu_394     |    0    |    0    |    2    |
|          |      select_ln22_1_fu_425     |    0    |    0    |    9    |
|          |       select_ln22_fu_459      |    0    |    0    |    4    |
|          |       select_ln19_fu_525      |    0    |    0    |    5    |
|  select  |       select_ln21_fu_531      |    0    |    0    |    4    |
|          |       select_ln31_fu_542      |    0    |    0    |    14   |
|          |      select_ln21_1_fu_563     |    0    |    0    |    8    |
|          |      select_ln31_1_fu_580     |    0    |    0    |    14   |
|          |     select_ln36_14_fu_617     |    0    |    0    |    8    |
|          |     select_ln36_16_fu_624     |    0    |    0    |    8    |
|          |      select_ln22_2_fu_640     |    0    |    0    |    8    |
|          |      select_ln31_2_fu_663     |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln23_fu_307       |    0    |    0    |    9    |
|          |        icmp_ln19_fu_340       |    0    |    0    |    13   |
|          |        icmp_ln21_fu_351       |    0    |    0    |    11   |
|   icmp   |       icmp_ln23_1_fu_389      |    0    |    0    |    9    |
|          |        icmp_ln31_fu_536       |    0    |    0    |    13   |
|          |       icmp_ln31_1_fu_574      |    0    |    0    |    13   |
|          |       icmp_ln31_2_fu_657      |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln22_fu_455        |    0    |    0    |    2    |
|          |         or_ln28_fu_489        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_677          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_66 |    0    |    0    |    0    |
|          | output_height_read_read_fu_72 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_78 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_84  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_90 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln9_fu_239        |    0    |    0    |    0    |
|   sext   |       sext_ln9_1_fu_243       |    0    |    0    |    0    |
|          |       sext_ln9_2_fu_247       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln28_fu_251       |    0    |    0    |    0    |
|          |    zext_ln28_1_cast4_fu_255   |    0    |    0    |    0    |
|          |        zext_ln36_fu_259       |    0    |    0    |    0    |
|          |    zext_ln36_1_cast_fu_263    |    0    |    0    |    0    |
|          |        zext_ln9_fu_279        |    0    |    0    |    0    |
|          |       zext_ln9_1_fu_283       |    0    |    0    |    0    |
|          |       zext_ln9_2_fu_293       |    0    |    0    |    0    |
|          |       zext_ln9_3_fu_297       |    0    |    0    |    0    |
|          |       zext_ln28_1_fu_313      |    0    |    0    |    0    |
|          |       zext_ln28_3_fu_330      |    0    |    0    |    0    |
|          |       zext_ln28_4_fu_364      |    0    |    0    |    0    |
|          |       zext_ln28_6_fu_415      |    0    |    0    |    0    |
|          |        zext_ln22_fu_433       |    0    |    0    |    0    |
|          |       zext_ln22_1_fu_446      |    0    |    0    |    0    |
|   zext   |       zext_ln28_8_fu_475      |    0    |    0    |    0    |
|          |       zext_ln28_9_fu_484      |    0    |    0    |    0    |
|          |      zext_ln28_10_fu_495      |    0    |    0    |    0    |
|          |      zext_ln28_11_fu_504      |    0    |    0    |    0    |
|          |      zext_ln28_12_fu_548      |    0    |    0    |    0    |
|          |        zext_ln31_fu_570       |    0    |    0    |    0    |
|          |       zext_ln31_1_fu_586      |    0    |    0    |    0    |
|          |       zext_ln36_1_fu_590      |    0    |    0    |    0    |
|          |       zext_ln28_2_fu_599      |    0    |    0    |    0    |
|          |       zext_ln36_5_fu_609      |    0    |    0    |    0    |
|          |       zext_ln28_5_fu_631      |    0    |    0    |    0    |
|          |       zext_ln22_2_fu_647      |    0    |    0    |    0    |
|          |       zext_ln28_7_fu_650      |    0    |    0    |    0    |
|          |      zext_ln28_13_fu_653      |    0    |    0    |    0    |
|          |       zext_ln31_2_fu_669      |    0    |    0    |    0    |
|          |       zext_ln36_2_fu_673      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_267         |    0    |    0    |    0    |
|   trunc  |        empty_52_fu_271        |    0    |    0    |    0    |
|          |        empty_53_fu_275        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_322         |    0    |    0    |    0    |
|bitconcatenate|      shl_ln28_mid1_fu_407     |    0    |    0    |    0    |
|          |       shl_ln28_1_fu_467       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   701   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln19_reg_820    |   13   |
|    add_ln28_1_reg_798   |   14   |
|    add_ln28_2_reg_808   |   14   |
|    add_ln28_3_reg_814   |   14   |
|     add_ln28_reg_788    |   14   |
|     add_ln36_reg_882    |   12   |
|      empty_reg_707      |    4   |
|    icmp_ln19_reg_727    |    1   |
|    icmp_ln21_reg_737    |    1   |
|    icmp_ln23_reg_722    |    1   |
| indvar_flatten39_reg_175|   13   |
|  indvar_flatten_reg_199 |    8   |
|   input_addr_1_reg_803  |   14   |
|   input_addr_2_reg_856  |   14   |
|   input_addr_3_reg_841  |   14   |
|   input_addr_4_reg_867  |   14   |
|   input_addr_5_reg_877  |   14   |
|   input_addr_6_reg_892  |   14   |
|    input_addr_reg_793   |   14   |
|    mul_ln22_1_reg_776   |   14   |
|     mul_ln22_reg_770    |   14   |
|    mul_ln9_1_reg_717    |   13   |
|     mul_ln9_reg_712     |    8   |
|     out_d_0_reg_187     |    5   |
|      out_d_reg_731      |    5   |
|     out_h_0_reg_211     |    4   |
|      out_h_reg_758      |    4   |
|     out_w_0_reg_223     |    4   |
|      out_w_reg_846      |    4   |
|         reg_235         |   16   |
|   select_ln19_reg_825   |    5   |
|  select_ln21_1_reg_851  |    8   |
|   select_ln21_reg_830   |    4   |
|  select_ln22_1_reg_764  |    9   |
|  select_ln22_2_reg_872  |    8   |
|   select_ln22_reg_782   |    4   |
|  select_ln31_1_reg_861  |   14   |
|  select_ln31_2_reg_887  |   14   |
|   select_ln31_reg_835   |   14   |
|  select_ln36_17_reg_751 |    1   |
|   select_ln36_reg_746   |    4   |
|zext_ln28_1_cast4_reg_690|   14   |
|    zext_ln28_reg_684    |    9   |
| zext_ln36_1_cast_reg_702|   12   |
|    zext_ln36_reg_696    |    8   |
+-------------------------+--------+
|          Total          |   426  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_103    |  p0  |   8  |  14  |   112  ||    41   |
|     grp_access_fu_103    |  p2  |   6  |   0  |    0   ||    33   |
| indvar_flatten39_reg_175 |  p0  |   2  |  13  |   26   ||    9    |
|      out_d_0_reg_187     |  p0  |   2  |   5  |   10   ||    9    |
|  indvar_flatten_reg_199  |  p0  |   2  |   8  |   16   ||    9    |
|      out_h_0_reg_211     |  p0  |   2  |   4  |    8   ||    9    |
|      out_w_0_reg_223     |  p0  |   2  |   4  |    8   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   180  || 12.7984 ||   119   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   701  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   119  |
|  Register |    -   |    -   |   426  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   12   |   426  |   820  |
+-----------+--------+--------+--------+--------+
