# Design and Testbench

- Design Summary
	- 115 Pipeline stage
	- Works upto 1Ghz clock frequency
	- 64 Bit DES algorithm
	- 512 Bytes Memory (as cache)

