// Seed: 319959119
module module_0 (
    output wand id_0,
    input wire id_1,
    output wire id_2,
    input tri id_3,
    input tri0 id_4,
    output supply0 id_5,
    output wire id_6
    , id_14,
    output tri1 module_0,
    output tri0 id_8,
    input wire id_9,
    input wire id_10,
    output tri1 id_11,
    input supply0 id_12
);
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    output tri id_2,
    input wor id_3,
    input wire id_4,
    output wire id_5,
    input tri0 id_6,
    output supply1 id_7,
    input wand id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    output wire id_12
);
  logic id_14;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_12,
      id_9,
      id_9,
      id_11,
      id_11,
      id_5,
      id_11,
      id_3,
      id_10,
      id_2,
      id_4
  );
endmodule
