Notice 0: Reading LEF file:  NangateOpenCellLibrary.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  NangateOpenCellLibrary.lef
Info: Added 34 rows of 252 sites.
WARNING: force pin spread option has no effect when using random pin placement
 > Running IO placement
 * Num of slots          594
 * Num of I/O            54
 * Num of I/O w/sink     54
 * Num of I/O w/o sink   0
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

WARNING: running random pin placement
RandomMode Even
 > IO placement done.
Running tapcell...
Step 1: Cut rows...
---- Macro blocks found: 0
---- #Original rows: 34
---- #Cut rows: 0
Step 2: Insert endcaps...
---- #Endcaps inserted: 68
Step 3: Insert tapcells...
---- #Tapcells inserted: 0
Running tapcell... Done!
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: gcd_pdn.cfg
[INFO] [PDNG-0008] Design Name is gcd
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: metal1 -  width: 0.170  pitch: 2.400  offset: 0.000 
    Straps
      Layer: metal4 -  width: 0.480  pitch: 56.000  offset: 2.000 
      Layer: metal7 -  width: 1.400  pitch: 40.000  offset: 2.000 
    Connect: {metal1 metal4} {metal4 metal7}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY
    Straps
      Layer: metal5 -  width: 0.930  pitch: 40.000  offset: 2.000 
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_ver metal5} {metal5 metal6} {metal6 metal7}
Type: macro, macro_2
    Macro orientation: R90 R270 MXR90 MYR90
    Straps
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_hor metal6} {metal6 metal7}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
Startpoint: _878_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00 ^ _878_/CK (DFF_X1)
   0.08    0.08 ^ _878_/Q (DFF_X1)
   0.10    0.18 ^ _752_/Z (BUF_X1)
   0.06    0.24 ^ _540_/ZN (XNOR2_X2)
   0.02    0.27 v _562_/ZN (AOI21_X4)
   0.01    0.28 ^ _568_/ZN (INV_X4)
   0.01    0.29 v _579_/ZN (NAND2_X2)
   0.02    0.31 ^ _580_/ZN (NAND2_X4)
   0.01    0.33 v _611_/ZN (NAND2_X2)
   0.02    0.35 ^ _614_/ZN (NAND2_X2)
   0.03    0.38 ^ _647_/ZN (AND2_X2)
   0.01    0.38 v _648_/ZN (INV_X2)
   0.03    0.41 v _651_/ZN (AND3_X4)
   0.06    0.47 v _665_/ZN (OR3_X4)
   0.03    0.49 ^ _669_/ZN (AOI21_X4)
   0.01    0.50 v _676_/ZN (NOR2_X2)
   0.04    0.54 v _677_/ZN (XNOR2_X1)
   0.03    0.57 v _678_/ZN (AND2_X2)
   0.03    0.60 ^ _681_/ZN (OAI21_X1)
   0.02    0.62 v _682_/ZN (OAI21_X1)
   0.03    0.64 v _810_/Z (BUF_X1)
   0.00    0.64 v _876_/D (DFF_X1)
           0.64   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (propagated)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _876_/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -0.64   data arrival time
---------------------------------------------------------
           9.32   slack (MET)


[INFO] DBU = 2000
[INFO] SiteSize = (380, 2800)
[INFO] CoreAreaLxLy = (0, 0)
[INFO] CoreAreaUxUy = (95760, 95200)
[INFO] NumInstances = 523
[INFO] NumPlaceInstances = 455
[INFO] NumFixedInstances = 68
[INFO] NumDummyInstances = 0
[INFO] NumNets = 526
[INFO] NumPins = 1446
[INFO] DieAreaLxLy = (0, -170)
[INFO] DieAreaUxUy = (180120, 179200)
[INFO] CoreAreaLxLy = (0, 0)
[INFO] CoreAreaUxUy = (95760, 95200)
[INFO] CoreArea = 9116352000
[INFO] NonPlaceInstsArea = 72352000
[INFO] PlaceInstsArea = 2756824000
[INFO] Util(%) = 30.482355
[INFO] StdInstsArea = 2756824000
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 1.13943e-07 HPWL: 8218120
[InitialPlace]  Iter: 2 CG Error: 1.07708e-07 HPWL: 7129399
[InitialPlace]  Iter: 3 CG Error: 1.11903e-07 HPWL: 7118175
[InitialPlace]  Iter: 4 CG Error: 9.11571e-08 HPWL: 7139226
[InitialPlace]  Iter: 5 CG Error: 8.87101e-08 HPWL: 7128908
[INFO] FillerInit: NumGCells = 1093
[INFO] FillerInit: NumGNets = 526
[INFO] FillerInit: NumGPins = 1446
[INFO] TargetDensity = 0.700000
[INFO] AveragePlaceInstArea = 6058953
[INFO] IdealBinArea = 8655647
[INFO] IdealBinCnt = 1053
[INFO] TotalBinArea = 9116352000
[INFO] BinCnt = (32, 32)
[INFO] BinSize = (2993, 2975)
[INFO] NumBins = 1024
[NesterovSolve] Iter: 1 overflow: 0.905263 HPWL: 4415854
[NesterovSolve] Iter: 10 overflow: 0.757159 HPWL: 5626735
[NesterovSolve] Iter: 20 overflow: 0.746429 HPWL: 5661381
[NesterovSolve] Iter: 30 overflow: 0.750138 HPWL: 5640293
[NesterovSolve] Iter: 40 overflow: 0.749434 HPWL: 5646102
[NesterovSolve] Iter: 50 overflow: 0.74909 HPWL: 5648295
[NesterovSolve] Iter: 60 overflow: 0.749389 HPWL: 5646109
[NesterovSolve] Iter: 70 overflow: 0.749364 HPWL: 5646288
[NesterovSolve] Iter: 80 overflow: 0.749236 HPWL: 5647416
[NesterovSolve] Iter: 90 overflow: 0.749099 HPWL: 5648092
[NesterovSolve] Iter: 100 overflow: 0.748793 HPWL: 5649870
[NesterovSolve] Iter: 110 overflow: 0.748359 HPWL: 5653061
[NesterovSolve] Iter: 120 overflow: 0.7477 HPWL: 5658133
[NesterovSolve] Iter: 130 overflow: 0.746522 HPWL: 5666458
[NesterovSolve] Iter: 140 overflow: 0.744786 HPWL: 5679441
[NesterovSolve] Iter: 150 overflow: 0.74224 HPWL: 5699951
[NesterovSolve] Iter: 160 overflow: 0.737662 HPWL: 5726080
[NesterovSolve] Iter: 170 overflow: 0.731475 HPWL: 5757223
[NesterovSolve] Iter: 180 overflow: 0.720995 HPWL: 5800907
[NesterovSolve] Iter: 190 overflow: 0.708836 HPWL: 5866161
[NesterovSolve] Iter: 200 overflow: 0.685491 HPWL: 5945950
[NesterovSolve] Iter: 210 overflow: 0.660194 HPWL: 6022613
[NesterovSolve] Iter: 220 overflow: 0.623704 HPWL: 6120392
[NesterovSolve] Iter: 230 overflow: 0.583535 HPWL: 6188068
[NesterovSolve] Iter: 240 overflow: 0.53541 HPWL: 6248455
[NesterovSolve] Iter: 250 overflow: 0.483661 HPWL: 6269485
[NesterovSolve] Iter: 260 overflow: 0.436336 HPWL: 6325263
[NesterovSolve] Iter: 270 overflow: 0.392952 HPWL: 6363771
[NesterovSolve] Iter: 280 overflow: 0.34836 HPWL: 6423840
[NesterovSolve] Iter: 290 overflow: 0.317654 HPWL: 6471639
[NesterovSolve] Iter: 300 overflow: 0.287655 HPWL: 6502232
[NesterovSolve] Iter: 310 overflow: 0.256774 HPWL: 6541575
[NesterovSolve] Iter: 320 overflow: 0.23505 HPWL: 6576567
[NesterovSolve] Iter: 330 overflow: 0.211846 HPWL: 6614339
[NesterovSolve] Iter: 340 overflow: 0.185822 HPWL: 6643544
[NesterovSolve] Iter: 350 overflow: 0.161859 HPWL: 6669050
[NesterovSolve] Iter: 360 overflow: 0.13975 HPWL: 6693953
[NesterovSolve] Iter: 370 overflow: 0.121988 HPWL: 6717428
[NesterovSolve] Finished with Overflow: 0.0980882
Resized 197 instances.
Inserted 0 hold buffers.
Warning: found 16 floatiing nets.
 _422_
 _423_
 _424_
 _425_
 _426_
 _427_
 _428_
 _429_
 _430_
 _431_
 _432_
 _433_
 _434_
 _435_
 _436_
 _437_
Design area 2593 u^2 28% utilization.
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "nangate45.lut"
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          52           1          24
    [WARNING] 180 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 4994
    Num keys in characterization LUT: 1677
    Actual min input cap: 8
 Reading solution list file "nangate45.sol_list"
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 Using OpenSTA to find clock roots.
 Looking for clock sources...
    Clock names: clk 
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Number of user-input clocks: 1 ( "clk" )
 Looking for clock nets in the design
 Net "clk" found
clk
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clk...
    Tot. number of sinks: 35
 Wire segment unit: 20000 dbu (10 um)
 Original sink region: [(8588, 19957), (79419, 81024)]
 Normalized sink region: [(0.4294, 0.99785), (3.97095, 4.0512)]
    Width:  3.54155
    Height: 3.05335
 [WARNING] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 18
    Sub-region size: 1.77077 X 3.05335
    Segment length (rounded): 1
    Key: 5029 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Level 2
    Direction: Vertical
    # sinks per sub-region: 9
    Sub-region size: 1.77077 X 1.52668
    Segment length (rounded): 1
    Key: 5039 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 35
 Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 19940 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
    Created 7 clock buffers.
    Created 7 clock nets.
 ... End of TritonCTS execution.
Design Stats
--------------------------------
total instances           530
multi row instances         0
fixed instances            68
nets                      535
design area            2279.1 u^2
fixed area               18.1 u^2
movable area            636.8 u^2
utilization                28 %
utilization padded         77 %
rows                       34
row height                1.4 u

Placement Analysis
--------------------------------
total displacement     3053.9 u
average displacement      5.8 u
max displacement         26.8 u
original HPWL          3730.2 u
legalized HPWL         8164.7 u
delta HPWL                119 %

Placed 866 filler instances.
Startpoint: _867_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00 ^ _867_/CK (DFF_X1)
   0.08    0.08 ^ _867_/Q (DFF_X1)
   0.04    0.13 ^ _741_/Z (CLKBUF_X1)
   0.05    0.17 ^ _471_/ZN (XNOR2_X1)
   0.05    0.23 ^ _472_/ZN (AND2_X1)
   0.02    0.25 v _479_/ZN (NAND3_X1)
   0.07    0.31 v _485_/ZN (OR3_X1)
   0.02    0.33 ^ _500_/ZN (NAND3_X1)
   0.01    0.35 v _516_/ZN (NAND2_X1)
   0.04    0.39 v _530_/ZN (AND4_X1)
   0.05    0.43 ^ _543_/ZN (AOI21_X1)
   0.04    0.47 v _544_/ZN (NAND2_X1)
   0.06    0.52 v _545_/ZN (OR2_X2)
   0.04    0.56 v _546_/Z (BUF_X2)
   0.03    0.60 ^ _680_/ZN (OAI21_X1)
   0.02    0.62 v _681_/ZN (OAI21_X1)
   0.02    0.64 ^ _682_/ZN (OAI21_X1)
   0.03    0.67 ^ _810_/Z (CLKBUF_X1)
   0.00    0.67 ^ _876_/D (DFF_X1)
           0.67   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (propagated)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _876_/CK (DFF_X1)
  -0.03    9.97   library setup time
           9.97   data required time
---------------------------------------------------------
           9.97   data required time
          -0.67   data arrival time
---------------------------------------------------------
           9.30   slack (MET)


