Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sat Nov 30 21:29:47 2024
| Host         : Brian-Legion5i running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.531        0.000                      0                  173        0.216        0.000                      0                  173       16.670        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          
  CLKFBIN    {0.000 41.665}     83.330          12.000          
  clkfx      {0.000 19.860}     39.720          25.176          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                    16.670        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      16.670        0.000                       0                     2  
  clkfx            22.531        0.000                      0                  173        0.216        0.000                      0                  173       19.360        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)        clkfx                       
(none)                      clkfx         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { cmt/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  cmt/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfx
  To Clock:  clkfx

Setup :            0  Failing Endpoints,  Worst Slack       22.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.531ns  (required time - arrival time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_grn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        16.870ns  (logic 8.325ns (49.349%)  route 8.545ns (50.651%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.846ns = ( 45.566 - 39.720 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.637     6.197    clkfx_BUFG
    SLICE_X2Y41          FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     6.675 r  hcount_reg[2]/Q
                         net (fo=33, routed)          1.232     7.907    game/obj1_red3_0[2]
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.301     8.208 r  game/obj1_red3_i_16/O
                         net (fo=1, routed)           0.000     8.208    game/obj1_red3_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.588 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.588    game/obj1_red3_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.807 f  game/obj1_red3_i_12/O[0]
                         net (fo=3, routed)           0.822     9.629    game/obj1_red3_i_12_n_7
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.295     9.924 r  game/obj1_red3_i_13/O
                         net (fo=4, routed)           1.003    10.927    game/obj1_red3_i_13_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.152    11.079 r  game/obj1_red3_i_3/O
                         net (fo=2, routed)           0.713    11.792    game/obj1_red3_i_3_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.238    16.030 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.032    game/obj1_red3_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    17.550 f  game/obj1_red2/P[20]
                         net (fo=1, routed)           1.203    18.753    game/obj1_red2_n_85
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.124    18.877 f  game/obj1_red[1]_i_64/O
                         net (fo=1, routed)           0.452    19.329    game/obj1_red[1]_i_64_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    19.453 f  game/obj1_red[1]_i_55/O
                         net (fo=1, routed)           0.966    20.419    game/obj1_red[1]_i_55_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I5_O)        0.124    20.543 f  game/obj1_red[1]_i_23/O
                         net (fo=2, routed)           0.580    21.123    game/obj1_red[1]_i_23_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124    21.247 r  game/obj1_red[0]_i_3/O
                         net (fo=1, routed)           0.286    21.533    game/obj1_red[0]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124    21.657 r  game/obj1_red[0]_i_2/O
                         net (fo=3, routed)           1.285    22.943    game/obj1_red[0]_i_2_n_0
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.124    23.067 r  game/obj1_grn[0]_i_1/O
                         net (fo=1, routed)           0.000    23.067    game/obj1_grn[0]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  game/obj1_grn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.517    45.566    game/CLK
    SLICE_X1Y39          FDRE                                         r  game/obj1_grn_reg[0]/C
                         clock pessimism              0.325    45.891    
                         clock uncertainty           -0.323    45.568    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.029    45.597    game/obj1_grn_reg[0]
  -------------------------------------------------------------------
                         required time                         45.597    
                         arrival time                         -23.067    
  -------------------------------------------------------------------
                         slack                                 22.531    

Slack (MET) :             22.537ns  (required time - arrival time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_blu_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        16.912ns  (logic 8.397ns (49.652%)  route 8.515ns (50.348%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.846ns = ( 45.566 - 39.720 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.637     6.197    clkfx_BUFG
    SLICE_X2Y41          FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     6.675 r  hcount_reg[2]/Q
                         net (fo=33, routed)          1.232     7.907    game/obj1_red3_0[2]
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.301     8.208 r  game/obj1_red3_i_16/O
                         net (fo=1, routed)           0.000     8.208    game/obj1_red3_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.588 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.588    game/obj1_red3_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.807 f  game/obj1_red3_i_12/O[0]
                         net (fo=3, routed)           0.822     9.629    game/obj1_red3_i_12_n_7
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.295     9.924 r  game/obj1_red3_i_13/O
                         net (fo=4, routed)           1.003    10.927    game/obj1_red3_i_13_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.152    11.079 r  game/obj1_red3_i_3/O
                         net (fo=2, routed)           0.713    11.792    game/obj1_red3_i_3_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.238    16.030 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.032    game/obj1_red3_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    17.550 r  game/obj1_red2/P[20]
                         net (fo=1, routed)           1.203    18.753    game/obj1_red2_n_85
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.124    18.877 r  game/obj1_red[1]_i_64/O
                         net (fo=1, routed)           0.452    19.329    game/obj1_red[1]_i_64_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    19.453 r  game/obj1_red[1]_i_55/O
                         net (fo=1, routed)           0.966    20.419    game/obj1_red[1]_i_55_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I5_O)        0.124    20.543 r  game/obj1_red[1]_i_23/O
                         net (fo=2, routed)           0.580    21.123    game/obj1_red[1]_i_23_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.116    21.239 r  game/obj1_red[1]_i_6/O
                         net (fo=6, routed)           1.542    22.781    game/obj1_red[1]_i_6_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.328    23.109 r  game/obj1_blu[0]_i_1/O
                         net (fo=1, routed)           0.000    23.109    game/obj1_blu[0]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  game/obj1_blu_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.517    45.566    game/CLK
    SLICE_X2Y39          FDRE                                         r  game/obj1_blu_reg[0]/C
                         clock pessimism              0.325    45.891    
                         clock uncertainty           -0.323    45.568    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.077    45.645    game/obj1_blu_reg[0]
  -------------------------------------------------------------------
                         required time                         45.645    
                         arrival time                         -23.109    
  -------------------------------------------------------------------
                         slack                                 22.537    

Slack (MET) :             22.608ns  (required time - arrival time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        16.794ns  (logic 8.397ns (49.999%)  route 8.397ns (50.001%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.846ns = ( 45.566 - 39.720 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.637     6.197    clkfx_BUFG
    SLICE_X2Y41          FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     6.675 r  hcount_reg[2]/Q
                         net (fo=33, routed)          1.232     7.907    game/obj1_red3_0[2]
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.301     8.208 r  game/obj1_red3_i_16/O
                         net (fo=1, routed)           0.000     8.208    game/obj1_red3_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.588 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.588    game/obj1_red3_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.807 f  game/obj1_red3_i_12/O[0]
                         net (fo=3, routed)           0.822     9.629    game/obj1_red3_i_12_n_7
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.295     9.924 r  game/obj1_red3_i_13/O
                         net (fo=4, routed)           1.003    10.927    game/obj1_red3_i_13_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.152    11.079 r  game/obj1_red3_i_3/O
                         net (fo=2, routed)           0.713    11.792    game/obj1_red3_i_3_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.238    16.030 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.032    game/obj1_red3_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    17.550 f  game/obj1_red2/P[20]
                         net (fo=1, routed)           1.203    18.753    game/obj1_red2_n_85
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.124    18.877 f  game/obj1_red[1]_i_64/O
                         net (fo=1, routed)           0.452    19.329    game/obj1_red[1]_i_64_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    19.453 f  game/obj1_red[1]_i_55/O
                         net (fo=1, routed)           0.966    20.419    game/obj1_red[1]_i_55_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I5_O)        0.124    20.543 f  game/obj1_red[1]_i_23/O
                         net (fo=2, routed)           0.580    21.123    game/obj1_red[1]_i_23_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.116    21.239 f  game/obj1_red[1]_i_6/O
                         net (fo=6, routed)           1.424    22.663    game/obj1_red[1]_i_6_n_0
    SLICE_X3Y39          LUT5 (Prop_lut5_I4_O)        0.328    22.991 r  game/obj1_red[1]_i_1/O
                         net (fo=1, routed)           0.000    22.991    game/obj1_red[1]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  game/obj1_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.517    45.566    game/CLK
    SLICE_X3Y39          FDRE                                         r  game/obj1_red_reg[1]/C
                         clock pessimism              0.325    45.891    
                         clock uncertainty           -0.323    45.568    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.031    45.599    game/obj1_red_reg[1]
  -------------------------------------------------------------------
                         required time                         45.599    
                         arrival time                         -22.991    
  -------------------------------------------------------------------
                         slack                                 22.608    

Slack (MET) :             22.609ns  (required time - arrival time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        16.793ns  (logic 8.397ns (50.002%)  route 8.396ns (49.998%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.846ns = ( 45.566 - 39.720 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.637     6.197    clkfx_BUFG
    SLICE_X2Y41          FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     6.675 r  hcount_reg[2]/Q
                         net (fo=33, routed)          1.232     7.907    game/obj1_red3_0[2]
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.301     8.208 r  game/obj1_red3_i_16/O
                         net (fo=1, routed)           0.000     8.208    game/obj1_red3_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.588 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.588    game/obj1_red3_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.807 f  game/obj1_red3_i_12/O[0]
                         net (fo=3, routed)           0.822     9.629    game/obj1_red3_i_12_n_7
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.295     9.924 r  game/obj1_red3_i_13/O
                         net (fo=4, routed)           1.003    10.927    game/obj1_red3_i_13_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.152    11.079 r  game/obj1_red3_i_3/O
                         net (fo=2, routed)           0.713    11.792    game/obj1_red3_i_3_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.238    16.030 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.032    game/obj1_red3_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    17.550 r  game/obj1_red2/P[20]
                         net (fo=1, routed)           1.203    18.753    game/obj1_red2_n_85
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.124    18.877 r  game/obj1_red[1]_i_64/O
                         net (fo=1, routed)           0.452    19.329    game/obj1_red[1]_i_64_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    19.453 r  game/obj1_red[1]_i_55/O
                         net (fo=1, routed)           0.966    20.419    game/obj1_red[1]_i_55_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I5_O)        0.124    20.543 r  game/obj1_red[1]_i_23/O
                         net (fo=2, routed)           0.580    21.123    game/obj1_red[1]_i_23_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.116    21.239 r  game/obj1_red[1]_i_6/O
                         net (fo=6, routed)           1.423    22.662    game/obj1_red[1]_i_6_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.328    22.990 r  game/obj1_red[0]_i_1/O
                         net (fo=1, routed)           0.000    22.990    game/obj1_red[0]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  game/obj1_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.517    45.566    game/CLK
    SLICE_X3Y39          FDRE                                         r  game/obj1_red_reg[0]/C
                         clock pessimism              0.325    45.891    
                         clock uncertainty           -0.323    45.568    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.031    45.599    game/obj1_red_reg[0]
  -------------------------------------------------------------------
                         required time                         45.599    
                         arrival time                         -22.990    
  -------------------------------------------------------------------
                         slack                                 22.609    

Slack (MET) :             22.730ns  (required time - arrival time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_grn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        16.717ns  (logic 8.423ns (50.387%)  route 8.294ns (49.613%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.846ns = ( 45.566 - 39.720 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.637     6.197    clkfx_BUFG
    SLICE_X2Y41          FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     6.675 r  hcount_reg[2]/Q
                         net (fo=33, routed)          1.232     7.907    game/obj1_red3_0[2]
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.301     8.208 r  game/obj1_red3_i_16/O
                         net (fo=1, routed)           0.000     8.208    game/obj1_red3_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.588 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.588    game/obj1_red3_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.807 f  game/obj1_red3_i_12/O[0]
                         net (fo=3, routed)           0.822     9.629    game/obj1_red3_i_12_n_7
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.295     9.924 r  game/obj1_red3_i_13/O
                         net (fo=4, routed)           1.003    10.927    game/obj1_red3_i_13_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.152    11.079 r  game/obj1_red3_i_3/O
                         net (fo=2, routed)           0.713    11.792    game/obj1_red3_i_3_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.238    16.030 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.032    game/obj1_red3_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    17.550 f  game/obj1_red2/P[20]
                         net (fo=1, routed)           1.203    18.753    game/obj1_red2_n_85
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.124    18.877 f  game/obj1_red[1]_i_64/O
                         net (fo=1, routed)           0.452    19.329    game/obj1_red[1]_i_64_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    19.453 f  game/obj1_red[1]_i_55/O
                         net (fo=1, routed)           0.966    20.419    game/obj1_red[1]_i_55_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I5_O)        0.124    20.543 f  game/obj1_red[1]_i_23/O
                         net (fo=2, routed)           0.580    21.123    game/obj1_red[1]_i_23_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.116    21.239 f  game/obj1_red[1]_i_6/O
                         net (fo=6, routed)           1.321    22.560    game/obj1_red[1]_i_6_n_0
    SLICE_X1Y39          LUT2 (Prop_lut2_I0_O)        0.354    22.914 r  game/obj1_grn[1]_i_1/O
                         net (fo=1, routed)           0.000    22.914    game/obj1_grn[1]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  game/obj1_grn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.517    45.566    game/CLK
    SLICE_X1Y39          FDRE                                         r  game/obj1_grn_reg[1]/C
                         clock pessimism              0.325    45.891    
                         clock uncertainty           -0.323    45.568    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.075    45.643    game/obj1_grn_reg[1]
  -------------------------------------------------------------------
                         required time                         45.643    
                         arrival time                         -22.914    
  -------------------------------------------------------------------
                         slack                                 22.730    

Slack (MET) :             22.865ns  (required time - arrival time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_blu_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        16.587ns  (logic 8.397ns (50.623%)  route 8.190ns (49.377%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.846ns = ( 45.566 - 39.720 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.637     6.197    clkfx_BUFG
    SLICE_X2Y41          FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     6.675 r  hcount_reg[2]/Q
                         net (fo=33, routed)          1.232     7.907    game/obj1_red3_0[2]
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.301     8.208 r  game/obj1_red3_i_16/O
                         net (fo=1, routed)           0.000     8.208    game/obj1_red3_i_16_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.588 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.588    game/obj1_red3_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.807 f  game/obj1_red3_i_12/O[0]
                         net (fo=3, routed)           0.822     9.629    game/obj1_red3_i_12_n_7
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.295     9.924 r  game/obj1_red3_i_13/O
                         net (fo=4, routed)           1.003    10.927    game/obj1_red3_i_13_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.152    11.079 r  game/obj1_red3_i_3/O
                         net (fo=2, routed)           0.713    11.792    game/obj1_red3_i_3_n_0
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.238    16.030 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.032    game/obj1_red3_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    17.550 f  game/obj1_red2/P[20]
                         net (fo=1, routed)           1.203    18.753    game/obj1_red2_n_85
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.124    18.877 f  game/obj1_red[1]_i_64/O
                         net (fo=1, routed)           0.452    19.329    game/obj1_red[1]_i_64_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.124    19.453 f  game/obj1_red[1]_i_55/O
                         net (fo=1, routed)           0.966    20.419    game/obj1_red[1]_i_55_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I5_O)        0.124    20.543 f  game/obj1_red[1]_i_23/O
                         net (fo=2, routed)           0.580    21.123    game/obj1_red[1]_i_23_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.116    21.239 f  game/obj1_red[1]_i_6/O
                         net (fo=6, routed)           1.217    22.456    game/obj1_red[1]_i_6_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.328    22.784 r  game/obj1_blu[1]_i_1/O
                         net (fo=1, routed)           0.000    22.784    game/obj1_blu[1]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  game/obj1_blu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.517    45.566    game/CLK
    SLICE_X2Y39          FDRE                                         r  game/obj1_blu_reg[1]/C
                         clock pessimism              0.325    45.891    
                         clock uncertainty           -0.323    45.568    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.081    45.649    game/obj1_blu_reg[1]
  -------------------------------------------------------------------
                         required time                         45.649    
                         arrival time                         -22.784    
  -------------------------------------------------------------------
                         slack                                 22.865    

Slack (MET) :             24.461ns  (required time - arrival time)
  Source:                 game/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/ball_dy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        14.906ns  (logic 3.090ns (20.729%)  route 11.816ns (79.271%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 45.557 - 39.720 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.567     6.127    game/CLK
    SLICE_X11Y40         FDRE                                         r  game/ball_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     6.583 r  game/ball_x_reg[4]/Q
                         net (fo=77, routed)          3.444    10.027    game/ball_x_reg_n_0_[4]
    SLICE_X8Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.179 f  game/i__carry__0_i_7__0/O
                         net (fo=11, routed)          0.941    11.120    game/i__carry__0_i_7__0_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.348    11.468 f  game/i__carry__0_i_1__3/O
                         net (fo=233, routed)         2.407    13.875    game/p_0_in_0[31]
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.124    13.999 r  game/blocks[6]_i_12/O
                         net (fo=1, routed)           0.000    13.999    game/blocks[6]_i_12_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.549 r  game/blocks_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.549    game/blocks_reg[6]_i_6_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.706 f  game/blocks_reg[6]_i_4/CO[1]
                         net (fo=4, routed)           1.036    15.742    game/is_colliding379_in
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.329    16.071 r  game/blocks[6]_i_2/O
                         net (fo=7, routed)           1.209    17.280    game/blocks[6]_i_2_n_0
    SLICE_X4Y54          LUT3 (Prop_lut3_I0_O)        0.152    17.432 r  game/blocks[36]_i_2/O
                         net (fo=6, routed)           0.303    17.734    game/blocks[36]_i_2_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.326    18.060 r  game/ball_dy[0]_i_14/O
                         net (fo=1, routed)           0.433    18.493    game/ball_dy[0]_i_14_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124    18.617 r  game/ball_dy[0]_i_5/O
                         net (fo=2, routed)           0.773    19.390    game/ball_dy[0]_i_5_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124    19.514 f  game/ball_dy[2]_i_14/O
                         net (fo=2, routed)           0.433    19.947    game/ball_dy[2]_i_14_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I0_O)        0.124    20.071 r  game/ball_dy[2]_i_6/O
                         net (fo=3, routed)           0.838    20.909    game/ball_dy
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.124    21.033 r  game/ball_dy[1]_i_1/O
                         net (fo=1, routed)           0.000    21.033    game/ball_dy[1]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  game/ball_dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.509    45.557    game/CLK
    SLICE_X3Y56          FDRE                                         r  game/ball_dy_reg[1]/C
                         clock pessimism              0.231    45.788    
                         clock uncertainty           -0.323    45.466    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.029    45.495    game/ball_dy_reg[1]
  -------------------------------------------------------------------
                         required time                         45.495    
                         arrival time                         -21.033    
  -------------------------------------------------------------------
                         slack                                 24.461    

Slack (MET) :             24.698ns  (required time - arrival time)
  Source:                 game/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/ball_dy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        14.671ns  (logic 3.090ns (21.061%)  route 11.581ns (78.939%))
  Logic Levels:           12  (CARRY4=2 LUT1=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 45.557 - 39.720 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.567     6.127    game/CLK
    SLICE_X11Y40         FDRE                                         r  game/ball_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     6.583 r  game/ball_x_reg[4]/Q
                         net (fo=77, routed)          3.444    10.027    game/ball_x_reg_n_0_[4]
    SLICE_X8Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.179 f  game/i__carry__0_i_7__0/O
                         net (fo=11, routed)          0.941    11.120    game/i__carry__0_i_7__0_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.348    11.468 f  game/i__carry__0_i_1__3/O
                         net (fo=233, routed)         2.407    13.875    game/p_0_in_0[31]
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.124    13.999 r  game/blocks[6]_i_12/O
                         net (fo=1, routed)           0.000    13.999    game/blocks[6]_i_12_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.549 r  game/blocks_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.549    game/blocks_reg[6]_i_6_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.706 f  game/blocks_reg[6]_i_4/CO[1]
                         net (fo=4, routed)           1.036    15.742    game/is_colliding379_in
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.329    16.071 r  game/blocks[6]_i_2/O
                         net (fo=7, routed)           1.209    17.280    game/blocks[6]_i_2_n_0
    SLICE_X4Y54          LUT3 (Prop_lut3_I0_O)        0.152    17.432 r  game/blocks[36]_i_2/O
                         net (fo=6, routed)           0.303    17.734    game/blocks[36]_i_2_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.326    18.060 r  game/ball_dy[0]_i_14/O
                         net (fo=1, routed)           0.433    18.493    game/ball_dy[0]_i_14_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124    18.617 r  game/ball_dy[0]_i_5/O
                         net (fo=2, routed)           0.773    19.390    game/ball_dy[0]_i_5_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124    19.514 f  game/ball_dy[2]_i_14/O
                         net (fo=2, routed)           0.433    19.947    game/ball_dy[2]_i_14_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I0_O)        0.124    20.071 r  game/ball_dy[2]_i_6/O
                         net (fo=3, routed)           0.603    20.674    game/ball_dy
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.124    20.798 r  game/ball_dy[2]_i_1/O
                         net (fo=1, routed)           0.000    20.798    game/ball_dy[2]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  game/ball_dy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.509    45.557    game/CLK
    SLICE_X3Y56          FDRE                                         r  game/ball_dy_reg[2]/C
                         clock pessimism              0.231    45.788    
                         clock uncertainty           -0.323    45.466    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.031    45.497    game/ball_dy_reg[2]
  -------------------------------------------------------------------
                         required time                         45.497    
                         arrival time                         -20.798    
  -------------------------------------------------------------------
                         slack                                 24.698    

Slack (MET) :             24.788ns  (required time - arrival time)
  Source:                 game/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/ball_dy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        14.625ns  (logic 2.721ns (18.605%)  route 11.904ns (81.395%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns = ( 45.554 - 39.720 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.567     6.127    game/CLK
    SLICE_X11Y40         FDRE                                         r  game/ball_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     6.583 r  game/ball_x_reg[4]/Q
                         net (fo=77, routed)          3.444    10.027    game/ball_x_reg_n_0_[4]
    SLICE_X8Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.179 f  game/i__carry__0_i_7__0/O
                         net (fo=11, routed)          0.941    11.120    game/i__carry__0_i_7__0_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.348    11.468 f  game/i__carry__0_i_1__3/O
                         net (fo=233, routed)         1.661    13.129    game/p_0_in_0[31]
    SLICE_X7Y50          LUT1 (Prop_lut1_I0_O)        0.124    13.253 r  game/blocks[3]_i_14/O
                         net (fo=1, routed)           0.000    13.253    game/blocks[3]_i_14_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.803 r  game/blocks_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.803    game/blocks_reg[3]_i_6_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  game/blocks_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           1.179    15.096    game/is_colliding394_in
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.220 f  game/blocks[3]_i_2/O
                         net (fo=6, routed)           1.685    16.905    game/blocks[3]_i_2_n_0
    SLICE_X3Y55          LUT3 (Prop_lut3_I0_O)        0.154    17.059 f  game/blocks[33]_i_2/O
                         net (fo=6, routed)           0.863    17.922    game/blocks[33]_i_2_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.327    18.249 f  game/ball_dy[0]_i_8/O
                         net (fo=2, routed)           0.996    19.245    game/ball_dy[0]_i_8_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124    19.369 f  game/ball_dy[0]_i_4/O
                         net (fo=1, routed)           0.670    20.040    game/ball_dy[0]_i_4_n_0
    SLICE_X7Y56          LUT5 (Prop_lut5_I3_O)        0.124    20.164 r  game/ball_dy[0]_i_2/O
                         net (fo=1, routed)           0.464    20.628    game/ball_dy[0]_i_2_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124    20.752 r  game/ball_dy[0]_i_1/O
                         net (fo=1, routed)           0.000    20.752    game/ball_dy[0]_i_1_n_0
    SLICE_X6Y57          FDRE                                         r  game/ball_dy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.506    45.554    game/CLK
    SLICE_X6Y57          FDRE                                         r  game/ball_dy_reg[0]/C
                         clock pessimism              0.231    45.785    
                         clock uncertainty           -0.323    45.463    
    SLICE_X6Y57          FDRE (Setup_fdre_C_D)        0.077    45.540    game/ball_dy_reg[0]
  -------------------------------------------------------------------
                         required time                         45.540    
                         arrival time                         -20.752    
  -------------------------------------------------------------------
                         slack                                 24.788    

Slack (MET) :             27.125ns  (required time - arrival time)
  Source:                 game/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/blocks_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        12.244ns  (logic 2.594ns (21.186%)  route 9.650ns (78.814%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 45.555 - 39.720 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.567     6.127    game/CLK
    SLICE_X11Y40         FDRE                                         r  game/ball_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     6.583 r  game/ball_x_reg[4]/Q
                         net (fo=77, routed)          3.444    10.027    game/ball_x_reg_n_0_[4]
    SLICE_X8Y52          LUT3 (Prop_lut3_I1_O)        0.152    10.179 f  game/i__carry__0_i_7__0/O
                         net (fo=11, routed)          0.941    11.120    game/i__carry__0_i_7__0_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.348    11.468 f  game/i__carry__0_i_1__3/O
                         net (fo=233, routed)         2.407    13.875    game/p_0_in_0[31]
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.124    13.999 r  game/blocks[6]_i_12/O
                         net (fo=1, routed)           0.000    13.999    game/blocks[6]_i_12_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.549 r  game/blocks_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.549    game/blocks_reg[6]_i_6_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.706 r  game/blocks_reg[6]_i_4/CO[1]
                         net (fo=4, routed)           1.036    15.742    game/is_colliding379_in
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.329    16.071 f  game/blocks[6]_i_2/O
                         net (fo=7, routed)           1.209    17.280    game/blocks[6]_i_2_n_0
    SLICE_X4Y54          LUT3 (Prop_lut3_I0_O)        0.152    17.432 f  game/blocks[36]_i_2/O
                         net (fo=6, routed)           0.613    18.045    game/blocks[36]_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.326    18.371 r  game/blocks[36]_i_1/O
                         net (fo=1, routed)           0.000    18.371    game/blocks[36]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  game/blocks_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.507    45.555    game/CLK
    SLICE_X4Y55          FDRE                                         r  game/blocks_reg[36]/C
                         clock pessimism              0.231    45.786    
                         clock uncertainty           -0.323    45.464    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)        0.032    45.496    game/blocks_reg[36]
  -------------------------------------------------------------------
                         required time                         45.496    
                         arrival time                         -18.371    
  -------------------------------------------------------------------
                         slack                                 27.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.427%)  route 0.190ns (50.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.843    clkfx_BUFG
    SLICE_X4Y47          FDRE                                         r  hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.141     1.984 r  hcount_reg[5]/Q
                         net (fo=35, routed)          0.190     2.174    hcount_reg[5]
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.045     2.219 r  hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     2.219    plusOp[8]
    SLICE_X2Y48          FDRE                                         r  hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.867     2.394    clkfx_BUFG
    SLICE_X2Y48          FDRE                                         r  hcount_reg[8]/C
                         clock pessimism             -0.512     1.882    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.121     2.003    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 game/blocks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/blocks_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.840    game/CLK
    SLICE_X5Y55          FDRE                                         r  game/blocks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  game/blocks_reg[9]/Q
                         net (fo=4, routed)           0.132     2.113    game/p_18_in239_in
    SLICE_X5Y55          LUT6 (Prop_lut6_I5_O)        0.045     2.158 r  game/blocks[9]_i_1/O
                         net (fo=1, routed)           0.000     2.158    game/blocks[9]_i_1_n_0
    SLICE_X5Y55          FDRE                                         r  game/blocks_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.861     2.389    game/CLK
    SLICE_X5Y55          FDRE                                         r  game/blocks_reg[9]/C
                         clock pessimism             -0.549     1.840    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.092     1.932    game/blocks_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 game/paddle_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/paddle_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.705%)  route 0.130ns (38.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.564     1.813    game/CLK
    SLICE_X8Y38          FDRE                                         r  game/paddle_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     1.977 r  game/paddle_x_reg[7]/Q
                         net (fo=29, routed)          0.130     2.106    game/paddle_x_reg[7]
    SLICE_X9Y38          LUT6 (Prop_lut6_I4_O)        0.045     2.151 r  game/paddle_x[8]_i_1/O
                         net (fo=1, routed)           0.000     2.151    game/p_0_in[8]
    SLICE_X9Y38          FDRE                                         r  game/paddle_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.834     2.361    game/CLK
    SLICE_X9Y38          FDRE                                         r  game/paddle_x_reg[8]/C
                         clock pessimism             -0.535     1.826    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.092     1.918    game/paddle_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 game/game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/ball_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.148%)  route 0.209ns (52.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.843    game/CLK
    SLICE_X4Y48          FDRE                                         r  game/game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.984 f  game/game_over_reg/Q
                         net (fo=48, routed)          0.209     2.192    game/game_over_reg_n_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I2_O)        0.045     2.237 r  game/ball_y[3]_i_1/O
                         net (fo=1, routed)           0.000     2.237    game/ball_y[3]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  game/ball_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.867     2.394    game/CLK
    SLICE_X2Y49          FDRE                                         r  game/ball_y_reg[3]/C
                         clock pessimism             -0.512     1.882    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.120     2.002    game/ball_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 game/blocks_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/blocks_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.840    game/CLK
    SLICE_X6Y55          FDRE                                         r  game/blocks_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     2.004 r  game/blocks_reg[8]/Q
                         net (fo=4, routed)           0.149     2.153    game/p_16_in237_in
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.045     2.198 r  game/blocks[8]_i_1/O
                         net (fo=1, routed)           0.000     2.198    game/blocks[8]_i_1_n_0
    SLICE_X6Y55          FDRE                                         r  game/blocks_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.861     2.389    game/CLK
    SLICE_X6Y55          FDRE                                         r  game/blocks_reg[8]/C
                         clock pessimism             -0.549     1.840    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     1.961    game/blocks_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 game/blocks_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/blocks_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.842    game/CLK
    SLICE_X2Y55          FDRE                                         r  game/blocks_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164     2.006 r  game/blocks_reg[35]/Q
                         net (fo=3, routed)           0.149     2.155    game/p_0_in146_in
    SLICE_X2Y55          LUT6 (Prop_lut6_I5_O)        0.045     2.200 r  game/blocks[35]_i_1/O
                         net (fo=1, routed)           0.000     2.200    game/blocks[35]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  game/blocks_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.391    game/CLK
    SLICE_X2Y55          FDRE                                         r  game/blocks_reg[35]/C
                         clock pessimism             -0.549     1.842    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.121     1.963    game/blocks_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 game/game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/ball_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.508%)  route 0.424ns (69.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.843    game/CLK
    SLICE_X4Y48          FDRE                                         r  game/game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.984 r  game/game_over_reg/Q
                         net (fo=48, routed)          0.424     2.407    game/game_over_reg_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.045     2.452 r  game/ball_y[8]_i_1/O
                         net (fo=1, routed)           0.000     2.452    game/ball_y[8]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  game/ball_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.864     2.392    game/CLK
    SLICE_X3Y50          FDRE                                         r  game/ball_y_reg[8]/C
                         clock pessimism             -0.278     2.114    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     2.205    game/ball_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.212ns (52.518%)  route 0.192ns (47.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.843    clkfx_BUFG
    SLICE_X2Y40          FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     2.007 r  hcount_reg[0]/Q
                         net (fo=27, routed)          0.192     2.198    hcount_reg[0]
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.048     2.246 r  hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     2.246    plusOp[2]
    SLICE_X2Y41          FDRE                                         r  hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.865     2.392    clkfx_BUFG
    SLICE_X2Y41          FDRE                                         r  hcount_reg[2]/C
                         clock pessimism             -0.533     1.859    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.131     1.990    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 game/paddle_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/paddle_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.032%)  route 0.171ns (44.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.563     1.812    game/CLK
    SLICE_X8Y37          FDRE                                         r  game/paddle_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.976 r  game/paddle_x_reg[0]/Q
                         net (fo=20, routed)          0.171     2.146    game/paddle_x_reg[0]
    SLICE_X8Y37          LUT6 (Prop_lut6_I3_O)        0.045     2.191 r  game/paddle_x[4]_i_1/O
                         net (fo=1, routed)           0.000     2.191    game/p_0_in[4]
    SLICE_X8Y37          FDRE                                         r  game/paddle_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.832     2.359    game/CLK
    SLICE_X8Y37          FDRE                                         r  game/paddle_x_reg[4]/C
                         clock pessimism             -0.547     1.812    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.121     1.933    game/paddle_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 game/blocks_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/blocks_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.767%)  route 0.173ns (45.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.842    game/CLK
    SLICE_X2Y55          FDRE                                         r  game/blocks_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164     2.006 r  game/blocks_reg[32]/Q
                         net (fo=3, routed)           0.173     2.178    game/p_0_in134_in
    SLICE_X2Y55          LUT6 (Prop_lut6_I5_O)        0.045     2.223 r  game/blocks[32]_i_1/O
                         net (fo=1, routed)           0.000     2.223    game/blocks[32]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  game/blocks_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.391    game/CLK
    SLICE_X2Y55          FDRE                                         r  game/blocks_reg[32]/C
                         clock pessimism             -0.549     1.842    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.121     1.963    game/blocks_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfx
Waveform(ns):       { 0.000 19.860 }
Period(ns):         39.720
Sources:            { cmt/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.720      37.565     BUFGCTRL_X0Y0    clkfx_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.720      38.471     MMCME2_ADV_X0Y0  cmt/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X0Y37      blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X0Y38      frame_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X2Y40      hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X2Y41      hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X2Y41      hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X2Y40      hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X2Y40      hcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X4Y47      hcount_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.720      173.640    MMCME2_ADV_X0Y0  cmt/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X0Y37      blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X0Y37      blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X0Y38      frame_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X0Y38      frame_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y40      hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y40      hcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y41      hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y41      hcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y41      hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y41      hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X0Y37      blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X0Y37      blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X0Y38      frame_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X0Y38      frame_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y40      hcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y40      hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y41      hcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y41      hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y41      hcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y41      hcount_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.141 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    44.374    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    44.462 f  cmt/CLKFBOUT
                         net (fo=1, routed)           0.014    44.476    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.734 r  cmt/CLKFBOUT
                         net (fo=1, routed)           0.005     0.739    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfx
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/obj1_grn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.060ns  (logic 4.467ns (63.277%)  route 2.593ns (36.723%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.636     6.196    game/CLK
    SLICE_X1Y39          FDRE                                         r  game/obj1_grn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.419     6.615 r  game/obj1_grn_reg[1]/Q
                         net (fo=1, routed)           0.867     7.482    game/obj1_grn[1]
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.327     7.809 r  game/green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.726     9.535    green_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.721    13.256 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.256    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_blu_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.795ns  (logic 4.400ns (64.751%)  route 2.395ns (35.249%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.636     6.196    game/CLK
    SLICE_X2Y39          FDRE                                         r  game/obj1_blu_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     6.714 r  game/obj1_blu_reg[1]/Q
                         net (fo=1, routed)           0.575     7.289    game/obj1_blu[1]
    SLICE_X0Y38          LUT2 (Prop_lut2_I0_O)        0.150     7.439 r  game/blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.820     9.259    blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.732    12.991 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.991    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 4.321ns (63.619%)  route 2.471ns (36.381%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.636     6.196    game/CLK
    SLICE_X3Y39          FDRE                                         r  game/obj1_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     6.652 r  game/obj1_red_reg[1]/Q
                         net (fo=1, routed)           0.800     7.452    game/obj1_red[1]
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.152     7.604 r  game/red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.275    red_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.713    12.989 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.989    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_blu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.655ns  (logic 4.137ns (62.167%)  route 2.518ns (37.833%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.636     6.196    game/CLK
    SLICE_X2Y39          FDRE                                         r  game/obj1_blu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     6.714 r  game/obj1_blu_reg[0]/Q
                         net (fo=1, routed)           0.801     7.515    game/obj1_blu[0]
    SLICE_X0Y38          LUT2 (Prop_lut2_I0_O)        0.124     7.639 r  game/blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     9.356    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.851 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.851    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.587ns  (logic 4.109ns (62.378%)  route 2.478ns (37.622%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.636     6.196    game/CLK
    SLICE_X3Y39          FDRE                                         r  game/obj1_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     6.652 r  game/obj1_red_reg[0]/Q
                         net (fo=1, routed)           0.792     7.444    game/obj1_red[0]
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  game/red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.686     9.254    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.783 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.783    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 4.104ns (62.305%)  route 2.483ns (37.695%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.634     6.194    clkfx_BUFG
    SLICE_X0Y37          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     6.650 f  blank_reg/Q
                         net (fo=6, routed)           0.812     7.462    game/blank
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124     7.586 r  game/green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.257    green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.780 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.780    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.028ns  (logic 3.975ns (65.936%)  route 2.053ns (34.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.638     6.198    clkfx_BUFG
    SLICE_X3Y44          FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     6.654 r  hsync_reg/Q
                         net (fo=1, routed)           2.053     8.707    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.226 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.226    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.630ns  (logic 3.959ns (70.329%)  route 1.670ns (29.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.633     6.193    clkfx_BUFG
    SLICE_X1Y35          FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     6.649 r  vsync_reg/Q
                         net (fo=1, routed)           1.670     8.319    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.823 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.823    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.346ns (79.999%)  route 0.336ns (20.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.840    clkfx_BUFG
    SLICE_X1Y35          FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  vsync_reg/Q
                         net (fo=1, routed)           0.336     2.317    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.522 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.522    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_grn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.411ns (76.266%)  route 0.439ns (23.734%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.842    game/CLK
    SLICE_X1Y39          FDRE                                         r  game/obj1_grn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  game/obj1_grn_reg[0]/Q
                         net (fo=1, routed)           0.097     2.080    game/obj1_grn[0]
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.045     2.125 r  game/green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.467    green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.691 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.691    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.361ns (73.547%)  route 0.489ns (26.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.595     1.844    clkfx_BUFG
    SLICE_X3Y44          FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.985 r  hsync_reg/Q
                         net (fo=1, routed)           0.489     2.474    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.694 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.694    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.383ns (72.248%)  route 0.531ns (27.752%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.841    clkfx_BUFG
    SLICE_X0Y37          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.982 f  blank_reg/Q
                         net (fo=6, routed)           0.167     2.149    game/blank
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.045     2.194 r  game/blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.364     2.558    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.754 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.754    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.416ns (70.839%)  route 0.583ns (29.161%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.841    clkfx_BUFG
    SLICE_X0Y37          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.982 f  blank_reg/Q
                         net (fo=6, routed)           0.231     2.213    game/blank
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.045     2.258 r  game/red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.610    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.840 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.840    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.464ns (72.024%)  route 0.569ns (27.976%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.841    clkfx_BUFG
    SLICE_X0Y37          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.982 f  blank_reg/Q
                         net (fo=6, routed)           0.231     2.213    game/blank
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.049     2.262 r  game/red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.599    red_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.274     3.873 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.873    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.482ns (72.280%)  route 0.568ns (27.720%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.841    clkfx_BUFG
    SLICE_X0Y37          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.982 f  blank_reg/Q
                         net (fo=6, routed)           0.167     2.149    game/blank
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.049     2.198 r  game/blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.401     2.599    blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         1.292     3.891 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.891    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.465ns (68.964%)  route 0.659ns (31.036%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.841    clkfx_BUFG
    SLICE_X0Y37          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.982 f  blank_reg/Q
                         net (fo=6, routed)           0.303     2.284    game/blank
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.042     2.326 r  game/green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.683    green_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.282     3.965 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.965    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkfx

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_dy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.756ns  (logic 2.565ns (26.291%)  route 7.191ns (73.709%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT6=6)
  Clock Path Skew:        5.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          4.160     5.623    game/btn_IBUF[0]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.150     5.773 f  game/ball_dx[0]_i_2/O
                         net (fo=2, routed)           1.051     6.824    game/ball_dx[0]_i_2_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.332     7.156 r  game/ball_dy[2]_i_34/O
                         net (fo=1, routed)           0.445     7.601    game/ball_dy[2]_i_34_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124     7.725 r  game/ball_dy[2]_i_27/O
                         net (fo=1, routed)           0.304     8.030    game/ball_dy[2]_i_27_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I4_O)        0.124     8.154 r  game/ball_dy[2]_i_17/O
                         net (fo=1, routed)           0.522     8.676    game/ball_dy[2]_i_17_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  game/ball_dy[2]_i_10/O
                         net (fo=1, routed)           0.445     9.245    game/ball_dy[2]_i_10_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.369 r  game/ball_dy[2]_i_4/O
                         net (fo=1, routed)           0.263     9.632    game/ball_dy[2]_i_4_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I2_O)        0.124     9.756 r  game/ball_dy[2]_i_1/O
                         net (fo=1, routed)           0.000     9.756    game/ball_dy[2]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  game/ball_dy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.509     5.837    game/CLK
    SLICE_X3Y56          FDRE                                         r  game/ball_dy_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_dy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.814ns  (logic 2.433ns (27.604%)  route 6.381ns (72.396%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=5)
  Clock Path Skew:        5.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          4.430     5.893    game/btn_IBUF[0]
    SLICE_X8Y56          LUT4 (Prop_lut4_I0_O)        0.146     6.039 r  game/ball_dy[1]_i_23/O
                         net (fo=1, routed)           0.594     6.633    game/ball_dy[1]_i_23_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.328     6.961 r  game/ball_dy[1]_i_20/O
                         net (fo=1, routed)           0.162     7.122    game/ball_dy[1]_i_20_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.124     7.246 r  game/ball_dy[1]_i_13/O
                         net (fo=1, routed)           0.532     7.779    game/ball_dy[1]_i_13_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I2_O)        0.124     7.903 r  game/ball_dy[1]_i_7/O
                         net (fo=1, routed)           0.320     8.222    game/ball_dy[1]_i_7_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I2_O)        0.124     8.346 r  game/ball_dy[1]_i_3/O
                         net (fo=1, routed)           0.343     8.690    game/ball_dy[1]_i_3_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I2_O)        0.124     8.814 r  game/ball_dy[1]_i_1/O
                         net (fo=1, routed)           0.000     8.814    game/ball_dy[1]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  game/ball_dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.509     5.837    game/CLK
    SLICE_X3Y56          FDRE                                         r  game/ball_dy_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/paddle_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.666ns  (logic 2.080ns (24.005%)  route 6.586ns (75.995%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=14, routed)          4.799     6.256    game/btn_IBUF[1]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.380 r  game/paddle_x[9]_i_4/O
                         net (fo=10, routed)          0.867     7.247    game/paddle_x[9]_i_4_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.152     7.399 r  game/paddle_x[5]_i_2/O
                         net (fo=1, routed)           0.919     8.318    game/paddle_x[5]_i_2_n_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I3_O)        0.348     8.666 r  game/paddle_x[5]_i_1/O
                         net (fo=1, routed)           0.000     8.666    game/p_0_in[5]
    SLICE_X6Y37          FDRE                                         r  game/paddle_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.513     5.842    game/CLK
    SLICE_X6Y37          FDRE                                         r  game/paddle_x_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_dx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.104ns  (logic 1.945ns (24.001%)  route 6.159ns (75.999%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        5.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          4.160     5.623    game/btn_IBUF[0]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.150     5.773 f  game/ball_dx[0]_i_2/O
                         net (fo=2, routed)           1.397     7.170    game/ball_dx[0]_i_2_n_0
    SLICE_X8Y40          LUT5 (Prop_lut5_I0_O)        0.332     7.502 r  game/ball_dx[0]_i_1/O
                         net (fo=1, routed)           0.601     8.104    game/ball_dx[0]_i_1_n_0
    SLICE_X10Y40         FDRE                                         r  game/ball_dx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.449     5.778    game/CLK
    SLICE_X10Y40         FDRE                                         r  game/ball_dx_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/paddle_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.976ns  (logic 1.704ns (21.365%)  route 6.272ns (78.635%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=14, routed)          4.799     6.256    game/btn_IBUF[1]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.380 r  game/paddle_x[9]_i_4/O
                         net (fo=10, routed)          0.867     7.247    game/paddle_x[9]_i_4_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.124     7.371 r  game/paddle_x[3]_i_1/O
                         net (fo=1, routed)           0.606     7.976    game/p_0_in[3]
    SLICE_X9Y37          FDRE                                         r  game/paddle_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.446     5.775    game/CLK
    SLICE_X9Y37          FDRE                                         r  game/paddle_x_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/paddle_x_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.690ns  (logic 1.587ns (20.636%)  route 6.103ns (79.364%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          5.485     6.948    game/btn_IBUF[0]
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  game/paddle_x[9]_i_1/O
                         net (fo=10, routed)          0.618     7.690    game/paddle_x
    SLICE_X8Y38          FDRE                                         r  game/paddle_x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.447     5.776    game/CLK
    SLICE_X8Y38          FDRE                                         r  game/paddle_x_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/paddle_x_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.667ns  (logic 1.587ns (20.699%)  route 6.080ns (79.301%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          5.485     6.948    game/btn_IBUF[0]
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  game/paddle_x[9]_i_1/O
                         net (fo=10, routed)          0.595     7.667    game/paddle_x
    SLICE_X6Y37          FDRE                                         r  game/paddle_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.513     5.842    game/CLK
    SLICE_X6Y37          FDRE                                         r  game/paddle_x_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/paddle_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.621ns  (logic 1.587ns (20.823%)  route 6.034ns (79.177%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          5.485     6.948    game/btn_IBUF[0]
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  game/paddle_x[9]_i_1/O
                         net (fo=10, routed)          0.550     7.621    game/paddle_x
    SLICE_X8Y37          FDRE                                         r  game/paddle_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.446     5.775    game/CLK
    SLICE_X8Y37          FDRE                                         r  game/paddle_x_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/paddle_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.621ns  (logic 1.587ns (20.823%)  route 6.034ns (79.177%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          5.485     6.948    game/btn_IBUF[0]
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  game/paddle_x[9]_i_1/O
                         net (fo=10, routed)          0.550     7.621    game/paddle_x
    SLICE_X8Y37          FDRE                                         r  game/paddle_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.446     5.775    game/CLK
    SLICE_X8Y37          FDRE                                         r  game/paddle_x_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/paddle_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.621ns  (logic 1.587ns (20.823%)  route 6.034ns (79.177%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          5.485     6.948    game/btn_IBUF[0]
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  game/paddle_x[9]_i_1/O
                         net (fo=10, routed)          0.550     7.621    game/paddle_x
    SLICE_X8Y37          FDRE                                         r  game/paddle_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         1.446     5.775    game/CLK
    SLICE_X8Y37          FDRE                                         r  game/paddle_x_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/game_started_reg/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.269ns (16.355%)  route 1.377ns (83.645%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=14, routed)          1.261     1.486    game/btn_IBUF[1]
    SLICE_X1Y54          LUT5 (Prop_lut5_I0_O)        0.045     1.531 r  game/game_started_i_1/O
                         net (fo=1, routed)           0.116     1.647    game/game_started_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  game/game_started_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.391    game/CLK
    SLICE_X1Y54          FDRE                                         r  game/game_started_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_dy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.720ns  (logic 0.269ns (15.655%)  route 1.451ns (84.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=14, routed)          1.451     1.675    game/btn_IBUF[1]
    SLICE_X6Y57          LUT6 (Prop_lut6_I3_O)        0.045     1.720 r  game/ball_dy[0]_i_1/O
                         net (fo=1, routed)           0.000     1.720    game/ball_dy[0]_i_1_n_0
    SLICE_X6Y57          FDRE                                         r  game/ball_dy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.388    game/CLK
    SLICE_X6Y57          FDRE                                         r  game/ball_dy_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.767ns  (logic 0.276ns (15.619%)  route 1.491ns (84.381%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          1.275     1.506    game/btn_IBUF[0]
    SLICE_X1Y54          LUT4 (Prop_lut4_I1_O)        0.045     1.551 r  game/ball_x[8]_i_2/O
                         net (fo=14, routed)          0.216     1.767    game/ball_x
    SLICE_X2Y50          FDRE                                         r  game/ball_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.864     2.392    game/CLK
    SLICE_X2Y50          FDRE                                         r  game/ball_y_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/blocks_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.392ns (21.599%)  route 1.423ns (78.401%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          1.275     1.506    game/btn_IBUF[0]
    SLICE_X1Y54          LUT3 (Prop_lut3_I1_O)        0.051     1.557 r  game/blocks[0]_i_2/O
                         net (fo=40, routed)          0.147     1.705    game/p_1_in[30]
    SLICE_X1Y54          LUT6 (Prop_lut6_I0_O)        0.110     1.815 r  game/blocks[37]_i_1/O
                         net (fo=1, routed)           0.000     1.815    game/blocks[37]_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  game/blocks_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.391    game/CLK
    SLICE_X1Y54          FDRE                                         r  game/blocks_reg[37]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/game_over_reg/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.269ns (14.741%)  route 1.558ns (85.259%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=14, routed)          1.436     1.660    game/btn_IBUF[1]
    SLICE_X4Y48          LUT5 (Prop_lut5_I2_O)        0.045     1.705 r  game/game_over_i_1/O
                         net (fo=1, routed)           0.122     1.827    game/game_over_i_1_n_0
    SLICE_X4Y48          FDRE                                         r  game/game_over_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.865     2.392    game/CLK
    SLICE_X4Y48          FDRE                                         r  game/game_over_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.276ns (15.062%)  route 1.556ns (84.938%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          1.275     1.506    game/btn_IBUF[0]
    SLICE_X1Y54          LUT4 (Prop_lut4_I1_O)        0.045     1.551 r  game/ball_x[8]_i_2/O
                         net (fo=14, routed)          0.281     1.832    game/ball_x
    SLICE_X1Y49          FDRE                                         r  game/ball_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.867     2.394    game/CLK
    SLICE_X1Y49          FDRE                                         r  game/ball_y_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.276ns (15.062%)  route 1.556ns (84.938%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          1.275     1.506    game/btn_IBUF[0]
    SLICE_X1Y54          LUT4 (Prop_lut4_I1_O)        0.045     1.551 r  game/ball_x[8]_i_2/O
                         net (fo=14, routed)          0.281     1.832    game/ball_x
    SLICE_X1Y49          FDRE                                         r  game/ball_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.867     2.394    game/CLK
    SLICE_X1Y49          FDRE                                         r  game/ball_y_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.276ns (15.062%)  route 1.556ns (84.938%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          1.275     1.506    game/btn_IBUF[0]
    SLICE_X1Y54          LUT4 (Prop_lut4_I1_O)        0.045     1.551 r  game/ball_x[8]_i_2/O
                         net (fo=14, routed)          0.281     1.832    game/ball_x
    SLICE_X1Y49          FDRE                                         r  game/ball_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.867     2.394    game/CLK
    SLICE_X1Y49          FDRE                                         r  game/ball_y_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_dy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.843ns  (logic 0.314ns (17.049%)  route 1.529ns (82.951%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=14, routed)          1.310     1.534    game/btn_IBUF[1]
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.045     1.579 r  game/ball_dy[2]_i_6/O
                         net (fo=3, routed)           0.219     1.798    game/ball_dy
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.045     1.843 r  game/ball_dy[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    game/ball_dy[2]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  game/ball_dy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.391    game/CLK
    SLICE_X3Y56          FDRE                                         r  game/ball_dy_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/blocks_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.392ns (21.180%)  route 1.459ns (78.820%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          1.275     1.506    game/btn_IBUF[0]
    SLICE_X1Y54          LUT3 (Prop_lut3_I1_O)        0.051     1.557 r  game/blocks[0]_i_2/O
                         net (fo=40, routed)          0.183     1.741    game/p_1_in[30]
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.110     1.851 r  game/blocks[39]_i_1/O
                         net (fo=1, routed)           0.000     1.851    game/blocks[39]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  game/blocks_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.391    game/CLK
    SLICE_X2Y54          FDRE                                         r  game/blocks_reg[39]/C





