Fitter Status : Successful - Fri Mar 06 11:22:02 2020
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : Projet_VHDL
Top-level Entity Name : septseg
Family : MAX 10
Device : 10M50DAF484C7G
Timing Models : Final
Total logic elements : 1,662 / 49,760 ( 3 % )
    Total combinational functions : 1,657 / 49,760 ( 3 % )
    Dedicated logic registers : 420 / 49,760 ( < 1 % )
Total registers : 420
Total pins : 51 / 360 ( 14 % )
Total virtual pins : 0
Total memory bits : 0 / 1,677,312 ( 0 % )
Embedded Multiplier 9-bit elements : 0 / 288 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )
UFM blocks : 0 / 1 ( 0 % )
ADC blocks : 0 / 2 ( 0 % )
