#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Dec  3 10:21:11 2025
# Process ID         : 7712
# Current directory  : C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent28972 C:\Users\ian2112\Documents\GitHub\ECEN-340\Final Lab\final_lab\final_lab.xpr
# Log file           : C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/vivado.log
# Journal file       : C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab\vivado.jou
# Running On         : 25STC151L17
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 265
# CPU Frequency      : 2381 MHz
# CPU Physical cores : 20
# CPU Logical cores  : 20
# Host memory        : 33775 MB
# Swap memory        : 3145 MB
# Total Virtual      : 36921 MB
# Available Virtual  : 23451 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/Downloads/ascii_pixel.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Dec  3 10:24:10 2025] Launched impl_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-12:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.398 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0CC2A
set_property PROGRAM.FILE {C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/TOP_1080P_VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/TOP_1080P_VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.srcs/utils_1/imports/synth_1/square.dcp with file C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/synth_1/TOP_1080P_VGA.dcp
launch_runs synth_1 -jobs 10
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.srcs/sources_1/new/square.v:76]
[Wed Dec  3 10:37:08 2025] Launched synth_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.srcs/sources_1/new/square.v:76]
[Wed Dec  3 10:37:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Dec  3 10:39:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/Downloads/ascii_pixel.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/Downloads/ascii_pixel.coe}}
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Dec  3 10:40:44 2025] Launched synth_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Dec  3 10:41:14 2025] Launched impl_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Dec  3 10:44:28 2025] Launched impl_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-12:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.387 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0CC2A
set_property PROGRAM.FILE {C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/TOP_1080P_VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/TOP_1080P_VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.srcs/utils_1/imports/synth_1/square.dcp with file C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/synth_1/TOP_1080P_VGA.dcp
launch_runs synth_1 -jobs 10
[Wed Dec  3 10:56:10 2025] Launched synth_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLOCK_GEN'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1520.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK_GEN/inst'
Finished Parsing XDC File [c:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK_GEN/inst'
Parsing XDC File [c:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK_GEN/inst'
INFO: [Common 17-41] Interrupt caught. Command should exit soon. [c:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Common 17-344] 'get_clocks' was cancelled [c:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [c:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK_GEN/inst'
Parsing XDC File [C:/Users/ian2112/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/ian2112/Downloads/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2120.152 ; gain = 783.680
INFO: [Common 17-344] 'open_run' was cancelled
launch_runs impl_1 -jobs 10
[Wed Dec  3 10:57:00 2025] Launched impl_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Dec  3 10:57:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/runme.log
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Dec  3 10:58:32 2025] Launched impl_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-12:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2120.152 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0CC2A
set_property PROGRAM.FILE {C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/TOP_1080P_VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/TOP_1080P_VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/TOP_1080P_VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/TOP_1080P_VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.srcs/utils_1/imports/synth_1/square.dcp with file C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/synth_1/TOP_1080P_VGA.dcp
launch_runs synth_1 -jobs 10
[Wed Dec  3 11:08:33 2025] Launched synth_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Dec  3 11:09:01 2025] Launched impl_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Dec  3 11:09:39 2025] Launched impl_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-12:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2120.152 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0CC2A
set_property PROGRAM.FILE {C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/TOP_1080P_VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/TOP_1080P_VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.srcs/utils_1/imports/synth_1/square.dcp with file C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/synth_1/TOP_1080P_VGA.dcp
launch_runs synth_1 -jobs 10
[Wed Dec  3 11:12:53 2025] Launched synth_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Dec  3 11:13:58 2025] Launched synth_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Dec  3 11:14:27 2025] Launched impl_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Dec  3 11:15:13 2025] Launched impl_1...
Run output will be captured here: C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-12:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2120.152 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0CC2A
set_property PROGRAM.FILE {C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/TOP_1080P_VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ian2112/Documents/GitHub/ECEN-340/Final Lab/final_lab/final_lab.runs/impl_1/TOP_1080P_VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA0CC2A
