//Petronela
csl_field f(4),ff(5);
csl_register_file r1{
  r1(){
    set_width(16);
    set_depth(24);
    create_rtl_module();
    add_logic(read_valid);
  }
};

csl_register_file r2{
  r2(){
     set_width(23);
     set_depth(30);
     set_clock_name("clk");
  }
};
csl_register_file r3{
  r3(){
    set_depth(4);
    set_width(6);
  }
};
csl_register_file r6{
  r6(){
    set_width(33);
    set_depth(10);
    set_wr_data_name("data");
  }
};
csl_register_file r5{
  r5(){
    set_width(11);
    set_depth(44);
    set_valid_name("reg");
  }
};
csl_register_file r4{
  r4(){
    set_width(52);
    set_depth(30);
    add_logic(read_valid);
  }
};
csl_register_file r15{
  r15(){
    set_width(12);
    set_depth(23);
    set_rd_addr_name("addr");
  }
};
csl_register_file r7{
  r7(){
    set_depth(13);
    set_width(45);
  }
};
csl_register_file r10{
  r10(){
    set_depth(30);
    set_width(22);
    create_rtl_module();
  }
};
csl_register_file r9{
  r9(){
    set_depth(12);
    set_width(14);
    set_rd_en_name("read");
  }
};

csl_unit u1{
  csl_port p1(input);
  csl_port p2(input);
  csl_port p3(input);                  
  csl_port p4(input,5);
  csl_port p5(input,5);
  csl_port p6(input,5);
  csl_port p7(input,16);
  csl_port p8(output,16);
  csl_port p9(output,16);
  csl_port p10(input);
  csl_port p11(input);
  csl_port p12(input);
  csl_port p13(output);
  csl_port p14(input,23);
  csl_port p15(output,23);
  csl_port p16(output,23);
  //csl_port p17(input,4);
  // csl_port p18(output,4);
  //csl_port p19(output,4);
  csl_port p20(input,4);
  //csl_port p21(input,4);
  //csl_port p22(input,4);
  csl_port p23(input,6);
  csl_port p24(output,6);
  csl_port p25(output,6);
  csl_port p26(input,2);
  csl_port p27(input,52);
  csl_port p28(output,52);
  csl_port p29(output,52);
  csl_port p30(input,11);
  csl_port p31(output,11);
  csl_port p32(output,11);
  //csl_port p33(input,33);
  csl_port p34(output,33);
  csl_port p35(output,33);
  csl_port p36(input,45);
  csl_port p37(output,45);
  csl_port p38(output,45);
  csl_port p39(input,14);
  csl_port p40(output,14);
  csl_port p41(output,14);
  csl_port p42(input,22);
  csl_port p43(output,22);
  csl_port p44(output,22);
  csl_port p45(input,12);
  csl_port p46(output,12);
  csl_port p47(output,12);
  r1 r1(.reset(p1),.clear(p2),.clock(p3),.wr_addr(p4),.rd_addr0(p5),.rd_addr1(p6),.data_in(p7),.data_out0(p8),.data_out1(p9),.wr_en(p10),.rd_en0(p11),.rd_en1(p12),.valid(p13));
  r2 r2(.reset(p1),.clear(p2),.clk(p3),.wr_addr(p4),.rd_addr0(p5),.rd_addr1(p6),.data_in(p14),.data_out0(p15),.data_out1(p16),.wr_en(p10),.rd_en0(p11),.rd_en1(p12),.valid(p13));
  r3 r3(.reset(p1),.clear(p2),.clock(p3),.wr_addr(p26),.rd_addr0(p26),.rd_addr1(p26),.data_in(p23),.data_out0(p24),.data_out1(p25),.wr_en(p10),.rd_en0(p11),.rd_en1(p12),.valid(p13));
  r4 r4(.reset(p1),.clear(p2),.clock(p3),.wr_addr(p4),.rd_addr0(p5),.rd_addr1(p6),.data_in(p27),.data_out0(p28),.data_out1(p29),.wr_en(p10),.rd_en0(p11),.rd_en1(p12),.valid(p13));
  r5 r5(.reset(p1),.clear(p2),.clock(p3),.wr_addr(p23),.rd_addr0(p23),.rd_addr1(p23),.data_in(p30),.data_out0(p31),.data_out1(p32),.wr_en(p10),.rd_en0(p11),.rd_en1(p12),.reg(p13));
  r6 r6(.reset(p1),.clear(p2),.clock(p3),.wr_addr(p20),.rd_addr0(p20),.rd_addr1(p20),.data(p1),.data_out0(p34),.data_out1(p35),.wr_en(p10),.rd_en0(p11),.rd_en1(p12),.valid(p13));
  r7 r7(.reset(p1),.clear(p2),.clock(p3),.wr_addr(p20),.rd_addr0(p20),.rd_addr1(p20),.data_in(p36),.data_out0(p37),.data_out1(p38),.wr_en(p10),.rd_en0(p11),.rd_en1(p12),.valid(p13));
  r9 r9(.reset(p1),.clear(p2),.clock(p3),.wr_addr(p20),.rd_addr0(p20),.rd_addr1(p20),.data_in(p39),.data_out0(p40),.data_out1(p41),.wr_en(p10),.read(p11),.rd_en1(p12),.valid(p13));
  r10 r10(.reset(p1),.clear(p2),.clock(p3),.wr_addr(p4),.rd_addr0(p5),.rd_addr1(p6),.data_in(p42),.data_out0(p43),.data_out1(p44),.wr_en(p10),.rd_en0(p11),.rd_en1(p12),.valid(p13));
  r15 r15(.reset(p1),.clear(p2),.clock(p3),.wr_addr(p4),.addr(p1),.rd_addr1(p6),.data_in(p45),.data_out0(p46),.data_out1(p47),.wr_en(p10),.rd_en0(p11),.rd_en1(p12),.valid(p13));
  u1(){
  }
};
