\hypertarget{_a_r_m_c_m3_8h}{}\doxysection{Labs -\/ Tiva\+Ware -\/ Keil/\+Demo/\+ARMCM3.h File Reference}
\label{_a_r_m_c_m3_8h}\index{Labs -\/ TivaWare -\/ Keil/Demo/ARMCM3.h@{Labs -\/ TivaWare -\/ Keil/Demo/ARMCM3.h}}


CMSIS Cortex-\/\+M3 Core Peripheral Access Layer Header File for CM3 Device Series.  


{\ttfamily \#include \char`\"{}core\+\_\+cm3.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}system\+\_\+\+ARMCM3.\+h\char`\"{}}\newline
Include dependency graph for ARMCM3.\+h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=346pt]{_a_r_m_c_m3_8h__incl}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
union \mbox{\hyperlink{union_g_p_i_o___data___type_def}{GPIO\+\_\+\+Data\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_a_r_m_c_m3_8h_a4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~2
\item 
\#define \mbox{\hyperlink{_a_r_m_c_m3_8h_ab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{_a_r_m_c_m3_8h_a05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((     uint32\+\_\+t)0x20000000\+UL)
\item 
\#define \mbox{\hyperlink{_a_r_m_c_m3_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((     uint32\+\_\+t)0x40000000\+UL)
\item 
\#define \mbox{\hyperlink{_a_r_m_c_m3_8h_acce3b8a909ed8b957b4e411dfb7cbd91}{GPIO\+\_\+\+BASE}}~\mbox{\hyperlink{_a_r_m_c_m3_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{_a_r_m_c_m3_8h_a7edb64d1b018e3ec702dab0ce1827ab9}{GPIO0\+\_\+\+BASE}}~(\mbox{\hyperlink{_a_r_m_c_m3_8h_acce3b8a909ed8b957b4e411dfb7cbd91}{GPIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{_a_r_m_c_m3_8h_a71a0388786436dd4ef099ac30405d368}{GPIO1\+\_\+\+BASE}}~(\mbox{\hyperlink{_a_r_m_c_m3_8h_acce3b8a909ed8b957b4e411dfb7cbd91}{GPIO\+\_\+\+BASE}}       + 0x0800\+UL)
\item 
\#define \mbox{\hyperlink{_a_r_m_c_m3_8h_ab9b2dd5df90f7c82c45b89c5cfbd60ac}{GPIO2\+\_\+\+BASE}}~(\mbox{\hyperlink{_a_r_m_c_m3_8h_acce3b8a909ed8b957b4e411dfb7cbd91}{GPIO\+\_\+\+BASE}}       + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{_a_r_m_c_m3_8h_a20f88dbc839eb32b5fec903474befdd7}{GPIO0}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{_a_r_m_c_m3_8h_a7edb64d1b018e3ec702dab0ce1827ab9}{GPIO0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{_a_r_m_c_m3_8h_abe59d3a7ce7a18e9440bd54cae1f3fc8}{GPIO1}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{_a_r_m_c_m3_8h_a71a0388786436dd4ef099ac30405d368}{GPIO1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{_a_r_m_c_m3_8h_a88a95401ea8409c83cbda42f31450cd0}{GPIO2}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{_a_r_m_c_m3_8h_ab9b2dd5df90f7c82c45b89c5cfbd60ac}{GPIO2\+\_\+\+BASE}})
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}} \mbox{\hyperlink{_a_r_m_c_m3_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}} \{ \newline
\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a7996f9db7faed08f5e3bdb5eab0f674f}{GPIO\+\_\+\+IRQn}} = 0
 \}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS Cortex-\/\+M3 Core Peripheral Access Layer Header File for CM3 Device Series. 

\begin{DoxyVersion}{Version}
V1.\+03 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
24. September 2010
\end{DoxyDate}
\begin{DoxyNote}{Note}
Copyright (C) 2010 ARM Limited. All rights reserved.
\end{DoxyNote}
\begin{DoxyParagraph}{}
ARM Limited (ARM) is supplying this software for use with Cortex-\/M processor based microcontrollers. This file can be freely distributed within development tools that are supporting such ARM based processors.
\end{DoxyParagraph}
\begin{DoxyParagraph}{}
THIS SOFTWARE IS PROVIDED \char`\"{}\+AS IS\char`\"{}. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER. 
\end{DoxyParagraph}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_a_r_m_c_m3_8h_a4127d1b31aaf336fab3d7329d117f448}\label{_a_r_m_c_m3_8h_a4127d1b31aaf336fab3d7329d117f448}} 
\index{ARMCM3.h@{ARMCM3.h}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1}

MPU present or not ~\newline
 \mbox{\Hypertarget{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}\label{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}} 
\index{ARMCM3.h@{ARMCM3.h}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~2}

Number of Bits used for Priority Levels ~\newline
 \mbox{\Hypertarget{_a_r_m_c_m3_8h_ab58771b4ec03f9bdddc84770f7c95c68}\label{_a_r_m_c_m3_8h_ab58771b4ec03f9bdddc84770f7c95c68}} 
\index{ARMCM3.h@{ARMCM3.h}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used ~\newline
 \mbox{\Hypertarget{_a_r_m_c_m3_8h_a20f88dbc839eb32b5fec903474befdd7}\label{_a_r_m_c_m3_8h_a20f88dbc839eb32b5fec903474befdd7}} 
\index{ARMCM3.h@{ARMCM3.h}!GPIO0@{GPIO0}}
\index{GPIO0@{GPIO0}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{GPIO0}{GPIO0}}
{\footnotesize\ttfamily \#define GPIO0~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{_a_r_m_c_m3_8h_a7edb64d1b018e3ec702dab0ce1827ab9}{GPIO0\+\_\+\+BASE}})}

\mbox{\Hypertarget{_a_r_m_c_m3_8h_a7edb64d1b018e3ec702dab0ce1827ab9}\label{_a_r_m_c_m3_8h_a7edb64d1b018e3ec702dab0ce1827ab9}} 
\index{ARMCM3.h@{ARMCM3.h}!GPIO0\_BASE@{GPIO0\_BASE}}
\index{GPIO0\_BASE@{GPIO0\_BASE}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{GPIO0\_BASE}{GPIO0\_BASE}}
{\footnotesize\ttfamily \#define GPIO0\+\_\+\+BASE~(\mbox{\hyperlink{_a_r_m_c_m3_8h_acce3b8a909ed8b957b4e411dfb7cbd91}{GPIO\+\_\+\+BASE}})}

\mbox{\Hypertarget{_a_r_m_c_m3_8h_abe59d3a7ce7a18e9440bd54cae1f3fc8}\label{_a_r_m_c_m3_8h_abe59d3a7ce7a18e9440bd54cae1f3fc8}} 
\index{ARMCM3.h@{ARMCM3.h}!GPIO1@{GPIO1}}
\index{GPIO1@{GPIO1}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{GPIO1}{GPIO1}}
{\footnotesize\ttfamily \#define GPIO1~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{_a_r_m_c_m3_8h_a71a0388786436dd4ef099ac30405d368}{GPIO1\+\_\+\+BASE}})}

\mbox{\Hypertarget{_a_r_m_c_m3_8h_a71a0388786436dd4ef099ac30405d368}\label{_a_r_m_c_m3_8h_a71a0388786436dd4ef099ac30405d368}} 
\index{ARMCM3.h@{ARMCM3.h}!GPIO1\_BASE@{GPIO1\_BASE}}
\index{GPIO1\_BASE@{GPIO1\_BASE}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{GPIO1\_BASE}{GPIO1\_BASE}}
{\footnotesize\ttfamily \#define GPIO1\+\_\+\+BASE~(\mbox{\hyperlink{_a_r_m_c_m3_8h_acce3b8a909ed8b957b4e411dfb7cbd91}{GPIO\+\_\+\+BASE}}       + 0x0800\+UL)}

\mbox{\Hypertarget{_a_r_m_c_m3_8h_a88a95401ea8409c83cbda42f31450cd0}\label{_a_r_m_c_m3_8h_a88a95401ea8409c83cbda42f31450cd0}} 
\index{ARMCM3.h@{ARMCM3.h}!GPIO2@{GPIO2}}
\index{GPIO2@{GPIO2}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{GPIO2}{GPIO2}}
{\footnotesize\ttfamily \#define GPIO2~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{_a_r_m_c_m3_8h_ab9b2dd5df90f7c82c45b89c5cfbd60ac}{GPIO2\+\_\+\+BASE}})}

\mbox{\Hypertarget{_a_r_m_c_m3_8h_ab9b2dd5df90f7c82c45b89c5cfbd60ac}\label{_a_r_m_c_m3_8h_ab9b2dd5df90f7c82c45b89c5cfbd60ac}} 
\index{ARMCM3.h@{ARMCM3.h}!GPIO2\_BASE@{GPIO2\_BASE}}
\index{GPIO2\_BASE@{GPIO2\_BASE}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{GPIO2\_BASE}{GPIO2\_BASE}}
{\footnotesize\ttfamily \#define GPIO2\+\_\+\+BASE~(\mbox{\hyperlink{_a_r_m_c_m3_8h_acce3b8a909ed8b957b4e411dfb7cbd91}{GPIO\+\_\+\+BASE}}       + 0x1000\+UL)}

\mbox{\Hypertarget{_a_r_m_c_m3_8h_acce3b8a909ed8b957b4e411dfb7cbd91}\label{_a_r_m_c_m3_8h_acce3b8a909ed8b957b4e411dfb7cbd91}} 
\index{ARMCM3.h@{ARMCM3.h}!GPIO\_BASE@{GPIO\_BASE}}
\index{GPIO\_BASE@{GPIO\_BASE}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{GPIO\_BASE}{GPIO\_BASE}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BASE~\mbox{\hyperlink{_a_r_m_c_m3_8h_a9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}}

\mbox{\Hypertarget{_a_r_m_c_m3_8h_a9171f49478fa86d932f89e78e73b88b0}\label{_a_r_m_c_m3_8h_a9171f49478fa86d932f89e78e73b88b0}} 
\index{ARMCM3.h@{ARMCM3.h}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((     uint32\+\_\+t)0x40000000\+UL)}

\mbox{\Hypertarget{_a_r_m_c_m3_8h_a05e8f3d2e5868754a7cd88614955aecc}\label{_a_r_m_c_m3_8h_a05e8f3d2e5868754a7cd88614955aecc}} 
\index{ARMCM3.h@{ARMCM3.h}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((     uint32\+\_\+t)0x20000000\+UL)}



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{_a_r_m_c_m3_8h_a4a0206df9604302e0741c1aa4ca1ded3}\label{_a_r_m_c_m3_8h_a4a0206df9604302e0741c1aa4ca1ded3}} 
\index{ARMCM3.h@{ARMCM3.h}!IRQn\_Type@{IRQn\_Type}}
\index{IRQn\_Type@{IRQn\_Type}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{IRQn\_Type}{IRQn\_Type}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}} \mbox{\hyperlink{_a_r_m_c_m3_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\+\_\+\+Type}}}



\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}\label{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}} 
\index{ARMCM3.h@{ARMCM3.h}!IRQn@{IRQn}}
\index{IRQn@{IRQn}!ARMCM3.h@{ARMCM3.h}}
\doxysubsubsection{\texorpdfstring{IRQn}{IRQn}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!ARMCM3.h@{ARMCM3.h}}\index{ARMCM3.h@{ARMCM3.h}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+IRQn&2 Cortex-\/\+M3 Non Maskable Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!ARMCM3.h@{ARMCM3.h}}\index{ARMCM3.h@{ARMCM3.h}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+IRQn&3 Cortex-\/\+M3 Hard Fault Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!ARMCM3.h@{ARMCM3.h}}\index{ARMCM3.h@{ARMCM3.h}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+IRQn&4 Cortex-\/\+M3 Memory Management Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!ARMCM3.h@{ARMCM3.h}}\index{ARMCM3.h@{ARMCM3.h}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+IRQn&5 Cortex-\/\+M3 Bus Fault Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!ARMCM3.h@{ARMCM3.h}}\index{ARMCM3.h@{ARMCM3.h}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+IRQn&6 Cortex-\/\+M3 Usage Fault Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!ARMCM3.h@{ARMCM3.h}}\index{ARMCM3.h@{ARMCM3.h}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
SVCall\+\_\+\+IRQn&11 Cortex-\/\+M3 SV Call Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!ARMCM3.h@{ARMCM3.h}}\index{ARMCM3.h@{ARMCM3.h}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+IRQn&12 Cortex-\/\+M3 Debug Monitor Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!ARMCM3.h@{ARMCM3.h}}\index{ARMCM3.h@{ARMCM3.h}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+SV\+\_\+\+IRQn&14 Cortex-\/\+M3 Pend SV Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!ARMCM3.h@{ARMCM3.h}}\index{ARMCM3.h@{ARMCM3.h}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+IRQn&15 Cortex-\/\+M3 System Tick Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_IRQn@{GPIO\_IRQn}!ARMCM3.h@{ARMCM3.h}}\index{ARMCM3.h@{ARMCM3.h}!GPIO\_IRQn@{GPIO\_IRQn}}}\mbox{\Hypertarget{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a7996f9db7faed08f5e3bdb5eab0f674f}\label{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a7996f9db7faed08f5e3bdb5eab0f674f}} 
GPIO\+\_\+\+IRQn&GPIO Interrupt ~\newline
 \\
\hline

\end{DoxyEnumFields}
