benchmark,config,status,result,time_real,exit_code,time_cpu,memory
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p0.smt2,,ok,unsat,61.7,0,61.3,414.4
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p1.smt2,,ok,unsat,62.9,0,62.6,414.2
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p10.smt2,,ok,unsat,62.7,0,62.4,413.8
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p11.smt2,,ok,unsat,61.8,0,61.4,414.2
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p12.smt2,,ok,unsat,61.3,0,61.1,413.4
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p13.smt2,,ok,unsat,61.5,0,61.4,414.2
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p14.smt2,,ok,unsat,61.5,0,61.2,413.9
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p15.smt2,,ok,unsat,62.2,0,61.7,414.1
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p16.smt2,,ok,unsat,62.6,0,62.3,414.8
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p17.smt2,,ok,unsat,61.6,0,61.3,413.9
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p18.smt2,,ok,unsat,62.2,0,61.1,413.7
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p19.smt2,,ok,unsat,62.0,0,61.8,413.6
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p2.smt2,,ok,unsat,61.7,0,61.5,413.7
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p20.smt2,,ok,unsat,61.9,0,61.5,413.7
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p21.smt2,,ok,unsat,62.6,0,62.3,414.3
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p22.smt2,,ok,unsat,61.4,0,61.3,413.8
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p23.smt2,,ok,unsat,61.6,0,61.3,414.0
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p24.smt2,,ok,unsat,63.2,0,63.0,413.6
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p25.smt2,,ok,unsat,63.1,0,62.7,414.3
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p26.smt2,,ok,unsat,61.5,0,61.1,414.4
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p27.smt2,,ok,unsat,61.5,0,61.4,414.1
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p28.smt2,,ok,unsat,61.3,0,61.2,414.1
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p29.smt2,,ok,unsat,62.5,0,61.3,414.1
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p3.smt2,,ok,unsat,61.1,0,60.9,413.5
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p30.smt2,,to,unknown,1201.0,0,1200.9,1273.2
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p31.smt2,,ok,unsat,61.8,0,61.1,413.8
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p4.smt2,,ok,unsat,61.9,0,61.5,414.1
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p5.smt2,,ok,unsat,61.5,0,61.2,414.0
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p6.smt2,,ok,unsat,61.8,0,61.6,413.5
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p7.smt2,,ok,unsat,61.4,0,61.2,413.6
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p8.smt2,,ok,unsat,61.8,0,61.6,414.0
aviad_true-termination.c_Iteration1_Loop_4-lexTemplate_p9.smt2,,ok,unsat,63.1,0,63.0,413.9
