# SPDX-License-Identifier: Apache-2.0
# Copyright (c) 2025 FlyDSL Project Contributors

"""The dK/dV tile body at **16 KV rows per wave**, on `v_mfma_f32_16x16x32`.

B3.5. A second family alongside the 32-row one in `fmha_bwd_dkdv_gfx950.py`,
not a replacement: the tuning table picks per rung. A separate module for the
reason `fmha_wide_gfx950.py` is one -- the operand algebra differs at a dozen
sites, so an `if` at each would be a fork with extra steps. Everything that is
not operand algebra stays shared: the context, the DMA staging, the
descriptors, the ABI and the tuning.

--- Why 16 rows -------------------------------------------------------------

A dK/dV wave holds two accumulators and its resident K and V. At 32 rows that
is `1.5 * d` VGPRs before a transient -- 768 at head_dim 512 against a file of
512 -- so B3 bought the space with `DKV_SHARDS`, which divides `BLOCK_KV` and
therefore multiplies the Q/dO re-read traffic *and* recomputes S and dP per
shard. At 16 rows it is `0.75 * d`: 384 at head_dim 512, **unsharded**.

    per wave, VGPRs      32 rows        16 rows
    resident K + V       d/4 + d/4      d/8 + d/8
    dK acc + dV acc      d/2 + d/2      d/4 + d/4
    total                1.5 d          0.75 d

--- Why `16x16x32` and not `16x16x16` ---------------------------------------

**`16x16x16` is half rate**, which makes a family built on it unable to beat
the 32-row one anywhere the 32-row one fits. From `SISchedule.td`'s
`SIDPGFX950FullSpeedModel`, where `16x16x16` and `16x16x32` are both
`Write4PassMAI` and `32x32x16` is `Write8PassMAI`:

| shape | FLOPs | passes | FLOPs/pass |
|---|---|---|---|
| `16x16x16` | 8192 | 4 | **2048** |
| `16x16x32` | 16384 | 4 | 4096 |
| `32x32x16` | 32768 | 8 | 4096 |

This module was first built on `16x16x16` and measured 280 TFLOP/s at head_dim
64 against the 32-row family's 713 -- half the rate and half the `BLOCK_KV`,
which is exactly those two factors. `16x16x32` keeps 16 rows at full rate, and
it keeps the operand eight elements wide, so `_bf16_trunc_pack_v8` and the
128-bit LDS reads survive unchanged.

`tooling/probe_tr16_lanemap_gfx950.py` confirms the transpose read serves this
shape's A operand end to end, at five head dims and both staging granules.

--- The one thing that does not line up, and the free fix -------------------

The `16x16x32` B operand wants eight contraction values per lane,
`k = 8*(lane//16) + i`, while a `16x16` accumulator holds four,
`m = 4*(lane//16) + i`. So `P` for one 32-row q group has to come from **two**
score accumulators -- and the naive pairing does not match: lane group `g`
needs `q = 8g..8g+7`, while sub-blocks 0 and 1 offer it `4g..4g+3` and
`16+4g..16+4g+3`. Half the values live in a *different quarter-wave*.

The fix costs nothing, because **which q row lands on which accumulator row is
ours to choose**: the score GEMM's A operand is the staged Q tile, read at a
per-lane row index. Feeding sub-block `s` the row permutation

    q(m) = 8*(m//4) + (m%4) + 4*s          m = lane % 16

makes the accumulator hold `q = 8*(lane//16) + i + 4*s`, so concatenating the
two sub-blocks gives `k = 8*(lane//16) + 0..7` exactly. It is a different
address, not a shuffle, and it is loop-invariant.

It also leaves a lane's four accumulator rows **contiguous** (`8*(lane//16) +
4*s + 0..3`), so the LSE and delta reads stay one `dwordx4` each -- where the
32-row family needs `_score_column_runs`' four spans.

--- What else is simpler ----------------------------------------------------

- **The transpose read carries no permutation on the contraction axis.** The
  32-row map's is `[0,1,2,3,8,9,10,11]`; here `k = 8*(lane//16) + i`.
- **The store needs no cross-lane shuffle.** A lane holds four *contiguous* d
  of one KV row -- one 8-byte store -- where the 32-row path assembles 128 bits
  through `permlane32_swap` first.
- One staged tile per tensor, read two ways, as in the 32-row family. The probe
  settled that the transpose serves a 16-row operand from the *same* bytes the
  row-major read uses, so the addendum's four-LDS-tile contingency is not
  needed.
"""

from fmha_common_gfx1201 import MaskedAxis
from fmha_mfma16_gfx950 import MFMA16_M, a16_chunk_offset, a16_read_base, lds_elem, tok_off, tok_off_dyn
from gfx950_standalone import buffer_ops, dualwave

import flydsl.compiler as flyc
import flydsl.expr as fx
from flydsl.expr import const_expr, range_constexpr
from flydsl.expr.typing import T
from flydsl.expr.typing import Vector as Vec
from flydsl.expr.utils.arith import _to_raw as as_mlir_value

__all__ = [
    "ACC16",
    "M16GemmHelper",
    "M16ResidentLoader",
    "M16SoftmaxHelper",
    "M16StoreHelper",
    "M16StreamReader",
    "M16TileBody",
    "d_chunks16",
    "k_steps32",
]

# The MFMA's contraction extent, elements per lane in an A or B operand, and
# f32 per lane in the 16x16 accumulator.
MFMA16_K = 32
LANE_K = MFMA16_K * MFMA16_M // 64  # 8
ACC16 = MFMA16_M * MFMA16_M // 64  # 4


def q_groups(traits):
    """32-row q groups in one streamed tile: one `16x16x32` contraction each."""
    return traits.BLOCK_Q // MFMA16_K


def score_subs(traits):
    """16x16 score accumulators in one streamed tile. Two per q group."""
    return traits.BLOCK_Q // MFMA16_M


def k_steps32(traits):
    """`16x16x32` steps to contract the head dim."""
    return traits.HEAD_DIM // MFMA16_K


def d_chunks16(traits):
    """16-wide output chunks one wave owns.

    **This family does not shard.** It does not need to -- `0.75 * d` fits at
    head_dim 512 where the 32-row family's `1.5 * d` does not -- and not
    sharding keeps `a16_chunk_offset` a compile-time immediate, where a runtime
    shard origin would have to be folded into the read base as the 32-row path
    does. `BwdDkDvKnobs` rejects the combination rather than leaving it as a
    silent precondition.
    """
    return traits.HEAD_DIM // MFMA16_M


def _masked_ks_steps(traits, hdim_floor):
    """The `16x16x32` k-steps whose D columns can reach past the real head dim."""
    return [ks for ks in range(k_steps32(traits)) if (ks + 1) * MFMA16_K > hdim_floor]


def _lds_pack_read(traits, lds_ptr, elem_idx, scope_name, pack_type):
    """One 128-bit LDS read of 8 bf16, alias-scoped to the buffer it touches.

    `dualwave._load_k_pack_aligned` with the scope name as a parameter; it
    derives its own as `lds_k{buf}`, which is wrong here where two tensors are
    staged and the second lives in the `v` scopes.
    """
    ptr = buffer_ops.get_element_ptr(lds_ptr, byte_offset=elem_idx * traits.BF16_BYTES, elem_type=T.i8)
    return dualwave.llvm.LoadOp(
        pack_type,
        ptr,
        alignment=16,
        alias_scopes=dualwave._dualwave_lds_alias_scopes(scope_name),
        noalias_scopes=dualwave._dualwave_lds_noalias_scopes(scope_name, traits.LDS_SCOPE_NAMES),
    ).result


class M16StreamReader(dualwave.DualwaveKernelContext):
    """The two ways one staged tile is read back, at 16 rows.

    Row-major for the d-contracted GEMMs and column-major through
    `ds_read_b64_tr_b16` for the q-contracted ones, from the *same* LDS bytes.
    """

    masked_steps = ()

    def init16(self, hdim_floor):
        """Per-lane bases, computed once. All loop-invariant across q tiles."""
        traits = self.traits
        lane = self.lane
        self.masked_steps = tuple(_masked_ks_steps(traits, hdim_floor))
        # Row-major, per score sub-block: the permuted q row (see the module
        # docstring), plus eight contiguous d at `8 * (lane // 16)`. `tok_off`
        # is mixed-radix, so the row term goes through the dynamic form.
        lm = lane % fx.Index(MFMA16_M)
        perm_row = fx.Index(8) * (lm // fx.Index(4)) + (lm % fx.Index(4))
        self.row_base16 = [
            tok_off_dyn(traits, fx.Index((sub // 2) * MFMA16_K + (sub % 2) * 4) + perm_row)
            + (lane // fx.Index(MFMA16_M)) * fx.Index(LANE_K)
            for sub in range(score_subs(traits))
        ]
        # Column-major: the published A-operand base, `quad = 8` for K=32.
        self.col_base16 = a16_read_base(traits, lane, LANE_K)

    def read_row_pack(self, tile_base, scope_name, sub, ks, hdim):
        """`A[q][d]`: eight d of this lane's permuted q row, for k-step `ks`."""
        traits = self.traits
        idx = tile_base + self.row_base16[sub] + lds_elem(traits, 0, ks * MFMA16_K)
        pack = _lds_pack_read(traits, self.lds_kv_base_ptr, idx, scope_name, self.kv_mfma_pack_type)
        if const_expr(self.PADDED_HEAD) and ks in self.masked_steps:
            col = fx.Index(ks * MFMA16_K) + (self.lane // fx.Index(MFMA16_M)) * fx.Index(LANE_K)
            pack = MaskedAxis(fx.Index(hdim), elem_dtype=self.elem_dtype, bitmask=True).discard(pack, col, LANE_K)
        return pack

    def read_column_chunk(self, tile_base, scope_name, c):
        """`A[d][q]` for output chunk `c`, one 8-element pack per 32-row q group.

        Two `ds_read_b64_tr_b16` each, the second four tokens on -- the same
        pair structure the 32-row family uses, with the pair stride at 4 tokens
        rather than 8 because a lane group here spans 8 tokens rather than 16.
        """
        traits = self.traits
        addr = fx.Int32((tile_base + self.col_base16) * traits.BF16_BYTES + self.lds_kv_base_idx)
        chunk_off = a16_chunk_offset(traits, c) * traits.BF16_BYTES
        pair = tok_off(traits, 4) * traits.BF16_BYTES
        packs = []
        for g in range_constexpr(q_groups(traits)):
            base = chunk_off + tok_off(traits, g * MFMA16_K) * traits.BF16_BYTES
            a = dualwave._ds_read_tr16_b64_imm(
                self.v_lds_read_vec4_type, addr, base, scope_name=scope_name, scope_names=traits.LDS_SCOPE_NAMES
            )
            b = dualwave._ds_read_tr16_b64_imm(
                self.v_lds_read_vec4_type,
                addr,
                base + pair,
                scope_name=scope_name,
                scope_names=traits.LDS_SCOPE_NAMES,
            )
            packs.append(Vec(a).shuffle(Vec(b), [0, 1, 2, 3, 4, 5, 6, 7]).ir_value())
        return packs


class M16ResidentLoader(dualwave.DualwaveKernelContext):
    """K and V rows for this wave, loaded once and held for the whole q loop.

    `B[d][kv]`: `n = kv_row = lane % 16`, `k = d = ks*32 + 8*(lane//16) + i`.
    Eight elements as in the 32-row family, but `head_dim / 32` steps rather
    than `/ 16` -- which is the whole of the resident-register halving.

    A raw bounded resource rather than the copy-atom `_buffer_load_128` path,
    because that atom is built against the 32-row reader's descriptor. The
    bound is identical -- `seqlen_kv * stride_seq` elements -- so a KV row past
    the sequence still reads zero and the ragged tail still needs no mask.
    """

    def load_resident(self, which, hdim):
        traits = self.traits
        rsrc = self.k_res_rsrc if which == "k" else self.v_res_rsrc
        elem_base = self.k_res_elem_base if which == "k" else self.v_res_elem_base
        stride_seq = self.stride_k_seq_v if which == "k" else self.stride_v_seq_v
        row = elem_base + self.kv_row_in_block * stride_seq
        lane_d = (self.lane // fx.Index(MFMA16_M)) * fx.Index(LANE_K)
        cols = MaskedAxis(fx.Index(hdim), elem_dtype=self.elem_dtype, bitmask=True) if self.PADDED_HEAD else None
        packs = []
        for ks in range_constexpr(k_steps32(traits)):
            col = fx.Index(ks * MFMA16_K) + lane_d
            pack = buffer_ops.buffer_load(
                rsrc, as_mlir_value(fx.Int32(row + col)), vec_width=LANE_K, dtype=self.elem_dtype
            )
            if const_expr(self.PADDED_HEAD):
                pack = cols.discard(pack, col, LANE_K)
            packs.append(pack)
        return packs


class M16GemmHelper(dualwave.DualwaveKernelContext):
    """The four GEMMs, as two shapes. `16x16x32` throughout."""

    def init16(self):
        self.mma16 = fx.make_mma_atom(fx.rocdl.MFMA(MFMA16_M, MFMA16_M, MFMA16_K, self.elem_dtype))
        self.acc16_ty = Vec.make_type(ACC16, fx.Float32)
        self.zero16 = Vec.filled(ACC16, 0.0, fx.Float32).ir_value()

    def _mfma(self, a, b, c):
        return dualwave.fly.mma_atom_call_ssa([self.acc16_ty], self.mma16, a, b, c)

    def contract_d(self, read_a, b_packs):
        """`S` or `dP` for one 16-row score sub-block: reduce over the head dim.

        `read_a` is a callable so each A pack is read into the MFMA that
        consumes it rather than the whole set being gathered first.
        """
        acc = self.zero16
        for ks in range_constexpr(k_steps32(self.traits)):
            acc = self._mfma(read_a(ks), b_packs[ks], acc)
        return acc

    def contract_q(self, a_packs, b_packs, acc):
        """`dV` or `dK`: reduce over the tile's 32-row q groups."""
        for g in range_constexpr(q_groups(self.traits)):
            acc = self._mfma(a_packs[g], b_packs[g], acc)
        return acc


class M16SoftmaxHelper(dualwave.DualwaveKernelContext):
    """`P` and `dS` for one 16x16 score tile.

    Four elements per lane rather than thirty-two, and the q row a lane's
    element `i` holds is `8*(lane//16) + 4*s + i` -- **contiguous**, so one
    `dwordx4` covers the LSE and one the delta. The 32-row family needs
    `_score_column_runs`' four spans for the same job.
    """

    def load_row_values(self, rsrc, tile_base, sub, scale):
        """Four f32 from a compact row tensor, times `scale`."""
        row0 = fx.Int32(tile_base + fx.Index((sub // 2) * MFMA16_K + (sub % 2) * 4)) + fx.Int32(
            self.lane // fx.Index(MFMA16_M)
        ) * fx.Int32(8)
        if const_expr(not self.LSE_TH):
            span = buffer_ops.buffer_load(rsrc, as_mlir_value(row0), vec_width=ACC16, dtype=fx.Float32)
            vec = Vec(span, (ACC16,), fx.Float32)
            return [dualwave._fmul(vec[i], scale, self.fm_fast) for i in range_constexpr(ACC16)]
        # `_TH`: the four rows are `num_heads` apart, so the vector load does
        # not apply. A build axis rather than a runtime bit; see
        # `BwdDkDvInputMetadata.lse_layout_th`.
        pitch = self.lse_pitch
        out = []
        for i in range_constexpr(ACC16):
            off = fx.Index(row0 + fx.Int32(i)) * pitch
            one = buffer_ops.buffer_load(rsrc, as_mlir_value(fx.Int32(off)), vec_width=1, dtype=fx.Float32)
            out.append(dualwave._fmul(fx.Float32(one), scale, self.fm_fast))
        return out

    def q_rows(self, tile_idx, sub):
        """The absolute q row each of this sub-block's four elements holds.

        `(sub//2)*32 + (sub%2)*4 + 8*(lane//16) + i` -- the permuted row map of
        this family, stated once and read by `load_row_values`,
        `mask_if_clipped` and the dropout mask. Never taken from the 32-row
        family's table.
        """
        base = (
            tile_idx * fx.Index(self.traits.BLOCK_Q)
            + fx.Index((sub // 2) * MFMA16_K + (sub % 2) * 4)
            + (self.lane // fx.Index(MFMA16_M)) * fx.Index(8)
        )
        return [base + fx.Index(i) for i in range_constexpr(ACC16)]

    def probabilities(self, v_s, neg_lse2, bias2=None):
        """`P = exp2(qk_scale * S + bias*log2e - log2(e) * LSE)`.

        Q is not pre-scaled; B2 measured that folding the scale into Q and
        rounding to bf16 puts the error in the exponent, taking the error ratio
        from 1.29 at `sm_scale = 0.05` to 10.9 at 1.0.

        The exponent chain drops to `contract | reassoc` in a bias build so a
        caller's `-inf` survives `ninf` to reach `exp2`, which returns an exact
        zero for it. The 32-row family's `probabilities` says why at length.
        """
        values = [Vec(v_s)[r] for r in range_constexpr(ACC16)]
        scale = self.ctx_ref.c_sm_scale_log2e
        fm = self.fm_fast
        if const_expr(bias2 is not None):
            fm = fx.arith.FastMathFlags.contract | fx.arith.FastMathFlags.reassoc
        scaled = [dualwave._fmul(values[r], scale, fm) for r in range_constexpr(ACC16)]
        if const_expr(bias2 is not None):
            scaled = [dualwave._fadd(scaled[r], bias2[r], fm) for r in range_constexpr(ACC16)]
        return [
            dualwave.rocdl.exp2(T.f32, as_mlir_value(dualwave._fadd(scaled[r], neg_lse2[r], fm)))
            for r in range_constexpr(ACC16)
        ]

    def dscores(self, p_list, v_dp, delta, keep=None):
        """`dS = P * (dP - delta)`. `dP` is unscaled; `sm_scale` belongs to dK.

        **Under dropout `dP` picks up `keep` and the survivor scale and `P`
        does not** -- the softmax denominator is the undropped sum, so the `P`
        outside the bracket is the undropped one. See the 32-row family's
        `dscores` for the derivation; the two differ only in the element count.
        """
        values = [Vec(v_dp)[r] for r in range_constexpr(ACC16)]
        if const_expr(keep is not None):
            s = self.ctx_ref.c_dropout_scale
            values = [
                keep[r].select(dualwave._fmul(values[r], s, self.fm_fast), self.c_zero_f)
                for r in range_constexpr(ACC16)
            ]
        return [
            dualwave._fmul(p_list[r], dualwave._fsub(values[r], delta[r], self.fm_fast), self.fm_fast)
            for r in range_constexpr(ACC16)
        ]

    def mask_if_clipped(self, p_list, tile_idx, sub):
        """Zero `P` outside the band, for the tiles that can be clipped.

        The 32-row family's `mask_if_clipped`, keyed on **this** family's row
        map rather than on that one's: element `i` of score sub-block `sub`
        holds `q = tile_base + (sub//2)*32 + (sub%2)*4 + 8*(lane//16) + i`,
        which is the same expression `load_row_values` addresses with. One
        table per family, no transcription -- B3.5's discipline, and masks are
        exactly the code that tempts a second copy.

        The mask goes on `P`, so `dS = P * (dP - delta)` and `dV += P . dO`
        both inherit it from one select per element, and no `-inf` enters the
        arithmetic. The predicate is wave-uniform and a superset test.

        **No transpose read is inside this region** -- the q-contracted GEMMs
        run in their own loop after the softmax. CDNA4 section 11.4 requires
        EXEC all 1s across `ds_read_b64_tr_b16`, and
        `tooling/check_exec_hazard_gfx950.py` is what keeps that true.
        """
        traits = self.traits
        ctx = self.ctx_ref
        lo_i32 = ctx.causal_lo_i32
        left_i32 = ctx.window_left_i32
        sub_base = (sub // 2) * MFMA16_K + (sub % 2) * 4
        rel0 = (
            fx.Int32(tile_idx * fx.Index(traits.BLOCK_Q))
            + fx.Int32(sub_base)
            + fx.Int32(self.lane // fx.Index(MFMA16_M)) * fx.Int32(8)
            - fx.Int32(ctx.kv_row)
        )
        kv_lo = fx.Int32(ctx.kv_start) + fx.Int32(ctx.wave_kv_offset_uni)
        tile_q0 = fx.Int32(tile_idx * fx.Index(traits.BLOCK_Q))
        need = tile_q0 < kv_lo + fx.Int32(MFMA16_M - 1) + lo_i32
        if const_expr(traits.WINDOW):
            need = need | (tile_q0 + fx.Int32(traits.BLOCK_Q - 1) > kv_lo + left_i32)
        zero_f = self.c_zero_f
        window = traits.WINDOW

        def _apply(vals):
            out = list(vals)
            for i in range_constexpr(ACC16):
                rel = rel0 + fx.Int32(i)
                keep = rel >= lo_i32
                if const_expr(window):
                    keep = keep & (rel <= left_i32)
                out[i] = keep.select(fx.Float32(vals[i]), zero_f)
            return out

        @flyc.jit
        def _mask_if_needed(p_vec):
            out = p_vec
            if need:
                out = Vec.from_elements(
                    [as_mlir_value(v) for v in _apply([Vec(p_vec)[i] for i in range_constexpr(ACC16)])],
                    fx.Float32,
                ).ir_value()
            return out

        packed = Vec.from_elements([as_mlir_value(fx.Float32(v)) for v in p_list], fx.Float32).ir_value()
        return [Vec(_mask_if_needed(packed))[i] for i in range_constexpr(ACC16)]

    def pack_group(self, lo, hi):
        """One 32-wide B operand from a q group's two score accumulators.

        Concatenation, not a shuffle. The row permutation in `row_base16` is
        what makes the two halves land at `k = 8*(lane//16) + 0..3` and
        `+ 4..7`; without it these eight values would be four of this lane's
        and four of another quarter wave's. `_bf16_trunc_pack_v8` is the 32-row
        family's, unchanged -- which is the other reason `16x16x32` is the
        cheaper port.
        """
        return dualwave._bf16_trunc_pack_v8(self.traits, list(lo) + list(hi), elem_dtype=self.elem_dtype)


class M16StoreHelper(dualwave.DualwaveKernelContext):
    """dK and dV: one 8-byte store per lane per 16-wide chunk.

    A lane holds four **contiguous** d of one KV row, so the store is direct.
    The 32-row accumulator holds four rows `8*(i//4) + 4*(lane//32) + (i%4)`
    apart and has to be assembled into 128 bits through `permlane32_swap`.
    """

    def _pack_out(self, vals):
        """Four f32 accumulator values as four output elements, in either dtype.

        **The one place in this family that was dtype-specific**, and the way
        it was wrong under f16 is the reason it is a method now: it emitted
        `cvt_pk_bf16_f32` and then *bitcast* the result to `elem_dtype`, so an
        f16 build would have written bf16 bit patterns reinterpreted as f16 --
        finite, wrongly scaled by about 2^112, and with no diagnostic. A cast
        that reinterprets rather than converts cannot fail loudly.

        `_o_pack_2dw` and `_bf16_trunc_pack_v8` in the production helpers
        already branch this way; this is the same branch, on the same trait,
        for the accumulator shape this family has. bf16 keeps the packed
        two-at-a-time instruction, so its emitted code is unchanged.
        """
        if const_expr(self.traits.DTYPE_STR == "bf16"):
            return Vec.from_elements(
                [dualwave.rocdl.cvt_pk_bf16_f32(vals[2 * j], vals[2 * j + 1]) for j in range_constexpr(ACC16 // 2)],
                fx.Int32,
            ).bitcast(self.elem_dtype)
        # f16: convert each value (round-to-nearest-even) and build the vector
        # directly. There is no `cvt_pk_f16_f32` pair form to use here.
        return Vec.from_elements(
            [fx.Float32(vals[i]).to(self.elem_dtype) for i in range_constexpr(ACC16)],
            self.elem_dtype,
        )

    def store_accs(self, accs, which, hdim):
        rsrc = self.dk_rsrc if which == "dk" else self.dv_rsrc
        stride_seq = self.stride_dk_seq_v if which == "dk" else self.stride_dv_seq_v
        oob_off = self.dk_oob_off if which == "dk" else self.dv_oob_off
        base = self.kv_row * stride_seq
        lane_d = (self.lane // fx.Index(MFMA16_M)) * fx.Index(ACC16)
        cols = MaskedAxis(fx.Index(hdim)) if const_expr(self.PADDED_HEAD) else None
        for c in range_constexpr(len(accs)):
            col = fx.Index(c * MFMA16_M) + lane_d
            vals = [Vec(accs[c])[i] for i in range_constexpr(ACC16)]
            packed = self._pack_out(vals)
            off = base + col
            if const_expr(self.PADDED_HEAD):
                # Four columns, all-or-nothing. A run starting at or past the
                # real extent is pushed out of the descriptor and dropped; the
                # 8xD input contract makes a run that starts inside it end
                # inside the caller's own pad.
                off = fx.Index(cols.valid(col).select(fx.Index(off), oob_off))
            buffer_ops.buffer_store(packed.ir_value(), rsrc, as_mlir_value(fx.Int32(off)))


class M16TileBody(dualwave.DualwaveKernelContext):
    """One streamed q tile at 16 rows per wave: four GEMMs, two barriers.

    The same `run` signature, barriers and prefetch discipline as the 32-row
    body, so the kernel's tile loop does not know which family it is driving.
    """

    def __init__(self, ctx, *, stream, reader, gemm, softmax, hdim_qk, hdim_vo, keep_fn=None, bias_fn=None):
        super().__init__(ctx)
        self.stream = stream
        self.reader = reader
        self.gemm = gemm
        self.softmax = softmax
        self.hdim_qk = hdim_qk
        self.hdim_vo = hdim_vo
        # `philox_keep` and `bias_log2e`, injected rather than imported: both are
        # family-neutral and live in the module that owns the builder, which
        # already imports this one. Passing them keeps the dependency one-way.
        # Each takes this family's own `q_rows`, which is the whole difference.
        self.keep_fn = keep_fn
        self.bias_fn = bias_fn

    def run(self, tile_idx, buf_id, prefetch_idx, v_k, v_v, dv, dk):
        traits = self.traits
        ctx = self.ctx_ref
        q_base = ctx.q_buf_base(buf_id)
        do_base = ctx.do_buf_base(buf_id)
        q_scope = dualwave._dualwave_lds_scope("k", buf_id)
        do_scope = dualwave._dualwave_lds_scope("v", buf_id)
        tile_base = tile_idx * fx.Index(traits.BLOCK_Q)
        n_grp = q_groups(traits)
        n_chunks = d_chunks16(traits)

        dualwave._waitcnt_vm_n((traits.NUM_STREAM_BUFFERS - 1) * (ctx.NUM_DMA_K + ctx.NUM_DMA_V))
        dualwave._sched_barrier(0)
        dualwave._s_barrier()

        # -- GEMMs 1 and 2 plus the softmax, one 32-row q group at a time.
        #    Always grouped this way, unlike the 32-row body's `TIGHT_REGISTERS`
        #    knob: a group's live set is two 16x16 accumulators, a quarter of
        #    what the 32-row body holds, so there is no trade to make here.
        p_packs = [None] * n_grp
        ds_packs = [None] * n_grp
        for g in range_constexpr(n_grp):
            p_half = []
            ds_half = []
            for h in range_constexpr(2):
                sub = 2 * g + h
                s = self.gemm.contract_d(self._reader_for(q_base, q_scope, sub, self.hdim_qk), v_k)
                dp = self.gemm.contract_d(self._reader_for(do_base, do_scope, sub, self.hdim_vo), v_v)
                neg_lse2 = self.softmax.load_row_values(ctx.lse_rsrc, tile_base, sub, ctx.c_neg_log2e)
                # B7. Folded into the exponent, so it lands before `P` exists.
                bias2 = None
                if const_expr(traits.BIAS_TYPE):
                    bias2 = self.bias_fn(ctx, self.softmax.q_rows(tile_idx, sub))
                p_list = self.softmax.probabilities(s, neg_lse2, bias2)
                if const_expr(traits.CAUSAL):
                    p_list = self.softmax.mask_if_clipped(p_list, tile_idx, sub)
                delta = self.softmax.load_row_values(ctx.delta_rsrc, tile_base, sub, ctx.c_one_f)
                # After the row sum, before the accumulation (P6's ordering).
                keep = None
                if const_expr(traits.ENABLE_DROPOUT):
                    keep = self.keep_fn(ctx, self.softmax.q_rows(tile_idx, sub))
                ds_half.append(self.softmax.dscores(p_list, dp, delta, keep))
                if const_expr(traits.ENABLE_DROPOUT):
                    p_list = [keep[r].select(fx.Float32(p_list[r]), ctx.c_zero_f) for r in range_constexpr(ACC16)]
                p_half.append(p_list)
            p_packs[g] = self.softmax.pack_group(p_half[0], p_half[1])
            ds_packs[g] = self.softmax.pack_group(ds_half[0], ds_half[1])

        # -- GEMMs 3 and 4. One transposed read pair per (chunk, group); each
        #    pack is consumed by one MFMA and dies.
        for c in range_constexpr(n_chunks):
            dv[c] = self.gemm.contract_q(self.reader.read_column_chunk(do_base, do_scope, c), p_packs, dv[c])
        for c in range_constexpr(n_chunks):
            dk[c] = self.gemm.contract_q(self.reader.read_column_chunk(q_base, q_scope, c), ds_packs, dk[c])

        dualwave._s_waitcnt(traits.LGKMCNT_0_ONLY)
        dualwave._sched_barrier(0)
        dualwave._s_barrier()
        self.stream.stage_q_tile(prefetch_idx, buf_id)
        self.stream.stage_do_tile(prefetch_idx, buf_id)
        return dv, dk

    def _reader_for(self, base, scope, sub, hdim):
        return lambda ks: self.reader.read_row_pack(base, scope, sub, ks, hdim)
