17:05:10 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/IDE.log'.
17:05:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\VDMA_OV5640_HDMI\VDMA_OV_sdk\temp_xsdb_launch_script.tcl
17:05:16 INFO  : Registering command handlers for Vitis TCF services
17:05:17 INFO  : Platform repository initialization has completed.
17:05:18 INFO  : XSCT server has started successfully.
17:05:18 INFO  : Successfully done setting XSCT server connection channel  
17:05:18 INFO  : plnx-install-location is set to ''
17:05:18 INFO  : Successfully done setting workspace for the tool. 
17:05:18 INFO  : Successfully done query RDI_DATADIR 
17:05:50 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
17:05:50 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:05:51 WARN  : An unexpected exception occurred in the module 'platform project logging'
17:05:52 INFO  : Platform 'ZYNQ_CORE_wrapper' is added to custom repositories.
17:05:58 INFO  : Platform 'ZYNQ_CORE_wrapper' is added to custom repositories.
17:06:23 INFO  : No changes in MSS file content so sources will not be generated.
17:06:30 INFO  : Example project vdma_1 has been created successfully.
17:14:13 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
17:14:13 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:14:14 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_OV5640'...
17:14:59 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_OV5640'...
17:15:33 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_OV5640'...
17:15:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:54 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
17:15:54 INFO  : 'jtag frequency' command is executed.
17:15:54 INFO  : Context for 'APU' is selected.
17:15:54 INFO  : System reset is completed.
17:15:57 INFO  : 'after 3000' command is executed.
17:15:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
17:16:00 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
17:16:00 INFO  : Context for 'APU' is selected.
17:16:00 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
17:16:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:00 INFO  : Context for 'APU' is selected.
17:16:00 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/psinit/ps7_init.tcl' is done.
17:16:01 INFO  : 'ps7_init' command is executed.
17:16:01 INFO  : 'ps7_post_config' command is executed.
17:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:01 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/Debug/VDMA_OV5640.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/Debug/VDMA_OV5640.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:01 INFO  : 'con' command is executed.
17:16:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:16:01 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\VDMA_OV5640_HDMI\VDMA_OV_sdk\VDMA_OV5640_system\_ide\scripts\systemdebugger_vdma_ov5640_system_standalone.tcl'
17:19:07 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_OV5640'...
17:20:45 INFO  : Result from executing command 'removePlatformRepo': 
17:20:59 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
17:20:59 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:21:00 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_OV5640'...
17:22:43 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_OV5640'...
17:22:54 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_OV5640'...
17:23:14 INFO  : Disconnected from the channel tcfchan#3.
17:23:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:14 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
17:23:14 INFO  : 'jtag frequency' command is executed.
17:23:14 INFO  : Context for 'APU' is selected.
17:23:14 INFO  : System reset is completed.
17:23:17 INFO  : 'after 3000' command is executed.
17:23:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
17:23:19 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
17:23:19 INFO  : Context for 'APU' is selected.
17:23:19 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
17:23:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:19 INFO  : Context for 'APU' is selected.
17:23:19 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/psinit/ps7_init.tcl' is done.
17:23:20 INFO  : 'ps7_init' command is executed.
17:23:20 INFO  : 'ps7_post_config' command is executed.
17:23:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:20 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/Debug/VDMA_OV5640.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/Debug/VDMA_OV5640.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:20 INFO  : 'con' command is executed.
17:23:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:23:20 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\VDMA_OV5640_HDMI\VDMA_OV_sdk\VDMA_OV5640_system\_ide\scripts\systemdebugger_vdma_ov5640_system_standalone.tcl'
17:26:37 INFO  : Disconnected from the channel tcfchan#7.
17:29:21 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/IDE.log'.
17:29:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\VDMA_OV5640_HDMI\VDMA_OV_sdk\temp_xsdb_launch_script.tcl
17:29:23 INFO  : Registering command handlers for Vitis TCF services
17:29:23 INFO  : XSCT server has started successfully.
17:29:24 INFO  : plnx-install-location is set to ''
17:29:24 INFO  : Successfully done setting XSCT server connection channel  
17:29:24 INFO  : Successfully done query RDI_DATADIR 
17:29:24 INFO  : Successfully done setting workspace for the tool. 
17:29:24 INFO  : Platform repository initialization has completed.
17:38:46 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
17:38:46 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:38:47 INFO  : Checking for BSP changes to sync application flags for project 'VDMA_OV5640'...
17:38:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:58 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
17:38:58 INFO  : 'jtag frequency' command is executed.
17:38:59 INFO  : Context for 'APU' is selected.
17:38:59 INFO  : System reset is completed.
17:39:02 INFO  : 'after 3000' command is executed.
17:39:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
17:39:05 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
17:39:05 INFO  : Context for 'APU' is selected.
17:39:05 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
17:39:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:05 INFO  : Context for 'APU' is selected.
17:39:05 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/psinit/ps7_init.tcl' is done.
17:39:05 INFO  : 'ps7_init' command is executed.
17:39:05 INFO  : 'ps7_post_config' command is executed.
17:39:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:06 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/Debug/VDMA_OV5640.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/Debug/VDMA_OV5640.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:06 INFO  : 'con' command is executed.
17:39:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:06 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\VDMA_OV5640_HDMI\VDMA_OV_sdk\VDMA_OV5640_system\_ide\scripts\debugger_vdma_ov5640-default.tcl'
17:39:39 INFO  : Disconnected from the channel tcfchan#2.
17:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:40 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
17:39:40 INFO  : 'jtag frequency' command is executed.
17:39:40 INFO  : Context for 'APU' is selected.
17:39:40 INFO  : System reset is completed.
17:39:43 INFO  : 'after 3000' command is executed.
17:39:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
17:39:45 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
17:39:45 INFO  : Context for 'APU' is selected.
17:39:45 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
17:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:45 INFO  : Context for 'APU' is selected.
17:39:45 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/psinit/ps7_init.tcl' is done.
17:39:46 INFO  : 'ps7_init' command is executed.
17:39:46 INFO  : 'ps7_post_config' command is executed.
17:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:46 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/Debug/VDMA_OV5640.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/VDMA_OV_sdk/VDMA_OV5640/Debug/VDMA_OV5640.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:46 INFO  : 'con' command is executed.
17:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:46 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\VDMA_OV5640_HDMI\VDMA_OV_sdk\VDMA_OV5640_system\_ide\scripts\systemdebugger_vdma_ov5640_system_standalone.tcl'
17:47:08 INFO  : Disconnected from the channel tcfchan#3.
