Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Mar 29 01:43:16 2016
| Host             : tlf53.see.ed.ac.uk running 64-bit Scientific Linux release 7.1 (Nitrogen)
| Command          : report_power -file WrapperMouseAndProcessor_power_routed.rpt -pb WrapperMouseAndProcessor_power_summary_routed.pb
| Design           : WrapperMouseAndProcessor
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.081 |
| Dynamic (W)              | 0.009 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        4 |       --- |             --- |
| Slice Logic              |     0.002 |     5444 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1954 |     20800 |            9.39 |
|   Register               |    <0.001 |     2423 |     41600 |            5.82 |
|   CARRY4                 |    <0.001 |      148 |      8150 |            1.82 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   LUT as Shift Register  |    <0.001 |      104 |      9600 |            1.08 |
|   LUT as Distributed RAM |    <0.001 |       24 |      9600 |            0.25 |
|   F7/F8 Muxes            |    <0.001 |       49 |     32600 |            0.15 |
|   Others                 |     0.000 |      312 |       --- |             --- |
| Signals                  |     0.002 |     4070 |       --- |             --- |
| Block RAM                |    <0.001 |        6 |        50 |           12.00 |
| I/O                      |     0.003 |       49 |       106 |           46.23 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.081 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.015 |       0.006 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| Clock                                                               | Domain                                     | Constraint (ns) |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE |            60.0 |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+
| Name                                                                  | Power (W) |
+-----------------------------------------------------------------------+-----------+
| WrapperMouseAndProcessor                                              |     0.009 |
|   CLK_MOUSE_IOBUF_inst                                                |     0.000 |
|   DATA_MOUSE_IOBUF_inst                                               |    <0.001 |
|   dbg_hub                                                             |     0.001 |
|     inst                                                              |     0.001 |
|       CORE_XSDB.UUT_MASTER                                            |    <0.001 |
|         U_ICON_INTERFACE                                              |    <0.001 |
|           U_CMD1                                                      |    <0.001 |
|           U_CMD2                                                      |    <0.001 |
|           U_CMD3                                                      |    <0.001 |
|           U_CMD4                                                      |    <0.001 |
|           U_CMD5                                                      |    <0.001 |
|           U_CMD6_RD                                                   |    <0.001 |
|             U_RD_FIFO                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                         |    <0.001 |
|                   gconvfifo.rf                                        |    <0.001 |
|                     grf.rf                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                    |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                    |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                    |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                         gr1.rfwft                                     |    <0.001 |
|                         gras.rsts                                     |    <0.001 |
|                         rpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                         gwas.wsts                                     |    <0.001 |
|                         wpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                           |    <0.001 |
|                         gdm.dm                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                            |    <0.001 |
|                           RAM_reg_0_15_12_15                          |    <0.001 |
|                           RAM_reg_0_15_6_11                           |    <0.001 |
|                       rstblk                                          |    <0.001 |
|           U_CMD6_WR                                                   |    <0.001 |
|             U_WR_FIFO                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                         |    <0.001 |
|                   gconvfifo.rf                                        |    <0.001 |
|                     grf.rf                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                    |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                    |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                    |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                        |    <0.001 |
|                         gras.rsts                                     |    <0.001 |
|                         rpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                        |    <0.001 |
|                         gwas.wsts                                     |    <0.001 |
|                         wpntr                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                           |    <0.001 |
|                         gdm.dm                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                            |    <0.001 |
|                           RAM_reg_0_15_12_15                          |    <0.001 |
|                           RAM_reg_0_15_6_11                           |    <0.001 |
|                       rstblk                                          |    <0.001 |
|           U_CMD7_CTL                                                  |    <0.001 |
|           U_CMD7_STAT                                                 |    <0.001 |
|           U_STATIC_STATUS                                             |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                     |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                         |    <0.001 |
|           U_RD_ABORT_FLAG                                             |    <0.001 |
|           U_RD_REQ_FLAG                                               |    <0.001 |
|           U_TIMER                                                     |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                 |    <0.001 |
|       CORE_XSDB.U_ICON                                                |    <0.001 |
|         U_CMD                                                         |    <0.001 |
|         U_STAT                                                        |    <0.001 |
|         U_SYNC                                                        |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                          |    <0.001 |
|   myIR                                                                |    <0.001 |
|     BlueCar                                                           |    <0.001 |
|       PACKET_SM                                                       |    <0.001 |
|         PACKET_COUNT                                                  |    <0.001 |
|       PULSE_CLK_COUNT                                                 |    <0.001 |
|     GreenCar                                                          |    <0.001 |
|       PACKET_SM                                                       |    <0.001 |
|         PACKET_COUNT                                                  |    <0.001 |
|       PULSE_CLK_COUNT                                                 |    <0.001 |
|     RedCar                                                            |    <0.001 |
|       PACKET_SM                                                       |    <0.001 |
|         PACKET_COUNT                                                  |    <0.001 |
|       PULSE_CLK_COUNT                                                 |    <0.001 |
|     TEN_CLK_COUNT_BLU                                                 |    <0.001 |
|     TEN_CLK_COUNT_GRN                                                 |    <0.001 |
|     TEN_CLK_COUNT_RED                                                 |    <0.001 |
|     TEN_CLK_COUNT_YEL                                                 |    <0.001 |
|     YellowCar                                                         |    <0.001 |
|       PACKET_SM                                                       |    <0.001 |
|         PACKET_COUNT                                                  |    <0.001 |
|       PULSE_CLK_COUNT                                                 |    <0.001 |
|   myLED                                                               |    <0.001 |
|   myMicroProcessor                                                    |    <0.001 |
|     ALU0                                                              |    <0.001 |
|   myMouse                                                             |    <0.001 |
|     usb_mouse                                                         |    <0.001 |
|       MSM                                                             |    <0.001 |
|       R                                                               |    <0.001 |
|       T                                                               |    <0.001 |
|   myRAM                                                               |    <0.001 |
|   myROM                                                               |    <0.001 |
|   mySevenSeg                                                          |    <0.001 |
|     Bit16DownCounter                                                  |    <0.001 |
|     Bit2DownCounter                                                   |    <0.001 |
|   mySlideSwitches                                                     |    <0.001 |
|   myTimer                                                             |    <0.001 |
|   myVGA                                                               |    <0.001 |
|     BisicHCounter                                                     |    <0.001 |
|     MyFrame                                                           |    <0.001 |
|     VGA                                                               |    <0.001 |
|       BisicHCounter                                                   |    <0.001 |
|       BisicVCounter                                                   |    <0.001 |
|   pwm_module_for_4_LEDs                                               |    <0.001 |
|     pwm_clk_counter                                                   |    <0.001 |
|     pwm_led_0                                                         |    <0.001 |
|     pwm_led_1                                                         |    <0.001 |
|     pwm_led_2                                                         |    <0.001 |
|     pwm_led_3                                                         |    <0.001 |
|   your_instance_name                                                  |     0.001 |
|     inst                                                              |     0.001 |
|       ila_core_inst                                                   |     0.001 |
|         ila_trace_memory_inst                                         |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                    |    <0.001 |
|             inst_blk_mem_gen                                          |    <0.001 |
|               gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                 valid.cstr                                            |    <0.001 |
|                   ramloop[0].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[1].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[2].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|                   ramloop[3].ram.r                                    |    <0.001 |
|                     prim_noinit.ram                                   |    <0.001 |
|         u_ila_cap_ctrl                                                |    <0.001 |
|           U_CDONE                                                     |     0.000 |
|           U_NS0                                                       |     0.000 |
|           U_NS1                                                       |    <0.001 |
|           u_cap_addrgen                                               |    <0.001 |
|             U_CMPRESET                                                |     0.000 |
|             u_cap_sample_counter                                      |    <0.001 |
|               U_SCE                                                   |     0.000 |
|               U_SCMPCE                                                |     0.000 |
|               U_SCRST                                                 |     0.000 |
|               u_scnt_cmp                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|             u_cap_window_counter                                      |    <0.001 |
|               U_WCE                                                   |     0.000 |
|               U_WHCMPCE                                               |     0.000 |
|               U_WLCMPCE                                               |     0.000 |
|               u_wcnt_hcmp                                             |     0.000 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |     0.000 |
|                   DUT                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|               u_wcnt_lcmp                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE      |     0.000 |
|                       u_srlA                                          |     0.000 |
|                       u_srlB                                          |     0.000 |
|                       u_srlC                                          |     0.000 |
|                       u_srlD                                          |     0.000 |
|         u_ila_regs                                                    |     0.001 |
|           MU_SRL[0].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                        |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                        |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                        |    <0.001 |
|           U_XSDB_SLAVE                                                |    <0.001 |
|           reg_15                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_16                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_17                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_18                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_19                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_1a                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_6                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_7                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_8                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_80                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_81                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_82                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_83                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_84                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_85                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_88d                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_890                                                     |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|           reg_9                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                      |    <0.001 |
|           reg_srl_fff                                                 |    <0.001 |
|           reg_stream_ffd                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                        |    <0.001 |
|           reg_stream_ffe                                              |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                      |     0.000 |
|         u_ila_reset_ctrl                                              |    <0.001 |
|           arm_detection_inst                                          |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                  |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                 |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                 |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                |    <0.001 |
|           halt_detection_inst                                         |    <0.001 |
|         u_trig                                                        |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                   u_srlA                                              |     0.000 |
|                   u_srlB                                              |     0.000 |
|                   u_srlC                                              |     0.000 |
|                   u_srlD                                              |     0.000 |
|           U_TM                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |     0.000 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             N_DDR_MODE.G_NMU[1].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             N_DDR_MODE.G_NMU[2].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             N_DDR_MODE.G_NMU[3].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             N_DDR_MODE.G_NMU[4].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|             N_DDR_MODE.G_NMU[5].U_M                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                     u_srlA                                            |     0.000 |
|                     u_srlB                                            |     0.000 |
|                     u_srlC                                            |     0.000 |
|                     u_srlD                                            |     0.000 |
|         xsdb_memory_read_inst                                         |    <0.001 |
+-----------------------------------------------------------------------+-----------+


