/* common sequence descriptor for lpm init. - exposed to common logic */
struct pmucal_seq pmucal_lpm_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_L2_OPTION", 0x11C80000, 0x2608, (0x1 << 17), (0x0 << 17), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_L2_OPTION", 0x11C80000, 0x2628, (0x1 << 17), (0x0 << 17), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_OPTION", 0x11C80000, 0x2008, (0x1 << 12), (0x0 << 12), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU1_OPTION", 0x11C80000, 0x2088, (0x1 << 12), (0x0 << 12), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU0_OPTION", 0x11C80000, 0x2208, (0x1 << 12), (0x0 << 12), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU1_OPTION", 0x11C80000, 0x2288, (0x1 << 12), (0x0 << 12), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU2_OPTION", 0x11C80000, 0x2308, (0x1 << 12), (0x0 << 12), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU3_OPTION", 0x11C80000, 0x2388, (0x1 << 12), (0x0 << 12), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_OPTION", 0x11C80000, 0x2008, (0x3f << 0), (0x1F << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU1_OPTION", 0x11C80000, 0x2088, (0x3f << 0), (0x1F << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU0_OPTION", 0x11C80000, 0x2208, (0x3f << 0), (0x1F << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU1_OPTION", 0x11C80000, 0x2288, (0x3f << 0), (0x1F << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU2_OPTION", 0x11C80000, 0x2308, (0x3f << 0), (0x1F << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU3_OPTION", 0x11C80000, 0x2388, (0x3f << 0), (0x1F << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_NONCPU_OPTION", 0x11C80000, 0x2408, (0x3f << 8), (0x1F << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_NONCPU_OPTION", 0x11C80000, 0x2428, (0x3f << 8), (0x1F << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0_OPTION", 0x11C80000, 0x2008, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU1_OPTION", 0x11C80000, 0x2088, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU0_OPTION", 0x11C80000, 0x2208, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU1_OPTION", 0x11C80000, 0x2288, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU2_OPTION", 0x11C80000, 0x2308, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU3_OPTION", 0x11C80000, 0x2388, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_OPTION", 0x11C80000, 0x2C48, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_MIF_OPTION", 0x11C80000, 0x2CC8, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_OPTION", 0x11C80000, 0x82C8, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_OPTION", 0x11C80000, 0x4028, (0x3 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_OPTION", 0x11C80000, 0x4048, (0x3 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_OPTION", 0x11C80000, 0x4068, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_OPTION", 0x11C80000, 0x40A8, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_OPTION", 0x11C80000, 0x2C48, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_MIF_OPTION", 0x11C80000, 0x2CC8, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_OPTION", 0x11C80000, 0x82C8, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_OPTION", 0x11C80000, 0x4028, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_OPTION", 0x11C80000, 0x4048, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_OPTION", 0x11C80000, 0x4068, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_OPTION", 0x11C80000, 0x40A8, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_TOP_OPTION", 0x11C80000, 0x2E08, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_MIF_TOP_OPTION", 0x11C80000, 0x2F28, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_APM_TOP_OPTION", 0x11C80000, 0x8228, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_DISPAUD_OPTION", 0x11C80000, 0x4A28, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_MFCMSCL_OPTION", 0x11C80000, 0x4A48, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_ISP_OPTION", 0x11C80000, 0x4A68, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_G3D_OPTION", 0x11C80000, 0x4AA8, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PS_HOLD_CONTROL", 0x11C80000, 0x330C, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PS_HOLD_CONTROL", 0x11C80000, 0x330C, (0x1 << 8), (0x1 << 8), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TCXO_SHARED_DURATION3", 0x11C80000, 0x371C, (0x3ff << 0), (0x20 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SUB_DURATION3", 0x11C80000, 0x361C, (0xfffff << 0), (0x712 << 0), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_DURATION3", 0x11C80000, 0x365C, (0xfffff << 0), (0x150 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_DURATION3", 0x11C80000, 0x365C, (0xfffff << 0), (0x8f0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UP_SCHEDULER", 0x11C80000, 0x0120, (0x3 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_LPI_TIMEOUT__TIMEOUT_ENABLE", 0x11C80000, 0x0420, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_LPI_TIMEOUT__TIMEOUT_DURATION", 0x11C80000, 0x0420, (0xffff << 16), (0x20 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_CONFIGURATION", 0x11C80000, 0x8000, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_OPTION", 0x11C80000, 0x8008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_OPTION", 0x11C80000, 0x8008, (0x1 <<3), (0x1 << 1), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CP_DUMP_PC_DURATION2__TIMEOUT_ENABLE", 0x11C80000, 0x39D8, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CP_DUMP_PC_DURATION2__TIMEOUT_DURATION", 0x11C80000, 0x39D8, (0xff << 8), (0xf << 8), 0, 0, 0xffffffff, 0),
	#if 1
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [29] (USE_EDGE_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 29), (0x1 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [0] (PEDOMETER_IRQ)", 0x11C80000, 0x8400, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [1] (CP)", 0x11C80000, 0x8400, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [2] (GNSS)", 0x11C80000, 0x8400, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [3] (WIFI)", 0x11C80000, 0x8400, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [4] (RTC_TICK1)", 0x11C80000, 0x8400, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [0] (MIF_WAKEUP)", 0x11C80000, 0x00D0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [1] (INT_WAKEUP)", 0x11C80000, 0x00D0, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [2] (MIF_REQ__CP)", 0x11C80000, 0x00D0, (0x1 << 2), (0x1 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [3] (MIF_REQ__GNSS)", 0x11C80000, 0x00D0, (0x1 << 3), (0x1 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [4] (MIF_REQ__WIFI)", 0x11C80000, 0x00D0, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [5] (MIF_REQ__ABOX)", 0x11C80000, 0x00D0, (0x1 << 5), (0x1 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [6] (PWR_REQ__CP)", 0x11C80000, 0x00D0, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [7] (PWR_REQ__GNSS)", 0x11C80000, 0x00D0, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [8] (PWR_REQ__WIFI)", 0x11C80000, 0x00D0, (0x1 << 8), (0x0 << 8), 0, 0, 0, 0),
	#endif
};
unsigned int pmucal_lpm_init_size = 70;
//unsigned int pmucal_lpm_init_size = 54;
/* individual sequence descriptor for each power mode - enter, exit, early_wakeup */
struct pmucal_seq enter_sicd[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0", 0x11C80000, 0x1000, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER0_CPU0_CENTRAL", 0x11C80000, 0x1008, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU1", 0x11C80000, 0x1010, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER0_CPU1_CENTRAL", 0x11C80000, 0x1018, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU0", 0x11C80000, 0x1040, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU0_CENTRAL", 0x11C80000, 0x1048, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU1", 0x11C80000, 0x1050, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU1_CENTRAL", 0x11C80000, 0x1058, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU2", 0x11C80000, 0x1060, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU2_CENTRAL", 0x11C80000, 0x1068, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU3", 0x11C80000, 0x1070, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU3_CENTRAL", 0x11C80000, 0x1078, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_NONCPU", 0x11C80000, 0x1080, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_NONCPU", 0x11C80000, 0x1084, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ABOX_CA7", 0x11C80000, 0x10A4, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_ABOX_CA7_LOCAL", 0x11C80000, 0x10A8, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_ABOX_CA7_CENTRAL", 0x11C80000, 0x10AC, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_L2", 0x11C80000, 0x10C0, (0x7 << 0), (0x7 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_L2", 0x11C80000, 0x10C4, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_L2_PWR", 0x11C80000, 0x10D0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_TOP", 0x11C80000, 0x1100, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_TOP", 0x11C80000, 0x1104, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_TOP", 0x11C80000, 0x110C, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CPUCLKSTOP_CPUCL0", 0x11C80000, 0x1118, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CPUCLKSTOP_CPUCL1", 0x11C80000, 0x111C, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_MIF", 0x11C80000, 0x1120, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_MIF", 0x11C80000, 0x1124, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_MIF", 0x11C80000, 0x112C, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DDRPHY_CLKSTOP", 0x11C80000, 0x1130, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DDRPHY_DLL_CLK", 0x11C80000, 0x113C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_TOP", 0x11C80000, 0x1140, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_CPUCL0", 0x11C80000, 0x1148, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_TOP", 0x11C80000, 0x1158, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_MIF", 0x11C80000, 0x115C, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_MIF", 0x11C80000, 0x1160, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_APM_MIF", 0x11C80000, 0x1164, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_CPUCL0", 0x11C80000, 0x116C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS", 0x11C80000, 0x1180, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR", 0x11C80000, 0x1188, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF", 0x11C80000, 0x1190, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_MIF", 0x11C80000, 0x1198, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PSCDC_MIF", 0x11C80000, 0x119C, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET", 0x11C80000, 0x11A0, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET", 0x11C80000, 0x11A8, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP", 0x11C80000, 0x11AC, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_MIF", 0x11C80000, 0x11B0, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET_MIF", 0x11C80000, 0x11B8, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP_OPEN", 0x11C80000, 0x11BC, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_CPUCL0", 0x11C80000, 0x11CC, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET_CPUCL0", 0x11C80000, 0x11DC, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP_MIF", 0x11C80000, 0x11E8, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_DDRPHY", 0x11C80000, 0x11F0, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_LPDDR4", 0x11C80000, 0x1200, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MIF", 0x11C80000, 0x1204, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_ABOX", 0x11C80000, 0x1208, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_TOP", 0x11C80000, 0x120C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_SPI", 0x11C80000, 0x1210, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_BOOTLDO", 0x11C80000, 0x1214, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC0", 0x11C80000, 0x121C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC2", 0x11C80000, 0x1220, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_UART", 0x11C80000, 0x1230, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC1", 0x11C80000, 0x1234, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ISOLATION", 0x11C80000, 0x1240, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ISOLATION_MIF", 0x11C80000, 0x1250, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ALV_SEL", 0x11C80000, 0x1260, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SUB", 0x11C80000, 0x12C0, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_MIF", 0x11C80000, 0x12C4, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE", 0x11C80000, 0x1300, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE_MIF", 0x11C80000, 0x1304, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE_ABOX", 0x11C80000, 0x1308, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD", 0x11C80000, 0x1404, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL", 0x11C80000, 0x1408, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP", 0x11C80000, 0x140C, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D", 0x11C80000, 0x1414, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_APM", 0x11C80000, 0x8084, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_APM", 0x11C80000, 0x8088, (0x7 << 0), (0x7 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_APM", 0x11C80000, 0x808C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_APM", 0x11C80000, 0x8094, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_GATE_APM", 0x11C80000, 0x80A0, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_APM_TOP", 0x11C80000, 0x80A4, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TCXO", 0x11C80000, 0x80BC, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_QCH_CORTEXM3_APM", 0x11C80000, 0x80C8, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C88, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C88, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C88, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C88, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C08, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C08, (0x1 << 2), (0x1 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C08, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C08, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x064C, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x0628, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [7] (MASK WIFI WAKEUP)", 0x11C80000, 0x0628, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [6] (MASK GNSS WAKEUP)", 0x11C80000, 0x0628, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [5] (MASK CP WAKEUP)", 0x11C80000, 0x0628, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [4] (MASK ABOX WAKEUP)", 0x11C80000, 0x0628, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [29] (USE_EDGE_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 29), (0x1 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [0] (PEDOMETER_IRQ)", 0x11C80000, 0x8400, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [1] (CP)", 0x11C80000, 0x8400, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [2] (GNSS)", 0x11C80000, 0x8400, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [3] (WIFI)", 0x11C80000, 0x8400, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [4] (RTC_TICK1)", 0x11C80000, 0x8400, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [0] (MIF_WAKEUP)", 0x11C80000, 0x00D0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [1] (INT_WAKEUP)", 0x11C80000, 0x00D0, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [2] (MIF_REQ__CP)", 0x11C80000, 0x00D0, (0x1 << 2), (0x1 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [3] (MIF_REQ__GNSS)", 0x11C80000, 0x00D0, (0x1 << 3), (0x1 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [4] (MIF_REQ__WIFI)", 0x11C80000, 0x00D0, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [5] (MIF_REQ__ABOX)", 0x11C80000, 0x00D0, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [6] (PWR_REQ__CP)", 0x11C80000, 0x00D0, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [7] (PWR_REQ__GNSS)", 0x11C80000, 0x00D0, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [8] (PWR_REQ__WIFI)", 0x11C80000, 0x00D0, (0x1 << 8), (0x0 << 8), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SFR_ACCESS_CONTROL_REG", 0x11C80000, 0x0024, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_OPTION[31] (EMULATION)", 0x11C80000, 0x4028, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_OPTION[31] (EMULATION)", 0x11C80000, 0x4048, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_OPTION[31] (EMULATION)", 0x11C80000, 0x4068, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_OPTION[31] (EMULATION)", 0x11C80000, 0x40A8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_OPTION[31] (EMULATION)", 0x11C80000, 0x82C8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_OPTION", 0x11C80000, 0x0208, (0xffff << 16), (0x00FF << 16), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 29), (0x0 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_CONFIGURATION", 0x11C80000, 0x8000, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_APM_BUS_USER", 0x11C00000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq save_sicd[] = {
};

struct pmucal_seq exit_sicd[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_CONFIGURATION", 0x11C80000, 0x8000, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C88, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C88, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C88, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C88, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C08, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C08, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C08, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C08, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x064C, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x0628, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [7] (MASK WIFI WAKEUP)", 0x11C80000, 0x0628, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [6] (MASK GNSS WAKEUP)", 0x11C80000, 0x0628, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [5] (MASK CP WAKEUP)", 0x11C80000, 0x0628, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [4] (MASK ABOX WAKEUP)", 0x11C80000, 0x0628, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [29] (USE_EDGE_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 29), (0x0 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [0] (PEDOMETER_IRQ)", 0x11C80000, 0x8400, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [1] (CP)", 0x11C80000, 0x8400, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [2] (GNSS)", 0x11C80000, 0x8400, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [3] (WIFI)", 0x11C80000, 0x8400, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [4] (TRTC_TICK1)", 0x11C80000, 0x8400, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_OPTION[31] (EMULATION)", 0x11C80000, 0x4028, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_OPTION[31] (EMULATION)", 0x11C80000, 0x4048, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_OPTION[31] (EMULATION)", 0x11C80000, 0x4068, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_OPTION[31] (EMULATION)", 0x11C80000, 0x40A8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_OPTION[31] (EMULATION)", 0x11C80000, 0x82C8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 29), (0x0 << 29), 0, 0, 0, 0),
};

struct pmucal_seq earlywkup_sicd[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_CONFIGURATION", 0x11C80000, 0x8000, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq enter_sicd_aud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0", 0x11C80000, 0x1000, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER0_CPU0_CENTRAL", 0x11C80000, 0x1008, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU1", 0x11C80000, 0x1010, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER0_CPU1_CENTRAL", 0x11C80000, 0x1018, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU0", 0x11C80000, 0x1040, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU0_CENTRAL", 0x11C80000, 0x1048, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU1", 0x11C80000, 0x1050, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU1_CENTRAL", 0x11C80000, 0x1058, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU2", 0x11C80000, 0x1060, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU2_CENTRAL", 0x11C80000, 0x1068, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU3", 0x11C80000, 0x1070, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU3_CENTRAL", 0x11C80000, 0x1078, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_NONCPU", 0x11C80000, 0x1080, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_NONCPU", 0x11C80000, 0x1084, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ABOX_CA7", 0x11C80000, 0x10A4, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_ABOX_CA7_LOCAL", 0x11C80000, 0x10A8, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_ABOX_CA7_CENTRAL", 0x11C80000, 0x10AC, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_L2", 0x11C80000, 0x10C0, (0x7 << 0), (0x7 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_L2", 0x11C80000, 0x10C4, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_L2_PWR", 0x11C80000, 0x10D0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_TOP", 0x11C80000, 0x1100, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_TOP", 0x11C80000, 0x1104, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_TOP", 0x11C80000, 0x110C, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CPUCLKSTOP_CPUCL0", 0x11C80000, 0x1118, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CPUCLKSTOP_CPUCL1", 0x11C80000, 0x111C, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_MIF", 0x11C80000, 0x1120, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_MIF", 0x11C80000, 0x1124, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_MIF", 0x11C80000, 0x112C, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DDRPHY_CLKSTOP", 0x11C80000, 0x1130, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DDRPHY_DLL_CLK", 0x11C80000, 0x113C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_TOP", 0x11C80000, 0x1140, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_CPUCL0", 0x11C80000, 0x1148, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_TOP", 0x11C80000, 0x1158, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_MIF", 0x11C80000, 0x115C, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_MIF", 0x11C80000, 0x1160, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_APM_MIF", 0x11C80000, 0x1164, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_CPUCL0", 0x11C80000, 0x116C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS", 0x11C80000, 0x1180, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR", 0x11C80000, 0x1188, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF", 0x11C80000, 0x1190, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_MIF", 0x11C80000, 0x1198, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PSCDC_MIF", 0x11C80000, 0x119C, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET", 0x11C80000, 0x11A0, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET", 0x11C80000, 0x11A8, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP", 0x11C80000, 0x11AC, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_MIF", 0x11C80000, 0x11B0, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET_MIF", 0x11C80000, 0x11B8, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP_OPEN", 0x11C80000, 0x11BC, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_CPUCL0", 0x11C80000, 0x11CC, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET_CPUCL0", 0x11C80000, 0x11DC, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP_MIF", 0x11C80000, 0x11E8, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_DDRPHY", 0x11C80000, 0x11F0, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_LPDDR4", 0x11C80000, 0x1200, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MIF", 0x11C80000, 0x1204, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_ABOX", 0x11C80000, 0x1208, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_TOP", 0x11C80000, 0x120C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_SPI", 0x11C80000, 0x1210, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_BOOTLDO", 0x11C80000, 0x1214, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC0", 0x11C80000, 0x121C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC2", 0x11C80000, 0x1220, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_UART", 0x11C80000, 0x1230, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC1", 0x11C80000, 0x1234, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ISOLATION", 0x11C80000, 0x1240, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ISOLATION_MIF", 0x11C80000, 0x1250, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ALV_SEL", 0x11C80000, 0x1260, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SUB", 0x11C80000, 0x12C0, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_MIF", 0x11C80000, 0x12C4, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE", 0x11C80000, 0x1300, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE_MIF", 0x11C80000, 0x1304, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE_ABOX", 0x11C80000, 0x1308, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD", 0x11C80000, 0x1404, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL", 0x11C80000, 0x1408, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP", 0x11C80000, 0x140C, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D", 0x11C80000, 0x1414, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_APM", 0x11C80000, 0x8084, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_APM", 0x11C80000, 0x8088, (0x7 << 0), (0x7 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_APM", 0x11C80000, 0x808C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_APM", 0x11C80000, 0x8094, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_GATE_APM", 0x11C80000, 0x80A0, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_APM_TOP", 0x11C80000, 0x80A4, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TCXO", 0x11C80000, 0x80BC, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_QCH_CORTEXM3_APM", 0x11C80000, 0x80C8, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C88, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C88, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C88, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C88, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C08, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C08, (0x1 << 2), (0x1 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C08, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C08, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x064C, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x0628, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [7] (MASK WIFI WAKEUP)", 0x11C80000, 0x0628, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [6] (MASK GNSS WAKEUP)", 0x11C80000, 0x0628, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [5] (MASK CP WAKEUP)", 0x11C80000, 0x0628, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [4] (MASK ABOX WAKEUP)", 0x11C80000, 0x0628, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [29] (USE_EDGE_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 29), (0x1 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [0] (PEDOMETER_IRQ)", 0x11C80000, 0x8400, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [1] (CP)", 0x11C80000, 0x8400, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [2] (GNSS)", 0x11C80000, 0x8400, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [3] (WIFI)", 0x11C80000, 0x8400, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [4] (RTC_TICK1)", 0x11C80000, 0x8400, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [0] (MIF_WAKEUP)", 0x11C80000, 0x00D0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [1] (INT_WAKEUP)", 0x11C80000, 0x00D0, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [2] (MIF_REQ__CP)", 0x11C80000, 0x00D0, (0x1 << 2), (0x1 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [3] (MIF_REQ__GNSS)", 0x11C80000, 0x00D0, (0x1 << 3), (0x1 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [4] (MIF_REQ__WIFI)", 0x11C80000, 0x00D0, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [5] (MIF_REQ__ABOX)", 0x11C80000, 0x00D0, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [6] (PWR_REQ__CP)", 0x11C80000, 0x00D0, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [7] (PWR_REQ__GNSS)", 0x11C80000, 0x00D0, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [8] (PWR_REQ__WIFI)", 0x11C80000, 0x00D0, (0x1 << 8), (0x0 << 8), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SFR_ACCESS_CONTROL_REG", 0x11C80000, 0x0024, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_OPTION[31] (EMULATION)", 0x11C80000, 0x4028, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_OPTION[31] (EMULATION)", 0x11C80000, 0x4048, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_OPTION[31] (EMULATION)", 0x11C80000, 0x4068, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_OPTION[31] (EMULATION)", 0x11C80000, 0x40A8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_OPTION[31] (EMULATION)", 0x11C80000, 0x82C8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_OPTION", 0x11C80000, 0x0208, (0xffff << 16), (0x00FF << 16), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 29), (0x0 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_CONFIGURATION", 0x11C80000, 0x8000, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_APM_BUS_USER", 0x11C00000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq save_sicd_aud_on[] = {
};

struct pmucal_seq exit_sicd_aud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_CONFIGURATION", 0x11C80000, 0x8000, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C88, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C88, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C88, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C88, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C08, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C08, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C08, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C08, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x064C, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x0628, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [7] (MASK WIFI WAKEUP)", 0x11C80000, 0x0628, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [6] (MASK GNSS WAKEUP)", 0x11C80000, 0x0628, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [5] (MASK CP WAKEUP)", 0x11C80000, 0x0628, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [4] (MASK ABOX WAKEUP)", 0x11C80000, 0x0628, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [29] (USE_EDGE_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 29), (0x0 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [0] (PEDOMETER_IRQ)", 0x11C80000, 0x8400, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [1] (CP)", 0x11C80000, 0x8400, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [2] (GNSS)", 0x11C80000, 0x8400, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [3] (WIFI)", 0x11C80000, 0x8400, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [4] (TRTC_TICK1)", 0x11C80000, 0x8400, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_OPTION[31] (EMULATION)", 0x11C80000, 0x4028, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_OPTION[31] (EMULATION)", 0x11C80000, 0x4048, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_OPTION[31] (EMULATION)", 0x11C80000, 0x4068, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_OPTION[31] (EMULATION)", 0x11C80000, 0x40A8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_OPTION[31] (EMULATION)", 0x11C80000, 0x82C8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 29), (0x0 << 29), 0, 0, 0, 0),
};

struct pmucal_seq earlywkup_sicd_aud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_CONFIGURATION", 0x11C80000, 0x8000, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq enter_stop[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0", 0x11C80000, 0x1000, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER0_CPU0_CENTRAL", 0x11C80000, 0x1008, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU1", 0x11C80000, 0x1010, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER0_CPU1_CENTRAL", 0x11C80000, 0x1018, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU0", 0x11C80000, 0x1040, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU0_CENTRAL", 0x11C80000, 0x1048, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU1", 0x11C80000, 0x1050, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU1_CENTRAL", 0x11C80000, 0x1058, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU2", 0x11C80000, 0x1060, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU2_CENTRAL", 0x11C80000, 0x1068, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU3", 0x11C80000, 0x1070, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU3_CENTRAL", 0x11C80000, 0x1078, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_NONCPU", 0x11C80000, 0x1080, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_NONCPU", 0x11C80000, 0x1084, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ABOX_CA7", 0x11C80000, 0x10A4, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_ABOX_CA7_LOCAL", 0x11C80000, 0x10A8, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_ABOX_CA7_CENTRAL", 0x11C80000, 0x10AC, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_L2", 0x11C80000, 0x10C0, (0x7 << 0), (0x7 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_L2", 0x11C80000, 0x10C4, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_L2_PWR", 0x11C80000, 0x10D0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_TOP", 0x11C80000, 0x1100, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_TOP", 0x11C80000, 0x1104, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_TOP", 0x11C80000, 0x110C, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CPUCLKSTOP_CPUCL0", 0x11C80000, 0x1118, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CPUCLKSTOP_CPUCL1", 0x11C80000, 0x111C, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_MIF", 0x11C80000, 0x1120, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_MIF", 0x11C80000, 0x1124, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_MIF", 0x11C80000, 0x112C, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DDRPHY_CLKSTOP", 0x11C80000, 0x1130, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DDRPHY_DLL_CLK", 0x11C80000, 0x113C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_TOP", 0x11C80000, 0x1140, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_CPUCL0", 0x11C80000, 0x1148, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_TOP", 0x11C80000, 0x1158, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_MIF", 0x11C80000, 0x115C, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_MIF", 0x11C80000, 0x1160, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_APM_MIF", 0x11C80000, 0x1164, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_CPUCL0", 0x11C80000, 0x116C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS", 0x11C80000, 0x1180, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR", 0x11C80000, 0x1188, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF", 0x11C80000, 0x1190, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_MIF", 0x11C80000, 0x1198, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PSCDC_MIF", 0x11C80000, 0x119C, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET", 0x11C80000, 0x11A0, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET", 0x11C80000, 0x11A8, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP", 0x11C80000, 0x11AC, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_MIF", 0x11C80000, 0x11B0, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET_MIF", 0x11C80000, 0x11B8, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP_OPEN", 0x11C80000, 0x11BC, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_CPUCL0", 0x11C80000, 0x11CC, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET_CPUCL0", 0x11C80000, 0x11DC, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP_MIF", 0x11C80000, 0x11E8, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_DDRPHY", 0x11C80000, 0x11F0, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_LPDDR4", 0x11C80000, 0x1200, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MIF", 0x11C80000, 0x1204, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_ABOX", 0x11C80000, 0x1208, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_TOP", 0x11C80000, 0x120C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_SPI", 0x11C80000, 0x1210, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_BOOTLDO", 0x11C80000, 0x1214, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC0", 0x11C80000, 0x121C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC2", 0x11C80000, 0x1220, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_UART", 0x11C80000, 0x1230, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC1", 0x11C80000, 0x1234, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ISOLATION", 0x11C80000, 0x1240, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ISOLATION_MIF", 0x11C80000, 0x1250, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ALV_SEL", 0x11C80000, 0x1260, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SUB", 0x11C80000, 0x12C0, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_MIF", 0x11C80000, 0x12C4, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE", 0x11C80000, 0x1300, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE_MIF", 0x11C80000, 0x1304, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE_ABOX", 0x11C80000, 0x1308, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD", 0x11C80000, 0x1404, (0xf << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL", 0x11C80000, 0x1408, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP", 0x11C80000, 0x140C, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D", 0x11C80000, 0x1414, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_APM", 0x11C80000, 0x8084, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_APM", 0x11C80000, 0x8088, (0x7 << 0), (0x7 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_APM", 0x11C80000, 0x808C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_APM", 0x11C80000, 0x8094, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_GATE_APM", 0x11C80000, 0x80A0, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_APM_TOP", 0x11C80000, 0x80A4, (0x3 << 0), (0x3 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TCXO", 0x11C80000, 0x80BC, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_QCH_CORTEXM3_APM", 0x11C80000, 0x80C8, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C88, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C88, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C88, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C88, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C08, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C08, (0x1 << 2), (0x1 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C08, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C08, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x064C, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x0628, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [7] (MASK WIFI WAKEUP)", 0x11C80000, 0x0628, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [6] (MASK GNSS WAKEUP)", 0x11C80000, 0x0628, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [5] (MASK CP WAKEUP)", 0x11C80000, 0x0628, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [4] (MASK ABOX WAKEUP)", 0x11C80000, 0x0628, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [29] (USE_EDGE_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 29), (0x1 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [0] (PEDOMETER_IRQ)", 0x11C80000, 0x8400, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [1] (CP)", 0x11C80000, 0x8400, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [2] (GNSS)", 0x11C80000, 0x8400, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [3] (WIFI)", 0x11C80000, 0x8400, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [4] (RTC_TICK1)", 0x11C80000, 0x8400, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [0] (MIF_WAKEUP)", 0x11C80000, 0x00D0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [1] (INT_WAKEUP)", 0x11C80000, 0x00D0, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [2] (MIF_REQ__CP)", 0x11C80000, 0x00D0, (0x1 << 2), (0x1 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [3] (MIF_REQ__GNSS)", 0x11C80000, 0x00D0, (0x1 << 3), (0x1 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [4] (MIF_REQ__WIFI)", 0x11C80000, 0x00D0, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [5] (MIF_REQ__ABOX)", 0x11C80000, 0x00D0, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [6] (PWR_REQ__CP)", 0x11C80000, 0x00D0, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [7] (PWR_REQ__GNSS)", 0x11C80000, 0x00D0, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [8] (PWR_REQ__WIFI)", 0x11C80000, 0x00D0, (0x1 << 8), (0x0 << 8), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SFR_ACCESS_CONTROL_REG", 0x11C80000, 0x0024, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_OPTION[31] (EMULATION)", 0x11C80000, 0x4028, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_OPTION[31] (EMULATION)", 0x11C80000, 0x4048, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_OPTION[31] (EMULATION)", 0x11C80000, 0x4068, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_OPTION[31] (EMULATION)", 0x11C80000, 0x40A8, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_OPTION[31] (EMULATION)", 0x11C80000, 0x82C8, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_OPTION", 0x11C80000, 0x0208, (0xffff << 16), (0x00FF << 16), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 29), (0x1 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_CONFIGURATION", 0x11C80000, 0x8000, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq save_stop[] = {
};

struct pmucal_seq exit_stop[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_CONFIGURATION", 0x11C80000, 0x8000, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C88, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C88, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C88, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C88, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C08, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C08, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C08, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C08, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x064C, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x0628, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [7] (MASK WIFI WAKEUP)", 0x11C80000, 0x0628, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [6] (MASK GNSS WAKEUP)", 0x11C80000, 0x0628, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [5] (MASK CP WAKEUP)", 0x11C80000, 0x0628, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [4] (MASK ABOX WAKEUP)", 0x11C80000, 0x0628, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [29] (USE_EDGE_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 29), (0x0 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [0] (PEDOMETER_IRQ)", 0x11C80000, 0x8400, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [1] (CP)", 0x11C80000, 0x8400, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [2] (GNSS)", 0x11C80000, 0x8400, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [3] (WIFI)", 0x11C80000, 0x8400, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [4] (TRTC_TICK1)", 0x11C80000, 0x8400, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_OPTION[31] (EMULATION)", 0x11C80000, 0x4028, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_OPTION[31] (EMULATION)", 0x11C80000, 0x4048, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_OPTION[31] (EMULATION)", 0x11C80000, 0x4068, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_OPTION[31] (EMULATION)", 0x11C80000, 0x40A8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_OPTION[31] (EMULATION)", 0x11C80000, 0x82C8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 29), (0x1 << 29), 0, 0, 0, 0),
};

struct pmucal_seq earlywkup_stop[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_CONFIGURATION", 0x11C80000, 0x8000, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq enter_sleep[] = {	
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0", 0x11C80000, 0x1000, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER0_CPU0_CENTRAL", 0x11C80000, 0x1008, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU1", 0x11C80000, 0x1010, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER0_CPU1_CENTRAL", 0x11C80000, 0x1018, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU0", 0x11C80000, 0x1040, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU0_CENTRAL", 0x11C80000, 0x1048, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU1", 0x11C80000, 0x1050, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU1_CENTRAL", 0x11C80000, 0x1058, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU2", 0x11C80000, 0x1060, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU2_CENTRAL", 0x11C80000, 0x1068, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU3", 0x11C80000, 0x1070, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU3_CENTRAL", 0x11C80000, 0x1078, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_NONCPU", 0x11C80000, 0x1080, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_NONCPU", 0x11C80000, 0x1084, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ABOX_CA7", 0x11C80000, 0x10A4, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_ABOX_CA7_LOCAL", 0x11C80000, 0x10A8, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_ABOX_CA7_CENTRAL", 0x11C80000, 0x10AC, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_L2", 0x11C80000, 0x10C0, (0x7 << 0), (0x7 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_L2", 0x11C80000, 0x10C4, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_L2_PWR", 0x11C80000, 0x10D0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_TOP", 0x11C80000, 0x1100, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_TOP", 0x11C80000, 0x1104, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_TOP", 0x11C80000, 0x110C, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CPUCLKSTOP_CPUCL0", 0x11C80000, 0x1118, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CPUCLKSTOP_CPUCL1", 0x11C80000, 0x111C, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_MIF", 0x11C80000, 0x1120, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_MIF", 0x11C80000, 0x1124, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_MIF", 0x11C80000, 0x112C, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),	
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DDRPHY_CLKSTOP", 0x11C80000, 0x1130, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DDRPHY_DLL_CLK", 0x11C80000, 0x113C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_TOP", 0x11C80000, 0x1140, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_CPUCL0", 0x11C80000, 0x1148, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_TOP", 0x11C80000, 0x1158, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_MIF", 0x11C80000, 0x115C, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_MIF", 0x11C80000, 0x1160, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_APM_MIF", 0x11C80000, 0x1164, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_CPUCL0", 0x11C80000, 0x116C, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS", 0x11C80000, 0x1180, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR", 0x11C80000, 0x1188, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF", 0x11C80000, 0x1190, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_MIF", 0x11C80000, 0x1198, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PSCDC_MIF", 0x11C80000, 0x119C, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET", 0x11C80000, 0x11A0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET", 0x11C80000, 0x11A8, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP", 0x11C80000, 0x11AC, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_MIF", 0x11C80000, 0x11B0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET_MIF", 0x11C80000, 0x11B8, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP_OPEN", 0x11C80000, 0x11BC, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_CPUCL0", 0x11C80000, 0x11CC, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET_CPUCL0", 0x11C80000, 0x11DC, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP_MIF", 0x11C80000, 0x11E8, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_DDRPHY", 0x11C80000, 0x11F0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_LPDDR4", 0x11C80000, 0x1200, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MIF", 0x11C80000, 0x1204, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_ABOX", 0x11C80000, 0x1208, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_TOP", 0x11C80000, 0x120C, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_SPI", 0x11C80000, 0x1210, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_BOOTLDO", 0x11C80000, 0x1214, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC0", 0x11C80000, 0x121C, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC2", 0x11C80000, 0x1220, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_UART", 0x11C80000, 0x1230, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC1", 0x11C80000, 0x1234, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ISOLATION", 0x11C80000, 0x1240, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ISOLATION_MIF", 0x11C80000, 0x1250, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ALV_SEL", 0x11C80000, 0x1260, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SUB", 0x11C80000, 0x12C0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_MIF", 0x11C80000, 0x12C4, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE", 0x11C80000, 0x1300, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE_MIF", 0x11C80000, 0x1304, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE_ABOX", 0x11C80000, 0x1308, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD", 0x11C80000, 0x1404, (0xf << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL", 0x11C80000, 0x1408, (0xf << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP", 0x11C80000, 0x140C, (0xf << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D", 0x11C80000, 0x1414, (0xf << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_APM", 0x11C80000, 0x8084, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_APM", 0x11C80000, 0x8088, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_APM", 0x11C80000, 0x808C, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_APM", 0x11C80000, 0x8094, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_GATE_APM", 0x11C80000, 0x80A0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_APM_TOP", 0x11C80000, 0x80A4, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TCXO", 0x11C80000, 0x80BC, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_QCH_CORTEXM3_APM", 0x11C80000, 0x80C8, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C88, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C88, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C88, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C88, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C08, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C08, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C08, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C08, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x064C, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x0628, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [7] (MASK WIFI WAKEUP)", 0x11C80000, 0x0628, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [6] (MASK GNSS WAKEUP)", 0x11C80000, 0x0628, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [5] (MASK CP WAKEUP)", 0x11C80000, 0x0628, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [4] (MASK ABOX WAKEUP)", 0x11C80000, 0x0628, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [29] (USE_EDGE_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 29), (0x1 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [0] (PEDOMETER_IRQ)", 0x11C80000, 0x8400, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [1] (CP)", 0x11C80000, 0x8400, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [2] (GNSS)", 0x11C80000, 0x8400, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [3] (WIFI)", 0x11C80000, 0x8400, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [4] (RTC_TICK1)", 0x11C80000, 0x8400, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [0] (MIF_WAKEUP)", 0x11C80000, 0x00D0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [1] (INT_WAKEUP)", 0x11C80000, 0x00D0, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [2] (MIF_REQ__CP)", 0x11C80000, 0x00D0, (0x1 << 2), (0x1 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [3] (MIF_REQ__GNSS)", 0x11C80000, 0x00D0, (0x1 << 3), (0x1 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [4] (MIF_REQ__WIFI)", 0x11C80000, 0x00D0, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [5] (MIF_REQ__ABOX)", 0x11C80000, 0x00D0, (0x1 << 5), (0x1 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [6] (PWR_REQ__CP)", 0x11C80000, 0x00D0, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [7] (PWR_REQ__GNSS)", 0x11C80000, 0x00D0, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [8] (PWR_REQ__WIFI)", 0x11C80000, 0x00D0, (0x1 << 8), (0x0 << 8), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SFR_ACCESS_CONTROL_REG", 0x11C80000, 0x0024, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_OPTION[31] (EMULATION)", 0x11C80000, 0x4028, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_OPTION[31] (EMULATION)", 0x11C80000, 0x4048, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_OPTION[31] (EMULATION)", 0x11C80000, 0x4068, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_OPTION[31] (EMULATION)", 0x11C80000, 0x40A8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_OPTION[31] (EMULATION)", 0x11C80000, 0x82C8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_OPTION", 0x11C80000, 0x0208, (0xffff << 16), (0x00FF << 16), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 29), (0x0 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_APM_CONFIGURATION", 0x11C80000, 0x8000, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_APM_BUS_USER", 0x11C00000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq save_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_LOCKTIME_PLL_G3D", 0x11400000, 0x0, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_LOCKTIME_PLL_AUD", 0x14800000, 0x0, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON1_PLL_G3D", 0x11400000, 0x124, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_CPUCL1", 0x10800000, 0x124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_CPUCL0", 0x10900000, 0x144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_SHARED1", 0x10560000, 0x124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_SHARED0", 0x10560000, 0x104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON1_PLL_AUD", 0x14800000, 0x204, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON2_PLL_G3D", 0x11400000, 0x128, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_CPUCL1", 0x10800000, 0x128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_CPUCL0", 0x10900000, 0x148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_SHARED1", 0x10560000, 0x128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_SHARED0", 0x10560000, 0x108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON2_PLL_AUD", 0x14800000, 0x228, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON4_PLL_G3D", 0x11400000, 0x130, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_CPUCL1", 0x10800000, 0x130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_CPUCL0", 0x10900000, 0x150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_SHARED1", 0x10560000, 0x134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_SHARED0", 0x10560000, 0x114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON4_PLL_AUD", 0x14800000, 0x270, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_PLL_G3D", 0x11400000, 0x120, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_CPUCL1", 0x10800000, 0x120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_CPUCL0", 0x10900000, 0x140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_SHARED0", 0x10560000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_SHARED1", 0x10560000, 0x120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_PLL_AUD", 0x14800000, 0x1e0, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	/* wher is PLL_CON3_PLL_AUD for k divider ?? */
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_PLL_MEM_DIV2", 0x10500000, 0x1810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MIF_PHY_CLKM", 0x10500000, 0x180c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MIF_CCI", 0x10500000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MIF_BUSP", 0x10500000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MIF_BUS", 0x10500000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MFCMSCL_APB", 0x12CB0000, 0x1800, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
//	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_IS_APB", 0x144B0000, 0x1804, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
//	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_IS_3AA_HALF", 0x144B0000, 0x1800, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_G3D_BUSP", 0x11400000, 0x1800, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_PCLKDBG", 0x10800000, 0x1818, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_PCLK", 0x10800000, 0x1814, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_CPU", 0x10800000, 0x1810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_CNTCLK", 0x10800000, 0x180c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF", 0x10800000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_ATCLK", 0x10800000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_ACLK", 0x10800000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG", 0x10900000, 0x181c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK", 0x10900000, 0x1814, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_CPU", 0x10900000, 0x1810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_CNTCLK", 0x10900000, 0x180c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF", 0x10900000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_ATCLK", 0x10900000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_ACLK", 0x10900000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_PLL_SHARED1_DIV4", 0x10560000, 0x189c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_PLL_SHARED1_DIV2", 0x10560000, 0x1898, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_PLL_SHARED0_DIV4", 0x10560000, 0x1894, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_PLL_SHARED0_DIV3", 0x10560000, 0x1890, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_PLL_SHARED0_DIV2", 0x10560000, 0x188c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMU_CMUREF", 0x10560000, 0x1888, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_USI2", 0x10560000, 0x1884, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_USI1", 0x10560000, 0x1880, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_USI0", 0x10560000, 0x187c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_UART_2", 0x10560000, 0x1878, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_UART_1", 0x10560000, 0x1874, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_UART_0", 0x10560000, 0x1870, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_SPI_1", 0x10560000, 0x186c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_SPI_0", 0x10560000, 0x1868, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_BUS", 0x10560000, 0x1864, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_MIF_SWITCH", 0x10560000, 0x1860, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_MIF_CCI", 0x10560000, 0x185c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_MIF_BUS", 0x10560000, 0x1858, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL", 0x10560000, 0x1854, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_MFCMSCL_MFC", 0x10560000, 0x1850, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_IS_VRA", 0x10560000, 0x184c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_IS_TPU", 0x10560000, 0x1848, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_IS_ISP", 0x10560000, 0x1844, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_IS_3AA", 0x10560000, 0x1840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_G3D_SWITCH", 0x10560000, 0x183c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_FSYS_MMC_SDIO", 0x10560000, 0x1838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD", 0x10560000, 0x1834, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD", 0x10560000, 0x1830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_FSYS_BUS", 0x10560000, 0x182c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_DISPAUD_CPU", 0x10560000, 0x1828, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_DISPAUD_BUS", 0x10560000, 0x1824, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH", 0x10560000, 0x1820, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH", 0x10560000, 0x181c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_CPUCL0_SECJTAG", 0x10560000, 0x1818, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_CIS_CLK2", 0x10560000, 0x1814, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_CIS_CLK1", 0x10560000, 0x1810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_CIS_CLK0", 0x10560000, 0x180c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_APM_BUS", 0x10560000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK", 0x10560000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK", 0x10560000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP", 0x14800000, 0x1824, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF3", 0x14800000, 0x1820, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF2", 0x14800000, 0x181c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF0", 0x14800000, 0x1818, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_PLL", 0x14800000, 0x1814, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_FM", 0x14800000, 0x1810, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG", 0x14800000, 0x180c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK", 0x14800000, 0x1808, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_BUS", 0x14800000, 0x1804, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_AUDIF", 0x14800000, 0x1800, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_MIF_CMUREF", 0x10500000, 0x1010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_MIF_GIC", 0x10500000, 0x100c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X", 0x10500000, 0x1008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_MIF_CCI", 0x10500000, 0x1004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_MIF_BUS", 0x10500000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_G3D_BUSD", 0x11400000, 0x1004, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CPUCL1_PLL", 0x10800000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CPUCL0_PLL", 0x10900000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CMU_CMUREF", 0x10560000, 0x1074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMU_CMUREF", 0x10560000, 0x1070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_USI2", 0x10560000, 0x106c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_USI1", 0x10560000, 0x1068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_USI0", 0x10560000, 0x1064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_UART_2", 0x10560000, 0x1060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_UART_1", 0x10560000, 0x105c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_UART_0", 0x10560000, 0x1058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_SPI_1", 0x10560000, 0x1054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_SPI_0", 0x10560000, 0x1050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_BUS", 0x10560000, 0x104c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH", 0x10560000, 0x1048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_MIF_CCI", 0x10560000, 0x1044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_MIF_BUS", 0x10560000, 0x1040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL", 0x10560000, 0x103c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC", 0x10560000, 0x1038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_IS_VRA", 0x10560000, 0x1034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_IS_TPU", 0x10560000, 0x1030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_IS_ISP", 0x10560000, 0x102c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_IS_3AA", 0x10560000, 0x1028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_SDIO", 0x10560000, 0x1020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD", 0x10560000, 0x101c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD", 0x10560000, 0x1018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS", 0x10560000, 0x1014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_DISPAUD_BUS", 0x10560000, 0x1010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2", 0x10560000, 0x100c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1", 0x10560000, 0x1008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0", 0x10560000, 0x1004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_APM_BUS", 0x10560000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF3", 0x14800000, 0x1010, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF2", 0x14800000, 0x100c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF0", 0x14800000, 0x1008, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH", 0x14800000, 0x1004, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_CPU", 0x14800000, 0x1000, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI2_USER", 0x10010000, 0x200, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI1_USER", 0x10010000, 0x1e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI0_USER", 0x10010000, 0x1c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_UART_2_USER", 0x10010000, 0x1a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_UART_1_USER", 0x10010000, 0x180, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_UART_0_USER", 0x10010000, 0x160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_SPI1_USER", 0x10010000, 0x140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_SPI0_USER", 0x10010000, 0x120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_BUS_USER", 0x10010000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER", 0x12CB0000, 0x120, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER", 0x12CB0000, 0x100, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_IS_VRA_USER", 0x144B0000, 0x1e0, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_IS_TPU_USER", 0x144B0000, 0x180, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_IS_ISP_USER", 0x144B0000, 0x120, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_IS_3AA_USER", 0x144B0000, 0x100, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER", 0x11400000, 0x100, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_USBPLL", 0x13400000, 0x204, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_MMC_SDIO_USER", 0x13400000, 0x160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER", 0x13400000, 0x140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER", 0x13400000, 0x120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER", 0x13400000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER", 0x10800000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER", 0x10900000, 0x120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CPUCL0_SECJTAG_USER", 0x10900000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DISPAUD_BUS_USER", 0x14800000, 0x120, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_CPU_USER", 0x14800000, 0x100, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_APM_BUS_USER", 0x11C00000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
//	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_G3D", 0x11400000, 0x120, (0x1 << 29), (0x1 << 29), 0x11400000, 0x120, (0x1 << 29), (0x1 << 29)),
//	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_CPUCL1", 0x10800000, 0x120, (0x1 << 29), (0x1 << 29), 0x10800000, 0x120, (0x1 << 29), (0x1 << 29)),
//	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_CPUCL0", 0x10900000, 0x140, (0x1 << 29), (0x1 << 29), 0x10900000, 0x140, (0x1 << 29), (0x1 << 29)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_SHARED0", 0x10560000, 0x100, (0x1 << 29), (0x1 << 29), 0x10560000, 0x100, (0x1 << 29), (0x1 << 29)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_SHARED1", 0x10560000, 0x120, (0x1 << 29), (0x1 << 29), 0x10560000, 0x120, (0x1 << 29), (0x1 << 29)),
	//PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_AUD", 0x14800000, 0x1e0, (0x1 << 29), (0x1 << 29), 0x14800000, 0x1e0, (0x1 << 29), (0x1 << 29)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_CLUSTER1_QCH", 0x10010000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_CLUSTER0_QCH", 0x10010000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_PERI_QCH", 0x10010000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PERI_CMU_PERI_QCH", 0x10010000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCT_QCH", 0x10010000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_PERI_QCH", 0x10010000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_USI2", 0x10010000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_USI1", 0x10010000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_USI0", 0x10010000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_UART2", 0x10010000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_UART1", 0x10010000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_UART0", 0x10010000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_SPI1", 0x10010000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_SPI0", 0x10010000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_PWM_MOTOR", 0x10010000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C6", 0x10010000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C5", 0x10010000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C4", 0x10010000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C3", 0x10010000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C2", 0x10010000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C1", 0x10010000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C0", 0x10010000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_HSI2C3", 0x10010000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_HSI2C2", 0x10010000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_HSI2C1", 0x10010000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_HSI2C0", 0x10010000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_GPIO", 0x10010000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BUSIF_TMU_QCH", 0x10010000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WRAP_ADC_IF_QCH_1", 0x10500000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WRAP_ADC_IF_QCH_0", 0x10500000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_P_CORE_QCH", 0x10500000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_D_CORE_QCH", 0x10500000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MIF_QCH", 0x10500000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SFR_APBIF_CMU_CMU_QCH", 0x10500000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_QCH", 0x10500000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_ACE_CPUCL1_QCH", 0x10500000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_ACE_CPUCL0_QCH", 0x10500000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PDMA_CORE_QCH", 0x10500000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIF_CMU_MIF_QCH", 0x10500000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_WLBT1_QCH_S0", 0x10500000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_WLBT0_QCH_S0", 0x10500000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_SECURE_QCH_S0", 0x10500000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_QCH_S0", 0x10500000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_GNSSS_QCH_S0", 0x10500000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_ABOX_QCH_S0", 0x10500000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_PERI_QCH", 0x10500000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_MFCMSCL_QCH", 0x10500000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_IS_QCH", 0x10500000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_G3D_QCH", 0x10500000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_FSYS_QCH", 0x10500000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_DISPAUD_QCH", 0x10500000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_CPUCL1_QCH", 0x10500000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_CPUCL0_QCH", 0x10500000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_APM_QCH", 0x10500000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_CP_QCH", 0x10500000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_WLBT_QCH", 0x10500000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_MFCMSCL_QCH", 0x10500000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_ISPRT_QCH", 0x10500000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_ISPNRT_QCH", 0x10500000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_GNSS_QCH", 0x10500000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_G3D_QCH", 0x10500000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_FSYS_QCH", 0x10500000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_DPU_QCH", 0x10500000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_CSSYS_QCH", 0x10500000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_CP_QCH", 0x10500000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_APM_QCH", 0x10500000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_ABOX_QCH", 0x10500000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ACE_D_CPUCL1_QCH", 0x10500000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ACE_D_CPUCL0_QCH", 0x10500000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_MIF_QCH_PPMU", 0x10500000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_MIF_QCH_APBBR", 0x10500000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GIC400_AIHWACG_QCH", 0x10500000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CCI_400_QCH", 0x10500000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_RSTNSYNC_CLK_MIF_CCI_QCH_OCC", 0x10500000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CMU_MIF_CMUREF_QCH", 0x10500000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_AXI2AHB_CORE_CSSYS_QCH", 0x10500000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_MFCMSCL_QCH", 0x12CB0000, 0x3024, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SMMU_MFCMSCL_QCH", 0x12CB0000, 0x3020, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_PPMU_MFCMSCL_QCH", 0x12CB0000, 0x301c, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_MSCL_QCH", 0x12CB0000, 0x3018, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_MFC_QCH", 0x12CB0000, 0x3014, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH", 0x12CB0000, 0x3010, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_MFCMSCL_QCH", 0x12CB0000, 0x300c, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_MFCMSCL_QCH", 0x12CB0000, 0x3008, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_JPEG_QCH", 0x12CB0000, 0x3004, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_G2D_QCH", 0x12CB0000, 0x3000, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	#if 0
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ASYNCM_P_IS_QCH", 0x144B0000, 0x3000, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ASYNCS_D0_IS_QCH", 0x144B0000, 0x3004, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ASYNCS_D1_IS_QCH", 0x144B0000, 0x3008, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_CSIS_0", 0x144B0000, 0x300c, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_CSIS_1", 0x144B0000, 0x3010, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_CSIS_DMA", 0x144B0000, 0x3014, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_ISP", 0x144B0000, 0x301c, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_IS_3AA", 0x144B0000, 0x3020, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_MCSC", 0x144B0000, 0x3024, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_TPU", 0x144B0000, 0x3028, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_VRA", 0x144B0000, 0x302c, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS_CMU_IS_QCH", 0x144B0000, 0x3030, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_PPMU_NRT_QCH", 0x144B0000, 0x3034, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_PPMU_RT_QCH", 0x144B0000, 0x3038, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SMMU_IS_QCH", 0x144B0000, 0x303c, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_IS_QCH", 0x144B0000, 0x3040, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	#endif
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_G3D_QCH", 0x11400000, 0x3018, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_G3DSFR_QCH", 0x11400000, 0x3014, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_G3D_QCH", 0x11400000, 0x3010, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_G3D_QCH", 0x11400000, 0x300c, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_G3DSFR_QCH", 0x11400000, 0x3008, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_G3D_CMU_G3D_QCH", 0x11400000, 0x3004, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_AGPU_QCH", 0x11400000, 0x3000, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB20DRD_QCH_USB", 0x13400000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB20DRD_QCH_HSDRD", 0x13400000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_FSYS_QCH", 0x13400000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_FSYS_QCH", 0x13400000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MMC_SDIO_QCH", 0x13400000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MMC_EMBD_QCH", 0x13400000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MMC_CARD_QCH", 0x13400000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_FSYS_QCH", 0x13400000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_FSYS_QCH", 0x13400000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_FSYS_QCH", 0x13400000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_FSYS_CMU_FSYS_QCH", 0x13400000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ADM_AHB_SSS_QCH", 0x13400000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CPUCL1_QCH", 0x10800000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACE_D_CPUCL1_QCH", 0x10800000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_CPUCL1_QCH", 0x10800000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DUMP_PC_CPUCL1_QCH", 0x10800000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CPUCL1_CMU_CPUCL1_QCH", 0x10800000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CLUSTER1_QCH_DBG", 0x10800000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CLUSTER1_QCH_CPU", 0x10800000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CPUCL0_QCH", 0x10900000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SECJTAG_QCH", 0x10900000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_T_CSSYS_DBG_QCH", 0x10900000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACE_D_CPUCL0_QCH", 0x10900000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_CPUCL0_QCH", 0x10900000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DUMP_PC_CPUCL0_QCH", 0x10900000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CPUCL0_CMU_CPUCL0_QCH", 0x10900000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CSSYS_DBG_QCH", 0x10900000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CLUSTER0_QCH_DBG", 0x10900000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CLUSTER0_QCH_CPU", 0x10900000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS2", 0x10560000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1", 0x10560000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0", 0x10560000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CMU_CMU_CMUREF_QCH", 0x10560000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_WDT_ABOXCPU_QCH", 0x14800000, 0x3050, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_DISPAUD_QCH", 0x14800000, 0x304c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SMMU_DPU_QCH", 0x14800000, 0x3048, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SMMU_ABOX_QCH", 0x14800000, 0x3044, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_PPMU_DPU_QCH", 0x14800000, 0x3040, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_PPMU_ABOX_QCH", 0x14800000, 0x303c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_DPU_QCH", 0x14800000, 0x3038, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_ABOX_QCH", 0x14800000, 0x3034, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_DISPAUD_QCH", 0x14800000, 0x3030, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_GPIO_DISPAUD_QCH", 0x14800000, 0x302c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DPU_QCH_DPP", 0x14800000, 0x3028, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DPU_QCH_DMA", 0x14800000, 0x3024, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DISPAUD_CMU_DISPAUD_QCH", 0x14800000, 0x301c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ABOX_QCH_UAIF3", 0x14800000, 0x3018, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ABOX_QCH_UAIF2", 0x14800000, 0x3014, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ABOX_QCH_UAIF0", 0x14800000, 0x3010, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BUS", 0x14800000, 0x300c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_FM", 0x14800000, 0x3008, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_CPU", 0x14800000, 0x3004, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_ABOX", 0x14800000, 0x3000, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
#if 0
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_APM_QCH", 0x11C00000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_APM_QCH", 0x11C00000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPEEDY_QCH", 0x11C00000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MP_APBSEMA_HWACG_2CH_QCH", 0x11C00000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM2WLBT_QCH", 0x11C00000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM2GNSS_QCH", 0x11C00000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM2CP_QCH", 0x11C00000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM2AP_QCH", 0x11C00000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_ALIVE_QCH", 0x11C00000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_ALIVE_QCH", 0x11C00000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_BATCHER_CP_QCH", 0x11C00000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_BATCHER_AP_QCH", 0x11C00000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_APM_QCH", 0x11C00000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APM_QCH_SYS", 0x11C00000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APM_QCH_INTMEM", 0x11C00000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APM_QCH_DBG", 0x11C00000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APM_QCH_CPU", 0x11C00000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APM_CMU_APM_QCH", 0x11C00000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_PMU_ALIVE_QCH", 0x11C00000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_GPIO_ALIVE_QCH", 0x11C00000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_WDT_APM_QCH_OSCCLK", 0x11C00000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_SPEEDY_QCH_OSCCLK", 0x11C00000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_APM_QCH_OSCCLK", 0x11C00000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
#endif
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_MFCMSCL_CMU_CLKOUT1", 0x12CB0000, 0x814, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_MFCMSCL_CMU_CLKOUT0", 0x12CB0000, 0x810, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_G3D_CMU_CLKOUT1", 0x11400000, 0x814, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_G3D_CMU_CLKOUT0", 0x11400000, 0x810, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_DISPAUD_CMU_CLKOUT1", 0x14800000, 0x814, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_DISPAUD_CMU_CLKOUT0", 0x14800000, 0x810, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MIF_CMU_CONTROLLER_OPTION", 0x10500000, 0x800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "MFCMSCL_CMU_CONTROLLER_OPTION", 0x12CB0000, 0x800, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "G3D_CMU_CONTROLLER_OPTION", 0x11400000, 0x800, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL1_CMU_CONTROLLER_OPTION", 0x10800000, 0x800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_CMU_CONTROLLER_OPTION", 0x10900000, 0x800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_CMU_CONTROLLER_OPTION", 0x10560000, 0x800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DISPAUD_CMU_CONTROLLER_OPTION", 0x14800000, 0x800, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "APM_CMU_CONTROLLER_OPTION", 0x11C00000, 0x800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DISPAUD_HCHGEN_CLKMUX", 0x14800000, 0x840, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH", 0x10800000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH", 0x10900000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON5_PLL_AUD", 0x14800000, 0x274, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON3_PLL_AUD", 0x14800000, 0x24c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_SHARED1", 0x10560000, 0x130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_SHARED0", 0x10560000, 0x110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_CPUCL0", 0x10900000, 0x12c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_CPUCL1", 0x10800000, 0x12c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON3_PLL_G3D", 0x11400000, 0x12c, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq exit_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_LPDDR4_OPTION", 0x11C80000, 0x3008, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MIF_OPTION", 0x11C80000, 0x3028, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_TOP_OPTION", 0x11C80000, 0x3068, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_SPI_OPTION", 0x11C80000, 0x3088, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_BOOTLDO_OPTION", 0x11C80000, 0x30A8, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC0_OPTION", 0x11C80000, 0x30E8, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC2_OPTION", 0x11C80000, 0x3108, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC1_OPTION", 0x11C80000, 0x31A8, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_UART_OPTION", 0x11C80000, 0x3188, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "PLL_CON0_PLL_G3D", 0x11400000, 0x120, (0x1 << 4), (0x1 << 4), 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_CPUCL1", 0x10800000, 0x120, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_CPUCL0", 0x10900000, 0x140, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_SHARED0", 0x10560000, 0x100, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_SHARED1", 0x10560000, 0x120, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "PLL_CON0_PLL_AUD", 0x14800000, 0x1e0, (0x1 << 4), (0x1 << 4), 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C88, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C88, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C88, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C88, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C08, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C08, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C08, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C08, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x064C, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x0628, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [7] (MASK WIFI WAKEUP)", 0x11C80000, 0x0628, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [6] (MASK GNSS WAKEUP)", 0x11C80000, 0x0628, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [5] (MASK CP WAKEUP)", 0x11C80000, 0x0628, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [4] (MASK ABOX WAKEUP)", 0x11C80000, 0x0628, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [29] (USE_EDGE_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 29), (0x0 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [0] (PEDOMETER_IRQ)", 0x11C80000, 0x8400, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [1] (CP)", 0x11C80000, 0x8400, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [2] (GNSS)", 0x11C80000, 0x8400, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [3] (WIFI)", 0x11C80000, 0x8400, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [4] (TRTC_TICK1)", 0x11C80000, 0x8400, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_OPTION[31] (EMULATION)", 0x11C80000, 0x4028, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_OPTION[31] (EMULATION)", 0x11C80000, 0x4048, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_OPTION[31] (EMULATION)", 0x11C80000, 0x4068, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_OPTION[31] (EMULATION)", 0x11C80000, 0x40A8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_OPTION[31] (EMULATION)", 0x11C80000, 0x82C8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 29), (0x0 << 29), 0, 0, 0, 0),
};

struct pmucal_seq earlywkup_sleep[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq enter_sleep_aud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU0", 0x11C80000, 0x1000, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER0_CPU0_CENTRAL", 0x11C80000, 0x1008, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_CPU1", 0x11C80000, 0x1010, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER0_CPU1_CENTRAL", 0x11C80000, 0x1018, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU0", 0x11C80000, 0x1040, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU0_CENTRAL", 0x11C80000, 0x1048, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU1", 0x11C80000, 0x1050, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU1_CENTRAL", 0x11C80000, 0x1058, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU2", 0x11C80000, 0x1060, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU2_CENTRAL", 0x11C80000, 0x1068, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_CPU3", 0x11C80000, 0x1070, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_CLUSTER1_CPU3_CENTRAL", 0x11C80000, 0x1078, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_NONCPU", 0x11C80000, 0x1080, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_NONCPU", 0x11C80000, 0x1084, (0xf << 0), (0x8 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ABOX_CA7", 0x11C80000, 0x10A4, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_ABOX_CA7_LOCAL", 0x11C80000, 0x10A8, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DIS_IRQ_ABOX_CA7_CENTRAL", 0x11C80000, 0x10AC, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_L2", 0x11C80000, 0x10C0, (0x7 << 0), (0x7 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER1_L2", 0x11C80000, 0x10C4, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLUSTER0_L2_PWR", 0x11C80000, 0x10D0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_TOP", 0x11C80000, 0x1100, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_TOP", 0x11C80000, 0x1104, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_TOP", 0x11C80000, 0x110C, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CPUCLKSTOP_CPUCL0", 0x11C80000, 0x1118, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CPUCLKSTOP_CPUCL1", 0x11C80000, 0x111C, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_MIF", 0x11C80000, 0x1120, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_MIF", 0x11C80000, 0x1124, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_MIF", 0x11C80000, 0x112C, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DDRPHY_CLKSTOP", 0x11C80000, 0x1130, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DDRPHY_DLL_CLK", 0x11C80000, 0x113C, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_TOP", 0x11C80000, 0x1140, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RESET_CMU_CPUCL0", 0x11C80000, 0x1148, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_TOP", 0x11C80000, 0x1158, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_MIF", 0x11C80000, 0x115C, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_CMU_MIF", 0x11C80000, 0x1160, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISABLE_PLL_APM_MIF", 0x11C80000, 0x1164, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_CPUCL0", 0x11C80000, 0x116C, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS", 0x11C80000, 0x1180, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR", 0x11C80000, 0x1188, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF", 0x11C80000, 0x1190, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_MIF", 0x11C80000, 0x1198, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PSCDC_MIF", 0x11C80000, 0x119C, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET", 0x11C80000, 0x11A0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET", 0x11C80000, 0x11A8, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP", 0x11C80000, 0x11AC, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_MIF", 0x11C80000, 0x11B0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET_MIF", 0x11C80000, 0x11B8, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP_OPEN", 0x11C80000, 0x11BC, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_CPUCL0", 0x11C80000, 0x11CC, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SLEEP_RESET_CPUCL0", 0x11C80000, 0x11DC, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_SLEEP_MIF", 0x11C80000, 0x11E8, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LOGIC_RESET_DDRPHY", 0x11C80000, 0x11F0, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_LPDDR4", 0x11C80000, 0x1200, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MIF", 0x11C80000, 0x1204, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_ABOX", 0x11C80000, 0x1208, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_TOP", 0x11C80000, 0x120C, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_SPI", 0x11C80000, 0x1210, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_BOOTLDO", 0x11C80000, 0x1214, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC0", 0x11C80000, 0x121C, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC2", 0x11C80000, 0x1220, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_UART", 0x11C80000, 0x1230, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC1", 0x11C80000, 0x1234, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ISOLATION", 0x11C80000, 0x1240, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ISOLATION_MIF", 0x11C80000, 0x1250, (0x1 << 0), (0x1 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_ALV_SEL", 0x11C80000, 0x1260, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SUB", 0x11C80000, 0x12C0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_MIF", 0x11C80000, 0x12C4, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE", 0x11C80000, 0x1300, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE_MIF", 0x11C80000, 0x1304, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GPIO_MODE_ABOX", 0x11C80000, 0x1308, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD", 0x11C80000, 0x1404, (0xf << 0), (0xF << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL", 0x11C80000, 0x1408, (0xf << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP", 0x11C80000, 0x140C, (0xf << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D", 0x11C80000, 0x1414, (0xf << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "FORCE_AUTOCLKGATE_CMU_APM", 0x11C80000, 0x8084, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_APM", 0x11C80000, 0x8088, (0x7 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKSTOP_CMU_APM", 0x11C80000, 0x808C, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LPI_RESIDUAL_CMU_APM", 0x11C80000, 0x8094, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "OSCCLK_GATE_APM", 0x11C80000, 0x80A0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEMORY_APM_TOP", 0x11C80000, 0x80A4, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TCXO", 0x11C80000, 0x80BC, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_QCH_CORTEXM3_APM", 0x11C80000, 0x80C8, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C88, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C88, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C88, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C88, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C08, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C08, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C08, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C08, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x064C, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x0628, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [7] (MASK WIFI WAKEUP)", 0x11C80000, 0x0628, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [6] (MASK GNSS WAKEUP)", 0x11C80000, 0x0628, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [5] (MASK CP WAKEUP)", 0x11C80000, 0x0628, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [4] (MASK ABOX WAKEUP)", 0x11C80000, 0x0628, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 30), (0x1 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [29] (USE_EDGE_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 29), (0x1 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [0] (PEDOMETER_IRQ)", 0x11C80000, 0x8400, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [1] (CP)", 0x11C80000, 0x8400, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [2] (GNSS)", 0x11C80000, 0x8400, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [3] (WIFI)", 0x11C80000, 0x8400, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [4] (RTC_TICK1)", 0x11C80000, 0x8400, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [0] (MIF_WAKEUP)", 0x11C80000, 0x00D0, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [1] (INT_WAKEUP)", 0x11C80000, 0x00D0, (0x1 << 1), (0x1 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [2] (MIF_REQ__CP)", 0x11C80000, 0x00D0, (0x1 << 2), (0x1 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [3] (MIF_REQ__GNSS)", 0x11C80000, 0x00D0, (0x1 << 3), (0x1 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [4] (MIF_REQ__WIFI)", 0x11C80000, 0x00D0, (0x1 << 4), (0x1 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [5] (MIF_REQ__ABOX)", 0x11C80000, 0x00D0, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [6] (PWR_REQ__CP)", 0x11C80000, 0x00D0, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [7] (PWR_REQ__GNSS)", 0x11C80000, 0x00D0, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "APM_MASK_PMU_IF - [8] (PWR_REQ__WIFI)", 0x11C80000, 0x00D0, (0x1 << 8), (0x0 << 8), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SFR_ACCESS_CONTROL_REG", 0x11C80000, 0x0024, (0x3 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_OPTION[31] (EMULATION)", 0x11C80000, 0x4028, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_OPTION[31] (EMULATION)", 0x11C80000, 0x4048, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_OPTION[31] (EMULATION)", 0x11C80000, 0x4068, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_OPTION[31] (EMULATION)", 0x11C80000, 0x40A8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_OPTION[31] (EMULATION)", 0x11C80000, 0x82C8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_OPTION", 0x11C80000, 0x0208, (0xffff << 16), (0x00FF << 16), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 29), (0x0 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_APM_BUS_USER", 0x11C00000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq save_sleep_aud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_LOCKTIME_PLL_G3D", 0x11400000, 0x0, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_LOCKTIME_PLL_AUD", 0x14800000, 0x0, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON1_PLL_G3D", 0x11400000, 0x124, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_CPUCL1", 0x10800000, 0x124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_CPUCL0", 0x10900000, 0x144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_SHARED1", 0x10560000, 0x124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_SHARED0", 0x10560000, 0x104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON1_PLL_AUD", 0x14800000, 0x204, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON2_PLL_G3D", 0x11400000, 0x128, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_CPUCL1", 0x10800000, 0x128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_CPUCL0", 0x10900000, 0x148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_SHARED1", 0x10560000, 0x128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_SHARED0", 0x10560000, 0x108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON2_PLL_AUD", 0x14800000, 0x228, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON4_PLL_G3D", 0x11400000, 0x130, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_CPUCL1", 0x10800000, 0x130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_CPUCL0", 0x10900000, 0x150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_SHARED1", 0x10560000, 0x134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_SHARED0", 0x10560000, 0x114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON4_PLL_AUD", 0x14800000, 0x270, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_PLL_G3D", 0x11400000, 0x120, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_CPUCL1", 0x10800000, 0x120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_CPUCL0", 0x10900000, 0x140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_SHARED0", 0x10560000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_SHARED1", 0x10560000, 0x120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_PLL_AUD", 0x14800000, 0x1e0, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_PLL_MEM_DIV2", 0x10500000, 0x1810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MIF_PHY_CLKM", 0x10500000, 0x180c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MIF_CCI", 0x10500000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MIF_BUSP", 0x10500000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MIF_BUS", 0x10500000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MFCMSCL_APB", 0x12CB0000, 0x1800, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_IS_APB", 0x144B0000, 0x1804, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_IS_3AA_HALF", 0x144B0000, 0x1800, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_G3D_BUSP", 0x11400000, 0x1800, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_PCLKDBG", 0x10800000, 0x1818, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_PCLK", 0x10800000, 0x1814, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_CPU", 0x10800000, 0x1810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_CNTCLK", 0x10800000, 0x180c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF", 0x10800000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_ATCLK", 0x10800000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL1_ACLK", 0x10800000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG", 0x10900000, 0x181c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK", 0x10900000, 0x1814, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_CPU", 0x10900000, 0x1810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_CNTCLK", 0x10900000, 0x180c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF", 0x10900000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_ATCLK", 0x10900000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CPUCL0_ACLK", 0x10900000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_PLL_SHARED1_DIV4", 0x10560000, 0x189c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_PLL_SHARED1_DIV2", 0x10560000, 0x1898, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_PLL_SHARED0_DIV4", 0x10560000, 0x1894, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_PLL_SHARED0_DIV3", 0x10560000, 0x1890, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_PLL_SHARED0_DIV2", 0x10560000, 0x188c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CMU_CMUREF", 0x10560000, 0x1888, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_USI2", 0x10560000, 0x1884, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_USI1", 0x10560000, 0x1880, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_USI0", 0x10560000, 0x187c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_UART_2", 0x10560000, 0x1878, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_UART_1", 0x10560000, 0x1874, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_UART_0", 0x10560000, 0x1870, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_SPI_1", 0x10560000, 0x186c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_SPI_0", 0x10560000, 0x1868, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_PERI_BUS", 0x10560000, 0x1864, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_MIF_SWITCH", 0x10560000, 0x1860, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_MIF_CCI", 0x10560000, 0x185c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_MIF_BUS", 0x10560000, 0x1858, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL", 0x10560000, 0x1854, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_MFCMSCL_MFC", 0x10560000, 0x1850, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_IS_VRA", 0x10560000, 0x184c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_IS_TPU", 0x10560000, 0x1848, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_IS_ISP", 0x10560000, 0x1844, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_IS_3AA", 0x10560000, 0x1840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_G3D_SWITCH", 0x10560000, 0x183c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_FSYS_MMC_SDIO", 0x10560000, 0x1838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD", 0x10560000, 0x1834, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD", 0x10560000, 0x1830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_FSYS_BUS", 0x10560000, 0x182c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_DISPAUD_CPU", 0x10560000, 0x1828, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_DISPAUD_BUS", 0x10560000, 0x1824, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH", 0x10560000, 0x1820, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH", 0x10560000, 0x181c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_CPUCL0_SECJTAG", 0x10560000, 0x1818, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_CIS_CLK2", 0x10560000, 0x1814, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_CIS_CLK1", 0x10560000, 0x1810, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_CIS_CLK0", 0x10560000, 0x180c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKCMU_APM_BUS", 0x10560000, 0x1808, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK", 0x10560000, 0x1804, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK", 0x10560000, 0x1800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP", 0x14800000, 0x1824, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF3", 0x14800000, 0x1820, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF2", 0x14800000, 0x181c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF0", 0x14800000, 0x1818, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_PLL", 0x14800000, 0x1814, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_FM", 0x14800000, 0x1810, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG", 0x14800000, 0x180c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK", 0x14800000, 0x1808, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_BUS", 0x14800000, 0x1804, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_AUDIF", 0x14800000, 0x1800, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_MIF_CMUREF", 0x10500000, 0x1010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_MIF_GIC", 0x10500000, 0x100c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X", 0x10500000, 0x1008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_MIF_CCI", 0x10500000, 0x1004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_MIF_BUS", 0x10500000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_G3D_BUSD", 0x11400000, 0x1004, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CPUCL1_PLL", 0x10800000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CPUCL0_PLL", 0x10900000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CMU_CMUREF", 0x10560000, 0x1074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CMU_CMUREF", 0x10560000, 0x1070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_USI2", 0x10560000, 0x106c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_USI1", 0x10560000, 0x1068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_USI0", 0x10560000, 0x1064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_UART_2", 0x10560000, 0x1060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_UART_1", 0x10560000, 0x105c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_UART_0", 0x10560000, 0x1058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_SPI_1", 0x10560000, 0x1054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_SPI_0", 0x10560000, 0x1050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_PERI_BUS", 0x10560000, 0x104c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH", 0x10560000, 0x1048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_MIF_CCI", 0x10560000, 0x1044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_MIF_BUS", 0x10560000, 0x1040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL", 0x10560000, 0x103c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC", 0x10560000, 0x1038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_IS_VRA", 0x10560000, 0x1034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_IS_TPU", 0x10560000, 0x1030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_IS_ISP", 0x10560000, 0x102c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_IS_3AA", 0x10560000, 0x1028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_SDIO", 0x10560000, 0x1020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD", 0x10560000, 0x101c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD", 0x10560000, 0x1018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS", 0x10560000, 0x1014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_DISPAUD_BUS", 0x10560000, 0x1010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2", 0x10560000, 0x100c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1", 0x10560000, 0x1008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0", 0x10560000, 0x1004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLKCMU_APM_BUS", 0x10560000, 0x1000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF3", 0x14800000, 0x1010, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF2", 0x14800000, 0x100c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF0", 0x14800000, 0x1008, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH", 0x14800000, 0x1004, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_CPU", 0x14800000, 0x1000, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI2_USER", 0x10010000, 0x200, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI1_USER", 0x10010000, 0x1e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_USI0_USER", 0x10010000, 0x1c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_UART_2_USER", 0x10010000, 0x1a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_UART_1_USER", 0x10010000, 0x180, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_UART_0_USER", 0x10010000, 0x160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_SPI1_USER", 0x10010000, 0x140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_SPI0_USER", 0x10010000, 0x120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_PERI_BUS_USER", 0x10010000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER", 0x12CB0000, 0x120, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER", 0x12CB0000, 0x100, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_IS_VRA_USER", 0x144B0000, 0x1e0, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_IS_TPU_USER", 0x144B0000, 0x180, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_IS_ISP_USER", 0x144B0000, 0x120, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_IS_3AA_USER", 0x144B0000, 0x100, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER", 0x11400000, 0x100, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_USBPLL", 0x13400000, 0x204, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_MMC_SDIO_USER", 0x13400000, 0x160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER", 0x13400000, 0x140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER", 0x13400000, 0x120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER", 0x13400000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER", 0x10800000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER", 0x10900000, 0x120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CPUCL0_SECJTAG_USER", 0x10900000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DISPAUD_BUS_USER", 0x14800000, 0x120, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_CPU_USER", 0x14800000, 0x100, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	//PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_APM_BUS_USER", 0x11C00000, 0x100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	//PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_G3D", 0x11400000, 0x120, (0x1 << 29), (0x1 << 29), 0x11400000, 0x120, (0x1 << 29), (0x1 << 29)),
	//PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_CPUCL1", 0x10800000, 0x120, (0x1 << 29), (0x1 << 29), 0x10800000, 0x120, (0x1 << 29), (0x1 << 29)),
	//PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_CPUCL0", 0x10900000, 0x140, (0x1 << 29), (0x1 << 29), 0x10900000, 0x140, (0x1 << 29), (0x1 << 29)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_SHARED0", 0x10560000, 0x100, (0x1 << 29), (0x1 << 29), 0x10560000, 0x100, (0x1 << 29), (0x1 << 29)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_SHARED1", 0x10560000, 0x120, (0x1 << 29), (0x1 << 29), 0x10560000, 0x120, (0x1 << 29), (0x1 << 29)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_AUD", 0x14800000, 0x1e0, (0x1 << 29), (0x1 << 29), 0x14800000, 0x1e0, (0x1 << 29), (0x1 << 29)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_CLUSTER1_QCH", 0x10010000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_CLUSTER0_QCH", 0x10010000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_PERI_QCH", 0x10010000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PERI_CMU_PERI_QCH", 0x10010000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCT_QCH", 0x10010000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_PERI_QCH", 0x10010000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_USI2", 0x10010000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_USI1", 0x10010000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_USI0", 0x10010000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_UART2", 0x10010000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_UART1", 0x10010000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_UART0", 0x10010000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_SPI1", 0x10010000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_SPI0", 0x10010000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_PWM_MOTOR", 0x10010000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C6", 0x10010000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C5", 0x10010000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C4", 0x10010000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C3", 0x10010000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C2", 0x10010000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C1", 0x10010000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_I2C0", 0x10010000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_HSI2C3", 0x10010000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_HSI2C2", 0x10010000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_HSI2C1", 0x10010000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_HSI2C0", 0x10010000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_PERIC_QCH_GPIO", 0x10010000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BUSIF_TMU_QCH", 0x10010000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WRAP_ADC_IF_QCH_1", 0x10500000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WRAP_ADC_IF_QCH_0", 0x10500000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_P_CORE_QCH", 0x10500000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_D_CORE_QCH", 0x10500000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MIF_QCH", 0x10500000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SFR_APBIF_CMU_CMU_QCH", 0x10500000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_QCH", 0x10500000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_ACE_CPUCL1_QCH", 0x10500000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_ACE_CPUCL0_QCH", 0x10500000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PDMA_CORE_QCH", 0x10500000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIF_CMU_MIF_QCH", 0x10500000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_WLBT1_QCH_S0", 0x10500000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_WLBT0_QCH_S0", 0x10500000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_SECURE_QCH_S0", 0x10500000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_QCH_S0", 0x10500000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_GNSSS_QCH_S0", 0x10500000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_ABOX_QCH_S0", 0x10500000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_PERI_QCH", 0x10500000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_MFCMSCL_QCH", 0x10500000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_IS_QCH", 0x10500000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_G3D_QCH", 0x10500000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_FSYS_QCH", 0x10500000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_DISPAUD_QCH", 0x10500000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_CPUCL1_QCH", 0x10500000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_CPUCL0_QCH", 0x10500000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_P_APM_QCH", 0x10500000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_CP_QCH", 0x10500000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_WLBT_QCH", 0x10500000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_MFCMSCL_QCH", 0x10500000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_ISPRT_QCH", 0x10500000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_ISPNRT_QCH", 0x10500000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_GNSS_QCH", 0x10500000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_G3D_QCH", 0x10500000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_FSYS_QCH", 0x10500000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_DPU_QCH", 0x10500000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_CSSYS_QCH", 0x10500000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_CP_QCH", 0x10500000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_APM_QCH", 0x10500000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_D_ABOX_QCH", 0x10500000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ACE_D_CPUCL1_QCH", 0x10500000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_ACE_D_CPUCL0_QCH", 0x10500000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_MIF_QCH_PPMU", 0x10500000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LBLK_MIF_QCH_APBBR", 0x10500000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GIC400_AIHWACG_QCH", 0x10500000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CCI_400_QCH", 0x10500000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_RSTNSYNC_CLK_MIF_CCI_QCH_OCC", 0x10500000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CMU_MIF_CMUREF_QCH", 0x10500000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_AXI2AHB_CORE_CSSYS_QCH", 0x10500000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_MFCMSCL_QCH", 0x12CB0000, 0x3024, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SMMU_MFCMSCL_QCH", 0x12CB0000, 0x3020, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_PPMU_MFCMSCL_QCH", 0x12CB0000, 0x301c, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_MSCL_QCH", 0x12CB0000, 0x3018, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_MFC_QCH", 0x12CB0000, 0x3014, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH", 0x12CB0000, 0x3010, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_MFCMSCL_QCH", 0x12CB0000, 0x300c, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_MFCMSCL_QCH", 0x12CB0000, 0x3008, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_JPEG_QCH", 0x12CB0000, 0x3004, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_G2D_QCH", 0x12CB0000, 0x3000, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ASYNCM_P_IS_QCH", 0x144B0000, 0x3000, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ASYNCS_D0_IS_QCH", 0x144B0000, 0x3004, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ASYNCS_D1_IS_QCH", 0x144B0000, 0x3008, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_CSIS_0", 0x144B0000, 0x300c, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_CSIS_1", 0x144B0000, 0x3010, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_CSIS_DMA", 0x144B0000, 0x3014, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_ISP", 0x144B0000, 0x301c, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_IS_3AA", 0x144B0000, 0x3020, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_MCSC", 0x144B0000, 0x3024, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_TPU", 0x144B0000, 0x3028, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS5P15P0_IS_QCH_VRA", 0x144B0000, 0x302c, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_IS_CMU_IS_QCH", 0x144B0000, 0x3030, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_PPMU_NRT_QCH", 0x144B0000, 0x3034, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_PPMU_RT_QCH", 0x144B0000, 0x3038, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SMMU_IS_QCH", 0x144B0000, 0x303c, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_IS_QCH", 0x144B0000, 0x3040, 0xffffffff, 0, 0x11C80000, 0x4064, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_G3D_QCH", 0x11400000, 0x3018, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_G3DSFR_QCH", 0x11400000, 0x3014, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_G3D_QCH", 0x11400000, 0x3010, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_G3D_QCH", 0x11400000, 0x300c, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_G3DSFR_QCH", 0x11400000, 0x3008, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_G3D_CMU_G3D_QCH", 0x11400000, 0x3004, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_AGPU_QCH", 0x11400000, 0x3000, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB20DRD_QCH_USB", 0x13400000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB20DRD_QCH_HSDRD", 0x13400000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_FSYS_QCH", 0x13400000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_FSYS_QCH", 0x13400000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MMC_SDIO_QCH", 0x13400000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MMC_EMBD_QCH", 0x13400000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MMC_CARD_QCH", 0x13400000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_FSYS_QCH", 0x13400000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_FSYS_QCH", 0x13400000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_FSYS_QCH", 0x13400000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_FSYS_CMU_FSYS_QCH", 0x13400000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ADM_AHB_SSS_QCH", 0x13400000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CPUCL1_QCH", 0x10800000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACE_D_CPUCL1_QCH", 0x10800000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_CPUCL1_QCH", 0x10800000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DUMP_PC_CPUCL1_QCH", 0x10800000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CPUCL1_CMU_CPUCL1_QCH", 0x10800000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CLUSTER1_QCH_DBG", 0x10800000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CLUSTER1_QCH_CPU", 0x10800000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CPUCL0_QCH", 0x10900000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SECJTAG_QCH", 0x10900000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_T_CSSYS_DBG_QCH", 0x10900000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_ACE_D_CPUCL0_QCH", 0x10900000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_CPUCL0_QCH", 0x10900000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DUMP_PC_CPUCL0_QCH", 0x10900000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CPUCL0_CMU_CPUCL0_QCH", 0x10900000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CSSYS_DBG_QCH", 0x10900000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CLUSTER0_QCH_DBG", 0x10900000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CLUSTER0_QCH_CPU", 0x10900000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS2", 0x10560000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1", 0x10560000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0", 0x10560000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_CMU_CMU_CMUREF_QCH", 0x10560000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_WDT_ABOXCPU_QCH", 0x14800000, 0x3050, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SYSREG_DISPAUD_QCH", 0x14800000, 0x304c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SMMU_DPU_QCH", 0x14800000, 0x3048, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_SMMU_ABOX_QCH", 0x14800000, 0x3044, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_PPMU_DPU_QCH", 0x14800000, 0x3040, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_PPMU_ABOX_QCH", 0x14800000, 0x303c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_DPU_QCH", 0x14800000, 0x3038, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_ABOX_QCH", 0x14800000, 0x3034, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_DISPAUD_QCH", 0x14800000, 0x3030, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_GPIO_DISPAUD_QCH", 0x14800000, 0x302c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DPU_QCH_DPP", 0x14800000, 0x3028, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DPU_QCH_DMA", 0x14800000, 0x3024, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_DISPAUD_CMU_DISPAUD_QCH", 0x14800000, 0x301c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ABOX_QCH_UAIF3", 0x14800000, 0x3018, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ABOX_QCH_UAIF2", 0x14800000, 0x3014, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ABOX_QCH_UAIF0", 0x14800000, 0x3010, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BUS", 0x14800000, 0x300c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_FM", 0x14800000, 0x3008, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_CPU", 0x14800000, 0x3004, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_ABOX", 0x14800000, 0x3000, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_APM_QCH", 0x11C00000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_APM_QCH", 0x11C00000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPEEDY_QCH", 0x11C00000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MP_APBSEMA_HWACG_2CH_QCH", 0x11C00000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM2WLBT_QCH", 0x11C00000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM2GNSS_QCH", 0x11C00000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM2CP_QCH", 0x11C00000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_APM2AP_QCH", 0x11C00000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHS_AXI_D_ALIVE_QCH", 0x11C00000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LHM_AXI_P_ALIVE_QCH", 0x11C00000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_BATCHER_CP_QCH", 0x11C00000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_BATCHER_AP_QCH", 0x11C00000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_APM_QCH", 0x11C00000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APM_QCH_SYS", 0x11C00000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APM_QCH_INTMEM", 0x11C00000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APM_QCH_DBG", 0x11C00000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APM_QCH_CPU", 0x11C00000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APM_CMU_APM_QCH", 0x11C00000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_PMU_ALIVE_QCH", 0x11C00000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_GPIO_ALIVE_QCH", 0x11C00000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_WDT_APM_QCH_OSCCLK", 0x11C00000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_SPEEDY_QCH_OSCCLK", 0x11C00000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_APM_QCH_OSCCLK", 0x11C00000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_MFCMSCL_CMU_CLKOUT1", 0x12CB0000, 0x814, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_MFCMSCL_CMU_CLKOUT0", 0x12CB0000, 0x810, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_G3D_CMU_CLKOUT1", 0x11400000, 0x814, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_G3D_CMU_CLKOUT0", 0x11400000, 0x810, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_DISPAUD_CMU_CLKOUT1", 0x14800000, 0x814, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "CLKOUT_CON_BLK_DISPAUD_CMU_CLKOUT0", 0x14800000, 0x810, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MIF_CMU_CONTROLLER_OPTION", 0x10500000, 0x800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "MFCMSCL_CMU_CONTROLLER_OPTION", 0x12CB0000, 0x800, 0xffffffff, 0, 0x11C80000, 0x4044, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "G3D_CMU_CONTROLLER_OPTION", 0x11400000, 0x800, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL1_CMU_CONTROLLER_OPTION", 0x10800000, 0x800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CPUCL0_CMU_CONTROLLER_OPTION", 0x10900000, 0x800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CMU_CMU_CONTROLLER_OPTION", 0x10560000, 0x800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DISPAUD_CMU_CONTROLLER_OPTION", 0x14800000, 0x800, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "APM_CMU_CONTROLLER_OPTION", 0x11C00000, 0x800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "DISPAUD_HCHGEN_CLKMUX", 0x14800000, 0x840, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH", 0x10800000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH", 0x10900000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON5_PLL_AUD", 0x14800000, 0x274, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON3_PLL_AUD", 0x14800000, 0x24c, 0xffffffff, 0, 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_SHARED1", 0x10560000, 0x130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_SHARED0", 0x10560000, 0x110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_CPUCL0", 0x10900000, 0x12c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_CPUCL1", 0x10800000, 0x12c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_SAVE_RESTORE, "PLL_CON3_PLL_G3D", 0x11400000, 0x12c, 0xffffffff, 0, 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
};

struct pmucal_seq exit_sleep_aud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_LPDDR4_OPTION", 0x11C80000, 0x3008, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MIF_OPTION", 0x11C80000, 0x3028, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_TOP_OPTION", 0x11C80000, 0x3068, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_SPI_OPTION", 0x11C80000, 0x3088, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_BOOTLDO_OPTION", 0x11C80000, 0x30A8, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC0_OPTION", 0x11C80000, 0x30E8, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC2_OPTION", 0x11C80000, 0x3108, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_MMC1_OPTION", 0x11C80000, 0x31A8, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PAD_RETENTION_UART_OPTION", 0x11C80000, 0x3188, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "PLL_CON0_PLL_G3D", 0x11400000, 0x120, (0x1 << 4), (0x1 << 4), 0x11C80000, 0x40A4, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_CPUCL1", 0x10800000, 0x120, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_CPUCL0", 0x10900000, 0x140, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_SHARED0", 0x10560000, 0x100, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_SHARED1", 0x10560000, 0x120, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "PLL_CON0_PLL_AUD", 0x14800000, 0x1e0, (0x1 << 4), (0x1 << 4), 0x11C80000, 0x4024, (0xf << 0), (0xF << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C88, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C88, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C88, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_MIF_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C88, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [3] (EMULATION_APM_IF)", 0x11C80000, 0x2C08, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [2] (EMULATION_DRAM)", 0x11C80000, 0x2C08, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [1] (EMULATION_BUS)", 0x11C80000, 0x2C08, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_BUS_OPTION - [0] (EMULATION_BUSMASTER)", 0x11C80000, 0x2C08, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x064C, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x0628, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [7] (MASK WIFI WAKEUP)", 0x11C80000, 0x0628, (0x1 << 7), (0x0 << 7), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [6] (MASK GNSS WAKEUP)", 0x11C80000, 0x0628, (0x1 << 6), (0x0 << 6), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [5] (MASK CP WAKEUP)", 0x11C80000, 0x0628, (0x1 << 5), (0x0 << 5), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_MIF - [4] (MASK ABOX WAKEUP)", 0x11C80000, 0x0628, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [30] (USE_LEVEL_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [29] (USE_EDGE_TRIGGER)", 0x11C80000, 0x8400, (0x1 << 29), (0x0 << 29), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [0] (PEDOMETER_IRQ)", 0x11C80000, 0x8400, (0x1 << 0), (0x0 << 0), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [1] (CP)", 0x11C80000, 0x8400, (0x1 << 1), (0x0 << 1), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [2] (GNSS)", 0x11C80000, 0x8400, (0x1 << 2), (0x0 << 2), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [3] (WIFI)", 0x11C80000, 0x8400, (0x1 << 3), (0x0 << 3), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "WAKEUP_MASK_APM - [4] (TRTC_TICK1)", 0x11C80000, 0x8400, (0x1 << 4), (0x0 << 4), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DISPAUD_OPTION[31] (EMULATION)", 0x11C80000, 0x4028, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFCMSCL_OPTION[31] (EMULATION)", 0x11C80000, 0x4048, (0x1 << 31), (0x1 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ISP_OPTION[31] (EMULATION)", 0x11C80000, 0x4068, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_OPTION[31] (EMULATION)", 0x11C80000, 0x40A8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "TOP_PWR_APM_OPTION[31] (EMULATION)", 0x11C80000, 0x82C8, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 31), (0x0 << 31), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 30), (0x0 << 30), 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "EXT_REGULATOR_SHARED_OPTION", 0x11C80000, 0x3648, (0x1 << 29), (0x0 << 29), 0, 0, 0, 0),
};

struct pmucal_seq earlywkup_sleep_aud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_CONFIGURATION", 0x11C80000, 0x0200, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CENTRAL_SEQ_MIF_CONFIGURATION", 0x11C80000, 0x0240, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
};

/* global array for supported low power modes - exposed to common logic */
struct pmucal_lpm pmucal_lpm_list[NUM_SYS_POWERDOWN] = {
	[SYS_SICD] = {
		.id = SYS_SICD,
		.enter = enter_sicd,
		.save = save_sicd,
		.exit = exit_sicd,
		.early_wakeup = earlywkup_sicd,
		.num_enter = ARRAY_SIZE(enter_sicd),
		.num_save = ARRAY_SIZE(save_sicd),
		.num_exit = ARRAY_SIZE(exit_sicd),
		.num_early_wakeup = ARRAY_SIZE(earlywkup_sicd),
	},
	[SYS_SICD_AUD_ON] = {
		.id = SYS_SICD_AUD_ON,
		.enter = enter_sicd_aud_on,
		.save = save_sicd_aud_on,
		.exit = exit_sicd_aud_on,
		.early_wakeup = earlywkup_sicd_aud_on,
		.num_enter = ARRAY_SIZE(enter_sicd_aud_on),
		.num_save = ARRAY_SIZE(save_sicd_aud_on),
		.num_exit = ARRAY_SIZE(exit_sicd_aud_on),
		.num_early_wakeup = ARRAY_SIZE(earlywkup_sicd_aud_on),
	},
	[SYS_STOP] = {
		.id = SYS_STOP,
		.enter = enter_stop,
		.save = save_stop,
		.exit = exit_stop,
		.early_wakeup = earlywkup_stop,
		.num_enter = ARRAY_SIZE(enter_stop),
		.num_save = ARRAY_SIZE(save_stop),
		.num_exit = ARRAY_SIZE(exit_stop),
		.num_early_wakeup = ARRAY_SIZE(earlywkup_stop),
	},
	[SYS_SLEEP] = {
		.id = SYS_SLEEP,
		.enter = enter_sleep,
		.save = save_sleep,
		.exit = exit_sleep,
		.early_wakeup = earlywkup_sleep,
		.num_enter = ARRAY_SIZE(enter_sleep),
		.num_save = ARRAY_SIZE(save_sleep),
		.num_exit = ARRAY_SIZE(exit_sleep),
		.num_early_wakeup = ARRAY_SIZE(earlywkup_sleep),
	},
	[SYS_SLEEP_AUD_ON] = {
		.id = SYS_SLEEP_AUD_ON,
		.enter = enter_sleep_aud_on,
		.save = save_sleep_aud_on,
		.exit = exit_sleep_aud_on,
		.early_wakeup = earlywkup_sleep_aud_on,
		.num_enter = ARRAY_SIZE(enter_sleep_aud_on),
		.num_save = ARRAY_SIZE(save_sleep_aud_on),
		.num_exit = ARRAY_SIZE(exit_sleep_aud_on),
		.num_early_wakeup = ARRAY_SIZE(earlywkup_sleep_aud_on),
	},
};
unsigned int pmucal_lpm_list_size = 5;
