{
    "components": [
        "miir2"
    ],
    "dependencies": {
        "transitive": []
    },
    "domains": {
        "IntelSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "System": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "XilinxSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Synchronous",
            "reset_polarity": "ActiveHigh"
        }
    },
    "files": [
        {
            "name": "miir2.sdc",
            "sha256": "13d4c1aafcc09a84d81d3b60d513cb901384a10e27e5a5a16572a600f15895f3"
        },
        {
            "name": "miir2_types.vhdl",
            "sha256": "bebb99dfe26e00dd66b25ddfbb5305d46550abef2e9d0e38a63d5712e17f2c33"
        },
        {
            "name": "miir2.vhdl",
            "sha256": "9db2881e574aa8784ec6174e2b0e0e0aaf432b7d636b16c2e896b42b7946c3a3"
        }
    ],
    "flags": [
        20,
        20
    ],
    "hash": "9f1968b1b2d91eee26721139952cc6a83995d70216d1531920a499684d0dbcfb",
    "top_component": {
        "name": "miir2",
        "ports_flat": [
            {
                "direction": "in",
                "domain": "System",
                "is_clock": true,
                "name": "clk",
                "type_name": "clk.miir2_types.clk_System",
                "width": 1
            },
            {
                "direction": "in",
                "domain": "System",
                "is_clock": false,
                "name": "rst",
                "type_name": "rst.miir2_types.rst_System",
                "width": 1
            },
            {
                "direction": "in",
                "is_clock": false,
                "name": "x",
                "type_name": "signed(7 downto 0)",
                "width": 8
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "o",
                "type_name": "signed(7 downto 0)",
                "width": 8
            }
        ]
    },
    "version": "unstable"
}