{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681505676981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681505676981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 13:54:36 2023 " "Processing started: Fri Apr 14 13:54:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681505676981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681505676981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681505676981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681505677548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681505677548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRANSMITTER-RTL " "Found design unit 1: TRANSMITTER-RTL" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681505688439 ""} { "Info" "ISGN_ENTITY_NAME" "1 TRANSMITTER " "Found entity 1: TRANSMITTER" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681505688439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681505688439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Transmitter-test " "Found design unit 1: tb_Transmitter-test" {  } { { "tb_Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Transmitter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681505688439 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Transmitter " "Found entity 1: tb_Transmitter" {  } { { "tb_Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Transmitter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681505688439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681505688439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RECEIVER-rtl " "Found design unit 1: RECEIVER-rtl" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681505688443 ""} { "Info" "ISGN_ENTITY_NAME" "1 RECEIVER " "Found entity 1: RECEIVER" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681505688443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681505688443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_receiver-test " "Found design unit 1: tb_receiver-test" {  } { { "tb_Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Receiver.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681505688445 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_RECEIVER " "Found entity 1: tb_RECEIVER" {  } { { "tb_Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681505688445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681505688445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Transmitter " "Elaborating entity \"Transmitter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681505688478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUNTER Transmitter.vhd(40) " "Verilog HDL or VHDL warning at Transmitter.vhd(40): object \"COUNTER\" assigned a value but never read" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681505688482 "|Transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY Transmitter.vhd(46) " "VHDL Process Statement warning at Transmitter.vhd(46): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681505688482 "|Transmitter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..1\] Transmitter.vhd(18) " "Using initial value X (don't care) for net \"LEDG\[7..1\]\" at Transmitter.vhd(18)" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681505688483 "|Transmitter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] VCC " "Pin \"LEDG\[0\]\" is stuck at VCC" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681505689261 "|TRANSMITTER|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681505689261 "|TRANSMITTER|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681505689261 "|TRANSMITTER|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681505689261 "|TRANSMITTER|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681505689261 "|TRANSMITTER|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681505689261 "|TRANSMITTER|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681505689261 "|TRANSMITTER|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681505689261 "|TRANSMITTER|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS VCC " "Pin \"UART_CTS\" is stuck at VCC" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681505689261 "|TRANSMITTER|UART_CTS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681505689261 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681505689385 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681505689775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681505689974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681505689974 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681505690045 "|TRANSMITTER|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681505690045 "|TRANSMITTER|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681505690045 "|TRANSMITTER|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681505690045 "|TRANSMITTER|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTX " "No output dependent on input pin \"UART_RTX\"" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681505690045 "|TRANSMITTER|UART_RTX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681505690045 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681505690046 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681505690046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681505690046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681505690046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681505690083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 13:54:50 2023 " "Processing ended: Fri Apr 14 13:54:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681505690083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681505690083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681505690083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681505690083 ""}
