// Seed: 1613856183
`default_nettype wire
module module_0 (
    output logic id_0,
    input id_1
);
  type_3(
      id_0, 1, id_0, 1'h0 & id_1 * id_1 - 1 == 1'b0, id_0
  );
endmodule
