{
    "nl": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/51-openroad-fillinsertion/MIPSpipeline.nl.v",
    "pnl": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/51-openroad-fillinsertion/MIPSpipeline.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/52-odb-cellfrequencytables/MIPSpipeline.def",
    "lef": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/58-magic-writelef/MIPSpipeline.lef",
    "openroad-lef": null,
    "odb": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/52-odb-cellfrequencytables/MIPSpipeline.odb",
    "sdc": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/51-openroad-fillinsertion/MIPSpipeline.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/nom_tt_025C_1v80/MIPSpipeline__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/nom_ss_100C_1v60/MIPSpipeline__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/nom_ff_n40C_1v95/MIPSpipeline__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/min_tt_025C_1v80/MIPSpipeline__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/min_ss_100C_1v60/MIPSpipeline__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/min_ff_n40C_1v95/MIPSpipeline__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/max_tt_025C_1v80/MIPSpipeline__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/max_ss_100C_1v60/MIPSpipeline__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/max_ff_n40C_1v95/MIPSpipeline__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/53-openroad-rcx/nom/MIPSpipeline.nom.spef",
        "min_*": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/53-openroad-rcx/min/MIPSpipeline.min.spef",
        "max_*": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/53-openroad-rcx/max/MIPSpipeline.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/nom_tt_025C_1v80/MIPSpipeline__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/nom_ss_100C_1v60/MIPSpipeline__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/nom_ff_n40C_1v95/MIPSpipeline__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/min_tt_025C_1v80/MIPSpipeline__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/min_ss_100C_1v60/MIPSpipeline__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/min_ff_n40C_1v95/MIPSpipeline__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/max_tt_025C_1v80/MIPSpipeline__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/max_ss_100C_1v60/MIPSpipeline__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/54-openroad-stapostpnr/max_ff_n40C_1v95/MIPSpipeline__max_ff_n40C_1v95.lib"
    },
    "spice": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/66-magic-spiceextraction/MIPSpipeline.spice",
    "mag": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/56-magic-streamout/MIPSpipeline.mag",
    "gds": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/56-magic-streamout/MIPSpipeline.gds",
    "mag_gds": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/56-magic-streamout/MIPSpipeline.magic.gds",
    "klayout_gds": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/57-klayout-streamout/MIPSpipeline.klayout.gds",
    "json_h": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/05-yosys-jsonheader/MIPSpipeline.h.json",
    "vh": "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/28-odb-writeverilogheader/MIPSpipeline.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 15,
        "design__inferred_latch__count": 0,
        "design__instance__count": 240,
        "design__instance__area": 1988.16,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00010899818153120577,
        "power__switching__total": 2.5305545932496898e-05,
        "power__leakage__total": 2.8689872699771968e-09,
        "power__total": 0.00013430659600999206,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2513191115240154,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25138955517692013,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.34311071621710587,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 18.77103681177689,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.343111,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 22.880884,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2520231039638405,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2520899393918131,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9227699421318436,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 17.890743615190473,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.92277,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 20.950884,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25097558075490506,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25099084632192536,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11885892606569479,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 19.09052525651981,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.118859,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 23.584641,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.2507447653815576,
        "clock__skew__worst_setup": 0.25079022901570175,
        "timing__hold__ws": 0.11648227156966333,
        "timing__setup__ws": 17.876662434126303,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.116482,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 20.915157,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 67.035 77.755",
        "design__core__bbox": "5.52 10.88 61.18 65.28",
        "design__io": 36,
        "design__die__area": 5212.31,
        "design__core__area": 3027.9,
        "design__instance__count__stdcell": 240,
        "design__instance__area__stdcell": 1988.16,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.656612,
        "design__instance__utilization__stdcell": 0.656612,
        "design__instance__count__class:inverter": 31,
        "design__instance__count__class:sequential_cell": 30,
        "design__instance__count__class:multi_input_combinational_cell": 67,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 194,
        "design__instance__count__class:tap_cell": 44,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 34,
        "design__io__hpwl": 1076056,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 2731.37,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 60,
        "design__instance__count__class:clock_buffer": 8,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 25,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 195,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 103,
        "route__wirelength__iter:1": 2957,
        "route__drc_errors__iter:2": 10,
        "route__wirelength__iter:2": 2918,
        "route__drc_errors__iter:3": 7,
        "route__wirelength__iter:3": 2887,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 2884,
        "route__drc_errors": 0,
        "route__wirelength": 2884,
        "route__vias": 1091,
        "route__vias__singlecut": 1091,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 93.18,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2510611511969481,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2511185219733682,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.3392768939600424,
        "timing__setup__ws__corner:min_tt_025C_1v80": 18.78245878657727,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.339277,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 22.907396,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2516406876321929,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2518243185256593,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.9162720841406968,
        "timing__setup__ws__corner:min_ss_100C_1v60": 17.90355292472166,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.916272,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 20.985935,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2507447653815576,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25079022901570175,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11648227156966333,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 19.098914990109577,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.116482,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 23.602097,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2515148716043689,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2515694668231489,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.34728376712893766,
        "timing__setup__ws__corner:max_tt_025C_1v80": 18.759661022255642,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.347284,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 22.857723,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2521113666967944,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2522646329896786,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.9297244348659334,
        "timing__setup__ws__corner:max_ss_100C_1v60": 17.876662434126303,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.929724,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 20.915157,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2512194412491608,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2511201873079522,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12158330242287309,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 19.082197695421186,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.121583,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 23.568129,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 5,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79999,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.25649e-05,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 1.17264e-05,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.82913e-06,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 1.17264e-05,
        "design_powergrid__voltage__worst": 1.17264e-05,
        "design_powergrid__voltage__worst__net:VPWR": 1.79999,
        "design_powergrid__drop__worst": 1.25649e-05,
        "design_powergrid__drop__worst__net:VPWR": 1.25649e-05,
        "design_powergrid__voltage__worst__net:VGND": 1.17264e-05,
        "design_powergrid__drop__worst__net:VGND": 1.17264e-05,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 1.31e-06,
        "ir__drop__worst": 1.26e-05,
        "design__xor_difference__count": 4,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0,
        "magic__illegal_overlap__count": 0,
        "design__lvs_device_difference__count": 0,
        "design__lvs_net_difference__count": 0,
        "design__lvs_property_fail__count": 0,
        "design__lvs_error__count": 0,
        "design__lvs_unmatched_device__count": 0,
        "design__lvs_unmatched_net__count": 0,
        "design__lvs_unmatched_pin__count": 0
    }
}