<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p385" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_385{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_385{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_385{left:628px;bottom:1141px;letter-spacing:-0.14px;}
#t4_385{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_385{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_385{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-1.4px;}
#t7_385{left:70px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t8_385{left:70px;bottom:979px;letter-spacing:0.13px;}
#t9_385{left:152px;bottom:979px;letter-spacing:0.15px;word-spacing:0.01px;}
#ta_385{left:70px;bottom:956px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tb_385{left:70px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_385{left:70px;bottom:913px;}
#td_385{left:96px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_385{left:96px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_385{left:70px;bottom:873px;}
#tg_385{left:96px;bottom:877px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#th_385{left:96px;bottom:860px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_385{left:96px;bottom:843px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tj_385{left:70px;bottom:817px;}
#tk_385{left:96px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tl_385{left:96px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_385{left:96px;bottom:787px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#tn_385{left:96px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#to_385{left:96px;bottom:753px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tp_385{left:70px;bottom:727px;}
#tq_385{left:96px;bottom:730px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tr_385{left:96px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ts_385{left:96px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_385{left:70px;bottom:670px;}
#tu_385{left:96px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_385{left:96px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_385{left:70px;bottom:630px;}
#tx_385{left:96px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_385{left:96px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_385{left:96px;bottom:600px;letter-spacing:-0.16px;}
#t10_385{left:70px;bottom:574px;}
#t11_385{left:96px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t12_385{left:70px;bottom:554px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t13_385{left:70px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t14_385{left:70px;bottom:521px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t15_385{left:344px;bottom:528px;}
#t16_385{left:360px;bottom:521px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t17_385{left:70px;bottom:453px;letter-spacing:0.15px;}
#t18_385{left:151px;bottom:453px;letter-spacing:0.2px;word-spacing:0.02px;}
#t19_385{left:70px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1a_385{left:70px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_385{left:70px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_385{left:70px;bottom:379px;letter-spacing:-0.14px;word-spacing:-1.38px;}
#t1d_385{left:70px;bottom:362px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1e_385{left:70px;bottom:339px;letter-spacing:-0.16px;word-spacing:-1.28px;}
#t1f_385{left:70px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_385{left:70px;bottom:305px;letter-spacing:-0.15px;word-spacing:-0.45px;}

.s1_385{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_385{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_385{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_385{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_385{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_385{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_385{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts385" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg385Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg385" style="-webkit-user-select: none;"><object width="935" height="1210" data="385/385.svg" type="image/svg+xml" id="pdf385" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_385" class="t s1_385">Vol. 1 </span><span id="t2_385" class="t s1_385">15-3 </span>
<span id="t3_385" class="t s2_385">PROGRAMMING WITH INTEL® AVX-512 </span>
<span id="t4_385" class="t s3_385">Note that some SIMD instructions supporting three-operand syntax but processing only less than or equal to 128- </span>
<span id="t5_385" class="t s3_385">bits of data are considered part of the 512-bit SIMD instruction set extensions, because bits MAXVL-1:128 of the </span>
<span id="t6_385" class="t s3_385">destination register are zeroed by the processor. The same rule applies to instructions operating on 256-bits of data </span>
<span id="t7_385" class="t s3_385">where bits MAXVL-1:256 of the destination register are zeroed. </span>
<span id="t8_385" class="t s4_385">15.1.5 </span><span id="t9_385" class="t s4_385">EVEX Instruction Encoding Support </span>
<span id="ta_385" class="t s3_385">Intel AVX-512 instructions employ a new encoding prefix, referred to as EVEX, in the Intel 64 and IA-32 instruction </span>
<span id="tb_385" class="t s3_385">encoding format. Instruction encoding using the EVEX prefix provides the following capabilities: </span>
<span id="tc_385" class="t s5_385">• </span><span id="td_385" class="t s3_385">Direct encoding of a SIMD register operand within EVEX (similar to VEX). This provides instruction syntax </span>
<span id="te_385" class="t s3_385">support for three source operands. </span>
<span id="tf_385" class="t s5_385">• </span><span id="tg_385" class="t s3_385">Compaction of REX prefix functionality and extended SIMD register encoding: the equivalent REX-prefix </span>
<span id="th_385" class="t s3_385">compaction functionality offered by the VEX prefix is provided within EVEX. Furthermore, EVEX extends the </span>
<span id="ti_385" class="t s3_385">operand encoding capability to allow direct addressing of up to 32 ZMM registers in 64-bit mode. </span>
<span id="tj_385" class="t s5_385">• </span><span id="tk_385" class="t s3_385">Compaction of SIMD prefix functionality and escape byte encoding: the functionality of a SIMD prefix (66H, </span>
<span id="tl_385" class="t s3_385">F2H, F3H) on opcode is equivalent to an opcode extension field to introduce new processing primitives. This </span>
<span id="tm_385" class="t s3_385">functionality is provided in the VEX prefix encoding scheme and employed within the EVEX prefix. Similarly, the </span>
<span id="tn_385" class="t s3_385">functionality of the escape opcode byte (0FH) and two-byte escape (0F38H, 0F3AH) are also compacted within </span>
<span id="to_385" class="t s3_385">the EVEX prefix encoding. </span>
<span id="tp_385" class="t s5_385">• </span><span id="tq_385" class="t s3_385">Most EVEX-encoded SIMD numeric and data processing instruction semantics with memory operands have </span>
<span id="tr_385" class="t s3_385">more relaxed memory alignment requirements than instructions encoded using SIMD prefixes (see Section </span>
<span id="ts_385" class="t s3_385">15.7, “Memory Alignment”). </span>
<span id="tt_385" class="t s5_385">• </span><span id="tu_385" class="t s3_385">Direct encoding of an opmask operand within the EVEX prefix. This provides instruction syntax support for </span>
<span id="tv_385" class="t s3_385">conditional vector-element operation and merging of destination operand using an opmask register (k1-k7). </span>
<span id="tw_385" class="t s5_385">• </span><span id="tx_385" class="t s3_385">Direct encoding of a broadcast attribute for instructions with a memory operand source. This provides </span>
<span id="ty_385" class="t s3_385">instruction syntax support for elements broadcasting the second operand before being used in the actual </span>
<span id="tz_385" class="t s3_385">operation. </span>
<span id="t10_385" class="t s5_385">• </span><span id="t11_385" class="t s3_385">Compressed memory address displacements for a more compact instruction encoding byte sequence. </span>
<span id="t12_385" class="t s3_385">EVEX encoding applies to SIMD instructions operating on XMM, YMM, and ZMM registers. EVEX is not supported for </span>
<span id="t13_385" class="t s3_385">instructions operating on MMX or x87 registers. Details of EVEX instruction encoding are discussed in Section 2.7, </span>
<span id="t14_385" class="t s3_385">“Intel® AVX-512 Encoding,” of the Intel </span>
<span id="t15_385" class="t s6_385">® </span>
<span id="t16_385" class="t s3_385">64 and IA-32 Architectures Software Developer’s Manual, Volume 2A. </span>
<span id="t17_385" class="t s7_385">15.2 </span><span id="t18_385" class="t s7_385">DETECTION OF AVX-512 FOUNDATION INSTRUCTIONS </span>
<span id="t19_385" class="t s3_385">The majority of AVX-512 Foundation instructions are encoded using the EVEX encoding scheme. EVEX-encoded </span>
<span id="t1a_385" class="t s3_385">instructions can operate on the 512-bit ZMM register state plus 8 opmask registers. The opmask instructions in </span>
<span id="t1b_385" class="t s3_385">AVX-512 Foundation instructions operate only on opmask registers or with a general purpose register. System </span>
<span id="t1c_385" class="t s3_385">software requirements to support the ZMM state and opmask instructions are described in Section 15.5, “Accessing </span>
<span id="t1d_385" class="t s3_385">XMM, YMM, AND ZMM Registers.” </span>
<span id="t1e_385" class="t s3_385">Processor support of AVX-512 Foundation instructions is indicated by CPUID.(EAX=07H, ECX=0):EBX.AVX512F[bit </span>
<span id="t1f_385" class="t s3_385">16] = 1. Detection of AVX-512 Foundation instructions operating on ZMM states and opmask registers needs to </span>
<span id="t1g_385" class="t s3_385">follow the general procedural flow in Figure 15-2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
