
*** Running vivado
    with args -log StepSynthesizerMain.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source StepSynthesizerMain.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source StepSynthesizerMain.tcl -notrace
Command: synth_design -top StepSynthesizerMain -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 343.242 ; gain = 100.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'StepSynthesizerMain' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:21]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/debounce.vhd:27' bound to instance 'Debounce1' of component 'debounce' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:102]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/debounce.vhd:36]
	Parameter counter_size bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/debounce.vhd:36]
INFO: [Synth 8-3491] module 'PulseGenerator' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/PulseGenerator.vhd:8' bound to instance 'CIncr' of component 'PulseGenerator' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:108]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/PulseGenerator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator' (2#1) [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/PulseGenerator.vhd:14]
INFO: [Synth 8-3491] module 'TFlopCounter' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:9' bound to instance 'Counter1' of component 'TFlopCounter' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:114]
INFO: [Synth 8-638] synthesizing module 'TFlopCounter' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:16]
INFO: [Synth 8-3491] module 'tflipflop' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/tflipflop.vhd:8' bound to instance 'TFlip0' of component 'tflipflop' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:34]
INFO: [Synth 8-638] synthesizing module 'tflipflop' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/tflipflop.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'tflipflop' (3#1) [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/tflipflop.vhd:16]
INFO: [Synth 8-3491] module 'tflipflop' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/tflipflop.vhd:8' bound to instance 'TFlip1' of component 'tflipflop' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:39]
INFO: [Synth 8-3491] module 'tflipflop' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/tflipflop.vhd:8' bound to instance 'TFlip2' of component 'tflipflop' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:45]
INFO: [Synth 8-3491] module 'tflipflop' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/tflipflop.vhd:8' bound to instance 'TFlip3' of component 'tflipflop' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'TFlopCounter' (4#1) [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:16]
INFO: [Synth 8-3491] module 'seven_segment_display' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/seven_segment_display.vhd:7' bound to instance 'SSegDisplay' of component 'seven_segment_display' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:130]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/seven_segment_display.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/seven_segment_display.vhd:25]
INFO: [Synth 8-226] default block is never used [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/seven_segment_display.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (5#1) [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/seven_segment_display.vhd:15]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop0' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:138]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop1' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:144]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop2' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:150]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop3' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:156]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop4' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:162]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop5' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:168]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop6' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:174]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop7' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:180]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop8' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:186]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop9' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:192]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop10' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:198]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop11' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:204]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop12' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:210]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop13' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:216]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop14' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:222]
INFO: [Synth 8-637] synthesizing blackbox instance 'DFlop15' of component 'DFlop4bit' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:228]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/debounce.vhd:27' bound to instance 'Debounce2' of component 'debounce' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:238]
INFO: [Synth 8-3491] module 'ButtonToggle' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/ButtonDebouncer.vhd:8' bound to instance 'PlayToggle' of component 'ButtonToggle' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:244]
INFO: [Synth 8-638] synthesizing module 'ButtonToggle' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/ButtonDebouncer.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ButtonToggle' (6#1) [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/ButtonDebouncer.vhd:15]
INFO: [Synth 8-3491] module 'clk_div2' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/clock_div2.vhd:13' bound to instance 'ClockDivider' of component 'clk_div2' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:251]
INFO: [Synth 8-638] synthesizing module 'clk_div2' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/clock_div2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'clk_div2' (7#1) [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/clock_div2.vhd:18]
INFO: [Synth 8-3491] module 'TFlopCounter' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/TFlopCounter.vhd:9' bound to instance 'Counter2' of component 'TFlopCounter' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:256]
INFO: [Synth 8-226] default block is never used [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:267]
INFO: [Synth 8-226] default block is never used [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:294]
INFO: [Synth 8-3491] module 'sine_wave' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:27' bound to instance 'SpeakerSinePlay' of component 'sine_wave' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:316]
INFO: [Synth 8-638] synthesizing module 'sine_wave' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:71]
WARNING: [Synth 8-614] signal 'C' is read in the process but is not in the sensitivity list [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:69]
WARNING: [Synth 8-614] signal 'D' is read in the process but is not in the sensitivity list [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:69]
WARNING: [Synth 8-614] signal 'E' is read in the process but is not in the sensitivity list [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:69]
WARNING: [Synth 8-614] signal 'G' is read in the process but is not in the sensitivity list [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:69]
WARNING: [Synth 8-614] signal 'A' is read in the process but is not in the sensitivity list [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sine_wave' (8#1) [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/sine_wave.vhd:34]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/pwm.vhd:34' bound to instance 'PWMSine' of component 'pwm' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:318]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/pwm.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'pwm' (9#1) [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/pwm.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'StepSynthesizerMain' (10#1) [C:/Users/卓文/Documents/Git--VSCode--GitHub/Step Synthesizer -- Digital System Design Project/FPGA-Sequencer-and-Synthesizer/Step Synthesizer/project_1.srcs/sources_1/new/StepSynthesizerMain.vhd:21]
TclStackFree: incorrect freePtr. Call out of sequence?
