

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_sqrt_loop'
================================================================
* Date:           Sun May 14 17:33:56 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  9.219 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       83|       83|  4.150 us|  4.150 us|   83|   83|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sqrt_loop  |       81|       81|         1|          1|          4|    81|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    436|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     413|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     413|    490|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |i_4_fu_118_p2        |         +|   0|  0|   14|           7|           1|
    |T_V_fu_173_p2        |         -|   0|  0|  169|         162|         162|
    |icmp_ln85_fu_112_p2  |      icmp|   0|  0|   10|           7|           7|
    |A_V_6_fu_229_p3      |    select|   0|  0|  160|           1|         160|
    |Q_V_3_fu_205_p3      |    select|   0|  0|   81|           1|          81|
    |ap_enable_pp0        |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  436|         179|         413|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_V_fu_68                |   9|          2|  160|        320|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_72                  |   9|          2|    7|         14|
    |p_Repl2_s_fu_60          |   9|          2|   81|        162|
    |p_Val2_s_fu_64           |   9|          2|  162|        324|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  412|        824|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |A_V_fu_68                |  160|   0|  160|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_72                  |    7|   0|    7|          0|
    |p_Repl2_s_fu_60          |   81|   0|   81|          0|
    |p_Val2_s_fu_64           |  162|   0|  162|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  413|   0|  413|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sqrt_loop|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sqrt_loop|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sqrt_loop|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sqrt_loop|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sqrt_loop|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sqrt_loop|  return value|
|X_V_7_reload      |   in|  162|     ap_none|                       X_V_7_reload|        scalar|
|Q_V_5_out         |  out|   81|      ap_vld|                          Q_V_5_out|       pointer|
|Q_V_5_out_ap_vld  |  out|    1|      ap_vld|                          Q_V_5_out|       pointer|
+------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Repl2_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%A_V = alloca i32 1"   --->   Operation 6 'alloca' 'A_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%X_V_7_reload_read = read i162 @_ssdm_op_Read.ap_auto.i162, i162 %X_V_7_reload"   --->   Operation 8 'read' 'X_V_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i160 0, i160 %A_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i162 %X_V_7_reload_read, i162 %p_Val2_s"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i81 0, i81 %p_Repl2_s"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi162ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 9.21>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i" [src/headers/fxp_sqrt.h:85]   --->   Operation 14 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.48ns)   --->   "%icmp_ln85 = icmp_eq  i7 %i_3, i7 81" [src/headers/fxp_sqrt.h:85]   --->   Operation 15 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.87ns)   --->   "%i_4 = add i7 %i_3, i7 1" [src/headers/fxp_sqrt.h:85]   --->   Operation 17 'add' 'i_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %_ZlSILi162ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv, void %_Z8fxp_sqrtILi81ELi21ELi162ELi42EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub" [src/headers/fxp_sqrt.h:85]   --->   Operation 18 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Repl2_load_2 = load i81 %p_Repl2_s"   --->   Operation 19 'load' 'p_Repl2_load_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_load = load i162 %p_Val2_s"   --->   Operation 20 'load' 'p_Val2_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%A_V_load = load i160 %A_V"   --->   Operation 21 'load' 'A_V_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_12" [src/headers/fxp_sqrt.h:86]   --->   Operation 22 'specpipeline' 'specpipeline_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln1016 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11"   --->   Operation 23 'specloopname' 'specloopname_ln1016' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i162.i32.i32, i162 %p_Val2_load, i32 160, i32 161"   --->   Operation 24 'partselect' 'tmp_s' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i162 @_ssdm_op_BitConcatenate.i162.i160.i2, i160 %A_V_load, i2 %tmp_s"   --->   Operation 25 'bitconcatenate' 'p_Result_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%X_V = shl i162 %p_Val2_load, i162 2"   --->   Operation 26 'shl' 'X_V' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln312 = trunc i81 %p_Repl2_load_2"   --->   Operation 27 'trunc' 'trunc_ln312' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_op_assign = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln312, i2 1"   --->   Operation 28 'bitconcatenate' 'i_op_assign' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i64 %i_op_assign"   --->   Operation 29 'zext' 'zext_ln75' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (6.34ns)   --->   "%T_V = sub i162 %p_Result_5, i162 %zext_ln75"   --->   Operation 30 'sub' 'T_V' <Predicate = (!icmp_ln85)> <Delay = 6.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node Q_V_3)   --->   "%trunc_ln1027 = trunc i81 %p_Repl2_load_2"   --->   Operation 31 'trunc' 'trunc_ln1027' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node Q_V_3)   --->   "%Q_V_4 = shl i81 %p_Repl2_load_2, i81 1"   --->   Operation 32 'shl' 'Q_V_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i162.i32, i162 %T_V, i32 161"   --->   Operation 33 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node Q_V_3)   --->   "%p_Result_6 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i80.i1, i80 %trunc_ln1027, i1 1"   --->   Operation 34 'bitconcatenate' 'p_Result_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.04ns) (out node of the LUT)   --->   "%Q_V_3 = select i1 %p_Result_s, i81 %Q_V_4, i81 %p_Result_6"   --->   Operation 35 'select' 'Q_V_3' <Predicate = (!icmp_ln85)> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln642 = trunc i160 %A_V_load"   --->   Operation 36 'trunc' 'trunc_ln642' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i158.i2, i158 %trunc_ln642, i2 %tmp_s"   --->   Operation 37 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln642_2 = trunc i162 %T_V"   --->   Operation 38 'trunc' 'trunc_ln642_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.28ns)   --->   "%A_V_6 = select i1 %p_Result_s, i160 %tmp_1, i160 %trunc_ln642_2"   --->   Operation 39 'select' 'A_V_6' <Predicate = (!icmp_ln85)> <Delay = 1.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln85 = store i7 %i_4, i7 %i" [src/headers/fxp_sqrt.h:85]   --->   Operation 40 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln85 = store i160 %A_V_6, i160 %A_V" [src/headers/fxp_sqrt.h:85]   --->   Operation 41 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln85 = store i162 %X_V, i162 %p_Val2_s" [src/headers/fxp_sqrt.h:85]   --->   Operation 42 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln85 = store i81 %Q_V_3, i81 %p_Repl2_s" [src/headers/fxp_sqrt.h:85]   --->   Operation 43 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln85 = br void %_ZlSILi162ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i" [src/headers/fxp_sqrt.h:85]   --->   Operation 44 'br' 'br_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_Repl2_load = load i81 %p_Repl2_s"   --->   Operation 45 'load' 'p_Repl2_load' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i81P0A, i81 %Q_V_5_out, i81 %p_Repl2_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_V_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Q_V_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Repl2_s             (alloca           ) [ 011]
p_Val2_s              (alloca           ) [ 011]
A_V                   (alloca           ) [ 011]
i                     (alloca           ) [ 011]
X_V_7_reload_read     (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_3                   (load             ) [ 000]
icmp_ln85             (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
i_4                   (add              ) [ 000]
br_ln85               (br               ) [ 000]
p_Repl2_load_2        (load             ) [ 000]
p_Val2_load           (load             ) [ 000]
A_V_load              (load             ) [ 000]
specpipeline_ln86     (specpipeline     ) [ 000]
specloopname_ln1016   (specloopname     ) [ 000]
tmp_s                 (partselect       ) [ 000]
p_Result_5            (bitconcatenate   ) [ 000]
X_V                   (shl              ) [ 000]
trunc_ln312           (trunc            ) [ 000]
i_op_assign           (bitconcatenate   ) [ 000]
zext_ln75             (zext             ) [ 000]
T_V                   (sub              ) [ 000]
trunc_ln1027          (trunc            ) [ 000]
Q_V_4                 (shl              ) [ 000]
p_Result_s            (bitselect        ) [ 000]
p_Result_6            (bitconcatenate   ) [ 000]
Q_V_3                 (select           ) [ 000]
trunc_ln642           (trunc            ) [ 000]
tmp_1                 (bitconcatenate   ) [ 000]
trunc_ln642_2         (trunc            ) [ 000]
A_V_6                 (select           ) [ 000]
store_ln85            (store            ) [ 000]
store_ln85            (store            ) [ 000]
store_ln85            (store            ) [ 000]
store_ln85            (store            ) [ 000]
br_ln85               (br               ) [ 000]
p_Repl2_load          (load             ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_V_7_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_V_7_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Q_V_5_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_V_5_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i162"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i162.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i162.i160.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i162.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i80.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i158.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i81P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="p_Repl2_s_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_Val2_s_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="A_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="X_V_7_reload_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="162" slack="0"/>
<pin id="78" dir="0" index="1" bw="162" slack="0"/>
<pin id="79" dir="1" index="2" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_V_7_reload_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln0_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="81" slack="0"/>
<pin id="85" dir="0" index="2" bw="81" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="7" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="160" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="162" slack="0"/>
<pin id="101" dir="0" index="1" bw="162" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln0_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="81" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_3_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="1"/>
<pin id="111" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln85_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="7" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_4_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_Repl2_load_2_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="81" slack="1"/>
<pin id="126" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_load_2/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_Val2_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="162" slack="1"/>
<pin id="129" dir="1" index="1" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="A_V_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="160" slack="1"/>
<pin id="132" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_V_load/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_s_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="162" slack="0"/>
<pin id="136" dir="0" index="2" bw="9" slack="0"/>
<pin id="137" dir="0" index="3" bw="9" slack="0"/>
<pin id="138" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_Result_5_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="162" slack="0"/>
<pin id="145" dir="0" index="1" bw="160" slack="0"/>
<pin id="146" dir="0" index="2" bw="2" slack="0"/>
<pin id="147" dir="1" index="3" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="X_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="162" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="X_V/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln312_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="81" slack="0"/>
<pin id="159" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln312/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_op_assign_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="62" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln75_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="1" index="1" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="T_V_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="162" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="1" index="2" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="T_V/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln1027_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="81" slack="0"/>
<pin id="181" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="Q_V_4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="81" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="Q_V_4/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_Result_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="162" slack="0"/>
<pin id="192" dir="0" index="2" bw="9" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_Result_6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="81" slack="0"/>
<pin id="199" dir="0" index="1" bw="80" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="Q_V_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="81" slack="0"/>
<pin id="208" dir="0" index="2" bw="81" slack="0"/>
<pin id="209" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Q_V_3/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln642_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="160" slack="0"/>
<pin id="215" dir="1" index="1" bw="158" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln642/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="160" slack="0"/>
<pin id="219" dir="0" index="1" bw="158" slack="0"/>
<pin id="220" dir="0" index="2" bw="2" slack="0"/>
<pin id="221" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln642_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="162" slack="0"/>
<pin id="227" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln642_2/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="A_V_6_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="160" slack="0"/>
<pin id="232" dir="0" index="2" bw="160" slack="0"/>
<pin id="233" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_V_6/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln85_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="1"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln85_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="160" slack="0"/>
<pin id="244" dir="0" index="1" bw="160" slack="1"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln85_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="162" slack="0"/>
<pin id="249" dir="0" index="1" bw="162" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln85_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="81" slack="0"/>
<pin id="254" dir="0" index="1" bw="81" slack="1"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_Repl2_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="81" slack="1"/>
<pin id="259" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_load/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="p_Repl2_s_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="81" slack="0"/>
<pin id="263" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="269" class="1005" name="p_Val2_s_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="162" slack="0"/>
<pin id="271" dir="1" index="1" bw="162" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="276" class="1005" name="A_V_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="160" slack="0"/>
<pin id="278" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opset="A_V "/>
</bind>
</comp>

<comp id="283" class="1005" name="i_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="58" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="76" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="109" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="130" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="133" pin="4"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="127" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="124" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="143" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="124" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="124" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="173" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="179" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="189" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="183" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="197" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="130" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="133" pin="4"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="173" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="189" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="217" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="118" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="229" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="151" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="205" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="264"><net_src comp="60" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="64" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="279"><net_src comp="68" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="286"><net_src comp="72" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="237" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Q_V_5_out | {2 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_sqrt_loop : X_V_7_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln85 : 1
		i_4 : 1
		br_ln85 : 2
		tmp_s : 1
		p_Result_5 : 2
		X_V : 1
		trunc_ln312 : 1
		i_op_assign : 2
		zext_ln75 : 3
		T_V : 4
		trunc_ln1027 : 1
		Q_V_4 : 1
		p_Result_s : 5
		p_Result_6 : 2
		Q_V_3 : 6
		trunc_ln642 : 1
		tmp_1 : 2
		trunc_ln642_2 : 5
		A_V_6 : 6
		store_ln85 : 2
		store_ln85 : 7
		store_ln85 : 1
		store_ln85 : 7
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|  select  |         Q_V_3_fu_205         |    0    |    81   |
|          |         A_V_6_fu_229         |    0    |   160   |
|----------|------------------------------|---------|---------|
|    sub   |          T_V_fu_173          |    0    |   169   |
|----------|------------------------------|---------|---------|
|    add   |          i_4_fu_118          |    0    |    14   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln85_fu_112       |    0    |    10   |
|----------|------------------------------|---------|---------|
|   read   | X_V_7_reload_read_read_fu_76 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_82    |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|         tmp_s_fu_133         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       p_Result_5_fu_143      |    0    |    0    |
|bitconcatenate|      i_op_assign_fu_161      |    0    |    0    |
|          |       p_Result_6_fu_197      |    0    |    0    |
|          |         tmp_1_fu_217         |    0    |    0    |
|----------|------------------------------|---------|---------|
|    shl   |          X_V_fu_151          |    0    |    0    |
|          |         Q_V_4_fu_183         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln312_fu_157      |    0    |    0    |
|   trunc  |      trunc_ln1027_fu_179     |    0    |    0    |
|          |      trunc_ln642_fu_213      |    0    |    0    |
|          |     trunc_ln642_2_fu_225     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln75_fu_169       |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|       p_Result_s_fu_189      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   434   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   A_V_reg_276   |   160  |
|    i_reg_283    |    7   |
|p_Repl2_s_reg_261|   81   |
| p_Val2_s_reg_269|   162  |
+-----------------+--------+
|      Total      |   410  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   434  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   410  |    -   |
+-----------+--------+--------+
|   Total   |   410  |   434  |
+-----------+--------+--------+
