

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_45_4'
================================================================
* Date:           Tue Apr  1 19:50:27 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_2_VITIS_LOOP_44_3_VITIS_LOOP_45_4  |        ?|        ?|        15|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cx = alloca i32 1"   --->   Operation 18 'alloca' 'cx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cy = alloca i32 1"   --->   Operation 19 'alloca' 'cy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%iChannel = alloca i32 1"   --->   Operation 21 'alloca' 'iChannel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten55 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coeffs"   --->   Operation 23 'read' 'coeffs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%icmp_ln45_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln45_1"   --->   Operation 24 'read' 'icmp_ln45_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp2_cast_mid135_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp2_cast_mid135"   --->   Operation 25 'read' 'tmp2_cast_mid135_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mul_ln17_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln17"   --->   Operation 26 'read' 'mul_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul_ln17_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln17_1"   --->   Operation 27 'read' 'mul_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln43_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln43"   --->   Operation 28 'read' 'zext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %convWidth"   --->   Operation 29 'read' 'convWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mul_ln38_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln38"   --->   Operation 30 'read' 'mul_ln38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln43_cast = zext i32 %zext_ln43_read"   --->   Operation 31 'zext' 'zext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp2_cast_mid135_cast = zext i32 %tmp2_cast_mid135_read"   --->   Operation 32 'zext' 'tmp2_cast_mid135_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_23, i32 0, i32 0, void @empty_17, i32 0, i32 200000, void @empty_21, void @empty_16, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten55"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %iChannel"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cy"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cx"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten55_load = load i96 %indvar_flatten55" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 41 'load' 'indvar_flatten55_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.12ns)   --->   "%icmp_ln43 = icmp_eq  i96 %indvar_flatten55_load, i96 %mul_ln17_1_read" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 42 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (4.43ns)   --->   "%add_ln43_1 = add i96 %indvar_flatten55_load, i96 1" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 43 'add' 'add_ln43_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc32.loopexit, void %VITIS_LOOP_58_5.loopexit.exitStub" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 44 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.77ns)   --->   "%icmp_ln44 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln17_read" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 45 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln43)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (3.52ns)   --->   "%add_ln44_2 = add i64 %indvar_flatten_load, i64 1" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 46 'add' 'add_ln44_2' <Predicate = (!icmp_ln43)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.48ns)   --->   "%select_ln44_4 = select i1 %icmp_ln44, i64 1, i64 %add_ln44_2" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 47 'select' 'select_ln44_4' <Predicate = (!icmp_ln43)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln45 = store i96 %add_ln43_1, i96 %indvar_flatten55" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 48 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln45 = store i64 %select_ln44_4, i64 %indvar_flatten" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 49 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 50 'br' 'br_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.75>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %arrayidx2813.exit"   --->   Operation 51 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%cy_2 = load i32 %cy" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 52 'load' 'cy_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %cy_2" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 53 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%cx_load = load i32 %cx" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 54 'load' 'cx_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.69ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i32 0, i32 %cy_2" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 55 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln44)   --->   "%or_ln43 = or i1 %icmp_ln44, i1 %first_iter_0" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 56 'or' 'or_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%select_ln43_3 = select i1 %icmp_ln44, i10 0, i10 %trunc_ln44" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 57 'select' 'select_ln43_3' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_eq  i32 %cx_load, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 58 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln43 & !icmp_ln44)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.99ns)   --->   "%select_ln43_4 = select i1 %icmp_ln44, i1 %icmp_ln45_1_read, i1 %icmp_ln45" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 59 'select' 'select_ln43_4' <Predicate = (!icmp_ln43)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (2.55ns)   --->   "%add_ln44 = add i32 %select_ln43, i32 1" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 60 'add' 'add_ln44' <Predicate = (!icmp_ln43)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln44 = or i1 %select_ln43_4, i1 %or_ln43" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 61 'or' 'or_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln44_1 = or i1 %select_ln43_4, i1 %icmp_ln44" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 62 'or' 'or_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %or_ln44_1, i32 0, i32 %cx_load" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 63 'select' 'select_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%trunc_ln44_1 = trunc i32 %add_ln44" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 64 'trunc' 'trunc_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln44_1 = select i1 %select_ln43_4, i10 %trunc_ln44_1, i10 %select_ln43_3" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 65 'select' 'select_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.69ns)   --->   "%select_ln44_3 = select i1 %select_ln43_4, i32 %add_ln44, i32 %select_ln43" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 66 'select' 'select_ln44_3' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %or_ln44, void %for.inc.split, void %for.first.iter.for.inc" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 67 'br' 'br_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %select_ln44_3, i32 %cy" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 68 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%iChannel_2 = load i32 %iChannel" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 69 'load' 'iChannel_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (6.91ns)   --->   "%empty_59 = mul i32 %cy_2, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 70 'mul' 'empty_59' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln43 = add i32 %iChannel_2, i32 1" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 71 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.69ns)   --->   "%select_ln43_1 = select i1 %icmp_ln44, i32 %add_ln43, i32 %iChannel_2" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 72 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %select_ln43_1" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 73 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_62 = trunc i32 %select_ln43_1" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 74 'trunc' 'empty_62' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln43, i2 0" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 75 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_63 = sub i10 %tmp_1, i10 %empty_62" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 76 'sub' 'empty_63' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%empty_64 = add i10 %empty_63, i10 %select_ln44_1" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 77 'add' 'empty_64' <Predicate = (!icmp_ln43)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [2/2] (6.91ns)   --->   "%p_mid1 = mul i32 %add_ln44, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 78 'mul' 'p_mid1' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln45 = add i32 %select_ln44, i32 1" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 79 'add' 'add_ln45' <Predicate = (!icmp_ln43)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %select_ln43_1, i32 %iChannel" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 80 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_4 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %add_ln45, i32 %cx" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 81 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 82 [2/2] (6.91ns)   --->   "%empty = mul i32 %iChannel_2, i32 %mul_ln38_read" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 82 'mul' 'empty' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/2] (6.91ns)   --->   "%empty_59 = mul i32 %cy_2, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 83 'mul' 'empty_59' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [2/2] (6.91ns)   --->   "%p_mid125 = mul i32 %add_ln43, i32 %mul_ln38_read" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 84 'mul' 'p_mid125' <Predicate = (!icmp_ln43)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/2] (6.91ns)   --->   "%p_mid1 = mul i32 %add_ln44, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 85 'mul' 'p_mid1' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 86 [1/2] (6.91ns)   --->   "%empty = mul i32 %iChannel_2, i32 %mul_ln38_read" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 86 'mul' 'empty' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast5 = zext i32 %empty_59" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 87 'zext' 'p_cast5' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.55ns)   --->   "%tmp2 = add i33 %zext_ln43_cast, i33 %p_cast5" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 88 'add' 'tmp2' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/2] (6.91ns)   --->   "%p_mid125 = mul i32 %add_ln43, i32 %mul_ln38_read" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 89 'mul' 'p_mid125' <Predicate = (!icmp_ln43)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast5_mid1 = zext i32 %p_mid1" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 90 'zext' 'p_cast5_mid1' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.55ns)   --->   "%tmp2_mid1 = add i33 %zext_ln43_cast, i33 %p_cast5_mid1" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 91 'add' 'tmp2_mid1' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.11>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i32 %empty" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 93 'zext' 'zext_ln44' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i33 %tmp2" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 94 'zext' 'tmp2_cast' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (2.59ns)   --->   "%empty_60 = add i34 %tmp2_cast, i34 %zext_ln44" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 95 'add' 'empty_60' <Predicate = (!icmp_ln44 & !select_ln43_4)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 96 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i32 %p_mid125" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 97 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln43 & icmp_ln44 & !select_ln43_4)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_mid110)   --->   "%select_ln43_2 = select i1 %icmp_ln44, i32 %p_mid125, i32 %empty" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 98 'select' 'select_ln43_2' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_mid110)   --->   "%zext_ln43_2 = zext i32 %select_ln43_2" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 99 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (2.55ns)   --->   "%p_mid137 = add i33 %tmp2_cast_mid135_cast, i33 %zext_ln43_1" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 100 'add' 'p_mid137' <Predicate = (!icmp_ln43 & icmp_ln44 & !select_ln43_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%p_mid137_cast = zext i33 %p_mid137" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 101 'zext' 'p_mid137_cast' <Predicate = (!icmp_ln43 & icmp_ln44 & !select_ln43_4)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_mid110)   --->   "%tmp2_cast_mid1 = zext i33 %tmp2_mid1" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 102 'zext' 'tmp2_cast_mid1' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (2.59ns) (out node of the LUT)   --->   "%p_mid110 = add i34 %tmp2_cast_mid1, i34 %zext_ln43_2" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 103 'add' 'p_mid110' <Predicate = (!icmp_ln43 & select_ln43_4)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%select_ln43_5 = select i1 %icmp_ln44, i34 %p_mid137_cast, i34 %empty_60" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 104 'select' 'select_ln43_5' <Predicate = (!icmp_ln43 & !select_ln43_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%select_ln44_2 = select i1 %select_ln43_4, i34 %p_mid110, i34 %select_ln43_5" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 105 'select' 'select_ln44_2' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%sext_ln45_mid2_v_v_v_v_v = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %select_ln44_2, i2 0" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 106 'bitconcatenate' 'sext_ln45_mid2_v_v_v_v_v' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%zext_ln44_1 = zext i36 %sext_ln45_mid2_v_v_v_v_v" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 107 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln44_1 = add i64 %zext_ln44_1, i64 %coeffs_read" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 108 'add' 'add_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln45_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln44_1, i32 2, i32 63" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 109 'partselect' 'sext_ln45_mid2_v' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %select_ln44" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 110 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.95ns)   --->   "%switch_ln47 = switch i2 %trunc_ln47, void %arrayidx2813.case.2, i2 0, void %arrayidx2813.case.0, i2 1, void %arrayidx2813.case.1" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 111 'switch' 'switch_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.95>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %sext_ln45_mid2_v" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 112 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln44" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 113 'getelementptr' 'gmem_addr_1' <Predicate = (or_ln44)> <Delay = 0.00>
ST_8 : Operation 114 [7/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 114 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln44" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 115 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 116 [6/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 116 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 117 [5/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 117 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 118 [4/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 118 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 119 [3/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 119 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 120 [2/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 120 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 121 [1/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 121 'readreq' 'empty_61' <Predicate = (or_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc.split" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 122 'br' 'br_ln45' <Predicate = (or_ln44)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 123 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [HLS_Optimized/conv2d.cpp:48]   --->   Operation 124 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_2_VITIS_LOOP_44_3_VITIS_LOOP_45_4_str"   --->   Operation 125 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_3_VITIS_LOOP_45_4_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_64" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 128 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%coeff_cache_addr = getelementptr i32 %coeff_cache, i64 0, i64 %p_cast" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 129 'getelementptr' 'coeff_cache_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%coeff_cache_1_addr = getelementptr i32 %coeff_cache_1, i64 0, i64 %p_cast" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 130 'getelementptr' 'coeff_cache_1_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%coeff_cache_2_addr = getelementptr i32 %coeff_cache_2, i64 0, i64 %p_cast" [HLS_Optimized/conv2d.cpp:43]   --->   Operation 131 'getelementptr' 'coeff_cache_2_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 132 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln47 = store i32 %gmem_addr_read, i10 %coeff_cache_1_addr" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 133 'store' 'store_ln47' <Predicate = (trunc_ln47 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx2813.exit" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 134 'br' 'br_ln47' <Predicate = (trunc_ln47 == 1)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln47 = store i32 %gmem_addr_read, i10 %coeff_cache_addr" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 135 'store' 'store_ln47' <Predicate = (trunc_ln47 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx2813.exit" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 136 'br' 'br_ln47' <Predicate = (trunc_ln47 == 0)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln47 = store i32 %gmem_addr_read, i10 %coeff_cache_2_addr" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 137 'store' 'store_ln47' <Predicate = (trunc_ln47 != 0 & trunc_ln47 != 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx2813.exit" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 138 'br' 'br_ln47' <Predicate = (trunc_ln47 != 0 & trunc_ln47 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten55') [17]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten55' [29]  (1.59 ns)

 <State 2>: 6.59ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', HLS_Optimized/conv2d.cpp:44) on local variable 'indvar_flatten' [38]  (0 ns)
	'add' operation ('add_ln44_2', HLS_Optimized/conv2d.cpp:44) [124]  (3.52 ns)
	'select' operation ('select_ln44_4', HLS_Optimized/conv2d.cpp:44) [125]  (1.48 ns)
	'store' operation ('store_ln45', HLS_Optimized/conv2d.cpp:45) of variable 'select_ln44_4', HLS_Optimized/conv2d.cpp:44 on local variable 'indvar_flatten' [128]  (1.59 ns)

 <State 3>: 5.75ns
The critical path consists of the following:
	'load' operation ('cx_load', HLS_Optimized/conv2d.cpp:45) on local variable 'cx' [55]  (0 ns)
	'icmp' operation ('icmp_ln45', HLS_Optimized/conv2d.cpp:45) [74]  (2.47 ns)
	'select' operation ('select_ln43_4', HLS_Optimized/conv2d.cpp:43) [75]  (0.993 ns)
	'select' operation ('select_ln44_3', HLS_Optimized/conv2d.cpp:44) [101]  (0.698 ns)
	'store' operation ('store_ln45', HLS_Optimized/conv2d.cpp:45) of variable 'select_ln44_3', HLS_Optimized/conv2d.cpp:44 on local variable 'cy' [129]  (1.59 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'load' operation ('iChannel', HLS_Optimized/conv2d.cpp:43) on local variable 'iChannel' [39]  (0 ns)
	'add' operation ('add_ln43', HLS_Optimized/conv2d.cpp:43) [56]  (2.55 ns)
	'select' operation ('select_ln43_1', HLS_Optimized/conv2d.cpp:43) [61]  (0.698 ns)
	'sub' operation ('empty_63', HLS_Optimized/conv2d.cpp:43) [65]  (0 ns)
	'add' operation ('empty_64', HLS_Optimized/conv2d.cpp:43) [83]  (3.73 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty', HLS_Optimized/conv2d.cpp:43) [42]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty', HLS_Optimized/conv2d.cpp:43) [42]  (6.91 ns)

 <State 7>: 6.11ns
The critical path consists of the following:
	'add' operation ('empty_60', HLS_Optimized/conv2d.cpp:44) [49]  (2.59 ns)
	'select' operation ('select_ln43_5', HLS_Optimized/conv2d.cpp:43) [93]  (0 ns)
	'select' operation ('select_ln44_2', HLS_Optimized/conv2d.cpp:44) [94]  (0 ns)
	'add' operation ('add_ln44_1', HLS_Optimized/conv2d.cpp:44) [97]  (3.52 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', HLS_Optimized/conv2d.cpp:45) [104]  (0 ns)
	bus request operation ('empty_61', HLS_Optimized/conv2d.cpp:45) on port 'gmem' (HLS_Optimized/conv2d.cpp:45) [105]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_61', HLS_Optimized/conv2d.cpp:45) on port 'gmem' (HLS_Optimized/conv2d.cpp:45) [105]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_61', HLS_Optimized/conv2d.cpp:45) on port 'gmem' (HLS_Optimized/conv2d.cpp:45) [105]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_61', HLS_Optimized/conv2d.cpp:45) on port 'gmem' (HLS_Optimized/conv2d.cpp:45) [105]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_61', HLS_Optimized/conv2d.cpp:45) on port 'gmem' (HLS_Optimized/conv2d.cpp:45) [105]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_61', HLS_Optimized/conv2d.cpp:45) on port 'gmem' (HLS_Optimized/conv2d.cpp:45) [105]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_61', HLS_Optimized/conv2d.cpp:45) on port 'gmem' (HLS_Optimized/conv2d.cpp:45) [105]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', HLS_Optimized/conv2d.cpp:48) on port 'gmem' (HLS_Optimized/conv2d.cpp:48) [110]  (7.3 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('coeff_cache_1_addr', HLS_Optimized/conv2d.cpp:43) [86]  (0 ns)
	'store' operation ('store_ln47', HLS_Optimized/conv2d.cpp:47) of variable 'gmem_addr_read', HLS_Optimized/conv2d.cpp:48 on array 'coeff_cache_1' [114]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
