# MINILOG

Minilog is a small, partial implementation of the simulator described in 
SystemVerilog's LRM, written in C.

## Features
The following features will be implemented, in order:
- [X] Absolute time event scheduling
- [X] Continuous assignments
- [X] Separate NBA and Active regions, separate blocking and non-blocking assigments
- [ ] Clock events
- [ ] Delay statements
- [ ] Procedural blocks
- [ ] Preponed/Postponed regions
- [ ] Clocking blocks
- [ ] Non zero delay rtl
- [ ] Multithreaded simulator
