<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: SPI_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">SPI_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32h743xx.html">Stm32h743xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Serial Peripheral Interface.  
 <a href="struct_s_p_i___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:ab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:afdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecccecd01b0d465123a2dc166db4141"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#abecccecd01b0d465123a2dc166db4141">CFG1</a></td></tr>
<tr class="separator:abecccecd01b0d465123a2dc166db4141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722c7bd03a5d7b185bf43bdb5f846d43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a722c7bd03a5d7b185bf43bdb5f846d43">CFG2</a></td></tr>
<tr class="separator:a722c7bd03a5d7b185bf43bdb5f846d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f9d540fd6a21c0fbc7bfbbee9a8504"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a></td></tr>
<tr class="separator:ac6f9d540fd6a21c0fbc7bfbbee9a8504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:af86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e8d785fff2acfeb8814e43bda8dd72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a></td></tr>
<tr class="separator:ad7e8d785fff2acfeb8814e43bda8dd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fbace6e037136ce066518ee2fade33d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a3fbace6e037136ce066518ee2fade33d">RESERVED1</a> [3]</td></tr>
<tr class="separator:a3fbace6e037136ce066518ee2fade33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf29a9104cb5569823ab892174f9c8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">RXDR</a></td></tr>
<tr class="separator:a9bf29a9104cb5569823ab892174f9c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa70d795ffe61b2e115a24867fe1412f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#afa70d795ffe61b2e115a24867fe1412f">RESERVED2</a> [3]</td></tr>
<tr class="separator:afa70d795ffe61b2e115a24867fe1412f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab31a7d95808ec5d53570eaaffd4f25f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#ab31a7d95808ec5d53570eaaffd4f25f7">CRCPOLY</a></td></tr>
<tr class="separator:ab31a7d95808ec5d53570eaaffd4f25f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83243905fc1eefc2f9f464d76329e857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a83243905fc1eefc2f9f464d76329e857">TXCRC</a></td></tr>
<tr class="separator:a83243905fc1eefc2f9f464d76329e857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a505aefeb85c1fb3f333aed65a90320c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a505aefeb85c1fb3f333aed65a90320c3">RXCRC</a></td></tr>
<tr class="separator:a505aefeb85c1fb3f333aed65a90320c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43eedd211522f57ddf3a7320b3dcd620"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#a43eedd211522f57ddf3a7320b3dcd620">UDRDR</a></td></tr>
<tr class="separator:a43eedd211522f57ddf3a7320b3dcd620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c41c8883cb0812d6aaf956c393584b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">I2SCFGR</a></td></tr>
<tr class="separator:aa0c41c8883cb0812d6aaf956c393584b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Serial Peripheral Interface. </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01477">1477</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="abecccecd01b0d465123a2dc166db4141" name="abecccecd01b0d465123a2dc166db4141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abecccecd01b0d465123a2dc166db4141">&#9670;&#160;</a></span>CFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Configuration register 1, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01481">1481</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a722c7bd03a5d7b185bf43bdb5f846d43" name="a722c7bd03a5d7b185bf43bdb5f846d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a722c7bd03a5d7b185bf43bdb5f846d43">&#9670;&#160;</a></span>CFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Configuration register 2, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01482">1482</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI/I2S Control register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01479">1479</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Control register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01480">1480</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab31a7d95808ec5d53570eaaffd4f25f7" name="ab31a7d95808ec5d53570eaaffd4f25f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab31a7d95808ec5d53570eaaffd4f25f7">&#9670;&#160;</a></span>CRCPOLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCPOLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI CRC Polynomial register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01491">1491</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aa0c41c8883cb0812d6aaf956c393584b" name="aa0c41c8883cb0812d6aaf956c393584b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0c41c8883cb0812d6aaf956c393584b">&#9670;&#160;</a></span>I2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Configuration register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01495">1495</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a6566f8cfbd1d8aa7e8db046aa35e77db" name="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI/I2S Interrupt Enable register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01483">1483</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ac6f9d540fd6a21c0fbc7bfbbee9a8504" name="ac6f9d540fd6a21c0fbc7bfbbee9a8504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f9d540fd6a21c0fbc7bfbbee9a8504">&#9670;&#160;</a></span>IFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI/I2S Interrupt/Status flags clear register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01485">1485</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="af86c61a5d38a4fc9cef942a12744486b" name="af86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01486">1486</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a3fbace6e037136ce066518ee2fade33d" name="a3fbace6e037136ce066518ee2fade33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fbace6e037136ce066518ee2fade33d">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x24-0x2C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01488">1488</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="afa70d795ffe61b2e115a24867fe1412f" name="afa70d795ffe61b2e115a24867fe1412f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa70d795ffe61b2e115a24867fe1412f">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x34-0x3C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01490">1490</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a505aefeb85c1fb3f333aed65a90320c3" name="a505aefeb85c1fb3f333aed65a90320c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a505aefeb85c1fb3f333aed65a90320c3">&#9670;&#160;</a></span>RXCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXCRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Receiver CRC register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01493">1493</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a9bf29a9104cb5569823ab892174f9c8c" name="a9bf29a9104cb5569823ab892174f9c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bf29a9104cb5569823ab892174f9c8c">&#9670;&#160;</a></span>RXDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI/I2S Receive data register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01489">1489</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI/I2S Status register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01484">1484</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a83243905fc1eefc2f9f464d76329e857" name="a83243905fc1eefc2f9f464d76329e857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83243905fc1eefc2f9f464d76329e857">&#9670;&#160;</a></span>TXCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXCRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Transmitter CRC register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01492">1492</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ad7e8d785fff2acfeb8814e43bda8dd72" name="ad7e8d785fff2acfeb8814e43bda8dd72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7e8d785fff2acfeb8814e43bda8dd72">&#9670;&#160;</a></span>TXDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI/I2S Transmit data register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01487">1487</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a43eedd211522f57ddf3a7320b3dcd620" name="a43eedd211522f57ddf3a7320b3dcd620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43eedd211522f57ddf3a7320b3dcd620">&#9670;&#160;</a></span>UDRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UDRDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Underrun data register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01494">1494</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/CMSIS/Device/ST/STM32H7xx/Include/<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
