// Seed: 2538688222
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge id_2 or negedge 1);
  logic id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd14,
    parameter id_3 = 32'd62,
    parameter id_4 = 32'd39
) (
    id_1,
    _id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  output reg id_6;
  input wire id_5;
  input wire _id_4;
  input wire _id_3;
  input wire _id_2;
  output wire id_1;
  wire \id_8 [id_2 : id_4];
  ;
  always @(-1 or id_7) id_6 <= id_3;
  logic id_9;
  bufif0 primCall (id_6, id_7, id_5);
  wire [id_3 : ""] id_10 = -1 ? id_5 : \id_8 , id_11 = id_5;
  logic id_12;
  ;
endmodule
