

================================================================
== Vitis HLS Report for 'vectorProduct'
================================================================
* Date:           Tue Mar 19 11:40:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab4
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      105|      105|  1.050 us|  1.050 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- repete  |      103|      103|         5|          1|          1|   100|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     73|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|    165|     50|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     54|    -|
|Register         |        -|   -|    209|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    374|    209|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|      1|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_117_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln7_fu_97_p2   |         +|   0|  0|  14|           7|           1|
    |ap_condition_109   |       and|   0|  0|   2|           1|           1|
    |ap_condition_110   |       and|   0|  0|   2|           1|           1|
    |icmp_ln7_fu_91_p2  |      icmp|   0|  0|  14|           7|           6|
    |ap_enable_pp0      |       xor|   0|  0|   2|           1|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  73|          49|          43|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |acc_fu_40                    |   9|          2|   32|         64|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1         |   9|          2|    7|         14|
    |i_fu_44                      |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  54|         12|   80|        160|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_40                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_44                           |   7|   0|    7|          0|
    |icmp_ln7_reg_145                  |   1|   0|    1|          0|
    |mul_ln9_reg_169                   |  32|   0|   32|          0|
    |va_load_reg_159                   |  32|   0|   32|          0|
    |vb_load_reg_164                   |  32|   0|   32|          0|
    |icmp_ln7_reg_145                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 209|  32|  146|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_return    |  out|   32|  ap_ctrl_hs|  vectorProduct|  return value|
|va_address0  |  out|    7|   ap_memory|             va|         array|
|va_ce0       |  out|    1|   ap_memory|             va|         array|
|va_q0        |   in|   32|   ap_memory|             va|         array|
|vb_address0  |  out|    7|   ap_memory|             vb|         array|
|vb_ce0       |  out|    1|   ap_memory|             vb|         array|
|vb_q0        |   in|   32|   ap_memory|             vb|         array|
+-------------+-----+-----+------------+---------------+--------------+

