Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 11 22:29:19 2019
| Host         : DESKTOP-BUGDRN4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_fib_seq_timing_summary_routed.rpt -pb top_fib_seq_timing_summary_routed.pb -rpx top_fib_seq_timing_summary_routed.rpx -warn_on_violation
| Design       : top_fib_seq
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clock/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.923        0.000                      0                   52        0.275        0.000                      0                   52        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.923        0.000                      0                   52        0.275        0.000                      0                   52        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.704ns (19.592%)  route 2.889ns (80.408%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.311    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     6.626    clock/counter[15]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.750 f  clock/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.746    clock/counter[25]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  clock/counter[25]_i_2/O
                         net (fo=26, routed)          1.034     8.904    clock/clk_out
    SLICE_X0Y80          FDRE                                         r  clock/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.594    15.017    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  clock/counter_reg[25]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.827    clock/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.704ns (20.377%)  route 2.751ns (79.623%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.311    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     6.626    clock/counter[15]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.750 f  clock/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.746    clock/counter[25]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  clock/counter[25]_i_2/O
                         net (fo=26, routed)          0.896     8.766    clock/clk_out
    SLICE_X0Y79          FDRE                                         r  clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.594    15.017    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  clock/counter_reg[21]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    clock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.704ns (20.377%)  route 2.751ns (79.623%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.311    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     6.626    clock/counter[15]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.750 f  clock/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.746    clock/counter[25]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  clock/counter[25]_i_2/O
                         net (fo=26, routed)          0.896     8.766    clock/clk_out
    SLICE_X0Y79          FDRE                                         r  clock/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.594    15.017    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  clock/counter_reg[22]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.704ns (20.377%)  route 2.751ns (79.623%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.311    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     6.626    clock/counter[15]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.750 f  clock/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.746    clock/counter[25]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  clock/counter[25]_i_2/O
                         net (fo=26, routed)          0.896     8.766    clock/clk_out
    SLICE_X0Y79          FDRE                                         r  clock/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.594    15.017    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  clock/counter_reg[23]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    clock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.704ns (20.377%)  route 2.751ns (79.623%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.311    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     6.626    clock/counter[15]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.750 f  clock/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.746    clock/counter[25]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  clock/counter[25]_i_2/O
                         net (fo=26, routed)          0.896     8.766    clock/clk_out
    SLICE_X0Y79          FDRE                                         r  clock/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.594    15.017    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  clock/counter_reg[24]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    clock/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.704ns (21.290%)  route 2.603ns (78.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.311    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     6.626    clock/counter[15]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.750 f  clock/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.746    clock/counter[25]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  clock/counter[25]_i_2/O
                         net (fo=26, routed)          0.747     8.617    clock/clk_out
    SLICE_X0Y78          FDRE                                         r  clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.593    15.016    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  clock/counter_reg[17]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429    14.826    clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.704ns (21.290%)  route 2.603ns (78.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.311    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     6.626    clock/counter[15]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.750 f  clock/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.746    clock/counter[25]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  clock/counter[25]_i_2/O
                         net (fo=26, routed)          0.747     8.617    clock/clk_out
    SLICE_X0Y78          FDRE                                         r  clock/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.593    15.016    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  clock/counter_reg[18]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429    14.826    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.704ns (21.290%)  route 2.603ns (78.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.311    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     6.626    clock/counter[15]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.750 f  clock/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.746    clock/counter[25]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  clock/counter[25]_i_2/O
                         net (fo=26, routed)          0.747     8.617    clock/clk_out
    SLICE_X0Y78          FDRE                                         r  clock/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.593    15.016    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  clock/counter_reg[19]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429    14.826    clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.704ns (21.290%)  route 2.603ns (78.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.311    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     6.626    clock/counter[15]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.750 f  clock/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.746    clock/counter[25]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  clock/counter[25]_i_2/O
                         net (fo=26, routed)          0.747     8.617    clock/clk_out
    SLICE_X0Y78          FDRE                                         r  clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.593    15.016    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  clock/counter_reg[20]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429    14.826    clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.704ns (22.264%)  route 2.458ns (77.736%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.311    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     6.626    clock/counter[15]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.750 f  clock/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.746    clock/counter[25]_i_3_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  clock/counter[25]_i_2/O
                         net (fo=26, routed)          0.603     8.473    clock/clk_out
    SLICE_X0Y75          FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.588    15.011    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  clock/counter_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDRE (Setup_fdre_C_R)       -0.429    14.821    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.513    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  clock/counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.835    clock/counter[0]
    SLICE_X1Y78          LUT1 (Prop_lut1_I0_O)        0.045     1.880 r  clock/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    clock/counter_0[0]
    SLICE_X1Y78          FDRE                                         r  clock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.030    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  clock/counter_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.091     1.604    clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.510    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  clock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  clock/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.784    clock/counter[7]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  clock/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.895    clock/data0[7]
    SLICE_X0Y75          FDRE                                         r  clock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.026    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  clock/counter_reg[7]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  clock/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clock/clk_out_reg/Q
                         net (fo=5, routed)           0.185     1.837    clock/CLK
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.882 r  clock/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.882    clock/clk_out_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  clock/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.027    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  clock/clk_out_reg/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.091     1.602    clock/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.513    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.787    clock/counter[15]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  clock/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.898    clock/data0[15]
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.029    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clock/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.785    clock/counter[11]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  clock/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.896    clock/data0[11]
    SLICE_X0Y76          FDRE                                         r  clock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.027    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  clock/counter_reg[11]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.510    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  clock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  clock/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.784    clock/counter[7]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.928 r  clock/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.928    clock/data0[8]
    SLICE_X0Y75          FDRE                                         r  clock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.026    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  clock/counter_reg[8]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.513    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.787    clock/counter[15]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.931 r  clock/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.931    clock/data0[16]
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.029    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[16]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  clock/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.785    clock/counter[11]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.929 r  clock/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.929    clock/data0[12]
    SLICE_X0Y76          FDRE                                         r  clock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.027    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  clock/counter_reg[12]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clock/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.513    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  clock/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clock/counter_reg[18]/Q
                         net (fo=2, routed)           0.191     1.845    clock/counter[18]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.955 r  clock/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.955    clock/data0[18]
    SLICE_X0Y78          FDRE                                         r  clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.030    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  clock/counter_reg[18]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.513    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.191     1.845    clock/counter[14]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.955 r  clock/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.955    clock/data0[14]
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.029    clock/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  clock/counter_reg[14]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     clock/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     clock/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     clock/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     clock/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     clock/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     clock/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     clock/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     clock/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     clock/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     clock/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     clock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     clock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     clock/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     clock/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     clock/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     clock/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     clock/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     clock/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     clock/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     clock/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     clock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     clock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     clock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     clock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     clock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     clock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     clock/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     clock/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     clock/counter_reg[16]/C



