{
  "Top": "STEPMUL",
  "RtlTop": "STEPMUL",
  "RtlPrefix": "",
  "RtlSubPrefix": "STEPMUL_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input1": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<32>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "input1",
          "name": "input1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "input2": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_int<32>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "input2",
          "name": "input2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "res": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "res",
          "name": "res",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "res_ap_vld",
          "name": "res_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top STEPMUL -name STEPMUL"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "STEPMUL"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "2.16",
    "IsCombinational": "0",
    "II": "5",
    "Latency": "4"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "STEPMUL",
    "Version": "1.0",
    "DisplayName": "Stepmul",
    "Revision": "2114000982",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_STEPMUL_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/pow_mod.cpp",
      "..\/..\/Utils.cpp",
      "..\/..\/AddressGen_TB.cpp",
      "..\/..\/AddressGen.cpp",
      "..\/..\/Crypto_TB.cpp",
      "..\/..\/Arithmetic.cpp",
      "..\/..\/PE_UNIT.cpp",
      "..\/..\/PE_ARRAY.cpp",
      "..\/..\/DATAMemory.cpp",
      "..\/..\/Crypto.cpp",
      "..\/..\/TwiddleMemory.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/STEPMUL_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1.vhd",
      "impl\/vhdl\/STEPMUL_mul_16ns_16ns_32_1_1.vhd",
      "impl\/vhdl\/STEPMUL.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/STEPMUL_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1.v",
      "impl\/verilog\/STEPMUL_mul_16ns_16ns_32_1_1.v",
      "impl\/verilog\/STEPMUL.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/Crypto.protoinst",
      ".debug\/STEPMUL.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input1": "DATA"},
      "ports": ["input1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input1"
        }]
    },
    "input2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input2": "DATA"},
      "ports": ["input2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input2"
        }]
    },
    "res": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"res": "DATA"},
      "ports": ["res"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "res"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input1": {
      "dir": "in",
      "width": "32"
    },
    "input2": {
      "dir": "in",
      "width": "32"
    },
    "res": {
      "dir": "out",
      "width": "64"
    },
    "res_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "STEPMUL"},
    "Info": {"STEPMUL": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"STEPMUL": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.580"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "168",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "178",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-18 15:42:26 HKT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
