[
{
"clk" : "1",
"pc" : "0",
"inst" : "00000000",
"dataout" : "126",
"result" : "0",
"d" : "0",
"zero" : "0",
"wreg" : "1",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "0",
"rs2" : "0",
"rd" : "0",
"rna" : "0",
"rnb" : "0",
"wn" : "0",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "0",
"sst" : "0",
"shift" : "0",
"aluimm" : "0",
"sext" : "0",
"wmem" : "0",
"wzero" : "0",
"adepend" : "0",
"bdepend" : "0",
"sdepend" : "0",
"loaddepend" : "0",
"aluc" : "0",
"imme" : "0",
"inst_out" : "20230000",
"eximme" : "0",
"n_pc" : "4",
"ex_sa" : "0",
"clk_cnt" : "0",
"ewreg" : "0",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "0",
"ewmem" : "0",
"ewzero" : "0",
"eadepend" : "0",
"ebdepend" : "0",
"esdepend" : "0",
"ealuc" : "0",
"erd" : "0",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "0",
"mwreg" : "0",
"mm2reg" : "0",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "0",
"mresult" : "0",
"mqb" : "0",
"wwreg" : "0",
"wm2reg" : "0",
"wrd" : "0",
"wresult" : "0",
"wdataout" : "0",
"pre_d" : "0",
"m_data" : "0",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "0",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "20230000",
"D_inst" : "0",
"E_inst" : "0",
"M_inst" : "0",
"W_inst" : "0",
"py" : "good"
}
,
{
"clk" : "0",
"pc" : "0",
"inst" : "00000000",
"dataout" : "126",
"result" : "0",
"d" : "0",
"zero" : "0",
"wreg" : "1",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "0",
"rs2" : "0",
"rd" : "0",
"rna" : "0",
"rnb" : "0",
"wn" : "0",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "0",
"sst" : "0",
"shift" : "0",
"aluimm" : "0",
"sext" : "0",
"wmem" : "0",
"wzero" : "0",
"adepend" : "0",
"bdepend" : "0",
"sdepend" : "0",
"loaddepend" : "0",
"aluc" : "0",
"imme" : "0",
"inst_out" : "20230000",
"eximme" : "0",
"n_pc" : "4",
"ex_sa" : "0",
"clk_cnt" : "0",
"ewreg" : "0",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "0",
"ewmem" : "0",
"ewzero" : "0",
"eadepend" : "0",
"ebdepend" : "0",
"esdepend" : "0",
"ealuc" : "0",
"erd" : "0",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "0",
"mwreg" : "0",
"mm2reg" : "0",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "0",
"mresult" : "0",
"mqb" : "0",
"wwreg" : "0",
"wm2reg" : "0",
"wrd" : "0",
"wresult" : "0",
"wdataout" : "0",
"pre_d" : "0",
"m_data" : "0",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "0",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "20230000",
"D_inst" : "0",
"E_inst" : "0",
"M_inst" : "0",
"W_inst" : "0",
"py" : "good"
}
,
{
"clk" : "1",
"pc" : "4",
"inst" : "20230000",
"dataout" : "126",
"result" : "0",
"d" : "0",
"zero" : "0",
"wreg" : "1",
"m2reg" : "1",
"pcsource" : "0",
"rs1" : "3",
"rs2" : "0",
"rd" : "1",
"rna" : "3",
"rnb" : "0",
"wn" : "0",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "0",
"sst" : "0",
"shift" : "0",
"aluimm" : "1",
"sext" : "0",
"wmem" : "0",
"wzero" : "0",
"adepend" : "0",
"bdepend" : "1",
"sdepend" : "0",
"loaddepend" : "0",
"aluc" : "4",
"imme" : "0",
"inst_out" : "14210001",
"eximme" : "0",
"n_pc" : "8",
"ex_sa" : "3",
"clk_cnt" : "0",
"ewreg" : "1",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "0",
"ewmem" : "0",
"ewzero" : "0",
"eadepend" : "0",
"ebdepend" : "0",
"esdepend" : "0",
"ealuc" : "0",
"erd" : "0",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "0",
"mwreg" : "0",
"mm2reg" : "0",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "0",
"mresult" : "0",
"mqb" : "0",
"wwreg" : "0",
"wm2reg" : "0",
"wrd" : "0",
"wresult" : "0",
"wdataout" : "126",
"pre_d" : "0",
"m_data" : "0",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "0",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "14210001",
"D_inst" : "20230000",
"E_inst" : "0",
"M_inst" : "0",
"W_inst" : "0",
"py" : "good"
}
,
{
"clk" : "0",
"pc" : "4",
"inst" : "20230000",
"dataout" : "126",
"result" : "0",
"d" : "0",
"zero" : "0",
"wreg" : "1",
"m2reg" : "1",
"pcsource" : "0",
"rs1" : "3",
"rs2" : "0",
"rd" : "1",
"rna" : "3",
"rnb" : "0",
"wn" : "0",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "0",
"sst" : "0",
"shift" : "0",
"aluimm" : "1",
"sext" : "0",
"wmem" : "0",
"wzero" : "0",
"adepend" : "0",
"bdepend" : "1",
"sdepend" : "0",
"loaddepend" : "0",
"aluc" : "4",
"imme" : "0",
"inst_out" : "14210001",
"eximme" : "0",
"n_pc" : "8",
"ex_sa" : "3",
"clk_cnt" : "0",
"ewreg" : "1",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "0",
"ewmem" : "0",
"ewzero" : "0",
"eadepend" : "0",
"ebdepend" : "0",
"esdepend" : "0",
"ealuc" : "0",
"erd" : "0",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "0",
"mwreg" : "0",
"mm2reg" : "0",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "0",
"mresult" : "0",
"mqb" : "0",
"wwreg" : "0",
"wm2reg" : "0",
"wrd" : "0",
"wresult" : "0",
"wdataout" : "126",
"pre_d" : "0",
"m_data" : "0",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "0",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "14210001",
"D_inst" : "20230000",
"E_inst" : "0",
"M_inst" : "0",
"W_inst" : "0",
"py" : "good"
}
,
{
"clk" : "1",
"pc" : "8",
"inst" : "14210001",
"dataout" : "126",
"result" : "0",
"d" : "0",
"zero" : "0",
"wreg" : "0",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "1",
"rs2" : "1",
"rd" : "1",
"rna" : "1",
"rnb" : "1",
"wn" : "0",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "0",
"sst" : "0",
"shift" : "0",
"aluimm" : "1",
"sext" : "1",
"wmem" : "0",
"wzero" : "0",
"adepend" : "2",
"bdepend" : "1",
"sdepend" : "0",
"loaddepend" : "1",
"aluc" : "2",
"imme" : "0",
"inst_out" : "24230000",
"eximme" : "1",
"n_pc" : "12",
"ex_sa" : "1",
"clk_cnt" : "0",
"ewreg" : "1",
"em2reg" : "1",
"eshift" : "0",
"ealuimm" : "1",
"ewmem" : "0",
"ewzero" : "0",
"eadepend" : "0",
"ebdepend" : "1",
"esdepend" : "0",
"ealuc" : "4",
"erd" : "1",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "0",
"mwreg" : "1",
"mm2reg" : "0",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "0",
"mresult" : "0",
"mqb" : "0",
"wwreg" : "0",
"wm2reg" : "0",
"wrd" : "0",
"wresult" : "0",
"wdataout" : "126",
"pre_d" : "0",
"m_data" : "0",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "0",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "24230000",
"D_inst" : "14210001",
"E_inst" : "20230000",
"M_inst" : "0",
"W_inst" : "0",
"py" : "good"
}
,
{
"clk" : "0",
"pc" : "8",
"inst" : "14210001",
"dataout" : "126",
"result" : "0",
"d" : "0",
"zero" : "0",
"wreg" : "0",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "1",
"rs2" : "1",
"rd" : "1",
"rna" : "1",
"rnb" : "1",
"wn" : "0",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "0",
"sst" : "0",
"shift" : "0",
"aluimm" : "1",
"sext" : "1",
"wmem" : "0",
"wzero" : "0",
"adepend" : "2",
"bdepend" : "1",
"sdepend" : "0",
"loaddepend" : "1",
"aluc" : "2",
"imme" : "0",
"inst_out" : "24230000",
"eximme" : "1",
"n_pc" : "12",
"ex_sa" : "1",
"clk_cnt" : "0",
"ewreg" : "1",
"em2reg" : "1",
"eshift" : "0",
"ealuimm" : "1",
"ewmem" : "0",
"ewzero" : "0",
"eadepend" : "0",
"ebdepend" : "1",
"esdepend" : "0",
"ealuc" : "4",
"erd" : "1",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "0",
"mwreg" : "1",
"mm2reg" : "0",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "0",
"mresult" : "0",
"mqb" : "0",
"wwreg" : "0",
"wm2reg" : "0",
"wrd" : "0",
"wresult" : "0",
"wdataout" : "126",
"pre_d" : "0",
"m_data" : "0",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "0",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "24230000",
"D_inst" : "14210001",
"E_inst" : "20230000",
"M_inst" : "0",
"W_inst" : "0",
"py" : "good"
}
,
{
"clk" : "1",
"pc" : "8",
"inst" : "14210001",
"dataout" : "126",
"result" : "1",
"d" : "0",
"zero" : "0",
"wreg" : "1",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "1",
"rs2" : "1",
"rd" : "1",
"rna" : "1",
"rnb" : "1",
"wn" : "0",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "1",
"sst" : "0",
"shift" : "0",
"aluimm" : "1",
"sext" : "1",
"wmem" : "0",
"wzero" : "1",
"adepend" : "3",
"bdepend" : "1",
"sdepend" : "0",
"loaddepend" : "0",
"aluc" : "2",
"imme" : "0",
"inst_out" : "24230000",
"eximme" : "1",
"n_pc" : "12",
"ex_sa" : "1",
"clk_cnt" : "0",
"ewreg" : "0",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "1",
"ewmem" : "0",
"ewzero" : "0",
"eadepend" : "2",
"ebdepend" : "1",
"esdepend" : "0",
"ealuc" : "2",
"erd" : "1",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "1",
"mwreg" : "1",
"mm2reg" : "1",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "1",
"mresult" : "0",
"mqb" : "0",
"wwreg" : "1",
"wm2reg" : "0",
"wrd" : "0",
"wresult" : "0",
"wdataout" : "126",
"pre_d" : "0",
"m_data" : "0",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "0",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "24230000",
"D_inst" : "14210001",
"E_inst" : "14210001",
"M_inst" : "20230000",
"W_inst" : "0",
"py" : "good"
}
,
{
"clk" : "0",
"pc" : "8",
"inst" : "14210001",
"dataout" : "126",
"result" : "1",
"d" : "0",
"zero" : "0",
"wreg" : "1",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "1",
"rs2" : "1",
"rd" : "1",
"rna" : "1",
"rnb" : "1",
"wn" : "0",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "1",
"sst" : "0",
"shift" : "0",
"aluimm" : "1",
"sext" : "1",
"wmem" : "0",
"wzero" : "1",
"adepend" : "3",
"bdepend" : "1",
"sdepend" : "0",
"loaddepend" : "0",
"aluc" : "2",
"imme" : "0",
"inst_out" : "24230000",
"eximme" : "1",
"n_pc" : "12",
"ex_sa" : "1",
"clk_cnt" : "0",
"ewreg" : "0",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "1",
"ewmem" : "0",
"ewzero" : "0",
"eadepend" : "2",
"ebdepend" : "1",
"esdepend" : "0",
"ealuc" : "2",
"erd" : "1",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "1",
"mwreg" : "1",
"mm2reg" : "1",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "1",
"mresult" : "0",
"mqb" : "0",
"wwreg" : "1",
"wm2reg" : "0",
"wrd" : "0",
"wresult" : "0",
"wdataout" : "126",
"pre_d" : "0",
"m_data" : "0",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "0",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "24230000",
"D_inst" : "14210001",
"E_inst" : "14210001",
"M_inst" : "20230000",
"W_inst" : "0",
"py" : "good"
}
,
{
"clk" : "1",
"pc" : "12",
"inst" : "24230000",
"dataout" : "126",
"result" : "127",
"d" : "126",
"zero" : "0",
"wreg" : "0",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "3",
"rs2" : "0",
"rd" : "1",
"rna" : "3",
"rnb" : "1",
"wn" : "1",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "126",
"b" : "1",
"sst" : "1",
"shift" : "0",
"aluimm" : "1",
"sext" : "0",
"wmem" : "1",
"wzero" : "0",
"adepend" : "0",
"bdepend" : "1",
"sdepend" : "2",
"loaddepend" : "0",
"aluc" : "4",
"imme" : "0",
"inst_out" : "ffffffff",
"eximme" : "0",
"n_pc" : "16",
"ex_sa" : "3",
"clk_cnt" : "0",
"ewreg" : "1",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "1",
"ewmem" : "0",
"ewzero" : "1",
"eadepend" : "3",
"ebdepend" : "1",
"esdepend" : "0",
"ealuc" : "2",
"erd" : "1",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "1",
"mwreg" : "0",
"mm2reg" : "0",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "1",
"mresult" : "1",
"mqb" : "0",
"wwreg" : "1",
"wm2reg" : "1",
"wrd" : "1",
"wresult" : "0",
"wdataout" : "126",
"pre_d" : "0",
"m_data" : "0",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "0",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "ffffffff",
"D_inst" : "24230000",
"E_inst" : "14210001",
"M_inst" : "14210001",
"W_inst" : "20230000",
"py" : "good"
}
,
{
"clk" : "0",
"pc" : "12",
"inst" : "24230000",
"dataout" : "126",
"result" : "127",
"d" : "126",
"zero" : "0",
"wreg" : "0",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "3",
"rs2" : "0",
"rd" : "1",
"rna" : "3",
"rnb" : "1",
"wn" : "1",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "126",
"b" : "1",
"sst" : "1",
"shift" : "0",
"aluimm" : "1",
"sext" : "0",
"wmem" : "1",
"wzero" : "0",
"adepend" : "0",
"bdepend" : "1",
"sdepend" : "2",
"loaddepend" : "0",
"aluc" : "4",
"imme" : "0",
"inst_out" : "ffffffff",
"eximme" : "0",
"n_pc" : "16",
"ex_sa" : "3",
"clk_cnt" : "0",
"ewreg" : "1",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "1",
"ewmem" : "0",
"ewzero" : "1",
"eadepend" : "3",
"ebdepend" : "1",
"esdepend" : "0",
"ealuc" : "2",
"erd" : "1",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "1",
"mwreg" : "0",
"mm2reg" : "0",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "1",
"mresult" : "1",
"mqb" : "0",
"wwreg" : "1",
"wm2reg" : "1",
"wrd" : "1",
"wresult" : "0",
"wdataout" : "126",
"pre_d" : "0",
"m_data" : "0",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "126",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "ffffffff",
"D_inst" : "24230000",
"E_inst" : "14210001",
"M_inst" : "14210001",
"W_inst" : "20230000",
"py" : "good"
}
,
{
"clk" : "1",
"pc" : "16",
"inst" : "ffffffff",
"dataout" : "0",
"result" : "0",
"d" : "1",
"zero" : "0",
"wreg" : "0",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "31",
"rs2" : "31",
"rd" : "31",
"rna" : "31",
"rnb" : "31",
"wn" : "1",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "0",
"sst" : "0",
"shift" : "0",
"aluimm" : "0",
"sext" : "0",
"wmem" : "0",
"wzero" : "0",
"adepend" : "0",
"bdepend" : "1",
"sdepend" : "0",
"loaddepend" : "0",
"aluc" : "0",
"imme" : "0",
"inst_out" : "ffffffff",
"eximme" : "65535",
"n_pc" : "20",
"ex_sa" : "31",
"clk_cnt" : "0",
"ewreg" : "0",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "1",
"ewmem" : "1",
"ewzero" : "0",
"eadepend" : "0",
"ebdepend" : "1",
"esdepend" : "2",
"ealuc" : "4",
"erd" : "1",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "0",
"mwreg" : "1",
"mm2reg" : "0",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "1",
"mresult" : "127",
"mqb" : "0",
"wwreg" : "0",
"wm2reg" : "0",
"wrd" : "1",
"wresult" : "1",
"wdataout" : "126",
"pre_d" : "126",
"m_data" : "0",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "126",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "ffffffff",
"D_inst" : "ffffffff",
"E_inst" : "24230000",
"M_inst" : "14210001",
"W_inst" : "14210001",
"py" : "good"
}
,
{
"clk" : "0",
"pc" : "16",
"inst" : "ffffffff",
"dataout" : "0",
"result" : "0",
"d" : "1",
"zero" : "0",
"wreg" : "0",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "31",
"rs2" : "31",
"rd" : "31",
"rna" : "31",
"rnb" : "31",
"wn" : "1",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "0",
"sst" : "0",
"shift" : "0",
"aluimm" : "0",
"sext" : "0",
"wmem" : "0",
"wzero" : "0",
"adepend" : "0",
"bdepend" : "1",
"sdepend" : "0",
"loaddepend" : "0",
"aluc" : "0",
"imme" : "0",
"inst_out" : "ffffffff",
"eximme" : "65535",
"n_pc" : "20",
"ex_sa" : "31",
"clk_cnt" : "0",
"ewreg" : "0",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "1",
"ewmem" : "1",
"ewzero" : "0",
"eadepend" : "0",
"ebdepend" : "1",
"esdepend" : "2",
"ealuc" : "4",
"erd" : "1",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "0",
"mwreg" : "1",
"mm2reg" : "0",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "1",
"mresult" : "127",
"mqb" : "0",
"wwreg" : "0",
"wm2reg" : "0",
"wrd" : "1",
"wresult" : "1",
"wdataout" : "126",
"pre_d" : "126",
"m_data" : "0",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "126",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "ffffffff",
"D_inst" : "ffffffff",
"E_inst" : "24230000",
"M_inst" : "14210001",
"W_inst" : "14210001",
"py" : "good"
}
,
{
"clk" : "1",
"pc" : "20",
"inst" : "ffffffff",
"dataout" : "126",
"result" : "0",
"d" : "127",
"zero" : "0",
"wreg" : "0",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "31",
"rs2" : "31",
"rd" : "31",
"rna" : "31",
"rnb" : "31",
"wn" : "1",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "65535",
"sst" : "0",
"shift" : "0",
"aluimm" : "0",
"sext" : "0",
"wmem" : "0",
"wzero" : "0",
"adepend" : "0",
"bdepend" : "1",
"sdepend" : "0",
"loaddepend" : "0",
"aluc" : "0",
"imme" : "0",
"inst_out" : "ffffffff",
"eximme" : "65535",
"n_pc" : "24",
"ex_sa" : "31",
"clk_cnt" : "0",
"ewreg" : "0",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "0",
"ewmem" : "0",
"ewzero" : "0",
"eadepend" : "0",
"ebdepend" : "1",
"esdepend" : "0",
"ealuc" : "0",
"erd" : "31",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "65535",
"mwreg" : "0",
"mm2reg" : "0",
"mwmem" : "1",
"msdepend" : "2",
"mrd" : "1",
"mresult" : "0",
"mqb" : "0",
"wwreg" : "1",
"wm2reg" : "0",
"wrd" : "1",
"wresult" : "127",
"wdataout" : "0",
"pre_d" : "1",
"m_data" : "127",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "126",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "ffffffff",
"D_inst" : "ffffffff",
"E_inst" : "ffffffff",
"M_inst" : "24230000",
"W_inst" : "14210001",
"py" : "good"
}
,
{
"clk" : "0",
"pc" : "20",
"inst" : "ffffffff",
"dataout" : "126",
"result" : "0",
"d" : "127",
"zero" : "0",
"wreg" : "0",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "31",
"rs2" : "31",
"rd" : "31",
"rna" : "31",
"rnb" : "31",
"wn" : "1",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "65535",
"sst" : "0",
"shift" : "0",
"aluimm" : "0",
"sext" : "0",
"wmem" : "0",
"wzero" : "0",
"adepend" : "0",
"bdepend" : "1",
"sdepend" : "0",
"loaddepend" : "0",
"aluc" : "0",
"imme" : "0",
"inst_out" : "ffffffff",
"eximme" : "65535",
"n_pc" : "24",
"ex_sa" : "31",
"clk_cnt" : "0",
"ewreg" : "0",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "0",
"ewmem" : "0",
"ewzero" : "0",
"eadepend" : "0",
"ebdepend" : "1",
"esdepend" : "0",
"ealuc" : "0",
"erd" : "31",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "65535",
"mwreg" : "0",
"mm2reg" : "0",
"mwmem" : "1",
"msdepend" : "2",
"mrd" : "1",
"mresult" : "0",
"mqb" : "0",
"wwreg" : "1",
"wm2reg" : "0",
"wrd" : "1",
"wresult" : "127",
"wdataout" : "0",
"pre_d" : "1",
"m_data" : "127",
"ram_00" : "126",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "127",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "ffffffff",
"D_inst" : "ffffffff",
"E_inst" : "ffffffff",
"M_inst" : "24230000",
"W_inst" : "14210001",
"py" : "good"
}
,
{
"clk" : "1",
"pc" : "24",
"inst" : "ffffffff",
"dataout" : "127",
"result" : "0",
"d" : "0",
"zero" : "0",
"wreg" : "0",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "31",
"rs2" : "31",
"rd" : "31",
"rna" : "31",
"rnb" : "31",
"wn" : "1",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "65535",
"sst" : "0",
"shift" : "0",
"aluimm" : "0",
"sext" : "0",
"wmem" : "0",
"wzero" : "0",
"adepend" : "0",
"bdepend" : "1",
"sdepend" : "0",
"loaddepend" : "0",
"aluc" : "0",
"imme" : "0",
"inst_out" : "ffffffff",
"eximme" : "65535",
"n_pc" : "28",
"ex_sa" : "31",
"clk_cnt" : "0",
"ewreg" : "0",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "0",
"ewmem" : "0",
"ewzero" : "0",
"eadepend" : "0",
"ebdepend" : "1",
"esdepend" : "0",
"ealuc" : "0",
"erd" : "31",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "65535",
"mwreg" : "0",
"mm2reg" : "0",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "31",
"mresult" : "0",
"mqb" : "0",
"wwreg" : "0",
"wm2reg" : "0",
"wrd" : "1",
"wresult" : "0",
"wdataout" : "126",
"pre_d" : "127",
"m_data" : "0",
"ram_00" : "127",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "127",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "ffffffff",
"D_inst" : "ffffffff",
"E_inst" : "ffffffff",
"M_inst" : "ffffffff",
"W_inst" : "24230000",
"py" : "good"
}
,
{
"clk" : "0",
"pc" : "24",
"inst" : "ffffffff",
"dataout" : "127",
"result" : "0",
"d" : "0",
"zero" : "0",
"wreg" : "0",
"m2reg" : "0",
"pcsource" : "0",
"rs1" : "31",
"rs2" : "31",
"rd" : "31",
"rna" : "31",
"rnb" : "31",
"wn" : "1",
"sa" : "0",
"qa" : "0",
"qb" : "0",
"a" : "0",
"b" : "65535",
"sst" : "0",
"shift" : "0",
"aluimm" : "0",
"sext" : "0",
"wmem" : "0",
"wzero" : "0",
"adepend" : "0",
"bdepend" : "1",
"sdepend" : "0",
"loaddepend" : "0",
"aluc" : "0",
"imme" : "0",
"inst_out" : "ffffffff",
"eximme" : "65535",
"n_pc" : "28",
"ex_sa" : "31",
"clk_cnt" : "0",
"ewreg" : "0",
"em2reg" : "0",
"eshift" : "0",
"ealuimm" : "0",
"ewmem" : "0",
"ewzero" : "0",
"eadepend" : "0",
"ebdepend" : "1",
"esdepend" : "0",
"ealuc" : "0",
"erd" : "31",
"esa" : "0",
"eqa" : "0",
"eqb" : "0",
"eeximme" : "65535",
"mwreg" : "0",
"mm2reg" : "0",
"mwmem" : "0",
"msdepend" : "0",
"mrd" : "31",
"mresult" : "0",
"mqb" : "0",
"wwreg" : "0",
"wm2reg" : "0",
"wrd" : "1",
"wresult" : "0",
"wdataout" : "126",
"pre_d" : "127",
"m_data" : "0",
"ram_00" : "127",
"ram_01" : "0",
"ram_02" : "0",
"ram_03" : "0",
"ram_04" : "0",
"ram_05" : "0",
"ram_06" : "0",
"ram_07" : "0",
"ram_08" : "0",
"ram_09" : "0",
"reg_00" : "0",
"reg_01" : "127",
"reg_02" : "0",
"reg_03" : "0",
"reg_04" : "0",
"reg_05" : "0",
"reg_06" : "0",
"reg_07" : "0",
"reg_08" : "0",
"reg_09" : "0",
"F_inst" : "ffffffff",
"D_inst" : "ffffffff",
"E_inst" : "ffffffff",
"M_inst" : "ffffffff",
"W_inst" : "24230000",
"py" : "good"
}
]