<!doctype html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="generator" content="Docusaurus v2.0.0-alpha.61">
<link rel="search" type="application/opensearchdescription+xml" title="WIZnet Document System" href="/opensearch.xml"><title data-react-helmet="true">Clock Reset Generator(CRG) | WIZnet Document System</title><meta data-react-helmet="true" name="twitter:card" content="summary_large_image"><meta data-react-helmet="true" property="og:title" content="Clock Reset Generator(CRG) | WIZnet Document System"><meta data-react-helmet="true" name="description" content="Introduction"><meta data-react-helmet="true" property="og:description" content="Introduction"><meta data-react-helmet="true" property="og:url" content="https://doc.wiznet.io/docs/Product/iMCU/W7500/Peripherals-internal/crg"><link data-react-helmet="true" rel="shortcut icon" href="/img/wizfavicon.ico"><link data-react-helmet="true" rel="preconnect" href="https://BH4D9OD16A-dsn.algolia.net" crossorigin="true"><link data-react-helmet="true" rel="canonical" href="https://doc.wiznet.io/docs/Product/iMCU/W7500/Peripherals-internal/crg"><link rel="stylesheet" href="/styles.7906f913.css">
<link rel="preload" href="/styles.4e0a1a27.js" as="script">
<link rel="preload" href="/runtime~main.b9c9ab4e.js" as="script">
<link rel="preload" href="/main.47f4e2e1.js" as="script">
<link rel="preload" href="/1.b2e2278b.js" as="script">
<link rel="preload" href="/2.7fd962a2.js" as="script">
<link rel="preload" href="/4716c923.6208fc6d.js" as="script">
<link rel="preload" href="/454.45bb68ed.js" as="script">
<link rel="preload" href="/20ac7829.4a5dfdcd.js" as="script">
<link rel="preload" href="/17896441.fcb68c2a.js" as="script">
<link rel="preload" href="/4c8b31b4.8be36fdf.js" as="script">
</head>
<body>
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<nav class="navbar navbar--light navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><div aria-label="Navigation bar toggle" class="navbar__toggle" role="button" tabindex="0"><svg xmlns="http://www.w3.org/2000/svg" width="30" height="30" viewBox="0 0 30 30" role="img" focusable="false"><title>Menu</title><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></div><a class="navbar__brand" href="/"><img class="navbar__logo" src="/img/wiznet_logo_110x37.png" alt="My Site Logo"><strong class="navbar__title"></strong></a><a class="navbar__item navbar__link" href="/docs/introduction">Documentation</a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/Wiznet/document_framework" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub</a><div class="react-toggle react-toggle--disabled displayOnlyInLargeViewport_2aTZ"><div class="react-toggle-track"><div class="react-toggle-track-check"><span class="toggle_BsTx">ðŸŒœ</span></div><div class="react-toggle-track-x"><span class="toggle_BsTx">ðŸŒž</span></div></div><div class="react-toggle-thumb"></div><input type="checkbox" disabled="" aria-label="Dark mode toggle" class="react-toggle-screenreader-only"></div><button type="button" class="DocSearch DocSearch-Button" aria-label="Search"><svg width="20" height="20" class="DocSearch-Search-Icon" viewBox="0 0 20 20"><path d="M14.386 14.386l4.0877 4.0877-4.0877-4.0877c-2.9418 2.9419-7.7115 2.9419-10.6533 0-2.9419-2.9418-2.9419-7.7115 0-10.6533 2.9418-2.9419 7.7115-2.9419 10.6533 0 2.9419 2.9418 2.9419 7.7115 0 10.6533z" stroke="currentColor" fill="none" fill-rule="evenodd" stroke-linecap="round" stroke-linejoin="round"></path></svg><span class="DocSearch-Button-Placeholder">Search</span><span class="DocSearch-Button-Key">âŒ˜</span><span class="DocSearch-Button-Key">K</span></button></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div><div class="navbar-sidebar"><div class="navbar-sidebar__brand"><a class="navbar__brand" href="/"><img class="navbar__logo" src="/img/wiznet_logo_110x37.png" alt="My Site Logo"><strong class="navbar__title"></strong></a></div><div class="navbar-sidebar__items"><div class="menu"><ul class="menu__list"><li class="menu__list-item"><a class="menu__link" href="/docs/introduction">Documentation</a></li><li class="menu__list-item"><a href="https://github.com/Wiznet/document_framework" target="_blank" rel="noopener noreferrer" class="menu__link">GitHub</a></li></ul></div></div></div></nav><div class="main-wrapper"><div class="docPage_2gpo"><main class="docMainContainer_3EyW"><div class="container padding-vert--lg docItemWrapper_1EkI"><div class="row"><div class="col docItemCol_2ASc"><div class="docItemContainer_3QWW"><article><header><h1 class="docTitle_1Lrw">Clock Reset Generator(CRG)</h1></header><div class="markdown"><h2><a aria-hidden="true" tabindex="-1" class="anchor enhancedAnchor_2cZh" id="introduction"></a>Introduction<a aria-hidden="true" tabindex="-1" class="hash-link" href="#introduction" title="Direct link to heading">#</a></h2><p>CRG is clock reset generator block for W7500 System. It provides every clock/reset for all other block include CPU and peripherals. CRG includes PLL and POR.</p><h2><a aria-hidden="true" tabindex="-1" class="anchor enhancedAnchor_2cZh" id="features"></a>Features<a aria-hidden="true" tabindex="-1" class="hash-link" href="#features" title="Direct link to heading">#</a></h2><h3><a aria-hidden="true" tabindex="-1" class="anchor enhancedAnchor_2cZh" id="reset"></a>Reset<a aria-hidden="true" tabindex="-1" class="hash-link" href="#reset" title="Direct link to heading">#</a></h3><ul><li>Three type of reset â€“ external reset, Power reset, system reset</li><li>External reset is generated by low level on the RSTn pin (external reset)</li><li>Power reset is generated by Power-on reset (POR)</li><li>Power on reset is generated by POR</li><li>System reset is generated when one of the following events occurs</li></ul><ul><li>Watchdog event</li><li>After remapping</li><li>Software reset (SYSRESETREQ bis in Cortex-M0. Refer to the Cortex-M0 technical reference manual for more detail)</li></ul><ul><li>Power reset sets all registers to their reset values</li><li>System reset sets all registers to their reset values except the CRG block registers and remap register to protect remap value</li></ul><h3><a aria-hidden="true" tabindex="-1" class="anchor enhancedAnchor_2cZh" id="clock"></a>Clock<a aria-hidden="true" tabindex="-1" class="hash-link" href="#clock" title="Direct link to heading">#</a></h3><p>Two clock sources can be used to drive the system clock.</p><ul><li>External oscillator clock (8MHz ~ 24MHz) (OCLK)</li><li>Internal 8MHz RC oscillator clock (RCLK)</li></ul><p>One additional clock source</p><ul><li>32.768KHz low speed external crystal which derives the real time clock.</li></ul><p>There is a PLL
One PLL is integrated</p><ul><li>Input clock range is from 8MHz to 24MHz</li><li>Frequency can be generated by M/N/OD registers. (refer register description)</li><li>Bypass option enabled</li></ul><p>There are many generated clocks for independent operating with system clock</p><ul><li>System clock (FCLK) </li><li><div class="mdxCodeBlock_1XEh"><div class="codeBlockContent_1u-d"><button type="button" aria-label="Copy code to clipboard" class="copyButton_10dd">Copy</button><div tabindex="0" class="prism-code language-undefined codeBlock_3iAC"><div class="codeBlockLines_b7E3" style="color:#bfc7d5;background-color:#292d3e"><div class="token-line" style="color:#bfc7d5"><span class="token plain">  ADC clock (ADCCLK)</span></div></div></div></div></div></li><li><div class="mdxCodeBlock_1XEh"><div class="codeBlockContent_1u-d"><button type="button" aria-label="Copy code to clipboard" class="copyButton_10dd">Copy</button><div tabindex="0" class="prism-code language-undefined codeBlock_3iAC"><div class="codeBlockLines_b7E3" style="color:#bfc7d5;background-color:#292d3e"><div class="token-line" style="color:#bfc7d5"><span class="token plain">  SSP0, SSP1 clock (SSPCLK)</span></div></div></div></div></div></li><li><div class="mdxCodeBlock_1XEh"><div class="codeBlockContent_1u-d"><button type="button" aria-label="Copy code to clipboard" class="copyButton_10dd">Copy</button><div tabindex="0" class="prism-code language-undefined codeBlock_3iAC"><div class="codeBlockLines_b7E3" style="color:#bfc7d5;background-color:#292d3e"><div class="token-line" style="color:#bfc7d5"><span class="token plain">  UART0, UART1 clock (UARTCLK)</span></div></div></div></div></div></li><li>Two Timer clocks (TIMCLK0, TIMCLK1)</li><li>8ea PWM clocks (PWMCLK0 - PWMCLK7)</li><li><div class="mdxCodeBlock_1XEh"><div class="codeBlockContent_1u-d"><button type="button" aria-label="Copy code to clipboard" class="copyButton_10dd">Copy</button><div tabindex="0" class="prism-code language-undefined codeBlock_3iAC"><div class="codeBlockLines_b7E3" style="color:#bfc7d5;background-color:#292d3e"><div class="token-line" style="color:#bfc7d5"><span class="token plain">  Real time clock (RTCCLK)</span></div></div></div></div></div></li><li>WDOG clock (WDOGCLK)</li><li>Random number generator clock (RNGCLK)</li></ul><p>RNGCLK have only one source (pll output) and no prescaler
Some of the generated clocks turn off automatically when CPU enters sleep mode.</p><ul><li>ADCCLK, RNGCLK</li></ul><p>Generate two Hardware TCPIP Clocks (MII_RXC, MII_TXC) are from external PADs.<br>
Hardware TCPIP Clocks can be gated by register control.<br>
All clocks generated from CRG can be monitored.</p><h2><a aria-hidden="true" tabindex="-1" class="anchor enhancedAnchor_2cZh" id="functional-description"></a>Functional description<a aria-hidden="true" tabindex="-1" class="hash-link" href="#functional-description" title="Direct link to heading">#</a></h2><p><img src="/img/products/w7500p/peripheral/crg_block_diagram.png" title="CRG block diagram"></p><h3><a aria-hidden="true" tabindex="-1" class="anchor enhancedAnchor_2cZh" id="external-oscillator-clock"></a>External Oscillator Clock<a aria-hidden="true" tabindex="-1" class="hash-link" href="#external-oscillator-clock" title="Direct link to heading">#</a></h3><p>External oscillator clock (OCLK) can be generated from two possible clock source</p><ul><li>External crystal/ceramic resonator (8 to 24MHz external oscillator)</li><li>User external clock </li></ul><p><img src="/img/products/w7500p/peripheral/table1.jpg" title="Table1. External oscillator clock sources"></p><h3><a aria-hidden="true" tabindex="-1" class="anchor enhancedAnchor_2cZh" id="rc-oscillator-clock"></a>RC oscillator clock<a aria-hidden="true" tabindex="-1" class="hash-link" href="#rc-oscillator-clock" title="Direct link to heading">#</a></h3><p>RC oscillator clock (RCLK) signal is generated from an internal 8MHz RC oscillator.<br>
RC oscillator has the advantage of providing a clock source at low cost (no external components).<br>
However accuracy of RC oscillator is less than external crystal or ceramic resonator.</p><ul><li>Accuracy : 1% at <a href="http://www.codecogs.com/eqnedit.php?latex=T_A" target="_blank" rel="noopener noreferrer"><img src="http://latex.codecogs.com/gif.latex?T_A" title="T_A"></a>= 25â„ƒ (User donâ€™t need to calibration)</li></ul><h3><a aria-hidden="true" tabindex="-1" class="anchor enhancedAnchor_2cZh" id="pll"></a>PLL<a aria-hidden="true" tabindex="-1" class="hash-link" href="#pll" title="Direct link to heading">#</a></h3><p>The internal PLL can be used to multiply the External Oscillator Clock (OCLK) or RC Oscillator Clock (RCLK). PLL input can be selected by register.
PLL output clock can be generated by following the equations below.</p><p><img src="/img/products/w7500p/peripheral/pll_formula.jpg" title="PLL formula.jpg"></p><h3><a aria-hidden="true" tabindex="-1" class="anchor enhancedAnchor_2cZh" id="generated-clock"></a>Generated clock<a aria-hidden="true" tabindex="-1" class="hash-link" href="#generated-clock" title="Direct link to heading">#</a></h3><p>Each generated clock source can be selected among 3 clock source as independent by each clock source select register</p><ul><li>PLL output clock (MCLK)</li><li>Internal 8MHz RC oscillator clock (RCLK)</li><li>External oscillator clock (8MHz ~ 24MHz) (OCLK)</li></ul><p>Each generated clock has own prescaler which can be select individually by each prescale value register</p><ul><li>FCLK, ADCCLK, SSPCLK, UARTCLK : 1/1, 1/2, 1/4, 1/8</li><li>TIMCLK0, TIMCLK1, PWMCLK0 â€“ PWMCLK7, WDOGCLK : 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128</li></ul></div></article><div class="margin-vert--xl"><div class="row"><div class="col"><a href="https://github.com/Wiznet/document_framework/tree/master/docs/Product/iMCU/W7500/Peripherals-internal/crg.md" target="_blank" rel="noreferrer noopener"><svg fill="currentColor" height="1.2em" width="1.2em" preserveAspectRatio="xMidYMid meet" viewBox="0 0 40 40" style="margin-right:0.3em;vertical-align:sub"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div></div></div><div class="margin-vert--lg"><nav class="pagination-nav" aria-label="Blog list page navigation"><div class="pagination-nav__item"></div><div class="pagination-nav__item pagination-nav__item--next"></div></nav></div></div></div><div class="col col--3"><div class="tableOfContents_3klQ"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#introduction" class="table-of-contents__link">Introduction</a></li><li><a href="#features" class="table-of-contents__link">Features</a><ul><li><a href="#reset" class="table-of-contents__link">Reset</a></li><li><a href="#clock" class="table-of-contents__link">Clock</a></li></ul></li><li><a href="#functional-description" class="table-of-contents__link">Functional description</a><ul><li><a href="#external-oscillator-clock" class="table-of-contents__link">External Oscillator Clock</a></li><li><a href="#rc-oscillator-clock" class="table-of-contents__link">RC oscillator clock</a></li><li><a href="#pll" class="table-of-contents__link">PLL</a></li><li><a href="#generated-clock" class="table-of-contents__link">Generated clock</a></li></ul></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container"><div class="row footer__links"><div class="col footer__col"><h4 class="footer__title">Docs</h4><ul class="footer__items"><li class="footer__item"><a class="footer__link-item" href="/docs/introduction">Introduction</a></li></ul></div><div class="col footer__col"><h4 class="footer__title">Community</h4><ul class="footer__items"><li class="footer__item"><a href="https://forum.wiznet.io" target="_blank" rel="noopener noreferrer" class="footer__link-item">WIZnet Forum</a></li><li class="footer__item"><a href="http://maker.wiznet.io/" target="_blank" rel="noopener noreferrer" class="footer__link-item">WIZnet Maker</a></li></ul></div><div class="col footer__col"><h4 class="footer__title">Social</h4><ul class="footer__items"><li class="footer__item"><a href="https://github.com/Wiznet/document_framework" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub</a></li></ul></div></div><div class="text--center"><div>Copyright Â© 2020 WIZnet Co., Ltd. Built with Docusaurus.</div></div></div></footer></div>
<script src="/styles.4e0a1a27.js"></script>
<script src="/runtime~main.b9c9ab4e.js"></script>
<script src="/main.47f4e2e1.js"></script>
<script src="/1.b2e2278b.js"></script>
<script src="/2.7fd962a2.js"></script>
<script src="/4716c923.6208fc6d.js"></script>
<script src="/454.45bb68ed.js"></script>
<script src="/20ac7829.4a5dfdcd.js"></script>
<script src="/17896441.fcb68c2a.js"></script>
<script src="/4c8b31b4.8be36fdf.js"></script>
</body>
</html>