# do cpu_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# Copying /home/dylanggf/intelFPGA_lite/22.1std/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {/home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:28 on Oct 21,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver /home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 16:42:28 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {/home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:29 on Oct 21,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver /home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 16:42:29 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {/home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:29 on Oct 21,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver /home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 16:42:29 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {/home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:29 on Oct 21,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver /home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 16:42:30 on Oct 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {/home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:30 on Oct 21,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver /home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 16:42:31 on Oct 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_ver".
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_ver {/home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:31 on Oct 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver /home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 16:42:32 on Oct 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_ver {/home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:32 on Oct 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver /home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 16:42:34 on Oct 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_ver {/home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:34 on Oct 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver /home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.v 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 16:42:34 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_hssi_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_hssi_ver".
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_hssi_ver {/home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:34 on Oct 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver /home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 16:42:35 on Oct 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_hssi_ver {/home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:35 on Oct 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver /home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 16:42:36 on Oct 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_pcie_hip_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_pcie_hip_ver".
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {/home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:36 on Oct 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver /home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {/home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:38 on Oct 21,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver /home/dylanggf/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:38 on Oct 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v 
# -- Compiling module instrROM
# 
# Top level modules:
# 	instrROM
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:38 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:38 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Data_Memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:38 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Data_Memory.sv 
# -- Compiling module Data_Memory
# 
# Top level modules:
# 	Data_Memory
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:38 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv 
# -- Compiling module Decode_Cycle
# 
# Top level modules:
# 	Decode_Cycle
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:38 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv 
# -- Compiling module Execute_Cycle
# 
# Top level modules:
# 	Execute_Cycle
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:38 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv 
# -- Compiling module Fetch_Cycle
# 
# Top level modules:
# 	Fetch_Cycle
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Hazard_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:38 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Hazard_Unit.sv 
# -- Compiling module Hazard_Unit
# 
# Top level modules:
# 	Hazard_Unit
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:38 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv 
# -- Compiling module Instruction_Memory
# 
# Top level modules:
# 	Instruction_Memory
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Memory_Cycle.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:38 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Memory_Cycle.sv 
# -- Compiling module Memory_Cycle
# 
# Top level modules:
# 	Memory_Cycle
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:38 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv 
# -- Compiling module Mux
# 
# Top level modules:
# 	Mux
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux_3_by_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:38 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux_3_by_1.sv 
# -- Compiling module Mux_3_by_1
# 
# Top level modules:
# 	Mux_3_by_1
# End time: 16:42:38 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:39 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Module.sv 
# -- Compiling module PC_Module
# 
# Top level modules:
# 	PC_Module
# End time: 16:42:39 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:39 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Adder.sv 
# -- Compiling module PC_Adder
# 
# Top level modules:
# 	PC_Adder
# End time: 16:42:39 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:39 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv 
# -- Compiling module Register_File
# 
# Top level modules:
# 	Register_File
# End time: 16:42:39 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Sign_Extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:39 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Sign_Extend.sv 
# -- Compiling module Sign_Extend
# 
# Top level modules:
# 	Sign_Extend
# End time: 16:42:39 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Writeback_Cycle.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:39 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Writeback_Cycle.sv 
# -- Compiling module Writeback_Cycle
# 
# Top level modules:
# 	Writeback_Cycle
# End time: 16:42:39 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:39 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 16:42:39 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU {/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:39 on Oct 21,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU" /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb2.sv 
# -- Compiling module cpu_tb2
# 
# Top level modules:
# 	cpu_tb2
# End time: 16:42:39 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cpu_tb2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cpu_tb2 
# Start time: 16:42:39 on Oct 21,2024
# Loading sv_std.std
# Loading work.cpu_tb2
# Loading work.Fetch_Cycle
# Loading work.Mux
# Loading work.PC_Module
# Loading work.Instruction_Memory
# Loading work.instrROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC_Adder
# Loading work.Decode_Cycle
# Loading work.Control_Unit
# Loading work.Register_File
# Loading work.Sign_Extend
# Loading work.Execute_Cycle
# Loading work.Mux_3_by_1
# Loading work.ALU
# Loading work.Memory_Cycle
# Loading work.Data_Memory
# Loading work.Writeback_Cycle
# Loading work.Hazard_Unit
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'A1'. The port definition is at: /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb2/decode/rf File: /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'A2'. The port definition is at: /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb2/decode/rf File: /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (14) for port 'In'. The port definition is at: /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Sign_Extend.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb2/decode/extension File: /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv Line: 79
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# Time: 5000
# Fetch Stage:
#   InstrD: 00000000000000000000000000000000
#   PCD: 0
#   PCPlus4D: 0
# Decode Stage:
#   RegWriteE: 0
#   ALUSrcE: 0
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: 00000000000000000000000000000000
#   RD2_E: 00000000000000000000000000000000
#   Imm_Ext_E: 00000000000000000000000000000000
#   RS1_E: 00000
#   RS2_E: 00000
#   RD_E: 00000
#   PCE: 0
#   PCPlus4E: 0
#   ShiftAmountE: 00000
#   CondE: 00
#   TypeE: 00
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 0
#   ALUFlagsE: 0000
#   ForwardAE: 00
#   ForwardBE: 00
# Memory Stage:
#   RegWriteM: 0
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00000
#   PCPlus4M: 0
#   WriteDataM: 00000000000000000000000000000000
#   ALU_ResultM: 00000000000000000000000000000000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 0
#   ResultSrcW: 0
#   RDW: 00000
#   PCPlus4W: 0
#   ALU_ResultW: 00000000000000000000000000000000
#   ReadDataW: 00000000000000000000000000000000
#   ResultW: 00000000000000000000000000000000
# --------------------------------------------------------------------------------------
# 
# Time: 15000
# Fetch Stage:
#   InstrD: 00000000000000000000000000000000
#   PCD: 0
#   PCPlus4D: 0
# Decode Stage:
#   RegWriteE: 0
#   ALUSrcE: 0
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: 00000000000000000000000000000000
#   RD2_E: 00000000000000000000000000000000
#   Imm_Ext_E: 00000000000000000000000000000000
#   RS1_E: 00000
#   RS2_E: 00000
#   RD_E: 00000
#   PCE: 0
#   PCPlus4E: 0
#   ShiftAmountE: 00000
#   CondE: 00
#   TypeE: 00
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 0
#   ALUFlagsE: 0000
#   ForwardAE: 00
#   ForwardBE: 00
# Memory Stage:
#   RegWriteM: 0
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00000
#   PCPlus4M: 0
#   WriteDataM: 00000000000000000000000000000000
#   ALU_ResultM: 00000000000000000000000000000000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 0
#   ResultSrcW: 0
#   RDW: 00000
#   PCPlus4W: 0
#   ALU_ResultW: 00000000000000000000000000000000
#   ReadDataW: 00000000000000000000000000000000
#   ResultW: 00000000000000000000000000000000
# --------------------------------------------------------------------------------------
# 
# Time: 25000
# Fetch Stage:
#   InstrD: 00000000000000000000000000000000
#   PCD: 0
#   PCPlus4D: 4
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 0
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000000000000000
#   RS1_E: 00000
#   RS2_E: 00000
#   RD_E: 00000
#   PCE: 0
#   PCPlus4E: 0
#   ShiftAmountE: 00000
#   CondE: 00
#   TypeE: 00
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 0
#   ALUFlagsE: 0100
#   ForwardAE: 00
#   ForwardBE: 00
# Memory Stage:
#   RegWriteM: 0
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00000
#   PCPlus4M: 0
#   WriteDataM: 00000000000000000000000000000000
#   ALU_ResultM: 00000000000000000000000000000000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 0
#   ResultSrcW: 0
#   RDW: 00000
#   PCPlus4W: 0
#   ALU_ResultW: 00000000000000000000000000000000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000000000000000000
# --------------------------------------------------------------------------------------
# 
# Time: 35000
# Fetch Stage:
#   InstrD: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   PCD: 4
#   PCPlus4D: 8
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 0
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000000000000000
#   RS1_E: 00000
#   RS2_E: 00000
#   RD_E: 00000
#   PCE: 0
#   PCPlus4E: 4
#   ShiftAmountE: 00000
#   CondE: 00
#   TypeE: 00
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 0
#   ALUFlagsE: xxx0
#   ForwardAE: 00
#   ForwardBE: 00
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00000
#   PCPlus4M: 0
#   WriteDataM: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ALU_ResultM: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 0
#   ResultSrcW: 0
#   RDW: 00000
#   PCPlus4W: 0
#   ALU_ResultW: 00000000000000000000000000000000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000000000000000000
# --------------------------------------------------------------------------------------
# 
# Time: 45000
# Fetch Stage:
#   InstrD: 00010110000000000000000000000001
#   PCD: 8
#   PCPlus4D: 12
# Decode Stage:
#   RegWriteE: 0
#   ALUSrcE: 0
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RS1_E: 0xxxx
#   RS2_E: 0xxxx
#   RD_E: 0xxxx
#   PCE: 4
#   PCPlus4E: 8
#   ShiftAmountE: xxxxx
#   CondE: xx
#   TypeE: xx
#   ShiftTypeE: xx
#   IndexedAddrE: x
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: x
#   ALUFlagsE: xxx0
#   ForwardAE: 00
#   ForwardBE: 00
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00000
#   PCPlus4M: 4
#   WriteDataM: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ALU_ResultM: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00000
#   PCPlus4W: 0
#   ALU_ResultW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# --------------------------------------------------------------------------------------
# 
# Time: 55000
# Fetch Stage:
#   InstrD: 00100000000000000100000000000000
#   PCD: 12
#   PCPlus4D: 16
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0011
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000000000000001
#   RS1_E: 00000
#   RS2_E: 00000
#   RD_E: 00000
#   PCE: 8
#   PCPlus4E: 12
#   ShiftAmountE: 00001
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 9
#   ALUFlagsE: x100
#   ForwardAE: 00
#   ForwardBE: 00
# Memory Stage:
#   RegWriteM: 0
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 0xxxx
#   PCPlus4M: 8
#   WriteDataM: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ALU_ResultM: 00000000000000000000000000000000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00000
#   PCPlus4W: 4
#   ALU_ResultW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# --------------------------------------------------------------------------------------
# 
# Time: 65000
# Fetch Stage:
#   InstrD: 00010110001000000000000000000000
#   PCD: 16
#   PCPlus4D: 20
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 1
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000000000000000
#   RS1_E: 00000
#   RS2_E: 00000
#   RD_E: 00000
#   PCE: 12
#   PCPlus4E: 16
#   ShiftAmountE: 00000
#   CondE: 00
#   TypeE: 10
#   ShiftTypeE: 00
#   IndexedAddrE: 1
#   MemReadE: 1
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 12
#   ALUFlagsE: 0000
#   ForwardAE: 00
#   ForwardBE: 00
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00000
#   PCPlus4M: 12
#   WriteDataM: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ALU_ResultM: 00000000000000000000000000000001
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 0
#   ResultSrcW: 0
#   RDW: 0xxxx
#   PCPlus4W: 8
#   ALU_ResultW: 00000000000000000000000000000000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000000000000000000
# --------------------------------------------------------------------------------------
# 
# Time: 75000
# Fetch Stage:
#   InstrD: 00100000001000100100000000000000
#   PCD: 20
#   PCPlus4D: 24
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0011
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000000000000000
#   RS1_E: 00000
#   RS2_E: 00001
#   RD_E: 00001
#   PCE: 16
#   PCPlus4E: 20
#   ShiftAmountE: 00000
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 16
#   ALUFlagsE: xxx0
#   ForwardAE: 00
#   ForwardBE: 00
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 1
#   RD_M: 00000
#   PCPlus4M: 16
#   WriteDataM: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ALU_ResultM: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00000
#   PCPlus4W: 12
#   ALU_ResultW: 00000000000000000000000000000001
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000000000000000001
# --------------------------------------------------------------------------------------
# 
# Time: 85000
# Fetch Stage:
#   InstrD: 00010110010000000000000001100100
#   PCD: 24
#   PCPlus4D: 28
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 1
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000000000000000
#   RS1_E: 00001
#   RS2_E: 00001
#   RD_E: 00001
#   PCE: 20
#   PCPlus4E: 24
#   ShiftAmountE: 00000
#   CondE: 00
#   TypeE: 10
#   ShiftTypeE: 00
#   IndexedAddrE: 1
#   MemReadE: 1
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 20
#   ALUFlagsE: 0000
#   ForwardAE: 10
#   ForwardBE: 10
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00001
#   PCPlus4M: 20
#   WriteDataM: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ALU_ResultM: 00000000000000000000000000000000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 1
#   RDW: 00000
#   PCPlus4W: 16
#   ALU_ResultW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# --------------------------------------------------------------------------------------
# 
# Time: 95000
# Fetch Stage:
#   InstrD: 00010110011000000000000000000000
#   PCD: 28
#   PCPlus4D: 32
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0011
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000000001100100
#   RS1_E: 00000
#   RS2_E: 00010
#   RD_E: 00010
#   PCE: 24
#   PCPlus4E: 28
#   ShiftAmountE: 00100
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 124
#   ALUFlagsE: 0100
#   ForwardAE: 00
#   ForwardBE: 00
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 1
#   RD_M: 00001
#   PCPlus4M: 24
#   WriteDataM: 00000000000000000000000000000000
#   ALU_ResultM: 00000000000000000000000000000000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00001
#   PCPlus4W: 20
#   ALU_ResultW: 00000000000000000000000000000000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000000000000000000
# --------------------------------------------------------------------------------------
# 
# Time: 105000
# Fetch Stage:
#   InstrD: 00010000011001100000111111110000
#   PCD: 32
#   PCPlus4D: 36
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0011
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000000000000000
#   RS1_E: 00000
#   RS2_E: 00011
#   RD_E: 00011
#   PCE: 28
#   PCPlus4E: 32
#   ShiftAmountE: 00000
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 28
#   ALUFlagsE: 0000
#   ForwardAE: 00
#   ForwardBE: 00
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00010
#   PCPlus4M: 28
#   WriteDataM: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ALU_ResultM: 00000000000000000000000001100100
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 1
#   RDW: 00001
#   PCPlus4W: 24
#   ALU_ResultW: 00000000000000000000000000000000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# --------------------------------------------------------------------------------------
# 
# Time: 115000
# Fetch Stage:
#   InstrD: 00010000011001100000111111110000
#   PCD: 36
#   PCPlus4D: 40
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000111111110000
#   RS1_E: 00011
#   RS2_E: 00011
#   RD_E: 00011
#   PCE: 32
#   PCPlus4E: 36
#   ShiftAmountE: 10000
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 4112
#   ALUFlagsE: 0000
#   ForwardAE: 10
#   ForwardBE: 10
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00011
#   PCPlus4M: 32
#   WriteDataM: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ALU_ResultM: 00000000000000000000000000000000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00010
#   PCPlus4W: 28
#   ALU_ResultW: 00000000000000000000000001100100
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000000000001100100
# --------------------------------------------------------------------------------------
# 
# Time: 125000
# Fetch Stage:
#   InstrD: 00010000011001100000111111110000
#   PCD: 40
#   PCPlus4D: 44
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000111111110000
#   RS1_E: 00011
#   RS2_E: 00011
#   RD_E: 00011
#   PCE: 36
#   PCPlus4E: 40
#   ShiftAmountE: 10000
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 4116
#   ALUFlagsE: 1000
#   ForwardAE: 10
#   ForwardBE: 10
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00011
#   PCPlus4M: 36
#   WriteDataM: 00000000000000000000000000000000
#   ALU_ResultM: 00000000000000000000111111110000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00011
#   PCPlus4W: 32
#   ALU_ResultW: 00000000000000000000000000000000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000000000000000000
# --------------------------------------------------------------------------------------
# 
# Time: 135000
# Fetch Stage:
#   InstrD: 00010000011001100000111111110000
#   PCD: 44
#   PCPlus4D: 48
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000111111110000
#   RS1_E: 00011
#   RS2_E: 00011
#   RD_E: 00011
#   PCE: 40
#   PCPlus4E: 44
#   ShiftAmountE: 10000
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 4120
#   ALUFlagsE: 1000
#   ForwardAE: 10
#   ForwardBE: 10
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00011
#   PCPlus4M: 40
#   WriteDataM: 00000000000000000000111111110000
#   ALU_ResultM: 00000000000000000001111111100000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00011
#   PCPlus4W: 36
#   ALU_ResultW: 00000000000000000000111111110000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000000111111110000
# --------------------------------------------------------------------------------------
# 
# Time: 145000
# Fetch Stage:
#   InstrD: 00010000011001100000111111110000
#   PCD: 48
#   PCPlus4D: 52
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000111111110000
#   RS1_E: 00011
#   RS2_E: 00011
#   RD_E: 00011
#   PCE: 44
#   PCPlus4E: 48
#   ShiftAmountE: 10000
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 4124
#   ALUFlagsE: 1000
#   ForwardAE: 10
#   ForwardBE: 10
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00011
#   PCPlus4M: 44
#   WriteDataM: 00000000000000000001111111100000
#   ALU_ResultM: 00000000000000000010111111010000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00011
#   PCPlus4W: 40
#   ALU_ResultW: 00000000000000000001111111100000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000001111111100000
# --------------------------------------------------------------------------------------
# 
# Time: 155000
# Fetch Stage:
#   InstrD: 00010000011001100000111111110000
#   PCD: 52
#   PCPlus4D: 56
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000111111110000
#   RS1_E: 00011
#   RS2_E: 00011
#   RD_E: 00011
#   PCE: 48
#   PCPlus4E: 52
#   ShiftAmountE: 10000
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 4128
#   ALUFlagsE: 1000
#   ForwardAE: 10
#   ForwardBE: 10
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00011
#   PCPlus4M: 48
#   WriteDataM: 00000000000000000010111111010000
#   ALU_ResultM: 00000000000000000011111111000000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00011
#   PCPlus4W: 44
#   ALU_ResultW: 00000000000000000010111111010000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000010111111010000
# --------------------------------------------------------------------------------------
# 
# Time: 165000
# Fetch Stage:
#   InstrD: 00010000011001100000111111110000
#   PCD: 56
#   PCPlus4D: 60
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000111111110000
#   RS1_E: 00011
#   RS2_E: 00011
#   RD_E: 00011
#   PCE: 52
#   PCPlus4E: 56
#   ShiftAmountE: 10000
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 4132
#   ALUFlagsE: 1000
#   ForwardAE: 10
#   ForwardBE: 10
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00011
#   PCPlus4M: 52
#   WriteDataM: 00000000000000000011111111000000
#   ALU_ResultM: 00000000000000000100111110110000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00011
#   PCPlus4W: 48
#   ALU_ResultW: 00000000000000000011111111000000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000011111111000000
# --------------------------------------------------------------------------------------
# 
# Time: 175000
# Fetch Stage:
#   InstrD: 00010000011001100000111111110000
#   PCD: 60
#   PCPlus4D: 64
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000111111110000
#   RS1_E: 00011
#   RS2_E: 00011
#   RD_E: 00011
#   PCE: 56
#   PCPlus4E: 60
#   ShiftAmountE: 10000
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 4136
#   ALUFlagsE: 1000
#   ForwardAE: 10
#   ForwardBE: 10
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00011
#   PCPlus4M: 56
#   WriteDataM: 00000000000000000100111110110000
#   ALU_ResultM: 00000000000000000101111110100000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00011
#   PCPlus4W: 52
#   ALU_ResultW: 00000000000000000100111110110000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000100111110110000
# --------------------------------------------------------------------------------------
# 
# Time: 185000
# Fetch Stage:
#   InstrD: 00010000011001100000111111110000
#   PCD: 64
#   PCPlus4D: 68
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000111111110000
#   RS1_E: 00011
#   RS2_E: 00011
#   RD_E: 00011
#   PCE: 60
#   PCPlus4E: 64
#   ShiftAmountE: 10000
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 4140
#   ALUFlagsE: 1000
#   ForwardAE: 10
#   ForwardBE: 10
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00011
#   PCPlus4M: 60
#   WriteDataM: 00000000000000000101111110100000
#   ALU_ResultM: 00000000000000000110111110010000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00011
#   PCPlus4W: 56
#   ALU_ResultW: 00000000000000000101111110100000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000101111110100000
# --------------------------------------------------------------------------------------
# 
# Time: 195000
# Fetch Stage:
#   InstrD: 00010000011001100000001001010100
#   PCD: 68
#   PCPlus4D: 72
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000111111110000
#   RS1_E: 00011
#   RS2_E: 00011
#   RD_E: 00011
#   PCE: 64
#   PCPlus4E: 68
#   ShiftAmountE: 10000
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 4144
#   ALUFlagsE: 1000
#   ForwardAE: 10
#   ForwardBE: 10
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00011
#   PCPlus4M: 64
#   WriteDataM: 00000000000000000110111110010000
#   ALU_ResultM: 00000000000000000111111110000000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00011
#   PCPlus4W: 60
#   ALU_ResultW: 00000000000000000110111110010000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000110111110010000
# --------------------------------------------------------------------------------------
# 
# Time: 205000
# Fetch Stage:
#   InstrD: 00010000011001100000001001010100
#   PCD: 72
#   PCPlus4D: 76
# Decode Stage:
#   RegWriteE: 1
#   ALUSrcE: 1
#   MemWriteE: 0
#   ResultSrcE: 0
#   BranchE: 0
#   ALUControlE: 0000
#   RD1_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   RD2_E: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   Imm_Ext_E: 00000000000000000000001001010100
#   RS1_E: 00011
#   RS2_E: 00011
#   RD_E: 00011
#   PCE: 68
#   PCPlus4E: 72
#   ShiftAmountE: 10100
#   CondE: 00
#   TypeE: 01
#   ShiftTypeE: 00
#   IndexedAddrE: 0
#   MemReadE: 0
#   PushE: 0
#   PopE: 0
# Execute Stage:
#   PCSrcE: 0
#   PCTargetE: 664
#   ALUFlagsE: 1000
#   ForwardAE: 10
#   ForwardBE: 10
# Memory Stage:
#   RegWriteM: 1
#   MemWriteM: 0
#   ResultSrcM: 0
#   RD_M: 00011
#   PCPlus4M: 68
#   WriteDataM: 00000000000000000111111110000000
#   ALU_ResultM: 00000000000000001000111101110000
#   StackPointer: 4294967295
# Writeback Stage:
#   RegWriteW: 1
#   ResultSrcW: 0
#   RDW: 00011
#   PCPlus4W: 64
#   ALU_ResultW: 00000000000000000111111110000000
#   ReadDataW: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#   ResultW: 00000000000000000111111110000000
# --------------------------------------------------------------------------------------
# ** Note: $finish    : /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb2.sv(179)
#    Time: 210 ns  Iteration: 0  Instance: /cpu_tb2
# 1
# Break in Module cpu_tb2 at /home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb2.sv line 179
# End time: 16:49:33 on Oct 21,2024, Elapsed time: 0:06:54
# Errors: 0, Warnings: 3
