

================================================================
== Vitis HLS Report for 'maxPool'
================================================================
* Date:           Tue Dec 14 21:05:14 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        maxPool
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_125_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_144_2  |        ?|        ?|       150|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 150


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 156
* Pipeline : 1
  Pipeline-0 : II = 2, D = 150, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 156 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 6 
156 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%shift_reg = alloca i32 1"   --->   Operation 157 'alloca' 'shift_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%shift_reg_1 = alloca i32 1"   --->   Operation 158 'alloca' 'shift_reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%shift_reg_2 = alloca i32 1"   --->   Operation 159 'alloca' 'shift_reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%shift_reg_3 = alloca i32 1"   --->   Operation 160 'alloca' 'shift_reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14"   --->   Operation 161 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_24, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_11, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_10, void @empty_9, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 164 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_11, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_30, void @empty_9, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %conv_x"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %conv_x, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_7, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %conv_x, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %conv_xy"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv_xy, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_5, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv_xy, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pool_dim1"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_dim1, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_4, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_dim1, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %pool_dim3"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_dim3, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_3, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_dim3, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %pool_dim1x2"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_dim1x2, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_dim1x2, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pool_size"   --->   Operation 182 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_size, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_1, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_size, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pool_stride"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_stride, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_0, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_stride, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %padd_offset"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padd_offset, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padd_offset, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %pool_times"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_times, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_21, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_times, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %pool_group"   --->   Operation 194 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_group, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_18, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_group, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %pool_y_bound"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_y_bound, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_20, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool_y_bound, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %item_loop_bound"   --->   Operation 200 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %item_loop_bound, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_23, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %item_loop_bound, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %load_data_bound"   --->   Operation 203 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %load_data_bound, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %load_data_bound, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %write_back_bound"   --->   Operation 206 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %write_back_bound, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_16, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %write_back_bound, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pool_win_num_x"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_win_num_x, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_17, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_win_num_x, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %win_size_x"   --->   Operation 212 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %win_size_x, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_27, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %win_size_x, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bottom, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_19, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_29"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bottom, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_29"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %top, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_22, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_29"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %top, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_29"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_28, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (1.00ns)   --->   "%top_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %top"   --->   Operation 220 'read' 'top_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 221 [1/1] (1.00ns)   --->   "%bottom_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bottom"   --->   Operation 221 'read' 'bottom_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 222 [1/1] (1.00ns)   --->   "%win_size_x_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %win_size_x"   --->   Operation 222 'read' 'win_size_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 223 [1/1] (1.00ns)   --->   "%pool_win_num_x_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %pool_win_num_x"   --->   Operation 223 'read' 'pool_win_num_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 224 [1/1] (1.00ns)   --->   "%write_back_bound_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %write_back_bound"   --->   Operation 224 'read' 'write_back_bound_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 225 [1/1] (1.00ns)   --->   "%load_data_bound_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %load_data_bound"   --->   Operation 225 'read' 'load_data_bound_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 226 [1/1] (1.00ns)   --->   "%item_loop_bound_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %item_loop_bound"   --->   Operation 226 'read' 'item_loop_bound_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 227 [1/1] (1.00ns)   --->   "%pool_y_bound_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %pool_y_bound"   --->   Operation 227 'read' 'pool_y_bound_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 228 [1/1] (1.00ns)   --->   "%pool_group_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %pool_group"   --->   Operation 228 'read' 'pool_group_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 229 [1/1] (1.00ns)   --->   "%pool_times_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %pool_times"   --->   Operation 229 'read' 'pool_times_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 230 [1/1] (1.00ns)   --->   "%padd_offset_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %padd_offset"   --->   Operation 230 'read' 'padd_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 231 [1/1] (1.00ns)   --->   "%pool_stride_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %pool_stride"   --->   Operation 231 'read' 'pool_stride_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 232 [1/1] (1.00ns)   --->   "%pool_size_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %pool_size"   --->   Operation 232 'read' 'pool_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 233 [1/1] (1.00ns)   --->   "%pool_dim1x2_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %pool_dim1x2"   --->   Operation 233 'read' 'pool_dim1x2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 234 [1/1] (1.00ns)   --->   "%pool_dim3_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %pool_dim3"   --->   Operation 234 'read' 'pool_dim3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 235 [1/1] (1.00ns)   --->   "%pool_dim1_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %pool_dim1"   --->   Operation 235 'read' 'pool_dim1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 236 [1/1] (1.00ns)   --->   "%conv_xy_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %conv_xy"   --->   Operation 236 'read' 'conv_xy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 237 [1/1] (1.00ns)   --->   "%conv_x_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %conv_x"   --->   Operation 237 'read' 'conv_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%row_reg0 = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:117]   --->   Operation 238 'alloca' 'row_reg0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%row_reg1 = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:118]   --->   Operation 239 'alloca' 'row_reg1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%pool_final = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:119]   --->   Operation 240 'alloca' 'pool_final' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%conv8 = zext i16 %conv_xy_read"   --->   Operation 241 'zext' 'conv8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%pool_stride_cast = zext i8 %pool_stride_read"   --->   Operation 242 'zext' 'pool_stride_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%conv_x_cast14 = zext i8 %conv_x_read"   --->   Operation 243 'zext' 'conv_x_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%conv_x_cast1 = zext i8 %conv_x_read"   --->   Operation 244 'zext' 'conv_x_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%pool_win_num_x_cast = zext i8 %pool_win_num_x_read"   --->   Operation 245 'zext' 'pool_win_num_x_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%pool_size_cast = zext i8 %pool_size_read"   --->   Operation 246 'zext' 'pool_size_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.70ns)   --->   "%sub = add i9 %pool_size_cast, i9 511"   --->   Operation 247 'add' 'sub' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%pool_dim1_cast16 = zext i8 %pool_dim1_read"   --->   Operation 248 'zext' 'pool_dim1_cast16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%pool_dim1_cast9 = zext i8 %pool_dim1_read"   --->   Operation 249 'zext' 'pool_dim1_cast9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%pool_dim1_cast = zext i8 %pool_dim1_read"   --->   Operation 250 'zext' 'pool_dim1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%item_loop_bound_cast = zext i16 %item_loop_bound_read"   --->   Operation 251 'zext' 'item_loop_bound_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.78ns)   --->   "%sub272 = add i17 %item_loop_bound_cast, i17 131071"   --->   Operation 252 'add' 'sub272' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.58ns)   --->   "%cmp78 = icmp_eq  i8 %pool_size_read, i8 3"   --->   Operation 253 'icmp' 'cmp78' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%padd_offset_cast17 = zext i8 %padd_offset_read"   --->   Operation 254 'zext' 'padd_offset_cast17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%padd_offset_cast = zext i8 %padd_offset_read"   --->   Operation 255 'zext' 'padd_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%pool_dim3_cast = zext i16 %pool_dim3_read"   --->   Operation 256 'zext' 'pool_dim3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i16 %pool_dim1x2_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 257 'zext' 'zext_ln240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%win_size_x_cast = zext i8 %win_size_x_read"   --->   Operation 258 'zext' 'win_size_x_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.70ns)   --->   "%sub184 = add i9 %win_size_x_cast, i9 511"   --->   Operation 259 'add' 'sub184' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%pool_group_cast = zext i16 %pool_group_read"   --->   Operation 260 'zext' 'pool_group_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.78ns)   --->   "%sub287 = add i17 %pool_group_cast, i17 131071"   --->   Operation 261 'add' 'sub287' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.70ns)   --->   "%sub291 = add i9 %pool_dim1_cast, i9 511"   --->   Operation 262 'add' 'sub291' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i8 %pool_stride_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 263 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i64 %bottom_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 264 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.12ns)   --->   "%xor_ln160 = xor i1 %trunc_ln160, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 265 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln160_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln160, i3 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 266 'bitconcatenate' 'shl_ln160_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i4 %shl_ln160_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:125]   --->   Operation 267 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.38ns)   --->   "%br_ln125 = br void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:125]   --->   Operation 268 'br' 'br_ln125' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%i = phi i16 0, void %.lr.ph72, i16 %i_1, void %._crit_edge.loopexit"   --->   Operation 269 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%pool_y_cnt = phi i8 0, void %.lr.ph72, i8 %pool_y_cnt_2, void %._crit_edge.loopexit"   --->   Operation 270 'phi' 'pool_y_cnt' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%pool_group_cnt = phi i16 0, void %.lr.ph72, i16 %pool_group_cnt_2, void %._crit_edge.loopexit"   --->   Operation 271 'phi' 'pool_group_cnt' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.78ns)   --->   "%i_1 = add i16 %i, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:125]   --->   Operation 272 'add' 'i_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.67ns)   --->   "%icmp_ln125 = icmp_eq  i16 %i, i16 %pool_times_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:125]   --->   Operation 273 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %.split3, void %._crit_edge73.loopexit" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:125]   --->   Operation 274 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%conv7 = zext i16 %pool_group_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266]   --->   Operation 275 'zext' 'conv7' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 276 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul = mul i32 %conv7, i32 %conv8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266]   --->   Operation 276 'mul' 'mul' <Predicate = (!icmp_ln125)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%ret_ln275 = ret" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:275]   --->   Operation 277 'ret' 'ret_ln275' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 278 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul = mul i32 %conv7, i32 %conv8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266]   --->   Operation 278 'mul' 'mul' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 279 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul = mul i32 %conv7, i32 %conv8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266]   --->   Operation 279 'mul' 'mul' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.55>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:110]   --->   Operation 280 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%pool_group_cnt_cast = zext i16 %pool_group_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266]   --->   Operation 281 'zext' 'pool_group_cnt_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul = mul i32 %conv7, i32 %conv8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266]   --->   Operation 282 'mul' 'mul' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%pool_y_cnt_cast10 = zext i8 %pool_y_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 283 'zext' 'pool_y_cnt_cast10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%pool_y_cnt_cast = zext i8 %pool_y_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 284 'zext' 'pool_y_cnt_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (1.55ns)   --->   "%mul13 = mul i16 %pool_y_cnt_cast, i16 %pool_stride_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 285 'mul' 'mul13' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln236 = shl i16 %pool_group_cnt, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:236]   --->   Operation 286 'shl' 'shl_ln236' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (1.55ns)   --->   "%mul244 = mul i16 %pool_y_cnt_cast, i16 %pool_dim1_cast9" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 287 'mul' 'mul244' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i16 %mul244" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:144]   --->   Operation 288 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.38ns)   --->   "%br_ln144 = br void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:144]   --->   Operation 289 'br' 'br_ln144' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.37>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%k = phi i16 0, void %.split3, i16 %k_1, void %._crit_edge6"   --->   Operation 290 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%lane_cnt = phi i8 0, void %.split3, i8 %lane_cnt_2, void %._crit_edge6"   --->   Operation 291 'phi' 'lane_cnt' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%gp_final_cnt = phi i8 0, void %.split3, i8 %gp_final_cnt_3, void %._crit_edge6"   --->   Operation 292 'phi' 'gp_final_cnt' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%pool_win_cnt = phi i16 0, void %.split3, i16 %pool_win_cnt_2, void %._crit_edge6"   --->   Operation 293 'phi' 'pool_win_cnt' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%item_loop_cnt = phi i16 0, void %.split3, i16 %item_loop_cnt_2, void %._crit_edge6"   --->   Operation 294 'phi' 'item_loop_cnt' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.67ns)   --->   "%icmp_ln144 = icmp_eq  i16 %k, i16 %pool_y_bound_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:144]   --->   Operation 295 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %.split, void %._crit_edge.loopexit" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:144]   --->   Operation 296 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %pool_win_cnt, i2 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:146]   --->   Operation 297 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i18 %shl_ln1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:146]   --->   Operation 298 'zext' 'zext_ln146' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i16 %pool_win_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:146]   --->   Operation 299 'zext' 'zext_ln146_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_6 : Operation 300 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln146 = mul i24 %zext_ln146_1, i24 %zext_ln160" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:146]   --->   Operation 300 'mul' 'mul_ln146' <Predicate = (!icmp_ln144)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 301 [1/1] (0.67ns)   --->   "%icmp_ln234 = icmp_ne  i16 %pool_win_cnt, i16 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:234]   --->   Operation 301 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln144)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [1/1] (0.67ns)   --->   "%icmp_ln234_1 = icmp_ult  i16 %item_loop_cnt, i16 %write_back_bound_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:234]   --->   Operation 302 'icmp' 'icmp_ln234_1' <Predicate = (!icmp_ln144)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 303 [1/1] (0.12ns)   --->   "%and_ln234 = and i1 %icmp_ln234, i1 %icmp_ln234_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:234]   --->   Operation 303 'and' 'and_ln234' <Predicate = (!icmp_ln144)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [1/1] (0.38ns)   --->   "%br_ln234 = br i1 %and_ln234, void %._crit_edge6, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:234]   --->   Operation 304 'br' 'br_ln234' <Predicate = (!icmp_ln144)> <Delay = 0.38>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i8 %gp_final_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:235]   --->   Operation 305 'zext' 'zext_ln235' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.70ns)   --->   "%add_ln235 = add i9 %zext_ln235, i9 508" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:235]   --->   Operation 306 'add' 'add_ln235' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln235 = sext i9 %add_ln235" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:235]   --->   Operation 307 'sext' 'sext_ln235' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.79ns)   --->   "%add_ln235_1 = add i20 %sext_ln235, i20 %zext_ln146" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:235]   --->   Operation 308 'add' 'add_ln235_1' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 309 [1/1] (0.72ns)   --->   "%icmp_ln235 = icmp_slt  i20 %add_ln235_1, i20 %pool_dim1_cast16" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:235]   --->   Operation 309 'icmp' 'icmp_ln235' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i8 %lane_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:236]   --->   Operation 310 'zext' 'zext_ln236' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %._crit_edge7, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:235]   --->   Operation 311 'br' 'br_ln235' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.78ns)   --->   "%global_z = add i16 %shl_ln236, i16 %zext_ln236" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:236]   --->   Operation 312 'add' 'global_z' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i16 %global_z" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:237]   --->   Operation 313 'zext' 'zext_ln237' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.78ns)   --->   "%sub_ln237 = sub i17 %zext_ln237, i17 %padd_offset_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:237]   --->   Operation 314 'sub' 'sub_ln237' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln237, i32 16" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:237]   --->   Operation 315 'bitselect' 'tmp_2' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.79ns)   --->   "%sub_ln237_1 = sub i17 0, i17 %sub_ln237" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:237]   --->   Operation 316 'sub' 'sub_ln237_1' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln237_1 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %sub_ln237_1, i32 2, i32 16" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:237]   --->   Operation 317 'partselect' 'trunc_ln237_1' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln237_2 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %sub_ln237, i32 2, i32 16" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:237]   --->   Operation 318 'partselect' 'trunc_ln237_2' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln238 = trunc i17 %sub_ln237" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:238]   --->   Operation 319 'trunc' 'trunc_ln238' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln238_1 = trunc i17 %sub_ln237_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:238]   --->   Operation 320 'trunc' 'trunc_ln238_1' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.68ns)   --->   "%icmp_ln239 = icmp_slt  i17 %sub_ln237, i17 %pool_dim3_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:239]   --->   Operation 321 'icmp' 'icmp_ln239' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/1] (0.67ns)   --->   "%icmp_ln239_1 = icmp_ult  i16 %global_z, i16 %padd_offset_cast17" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:239]   --->   Operation 322 'icmp' 'icmp_ln239_1' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln239)   --->   "%xor_ln239 = xor i1 %icmp_ln239_1, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:239]   --->   Operation 323 'xor' 'xor_ln239' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln239 = and i1 %icmp_ln239, i1 %xor_ln239" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:239]   --->   Operation 324 'and' 'and_ln239' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %and_ln239, void %._crit_edge7, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:239]   --->   Operation 325 'br' 'br_ln239' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln240_1 = trunc i8 %lane_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 326 'trunc' 'trunc_ln240_1' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.58ns)   --->   "%icmp_ln244 = icmp_eq  i8 %gp_final_cnt, i8 3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:244]   --->   Operation 327 'icmp' 'icmp_ln244' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/1] (0.58ns)   --->   "%icmp_ln244_1 = icmp_eq  i8 %lane_cnt, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:244]   --->   Operation 328 'icmp' 'icmp_ln244_1' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node gp_final_cnt_2)   --->   "%and_ln244 = and i1 %icmp_ln244, i1 %icmp_ln244_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:244]   --->   Operation 329 'and' 'and_ln244' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.70ns)   --->   "%add_ln247 = add i8 %gp_final_cnt, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:247]   --->   Operation 330 'add' 'add_ln247' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node gp_final_cnt_2)   --->   "%gp_final_cnt_1 = select i1 %icmp_ln244_1, i8 %add_ln247, i8 %gp_final_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:246]   --->   Operation 331 'select' 'gp_final_cnt_1' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (0.30ns) (out node of the LUT)   --->   "%gp_final_cnt_2 = select i1 %and_ln244, i8 0, i8 %gp_final_cnt_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:244]   --->   Operation 332 'select' 'gp_final_cnt_2' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 333 [1/1] (0.70ns)   --->   "%lane_cnt_1 = add i8 %lane_cnt, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:251]   --->   Operation 333 'add' 'lane_cnt_1' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/1] (0.30ns)   --->   "%select_ln248 = select i1 %icmp_ln244_1, i8 0, i8 %lane_cnt_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:248]   --->   Operation 334 'select' 'select_ln248' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (0.38ns)   --->   "%br_ln248 = br void %._crit_edge6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:248]   --->   Operation 335 'br' 'br_ln248' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.38>

State 7 <SV = 6> <Delay = 2.01>
ST_7 : Operation 336 [1/1] (0.00ns)   --->   "%win_item_cnt = phi i8 0, void %.split3, i8 %win_item_cnt_3, void %._crit_edge6"   --->   Operation 336 'phi' 'win_item_cnt' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "%win_item_s = phi i8 0, void %.split3, i8 %win_item_s_3, void %._crit_edge6"   --->   Operation 337 'phi' 'win_item_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "%win_item_y = phi i8 0, void %.split3, i8 %win_item_y_3, void %._crit_edge6"   --->   Operation 338 'phi' 'win_item_y' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "%win_item_x = phi i8 0, void %.split3, i8 %win_item_x_2, void %._crit_edge6"   --->   Operation 339 'phi' 'win_item_x' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.78ns)   --->   "%k_1 = add i16 %k, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:144]   --->   Operation 340 'add' 'k_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%flag = trunc i16 %pool_win_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:145]   --->   Operation 341 'trunc' 'flag' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_7 : Operation 342 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln146 = mul i24 %zext_ln146_1, i24 %zext_ln160" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:146]   --->   Operation 342 'mul' 'mul_ln146' <Predicate = (!icmp_ln144)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 343 [1/1] (0.67ns)   --->   "%icmp_ln149 = icmp_ult  i16 %pool_win_cnt, i16 %pool_win_num_x_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:149]   --->   Operation 343 'icmp' 'icmp_ln149' <Predicate = (!icmp_ln144)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln149_1 = zext i16 %item_loop_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:149]   --->   Operation 344 'zext' 'zext_ln149_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.67ns)   --->   "%icmp_ln149_1 = icmp_ult  i16 %item_loop_cnt, i16 %load_data_bound_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:149]   --->   Operation 345 'icmp' 'icmp_ln149_1' <Predicate = (!icmp_ln144)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 346 [1/1] (0.12ns)   --->   "%and_ln149 = and i1 %icmp_ln149, i1 %icmp_ln149_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:149]   --->   Operation 346 'and' 'and_ln149' <Predicate = (!icmp_ln144)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 347 [1/1] (0.38ns)   --->   "%br_ln149 = br i1 %and_ln149, void %.split._crit_edge, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:149]   --->   Operation 347 'br' 'br_ln149' <Predicate = (!icmp_ln144)> <Delay = 0.38>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln151_2 = zext i8 %win_item_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:151]   --->   Operation 348 'zext' 'zext_ln151_2' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (0.59ns)   --->   "%icmp_ln151 = icmp_sgt  i9 %zext_ln151_2, i9 %sub" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:151]   --->   Operation 349 'icmp' 'icmp_ln151' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [1/1] (0.70ns)   --->   "%add_ln152 = add i8 %win_item_cnt, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:152]   --->   Operation 350 'add' 'add_ln152' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 351 [1/1] (0.30ns)   --->   "%win_item_cnt_1 = select i1 %icmp_ln151, i8 %add_ln152, i8 %win_item_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:151]   --->   Operation 351 'select' 'win_item_cnt_1' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "%win_item_y_cast15 = zext i8 %win_item_y" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:218]   --->   Operation 352 'zext' 'win_item_y_cast15' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%win_item_y_cast = zext i8 %win_item_y" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:218]   --->   Operation 353 'zext' 'win_item_y_cast' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.78ns)   --->   "%tmp = add i16 %mul13, i16 %win_item_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 354 'add' 'tmp' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %tmp" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 355 'zext' 'tmp_cast' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_7 : Operation 356 [3/3] (0.99ns) (grouped into DSP with root node tmp1)   --->   "%tmp2 = mul i24 %tmp_cast, i24 %conv_x_cast14" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 356 'mul' 'tmp2' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 357 [1/1] (0.59ns)   --->   "%cmp52 = icmp_eq  i9 %zext_ln151_2, i9 %sub" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:151]   --->   Operation 357 'icmp' 'cmp52' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/1] (0.58ns)   --->   "%cmp55 = icmp_eq  i8 %win_item_cnt_1, i8 %pool_stride_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:151]   --->   Operation 358 'icmp' 'cmp55' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 359 [1/1] (0.58ns)   --->   "%cmp134 = icmp_eq  i8 %win_item_y, i8 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:218]   --->   Operation 359 'icmp' 'cmp134' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 360 [1/1] (0.58ns)   --->   "%cmp101 = icmp_eq  i8 %win_item_y, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:218]   --->   Operation 360 'icmp' 'cmp101' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node win_item_s_4)   --->   "%or_ln210 = or i1 %cmp52, i1 %cmp55" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:210]   --->   Operation 361 'or' 'or_ln210' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 362 [1/1] (0.70ns)   --->   "%win_item_s_1 = add i8 %win_item_s, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:211]   --->   Operation 362 'add' 'win_item_s_1' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node win_item_s_4)   --->   "%win_item_s_2 = select i1 %or_ln210, i8 %win_item_s_1, i8 %win_item_s" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:210]   --->   Operation 363 'select' 'win_item_s_2' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 364 [1/1] (0.30ns)   --->   "%win_item_cnt_2 = select i1 %cmp55, i8 0, i8 %win_item_cnt_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:214]   --->   Operation 364 'select' 'win_item_cnt_2' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 365 [1/1] (0.59ns)   --->   "%icmp_ln218 = icmp_eq  i9 %win_item_y_cast15, i9 %sub" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:218]   --->   Operation 365 'icmp' 'icmp_ln218' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 366 [1/1] (0.59ns)   --->   "%icmp_ln218_1 = icmp_eq  i9 %zext_ln151_2, i9 %sub184" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:218]   --->   Operation 366 'icmp' 'icmp_ln218_1' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node win_item_y_2)   --->   "%and_ln218 = and i1 %icmp_ln218, i1 %icmp_ln218_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:218]   --->   Operation 367 'and' 'and_ln218' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/1] (0.70ns)   --->   "%add_ln221 = add i8 %win_item_y, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:221]   --->   Operation 368 'add' 'add_ln221' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node win_item_y_2)   --->   "%win_item_y_1 = select i1 %icmp_ln218_1, i8 %add_ln221, i8 %win_item_y" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:220]   --->   Operation 369 'select' 'win_item_y_1' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 370 [1/1] (0.30ns) (out node of the LUT)   --->   "%win_item_y_2 = select i1 %and_ln218, i8 0, i8 %win_item_y_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:218]   --->   Operation 370 'select' 'win_item_y_2' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 371 [1/1] (0.70ns)   --->   "%win_item_x_1 = add i8 %win_item_x, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:225]   --->   Operation 371 'add' 'win_item_x_1' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 372 [1/1] (0.30ns)   --->   "%win_item_x_3 = select i1 %icmp_ln218_1, i8 0, i8 %win_item_x_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:222]   --->   Operation 372 'select' 'win_item_x_3' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 373 [1/1] (0.58ns)   --->   "%icmp_ln227 = icmp_eq  i8 %win_item_x_3, i8 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:227]   --->   Operation 373 'icmp' 'icmp_ln227' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 374 [1/1] (0.30ns) (out node of the LUT)   --->   "%win_item_s_4 = select i1 %icmp_ln227, i8 0, i8 %win_item_s_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:227]   --->   Operation 374 'select' 'win_item_s_4' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 375 [1/1] (0.38ns)   --->   "%br_ln230 = br void %.split._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:230]   --->   Operation 375 'br' 'br_ln230' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.38>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln237 = sext i15 %trunc_ln237_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:237]   --->   Operation 376 'sext' 'sext_ln237' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & tmp_2)> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln237_1 = sext i15 %trunc_ln237_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:237]   --->   Operation 377 'sext' 'sext_ln237_1' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & !tmp_2)> <Delay = 0.00>
ST_7 : Operation 378 [1/1] (0.77ns)   --->   "%sub_ln237_2 = sub i16 0, i16 %sext_ln237" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:237]   --->   Operation 378 'sub' 'sub_ln237_2' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & tmp_2)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/1] (0.24ns)   --->   "%global_index_z_group = select i1 %tmp_2, i16 %sub_ln237_2, i16 %sext_ln237_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:237]   --->   Operation 379 'select' 'global_index_z_group' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln240_2)   --->   "%xor_ln240 = xor i1 %flag, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 380 'xor' 'xor_ln240' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln240_2)   --->   "%tmp_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %xor_ln240, i2 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 381 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln240_2)   --->   "%trunc_ln240 = trunc i8 %gp_final_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 382 'trunc' 'trunc_ln240' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00>
ST_7 : Operation 383 [1/1] (0.57ns) (out node of the LUT)   --->   "%add_ln240_2 = add i3 %tmp_s, i3 %trunc_ln240" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 383 'add' 'add_ln240_2' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_12_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln240_2, i1 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 384 'bitconcatenate' 'tmp_12_cast' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (0.70ns)   --->   "%add_ln240_3 = add i4 %tmp_12_cast, i4 %trunc_ln240_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 385 'add' 'add_ln240_3' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln240_2 = zext i16 %global_index_z_group" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 386 'zext' 'zext_ln240_2' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00>
ST_7 : Operation 387 [3/3] (0.99ns) (grouped into DSP with root node tmp8)   --->   "%mul_ln240 = mul i30 %zext_ln240_2, i30 %zext_ln240" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 387 'mul' 'mul_ln240' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%gp_final_cnt_3 = phi i8 %gp_final_cnt_2, void %._crit_edge7, i8 %gp_final_cnt, void %.split._crit_edge"   --->   Operation 388 'phi' 'gp_final_cnt_3' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%lane_cnt_2 = phi i8 %select_ln248, void %._crit_edge7, i8 %lane_cnt, void %.split._crit_edge"   --->   Operation 389 'phi' 'lane_cnt_2' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.67ns)   --->   "%icmp_ln254 = icmp_eq  i16 %pool_win_cnt, i16 %pool_win_num_x_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:254]   --->   Operation 390 'icmp' 'icmp_ln254' <Predicate = (!icmp_ln144)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (0.68ns)   --->   "%icmp_ln254_1 = icmp_eq  i17 %zext_ln149_1, i17 %sub272" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:254]   --->   Operation 391 'icmp' 'icmp_ln254_1' <Predicate = (!icmp_ln144)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node pool_win_cnt_2)   --->   "%and_ln254 = and i1 %icmp_ln254, i1 %icmp_ln254_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:254]   --->   Operation 392 'and' 'and_ln254' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (0.78ns)   --->   "%add_ln257 = add i16 %pool_win_cnt, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:257]   --->   Operation 393 'add' 'add_ln257' <Predicate = (!icmp_ln144)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node pool_win_cnt_2)   --->   "%pool_win_cnt_1 = select i1 %icmp_ln254_1, i16 %add_ln257, i16 %pool_win_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:256]   --->   Operation 394 'select' 'pool_win_cnt_1' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 395 [1/1] (0.24ns) (out node of the LUT)   --->   "%pool_win_cnt_2 = select i1 %and_ln254, i16 0, i16 %pool_win_cnt_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:254]   --->   Operation 395 'select' 'pool_win_cnt_2' <Predicate = (!icmp_ln144)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (0.78ns)   --->   "%item_loop_cnt_1 = add i16 %item_loop_cnt, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:261]   --->   Operation 396 'add' 'item_loop_cnt_1' <Predicate = (!icmp_ln144)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.24ns)   --->   "%item_loop_cnt_2 = select i1 %icmp_ln254_1, i16 0, i16 %item_loop_cnt_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:258]   --->   Operation 397 'select' 'item_loop_cnt_2' <Predicate = (!icmp_ln144)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 398 'br' 'br_ln0' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.99>
ST_8 : Operation 399 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln146 = mul i24 %zext_ln146_1, i24 %zext_ln160" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:146]   --->   Operation 399 'mul' 'mul_ln146' <Predicate = (!icmp_ln144)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 400 [2/3] (0.99ns) (grouped into DSP with root node tmp1)   --->   "%tmp2 = mul i24 %tmp_cast, i24 %conv_x_cast14" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 400 'mul' 'tmp2' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%idxprom139 = zext i8 %win_item_s" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:227]   --->   Operation 401 'zext' 'idxprom139' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%win_item_s_cast2 = zext i8 %win_item_s" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:227]   --->   Operation 402 'zext' 'win_item_s_cast2' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%empty = trunc i8 %win_item_s" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:227]   --->   Operation 403 'trunc' 'empty' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%row_reg0_addr = getelementptr i8 %row_reg0, i64 0, i64 %idxprom139" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:227]   --->   Operation 404 'getelementptr' 'row_reg0_addr' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_8 : Operation 405 [1/1] (0.00ns)   --->   "%row_reg1_addr = getelementptr i8 %row_reg1, i64 0, i64 %idxprom139" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 405 'getelementptr' 'row_reg1_addr' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %flag, i2 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 406 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %tmp_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 407 'zext' 'zext_ln185' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (0.70ns)   --->   "%add_ln185 = add i9 %zext_ln185, i9 %win_item_s_cast2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 408 'add' 'add_ln185' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i9 %add_ln185" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 409 'trunc' 'trunc_ln185' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_8 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %add_ln185, i1 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 410 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_8 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i10 %tmp_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 411 'zext' 'zext_ln185_1' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_8 : Operation 412 [1/1] (0.00ns)   --->   "%pool_final_addr = getelementptr i8 %pool_final, i64 0, i64 %zext_ln185_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 412 'getelementptr' 'pool_final_addr' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%win_item_x_2 = phi i8 %win_item_x_3, void %._crit_edge, i8 %win_item_x, void %.split"   --->   Operation 413 'phi' 'win_item_x_2' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (0.00ns)   --->   "%win_item_y_3 = phi i8 %win_item_y_2, void %._crit_edge, i8 %win_item_y, void %.split"   --->   Operation 414 'phi' 'win_item_y_3' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 415 [1/1] (0.00ns)   --->   "%win_item_s_3 = phi i8 %win_item_s_4, void %._crit_edge, i8 %win_item_s, void %.split"   --->   Operation 415 'phi' 'win_item_s_3' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%win_item_cnt_3 = phi i8 %win_item_cnt_2, void %._crit_edge, i8 %win_item_cnt, void %.split"   --->   Operation 416 'phi' 'win_item_cnt_3' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 417 [2/3] (0.99ns) (grouped into DSP with root node tmp8)   --->   "%mul_ln240 = mul i30 %zext_ln240_2, i30 %zext_ln240" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 417 'mul' 'mul_ln240' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.63>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:110]   --->   Operation 418 'specloopname' 'specloopname_ln110' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 419 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln146 = mul i24 %zext_ln146_1, i24 %zext_ln160" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:146]   --->   Operation 419 'mul' 'mul_ln146' <Predicate = (!icmp_ln144)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%shl_ln146_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %mul_ln146, i2 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:146]   --->   Operation 420 'bitconcatenate' 'shl_ln146_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i26 %shl_ln146_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:149]   --->   Operation 421 'zext' 'zext_ln149' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i8 %win_item_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:151]   --->   Operation 422 'zext' 'zext_ln151_1' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (0.84ns)   --->   "%add35 = add i26 %shl_ln146_1, i26 %zext_ln151_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:146]   --->   Operation 423 'add' 'add35' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 424 [1/1] (0.79ns)   --->   "%cmp37 = icmp_ult  i26 %add35, i26 %conv_x_cast1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:146]   --->   Operation 424 'icmp' 'cmp37' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 425 [1/3] (0.00ns) (grouped into DSP with root node tmp1)   --->   "%tmp2 = mul i24 %tmp_cast, i24 %conv_x_cast14" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 425 'mul' 'tmp2' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 426 [1/1] (0.00ns) (grouped into DSP with root node tmp1)   --->   "%tmp2_cast = zext i24 %tmp2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 426 'zext' 'tmp2_cast' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_9 : Operation 427 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp1 = add i27 %tmp2_cast, i27 %zext_ln149" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 427 'add' 'tmp1' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %cmp37, void %._crit_edge, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:158]   --->   Operation 428 'br' 'br_ln158' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_9 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %cmp78, void %_Z8pool_maxcc.exit30, void %_Z8pool_maxcc.exit" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:175]   --->   Operation 429 'br' 'br_ln175' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_9 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %cmp134, void %_Z8pool_maxcc.exit25, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:191]   --->   Operation 430 'br' 'br_ln191' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78)> <Delay = 0.00>
ST_9 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %cmp134, void, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:178]   --->   Operation 431 'br' 'br_ln178' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.00>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %cmp101, void %_Z8pool_maxcc.exit35, void %_Z8pool_maxcc.exit40" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:181]   --->   Operation 432 'br' 'br_ln181' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134)> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %cmp78, void %_Z8pool_maxcc.exit30.1, void %_Z8pool_maxcc.exit.1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:175]   --->   Operation 433 'br' 'br_ln175' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_9 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %cmp134, void %_Z8pool_maxcc.exit25.1, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:191]   --->   Operation 434 'br' 'br_ln191' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78)> <Delay = 0.00>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %cmp134, void, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:178]   --->   Operation 435 'br' 'br_ln178' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.00>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %cmp101, void %_Z8pool_maxcc.exit35.1, void %_Z8pool_maxcc.exit40.1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:181]   --->   Operation 436 'br' 'br_ln181' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134)> <Delay = 0.00>
ST_9 : Operation 437 [1/3] (0.00ns) (grouped into DSP with root node tmp8)   --->   "%mul_ln240 = mul i30 %zext_ln240_2, i30 %zext_ln240" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 437 'mul' 'mul_ln240' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 438 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp8 = add i30 %zext_ln144, i30 %mul_ln240" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:144]   --->   Operation 438 'add' 'tmp8' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.51>
ST_10 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %win_item_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:151]   --->   Operation 439 'zext' 'zext_ln151' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_10 : Operation 440 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp1 = add i27 %tmp2_cast, i27 %zext_ln149" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 440 'add' 'tmp1' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 441 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i27 %tmp1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 441 'zext' 'tmp1_cast' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_10 : Operation 442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i32 %mul, i32 %zext_ln151" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266]   --->   Operation 442 'add' 'tmp6' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 443 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add43 = add i32 %tmp6, i32 %tmp1_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266]   --->   Operation 443 'add' 'add43' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln235_1 = sext i20 %add_ln235_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:235]   --->   Operation 444 'sext' 'sext_ln235_1' <Predicate = (!icmp_ln144 & and_ln234)> <Delay = 0.00>
ST_10 : Operation 445 [1/1] (0.00ns)   --->   "%p_and_t_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 0, i2 %trunc_ln238_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:238]   --->   Operation 445 'bitconcatenate' 'p_and_t_cast' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & tmp_2)> <Delay = 0.00>
ST_10 : Operation 446 [1/1] (0.70ns)   --->   "%sub_ln238 = sub i8 0, i8 %p_and_t_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:238]   --->   Operation 446 'sub' 'sub_ln238' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & tmp_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 0, i2 %trunc_ln238" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:238]   --->   Operation 447 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & !tmp_2)> <Delay = 0.00>
ST_10 : Operation 448 [1/1] (0.30ns)   --->   "%select_ln238 = select i1 %tmp_2, i8 %sub_ln238, i8 %tmp_9" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:238]   --->   Operation 448 'select' 'select_ln238' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 449 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp8 = add i30 %zext_ln144, i30 %mul_ln240" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:144]   --->   Operation 449 'add' 'tmp8' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 450 [1/1] (0.86ns)   --->   "%tmp47 = add i30 %tmp8, i30 %sext_ln235_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:144]   --->   Operation 450 'add' 'tmp47' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.29>
ST_11 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %add43, i1 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 451 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_11 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i33 %shl_ln2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 452 'zext' 'zext_ln160_1' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_11 : Operation 453 [1/1] (1.14ns)   --->   "%add_ln160 = add i64 %zext_ln160_1, i64 %bottom_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 453 'add' 'add_ln160' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln160_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln160, i32 1, i32 63" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 454 'partselect' 'trunc_ln160_1' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln160 = sext i63 %trunc_ln160_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 455 'sext' 'sext_ln160' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_11 : Operation 456 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln160" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 456 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_11 : Operation 457 [1/1] (1.14ns)   --->   "%add_ln160_1 = add i64 %add_ln160, i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 457 'add' 'add_ln160_1' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln160_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln160_1, i32 1, i32 63" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 458 'partselect' 'trunc_ln160_3' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln160_1 = sext i63 %trunc_ln160_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 459 'sext' 'sext_ln160_1' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i16 %gmem0, i64 %sext_ln160_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 460 'getelementptr' 'gmem0_addr_1' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln240_3 = zext i8 %select_ln238" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 461 'zext' 'zext_ln240_3' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00>
ST_11 : Operation 462 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp47, i2 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:144]   --->   Operation 462 'bitconcatenate' 'tmp5' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00>
ST_11 : Operation 463 [1/1] (0.88ns)   --->   "%add_ln240 = add i32 %tmp5, i32 %zext_ln240_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 463 'add' 'add_ln240' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln240 = sext i32 %add_ln240" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 464 'sext' 'sext_ln240' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00>
ST_11 : Operation 465 [1/1] (1.14ns)   --->   "%add_ln240_1 = add i64 %sext_ln240, i64 %top_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 465 'add' 'add_ln240_1' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 466 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %add_ln240_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 466 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 467 [70/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 467 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 468 [69/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 468 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 469 [70/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 469 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 470 [68/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 470 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 471 [69/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 471 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 472 [67/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 472 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 473 [68/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 473 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 474 [66/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 474 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 475 [67/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 475 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 476 [65/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 476 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 477 [66/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 477 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 478 [64/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 478 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 479 [65/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 479 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 480 [63/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 480 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 481 [64/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 481 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 482 [62/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 482 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 483 [63/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 483 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 484 [61/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 484 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 485 [62/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 485 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 486 [60/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 486 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 487 [61/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 487 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 488 [59/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 488 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 489 [60/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 489 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 490 [58/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 490 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 491 [59/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 491 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 492 [57/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 492 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 493 [58/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 493 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 494 [56/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 494 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 495 [57/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 495 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 496 [55/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 496 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 497 [56/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 497 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 498 [54/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 498 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 499 [55/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 499 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 500 [53/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 500 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 501 [54/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 501 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 502 [52/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 502 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 503 [53/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 503 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 504 [51/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 504 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 505 [52/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 505 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 506 [50/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 506 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 507 [51/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 507 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 508 [49/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 508 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 509 [50/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 509 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 510 [48/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 510 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 511 [49/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 511 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 512 [47/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 512 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 513 [48/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 513 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 514 [46/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 514 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 515 [47/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 515 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 516 [45/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 516 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 517 [46/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 517 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 518 [44/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 518 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 519 [45/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 519 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 520 [43/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 520 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 521 [44/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 521 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 522 [42/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 522 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 523 [43/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 523 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 524 [41/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 524 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 525 [42/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 525 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 526 [40/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 526 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 527 [41/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 527 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 528 [39/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 528 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 529 [40/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 529 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 530 [38/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 530 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 531 [39/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 531 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 532 [37/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 532 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 533 [38/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 533 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 534 [36/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 534 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 535 [37/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 535 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 536 [35/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 536 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 537 [36/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 537 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 538 [34/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 538 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 539 [35/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 539 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 540 [33/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 540 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 541 [34/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 541 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 542 [32/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 542 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 543 [33/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 543 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 544 [31/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 544 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 545 [32/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 545 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 546 [30/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 546 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 547 [31/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 547 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 548 [29/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 548 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 549 [30/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 549 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 550 [28/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 550 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 551 [29/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 551 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 552 [27/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 552 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 553 [28/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 553 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 554 [26/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 554 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 555 [27/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 555 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 556 [25/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 556 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 557 [26/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 557 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 558 [24/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 558 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 559 [25/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 559 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 560 [23/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 560 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 561 [24/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 561 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 562 [22/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 562 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 563 [23/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 563 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 564 [21/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 564 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 565 [22/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 565 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 566 [20/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 566 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 567 [21/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 567 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 568 [19/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 568 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 569 [20/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 569 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 570 [18/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 570 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 571 [19/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 571 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 572 [17/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 572 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 573 [18/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 573 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 574 [16/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 574 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 575 [17/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 575 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 576 [15/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 576 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 577 [16/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 577 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 578 [14/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 578 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 579 [15/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 579 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 580 [13/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 580 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 581 [14/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 581 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 582 [12/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 582 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 583 [13/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 583 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 584 [11/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 584 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 585 [12/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 585 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 586 [10/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 586 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 587 [11/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 587 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 588 [9/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 588 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 589 [10/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 589 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 590 [8/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 590 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 591 [9/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 591 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 592 [7/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 592 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 593 [8/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 593 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 2.43>
ST_76 : Operation 594 [6/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 594 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 595 [7/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 595 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.43>
ST_77 : Operation 596 [5/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 596 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 597 [6/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 597 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 2.43>
ST_78 : Operation 598 [4/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 598 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 599 [5/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 599 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 2.43>
ST_79 : Operation 600 [3/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 600 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 601 [4/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 601 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 2.43>
ST_80 : Operation 602 [2/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 602 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 603 [3/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 603 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 2.43>
ST_81 : Operation 604 [1/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 604 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 605 [2/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 605 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 2.43>
ST_82 : Operation 606 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 606 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 607 [1/1] (0.00ns)   --->   "%shift_reg_5 = trunc i16 %gmem0_addr_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 607 'trunc' 'shift_reg_5' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_82 : Operation 608 [1/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 608 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 2.43>
ST_83 : Operation 609 [1/1] (0.00ns)   --->   "%shift_reg_1_load_1 = load i8 %shift_reg_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:163]   --->   Operation 609 'load' 'shift_reg_1_load_1' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_83 : Operation 610 [1/1] (0.00ns)   --->   "%shift_reg_2_load = load i8 %shift_reg_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:163]   --->   Operation 610 'load' 'shift_reg_2_load' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_83 : Operation 611 [1/1] (0.12ns)   --->   "%or_ln163 = or i1 %cmp52, i1 %cmp55" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:163]   --->   Operation 611 'or' 'or_ln163' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 612 [1/1] (0.30ns)   --->   "%temp_reg0_1 = select i1 %or_ln163, i8 %shift_reg_5, i8 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:163]   --->   Operation 612 'select' 'temp_reg0_1' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 613 [1/1] (0.30ns)   --->   "%temp_reg1 = select i1 %or_ln163, i8 %shift_reg_1_load_1, i8 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:163]   --->   Operation 613 'select' 'temp_reg1' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 614 [1/1] (0.30ns)   --->   "%temp_reg2 = select i1 %or_ln163, i8 %shift_reg_2_load, i8 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:163]   --->   Operation 614 'select' 'temp_reg2' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 615 [2/2] (0.66ns)   --->   "%row_reg0_load = load i3 %row_reg0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:182]   --->   Operation 615 'load' 'row_reg0_load' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_83 : Operation 616 [1/1] (0.58ns)   --->   "%icmp_ln52_2 = icmp_slt  i8 %temp_reg1, i8 %temp_reg0_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 616 'icmp' 'icmp_ln52_2' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node max_value_15)   --->   "%xor_ln52_2 = xor i1 %icmp_ln52_2, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 617 'xor' 'xor_ln52_2' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 618 [1/1] (0.30ns) (out node of the LUT)   --->   "%max_value_15 = select i1 %xor_ln52_2, i8 %temp_reg1, i8 %temp_reg0_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53]   --->   Operation 618 'select' 'max_value_15' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 619 [1/1] (0.66ns)   --->   "%store_ln192 = store i8 %max_value_15, i3 %row_reg0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:192]   --->   Operation 619 'store' 'store_ln192' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & cmp134)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_83 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln193 = br void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:193]   --->   Operation 620 'br' 'br_ln193' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & cmp134)> <Delay = 0.00>
ST_83 : Operation 621 [1/1] (0.58ns)   --->   "%icmp_ln52 = icmp_slt  i8 %temp_reg0_1, i8 %temp_reg1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 621 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node max_value_13)   --->   "%xor_ln52 = xor i1 %icmp_ln52, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 622 'xor' 'xor_ln52' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 623 [1/1] (0.30ns) (out node of the LUT)   --->   "%max_value_13 = select i1 %xor_ln52, i8 %temp_reg0_1, i8 %temp_reg1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53]   --->   Operation 623 'select' 'max_value_13' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 624 [1/1] (0.58ns)   --->   "%icmp_ln52_1 = icmp_slt  i8 %temp_reg2, i8 %max_value_13" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 624 'icmp' 'icmp_ln52_1' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node max_value_14)   --->   "%xor_ln52_1 = xor i1 %icmp_ln52_1, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 625 'xor' 'xor_ln52_1' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 626 [1/1] (0.30ns) (out node of the LUT)   --->   "%max_value_14 = select i1 %xor_ln52_1, i8 %temp_reg2, i8 %max_value_13" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 626 'select' 'max_value_14' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 627 [2/2] (0.66ns)   --->   "%row_reg1_load = load i3 %row_reg1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 627 'load' 'row_reg1_load' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_83 : Operation 628 [1/1] (2.43ns)   --->   "%gmem0_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem0_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 628 'read' 'gmem0_addr_1_read' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 629 [1/1] (0.00ns)   --->   "%shift_reg_1_load = load i8 %shift_reg_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:193]   --->   Operation 629 'load' 'shift_reg_1_load' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78)> <Delay = 0.00>
ST_83 : Operation 630 [1/1] (0.38ns)   --->   "%store_ln193 = store i8 %shift_reg_1_load, i8 %shift_reg_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:193]   --->   Operation 630 'store' 'store_ln193' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.38>
ST_83 : Operation 631 [1/1] (0.00ns)   --->   "%store_ln160 = store i8 %shift_reg_5, i8 %shift_reg_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 631 'store' 'store_ln160' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.00>
ST_83 : Operation 632 [1/1] (0.38ns)   --->   "%store_ln193 = store i8 %shift_reg_1_load, i8 %shift_reg_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:193]   --->   Operation 632 'store' 'store_ln193' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & cmp134)> <Delay = 0.38>
ST_83 : Operation 633 [1/1] (0.00ns)   --->   "%store_ln193 = store i8 %shift_reg_5, i8 %shift_reg_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:193]   --->   Operation 633 'store' 'store_ln193' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & cmp134)> <Delay = 0.00>
ST_83 : Operation 634 [1/1] (0.00ns)   --->   "%shift_reg_1_load_2 = load i8 %shift_reg_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:180]   --->   Operation 634 'load' 'shift_reg_1_load_2' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.00>
ST_83 : Operation 635 [1/1] (0.38ns)   --->   "%store_ln180 = store i8 %shift_reg_1_load_2, i8 %shift_reg_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:180]   --->   Operation 635 'store' 'store_ln180' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.38>
ST_83 : Operation 636 [1/1] (0.00ns)   --->   "%store_ln160 = store i8 %shift_reg_5, i8 %shift_reg_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 636 'store' 'store_ln160' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.00>
ST_83 : Operation 637 [1/1] (0.38ns)   --->   "%store_ln183 = store i8 %shift_reg_1_load_2, i8 %shift_reg_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:183]   --->   Operation 637 'store' 'store_ln183' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.38>
ST_83 : Operation 638 [1/1] (0.00ns)   --->   "%store_ln183 = store i8 %shift_reg_5, i8 %shift_reg_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:183]   --->   Operation 638 'store' 'store_ln183' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.00>
ST_83 : Operation 639 [1/1] (0.38ns)   --->   "%store_ln180 = store i8 %shift_reg_1_load_2, i8 %shift_reg_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:180]   --->   Operation 639 'store' 'store_ln180' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & cmp134)> <Delay = 0.38>
ST_83 : Operation 640 [1/1] (0.00ns)   --->   "%store_ln180 = store i8 %shift_reg_5, i8 %shift_reg_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:180]   --->   Operation 640 'store' 'store_ln180' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & cmp134)> <Delay = 0.00>

State 84 <SV = 83> <Delay = 2.21>
ST_84 : Operation 641 [1/1] (0.00ns)   --->   "%shift_reg_7 = load i8 %shift_reg_3"   --->   Operation 641 'load' 'shift_reg_7' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 642 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 642 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 643 [1/1] (0.12ns)   --->   "%xor_ln179 = xor i3 %empty, i3 4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:179]   --->   Operation 643 'xor' 'xor_ln179' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i3 %xor_ln179" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:179]   --->   Operation 644 'zext' 'zext_ln179' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_84 : Operation 645 [1/1] (0.00ns)   --->   "%row_reg0_addr_1 = getelementptr i8 %row_reg0, i64 0, i64 %zext_ln179" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:179]   --->   Operation 645 'getelementptr' 'row_reg0_addr_1' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_84 : Operation 646 [1/1] (0.00ns)   --->   "%row_reg1_addr_1 = getelementptr i8 %row_reg1, i64 0, i64 %zext_ln179" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:182]   --->   Operation 646 'getelementptr' 'row_reg1_addr_1' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_84 : Operation 647 [1/2] (0.66ns)   --->   "%row_reg0_load = load i3 %row_reg0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:182]   --->   Operation 647 'load' 'row_reg0_load' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_84 : Operation 648 [1/1] (0.58ns)   --->   "%icmp_ln52_3 = icmp_slt  i8 %max_value_15, i8 %row_reg0_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 648 'icmp' 'icmp_ln52_3' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node max_value)   --->   "%xor_ln52_3 = xor i1 %icmp_ln52_3, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 649 'xor' 'xor_ln52_3' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 650 [1/1] (0.30ns) (out node of the LUT)   --->   "%max_value = select i1 %xor_ln52_3, i8 %max_value_15, i8 %row_reg0_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53]   --->   Operation 650 'select' 'max_value' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 651 [1/1] (0.66ns)   --->   "%store_ln195 = store i8 %max_value, i4 %pool_final_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:195]   --->   Operation 651 'store' 'store_ln195' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_84 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 652 'br' 'br_ln0' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.00>
ST_84 : Operation 653 [1/2] (0.66ns)   --->   "%row_reg1_load = load i3 %row_reg1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 653 'load' 'row_reg1_load' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_84 : Operation 654 [1/1] (0.58ns)   --->   "%icmp_ln52_5 = icmp_slt  i8 %max_value_14, i8 %row_reg1_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 654 'icmp' 'icmp_ln52_5' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node max_value_5)   --->   "%xor_ln52_5 = xor i1 %icmp_ln52_5, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 655 'xor' 'xor_ln52_5' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 656 [1/1] (0.30ns) (out node of the LUT)   --->   "%max_value_5 = select i1 %xor_ln52_5, i8 %max_value_14, i8 %row_reg1_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53]   --->   Operation 656 'select' 'max_value_5' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 657 [1/1] (0.66ns)   --->   "%store_ln185 = store i8 %max_value_5, i4 %pool_final_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 657 'store' 'store_ln185' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_84 : Operation 658 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 658 'br' 'br_ln0' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.00>
ST_84 : Operation 659 [1/1] (0.58ns)   --->   "%icmp_ln52_4 = icmp_slt  i8 %max_value_14, i8 %row_reg0_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 659 'icmp' 'icmp_ln52_4' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node max_value_4)   --->   "%xor_ln52_4 = xor i1 %icmp_ln52_4, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 660 'xor' 'xor_ln52_4' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 661 [1/1] (0.30ns) (out node of the LUT)   --->   "%max_value_4 = select i1 %xor_ln52_4, i8 %max_value_14, i8 %row_reg0_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53]   --->   Operation 661 'select' 'max_value_4' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 662 [1/1] (0.66ns)   --->   "%store_ln182 = store i8 %max_value_4, i3 %row_reg1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:182]   --->   Operation 662 'store' 'store_ln182' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_84 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln183 = br void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:183]   --->   Operation 663 'br' 'br_ln183' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.00>
ST_84 : Operation 664 [1/1] (0.66ns)   --->   "%store_ln179 = store i8 %max_value_14, i3 %row_reg0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:179]   --->   Operation 664 'store' 'store_ln179' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & cmp134)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_84 : Operation 665 [1/1] (0.00ns)   --->   "%br_ln180 = br void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:180]   --->   Operation 665 'br' 'br_ln180' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & cmp134)> <Delay = 0.00>
ST_84 : Operation 666 [1/1] (0.00ns)   --->   "%shift_reg_load = load i8 %shift_reg" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:163]   --->   Operation 666 'load' 'shift_reg_load' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & or_ln163)> <Delay = 0.00>
ST_84 : Operation 667 [1/1] (0.84ns)   --->   "%lshr_ln160 = lshr i16 %gmem0_addr_1_read, i16 %zext_ln125" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 667 'lshr' 'lshr_ln160' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 668 [1/1] (0.00ns)   --->   "%shift_reg_8 = trunc i16 %lshr_ln160" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 668 'trunc' 'shift_reg_8' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.00>
ST_84 : Operation 669 [1/1] (0.30ns)   --->   "%temp_reg0 = select i1 %or_ln163, i8 %shift_reg_8, i8 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:163]   --->   Operation 669 'select' 'temp_reg0' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 670 [1/1] (0.30ns)   --->   "%temp_reg1_2 = select i1 %or_ln163, i8 %shift_reg_7, i8 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:163]   --->   Operation 670 'select' 'temp_reg1_2' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 671 [1/1] (0.30ns)   --->   "%temp_reg2_2 = select i1 %or_ln163, i8 %shift_reg_load, i8 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:163]   --->   Operation 671 'select' 'temp_reg2_2' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 672 [2/2] (0.66ns)   --->   "%row_reg0_load_1 = load i3 %row_reg0_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:195]   --->   Operation 672 'load' 'row_reg0_load_1' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_84 : Operation 673 [1/1] (0.58ns)   --->   "%icmp_ln52_8 = icmp_slt  i8 %temp_reg1_2, i8 %temp_reg0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 673 'icmp' 'icmp_ln52_8' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node max_value_16)   --->   "%xor_ln52_8 = xor i1 %icmp_ln52_8, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 674 'xor' 'xor_ln52_8' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 675 [1/1] (0.30ns) (out node of the LUT)   --->   "%max_value_16 = select i1 %xor_ln52_8, i8 %temp_reg1_2, i8 %temp_reg0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53]   --->   Operation 675 'select' 'max_value_16' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 676 [1/1] (0.00ns)   --->   "%store_ln160 = store i8 %shift_reg_8, i8 %shift_reg_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 676 'store' 'store_ln160' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.00>
ST_84 : Operation 677 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %shift_reg_7, i8 %shift_reg"   --->   Operation 677 'store' 'store_ln0' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.00>
ST_84 : Operation 678 [1/1] (0.00ns)   --->   "%store_ln193 = store i8 %shift_reg_8, i8 %shift_reg_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:193]   --->   Operation 678 'store' 'store_ln193' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & cmp134)> <Delay = 0.00>
ST_84 : Operation 679 [1/1] (0.00ns)   --->   "%store_ln193 = store i8 %shift_reg_7, i8 %shift_reg" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:193]   --->   Operation 679 'store' 'store_ln193' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & cmp134)> <Delay = 0.00>
ST_84 : Operation 680 [1/1] (0.58ns)   --->   "%icmp_ln52_6 = icmp_slt  i8 %temp_reg0, i8 %temp_reg1_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 680 'icmp' 'icmp_ln52_6' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node max_value_17)   --->   "%xor_ln52_6 = xor i1 %icmp_ln52_6, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 681 'xor' 'xor_ln52_6' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 682 [1/1] (0.30ns) (out node of the LUT)   --->   "%max_value_17 = select i1 %xor_ln52_6, i8 %temp_reg0, i8 %temp_reg1_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53]   --->   Operation 682 'select' 'max_value_17' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 683 [1/1] (0.00ns)   --->   "%store_ln160 = store i8 %shift_reg_8, i8 %shift_reg_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160]   --->   Operation 683 'store' 'store_ln160' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.00>
ST_84 : Operation 684 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %shift_reg_7, i8 %shift_reg"   --->   Operation 684 'store' 'store_ln0' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.00>
ST_84 : Operation 685 [1/1] (0.00ns)   --->   "%store_ln183 = store i8 %shift_reg_8, i8 %shift_reg_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:183]   --->   Operation 685 'store' 'store_ln183' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.00>
ST_84 : Operation 686 [1/1] (0.00ns)   --->   "%store_ln183 = store i8 %shift_reg_7, i8 %shift_reg" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:183]   --->   Operation 686 'store' 'store_ln183' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.00>
ST_84 : Operation 687 [1/1] (0.00ns)   --->   "%store_ln180 = store i8 %shift_reg_8, i8 %shift_reg_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:180]   --->   Operation 687 'store' 'store_ln180' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & cmp134)> <Delay = 0.00>
ST_84 : Operation 688 [1/1] (0.00ns)   --->   "%store_ln180 = store i8 %shift_reg_7, i8 %shift_reg" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:180]   --->   Operation 688 'store' 'store_ln180' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & cmp134)> <Delay = 0.00>

State 85 <SV = 84> <Delay = 2.21>
ST_85 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln185, i1 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 689 'bitconcatenate' 'tmp_5_cast' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_85 : Operation 690 [1/1] (0.00ns)   --->   "%or_ln195 = or i4 %tmp_5_cast, i4 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:195]   --->   Operation 690 'or' 'or_ln195' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_85 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i4 %or_ln195" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:195]   --->   Operation 691 'zext' 'zext_ln195' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_85 : Operation 692 [1/1] (0.00ns)   --->   "%pool_final_addr_1 = getelementptr i8 %pool_final, i64 0, i64 %zext_ln195" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:195]   --->   Operation 692 'getelementptr' 'pool_final_addr_1' <Predicate = (!icmp_ln144 & and_ln149)> <Delay = 0.00>
ST_85 : Operation 693 [1/2] (0.66ns)   --->   "%row_reg0_load_1 = load i3 %row_reg0_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:195]   --->   Operation 693 'load' 'row_reg0_load_1' <Predicate = (!icmp_ln144 & and_ln149 & cmp37)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_85 : Operation 694 [1/1] (0.58ns)   --->   "%icmp_ln52_9 = icmp_slt  i8 %max_value_16, i8 %row_reg0_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 694 'icmp' 'icmp_ln52_9' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node max_value_10)   --->   "%xor_ln52_9 = xor i1 %icmp_ln52_9, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 695 'xor' 'xor_ln52_9' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 696 [1/1] (0.30ns) (out node of the LUT)   --->   "%max_value_10 = select i1 %xor_ln52_9, i8 %max_value_16, i8 %row_reg0_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53]   --->   Operation 696 'select' 'max_value_10' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 697 [1/1] (0.66ns)   --->   "%store_ln195 = store i8 %max_value_10, i4 %pool_final_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:195]   --->   Operation 697 'store' 'store_ln195' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_85 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 698 'br' 'br_ln0' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & !cmp134)> <Delay = 0.00>
ST_85 : Operation 699 [1/1] (0.66ns)   --->   "%store_ln192 = store i8 %max_value_16, i3 %row_reg0_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:192]   --->   Operation 699 'store' 'store_ln192' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & cmp134)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_85 : Operation 700 [1/1] (0.00ns)   --->   "%br_ln193 = br void %._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:193]   --->   Operation 700 'br' 'br_ln193' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & !cmp78 & cmp134)> <Delay = 0.00>
ST_85 : Operation 701 [1/1] (0.58ns)   --->   "%icmp_ln52_7 = icmp_slt  i8 %temp_reg2_2, i8 %max_value_17" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 701 'icmp' 'icmp_ln52_7' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node max_value_18)   --->   "%xor_ln52_7 = xor i1 %icmp_ln52_7, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 702 'xor' 'xor_ln52_7' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 703 [1/1] (0.30ns) (out node of the LUT)   --->   "%max_value_18 = select i1 %xor_ln52_7, i8 %temp_reg2_2, i8 %max_value_17" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 703 'select' 'max_value_18' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 704 [2/2] (0.66ns)   --->   "%row_reg1_load_1 = load i3 %row_reg1_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 704 'load' 'row_reg1_load_1' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_85 : Operation 705 [1/1] (0.66ns)   --->   "%store_ln179 = store i8 %max_value_18, i3 %row_reg0_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:179]   --->   Operation 705 'store' 'store_ln179' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & cmp134)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_85 : Operation 706 [1/1] (0.00ns)   --->   "%br_ln180 = br void %._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:180]   --->   Operation 706 'br' 'br_ln180' <Predicate = (!icmp_ln144 & and_ln149 & cmp37 & cmp78 & cmp134)> <Delay = 0.00>
ST_85 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln240_1 = zext i4 %add_ln240_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 707 'zext' 'zext_ln240_1' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00>
ST_85 : Operation 708 [1/1] (0.00ns)   --->   "%pool_final_addr_2 = getelementptr i8 %pool_final, i64 0, i64 %zext_ln240_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 708 'getelementptr' 'pool_final_addr_2' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00>
ST_85 : Operation 709 [2/2] (0.66ns)   --->   "%pool_final_load = load i4 %pool_final_addr_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 709 'load' 'pool_final_load' <Predicate = (!icmp_ln144 & and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 86 <SV = 85> <Delay = 2.43>
ST_86 : Operation 710 [1/2] (0.66ns)   --->   "%row_reg1_load_1 = load i3 %row_reg1_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 710 'load' 'row_reg1_load_1' <Predicate = (and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_86 : Operation 711 [1/1] (0.58ns)   --->   "%icmp_ln52_11 = icmp_slt  i8 %max_value_18, i8 %row_reg1_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 711 'icmp' 'icmp_ln52_11' <Predicate = (and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node max_value_12)   --->   "%xor_ln52_11 = xor i1 %icmp_ln52_11, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 712 'xor' 'xor_ln52_11' <Predicate = (and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 713 [1/1] (0.30ns) (out node of the LUT)   --->   "%max_value_12 = select i1 %xor_ln52_11, i8 %max_value_18, i8 %row_reg1_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53]   --->   Operation 713 'select' 'max_value_12' <Predicate = (and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 714 [1/1] (0.66ns)   --->   "%store_ln185 = store i8 %max_value_12, i4 %pool_final_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:185]   --->   Operation 714 'store' 'store_ln185' <Predicate = (and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 715 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 715 'br' 'br_ln0' <Predicate = (and_ln149 & cmp37 & cmp78 & !cmp134 & !cmp101)> <Delay = 0.00>
ST_86 : Operation 716 [1/1] (0.58ns)   --->   "%icmp_ln52_10 = icmp_slt  i8 %max_value_18, i8 %row_reg0_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 716 'icmp' 'icmp_ln52_10' <Predicate = (and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node max_value_11)   --->   "%xor_ln52_10 = xor i1 %icmp_ln52_10, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52]   --->   Operation 717 'xor' 'xor_ln52_10' <Predicate = (and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 718 [1/1] (0.30ns) (out node of the LUT)   --->   "%max_value_11 = select i1 %xor_ln52_10, i8 %max_value_18, i8 %row_reg0_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53]   --->   Operation 718 'select' 'max_value_11' <Predicate = (and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 719 [1/1] (0.66ns)   --->   "%store_ln182 = store i8 %max_value_11, i3 %row_reg1_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:182]   --->   Operation 719 'store' 'store_ln182' <Predicate = (and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_86 : Operation 720 [1/1] (0.00ns)   --->   "%br_ln183 = br void %._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:183]   --->   Operation 720 'br' 'br_ln183' <Predicate = (and_ln149 & cmp37 & cmp78 & !cmp134 & cmp101)> <Delay = 0.00>
ST_86 : Operation 721 [1/2] (0.66ns)   --->   "%pool_final_load = load i4 %pool_final_addr_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 721 'load' 'pool_final_load' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 722 [1/1] (2.43ns)   --->   "%gmem1_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 722 'writereq' 'gmem1_addr_req' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 2.43>
ST_87 : Operation 723 [1/1] (2.43ns)   --->   "%write_ln240 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem1_addr, i8 %pool_final_load, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 723 'write' 'write_ln240' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 2.43>
ST_88 : Operation 724 [68/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 724 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 2.43>
ST_89 : Operation 725 [67/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 725 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 2.43>
ST_90 : Operation 726 [66/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 726 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 2.43>
ST_91 : Operation 727 [65/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 727 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 2.43>
ST_92 : Operation 728 [64/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 728 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 2.43>
ST_93 : Operation 729 [63/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 729 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 2.43>
ST_94 : Operation 730 [62/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 730 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 2.43>
ST_95 : Operation 731 [61/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 731 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 2.43>
ST_96 : Operation 732 [60/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 732 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 2.43>
ST_97 : Operation 733 [59/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 733 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 2.43>
ST_98 : Operation 734 [58/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 734 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 2.43>
ST_99 : Operation 735 [57/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 735 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 2.43>
ST_100 : Operation 736 [56/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 736 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 2.43>
ST_101 : Operation 737 [55/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 737 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 2.43>
ST_102 : Operation 738 [54/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 738 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 2.43>
ST_103 : Operation 739 [53/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 739 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 2.43>
ST_104 : Operation 740 [52/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 740 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 2.43>
ST_105 : Operation 741 [51/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 741 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 2.43>
ST_106 : Operation 742 [50/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 742 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 2.43>
ST_107 : Operation 743 [49/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 743 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 2.43>
ST_108 : Operation 744 [48/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 744 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 2.43>
ST_109 : Operation 745 [47/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 745 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 2.43>
ST_110 : Operation 746 [46/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 746 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 2.43>
ST_111 : Operation 747 [45/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 747 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 2.43>
ST_112 : Operation 748 [44/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 748 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 2.43>
ST_113 : Operation 749 [43/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 749 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 2.43>
ST_114 : Operation 750 [42/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 750 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 2.43>
ST_115 : Operation 751 [41/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 751 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 2.43>
ST_116 : Operation 752 [40/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 752 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 2.43>
ST_117 : Operation 753 [39/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 753 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 2.43>
ST_118 : Operation 754 [38/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 754 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 2.43>
ST_119 : Operation 755 [37/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 755 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 2.43>
ST_120 : Operation 756 [36/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 756 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 2.43>
ST_121 : Operation 757 [35/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 757 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 2.43>
ST_122 : Operation 758 [34/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 758 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 2.43>
ST_123 : Operation 759 [33/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 759 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 2.43>
ST_124 : Operation 760 [32/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 760 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 2.43>
ST_125 : Operation 761 [31/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 761 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 2.43>
ST_126 : Operation 762 [30/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 762 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 2.43>
ST_127 : Operation 763 [29/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 763 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 2.43>
ST_128 : Operation 764 [28/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 764 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 2.43>
ST_129 : Operation 765 [27/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 765 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 2.43>
ST_130 : Operation 766 [26/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 766 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 2.43>
ST_131 : Operation 767 [25/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 767 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 2.43>
ST_132 : Operation 768 [24/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 768 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 2.43>
ST_133 : Operation 769 [23/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 769 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 2.43>
ST_134 : Operation 770 [22/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 770 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 2.43>
ST_135 : Operation 771 [21/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 771 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 2.43>
ST_136 : Operation 772 [20/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 772 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 2.43>
ST_137 : Operation 773 [19/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 773 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 2.43>
ST_138 : Operation 774 [18/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 774 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 2.43>
ST_139 : Operation 775 [17/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 775 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 2.43>
ST_140 : Operation 776 [16/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 776 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 2.43>
ST_141 : Operation 777 [15/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 777 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 2.43>
ST_142 : Operation 778 [14/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 778 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 2.43>
ST_143 : Operation 779 [13/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 779 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 2.43>
ST_144 : Operation 780 [12/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 780 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 2.43>
ST_145 : Operation 781 [11/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 781 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 2.43>
ST_146 : Operation 782 [10/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 782 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 146> <Delay = 2.43>
ST_147 : Operation 783 [9/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 783 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 147> <Delay = 2.43>
ST_148 : Operation 784 [8/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 784 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 148> <Delay = 2.43>
ST_149 : Operation 785 [7/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 785 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 149> <Delay = 2.43>
ST_150 : Operation 786 [6/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 786 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 150> <Delay = 2.43>
ST_151 : Operation 787 [5/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 787 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 151> <Delay = 2.43>
ST_152 : Operation 788 [4/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 788 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 152> <Delay = 2.43>
ST_153 : Operation 789 [3/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 789 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 153> <Delay = 2.43>
ST_154 : Operation 790 [2/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 790 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 154> <Delay = 2.43>
ST_155 : Operation 791 [1/68] (2.43ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240]   --->   Operation 791 'writeresp' 'gmem1_addr_resp' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 792 [1/1] (0.00ns)   --->   "%br_ln241 = br void %._crit_edge7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:241]   --->   Operation 792 'br' 'br_ln241' <Predicate = (and_ln234 & icmp_ln235 & and_ln239)> <Delay = 0.00>

State 156 <SV = 84> <Delay = 1.02>
ST_156 : Operation 793 [1/1] (0.68ns)   --->   "%icmp_ln266 = icmp_eq  i17 %pool_group_cnt_cast, i17 %sub287" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266]   --->   Operation 793 'icmp' 'icmp_ln266' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 794 [1/1] (0.59ns)   --->   "%icmp_ln266_1 = icmp_eq  i9 %pool_y_cnt_cast10, i9 %sub291" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266]   --->   Operation 794 'icmp' 'icmp_ln266_1' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node pool_group_cnt_2)   --->   "%and_ln266 = and i1 %icmp_ln266, i1 %icmp_ln266_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266]   --->   Operation 795 'and' 'and_ln266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 796 [1/1] (0.78ns)   --->   "%add_ln269 = add i16 %pool_group_cnt, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:269]   --->   Operation 796 'add' 'add_ln269' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node pool_group_cnt_2)   --->   "%pool_group_cnt_1 = select i1 %icmp_ln266_1, i16 %add_ln269, i16 %pool_group_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:268]   --->   Operation 797 'select' 'pool_group_cnt_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 798 [1/1] (0.24ns) (out node of the LUT)   --->   "%pool_group_cnt_2 = select i1 %and_ln266, i16 0, i16 %pool_group_cnt_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266]   --->   Operation 798 'select' 'pool_group_cnt_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 799 [1/1] (0.70ns)   --->   "%pool_y_cnt_1 = add i8 %pool_y_cnt, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:273]   --->   Operation 799 'add' 'pool_y_cnt_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 800 [1/1] (0.30ns)   --->   "%pool_y_cnt_2 = select i1 %icmp_ln266_1, i8 0, i8 %pool_y_cnt_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270]   --->   Operation 800 'select' 'pool_y_cnt_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 801 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 801 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.79ns
The critical path consists of the following:
	wire read on port 'item_loop_bound' [90]  (1 ns)
	'add' operation ('sub272') [116]  (0.785 ns)

 <State 2>: 0.785ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:125) [134]  (0 ns)
	'add' operation ('i', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:125) [137]  (0.785 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[144] ('mul', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266) [144]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[144] ('mul', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266) [144]  (0.535 ns)

 <State 5>: 1.55ns
The critical path consists of the following:
	'mul' operation ('mul13', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:270) [147]  (1.55 ns)

 <State 6>: 2.38ns
The critical path consists of the following:
	'phi' operation ('lane_cnt') with incoming values : ('select_ln248', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:248) [154]  (0 ns)
	'add' operation ('global_z', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:236) [395]  (0.785 ns)
	'sub' operation ('sub_ln237', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:237) [397]  (0.785 ns)
	'icmp' operation ('icmp_ln239', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:239) [412]  (0.687 ns)
	'and' operation ('and_ln239', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:239) [415]  (0.122 ns)

 <State 7>: 2.01ns
The critical path consists of the following:
	'sub' operation ('sub_ln237_2', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:237) [404]  (0.775 ns)
	'select' operation ('global_index_z_group', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:237) [405]  (0.243 ns)
	'mul' operation of DSP[431] ('mul_ln240', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [429]  (0.996 ns)

 <State 8>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[431] ('mul_ln240', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [429]  (0.996 ns)

 <State 9>: 1.63ns
The critical path consists of the following:
	'mul' operation of DSP[173] ('mul_ln146', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:146) [173]  (0 ns)
	'add' operation ('add35', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:146) [188]  (0.844 ns)
	'icmp' operation ('cmp37', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:146) [189]  (0.79 ns)

 <State 10>: 1.51ns
The critical path consists of the following:
	'add' operation of DSP[431] ('tmp8', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:144) [431]  (0.645 ns)
	'add' operation ('tmp47', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:144) [432]  (0.868 ns)

 <State 11>: 2.29ns
The critical path consists of the following:
	'add' operation ('add_ln160', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [230]  (1.15 ns)
	'add' operation ('add_ln160_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [285]  (1.15 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [234]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 76>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 77>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 78>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 79>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 80>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 81>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 82>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [289]  (2.43 ns)

 <State 83>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) [290]  (2.43 ns)

 <State 84>: 2.22ns
The critical path consists of the following:
	'load' operation ('b_in', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:182) on array 'row_reg0', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:117 [241]  (0.667 ns)
	'icmp' operation ('icmp_ln52_3', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52) [249]  (0.581 ns)
	'xor' operation ('xor_ln52_3', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52) [250]  (0 ns)
	'select' operation ('max_value', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53) [251]  (0.303 ns)
	'store' operation ('store_ln195', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:195) of variable 'max_value', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53 on array 'pool_final', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:119 [252]  (0.667 ns)

 <State 85>: 2.22ns
The critical path consists of the following:
	'load' operation ('b_in', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:195) on array 'row_reg0', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:117 [296]  (0.667 ns)
	'icmp' operation ('icmp_ln52_9', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52) [305]  (0.581 ns)
	'xor' operation ('xor_ln52_9', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:52) [306]  (0 ns)
	'select' operation ('max_value', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53) [307]  (0.303 ns)
	'store' operation ('store_ln195', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:195) of variable 'max_value', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:53 on array 'pool_final', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:119 [308]  (0.667 ns)

 <State 86>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [438]  (2.43 ns)

 <State 87>: 2.43ns
The critical path consists of the following:
	bus write on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [439]  (2.43 ns)

 <State 88>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 89>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 90>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 91>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 92>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 93>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 94>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 95>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 96>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 97>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 98>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 99>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 100>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 101>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 102>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 103>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 104>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 105>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 106>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 107>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 108>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 109>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 110>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 111>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 112>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 113>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 114>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 115>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 116>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 117>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 118>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 119>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 120>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 121>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 122>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 123>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 124>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 125>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 126>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 127>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 128>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 129>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 130>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 131>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 132>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 133>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 134>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 135>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 136>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 137>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 138>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 139>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 140>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 141>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 142>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 143>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 144>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 145>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 146>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 147>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 148>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 149>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 150>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 151>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 152>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 153>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 154>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 155>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem1' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:240) [440]  (2.43 ns)

 <State 156>: 1.03ns
The critical path consists of the following:
	'add' operation ('add_ln269', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:269) [468]  (0.785 ns)
	'select' operation ('pool_group_cnt', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:268) [469]  (0 ns)
	'select' operation ('pool_group_cnt', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:266) [470]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
