<?xml version="1.0" encoding="utf-8"?>
<!--
  CPU VDD Sleep Low Power Resource/Mode definitions

  Copyright (c) 2012-2013 QUALCOMM Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

-->

<!--
Format of Enter/Exit/Backoff latency fields:
"<Fixed>,<Scaled>"
Fixed - Unscaled value that is always added to each frequency table entry
Scaled - Value that will be scaled at 1:1 ratio according to frequency table entries
         and the initial base profile frequency given via ProfileFreq


Bitwise attribute values (see sleep_mode_attribute enum for full description):
  0x01 - No reference count
  0x02 - No function lock
  0x04 - No latency optimization
  0x08 - No automatic latency tracking
-->

<LPRDefinition>
  <!-- The LPR defintion for CPU VDD -->
  <LPR Name="cpu_vdd" CoreMask="0xFFFFFFFF" InitFn="cpu_vdd_lpr_init" ProfileFreq="300000">
    <!-- power collapse modes -->
    <Mode
      Name="pc_no_ret"
      Dependency=""
      Order="LAST"
      PowerSavings="0, 160"
      EnterLat="30000"
      ExitLat="35000"
      Backoff="35000"
      EnterFn="cpu_vdd_pc_no_retention_enter"
      ExitFn="cpu_vdd_pc_exit" 
      Attribute="8"
      >
    </Mode>
    <Mode
      Name="pc_ret" 
      Dependency=""
      Order="LAST"
      PowerSavings="0, 200"
      EnterLat="15000"
      ExitLat="35000"
      EnterFn="cpu_vdd_pc_retention_enter"
      ExitFn="cpu_vdd_pc_exit"
      Backoff="35000"
      Attribute="8"
      Supported="FALSE"
      >
    </Mode>
  </LPR>
</LPRDefinition>
